<?xml version="1.0" encoding="utf-8"?>
<Project DefaultTargets="Build" ToolsVersion="15.0" xmlns="http://schemas.microsoft.com/developer/msbuild/2003">
  <ItemGroup Label="ProjectConfigurations">
    <ProjectConfiguration Include="Debug|Win32">
      <Configuration>Debug</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="Release|Win32">
      <Configuration>Release</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="MinSizeRel|Win32">
      <Configuration>MinSizeRel</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
    <ProjectConfiguration Include="RelWithDebInfo|Win32">
      <Configuration>RelWithDebInfo</Configuration>
      <Platform>Win32</Platform>
    </ProjectConfiguration>
  </ItemGroup>
  <PropertyGroup Label="Globals">
    <ProjectGuid>{11E2E9C6-4BD1-37F6-B2E8-B396D0841B05}</ProjectGuid>
    <WindowsTargetPlatformVersion>10.0.16299.0</WindowsTargetPlatformVersion>
    <Keyword>Win32Proj</Keyword>
    <Platform>Win32</Platform>
    <ProjectName>AMDGPUCommonTableGen</ProjectName>
    <VCProjectUpgraderObjectName>NoUpgrade</VCProjectUpgraderObjectName>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.Default.props" />
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <PropertyGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'" Label="Configuration">
    <ConfigurationType>Utility</ConfigurationType>
    <CharacterSet>MultiByte</CharacterSet>
    <PlatformToolset>v141</PlatformToolset>
  </PropertyGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.props" />
  <ImportGroup Label="ExtensionSettings">
  </ImportGroup>
  <ImportGroup Label="PropertySheets">
    <Import Project="$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props" Condition="exists('$(UserRootDir)\Microsoft.Cpp.$(Platform).user.props')" Label="LocalAppDataPlatform" />
  </ImportGroup>
  <PropertyGroup Label="UserMacros" />
  <PropertyGroup>
    <_ProjectFileVersion>10.0.20506.1</_ProjectFileVersion>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
    <IntDir Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">$(Platform)\$(Configuration)\$(ProjectName)\</IntDir>
  </PropertyGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU;C:\tetsLLVM\llvm\lib\Target\AMDGPU;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU;C:\tetsLLVM\llvm\lib\Target\AMDGPU;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU;C:\tetsLLVM\llvm\lib\Target\AMDGPU;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemDefinitionGroup Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">
    <Midl>
      <AdditionalIncludeDirectories>C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU;C:\tetsLLVM\llvm\lib\Target\AMDGPU;C:\tetsLLVM\llvm\mybuilddir\include;C:\tetsLLVM\llvm\include;%(AdditionalIncludeDirectories)</AdditionalIncludeDirectories>
      <OutputDirectory>$(ProjectDir)/$(IntDir)</OutputDirectory>
      <HeaderFileName>%(Filename).h</HeaderFileName>
      <TypeLibraryName>%(Filename).tlb</TypeLibraryName>
      <InterfaceIdentifierFileName>%(Filename)_i.c</InterfaceIdentifierFileName>
      <ProxyFileName>%(Filename)_p.c</ProxyFileName>
    </Midl>
  </ItemDefinitionGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenAsmMatcher.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenAsmMatcher.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-matcher -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenAsmMatcher.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenAsmMatcher.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenDisassemblerTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenDisassemblerTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-disassembler -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenDisassemblerTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenDisassemblerTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenIntrinsicEnums.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenIntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-tgt-intrinsic-enums -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenIntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenIntrinsicEnums.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenIntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-tgt-intrinsic-enums -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenIntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenIntrinsicEnums.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenIntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-tgt-intrinsic-enums -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenIntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenIntrinsicEnums.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenIntrinsicEnums.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-tgt-intrinsic-enums -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenIntrinsicEnums.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenIntrinsicEnums.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicEnums.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenIntrinsicImpl.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenIntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-tgt-intrinsic-impl -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenIntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenIntrinsicImpl.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenIntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-tgt-intrinsic-impl -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenIntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenIntrinsicImpl.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenIntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-tgt-intrinsic-impl -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenIntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenIntrinsicImpl.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenIntrinsicImpl.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-tgt-intrinsic-impl -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenIntrinsicImpl.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenIntrinsicImpl.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicImpl.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenMCPseudoLowering.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenMCPseudoLowering.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-pseudo-lowering -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenMCPseudoLowering.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenMCPseudoLowering.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenRegisterBank.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenRegisterBank.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-bank -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenRegisterBank.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenRegisterBank.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenSearchableTables.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenSearchableTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenSearchableTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSearchableTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenSearchableTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenSearchableTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSearchableTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenSearchableTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenSearchableTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSearchableTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenSearchableTables.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-searchable-tables -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenSearchableTables.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenSearchableTables.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSearchableTables.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPU.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\AMDGPUGenGlobalISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building AMDGPUGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPUGISel.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building AMDGPUGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPUGISel.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building AMDGPUGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPUGISel.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building AMDGPUGenGlobalISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-global-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/AMDGPUGISel.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/AMDGPUGenGlobalISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/AMDGPUGenGlobalISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenGlobalISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\R600GenAsmWriter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building R600GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building R600GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building R600GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building R600GenAsmWriter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-asm-writer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenAsmWriter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenAsmWriter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenAsmWriter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\R600GenCallingConv.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building R600GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building R600GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building R600GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building R600GenCallingConv.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-callingconv -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenCallingConv.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenCallingConv.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenCallingConv.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\R600GenDAGISel.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building R600GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building R600GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building R600GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building R600GenDAGISel.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dag-isel -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenDAGISel.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenDAGISel.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDAGISel.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\R600GenDFAPacketizer.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building R600GenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-dfa-packetizer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenDFAPacketizer.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building R600GenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-dfa-packetizer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenDFAPacketizer.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building R600GenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-dfa-packetizer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenDFAPacketizer.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building R600GenDFAPacketizer.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-dfa-packetizer -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenDFAPacketizer.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenDFAPacketizer.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDFAPacketizer.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\R600GenInstrInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building R600GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building R600GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building R600GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building R600GenInstrInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-instr-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenInstrInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenInstrInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenInstrInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\R600GenMCCodeEmitter.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building R600GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building R600GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building R600GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building R600GenMCCodeEmitter.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-emitter -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenMCCodeEmitter.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenMCCodeEmitter.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenMCCodeEmitter.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\R600GenRegisterInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building R600GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building R600GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building R600GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building R600GenRegisterInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-register-info -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenRegisterInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenRegisterInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenRegisterInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\c31c5c04a4446627c738577255413329\R600GenSubtargetInfo.inc.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building R600GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
..\..\..\Debug\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Debug\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building R600GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
..\..\..\Release\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\Release\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building R600GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
..\..\..\MinSizeRel\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\MinSizeRel\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building R600GenSubtargetInfo.inc...</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
..\..\..\RelWithDebInfo\bin\llvm-tblgen.exe -gen-subtarget -I C:/tetsLLVM/llvm/lib/Target/AMDGPU -I C:/tetsLLVM/llvm/include -I C:/tetsLLVM/llvm/lib/Target C:/tetsLLVM/llvm/lib/Target/AMDGPU/R600.td -o C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/R600GenSubtargetInfo.inc
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/c31c5c04a4446627c738577255413329/R600GenSubtargetInfo.inc.rule;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\mybuilddir\RelWithDebInfo\bin\llvm-tblgen.exe;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPU.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUCallingConv.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUFeatures.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUGISel.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterBanks.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPURegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\AMDGPUSearchableTables.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\BUFInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CaymanInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\DSInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\EvergreenInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\FLATInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\GCNProcessors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\MIMGInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600InstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Processors.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600RegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600Schedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R700Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstrInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIIntrinsics.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SIRegisterInfo.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SISchedule.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SMInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\SOPInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstrFormats.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VIInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP1Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP2Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3Instructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOP3PInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPCInstructions.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\VOPInstructions.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\SDNodeProperties.td;C:\tetsLLVM\llvm\include\llvm\CodeGen\ValueTypes.td;C:\tetsLLVM\llvm\include\llvm\IR\Attributes.td;C:\tetsLLVM\llvm\include\llvm\IR\Intrinsics.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAArch64.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsAMDGPU.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsARM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsBPF.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsHexagon.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsMips.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsNVVM.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsPowerPC.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsRISCV.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsSystemZ.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsWebAssembly.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsX86.td;C:\tetsLLVM\llvm\include\llvm\IR\IntrinsicsXCore.td;C:\tetsLLVM\llvm\include\llvm\Option\OptParser.td;C:\tetsLLVM\llvm\include\llvm\TableGen\SearchableTable.td;C:\tetsLLVM\llvm\include\llvm\Target\GenericOpcodes.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\RegisterBank.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\SelectionDAGCompat.td;C:\tetsLLVM\llvm\include\llvm\Target\GlobalISel\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\Target.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetCallingConv.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetInstrPredicate.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetItinerary.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetPfmCounters.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSchedule.td;C:\tetsLLVM\llvm\include\llvm\Target\TargetSelectionDAG.td;C:\tetsLLVM\llvm\lib\Target\AMDGPU\R600.td;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenSubtargetInfo.inc</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\mybuilddir\CMakeFiles\b8cd449e9f5ecaeb0a679bd065060303\AMDGPUCommonTableGen.rule">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/b8cd449e9f5ecaeb0a679bd065060303/AMDGPUCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicEnums.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicImpl.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSearchableTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDFAPacketizer.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/b8cd449e9f5ecaeb0a679bd065060303/AMDGPUCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicEnums.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicImpl.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSearchableTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDFAPacketizer.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/b8cd449e9f5ecaeb0a679bd065060303/AMDGPUCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicEnums.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicImpl.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSearchableTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDFAPacketizer.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'"></Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/mybuilddir/CMakeFiles/b8cd449e9f5ecaeb0a679bd065060303/AMDGPUCommonTableGen.rule;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmMatcher.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenDisassemblerTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicEnums.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenIntrinsicImpl.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenMCPseudoLowering.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterBank.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSearchableTables.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenSubtargetInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\AMDGPUGenGlobalISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenAsmWriter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenCallingConv.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDAGISel.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenDFAPacketizer.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenInstrInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenMCCodeEmitter.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenRegisterInfo.inc;C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\R600GenSubtargetInfo.inc;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <CustomBuild Include="C:\tetsLLVM\llvm\lib\Target\AMDGPU\CMakeLists.txt">
      <Message Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/AMDGPU/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:/tetsLLVM/llvm/lib/Target/AMDGPU/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Debug|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/AMDGPU/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:/tetsLLVM/llvm/lib/Target/AMDGPU/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='Release|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/AMDGPU/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:/tetsLLVM/llvm/lib/Target/AMDGPU/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='MinSizeRel|Win32'">false</LinkObjects>
      <Message Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">Building Custom Rule C:/tetsLLVM/llvm/lib/Target/AMDGPU/CMakeLists.txt</Message>
      <Command Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">setlocal
"C:\Program Files\CMake\bin\cmake.exe" -SC:/tetsLLVM/llvm -BC:/tetsLLVM/llvm/mybuilddir --check-stamp-file C:/tetsLLVM/llvm/mybuilddir/lib/Target/AMDGPU/CMakeFiles/generate.stamp
if %errorlevel% neq 0 goto :cmEnd
:cmEnd
endlocal &amp; call :cmErrorLevel %errorlevel% &amp; goto :cmDone
:cmErrorLevel
exit /b %1
:cmDone
if %errorlevel% neq 0 goto :VCEnd</Command>
      <AdditionalInputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:/tetsLLVM/llvm/lib/Target/AMDGPU/CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CMakeLists.txt;C:\tetsLLVM\llvm\lib\Target\AMDGPU\CMakeLists.txt;%(AdditionalInputs)</AdditionalInputs>
      <Outputs Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\CMakeFiles\generate.stamp</Outputs>
      <LinkObjects Condition="'$(Configuration)|$(Platform)'=='RelWithDebInfo|Win32'">false</LinkObjects>
    </CustomBuild>
  </ItemGroup>
  <ItemGroup>
    <None Include="C:\tetsLLVM\llvm\mybuilddir\lib\Target\AMDGPU\CMakeFiles\AMDGPUCommonTableGen" />
  </ItemGroup>
  <ItemGroup>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\ZERO_CHECK.vcxproj">
      <Project>{984D425B-D0AF-3E68-8EE1-923FA53F079C}</Project>
      <Name>ZERO_CHECK</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\include\llvm\IR\intrinsics_gen.vcxproj">
      <Project>{DEBC1075-77E6-380E-B4D3-CE7CB5106A0A}</Project>
      <Name>intrinsics_gen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
    <ProjectReference Include="C:\tetsLLVM\llvm\mybuilddir\utils\TableGen\llvm-tblgen.vcxproj">
      <Project>{AFE15AEC-F81C-3CA6-8DE9-D7AFED73AEB9}</Project>
      <Name>llvm-tblgen</Name>
      <ReferenceOutputAssembly>false</ReferenceOutputAssembly>
      <CopyToOutputDirectory>Never</CopyToOutputDirectory>
    </ProjectReference>
  </ItemGroup>
  <Import Project="$(VCTargetsPath)\Microsoft.Cpp.targets" />
  <ImportGroup Label="ExtensionTargets">
  </ImportGroup>
</Project>