

================================================================
== Vivado HLS Report for 'operator_float_div3'
================================================================
* Date:           Fri Aug 24 11:07:43 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.610|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|      40|     635|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      15|
|Register         |        -|      -|      68|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     108|     650|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |new_exp_V_2_fu_318_p2    |     +    |      0|   0|  15|           8|           8|
    |new_exp_V_1_fu_210_p2    |     -    |      0|   0|  15|           2|           6|
    |r_V_fu_410_p2            |     -    |      0|   0|  15|           2|           6|
    |tmp_2_fu_433_p2          |     -    |      0|   0|  15|           1|           6|
    |xf_V_2_fu_256_p2         |     -    |      0|   0|  33|          26|          26|
    |xf_V_4_fu_158_p2         |     -    |      0|   0|  33|          26|          26|
    |newSel_fu_354_p2         |    and   |      0|   0|   6|           1|           1|
    |sel_tmp1_fu_296_p2       |    and   |      0|   0|   6|           1|           1|
    |sel_tmp3_fu_348_p2       |    and   |      0|   0|   6|           1|           1|
    |sel_tmp5_fu_324_p2       |    and   |      0|   0|   6|           1|           1|
    |sel_tmp8_fu_336_p2       |    and   |      0|   0|   6|           1|           1|
    |val_assign_fu_182_p3     |   cttz   |      0|  40|  36|          32|           0|
    |tmp_1_fu_140_p2          |   icmp   |      0|   0|  11|           8|           1|
    |tmp_3_fu_228_p2          |   icmp   |      0|   0|  11|           8|           8|
    |tmp_4_fu_194_p2          |   icmp   |      0|   0|  11|           5|           2|
    |tmp_5_fu_200_p2          |   icmp   |      0|   0|  11|           8|           2|
    |tmp_fu_126_p2            |   icmp   |      0|   0|  18|          23|          22|
    |tmp_9_fu_449_p2          |   lshr   |      0|   0|  68|          26|          26|
    |or_cond1_fu_382_p2       |    or    |      0|   0|   6|           1|           1|
    |or_cond2_fu_396_p2       |    or    |      0|   0|   6|           1|           1|
    |or_cond_fu_368_p2        |    or    |      0|   0|   6|           1|           1|
    |newSel1_fu_374_p3        |  select  |      0|   0|   8|           1|           8|
    |newSel2_fu_388_p3        |  select  |      0|   0|   8|           1|           8|
    |newSel_cast_fu_360_p3    |  select  |      0|   0|   2|           1|           2|
    |new_mant_V_3_fu_302_p3   |  select  |      0|   0|  23|           1|          23|
    |new_mant_V_4_fu_310_p3   |  select  |      0|   0|  23|           1|          23|
    |new_mant_V_5_fu_462_p3   |  select  |      0|   0|  23|           1|          23|
    |new_mant_V_6_fu_470_p3   |  select  |      0|   0|  23|           1|          23|
    |new_mant_V_7_fu_476_p3   |  select  |      0|   0|  23|           1|          23|
    |new_mant_V_8_fu_282_p3   |  select  |      0|   0|  23|           1|          23|
    |new_mant_V_fu_483_p3     |  select  |      0|   0|  23|           1|          23|
    |p_Repl2_1_fu_402_p3      |  select  |      0|   0|   8|           1|           8|
    |p_cast_cast_fu_132_p3    |  select  |      0|   0|   2|           1|           2|
    |r_V_cast_cast_fu_220_p3  |  select  |      0|   0|   3|           1|           3|
    |tmp_6_fu_443_p2          |    shl   |      0|   0|  85|          32|          32|
    |sel_tmp2_fu_342_p2       |    xor   |      0|   0|   6|           1|           2|
    |sel_tmp7_fu_330_p2       |    xor   |      0|   0|   6|           1|           2|
    |sel_tmp_fu_290_p2        |    xor   |      0|   0|   6|           1|           2|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0|  40| 635|         231|         377|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   2|   0|    2|          0|
    |new_mant_V_4_reg_518  |  23|   0|   23|          0|
    |p_Repl2_1_reg_539     |   8|   0|    8|          0|
    |p_Repl2_2_reg_501     |   1|   0|    1|          0|
    |sel_tmp3_reg_534      |   1|   0|    1|          0|
    |sel_tmp5_reg_524      |   1|   0|    1|          0|
    |sel_tmp8_reg_529      |   1|   0|    1|          0|
    |tmp_6_cast_reg_513    |   5|   0|    6|          1|
    |xf_V_4_reg_506        |  26|   0|   26|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 |  68|   0|   69|          1|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+---------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-----------+-----+-----+------------+---------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_start   |  in |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_done    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_idle    | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_ready   | out |    1| ap_ctrl_hs | operator_float_div3 | return value |
|ap_return  | out |   32| ap_ctrl_hs | operator_float_div3 | return value |
|in_r       |  in |   32|   ap_none  |         in_r        |    scalar    |
+-----------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.61>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = call float @_ssdm_op_Read.ap_auto.float(float %in_r) nounwind"   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast float %in_read to i32" [float_mul3.cpp:18->float_mul3.cpp:47]   --->   Operation 4 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 31)" [float_mul3.cpp:19->float_mul3.cpp:47]   --->   Operation 5 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%new_exp_V = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %p_Val2_s, i32 23, i32 30) nounwind" [float_mul3.cpp:20->float_mul3.cpp:47]   --->   Operation 6 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_s, i32 23)" [float_mul3.cpp:21->float_mul3.cpp:47]   --->   Operation 7 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%new_mant_V_1 = trunc i32 %p_Val2_s to i23" [float_mul3.cpp:21->float_mul3.cpp:47]   --->   Operation 8 'trunc' 'new_mant_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%xf_V_3 = zext i23 %new_mant_V_1 to i26" [float_mul3.cpp:52]   --->   Operation 9 'zext' 'xf_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.51ns)   --->   "%tmp = icmp ugt i23 %new_mant_V_1, 2796202" [float_mul3.cpp:53]   --->   Operation 10 'icmp' 'tmp' <Predicate = true> <Delay = 1.51> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node new_exp_V_2)   --->   "%p_cast_cast = select i1 %tmp, i8 2, i8 1" [float_mul3.cpp:53]   --->   Operation 11 'select' 'p_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.22ns)   --->   "%tmp_1 = icmp eq i8 %new_exp_V, 0" [float_mul3.cpp:55]   --->   Operation 12 'icmp' 'tmp_1' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_shl = call i25 @_ssdm_op_BitConcatenate.i25.i23.i2(i23 %new_mant_V_1, i2 0)" [float_mul3.cpp:56]   --->   Operation 13 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i25 %p_shl to i26" [float_mul3.cpp:56]   --->   Operation 14 'zext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.65ns)   --->   "%xf_V_4 = sub i26 %p_shl_cast, %xf_V_3" [float_mul3.cpp:56]   --->   Operation 15 'sub' 'xf_V_4' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_Result_s = call i26 @llvm.part.select.i26(i26 %xf_V_4, i32 25, i32 0) nounwind" [float_mul3.cpp:57]   --->   Operation 16 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_Result_1 = call i32 @_ssdm_op_BitConcatenate.i32.i6.i26(i6 -1, i26 %p_Result_s)" [float_mul3.cpp:57]   --->   Operation 17 'bitconcatenate' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.12ns)   --->   "%val_assign = call i32 @llvm.cttz.i32(i32 %p_Result_1, i1 true) nounwind" [float_mul3.cpp:57]   --->   Operation 18 'cttz' 'val_assign' <Predicate = true> <Delay = 2.12> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.12> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%clz_V = trunc i32 %val_assign to i5" [float_mul3.cpp:57]   --->   Operation 19 'trunc' 'clz_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.11ns)   --->   "%tmp_4 = icmp ult i5 %clz_V, 3" [float_mul3.cpp:58]   --->   Operation 20 'icmp' 'tmp_4' <Predicate = true> <Delay = 1.11> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (1.22ns)   --->   "%tmp_5 = icmp eq i8 %new_exp_V, -1" [float_mul3.cpp:64]   --->   Operation 21 'icmp' 'tmp_5' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_6_cast = zext i5 %clz_V to i6" [float_mul3.cpp:59]   --->   Operation 22 'zext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (1.33ns)   --->   "%new_exp_V_1 = sub i6 3, %tmp_6_cast" [float_mul3.cpp:59]   --->   Operation 23 'sub' 'new_exp_V_1' <Predicate = true> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%new_exp_V_1_cast = sext i6 %new_exp_V_1 to i8" [float_mul3.cpp:59]   --->   Operation 24 'sext' 'new_exp_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns) (grouped into LUT with out node tmp_3)   --->   "%r_V_cast_cast = select i1 %tmp, i8 -3, i8 -2" [float_mul3.cpp:53]   --->   Operation 25 'select' 'r_V_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.22ns) (out node of the LUT)   --->   "%tmp_3 = icmp ult i8 %new_exp_V, %r_V_cast_cast" [float_mul3.cpp:65]   --->   Operation 26 'icmp' 'tmp_3' <Predicate = true> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_7 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %new_mant_V_1)" [float_mul3.cpp:68]   --->   Operation 27 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_Result_2 = zext i24 %tmp_7 to i26" [float_mul3.cpp:68]   --->   Operation 28 'zext' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%p_shl1 = call i26 @_ssdm_op_BitConcatenate.i26.i1.i23.i2(i1 true, i23 %new_mant_V_1, i2 0)" [float_mul3.cpp:69]   --->   Operation 29 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.67ns)   --->   "%xf_V_2 = sub i26 %p_shl1, %p_Result_2" [float_mul3.cpp:69]   --->   Operation 30 'sub' 'xf_V_2' <Predicate = true> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_8 = call i23 @_ssdm_op_PartSelect.i23.i26.i32.i32(i26 %xf_V_2, i32 2, i32 24)" [float_mul3.cpp:69]   --->   Operation 31 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_11 = call i23 @_ssdm_op_PartSelect.i23.i26.i32.i32(i26 %xf_V_2, i32 1, i32 23)" [float_mul3.cpp:69]   --->   Operation 32 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%new_mant_V_8 = select i1 %tmp, i23 %tmp_8, i23 %tmp_11" [float_mul3.cpp:53]   --->   Operation 33 'select' 'new_mant_V_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%sel_tmp = xor i1 %tmp_5, true" [float_mul3.cpp:64]   --->   Operation 34 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%sel_tmp1 = and i1 %tmp_3, %sel_tmp" [float_mul3.cpp:65]   --->   Operation 35 'and' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.73ns) (out node of the LUT)   --->   "%new_mant_V_3 = select i1 %sel_tmp1, i23 %new_mant_V_8, i23 0" [float_mul3.cpp:65]   --->   Operation 36 'select' 'new_mant_V_3' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.73ns) (out node of the LUT)   --->   "%new_mant_V_4 = select i1 %tmp_5, i23 %new_mant_V_1, i23 %new_mant_V_3" [float_mul3.cpp:64]   --->   Operation 37 'select' 'new_mant_V_4' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.39ns) (out node of the LUT)   --->   "%new_exp_V_2 = add i8 %new_exp_V, %p_cast_cast" [float_mul3.cpp:76]   --->   Operation 38 'add' 'new_exp_V_2' <Predicate = true> <Delay = 1.39> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.61ns)   --->   "%sel_tmp5 = and i1 %tmp_1, %tmp_4" [float_mul3.cpp:55]   --->   Operation 39 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp7 = xor i1 %tmp_4, true" [float_mul3.cpp:58]   --->   Operation 40 'xor' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.61ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_1, %sel_tmp7" [float_mul3.cpp:55]   --->   Operation 41 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp2 = xor i1 %tmp_1, true" [float_mul3.cpp:55]   --->   Operation 42 'xor' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.61ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_5, %sel_tmp2" [float_mul3.cpp:64]   --->   Operation 43 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel = and i1 %sel_tmp3, %tmp_10" [float_mul3.cpp:64]   --->   Operation 44 'and' 'newSel' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel_cast = select i1 %newSel, i8 -1, i8 0" [float_mul3.cpp:64]   --->   Operation 45 'select' 'newSel_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.61ns)   --->   "%or_cond = or i1 %sel_tmp3, %sel_tmp8" [float_mul3.cpp:29->float_mul3.cpp:78]   --->   Operation 46 'or' 'or_cond' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel1 = select i1 %sel_tmp5, i8 %new_exp_V_1_cast, i8 %new_exp_V_2" [float_mul3.cpp:55]   --->   Operation 47 'select' 'newSel1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%or_cond1 = or i1 %sel_tmp5, %tmp_3" [float_mul3.cpp:29->float_mul3.cpp:78]   --->   Operation 48 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.74ns) (out node of the LUT)   --->   "%newSel2 = select i1 %or_cond, i8 %newSel_cast, i8 %newSel1" [float_mul3.cpp:29->float_mul3.cpp:78]   --->   Operation 49 'select' 'newSel2' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [float_mul3.cpp:29->float_mul3.cpp:78]   --->   Operation 50 'or' 'or_cond2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.74ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %or_cond2, i8 %newSel2, i8 -1" [float_mul3.cpp:29->float_mul3.cpp:78]   --->   Operation 51 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.74> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.56>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float %in_r) nounwind, !map !158"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float 0.000000e+00) nounwind, !map !164"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([20 x i8]* @operator_float_div3_s) nounwind"   --->   Operation 54 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.33ns)   --->   "%r_V = sub i6 2, %tmp_6_cast" [float_mul3.cpp:60]   --->   Operation 55 'sub' 'r_V' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 1.33> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_5)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %r_V, i32 5)" [float_mul3.cpp:60]   --->   Operation 56 'bitselect' 'tmp_15' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_7)   --->   "%new_mant_V_2 = trunc i26 %xf_V_4 to i23" [float_mul3.cpp:62]   --->   Operation 57 'trunc' 'new_mant_V_2' <Predicate = (sel_tmp8 & !sel_tmp3)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_5)   --->   "%tmp_cast = sext i6 %r_V to i26" [float_mul3.cpp:60]   --->   Operation 58 'sext' 'tmp_cast' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_5)   --->   "%tmp_s = zext i26 %xf_V_4 to i32" [float_mul3.cpp:60]   --->   Operation 59 'zext' 'tmp_s' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.35ns)   --->   "%tmp_2 = sub i6 0, %r_V" [float_mul3.cpp:60]   --->   Operation 60 'sub' 'tmp_2' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_5)   --->   "%tmp_11_cast = sext i6 %tmp_2 to i32" [float_mul3.cpp:60]   --->   Operation 61 'sext' 'tmp_11_cast' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_5)   --->   "%tmp_6 = shl i32 %tmp_s, %tmp_11_cast" [float_mul3.cpp:60]   --->   Operation 62 'shl' 'tmp_6' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_5)   --->   "%tmp_9 = lshr i26 %xf_V_4, %tmp_cast" [float_mul3.cpp:60]   --->   Operation 63 'lshr' 'tmp_9' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.40> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_5)   --->   "%tmp_17 = trunc i32 %tmp_6 to i23" [float_mul3.cpp:60]   --->   Operation 64 'trunc' 'tmp_17' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_5)   --->   "%tmp_18 = trunc i26 %tmp_9 to i23" [float_mul3.cpp:60]   --->   Operation 65 'trunc' 'tmp_18' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (2.40ns) (out node of the LUT)   --->   "%new_mant_V_5 = select i1 %tmp_15, i23 %tmp_17, i23 %tmp_18" [float_mul3.cpp:60]   --->   Operation 66 'select' 'new_mant_V_5' <Predicate = (sel_tmp5 & !sel_tmp8 & !sel_tmp3)> <Delay = 2.40> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_7)   --->   "%new_mant_V_6 = select i1 %sel_tmp5, i23 %new_mant_V_5, i23 %new_mant_V_4" [float_mul3.cpp:29->float_mul3.cpp:78]   --->   Operation 67 'select' 'new_mant_V_6' <Predicate = (!sel_tmp8 & !sel_tmp3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.73ns) (out node of the LUT)   --->   "%new_mant_V_7 = select i1 %sel_tmp8, i23 %new_mant_V_2, i23 %new_mant_V_6" [float_mul3.cpp:29->float_mul3.cpp:78]   --->   Operation 68 'select' 'new_mant_V_7' <Predicate = (!sel_tmp3)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (0.73ns) (out node of the LUT)   --->   "%new_mant_V = select i1 %sel_tmp3, i23 %new_mant_V_4, i23 %new_mant_V_7" [float_mul3.cpp:29->float_mul3.cpp:78]   --->   Operation 69 'select' 'new_mant_V' <Predicate = true> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_3 = call i32 @_ssdm_op_BitConcatenate.i32.i1.i8.i23(i1 %p_Repl2_2, i8 %p_Repl2_1, i23 %new_mant_V) nounwind" [float_mul3.cpp:30->float_mul3.cpp:78]   --->   Operation 70 'bitconcatenate' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%out = bitcast i32 %p_Result_3 to float" [float_mul3.cpp:31->float_mul3.cpp:78]   --->   Operation 71 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "ret float %out" [float_mul3.cpp:79]   --->   Operation 72 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read          (read          ) [ 000]
p_Val2_s         (bitcast       ) [ 000]
p_Repl2_2        (bitselect     ) [ 001]
new_exp_V        (partselect    ) [ 000]
tmp_10           (bitselect     ) [ 000]
new_mant_V_1     (trunc         ) [ 000]
xf_V_3           (zext          ) [ 000]
tmp              (icmp          ) [ 000]
p_cast_cast      (select        ) [ 000]
tmp_1            (icmp          ) [ 000]
p_shl            (bitconcatenate) [ 000]
p_shl_cast       (zext          ) [ 000]
xf_V_4           (sub           ) [ 001]
p_Result_s       (partselect    ) [ 000]
p_Result_1       (bitconcatenate) [ 000]
val_assign       (cttz          ) [ 000]
clz_V            (trunc         ) [ 000]
tmp_4            (icmp          ) [ 000]
tmp_5            (icmp          ) [ 000]
tmp_6_cast       (zext          ) [ 001]
new_exp_V_1      (sub           ) [ 000]
new_exp_V_1_cast (sext          ) [ 000]
r_V_cast_cast    (select        ) [ 000]
tmp_3            (icmp          ) [ 000]
tmp_7            (bitconcatenate) [ 000]
p_Result_2       (zext          ) [ 000]
p_shl1           (bitconcatenate) [ 000]
xf_V_2           (sub           ) [ 000]
tmp_8            (partselect    ) [ 000]
tmp_11           (partselect    ) [ 000]
new_mant_V_8     (select        ) [ 000]
sel_tmp          (xor           ) [ 000]
sel_tmp1         (and           ) [ 000]
new_mant_V_3     (select        ) [ 000]
new_mant_V_4     (select        ) [ 001]
new_exp_V_2      (add           ) [ 000]
sel_tmp5         (and           ) [ 001]
sel_tmp7         (xor           ) [ 000]
sel_tmp8         (and           ) [ 001]
sel_tmp2         (xor           ) [ 000]
sel_tmp3         (and           ) [ 001]
newSel           (and           ) [ 000]
newSel_cast      (select        ) [ 000]
or_cond          (or            ) [ 000]
newSel1          (select        ) [ 000]
or_cond1         (or            ) [ 000]
newSel2          (select        ) [ 000]
or_cond2         (or            ) [ 000]
p_Repl2_1        (select        ) [ 001]
StgValue_52      (specbitsmap   ) [ 000]
StgValue_53      (specbitsmap   ) [ 000]
StgValue_54      (spectopmodule ) [ 000]
r_V              (sub           ) [ 000]
tmp_15           (bitselect     ) [ 000]
new_mant_V_2     (trunc         ) [ 000]
tmp_cast         (sext          ) [ 000]
tmp_s            (zext          ) [ 000]
tmp_2            (sub           ) [ 000]
tmp_11_cast      (sext          ) [ 000]
tmp_6            (shl           ) [ 000]
tmp_9            (lshr          ) [ 000]
tmp_17           (trunc         ) [ 000]
tmp_18           (trunc         ) [ 000]
new_mant_V_5     (select        ) [ 000]
new_mant_V_6     (select        ) [ 000]
new_mant_V_7     (select        ) [ 000]
new_mant_V       (select        ) [ 000]
p_Result_3       (bitconcatenate) [ 000]
out              (bitcast       ) [ 000]
StgValue_72      (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i25.i23.i2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i26"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i1.i23"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i26.i1.i23.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i23.i26.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_float_div3_s"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i6.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i1.i8.i23"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="in_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="32" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_Val2_s_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_Repl2_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="0"/>
<pin id="95" dir="0" index="2" bw="6" slack="0"/>
<pin id="96" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Repl2_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="new_exp_V_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="0"/>
<pin id="103" dir="0" index="2" bw="6" slack="0"/>
<pin id="104" dir="0" index="3" bw="6" slack="0"/>
<pin id="105" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="new_exp_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_10_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="0" index="2" bw="6" slack="0"/>
<pin id="114" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="new_mant_V_1_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="xf_V_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="23" slack="0"/>
<pin id="124" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="xf_V_3/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="tmp_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="23" slack="0"/>
<pin id="128" dir="0" index="1" bw="23" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="p_cast_cast_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="8" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_cast_cast/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="tmp_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_shl_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="25" slack="0"/>
<pin id="148" dir="0" index="1" bw="23" slack="0"/>
<pin id="149" dir="0" index="2" bw="1" slack="0"/>
<pin id="150" dir="1" index="3" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="p_shl_cast_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="25" slack="0"/>
<pin id="156" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="xf_V_4_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="25" slack="0"/>
<pin id="160" dir="0" index="1" bw="23" slack="0"/>
<pin id="161" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xf_V_4/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="p_Result_s_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="26" slack="0"/>
<pin id="166" dir="0" index="1" bw="26" slack="0"/>
<pin id="167" dir="0" index="2" bw="6" slack="0"/>
<pin id="168" dir="0" index="3" bw="1" slack="0"/>
<pin id="169" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="p_Result_1_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="26" slack="0"/>
<pin id="178" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="val_assign_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="val_assign/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="clz_V_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="clz_V/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="tmp_4_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="5" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="tmp_5_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="8" slack="0"/>
<pin id="202" dir="0" index="1" bw="8" slack="0"/>
<pin id="203" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_6_cast_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="5" slack="0"/>
<pin id="208" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6_cast/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="new_exp_V_1_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="3" slack="0"/>
<pin id="212" dir="0" index="1" bw="5" slack="0"/>
<pin id="213" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="new_exp_V_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="new_exp_V_1_cast_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="6" slack="0"/>
<pin id="218" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="new_exp_V_1_cast/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="r_V_cast_cast_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="0"/>
<pin id="222" dir="0" index="1" bw="8" slack="0"/>
<pin id="223" dir="0" index="2" bw="8" slack="0"/>
<pin id="224" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="r_V_cast_cast/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="tmp_3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="8" slack="0"/>
<pin id="230" dir="0" index="1" bw="8" slack="0"/>
<pin id="231" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="tmp_7_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="24" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="0" index="2" bw="23" slack="0"/>
<pin id="238" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="p_Result_2_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="24" slack="0"/>
<pin id="244" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_2/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="p_shl1_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="26" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="23" slack="0"/>
<pin id="250" dir="0" index="3" bw="1" slack="0"/>
<pin id="251" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="xf_V_2_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="26" slack="0"/>
<pin id="258" dir="0" index="1" bw="24" slack="0"/>
<pin id="259" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="xf_V_2/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_8_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="23" slack="0"/>
<pin id="264" dir="0" index="1" bw="26" slack="0"/>
<pin id="265" dir="0" index="2" bw="3" slack="0"/>
<pin id="266" dir="0" index="3" bw="6" slack="0"/>
<pin id="267" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_11_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="23" slack="0"/>
<pin id="274" dir="0" index="1" bw="26" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="0" index="3" bw="6" slack="0"/>
<pin id="277" dir="1" index="4" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="new_mant_V_8_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="0"/>
<pin id="284" dir="0" index="1" bw="23" slack="0"/>
<pin id="285" dir="0" index="2" bw="23" slack="0"/>
<pin id="286" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_mant_V_8/1 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sel_tmp_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="1" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="sel_tmp1_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="1" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp1/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="new_mant_V_3_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="0"/>
<pin id="304" dir="0" index="1" bw="23" slack="0"/>
<pin id="305" dir="0" index="2" bw="23" slack="0"/>
<pin id="306" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_mant_V_3/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="new_mant_V_4_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="23" slack="0"/>
<pin id="313" dir="0" index="2" bw="23" slack="0"/>
<pin id="314" dir="1" index="3" bw="23" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_mant_V_4/1 "/>
</bind>
</comp>

<comp id="318" class="1004" name="new_exp_V_2_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="3" slack="0"/>
<pin id="321" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="new_exp_V_2/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="sel_tmp5_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="sel_tmp7_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp7/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="sel_tmp8_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sel_tmp2_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp2/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="sel_tmp3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="newSel_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="newSel/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="newSel_cast_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="8" slack="0"/>
<pin id="363" dir="0" index="2" bw="8" slack="0"/>
<pin id="364" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel_cast/1 "/>
</bind>
</comp>

<comp id="368" class="1004" name="or_cond_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="1" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="newSel1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="8" slack="0"/>
<pin id="377" dir="0" index="2" bw="8" slack="0"/>
<pin id="378" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="or_cond1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="1" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/1 "/>
</bind>
</comp>

<comp id="388" class="1004" name="newSel2_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="8" slack="0"/>
<pin id="391" dir="0" index="2" bw="8" slack="0"/>
<pin id="392" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="or_cond2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="1" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="p_Repl2_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="1" slack="0"/>
<pin id="404" dir="0" index="1" bw="8" slack="0"/>
<pin id="405" dir="0" index="2" bw="8" slack="0"/>
<pin id="406" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Repl2_1/1 "/>
</bind>
</comp>

<comp id="410" class="1004" name="r_V_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="3" slack="0"/>
<pin id="412" dir="0" index="1" bw="5" slack="1"/>
<pin id="413" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="r_V/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_15_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="0"/>
<pin id="417" dir="0" index="1" bw="6" slack="0"/>
<pin id="418" dir="0" index="2" bw="4" slack="0"/>
<pin id="419" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="new_mant_V_2_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="26" slack="1"/>
<pin id="425" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="new_mant_V_2/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="tmp_cast_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="6" slack="0"/>
<pin id="428" dir="1" index="1" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tmp_s_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="26" slack="1"/>
<pin id="432" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="433" class="1004" name="tmp_2_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="1" slack="0"/>
<pin id="435" dir="0" index="1" bw="6" slack="0"/>
<pin id="436" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="439" class="1004" name="tmp_11_cast_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_11_cast/2 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tmp_6_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="26" slack="0"/>
<pin id="445" dir="0" index="1" bw="6" slack="0"/>
<pin id="446" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_9_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="26" slack="1"/>
<pin id="451" dir="0" index="1" bw="6" slack="0"/>
<pin id="452" dir="1" index="2" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_17_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="32" slack="0"/>
<pin id="456" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_18_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="26" slack="0"/>
<pin id="460" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="new_mant_V_5_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="23" slack="0"/>
<pin id="465" dir="0" index="2" bw="23" slack="0"/>
<pin id="466" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_mant_V_5/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="new_mant_V_6_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="1"/>
<pin id="472" dir="0" index="1" bw="23" slack="0"/>
<pin id="473" dir="0" index="2" bw="23" slack="1"/>
<pin id="474" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_mant_V_6/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="new_mant_V_7_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="0" index="1" bw="23" slack="0"/>
<pin id="479" dir="0" index="2" bw="23" slack="0"/>
<pin id="480" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_mant_V_7/2 "/>
</bind>
</comp>

<comp id="483" class="1004" name="new_mant_V_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="1" slack="1"/>
<pin id="485" dir="0" index="1" bw="23" slack="1"/>
<pin id="486" dir="0" index="2" bw="23" slack="0"/>
<pin id="487" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="new_mant_V/2 "/>
</bind>
</comp>

<comp id="489" class="1004" name="p_Result_3_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="32" slack="0"/>
<pin id="491" dir="0" index="1" bw="1" slack="1"/>
<pin id="492" dir="0" index="2" bw="8" slack="1"/>
<pin id="493" dir="0" index="3" bw="23" slack="0"/>
<pin id="494" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_3/2 "/>
</bind>
</comp>

<comp id="497" class="1004" name="out_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="out/2 "/>
</bind>
</comp>

<comp id="501" class="1005" name="p_Repl2_2_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_2 "/>
</bind>
</comp>

<comp id="506" class="1005" name="xf_V_4_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="26" slack="1"/>
<pin id="508" dir="1" index="1" bw="26" slack="1"/>
</pin_list>
<bind>
<opset="xf_V_4 "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_6_cast_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="6" slack="1"/>
<pin id="515" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="518" class="1005" name="new_mant_V_4_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="23" slack="1"/>
<pin id="520" dir="1" index="1" bw="23" slack="1"/>
</pin_list>
<bind>
<opset="new_mant_V_4 "/>
</bind>
</comp>

<comp id="524" class="1005" name="sel_tmp5_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="1"/>
<pin id="526" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="529" class="1005" name="sel_tmp8_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="1"/>
<pin id="531" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp8 "/>
</bind>
</comp>

<comp id="534" class="1005" name="sel_tmp3_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="1"/>
<pin id="536" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp3 "/>
</bind>
</comp>

<comp id="539" class="1005" name="p_Repl2_1_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="8" slack="1"/>
<pin id="541" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Repl2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="86"><net_src comp="2" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="91"><net_src comp="82" pin="2"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="98"><net_src comp="88" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="92" pin=2"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="88" pin="1"/><net_sink comp="100" pin=1"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="100" pin=2"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="100" pin=3"/></net>

<net id="115"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="88" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="10" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="121"><net_src comp="88" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="118" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="118" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="126" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="132" pin=2"/></net>

<net id="144"><net_src comp="100" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="20" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="151"><net_src comp="22" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="118" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="146" pin=2"/></net>

<net id="157"><net_src comp="146" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="162"><net_src comp="154" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="122" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="172"><net_src comp="28" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="173"><net_src comp="30" pin="0"/><net_sink comp="164" pin=3"/></net>

<net id="179"><net_src comp="32" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="164" pin="4"/><net_sink comp="174" pin=2"/></net>

<net id="187"><net_src comp="36" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="174" pin="3"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="38" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="193"><net_src comp="182" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="40" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="100" pin="4"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="42" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="209"><net_src comp="190" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="214"><net_src comp="44" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="206" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="219"><net_src comp="210" pin="2"/><net_sink comp="216" pin=0"/></net>

<net id="225"><net_src comp="126" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="46" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="48" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="232"><net_src comp="100" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="220" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="50" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="240"><net_src comp="38" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="241"><net_src comp="118" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="245"><net_src comp="234" pin="3"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="38" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="254"><net_src comp="118" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="255"><net_src comp="24" pin="0"/><net_sink comp="246" pin=3"/></net>

<net id="260"><net_src comp="246" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="261"><net_src comp="242" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="268"><net_src comp="54" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="256" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="56" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="58" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="54" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="256" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="10" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="287"><net_src comp="126" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="262" pin="4"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="272" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="294"><net_src comp="200" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="38" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="300"><net_src comp="228" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="290" pin="2"/><net_sink comp="296" pin=1"/></net>

<net id="307"><net_src comp="296" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="282" pin="3"/><net_sink comp="302" pin=1"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="302" pin=2"/></net>

<net id="315"><net_src comp="200" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="118" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="302" pin="3"/><net_sink comp="310" pin=2"/></net>

<net id="322"><net_src comp="100" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="132" pin="3"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="140" pin="2"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="194" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="194" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="140" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="330" pin="2"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="140" pin="2"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="38" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="200" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="348" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="110" pin="3"/><net_sink comp="354" pin=1"/></net>

<net id="365"><net_src comp="354" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="20" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="372"><net_src comp="348" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="336" pin="2"/><net_sink comp="368" pin=1"/></net>

<net id="379"><net_src comp="324" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="380"><net_src comp="216" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="381"><net_src comp="318" pin="2"/><net_sink comp="374" pin=2"/></net>

<net id="386"><net_src comp="324" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="228" pin="2"/><net_sink comp="382" pin=1"/></net>

<net id="393"><net_src comp="368" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="360" pin="3"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="374" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="400"><net_src comp="368" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="382" pin="2"/><net_sink comp="396" pin=1"/></net>

<net id="407"><net_src comp="396" pin="2"/><net_sink comp="402" pin=0"/></net>

<net id="408"><net_src comp="388" pin="3"/><net_sink comp="402" pin=1"/></net>

<net id="409"><net_src comp="42" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="414"><net_src comp="72" pin="0"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="74" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="410" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="76" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="429"><net_src comp="410" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="437"><net_src comp="78" pin="0"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="410" pin="2"/><net_sink comp="433" pin=1"/></net>

<net id="442"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="447"><net_src comp="430" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="439" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="426" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="443" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="415" pin="3"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="454" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="458" pin="1"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="462" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="423" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="482"><net_src comp="470" pin="3"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="476" pin="3"/><net_sink comp="483" pin=2"/></net>

<net id="495"><net_src comp="80" pin="0"/><net_sink comp="489" pin=0"/></net>

<net id="496"><net_src comp="483" pin="3"/><net_sink comp="489" pin=3"/></net>

<net id="500"><net_src comp="489" pin="4"/><net_sink comp="497" pin=0"/></net>

<net id="504"><net_src comp="92" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="509"><net_src comp="158" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="511"><net_src comp="506" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="512"><net_src comp="506" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="516"><net_src comp="206" pin="1"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="521"><net_src comp="310" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="527"><net_src comp="324" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="532"><net_src comp="336" pin="2"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="537"><net_src comp="348" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="483" pin=0"/></net>

<net id="542"><net_src comp="402" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="489" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_float_div3 : in_r | {1 }
  - Chain level:
	State 1
		p_Repl2_2 : 1
		new_exp_V : 1
		tmp_10 : 1
		new_mant_V_1 : 1
		xf_V_3 : 2
		tmp : 2
		p_cast_cast : 3
		tmp_1 : 2
		p_shl : 2
		p_shl_cast : 3
		xf_V_4 : 4
		p_Result_s : 5
		p_Result_1 : 6
		val_assign : 7
		clz_V : 8
		tmp_4 : 9
		tmp_5 : 2
		tmp_6_cast : 9
		new_exp_V_1 : 10
		new_exp_V_1_cast : 11
		r_V_cast_cast : 3
		tmp_3 : 4
		tmp_7 : 2
		p_Result_2 : 3
		p_shl1 : 2
		xf_V_2 : 4
		tmp_8 : 5
		tmp_11 : 5
		new_mant_V_8 : 6
		sel_tmp : 3
		sel_tmp1 : 5
		new_mant_V_3 : 7
		new_mant_V_4 : 8
		new_exp_V_2 : 4
		sel_tmp5 : 10
		sel_tmp7 : 10
		sel_tmp8 : 10
		sel_tmp2 : 3
		sel_tmp3 : 3
		newSel : 3
		newSel_cast : 3
		or_cond : 10
		newSel1 : 12
		or_cond1 : 10
		newSel2 : 13
		or_cond2 : 10
		p_Repl2_1 : 14
	State 2
		tmp_15 : 1
		tmp_cast : 1
		tmp_2 : 1
		tmp_11_cast : 2
		tmp_6 : 3
		tmp_9 : 2
		tmp_17 : 4
		tmp_18 : 3
		new_mant_V_5 : 5
		new_mant_V_6 : 6
		new_mant_V_7 : 7
		new_mant_V : 8
		p_Result_3 : 9
		out : 10
		StgValue_72 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    p_cast_cast_fu_132   |    0    |    8    |
|          |   r_V_cast_cast_fu_220  |    0    |    8    |
|          |   new_mant_V_8_fu_282   |    0    |    23   |
|          |   new_mant_V_3_fu_302   |    0    |    23   |
|          |   new_mant_V_4_fu_310   |    0    |    23   |
|          |    newSel_cast_fu_360   |    0    |    8    |
|  select  |      newSel1_fu_374     |    0    |    8    |
|          |      newSel2_fu_388     |    0    |    8    |
|          |     p_Repl2_1_fu_402    |    0    |    8    |
|          |   new_mant_V_5_fu_462   |    0    |    23   |
|          |   new_mant_V_6_fu_470   |    0    |    23   |
|          |   new_mant_V_7_fu_476   |    0    |    23   |
|          |    new_mant_V_fu_483    |    0    |    23   |
|----------|-------------------------|---------|---------|
|          |      xf_V_4_fu_158      |    0    |    32   |
|          |    new_exp_V_1_fu_210   |    0    |    15   |
|    sub   |      xf_V_2_fu_256      |    0    |    33   |
|          |        r_V_fu_410       |    0    |    15   |
|          |       tmp_2_fu_433      |    0    |    15   |
|----------|-------------------------|---------|---------|
|   cttz   |    val_assign_fu_182    |    40   |    36   |
|----------|-------------------------|---------|---------|
|    shl   |       tmp_6_fu_443      |    0    |    68   |
|----------|-------------------------|---------|---------|
|   lshr   |       tmp_9_fu_449      |    0    |    68   |
|----------|-------------------------|---------|---------|
|          |        tmp_fu_126       |    0    |    18   |
|          |       tmp_1_fu_140      |    0    |    11   |
|   icmp   |       tmp_4_fu_194      |    0    |    11   |
|          |       tmp_5_fu_200      |    0    |    11   |
|          |       tmp_3_fu_228      |    0    |    11   |
|----------|-------------------------|---------|---------|
|          |     sel_tmp1_fu_296     |    0    |    6    |
|          |     sel_tmp5_fu_324     |    0    |    6    |
|    and   |     sel_tmp8_fu_336     |    0    |    6    |
|          |     sel_tmp3_fu_348     |    0    |    6    |
|          |      newSel_fu_354      |    0    |    6    |
|----------|-------------------------|---------|---------|
|          |      sel_tmp_fu_290     |    0    |    6    |
|    xor   |     sel_tmp7_fu_330     |    0    |    6    |
|          |     sel_tmp2_fu_342     |    0    |    6    |
|----------|-------------------------|---------|---------|
|          |      or_cond_fu_368     |    0    |    6    |
|    or    |     or_cond1_fu_382     |    0    |    6    |
|          |     or_cond2_fu_396     |    0    |    6    |
|----------|-------------------------|---------|---------|
|    add   |    new_exp_V_2_fu_318   |    0    |    15   |
|----------|-------------------------|---------|---------|
|   read   |    in_read_read_fu_82   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     p_Repl2_2_fu_92     |    0    |    0    |
| bitselect|      tmp_10_fu_110      |    0    |    0    |
|          |      tmp_15_fu_415      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     new_exp_V_fu_100    |    0    |    0    |
|partselect|    p_Result_s_fu_164    |    0    |    0    |
|          |       tmp_8_fu_262      |    0    |    0    |
|          |      tmp_11_fu_272      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |   new_mant_V_1_fu_118   |    0    |    0    |
|          |       clz_V_fu_190      |    0    |    0    |
|   trunc  |   new_mant_V_2_fu_423   |    0    |    0    |
|          |      tmp_17_fu_454      |    0    |    0    |
|          |      tmp_18_fu_458      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      xf_V_3_fu_122      |    0    |    0    |
|          |    p_shl_cast_fu_154    |    0    |    0    |
|   zext   |    tmp_6_cast_fu_206    |    0    |    0    |
|          |    p_Result_2_fu_242    |    0    |    0    |
|          |       tmp_s_fu_430      |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |       p_shl_fu_146      |    0    |    0    |
|          |    p_Result_1_fu_174    |    0    |    0    |
|bitconcatenate|       tmp_7_fu_234      |    0    |    0    |
|          |      p_shl1_fu_246      |    0    |    0    |
|          |    p_Result_3_fu_489    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          | new_exp_V_1_cast_fu_216 |    0    |    0    |
|   sext   |     tmp_cast_fu_426     |    0    |    0    |
|          |    tmp_11_cast_fu_439   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    40   |   634   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|new_mant_V_4_reg_518|   23   |
|  p_Repl2_1_reg_539 |    8   |
|  p_Repl2_2_reg_501 |    1   |
|  sel_tmp3_reg_534  |    1   |
|  sel_tmp5_reg_524  |    1   |
|  sel_tmp8_reg_529  |    1   |
| tmp_6_cast_reg_513 |    6   |
|   xf_V_4_reg_506   |   26   |
+--------------------+--------+
|        Total       |   67   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   40   |   634  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   67   |    -   |
+-----------+--------+--------+
|   Total   |   107  |   634  |
+-----------+--------+--------+
