
Multi-Functional Light-Source.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000068fc  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  08006a9c  08006a9c  00016a9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006b0c  08006b0c  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08006b0c  08006b0c  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006b0c  08006b0c  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006b0c  08006b0c  00016b0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006b10  08006b10  00016b10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08006b14  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          0000217c  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000220c  2000220c  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e401  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000201f  00000000  00000000  0002e4c1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000a08  00000000  00000000  000304e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000940  00000000  00000000  00030ee8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002104b  00000000  00000000  00031828  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e64b  00000000  00000000  00052873  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c9da0  00000000  00000000  00060ebe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012ac5e  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d20  00000000  00000000  0012acb0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000090 	.word	0x20000090
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006a84 	.word	0x08006a84

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000094 	.word	0x20000094
 80001dc:	08006a84 	.word	0x08006a84

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_dmul>:
 8000290:	b570      	push	{r4, r5, r6, lr}
 8000292:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000296:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800029a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800029e:	bf1d      	ittte	ne
 80002a0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80002a4:	ea94 0f0c 	teqne	r4, ip
 80002a8:	ea95 0f0c 	teqne	r5, ip
 80002ac:	f000 f8de 	bleq	800046c <__aeabi_dmul+0x1dc>
 80002b0:	442c      	add	r4, r5
 80002b2:	ea81 0603 	eor.w	r6, r1, r3
 80002b6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80002ba:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80002be:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002c2:	bf18      	it	ne
 80002c4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80002d0:	d038      	beq.n	8000344 <__aeabi_dmul+0xb4>
 80002d2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002d6:	f04f 0500 	mov.w	r5, #0
 80002da:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002de:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80002e2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002e6:	f04f 0600 	mov.w	r6, #0
 80002ea:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ee:	f09c 0f00 	teq	ip, #0
 80002f2:	bf18      	it	ne
 80002f4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002f8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80002fc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000300:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000304:	d204      	bcs.n	8000310 <__aeabi_dmul+0x80>
 8000306:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800030a:	416d      	adcs	r5, r5
 800030c:	eb46 0606 	adc.w	r6, r6, r6
 8000310:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000314:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000318:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800031c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000320:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000324:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000328:	bf88      	it	hi
 800032a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800032e:	d81e      	bhi.n	800036e <__aeabi_dmul+0xde>
 8000330:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000334:	bf08      	it	eq
 8000336:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800033a:	f150 0000 	adcs.w	r0, r0, #0
 800033e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000342:	bd70      	pop	{r4, r5, r6, pc}
 8000344:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000348:	ea46 0101 	orr.w	r1, r6, r1
 800034c:	ea40 0002 	orr.w	r0, r0, r2
 8000350:	ea81 0103 	eor.w	r1, r1, r3
 8000354:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000358:	bfc2      	ittt	gt
 800035a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800035e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000362:	bd70      	popgt	{r4, r5, r6, pc}
 8000364:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000368:	f04f 0e00 	mov.w	lr, #0
 800036c:	3c01      	subs	r4, #1
 800036e:	f300 80ab 	bgt.w	80004c8 <__aeabi_dmul+0x238>
 8000372:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000376:	bfde      	ittt	le
 8000378:	2000      	movle	r0, #0
 800037a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800037e:	bd70      	pople	{r4, r5, r6, pc}
 8000380:	f1c4 0400 	rsb	r4, r4, #0
 8000384:	3c20      	subs	r4, #32
 8000386:	da35      	bge.n	80003f4 <__aeabi_dmul+0x164>
 8000388:	340c      	adds	r4, #12
 800038a:	dc1b      	bgt.n	80003c4 <__aeabi_dmul+0x134>
 800038c:	f104 0414 	add.w	r4, r4, #20
 8000390:	f1c4 0520 	rsb	r5, r4, #32
 8000394:	fa00 f305 	lsl.w	r3, r0, r5
 8000398:	fa20 f004 	lsr.w	r0, r0, r4
 800039c:	fa01 f205 	lsl.w	r2, r1, r5
 80003a0:	ea40 0002 	orr.w	r0, r0, r2
 80003a4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80003a8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80003ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003b0:	fa21 f604 	lsr.w	r6, r1, r4
 80003b4:	eb42 0106 	adc.w	r1, r2, r6
 80003b8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003bc:	bf08      	it	eq
 80003be:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003c2:	bd70      	pop	{r4, r5, r6, pc}
 80003c4:	f1c4 040c 	rsb	r4, r4, #12
 80003c8:	f1c4 0520 	rsb	r5, r4, #32
 80003cc:	fa00 f304 	lsl.w	r3, r0, r4
 80003d0:	fa20 f005 	lsr.w	r0, r0, r5
 80003d4:	fa01 f204 	lsl.w	r2, r1, r4
 80003d8:	ea40 0002 	orr.w	r0, r0, r2
 80003dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003e0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003e4:	f141 0100 	adc.w	r1, r1, #0
 80003e8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ec:	bf08      	it	eq
 80003ee:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003f2:	bd70      	pop	{r4, r5, r6, pc}
 80003f4:	f1c4 0520 	rsb	r5, r4, #32
 80003f8:	fa00 f205 	lsl.w	r2, r0, r5
 80003fc:	ea4e 0e02 	orr.w	lr, lr, r2
 8000400:	fa20 f304 	lsr.w	r3, r0, r4
 8000404:	fa01 f205 	lsl.w	r2, r1, r5
 8000408:	ea43 0302 	orr.w	r3, r3, r2
 800040c:	fa21 f004 	lsr.w	r0, r1, r4
 8000410:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000414:	fa21 f204 	lsr.w	r2, r1, r4
 8000418:	ea20 0002 	bic.w	r0, r0, r2
 800041c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000420:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000424:	bf08      	it	eq
 8000426:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800042a:	bd70      	pop	{r4, r5, r6, pc}
 800042c:	f094 0f00 	teq	r4, #0
 8000430:	d10f      	bne.n	8000452 <__aeabi_dmul+0x1c2>
 8000432:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000436:	0040      	lsls	r0, r0, #1
 8000438:	eb41 0101 	adc.w	r1, r1, r1
 800043c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000440:	bf08      	it	eq
 8000442:	3c01      	subeq	r4, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1a6>
 8000446:	ea41 0106 	orr.w	r1, r1, r6
 800044a:	f095 0f00 	teq	r5, #0
 800044e:	bf18      	it	ne
 8000450:	4770      	bxne	lr
 8000452:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000456:	0052      	lsls	r2, r2, #1
 8000458:	eb43 0303 	adc.w	r3, r3, r3
 800045c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000460:	bf08      	it	eq
 8000462:	3d01      	subeq	r5, #1
 8000464:	d0f7      	beq.n	8000456 <__aeabi_dmul+0x1c6>
 8000466:	ea43 0306 	orr.w	r3, r3, r6
 800046a:	4770      	bx	lr
 800046c:	ea94 0f0c 	teq	r4, ip
 8000470:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000474:	bf18      	it	ne
 8000476:	ea95 0f0c 	teqne	r5, ip
 800047a:	d00c      	beq.n	8000496 <__aeabi_dmul+0x206>
 800047c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000480:	bf18      	it	ne
 8000482:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000486:	d1d1      	bne.n	800042c <__aeabi_dmul+0x19c>
 8000488:	ea81 0103 	eor.w	r1, r1, r3
 800048c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000490:	f04f 0000 	mov.w	r0, #0
 8000494:	bd70      	pop	{r4, r5, r6, pc}
 8000496:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800049a:	bf06      	itte	eq
 800049c:	4610      	moveq	r0, r2
 800049e:	4619      	moveq	r1, r3
 80004a0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80004a4:	d019      	beq.n	80004da <__aeabi_dmul+0x24a>
 80004a6:	ea94 0f0c 	teq	r4, ip
 80004aa:	d102      	bne.n	80004b2 <__aeabi_dmul+0x222>
 80004ac:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80004b0:	d113      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004b2:	ea95 0f0c 	teq	r5, ip
 80004b6:	d105      	bne.n	80004c4 <__aeabi_dmul+0x234>
 80004b8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80004bc:	bf1c      	itt	ne
 80004be:	4610      	movne	r0, r2
 80004c0:	4619      	movne	r1, r3
 80004c2:	d10a      	bne.n	80004da <__aeabi_dmul+0x24a>
 80004c4:	ea81 0103 	eor.w	r1, r1, r3
 80004c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80004cc:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd70      	pop	{r4, r5, r6, pc}
 80004da:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 80004de:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80004e2:	bd70      	pop	{r4, r5, r6, pc}

080004e4 <__aeabi_drsub>:
 80004e4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80004e8:	e002      	b.n	80004f0 <__adddf3>
 80004ea:	bf00      	nop

080004ec <__aeabi_dsub>:
 80004ec:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080004f0 <__adddf3>:
 80004f0:	b530      	push	{r4, r5, lr}
 80004f2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004f6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004fa:	ea94 0f05 	teq	r4, r5
 80004fe:	bf08      	it	eq
 8000500:	ea90 0f02 	teqeq	r0, r2
 8000504:	bf1f      	itttt	ne
 8000506:	ea54 0c00 	orrsne.w	ip, r4, r0
 800050a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800050e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000512:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000516:	f000 80e2 	beq.w	80006de <__adddf3+0x1ee>
 800051a:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800051e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000522:	bfb8      	it	lt
 8000524:	426d      	neglt	r5, r5
 8000526:	dd0c      	ble.n	8000542 <__adddf3+0x52>
 8000528:	442c      	add	r4, r5
 800052a:	ea80 0202 	eor.w	r2, r0, r2
 800052e:	ea81 0303 	eor.w	r3, r1, r3
 8000532:	ea82 0000 	eor.w	r0, r2, r0
 8000536:	ea83 0101 	eor.w	r1, r3, r1
 800053a:	ea80 0202 	eor.w	r2, r0, r2
 800053e:	ea81 0303 	eor.w	r3, r1, r3
 8000542:	2d36      	cmp	r5, #54	; 0x36
 8000544:	bf88      	it	hi
 8000546:	bd30      	pophi	{r4, r5, pc}
 8000548:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 800054c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000550:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000554:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000558:	d002      	beq.n	8000560 <__adddf3+0x70>
 800055a:	4240      	negs	r0, r0
 800055c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000560:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000564:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000568:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800056c:	d002      	beq.n	8000574 <__adddf3+0x84>
 800056e:	4252      	negs	r2, r2
 8000570:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000574:	ea94 0f05 	teq	r4, r5
 8000578:	f000 80a7 	beq.w	80006ca <__adddf3+0x1da>
 800057c:	f1a4 0401 	sub.w	r4, r4, #1
 8000580:	f1d5 0e20 	rsbs	lr, r5, #32
 8000584:	db0d      	blt.n	80005a2 <__adddf3+0xb2>
 8000586:	fa02 fc0e 	lsl.w	ip, r2, lr
 800058a:	fa22 f205 	lsr.w	r2, r2, r5
 800058e:	1880      	adds	r0, r0, r2
 8000590:	f141 0100 	adc.w	r1, r1, #0
 8000594:	fa03 f20e 	lsl.w	r2, r3, lr
 8000598:	1880      	adds	r0, r0, r2
 800059a:	fa43 f305 	asr.w	r3, r3, r5
 800059e:	4159      	adcs	r1, r3
 80005a0:	e00e      	b.n	80005c0 <__adddf3+0xd0>
 80005a2:	f1a5 0520 	sub.w	r5, r5, #32
 80005a6:	f10e 0e20 	add.w	lr, lr, #32
 80005aa:	2a01      	cmp	r2, #1
 80005ac:	fa03 fc0e 	lsl.w	ip, r3, lr
 80005b0:	bf28      	it	cs
 80005b2:	f04c 0c02 	orrcs.w	ip, ip, #2
 80005b6:	fa43 f305 	asr.w	r3, r3, r5
 80005ba:	18c0      	adds	r0, r0, r3
 80005bc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	d507      	bpl.n	80005d6 <__adddf3+0xe6>
 80005c6:	f04f 0e00 	mov.w	lr, #0
 80005ca:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ce:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005d2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005d6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80005da:	d31b      	bcc.n	8000614 <__adddf3+0x124>
 80005dc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80005e0:	d30c      	bcc.n	80005fc <__adddf3+0x10c>
 80005e2:	0849      	lsrs	r1, r1, #1
 80005e4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005e8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005ec:	f104 0401 	add.w	r4, r4, #1
 80005f0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005f4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80005f8:	f080 809a 	bcs.w	8000730 <__adddf3+0x240>
 80005fc:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000600:	bf08      	it	eq
 8000602:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000606:	f150 0000 	adcs.w	r0, r0, #0
 800060a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800060e:	ea41 0105 	orr.w	r1, r1, r5
 8000612:	bd30      	pop	{r4, r5, pc}
 8000614:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000618:	4140      	adcs	r0, r0
 800061a:	eb41 0101 	adc.w	r1, r1, r1
 800061e:	3c01      	subs	r4, #1
 8000620:	bf28      	it	cs
 8000622:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000626:	d2e9      	bcs.n	80005fc <__adddf3+0x10c>
 8000628:	f091 0f00 	teq	r1, #0
 800062c:	bf04      	itt	eq
 800062e:	4601      	moveq	r1, r0
 8000630:	2000      	moveq	r0, #0
 8000632:	fab1 f381 	clz	r3, r1
 8000636:	bf08      	it	eq
 8000638:	3320      	addeq	r3, #32
 800063a:	f1a3 030b 	sub.w	r3, r3, #11
 800063e:	f1b3 0220 	subs.w	r2, r3, #32
 8000642:	da0c      	bge.n	800065e <__adddf3+0x16e>
 8000644:	320c      	adds	r2, #12
 8000646:	dd08      	ble.n	800065a <__adddf3+0x16a>
 8000648:	f102 0c14 	add.w	ip, r2, #20
 800064c:	f1c2 020c 	rsb	r2, r2, #12
 8000650:	fa01 f00c 	lsl.w	r0, r1, ip
 8000654:	fa21 f102 	lsr.w	r1, r1, r2
 8000658:	e00c      	b.n	8000674 <__adddf3+0x184>
 800065a:	f102 0214 	add.w	r2, r2, #20
 800065e:	bfd8      	it	le
 8000660:	f1c2 0c20 	rsble	ip, r2, #32
 8000664:	fa01 f102 	lsl.w	r1, r1, r2
 8000668:	fa20 fc0c 	lsr.w	ip, r0, ip
 800066c:	bfdc      	itt	le
 800066e:	ea41 010c 	orrle.w	r1, r1, ip
 8000672:	4090      	lslle	r0, r2
 8000674:	1ae4      	subs	r4, r4, r3
 8000676:	bfa2      	ittt	ge
 8000678:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800067c:	4329      	orrge	r1, r5
 800067e:	bd30      	popge	{r4, r5, pc}
 8000680:	ea6f 0404 	mvn.w	r4, r4
 8000684:	3c1f      	subs	r4, #31
 8000686:	da1c      	bge.n	80006c2 <__adddf3+0x1d2>
 8000688:	340c      	adds	r4, #12
 800068a:	dc0e      	bgt.n	80006aa <__adddf3+0x1ba>
 800068c:	f104 0414 	add.w	r4, r4, #20
 8000690:	f1c4 0220 	rsb	r2, r4, #32
 8000694:	fa20 f004 	lsr.w	r0, r0, r4
 8000698:	fa01 f302 	lsl.w	r3, r1, r2
 800069c:	ea40 0003 	orr.w	r0, r0, r3
 80006a0:	fa21 f304 	lsr.w	r3, r1, r4
 80006a4:	ea45 0103 	orr.w	r1, r5, r3
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f1c4 040c 	rsb	r4, r4, #12
 80006ae:	f1c4 0220 	rsb	r2, r4, #32
 80006b2:	fa20 f002 	lsr.w	r0, r0, r2
 80006b6:	fa01 f304 	lsl.w	r3, r1, r4
 80006ba:	ea40 0003 	orr.w	r0, r0, r3
 80006be:	4629      	mov	r1, r5
 80006c0:	bd30      	pop	{r4, r5, pc}
 80006c2:	fa21 f004 	lsr.w	r0, r1, r4
 80006c6:	4629      	mov	r1, r5
 80006c8:	bd30      	pop	{r4, r5, pc}
 80006ca:	f094 0f00 	teq	r4, #0
 80006ce:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80006d2:	bf06      	itte	eq
 80006d4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80006d8:	3401      	addeq	r4, #1
 80006da:	3d01      	subne	r5, #1
 80006dc:	e74e      	b.n	800057c <__adddf3+0x8c>
 80006de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006e2:	bf18      	it	ne
 80006e4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006e8:	d029      	beq.n	800073e <__adddf3+0x24e>
 80006ea:	ea94 0f05 	teq	r4, r5
 80006ee:	bf08      	it	eq
 80006f0:	ea90 0f02 	teqeq	r0, r2
 80006f4:	d005      	beq.n	8000702 <__adddf3+0x212>
 80006f6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006fa:	bf04      	itt	eq
 80006fc:	4619      	moveq	r1, r3
 80006fe:	4610      	moveq	r0, r2
 8000700:	bd30      	pop	{r4, r5, pc}
 8000702:	ea91 0f03 	teq	r1, r3
 8000706:	bf1e      	ittt	ne
 8000708:	2100      	movne	r1, #0
 800070a:	2000      	movne	r0, #0
 800070c:	bd30      	popne	{r4, r5, pc}
 800070e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000712:	d105      	bne.n	8000720 <__adddf3+0x230>
 8000714:	0040      	lsls	r0, r0, #1
 8000716:	4149      	adcs	r1, r1
 8000718:	bf28      	it	cs
 800071a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800071e:	bd30      	pop	{r4, r5, pc}
 8000720:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000724:	bf3c      	itt	cc
 8000726:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800072a:	bd30      	popcc	{r4, r5, pc}
 800072c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000730:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000734:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd30      	pop	{r4, r5, pc}
 800073e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000742:	bf1a      	itte	ne
 8000744:	4619      	movne	r1, r3
 8000746:	4610      	movne	r0, r2
 8000748:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800074c:	bf1c      	itt	ne
 800074e:	460b      	movne	r3, r1
 8000750:	4602      	movne	r2, r0
 8000752:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000756:	bf06      	itte	eq
 8000758:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800075c:	ea91 0f03 	teqeq	r1, r3
 8000760:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000764:	bd30      	pop	{r4, r5, pc}
 8000766:	bf00      	nop

08000768 <__aeabi_ui2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800077c:	f04f 0500 	mov.w	r5, #0
 8000780:	f04f 0100 	mov.w	r1, #0
 8000784:	e750      	b.n	8000628 <__adddf3+0x138>
 8000786:	bf00      	nop

08000788 <__aeabi_i2d>:
 8000788:	f090 0f00 	teq	r0, #0
 800078c:	bf04      	itt	eq
 800078e:	2100      	moveq	r1, #0
 8000790:	4770      	bxeq	lr
 8000792:	b530      	push	{r4, r5, lr}
 8000794:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000798:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800079c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80007a0:	bf48      	it	mi
 80007a2:	4240      	negmi	r0, r0
 80007a4:	f04f 0100 	mov.w	r1, #0
 80007a8:	e73e      	b.n	8000628 <__adddf3+0x138>
 80007aa:	bf00      	nop

080007ac <__aeabi_f2d>:
 80007ac:	0042      	lsls	r2, r0, #1
 80007ae:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80007b2:	ea4f 0131 	mov.w	r1, r1, rrx
 80007b6:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80007ba:	bf1f      	itttt	ne
 80007bc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80007c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80007c4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80007c8:	4770      	bxne	lr
 80007ca:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80007ce:	bf08      	it	eq
 80007d0:	4770      	bxeq	lr
 80007d2:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80007d6:	bf04      	itt	eq
 80007d8:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 7460 	mov.w	r4, #896	; 0x380
 80007e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80007ec:	e71c      	b.n	8000628 <__adddf3+0x138>
 80007ee:	bf00      	nop

080007f0 <__aeabi_ul2d>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	b530      	push	{r4, r5, lr}
 80007fa:	f04f 0500 	mov.w	r5, #0
 80007fe:	e00a      	b.n	8000816 <__aeabi_l2d+0x16>

08000800 <__aeabi_l2d>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	b530      	push	{r4, r5, lr}
 800080a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800080e:	d502      	bpl.n	8000816 <__aeabi_l2d+0x16>
 8000810:	4240      	negs	r0, r0
 8000812:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000816:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800081a:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800081e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000822:	f43f aed8 	beq.w	80005d6 <__adddf3+0xe6>
 8000826:	f04f 0203 	mov.w	r2, #3
 800082a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800082e:	bf18      	it	ne
 8000830:	3203      	addne	r2, #3
 8000832:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000836:	bf18      	it	ne
 8000838:	3203      	addne	r2, #3
 800083a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800083e:	f1c2 0320 	rsb	r3, r2, #32
 8000842:	fa00 fc03 	lsl.w	ip, r0, r3
 8000846:	fa20 f002 	lsr.w	r0, r0, r2
 800084a:	fa01 fe03 	lsl.w	lr, r1, r3
 800084e:	ea40 000e 	orr.w	r0, r0, lr
 8000852:	fa21 f102 	lsr.w	r1, r1, r2
 8000856:	4414      	add	r4, r2
 8000858:	e6bd      	b.n	80005d6 <__adddf3+0xe6>
 800085a:	bf00      	nop

0800085c <__aeabi_d2uiz>:
 800085c:	004a      	lsls	r2, r1, #1
 800085e:	d211      	bcs.n	8000884 <__aeabi_d2uiz+0x28>
 8000860:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000864:	d211      	bcs.n	800088a <__aeabi_d2uiz+0x2e>
 8000866:	d50d      	bpl.n	8000884 <__aeabi_d2uiz+0x28>
 8000868:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 800086c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000870:	d40e      	bmi.n	8000890 <__aeabi_d2uiz+0x34>
 8000872:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000876:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800087a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800087e:	fa23 f002 	lsr.w	r0, r3, r2
 8000882:	4770      	bx	lr
 8000884:	f04f 0000 	mov.w	r0, #0
 8000888:	4770      	bx	lr
 800088a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800088e:	d102      	bne.n	8000896 <__aeabi_d2uiz+0x3a>
 8000890:	f04f 30ff 	mov.w	r0, #4294967295
 8000894:	4770      	bx	lr
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	4770      	bx	lr

0800089c <HAL_UART_RxCpltCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint8_t studentNum[13]="#:23765518:$\n" ;
uint8_t recvd_char[1];
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 800089c:	b580      	push	{r7, lr}
 800089e:	b082      	sub	sp, #8
 80008a0:	af00      	add	r7, sp, #0
 80008a2:	6078      	str	r0, [r7, #4]

	//transmit recvd characer
	HAL_UART_Transmit(&huart2, recvd_char, 1, 50) ;
 80008a4:	2332      	movs	r3, #50	; 0x32
 80008a6:	2201      	movs	r2, #1
 80008a8:	4906      	ldr	r1, [pc, #24]	; (80008c4 <HAL_UART_RxCpltCallback+0x28>)
 80008aa:	4807      	ldr	r0, [pc, #28]	; (80008c8 <HAL_UART_RxCpltCallback+0x2c>)
 80008ac:	f004 f8ba 	bl	8004a24 <HAL_UART_Transmit>

	// recieve character
	HAL_UART_Receive_IT(&huart2, recvd_char, 1);
 80008b0:	2201      	movs	r2, #1
 80008b2:	4904      	ldr	r1, [pc, #16]	; (80008c4 <HAL_UART_RxCpltCallback+0x28>)
 80008b4:	4804      	ldr	r0, [pc, #16]	; (80008c8 <HAL_UART_RxCpltCallback+0x2c>)
 80008b6:	f004 f99d 	bl	8004bf4 <HAL_UART_Receive_IT>
}
 80008ba:	bf00      	nop
 80008bc:	3708      	adds	r7, #8
 80008be:	46bd      	mov	sp, r7
 80008c0:	bd80      	pop	{r7, pc}
 80008c2:	bf00      	nop
 80008c4:	200021e8 	.word	0x200021e8
 80008c8:	20000140 	.word	0x20000140

080008cc <adc_dma_val_processing>:

/**
 * scale up transmit ADC values
 */

void adc_dma_val_processing(){
 80008cc:	b580      	push	{r7, lr}
 80008ce:	b082      	sub	sp, #8
 80008d0:	af00      	add	r7, sp, #0

	if(adc_conv_complete == 1){
 80008d2:	4b25      	ldr	r3, [pc, #148]	; (8000968 <adc_dma_val_processing+0x9c>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	2b01      	cmp	r3, #1
 80008d8:	d142      	bne.n	8000960 <adc_dma_val_processing+0x94>
		adc_conv_complete =0  ;
 80008da:	4b23      	ldr	r3, [pc, #140]	; (8000968 <adc_dma_val_processing+0x9c>)
 80008dc:	2200      	movs	r2, #0
 80008de:	701a      	strb	r2, [r3, #0]
		sum = 0 ;
 80008e0:	4b22      	ldr	r3, [pc, #136]	; (800096c <adc_dma_val_processing+0xa0>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 80008e6:	2300      	movs	r3, #0
 80008e8:	607b      	str	r3, [r7, #4]
 80008ea:	e00c      	b.n	8000906 <adc_dma_val_processing+0x3a>
			sum += adc_buf[i] ;
 80008ec:	4a20      	ldr	r2, [pc, #128]	; (8000970 <adc_dma_val_processing+0xa4>)
 80008ee:	687b      	ldr	r3, [r7, #4]
 80008f0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80008f4:	461a      	mov	r2, r3
 80008f6:	4b1d      	ldr	r3, [pc, #116]	; (800096c <adc_dma_val_processing+0xa0>)
 80008f8:	681b      	ldr	r3, [r3, #0]
 80008fa:	4413      	add	r3, r2
 80008fc:	4a1b      	ldr	r2, [pc, #108]	; (800096c <adc_dma_val_processing+0xa0>)
 80008fe:	6013      	str	r3, [r2, #0]
		for(int i = 0 ; i < adc_buf_len ; i++){
 8000900:	687b      	ldr	r3, [r7, #4]
 8000902:	3301      	adds	r3, #1
 8000904:	607b      	str	r3, [r7, #4]
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800090c:	dbee      	blt.n	80008ec <adc_dma_val_processing+0x20>
		}
		raw_adc_dma_val =(uint16_t)(sum/adc_buf_len) ;
 800090e:	4b17      	ldr	r3, [pc, #92]	; (800096c <adc_dma_val_processing+0xa0>)
 8000910:	681b      	ldr	r3, [r3, #0]
 8000912:	2b00      	cmp	r3, #0
 8000914:	da01      	bge.n	800091a <adc_dma_val_processing+0x4e>
 8000916:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 800091a:	131b      	asrs	r3, r3, #12
 800091c:	b29a      	uxth	r2, r3
 800091e:	4b15      	ldr	r3, [pc, #84]	; (8000974 <adc_dma_val_processing+0xa8>)
 8000920:	801a      	strh	r2, [r3, #0]

		scaled_adc_val = (uint16_t)raw_adc_dma_val*adc_scale_up ; //adc scaled to max =4095
 8000922:	4b14      	ldr	r3, [pc, #80]	; (8000974 <adc_dma_val_processing+0xa8>)
 8000924:	881b      	ldrh	r3, [r3, #0]
 8000926:	4618      	mov	r0, r3
 8000928:	f7ff ff2e 	bl	8000788 <__aeabi_i2d>
 800092c:	4b12      	ldr	r3, [pc, #72]	; (8000978 <adc_dma_val_processing+0xac>)
 800092e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000932:	f7ff fcad 	bl	8000290 <__aeabi_dmul>
 8000936:	4602      	mov	r2, r0
 8000938:	460b      	mov	r3, r1
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	f7ff ff8d 	bl	800085c <__aeabi_d2uiz>
 8000942:	4603      	mov	r3, r0
 8000944:	b29a      	uxth	r2, r3
 8000946:	4b0d      	ldr	r3, [pc, #52]	; (800097c <adc_dma_val_processing+0xb0>)
 8000948:	801a      	strh	r2, [r3, #0]

		//capture previous adc cal
		if(adc_val_capture == 1){
 800094a:	4b0d      	ldr	r3, [pc, #52]	; (8000980 <adc_dma_val_processing+0xb4>)
 800094c:	781b      	ldrb	r3, [r3, #0]
 800094e:	2b01      	cmp	r3, #1
 8000950:	d106      	bne.n	8000960 <adc_dma_val_processing+0x94>
			adc_val_snapshot = scaled_adc_val ;
 8000952:	4b0a      	ldr	r3, [pc, #40]	; (800097c <adc_dma_val_processing+0xb0>)
 8000954:	881a      	ldrh	r2, [r3, #0]
 8000956:	4b0b      	ldr	r3, [pc, #44]	; (8000984 <adc_dma_val_processing+0xb8>)
 8000958:	801a      	strh	r2, [r3, #0]
			adc_val_capture = 0 ;
 800095a:	4b09      	ldr	r3, [pc, #36]	; (8000980 <adc_dma_val_processing+0xb4>)
 800095c:	2200      	movs	r2, #0
 800095e:	701a      	strb	r2, [r3, #0]
		}
//		sprintf(adc_val, "%d\n", scaled_adc_val) ;
//		HAL_UART_Transmit_IT(&huart2, (uint8_t*)adc_val, strlen(adc_val)) ;
	}
}
 8000960:	bf00      	nop
 8000962:	3708      	adds	r7, #8
 8000964:	46bd      	mov	sp, r7
 8000966:	bd80      	pop	{r7, pc}
 8000968:	200021e2 	.word	0x200021e2
 800096c:	200021dc 	.word	0x200021dc
 8000970:	200001cc 	.word	0x200001cc
 8000974:	200021cc 	.word	0x200021cc
 8000978:	20000008 	.word	0x20000008
 800097c:	200021e4 	.word	0x200021e4
 8000980:	20000003 	.word	0x20000003
 8000984:	200021e0 	.word	0x200021e0

08000988 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800098c:	f000 fd78 	bl	8001480 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000990:	f000 f8e6 	bl	8000b60 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000994:	f000 fa06 	bl	8000da4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000998:	f000 f9e6 	bl	8000d68 <MX_DMA_Init>
  MX_USART2_UART_Init();
 800099c:	f000 f9b2 	bl	8000d04 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80009a0:	f000 f940 	bl	8000c24 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(200);
 80009a4:	20c8      	movs	r0, #200	; 0xc8
 80009a6:	f000 fdd1 	bl	800154c <HAL_Delay>
  HAL_UART_Transmit(&huart2, studentNum, 13, 150); //transmit student number
 80009aa:	2396      	movs	r3, #150	; 0x96
 80009ac:	220d      	movs	r2, #13
 80009ae:	495b      	ldr	r1, [pc, #364]	; (8000b1c <main+0x194>)
 80009b0:	485b      	ldr	r0, [pc, #364]	; (8000b20 <main+0x198>)
 80009b2:	f004 f837 	bl	8004a24 <HAL_UART_Transmit>

  HAL_UART_Receive_IT(&huart2, recvd_char, 1); //recv character input
 80009b6:	2201      	movs	r2, #1
 80009b8:	495a      	ldr	r1, [pc, #360]	; (8000b24 <main+0x19c>)
 80009ba:	4859      	ldr	r0, [pc, #356]	; (8000b20 <main+0x198>)
 80009bc:	f004 f91a 	bl	8004bf4 <HAL_UART_Receive_IT>


  //Startup ADC
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, adc_buf_len) ;
 80009c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009c4:	4958      	ldr	r1, [pc, #352]	; (8000b28 <main+0x1a0>)
 80009c6:	4859      	ldr	r0, [pc, #356]	; (8000b2c <main+0x1a4>)
 80009c8:	f000 fff2 	bl	80019b0 <HAL_ADC_Start_DMA>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //run adc and capture previous snapshot of ADC value
	  adc_dma_val_processing();
 80009cc:	f7ff ff7e 	bl	80008cc <adc_dma_val_processing>

	  if(abs(scaled_adc_val - adc_val_snapshot) >15 && adc_val_capture == 0){
 80009d0:	4b57      	ldr	r3, [pc, #348]	; (8000b30 <main+0x1a8>)
 80009d2:	881b      	ldrh	r3, [r3, #0]
 80009d4:	461a      	mov	r2, r3
 80009d6:	4b57      	ldr	r3, [pc, #348]	; (8000b34 <main+0x1ac>)
 80009d8:	881b      	ldrh	r3, [r3, #0]
 80009da:	1ad3      	subs	r3, r2, r3
 80009dc:	2b00      	cmp	r3, #0
 80009de:	bfb8      	it	lt
 80009e0:	425b      	neglt	r3, r3
 80009e2:	2b0f      	cmp	r3, #15
 80009e4:	dd14      	ble.n	8000a10 <main+0x88>
 80009e6:	4b54      	ldr	r3, [pc, #336]	; (8000b38 <main+0x1b0>)
 80009e8:	781b      	ldrb	r3, [r3, #0]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d110      	bne.n	8000a10 <main+0x88>
		  sprintf(adc_val, "%d\n", scaled_adc_val) ;
 80009ee:	4b50      	ldr	r3, [pc, #320]	; (8000b30 <main+0x1a8>)
 80009f0:	881b      	ldrh	r3, [r3, #0]
 80009f2:	461a      	mov	r2, r3
 80009f4:	4951      	ldr	r1, [pc, #324]	; (8000b3c <main+0x1b4>)
 80009f6:	4852      	ldr	r0, [pc, #328]	; (8000b40 <main+0x1b8>)
 80009f8:	f005 fbd6 	bl	80061a8 <siprintf>
		  HAL_UART_Transmit_IT(&huart2, (uint8_t*)adc_val, strlen(adc_val)) ;
 80009fc:	4850      	ldr	r0, [pc, #320]	; (8000b40 <main+0x1b8>)
 80009fe:	f7ff fbef 	bl	80001e0 <strlen>
 8000a02:	4603      	mov	r3, r0
 8000a04:	b29b      	uxth	r3, r3
 8000a06:	461a      	mov	r2, r3
 8000a08:	494d      	ldr	r1, [pc, #308]	; (8000b40 <main+0x1b8>)
 8000a0a:	4845      	ldr	r0, [pc, #276]	; (8000b20 <main+0x198>)
 8000a0c:	f004 f894 	bl	8004b38 <HAL_UART_Transmit_IT>
	  }



	 //10 ms delay
	 if(left_button_pressed ==1 || start_up == 1){
 8000a10:	4b4c      	ldr	r3, [pc, #304]	; (8000b44 <main+0x1bc>)
 8000a12:	781b      	ldrb	r3, [r3, #0]
 8000a14:	2b01      	cmp	r3, #1
 8000a16:	d003      	beq.n	8000a20 <main+0x98>
 8000a18:	4b4b      	ldr	r3, [pc, #300]	; (8000b48 <main+0x1c0>)
 8000a1a:	781b      	ldrb	r3, [r3, #0]
 8000a1c:	2b01      	cmp	r3, #1
 8000a1e:	d13f      	bne.n	8000aa0 <main+0x118>
		 start_up = 0 ; //for default MF state
 8000a20:	4b49      	ldr	r3, [pc, #292]	; (8000b48 <main+0x1c0>)
 8000a22:	2200      	movs	r2, #0
 8000a24:	701a      	strb	r2, [r3, #0]
		 button_count++ ;
 8000a26:	4b49      	ldr	r3, [pc, #292]	; (8000b4c <main+0x1c4>)
 8000a28:	681b      	ldr	r3, [r3, #0]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	4a47      	ldr	r2, [pc, #284]	; (8000b4c <main+0x1c4>)
 8000a2e:	6013      	str	r3, [r2, #0]

		 if(button_count > 3){
 8000a30:	4b46      	ldr	r3, [pc, #280]	; (8000b4c <main+0x1c4>)
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	2b03      	cmp	r3, #3
 8000a36:	dd02      	ble.n	8000a3e <main+0xb6>
			 button_count = 1 ;
 8000a38:	4b44      	ldr	r3, [pc, #272]	; (8000b4c <main+0x1c4>)
 8000a3a:	2201      	movs	r2, #1
 8000a3c:	601a      	str	r2, [r3, #0]
		 }

		 if(button_count == 1){
 8000a3e:	4b43      	ldr	r3, [pc, #268]	; (8000b4c <main+0x1c4>)
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	2b01      	cmp	r3, #1
 8000a44:	d10f      	bne.n	8000a66 <main+0xde>
			 //ensures that right button press should not be registered in any other state besides EM mode
			 if(right_button_pressed == 1){
 8000a46:	4b42      	ldr	r3, [pc, #264]	; (8000b50 <main+0x1c8>)
 8000a48:	781b      	ldrb	r3, [r3, #0]
 8000a4a:	2b01      	cmp	r3, #1
 8000a4c:	d102      	bne.n	8000a54 <main+0xcc>

				 right_button_pressed = 0  ;
 8000a4e:	4b40      	ldr	r3, [pc, #256]	; (8000b50 <main+0x1c8>)
 8000a50:	2200      	movs	r2, #0
 8000a52:	701a      	strb	r2, [r3, #0]

			 }
			 MF_mode_LED() ; // sets the corresponding mode LED
 8000a54:	f000 fa4a 	bl	8000eec <MF_mode_LED>
			 em_count=1;
 8000a58:	4b3e      	ldr	r3, [pc, #248]	; (8000b54 <main+0x1cc>)
 8000a5a:	2201      	movs	r2, #1
 8000a5c:	701a      	strb	r2, [r3, #0]
			 em_default = 1; // to re-enter the EM state
 8000a5e:	4b3e      	ldr	r3, [pc, #248]	; (8000b58 <main+0x1d0>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	701a      	strb	r2, [r3, #0]
 8000a64:	e019      	b.n	8000a9a <main+0x112>



		 }
		 else if(button_count == 2){
 8000a66:	4b39      	ldr	r3, [pc, #228]	; (8000b4c <main+0x1c4>)
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	2b02      	cmp	r3, #2
 8000a6c:	d102      	bne.n	8000a74 <main+0xec>
			 ME_mode_LED() ; // sets the corresponding modes LED
 8000a6e:	f000 fa5b 	bl	8000f28 <ME_mode_LED>
 8000a72:	e012      	b.n	8000a9a <main+0x112>


		 }else{
			 if(button_count == 3){
 8000a74:	4b35      	ldr	r3, [pc, #212]	; (8000b4c <main+0x1c4>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	2b03      	cmp	r3, #3
 8000a7a:	d10e      	bne.n	8000a9a <main+0x112>
				 //ensures that righ button press should not be registered in any other state besides EM mode
				 if(right_button_pressed == 1){
 8000a7c:	4b34      	ldr	r3, [pc, #208]	; (8000b50 <main+0x1c8>)
 8000a7e:	781b      	ldrb	r3, [r3, #0]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d102      	bne.n	8000a8a <main+0x102>

					 right_button_pressed = 0  ;
 8000a84:	4b32      	ldr	r3, [pc, #200]	; (8000b50 <main+0x1c8>)
 8000a86:	2200      	movs	r2, #0
 8000a88:	701a      	strb	r2, [r3, #0]

				 }

				 em_count=1;
 8000a8a:	4b32      	ldr	r3, [pc, #200]	; (8000b54 <main+0x1cc>)
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	701a      	strb	r2, [r3, #0]
				 em_default = 1; // to re-enter EM state
 8000a90:	4b31      	ldr	r3, [pc, #196]	; (8000b58 <main+0x1d0>)
 8000a92:	2201      	movs	r2, #1
 8000a94:	701a      	strb	r2, [r3, #0]

				 MM_mode_LED() ; //sets the corresponding modes LED
 8000a96:	f000 fa5f 	bl	8000f58 <MM_mode_LED>
			 }
		 }
		 left_button_pressed = 0 ;
 8000a9a:	4b2a      	ldr	r3, [pc, #168]	; (8000b44 <main+0x1bc>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	701a      	strb	r2, [r3, #0]
	 }

	 //EMERGENCY MODES
	  if(button_count ==2 ){
 8000aa0:	4b2a      	ldr	r3, [pc, #168]	; (8000b4c <main+0x1c4>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
 8000aa4:	2b02      	cmp	r3, #2
 8000aa6:	d191      	bne.n	80009cc <main+0x44>
		 if(right_button_pressed ==1 ){
 8000aa8:	4b29      	ldr	r3, [pc, #164]	; (8000b50 <main+0x1c8>)
 8000aaa:	781b      	ldrb	r3, [r3, #0]
 8000aac:	2b01      	cmp	r3, #1
 8000aae:	d10f      	bne.n	8000ad0 <main+0x148>
			 right_button_pressed = 0  ;
 8000ab0:	4b27      	ldr	r3, [pc, #156]	; (8000b50 <main+0x1c8>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	701a      	strb	r2, [r3, #0]
			 em_count++ ;
 8000ab6:	4b27      	ldr	r3, [pc, #156]	; (8000b54 <main+0x1cc>)
 8000ab8:	781b      	ldrb	r3, [r3, #0]
 8000aba:	3301      	adds	r3, #1
 8000abc:	b2da      	uxtb	r2, r3
 8000abe:	4b25      	ldr	r3, [pc, #148]	; (8000b54 <main+0x1cc>)
 8000ac0:	701a      	strb	r2, [r3, #0]

			 if(em_count>3){
 8000ac2:	4b24      	ldr	r3, [pc, #144]	; (8000b54 <main+0x1cc>)
 8000ac4:	781b      	ldrb	r3, [r3, #0]
 8000ac6:	2b03      	cmp	r3, #3
 8000ac8:	d902      	bls.n	8000ad0 <main+0x148>
				 em_count = 1 ;
 8000aca:	4b22      	ldr	r3, [pc, #136]	; (8000b54 <main+0x1cc>)
 8000acc:	2201      	movs	r2, #1
 8000ace:	701a      	strb	r2, [r3, #0]
			 }
		 }
		 if(em_count == 1 || em_default ==1){ //strobe wit default intensity
 8000ad0:	4b20      	ldr	r3, [pc, #128]	; (8000b54 <main+0x1cc>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	2b01      	cmp	r3, #1
 8000ad6:	d003      	beq.n	8000ae0 <main+0x158>
 8000ad8:	4b1f      	ldr	r3, [pc, #124]	; (8000b58 <main+0x1d0>)
 8000ada:	781b      	ldrb	r3, [r3, #0]
 8000adc:	2b01      	cmp	r3, #1
 8000ade:	d108      	bne.n	8000af2 <main+0x16a>
			 em_default = 0 ; //default state reached
 8000ae0:	4b1d      	ldr	r3, [pc, #116]	; (8000b58 <main+0x1d0>)
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	701a      	strb	r2, [r3, #0]
			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	2120      	movs	r1, #32
 8000aea:	481c      	ldr	r0, [pc, #112]	; (8000b5c <main+0x1d4>)
 8000aec:	f002 fa68 	bl	8002fc0 <HAL_GPIO_WritePin>
 8000af0:	e013      	b.n	8000b1a <main+0x192>
		 }
		 else if(em_count ==2 ){ // SOS morse
 8000af2:	4b18      	ldr	r3, [pc, #96]	; (8000b54 <main+0x1cc>)
 8000af4:	781b      	ldrb	r3, [r3, #0]
 8000af6:	2b02      	cmp	r3, #2
 8000af8:	d105      	bne.n	8000b06 <main+0x17e>

			 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000afa:	2201      	movs	r2, #1
 8000afc:	2120      	movs	r1, #32
 8000afe:	4817      	ldr	r0, [pc, #92]	; (8000b5c <main+0x1d4>)
 8000b00:	f002 fa5e 	bl	8002fc0 <HAL_GPIO_WritePin>
 8000b04:	e762      	b.n	80009cc <main+0x44>
		 }
		 else{
			 if(em_count == 3){ // custom morse
 8000b06:	4b13      	ldr	r3, [pc, #76]	; (8000b54 <main+0x1cc>)
 8000b08:	781b      	ldrb	r3, [r3, #0]
 8000b0a:	2b03      	cmp	r3, #3
 8000b0c:	f47f af5e 	bne.w	80009cc <main+0x44>
				 HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_SET);
 8000b10:	2201      	movs	r2, #1
 8000b12:	2120      	movs	r1, #32
 8000b14:	4811      	ldr	r0, [pc, #68]	; (8000b5c <main+0x1d4>)
 8000b16:	f002 fa53 	bl	8002fc0 <HAL_GPIO_WritePin>
	  adc_dma_val_processing();
 8000b1a:	e757      	b.n	80009cc <main+0x44>
 8000b1c:	20000010 	.word	0x20000010
 8000b20:	20000140 	.word	0x20000140
 8000b24:	200021e8 	.word	0x200021e8
 8000b28:	200001cc 	.word	0x200001cc
 8000b2c:	200000ac 	.word	0x200000ac
 8000b30:	200021e4 	.word	0x200021e4
 8000b34:	200021e0 	.word	0x200021e0
 8000b38:	20000003 	.word	0x20000003
 8000b3c:	08006a9c 	.word	0x08006a9c
 8000b40:	200021d0 	.word	0x200021d0
 8000b44:	200021f2 	.word	0x200021f2
 8000b48:	20000000 	.word	0x20000000
 8000b4c:	200001c8 	.word	0x200001c8
 8000b50:	200021f1 	.word	0x200021f1
 8000b54:	20000001 	.word	0x20000001
 8000b58:	20000002 	.word	0x20000002
 8000b5c:	48000400 	.word	0x48000400

08000b60 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b60:	b580      	push	{r7, lr}
 8000b62:	b0a6      	sub	sp, #152	; 0x98
 8000b64:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b66:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000b6a:	2228      	movs	r2, #40	; 0x28
 8000b6c:	2100      	movs	r1, #0
 8000b6e:	4618      	mov	r0, r3
 8000b70:	f005 fb12 	bl	8006198 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b74:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000b78:	2200      	movs	r2, #0
 8000b7a:	601a      	str	r2, [r3, #0]
 8000b7c:	605a      	str	r2, [r3, #4]
 8000b7e:	609a      	str	r2, [r3, #8]
 8000b80:	60da      	str	r2, [r3, #12]
 8000b82:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b84:	1d3b      	adds	r3, r7, #4
 8000b86:	2258      	movs	r2, #88	; 0x58
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f005 fb04 	bl	8006198 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b90:	2302      	movs	r3, #2
 8000b92:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b94:	2301      	movs	r3, #1
 8000b96:	67fb      	str	r3, [r7, #124]	; 0x7c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b98:	2310      	movs	r3, #16
 8000b9a:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b9e:	2302      	movs	r3, #2
 8000ba0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000ba4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ba8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8000bac:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8000bb0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 8000bb4:	2300      	movs	r3, #0
 8000bb6:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bba:	f107 0370 	add.w	r3, r7, #112	; 0x70
 8000bbe:	4618      	mov	r0, r3
 8000bc0:	f002 fa3a 	bl	8003038 <HAL_RCC_OscConfig>
 8000bc4:	4603      	mov	r3, r0
 8000bc6:	2b00      	cmp	r3, #0
 8000bc8:	d001      	beq.n	8000bce <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8000bca:	f000 f9f3 	bl	8000fb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bce:	230f      	movs	r3, #15
 8000bd0:	65fb      	str	r3, [r7, #92]	; 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bd2:	2302      	movs	r3, #2
 8000bd4:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000bda:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000bde:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000be0:	2300      	movs	r3, #0
 8000be2:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000be4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000be8:	2102      	movs	r1, #2
 8000bea:	4618      	mov	r0, r3
 8000bec:	f003 fa78 	bl	80040e0 <HAL_RCC_ClockConfig>
 8000bf0:	4603      	mov	r3, r0
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d001      	beq.n	8000bfa <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000bf6:	f000 f9dd 	bl	8000fb4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_ADC12;
 8000bfa:	2382      	movs	r3, #130	; 0x82
 8000bfc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000bfe:	2300      	movs	r3, #0
 8000c00:	613b      	str	r3, [r7, #16]
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12PLLCLK_DIV1;
 8000c02:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000c06:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000c08:	1d3b      	adds	r3, r7, #4
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	f003 fc9e 	bl	800454c <HAL_RCCEx_PeriphCLKConfig>
 8000c10:	4603      	mov	r3, r0
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8000c16:	f000 f9cd 	bl	8000fb4 <Error_Handler>
  }
}
 8000c1a:	bf00      	nop
 8000c1c:	3798      	adds	r7, #152	; 0x98
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
	...

08000c24 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b08a      	sub	sp, #40	; 0x28
 8000c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000c2a:	f107 031c 	add.w	r3, r7, #28
 8000c2e:	2200      	movs	r2, #0
 8000c30:	601a      	str	r2, [r3, #0]
 8000c32:	605a      	str	r2, [r3, #4]
 8000c34:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000c36:	1d3b      	adds	r3, r7, #4
 8000c38:	2200      	movs	r2, #0
 8000c3a:	601a      	str	r2, [r3, #0]
 8000c3c:	605a      	str	r2, [r3, #4]
 8000c3e:	609a      	str	r2, [r3, #8]
 8000c40:	60da      	str	r2, [r3, #12]
 8000c42:	611a      	str	r2, [r3, #16]
 8000c44:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8000c46:	4b2e      	ldr	r3, [pc, #184]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c48:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000c4c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000c4e:	4b2c      	ldr	r3, [pc, #176]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c50:	2200      	movs	r2, #0
 8000c52:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c54:	4b2a      	ldr	r3, [pc, #168]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000c5a:	4b29      	ldr	r3, [pc, #164]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000c60:	4b27      	ldr	r3, [pc, #156]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c62:	2201      	movs	r2, #1
 8000c64:	765a      	strb	r2, [r3, #25]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c66:	4b26      	ldr	r3, [pc, #152]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c68:	2200      	movs	r2, #0
 8000c6a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c6e:	4b24      	ldr	r3, [pc, #144]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000c74:	4b22      	ldr	r3, [pc, #136]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c76:	2201      	movs	r2, #1
 8000c78:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000c7a:	4b21      	ldr	r3, [pc, #132]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000c80:	4b1f      	ldr	r3, [pc, #124]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c82:	2201      	movs	r2, #1
 8000c84:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000c86:	4b1e      	ldr	r3, [pc, #120]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c88:	2201      	movs	r2, #1
 8000c8a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000c8e:	4b1c      	ldr	r3, [pc, #112]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c90:	2204      	movs	r2, #4
 8000c92:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000c94:	4b1a      	ldr	r3, [pc, #104]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c96:	2200      	movs	r2, #0
 8000c98:	761a      	strb	r2, [r3, #24]
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000c9a:	4b19      	ldr	r3, [pc, #100]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000ca0:	4817      	ldr	r0, [pc, #92]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000ca2:	f000 fc8b 	bl	80015bc <HAL_ADC_Init>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <MX_ADC1_Init+0x8c>
  {
    Error_Handler();
 8000cac:	f000 f982 	bl	8000fb4 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000cb4:	f107 031c 	add.w	r3, r7, #28
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4811      	ldr	r0, [pc, #68]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000cbc:	f001 fa80 	bl	80021c0 <HAL_ADCEx_MultiModeConfigChannel>
 8000cc0:	4603      	mov	r3, r0
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d001      	beq.n	8000cca <MX_ADC1_Init+0xa6>
  {
    Error_Handler();
 8000cc6:	f000 f975 	bl	8000fb4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000cce:	2301      	movs	r3, #1
 8000cd0:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000cd2:	2300      	movs	r3, #0
 8000cd4:	613b      	str	r3, [r7, #16]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000cd6:	2300      	movs	r3, #0
 8000cd8:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000ce2:	1d3b      	adds	r3, r7, #4
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	4806      	ldr	r0, [pc, #24]	; (8000d00 <MX_ADC1_Init+0xdc>)
 8000ce8:	f000 ff7e 	bl	8001be8 <HAL_ADC_ConfigChannel>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 8000cf2:	f000 f95f 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000cf6:	bf00      	nop
 8000cf8:	3728      	adds	r7, #40	; 0x28
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	200000ac 	.word	0x200000ac

08000d04 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000d08:	4b15      	ldr	r3, [pc, #84]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d0a:	4a16      	ldr	r2, [pc, #88]	; (8000d64 <MX_USART2_UART_Init+0x60>)
 8000d0c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 57600;
 8000d0e:	4b14      	ldr	r3, [pc, #80]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d10:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 8000d14:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 8000d16:	4b12      	ldr	r3, [pc, #72]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d18:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d1c:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_2;
 8000d1e:	4b10      	ldr	r3, [pc, #64]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d20:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d24:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8000d26:	4b0e      	ldr	r3, [pc, #56]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d28:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000d2c:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d30:	220c      	movs	r2, #12
 8000d32:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d34:	4b0a      	ldr	r3, [pc, #40]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d36:	2200      	movs	r2, #0
 8000d38:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d3a:	4b09      	ldr	r3, [pc, #36]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d46:	4b06      	ldr	r3, [pc, #24]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d48:	2200      	movs	r2, #0
 8000d4a:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000d4c:	4804      	ldr	r0, [pc, #16]	; (8000d60 <MX_USART2_UART_Init+0x5c>)
 8000d4e:	f003 fe1b 	bl	8004988 <HAL_UART_Init>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000d58:	f000 f92c 	bl	8000fb4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000d5c:	bf00      	nop
 8000d5e:	bd80      	pop	{r7, pc}
 8000d60:	20000140 	.word	0x20000140
 8000d64:	40004400 	.word	0x40004400

08000d68 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000d68:	b580      	push	{r7, lr}
 8000d6a:	b082      	sub	sp, #8
 8000d6c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d6e:	4b0c      	ldr	r3, [pc, #48]	; (8000da0 <MX_DMA_Init+0x38>)
 8000d70:	695b      	ldr	r3, [r3, #20]
 8000d72:	4a0b      	ldr	r2, [pc, #44]	; (8000da0 <MX_DMA_Init+0x38>)
 8000d74:	f043 0301 	orr.w	r3, r3, #1
 8000d78:	6153      	str	r3, [r2, #20]
 8000d7a:	4b09      	ldr	r3, [pc, #36]	; (8000da0 <MX_DMA_Init+0x38>)
 8000d7c:	695b      	ldr	r3, [r3, #20]
 8000d7e:	f003 0301 	and.w	r3, r3, #1
 8000d82:	607b      	str	r3, [r7, #4]
 8000d84:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000d86:	2200      	movs	r2, #0
 8000d88:	2100      	movs	r1, #0
 8000d8a:	200b      	movs	r0, #11
 8000d8c:	f001 fd15 	bl	80027ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000d90:	200b      	movs	r0, #11
 8000d92:	f001 fd2e 	bl	80027f2 <HAL_NVIC_EnableIRQ>

}
 8000d96:	bf00      	nop
 8000d98:	3708      	adds	r7, #8
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	40021000 	.word	0x40021000

08000da4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08a      	sub	sp, #40	; 0x28
 8000da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	605a      	str	r2, [r3, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	60da      	str	r2, [r3, #12]
 8000db8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dba:	4b49      	ldr	r3, [pc, #292]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000dbc:	695b      	ldr	r3, [r3, #20]
 8000dbe:	4a48      	ldr	r2, [pc, #288]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000dc0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000dc4:	6153      	str	r3, [r2, #20]
 8000dc6:	4b46      	ldr	r3, [pc, #280]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000dc8:	695b      	ldr	r3, [r3, #20]
 8000dca:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000dd2:	4b43      	ldr	r3, [pc, #268]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000dd4:	695b      	ldr	r3, [r3, #20]
 8000dd6:	4a42      	ldr	r2, [pc, #264]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000dd8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000ddc:	6153      	str	r3, [r2, #20]
 8000dde:	4b40      	ldr	r3, [pc, #256]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000de0:	695b      	ldr	r3, [r3, #20]
 8000de2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dea:	4b3d      	ldr	r3, [pc, #244]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000dec:	695b      	ldr	r3, [r3, #20]
 8000dee:	4a3c      	ldr	r2, [pc, #240]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000df0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000df4:	6153      	str	r3, [r2, #20]
 8000df6:	4b3a      	ldr	r3, [pc, #232]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000df8:	695b      	ldr	r3, [r3, #20]
 8000dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e02:	4b37      	ldr	r3, [pc, #220]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000e04:	695b      	ldr	r3, [r3, #20]
 8000e06:	4a36      	ldr	r2, [pc, #216]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000e08:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000e0c:	6153      	str	r3, [r2, #20]
 8000e0e:	4b34      	ldr	r3, [pc, #208]	; (8000ee0 <MX_GPIO_Init+0x13c>)
 8000e10:	695b      	ldr	r3, [r3, #20]
 8000e12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|LED_D2_Pin, GPIO_PIN_RESET);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	f44f 7190 	mov.w	r1, #288	; 0x120
 8000e20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e24:	f002 f8cc 	bl	8002fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_D3_Pin|LED_D4_Pin|LED_D5_Pin, GPIO_PIN_RESET);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	f44f 6186 	mov.w	r1, #1072	; 0x430
 8000e2e:	482d      	ldr	r0, [pc, #180]	; (8000ee4 <MX_GPIO_Init+0x140>)
 8000e30:	f002 f8c6 	bl	8002fc0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000e34:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e38:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000e3a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000e3e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e40:	2300      	movs	r3, #0
 8000e42:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000e44:	f107 0314 	add.w	r3, r7, #20
 8000e48:	4619      	mov	r1, r3
 8000e4a:	4827      	ldr	r0, [pc, #156]	; (8000ee8 <MX_GPIO_Init+0x144>)
 8000e4c:	f001 ff16 	bl	8002c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin LED_D2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin|LED_D2_Pin;
 8000e50:	f44f 7390 	mov.w	r3, #288	; 0x120
 8000e54:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e56:	2301      	movs	r3, #1
 8000e58:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4619      	mov	r1, r3
 8000e68:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e6c:	f001 ff06 	bl	8002c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA6 PA7 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000e70:	23c0      	movs	r3, #192	; 0xc0
 8000e72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000e74:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000e78:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e7a:	2301      	movs	r3, #1
 8000e7c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e7e:	f107 0314 	add.w	r3, r7, #20
 8000e82:	4619      	mov	r1, r3
 8000e84:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000e88:	f001 fef8 	bl	8002c7c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_D3_Pin LED_D4_Pin LED_D5_Pin */
  GPIO_InitStruct.Pin = LED_D3_Pin|LED_D4_Pin|LED_D5_Pin;
 8000e8c:	f44f 6386 	mov.w	r3, #1072	; 0x430
 8000e90:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e92:	2301      	movs	r3, #1
 8000e94:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e96:	2300      	movs	r3, #0
 8000e98:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e9e:	f107 0314 	add.w	r3, r7, #20
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	480f      	ldr	r0, [pc, #60]	; (8000ee4 <MX_GPIO_Init+0x140>)
 8000ea6:	f001 fee9 	bl	8002c7c <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000eaa:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000eae:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8000eb0:	f44f 1344 	mov.w	r3, #3211264	; 0x310000
 8000eb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000eb6:	2301      	movs	r3, #1
 8000eb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000eba:	f107 0314 	add.w	r3, r7, #20
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4808      	ldr	r0, [pc, #32]	; (8000ee4 <MX_GPIO_Init+0x140>)
 8000ec2:	f001 fedb 	bl	8002c7c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	2100      	movs	r1, #0
 8000eca:	2017      	movs	r0, #23
 8000ecc:	f001 fc75 	bl	80027ba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8000ed0:	2017      	movs	r0, #23
 8000ed2:	f001 fc8e 	bl	80027f2 <HAL_NVIC_EnableIRQ>

}
 8000ed6:	bf00      	nop
 8000ed8:	3728      	adds	r7, #40	; 0x28
 8000eda:	46bd      	mov	sp, r7
 8000edc:	bd80      	pop	{r7, pc}
 8000ede:	bf00      	nop
 8000ee0:	40021000 	.word	0x40021000
 8000ee4:	48000400 	.word	0x48000400
 8000ee8:	48000800 	.word	0x48000800

08000eec <MF_mode_LED>:

/* USER CODE BEGIN 4 */
// FUNCTIONS
void MF_mode_LED(){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_SET);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000ef6:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000efa:	f002 f861 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000efe:	2200      	movs	r2, #0
 8000f00:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f04:	4807      	ldr	r0, [pc, #28]	; (8000f24 <MF_mode_LED+0x38>)
 8000f06:	f002 f85b 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	2110      	movs	r1, #16
 8000f0e:	4805      	ldr	r0, [pc, #20]	; (8000f24 <MF_mode_LED+0x38>)
 8000f10:	f002 f856 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	2120      	movs	r1, #32
 8000f18:	4802      	ldr	r0, [pc, #8]	; (8000f24 <MF_mode_LED+0x38>)
 8000f1a:	f002 f851 	bl	8002fc0 <HAL_GPIO_WritePin>
}
 8000f1e:	bf00      	nop
 8000f20:	bd80      	pop	{r7, pc}
 8000f22:	bf00      	nop
 8000f24:	48000400 	.word	0x48000400

08000f28 <ME_mode_LED>:

void ME_mode_LED(){
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000f2c:	2200      	movs	r2, #0
 8000f2e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f32:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f36:	f002 f843 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f40:	4804      	ldr	r0, [pc, #16]	; (8000f54 <ME_mode_LED+0x2c>)
 8000f42:	f002 f83d 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_RESET);
 8000f46:	2200      	movs	r2, #0
 8000f48:	2110      	movs	r1, #16
 8000f4a:	4802      	ldr	r0, [pc, #8]	; (8000f54 <ME_mode_LED+0x2c>)
 8000f4c:	f002 f838 	bl	8002fc0 <HAL_GPIO_WritePin>
}
 8000f50:	bf00      	nop
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	48000400 	.word	0x48000400

08000f58 <MM_mode_LED>:

void MM_mode_LED(){
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f62:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000f66:	f002 f82b 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8000f6a:	2200      	movs	r2, #0
 8000f6c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f70:	4807      	ldr	r0, [pc, #28]	; (8000f90 <MM_mode_LED+0x38>)
 8000f72:	f002 f825 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_4, GPIO_PIN_SET);
 8000f76:	2201      	movs	r2, #1
 8000f78:	2110      	movs	r1, #16
 8000f7a:	4805      	ldr	r0, [pc, #20]	; (8000f90 <MM_mode_LED+0x38>)
 8000f7c:	f002 f820 	bl	8002fc0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, GPIO_PIN_RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2120      	movs	r1, #32
 8000f84:	4802      	ldr	r0, [pc, #8]	; (8000f90 <MM_mode_LED+0x38>)
 8000f86:	f002 f81b 	bl	8002fc0 <HAL_GPIO_WritePin>
}
 8000f8a:	bf00      	nop
 8000f8c:	bd80      	pop	{r7, pc}
 8000f8e:	bf00      	nop
 8000f90:	48000400 	.word	0x48000400

08000f94 <HAL_ADC_ConvCpltCallback>:


// adc buffer filled by dma circular sampling
// data should not be processed in the interrupt, it makes rest of the
// progam inaccessible
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8000f94:	b480      	push	{r7}
 8000f96:	b083      	sub	sp, #12
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
	adc_conv_complete = 1 ;
 8000f9c:	4b04      	ldr	r3, [pc, #16]	; (8000fb0 <HAL_ADC_ConvCpltCallback+0x1c>)
 8000f9e:	2201      	movs	r2, #1
 8000fa0:	701a      	strb	r2, [r3, #0]

}
 8000fa2:	bf00      	nop
 8000fa4:	370c      	adds	r7, #12
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fac:	4770      	bx	lr
 8000fae:	bf00      	nop
 8000fb0:	200021e2 	.word	0x200021e2

08000fb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fb8:	b672      	cpsid	i
}
 8000fba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fbc:	e7fe      	b.n	8000fbc <Error_Handler+0x8>
	...

08000fc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <HAL_MspInit+0x44>)
 8000fc8:	699b      	ldr	r3, [r3, #24]
 8000fca:	4a0e      	ldr	r2, [pc, #56]	; (8001004 <HAL_MspInit+0x44>)
 8000fcc:	f043 0301 	orr.w	r3, r3, #1
 8000fd0:	6193      	str	r3, [r2, #24]
 8000fd2:	4b0c      	ldr	r3, [pc, #48]	; (8001004 <HAL_MspInit+0x44>)
 8000fd4:	699b      	ldr	r3, [r3, #24]
 8000fd6:	f003 0301 	and.w	r3, r3, #1
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fde:	4b09      	ldr	r3, [pc, #36]	; (8001004 <HAL_MspInit+0x44>)
 8000fe0:	69db      	ldr	r3, [r3, #28]
 8000fe2:	4a08      	ldr	r2, [pc, #32]	; (8001004 <HAL_MspInit+0x44>)
 8000fe4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fe8:	61d3      	str	r3, [r2, #28]
 8000fea:	4b06      	ldr	r3, [pc, #24]	; (8001004 <HAL_MspInit+0x44>)
 8000fec:	69db      	ldr	r3, [r3, #28]
 8000fee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ff2:	603b      	str	r3, [r7, #0]
 8000ff4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000ff6:	2007      	movs	r0, #7
 8000ff8:	f001 fbd4 	bl	80027a4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ffc:	bf00      	nop
 8000ffe:	3708      	adds	r7, #8
 8001000:	46bd      	mov	sp, r7
 8001002:	bd80      	pop	{r7, pc}
 8001004:	40021000 	.word	0x40021000

08001008 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	b08a      	sub	sp, #40	; 0x28
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001010:	f107 0314 	add.w	r3, r7, #20
 8001014:	2200      	movs	r2, #0
 8001016:	601a      	str	r2, [r3, #0]
 8001018:	605a      	str	r2, [r3, #4]
 800101a:	609a      	str	r2, [r3, #8]
 800101c:	60da      	str	r2, [r3, #12]
 800101e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001028:	d14c      	bne.n	80010c4 <HAL_ADC_MspInit+0xbc>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 800102a:	4b28      	ldr	r3, [pc, #160]	; (80010cc <HAL_ADC_MspInit+0xc4>)
 800102c:	695b      	ldr	r3, [r3, #20]
 800102e:	4a27      	ldr	r2, [pc, #156]	; (80010cc <HAL_ADC_MspInit+0xc4>)
 8001030:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001034:	6153      	str	r3, [r2, #20]
 8001036:	4b25      	ldr	r3, [pc, #148]	; (80010cc <HAL_ADC_MspInit+0xc4>)
 8001038:	695b      	ldr	r3, [r3, #20]
 800103a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800103e:	613b      	str	r3, [r7, #16]
 8001040:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001042:	4b22      	ldr	r3, [pc, #136]	; (80010cc <HAL_ADC_MspInit+0xc4>)
 8001044:	695b      	ldr	r3, [r3, #20]
 8001046:	4a21      	ldr	r2, [pc, #132]	; (80010cc <HAL_ADC_MspInit+0xc4>)
 8001048:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800104c:	6153      	str	r3, [r2, #20]
 800104e:	4b1f      	ldr	r3, [pc, #124]	; (80010cc <HAL_ADC_MspInit+0xc4>)
 8001050:	695b      	ldr	r3, [r3, #20]
 8001052:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001056:	60fb      	str	r3, [r7, #12]
 8001058:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800105a:	2301      	movs	r3, #1
 800105c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800105e:	2303      	movs	r3, #3
 8001060:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001062:	2300      	movs	r3, #0
 8001064:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001066:	f107 0314 	add.w	r3, r7, #20
 800106a:	4619      	mov	r1, r3
 800106c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001070:	f001 fe04 	bl	8002c7c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001074:	4b16      	ldr	r3, [pc, #88]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 8001076:	4a17      	ldr	r2, [pc, #92]	; (80010d4 <HAL_ADC_MspInit+0xcc>)
 8001078:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800107a:	4b15      	ldr	r3, [pc, #84]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 800107c:	2200      	movs	r2, #0
 800107e:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001080:	4b13      	ldr	r3, [pc, #76]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 8001082:	2200      	movs	r2, #0
 8001084:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001086:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 8001088:	2280      	movs	r2, #128	; 0x80
 800108a:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800108c:	4b10      	ldr	r3, [pc, #64]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 800108e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001092:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001094:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 8001096:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800109a:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 800109e:	2220      	movs	r2, #32
 80010a0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80010a2:	4b0b      	ldr	r3, [pc, #44]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 80010a4:	2200      	movs	r2, #0
 80010a6:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80010a8:	4809      	ldr	r0, [pc, #36]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 80010aa:	f001 fbbc 	bl	8002826 <HAL_DMA_Init>
 80010ae:	4603      	mov	r3, r0
 80010b0:	2b00      	cmp	r3, #0
 80010b2:	d001      	beq.n	80010b8 <HAL_ADC_MspInit+0xb0>
    {
      Error_Handler();
 80010b4:	f7ff ff7e 	bl	8000fb4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	4a05      	ldr	r2, [pc, #20]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 80010bc:	639a      	str	r2, [r3, #56]	; 0x38
 80010be:	4a04      	ldr	r2, [pc, #16]	; (80010d0 <HAL_ADC_MspInit+0xc8>)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	6253      	str	r3, [r2, #36]	; 0x24
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80010c4:	bf00      	nop
 80010c6:	3728      	adds	r7, #40	; 0x28
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}
 80010cc:	40021000 	.word	0x40021000
 80010d0:	200000fc 	.word	0x200000fc
 80010d4:	40020008 	.word	0x40020008

080010d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80010d8:	b580      	push	{r7, lr}
 80010da:	b08a      	sub	sp, #40	; 0x28
 80010dc:	af00      	add	r7, sp, #0
 80010de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010e0:	f107 0314 	add.w	r3, r7, #20
 80010e4:	2200      	movs	r2, #0
 80010e6:	601a      	str	r2, [r3, #0]
 80010e8:	605a      	str	r2, [r3, #4]
 80010ea:	609a      	str	r2, [r3, #8]
 80010ec:	60da      	str	r2, [r3, #12]
 80010ee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	681b      	ldr	r3, [r3, #0]
 80010f4:	4a1b      	ldr	r2, [pc, #108]	; (8001164 <HAL_UART_MspInit+0x8c>)
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d130      	bne.n	800115c <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80010fa:	4b1b      	ldr	r3, [pc, #108]	; (8001168 <HAL_UART_MspInit+0x90>)
 80010fc:	69db      	ldr	r3, [r3, #28]
 80010fe:	4a1a      	ldr	r2, [pc, #104]	; (8001168 <HAL_UART_MspInit+0x90>)
 8001100:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001104:	61d3      	str	r3, [r2, #28]
 8001106:	4b18      	ldr	r3, [pc, #96]	; (8001168 <HAL_UART_MspInit+0x90>)
 8001108:	69db      	ldr	r3, [r3, #28]
 800110a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800110e:	613b      	str	r3, [r7, #16]
 8001110:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	4b15      	ldr	r3, [pc, #84]	; (8001168 <HAL_UART_MspInit+0x90>)
 8001114:	695b      	ldr	r3, [r3, #20]
 8001116:	4a14      	ldr	r2, [pc, #80]	; (8001168 <HAL_UART_MspInit+0x90>)
 8001118:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800111c:	6153      	str	r3, [r2, #20]
 800111e:	4b12      	ldr	r3, [pc, #72]	; (8001168 <HAL_UART_MspInit+0x90>)
 8001120:	695b      	ldr	r3, [r3, #20]
 8001122:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001126:	60fb      	str	r3, [r7, #12]
 8001128:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800112a:	230c      	movs	r3, #12
 800112c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800112e:	2302      	movs	r3, #2
 8001130:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001132:	2300      	movs	r3, #0
 8001134:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001136:	2300      	movs	r3, #0
 8001138:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800113a:	2307      	movs	r3, #7
 800113c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800113e:	f107 0314 	add.w	r3, r7, #20
 8001142:	4619      	mov	r1, r3
 8001144:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001148:	f001 fd98 	bl	8002c7c <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800114c:	2200      	movs	r2, #0
 800114e:	2100      	movs	r1, #0
 8001150:	2026      	movs	r0, #38	; 0x26
 8001152:	f001 fb32 	bl	80027ba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001156:	2026      	movs	r0, #38	; 0x26
 8001158:	f001 fb4b 	bl	80027f2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800115c:	bf00      	nop
 800115e:	3728      	adds	r7, #40	; 0x28
 8001160:	46bd      	mov	sp, r7
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40004400 	.word	0x40004400
 8001168:	40021000 	.word	0x40021000

0800116c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800116c:	b480      	push	{r7}
 800116e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001170:	e7fe      	b.n	8001170 <NMI_Handler+0x4>

08001172 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001172:	b480      	push	{r7}
 8001174:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001176:	e7fe      	b.n	8001176 <HardFault_Handler+0x4>

08001178 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001178:	b480      	push	{r7}
 800117a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800117c:	e7fe      	b.n	800117c <MemManage_Handler+0x4>

0800117e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800117e:	b480      	push	{r7}
 8001180:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001182:	e7fe      	b.n	8001182 <BusFault_Handler+0x4>

08001184 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001184:	b480      	push	{r7}
 8001186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001188:	e7fe      	b.n	8001188 <UsageFault_Handler+0x4>

0800118a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800118a:	b480      	push	{r7}
 800118c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800118e:	bf00      	nop
 8001190:	46bd      	mov	sp, r7
 8001192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001196:	4770      	bx	lr

08001198 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800119c:	bf00      	nop
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011a6:	b480      	push	{r7}
 80011a8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011aa:	bf00      	nop
 80011ac:	46bd      	mov	sp, r7
 80011ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b2:	4770      	bx	lr

080011b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011b8:	f000 f9a8 	bl	800150c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011bc:	bf00      	nop
 80011be:	bd80      	pop	{r7, pc}

080011c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80011c4:	4802      	ldr	r0, [pc, #8]	; (80011d0 <DMA1_Channel1_IRQHandler+0x10>)
 80011c6:	f001 fc4b 	bl	8002a60 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80011ca:	bf00      	nop
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	200000fc 	.word	0x200000fc

080011d4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
	if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_6) != RESET){
 80011d8:	4b64      	ldr	r3, [pc, #400]	; (800136c <EXTI9_5_IRQHandler+0x198>)
 80011da:	695b      	ldr	r3, [r3, #20]
 80011dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80011e0:	2b00      	cmp	r3, #0
 80011e2:	d038      	beq.n	8001256 <EXTI9_5_IRQHandler+0x82>

		if(HAL_GetTick() - ticks_pressed >= 20){
 80011e4:	f000 f9a6 	bl	8001534 <HAL_GetTick>
 80011e8:	4602      	mov	r2, r0
 80011ea:	4b61      	ldr	r3, [pc, #388]	; (8001370 <EXTI9_5_IRQHandler+0x19c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	1ad3      	subs	r3, r2, r3
 80011f0:	2b13      	cmp	r3, #19
 80011f2:	d92c      	bls.n	800124e <EXTI9_5_IRQHandler+0x7a>
			// stable low state
			if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_6) == 0){
 80011f4:	4b5f      	ldr	r3, [pc, #380]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 80011f6:	781b      	ldrb	r3, [r3, #0]
 80011f8:	b2db      	uxtb	r3, r3
 80011fa:	2b01      	cmp	r3, #1
 80011fc:	d112      	bne.n	8001224 <EXTI9_5_IRQHandler+0x50>
 80011fe:	2140      	movs	r1, #64	; 0x40
 8001200:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001204:	f001 fec4 	bl	8002f90 <HAL_GPIO_ReadPin>
 8001208:	4603      	mov	r3, r0
 800120a:	2b00      	cmp	r3, #0
 800120c:	d10a      	bne.n	8001224 <EXTI9_5_IRQHandler+0x50>
				button_state =0 ; // stable low reached
 800120e:	4b59      	ldr	r3, [pc, #356]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 8001210:	2200      	movs	r2, #0
 8001212:	701a      	strb	r2, [r3, #0]
				ticks_pressed = HAL_GetTick() ;
 8001214:	f000 f98e 	bl	8001534 <HAL_GetTick>
 8001218:	4603      	mov	r3, r0
 800121a:	4a55      	ldr	r2, [pc, #340]	; (8001370 <EXTI9_5_IRQHandler+0x19c>)
 800121c:	6013      	str	r3, [r2, #0]

				middle_button_pressed = 1;
 800121e:	4b56      	ldr	r3, [pc, #344]	; (8001378 <EXTI9_5_IRQHandler+0x1a4>)
 8001220:	2201      	movs	r2, #1
 8001222:	701a      	strb	r2, [r3, #0]
			}

			// stable high state
			if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_6) == 1 ){
 8001224:	4b53      	ldr	r3, [pc, #332]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b00      	cmp	r3, #0
 800122c:	d10f      	bne.n	800124e <EXTI9_5_IRQHandler+0x7a>
 800122e:	2140      	movs	r1, #64	; 0x40
 8001230:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001234:	f001 feac 	bl	8002f90 <HAL_GPIO_ReadPin>
 8001238:	4603      	mov	r3, r0
 800123a:	2b01      	cmp	r3, #1
 800123c:	d107      	bne.n	800124e <EXTI9_5_IRQHandler+0x7a>
				ticks_pressed = HAL_GetTick() ;
 800123e:	f000 f979 	bl	8001534 <HAL_GetTick>
 8001242:	4603      	mov	r3, r0
 8001244:	4a4a      	ldr	r2, [pc, #296]	; (8001370 <EXTI9_5_IRQHandler+0x19c>)
 8001246:	6013      	str	r3, [r2, #0]
				button_state =1 ; // stable high state
 8001248:	4b4a      	ldr	r3, [pc, #296]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 800124a:	2201      	movs	r2, #1
 800124c:	701a      	strb	r2, [r3, #0]

			}
		}
		__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_6) ;
 800124e:	4b47      	ldr	r3, [pc, #284]	; (800136c <EXTI9_5_IRQHandler+0x198>)
 8001250:	2240      	movs	r2, #64	; 0x40
 8001252:	615a      	str	r2, [r3, #20]
 8001254:	e07d      	b.n	8001352 <EXTI9_5_IRQHandler+0x17e>
	}
	else if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_7) != RESET){
 8001256:	4b45      	ldr	r3, [pc, #276]	; (800136c <EXTI9_5_IRQHandler+0x198>)
 8001258:	695b      	ldr	r3, [r3, #20]
 800125a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800125e:	2b00      	cmp	r3, #0
 8001260:	d038      	beq.n	80012d4 <EXTI9_5_IRQHandler+0x100>

			if(HAL_GetTick() - ticks_pressed >= 20){
 8001262:	f000 f967 	bl	8001534 <HAL_GetTick>
 8001266:	4602      	mov	r2, r0
 8001268:	4b41      	ldr	r3, [pc, #260]	; (8001370 <EXTI9_5_IRQHandler+0x19c>)
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	1ad3      	subs	r3, r2, r3
 800126e:	2b13      	cmp	r3, #19
 8001270:	d92c      	bls.n	80012cc <EXTI9_5_IRQHandler+0xf8>
				// stable low state
				if(button_state == 1  && HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_7) == 0){
 8001272:	4b40      	ldr	r3, [pc, #256]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	b2db      	uxtb	r3, r3
 8001278:	2b01      	cmp	r3, #1
 800127a:	d112      	bne.n	80012a2 <EXTI9_5_IRQHandler+0xce>
 800127c:	2180      	movs	r1, #128	; 0x80
 800127e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001282:	f001 fe85 	bl	8002f90 <HAL_GPIO_ReadPin>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d10a      	bne.n	80012a2 <EXTI9_5_IRQHandler+0xce>
					button_state =0 ; // stable low reached
 800128c:	4b39      	ldr	r3, [pc, #228]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 800128e:	2200      	movs	r2, #0
 8001290:	701a      	strb	r2, [r3, #0]
					ticks_pressed = HAL_GetTick() ;
 8001292:	f000 f94f 	bl	8001534 <HAL_GetTick>
 8001296:	4603      	mov	r3, r0
 8001298:	4a35      	ldr	r2, [pc, #212]	; (8001370 <EXTI9_5_IRQHandler+0x19c>)
 800129a:	6013      	str	r3, [r2, #0]

					right_button_pressed = 1;
 800129c:	4b37      	ldr	r3, [pc, #220]	; (800137c <EXTI9_5_IRQHandler+0x1a8>)
 800129e:	2201      	movs	r2, #1
 80012a0:	701a      	strb	r2, [r3, #0]
				}

				// stable high state
				if(button_state == 0 && HAL_GPIO_ReadPin(GPIOA ,GPIO_PIN_7) == 1 ){
 80012a2:	4b34      	ldr	r3, [pc, #208]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 80012a4:	781b      	ldrb	r3, [r3, #0]
 80012a6:	b2db      	uxtb	r3, r3
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d10f      	bne.n	80012cc <EXTI9_5_IRQHandler+0xf8>
 80012ac:	2180      	movs	r1, #128	; 0x80
 80012ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012b2:	f001 fe6d 	bl	8002f90 <HAL_GPIO_ReadPin>
 80012b6:	4603      	mov	r3, r0
 80012b8:	2b01      	cmp	r3, #1
 80012ba:	d107      	bne.n	80012cc <EXTI9_5_IRQHandler+0xf8>
					ticks_pressed = HAL_GetTick() ;
 80012bc:	f000 f93a 	bl	8001534 <HAL_GetTick>
 80012c0:	4603      	mov	r3, r0
 80012c2:	4a2b      	ldr	r2, [pc, #172]	; (8001370 <EXTI9_5_IRQHandler+0x19c>)
 80012c4:	6013      	str	r3, [r2, #0]
					button_state =1 ; // stable high state
 80012c6:	4b2b      	ldr	r3, [pc, #172]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	701a      	strb	r2, [r3, #0]

				}
			}


			__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_7) ;
 80012cc:	4b27      	ldr	r3, [pc, #156]	; (800136c <EXTI9_5_IRQHandler+0x198>)
 80012ce:	2280      	movs	r2, #128	; 0x80
 80012d0:	615a      	str	r2, [r3, #20]
 80012d2:	e03e      	b.n	8001352 <EXTI9_5_IRQHandler+0x17e>
	}
	else{
		if(__HAL_GPIO_EXTI_GET_IT(GPIO_PIN_8) != RESET){
 80012d4:	4b25      	ldr	r3, [pc, #148]	; (800136c <EXTI9_5_IRQHandler+0x198>)
 80012d6:	695b      	ldr	r3, [r3, #20]
 80012d8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d038      	beq.n	8001352 <EXTI9_5_IRQHandler+0x17e>

				if(HAL_GetTick() - ticks_pressed >= 20){
 80012e0:	f000 f928 	bl	8001534 <HAL_GetTick>
 80012e4:	4602      	mov	r2, r0
 80012e6:	4b22      	ldr	r3, [pc, #136]	; (8001370 <EXTI9_5_IRQHandler+0x19c>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	1ad3      	subs	r3, r2, r3
 80012ec:	2b13      	cmp	r3, #19
 80012ee:	d92c      	bls.n	800134a <EXTI9_5_IRQHandler+0x176>
					// stable low state
					if(button_state == 1  && HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_8) == 0){
 80012f0:	4b20      	ldr	r3, [pc, #128]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 80012f2:	781b      	ldrb	r3, [r3, #0]
 80012f4:	b2db      	uxtb	r3, r3
 80012f6:	2b01      	cmp	r3, #1
 80012f8:	d112      	bne.n	8001320 <EXTI9_5_IRQHandler+0x14c>
 80012fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012fe:	4820      	ldr	r0, [pc, #128]	; (8001380 <EXTI9_5_IRQHandler+0x1ac>)
 8001300:	f001 fe46 	bl	8002f90 <HAL_GPIO_ReadPin>
 8001304:	4603      	mov	r3, r0
 8001306:	2b00      	cmp	r3, #0
 8001308:	d10a      	bne.n	8001320 <EXTI9_5_IRQHandler+0x14c>
						button_state =0 ; // stable low reached
 800130a:	4b1a      	ldr	r3, [pc, #104]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 800130c:	2200      	movs	r2, #0
 800130e:	701a      	strb	r2, [r3, #0]
						ticks_pressed = HAL_GetTick() ;
 8001310:	f000 f910 	bl	8001534 <HAL_GetTick>
 8001314:	4603      	mov	r3, r0
 8001316:	4a16      	ldr	r2, [pc, #88]	; (8001370 <EXTI9_5_IRQHandler+0x19c>)
 8001318:	6013      	str	r3, [r2, #0]

						left_button_pressed = 1;
 800131a:	4b1a      	ldr	r3, [pc, #104]	; (8001384 <EXTI9_5_IRQHandler+0x1b0>)
 800131c:	2201      	movs	r2, #1
 800131e:	701a      	strb	r2, [r3, #0]
					}

					// stable high state
					if(button_state == 0 && HAL_GPIO_ReadPin(GPIOB ,GPIO_PIN_8) == 1 ){
 8001320:	4b14      	ldr	r3, [pc, #80]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 8001322:	781b      	ldrb	r3, [r3, #0]
 8001324:	b2db      	uxtb	r3, r3
 8001326:	2b00      	cmp	r3, #0
 8001328:	d10f      	bne.n	800134a <EXTI9_5_IRQHandler+0x176>
 800132a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800132e:	4814      	ldr	r0, [pc, #80]	; (8001380 <EXTI9_5_IRQHandler+0x1ac>)
 8001330:	f001 fe2e 	bl	8002f90 <HAL_GPIO_ReadPin>
 8001334:	4603      	mov	r3, r0
 8001336:	2b01      	cmp	r3, #1
 8001338:	d107      	bne.n	800134a <EXTI9_5_IRQHandler+0x176>
						ticks_pressed = HAL_GetTick() ;
 800133a:	f000 f8fb 	bl	8001534 <HAL_GetTick>
 800133e:	4603      	mov	r3, r0
 8001340:	4a0b      	ldr	r2, [pc, #44]	; (8001370 <EXTI9_5_IRQHandler+0x19c>)
 8001342:	6013      	str	r3, [r2, #0]
						button_state =1 ; // stable high state
 8001344:	4b0b      	ldr	r3, [pc, #44]	; (8001374 <EXTI9_5_IRQHandler+0x1a0>)
 8001346:	2201      	movs	r2, #1
 8001348:	701a      	strb	r2, [r3, #0]

					}
				}
				__HAL_GPIO_EXTI_CLEAR_IT(GPIO_PIN_8) ;
 800134a:	4b08      	ldr	r3, [pc, #32]	; (800136c <EXTI9_5_IRQHandler+0x198>)
 800134c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001350:	615a      	str	r2, [r3, #20]
			}
	}
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_6);
 8001352:	2040      	movs	r0, #64	; 0x40
 8001354:	f001 fe4c 	bl	8002ff0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_7);
 8001358:	2080      	movs	r0, #128	; 0x80
 800135a:	f001 fe49 	bl	8002ff0 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8);
 800135e:	f44f 7080 	mov.w	r0, #256	; 0x100
 8001362:	f001 fe45 	bl	8002ff0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001366:	bf00      	nop
 8001368:	bd80      	pop	{r7, pc}
 800136a:	bf00      	nop
 800136c:	40010400 	.word	0x40010400
 8001370:	200021ec 	.word	0x200021ec
 8001374:	2000001d 	.word	0x2000001d
 8001378:	200021f0 	.word	0x200021f0
 800137c:	200021f1 	.word	0x200021f1
 8001380:	48000400 	.word	0x48000400
 8001384:	200021f2 	.word	0x200021f2

08001388 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 8001388:	b580      	push	{r7, lr}
 800138a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800138c:	4802      	ldr	r0, [pc, #8]	; (8001398 <USART2_IRQHandler+0x10>)
 800138e:	f003 fc75 	bl	8004c7c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001392:	bf00      	nop
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	20000140 	.word	0x20000140

0800139c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80013a4:	4a14      	ldr	r2, [pc, #80]	; (80013f8 <_sbrk+0x5c>)
 80013a6:	4b15      	ldr	r3, [pc, #84]	; (80013fc <_sbrk+0x60>)
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80013ac:	697b      	ldr	r3, [r7, #20]
 80013ae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80013b0:	4b13      	ldr	r3, [pc, #76]	; (8001400 <_sbrk+0x64>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d102      	bne.n	80013be <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80013b8:	4b11      	ldr	r3, [pc, #68]	; (8001400 <_sbrk+0x64>)
 80013ba:	4a12      	ldr	r2, [pc, #72]	; (8001404 <_sbrk+0x68>)
 80013bc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80013be:	4b10      	ldr	r3, [pc, #64]	; (8001400 <_sbrk+0x64>)
 80013c0:	681a      	ldr	r2, [r3, #0]
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4413      	add	r3, r2
 80013c6:	693a      	ldr	r2, [r7, #16]
 80013c8:	429a      	cmp	r2, r3
 80013ca:	d207      	bcs.n	80013dc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80013cc:	f004 feba 	bl	8006144 <__errno>
 80013d0:	4603      	mov	r3, r0
 80013d2:	220c      	movs	r2, #12
 80013d4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80013d6:	f04f 33ff 	mov.w	r3, #4294967295
 80013da:	e009      	b.n	80013f0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <_sbrk+0x64>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80013e2:	4b07      	ldr	r3, [pc, #28]	; (8001400 <_sbrk+0x64>)
 80013e4:	681a      	ldr	r2, [r3, #0]
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	4a05      	ldr	r2, [pc, #20]	; (8001400 <_sbrk+0x64>)
 80013ec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80013ee:	68fb      	ldr	r3, [r7, #12]
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3718      	adds	r7, #24
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20010000 	.word	0x20010000
 80013fc:	00000400 	.word	0x00000400
 8001400:	200021f4 	.word	0x200021f4
 8001404:	20002210 	.word	0x20002210

08001408 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800140c:	4b06      	ldr	r3, [pc, #24]	; (8001428 <SystemInit+0x20>)
 800140e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001412:	4a05      	ldr	r2, [pc, #20]	; (8001428 <SystemInit+0x20>)
 8001414:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001418:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800141c:	bf00      	nop
 800141e:	46bd      	mov	sp, r7
 8001420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001424:	4770      	bx	lr
 8001426:	bf00      	nop
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 800142c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001464 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001430:	f7ff ffea 	bl	8001408 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001434:	480c      	ldr	r0, [pc, #48]	; (8001468 <LoopForever+0x6>)
  ldr r1, =_edata
 8001436:	490d      	ldr	r1, [pc, #52]	; (800146c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001438:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <LoopForever+0xe>)
  movs r3, #0
 800143a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800143c:	e002      	b.n	8001444 <LoopCopyDataInit>

0800143e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800143e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001440:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001442:	3304      	adds	r3, #4

08001444 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001444:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001446:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001448:	d3f9      	bcc.n	800143e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800144a:	4a0a      	ldr	r2, [pc, #40]	; (8001474 <LoopForever+0x12>)
  ldr r4, =_ebss
 800144c:	4c0a      	ldr	r4, [pc, #40]	; (8001478 <LoopForever+0x16>)
  movs r3, #0
 800144e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001450:	e001      	b.n	8001456 <LoopFillZerobss>

08001452 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001452:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001454:	3204      	adds	r2, #4

08001456 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001456:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001458:	d3fb      	bcc.n	8001452 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800145a:	f004 fe79 	bl	8006150 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800145e:	f7ff fa93 	bl	8000988 <main>

08001462 <LoopForever>:

LoopForever:
    b LoopForever
 8001462:	e7fe      	b.n	8001462 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001464:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001468:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800146c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8001470:	08006b14 	.word	0x08006b14
  ldr r2, =_sbss
 8001474:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8001478:	2000220c 	.word	0x2000220c

0800147c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800147c:	e7fe      	b.n	800147c <ADC1_2_IRQHandler>
	...

08001480 <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001484:	4b08      	ldr	r3, [pc, #32]	; (80014a8 <HAL_Init+0x28>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4a07      	ldr	r2, [pc, #28]	; (80014a8 <HAL_Init+0x28>)
 800148a:	f043 0310 	orr.w	r3, r3, #16
 800148e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001490:	2003      	movs	r0, #3
 8001492:	f001 f987 	bl	80027a4 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001496:	2000      	movs	r0, #0
 8001498:	f000 f808 	bl	80014ac <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800149c:	f7ff fd90 	bl	8000fc0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80014a0:	2300      	movs	r3, #0
}
 80014a2:	4618      	mov	r0, r3
 80014a4:	bd80      	pop	{r7, pc}
 80014a6:	bf00      	nop
 80014a8:	40022000 	.word	0x40022000

080014ac <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014ac:	b580      	push	{r7, lr}
 80014ae:	b082      	sub	sp, #8
 80014b0:	af00      	add	r7, sp, #0
 80014b2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80014b4:	4b12      	ldr	r3, [pc, #72]	; (8001500 <HAL_InitTick+0x54>)
 80014b6:	681a      	ldr	r2, [r3, #0]
 80014b8:	4b12      	ldr	r3, [pc, #72]	; (8001504 <HAL_InitTick+0x58>)
 80014ba:	781b      	ldrb	r3, [r3, #0]
 80014bc:	4619      	mov	r1, r3
 80014be:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80014c2:	fbb3 f3f1 	udiv	r3, r3, r1
 80014c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80014ca:	4618      	mov	r0, r3
 80014cc:	f001 f99f 	bl	800280e <HAL_SYSTICK_Config>
 80014d0:	4603      	mov	r3, r0
 80014d2:	2b00      	cmp	r3, #0
 80014d4:	d001      	beq.n	80014da <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80014d6:	2301      	movs	r3, #1
 80014d8:	e00e      	b.n	80014f8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	2b0f      	cmp	r3, #15
 80014de:	d80a      	bhi.n	80014f6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014e0:	2200      	movs	r2, #0
 80014e2:	6879      	ldr	r1, [r7, #4]
 80014e4:	f04f 30ff 	mov.w	r0, #4294967295
 80014e8:	f001 f967 	bl	80027ba <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80014ec:	4a06      	ldr	r2, [pc, #24]	; (8001508 <HAL_InitTick+0x5c>)
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 80014f2:	2300      	movs	r3, #0
 80014f4:	e000      	b.n	80014f8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80014f6:	2301      	movs	r3, #1
}
 80014f8:	4618      	mov	r0, r3
 80014fa:	3708      	adds	r7, #8
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}
 8001500:	20000020 	.word	0x20000020
 8001504:	20000028 	.word	0x20000028
 8001508:	20000024 	.word	0x20000024

0800150c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001510:	4b06      	ldr	r3, [pc, #24]	; (800152c <HAL_IncTick+0x20>)
 8001512:	781b      	ldrb	r3, [r3, #0]
 8001514:	461a      	mov	r2, r3
 8001516:	4b06      	ldr	r3, [pc, #24]	; (8001530 <HAL_IncTick+0x24>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4413      	add	r3, r2
 800151c:	4a04      	ldr	r2, [pc, #16]	; (8001530 <HAL_IncTick+0x24>)
 800151e:	6013      	str	r3, [r2, #0]
}
 8001520:	bf00      	nop
 8001522:	46bd      	mov	sp, r7
 8001524:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001528:	4770      	bx	lr
 800152a:	bf00      	nop
 800152c:	20000028 	.word	0x20000028
 8001530:	200021f8 	.word	0x200021f8

08001534 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  return uwTick;  
 8001538:	4b03      	ldr	r3, [pc, #12]	; (8001548 <HAL_GetTick+0x14>)
 800153a:	681b      	ldr	r3, [r3, #0]
}
 800153c:	4618      	mov	r0, r3
 800153e:	46bd      	mov	sp, r7
 8001540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001544:	4770      	bx	lr
 8001546:	bf00      	nop
 8001548:	200021f8 	.word	0x200021f8

0800154c <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001554:	f7ff ffee 	bl	8001534 <HAL_GetTick>
 8001558:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001564:	d005      	beq.n	8001572 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001566:	4b0a      	ldr	r3, [pc, #40]	; (8001590 <HAL_Delay+0x44>)
 8001568:	781b      	ldrb	r3, [r3, #0]
 800156a:	461a      	mov	r2, r3
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	4413      	add	r3, r2
 8001570:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8001572:	bf00      	nop
 8001574:	f7ff ffde 	bl	8001534 <HAL_GetTick>
 8001578:	4602      	mov	r2, r0
 800157a:	68bb      	ldr	r3, [r7, #8]
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	68fa      	ldr	r2, [r7, #12]
 8001580:	429a      	cmp	r2, r3
 8001582:	d8f7      	bhi.n	8001574 <HAL_Delay+0x28>
  {
  }
}
 8001584:	bf00      	nop
 8001586:	bf00      	nop
 8001588:	3710      	adds	r7, #16
 800158a:	46bd      	mov	sp, r7
 800158c:	bd80      	pop	{r7, pc}
 800158e:	bf00      	nop
 8001590:	20000028 	.word	0x20000028

08001594 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001594:	b480      	push	{r7}
 8001596:	b083      	sub	sp, #12
 8001598:	af00      	add	r7, sp, #0
 800159a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 800159c:	bf00      	nop
 800159e:	370c      	adds	r7, #12
 80015a0:	46bd      	mov	sp, r7
 80015a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a6:	4770      	bx	lr

080015a8 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80015a8:	b480      	push	{r7}
 80015aa:	b083      	sub	sp, #12
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80015b0:	bf00      	nop
 80015b2:	370c      	adds	r7, #12
 80015b4:	46bd      	mov	sp, r7
 80015b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ba:	4770      	bx	lr

080015bc <HAL_ADC_Init>:
  *         without  disabling the other ADCs sharing the same common group.
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b09a      	sub	sp, #104	; 0x68
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015c4:	2300      	movs	r3, #0
 80015c6:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpCFGR = 0U;
 80015ca:	2300      	movs	r3, #0
 80015cc:	663b      	str	r3, [r7, #96]	; 0x60
  __IO uint32_t wait_loop_index = 0U;
 80015ce:	2300      	movs	r3, #0
 80015d0:	60bb      	str	r3, [r7, #8]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d101      	bne.n	80015dc <HAL_ADC_Init+0x20>
  {
    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e1e3      	b.n	80019a4 <HAL_ADC_Init+0x3e8>
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.DMAContinuousRequests));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	691b      	ldr	r3, [r3, #16]
 80015e0:	2b00      	cmp	r3, #0
      assert_param(IS_ADC_REGULAR_DISCONT_NUMBER(hadc->Init.NbrOfDiscConversion));
    }
  }
    
  /* Configuration of ADC core parameters and ADC MSP related parameters */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015e6:	f003 0310 	and.w	r3, r3, #16
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d176      	bne.n	80016dc <HAL_ADC_Init+0x120>
    /* procedure.                                                             */
    
    /* Actions performed only if ADC is coming from state reset:              */
    /* - Initialization of ADC MSP                                            */
    /* - ADC voltage regulator enable                                         */
    if (hadc->State == HAL_ADC_STATE_RESET)
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d152      	bne.n	800169c <HAL_ADC_Init+0xe0>
    {
      /* Initialize ADC error code */
      ADC_CLEAR_ERRORCODE(hadc);
 80015f6:	687b      	ldr	r3, [r7, #4]
 80015f8:	2200      	movs	r2, #0
 80015fa:	645a      	str	r2, [r3, #68]	; 0x44
      
      /* Initialize HAL ADC API internal variables */
      hadc->InjectionConfig.ChannelCount = 0U;
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	2200      	movs	r2, #0
 8001600:	64da      	str	r2, [r3, #76]	; 0x4c
      hadc->InjectionConfig.ContextQueue = 0U;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2200      	movs	r2, #0
 8001606:	649a      	str	r2, [r3, #72]	; 0x48
      
      /* Allocate lock resource and initialize it */
      hadc->Lock = HAL_UNLOCKED;
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2200      	movs	r2, #0
 800160c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001610:	6878      	ldr	r0, [r7, #4]
 8001612:	f7ff fcf9 	bl	8001008 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Enable voltage regulator (if disabled at this step) */
      if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0))
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001620:	2b00      	cmp	r3, #0
 8001622:	d13b      	bne.n	800169c <HAL_ADC_Init+0xe0>
        /*       enabling the ADC. This temporization must be implemented by  */ 
        /*       software and is equal to 10 us in the worst case             */
        /*       process/temperature/power supply.                            */
        
        /* Disable the ADC (if not already disabled) */
        tmp_hal_status = ADC_Disable(hadc);
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f000 ff87 	bl	8002538 <ADC_Disable>
 800162a:	4603      	mov	r3, r0
 800162c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
        
        /* Check if ADC is effectively disabled */
        /* Configuration of ADC parameters if previous preliminary actions    */ 
        /* are correctly completed.                                           */
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001634:	f003 0310 	and.w	r3, r3, #16
 8001638:	2b00      	cmp	r3, #0
 800163a:	d12f      	bne.n	800169c <HAL_ADC_Init+0xe0>
 800163c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 8001640:	2b00      	cmp	r3, #0
 8001642:	d12b      	bne.n	800169c <HAL_ADC_Init+0xe0>
            (tmp_hal_status == HAL_OK)                                  )
        {
          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001648:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800164c:	f023 0302 	bic.w	r3, r3, #2
 8001650:	f043 0202 	orr.w	r2, r3, #2
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	641a      	str	r2, [r3, #64]	; 0x40
                            HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                            HAL_ADC_STATE_BUSY_INTERNAL);
          
          /* Set the intermediate state before moving the ADC voltage         */
          /* regulator to state enable.                                       */
          CLEAR_BIT(hadc->Instance->CR, (ADC_CR_ADVREGEN_1 | ADC_CR_ADVREGEN_0));
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	689a      	ldr	r2, [r3, #8]
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8001666:	609a      	str	r2, [r3, #8]
          /* Set ADVREGEN bits to 0x01U */
          SET_BIT(hadc->Instance->CR, ADC_CR_ADVREGEN_0);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	689a      	ldr	r2, [r3, #8]
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001676:	609a      	str	r2, [r3, #8]
          
          /* Delay for ADC stabilization time.                                */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001678:	4b92      	ldr	r3, [pc, #584]	; (80018c4 <HAL_ADC_Init+0x308>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a92      	ldr	r2, [pc, #584]	; (80018c8 <HAL_ADC_Init+0x30c>)
 800167e:	fba2 2303 	umull	r2, r3, r2, r3
 8001682:	0c9a      	lsrs	r2, r3, #18
 8001684:	4613      	mov	r3, r2
 8001686:	009b      	lsls	r3, r3, #2
 8001688:	4413      	add	r3, r2
 800168a:	005b      	lsls	r3, r3, #1
 800168c:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800168e:	e002      	b.n	8001696 <HAL_ADC_Init+0xda>
          {
            wait_loop_index--;
 8001690:	68bb      	ldr	r3, [r7, #8]
 8001692:	3b01      	subs	r3, #1
 8001694:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8001696:	68bb      	ldr	r3, [r7, #8]
 8001698:	2b00      	cmp	r3, #0
 800169a:	d1f9      	bne.n	8001690 <HAL_ADC_Init+0xd4>
    }
    
    /* Verification that ADC voltage regulator is correctly enabled, whether  */
    /* or not ADC is coming from state reset (if any potential problem of     */
    /* clocking, voltage regulator would not be enabled).                     */
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	689b      	ldr	r3, [r3, #8]
 80016a2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d007      	beq.n	80016ba <HAL_ADC_Init+0xfe>
        HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADVREGEN_1)   )
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	681b      	ldr	r3, [r3, #0]
 80016ae:	689b      	ldr	r3, [r3, #8]
 80016b0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
    if (HAL_IS_BIT_CLR(hadc->Instance->CR, ADC_CR_ADVREGEN_0) ||
 80016b4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80016b8:	d110      	bne.n	80016dc <HAL_ADC_Init+0x120>
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016be:	f023 0312 	bic.w	r3, r3, #18
 80016c2:	f043 0210 	orr.w	r2, r3, #16
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	641a      	str	r2, [r3, #64]	; 0x40
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80016ce:	f043 0201 	orr.w	r2, r3, #1
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	645a      	str	r2, [r3, #68]	; 0x44
      
      tmp_hal_status = HAL_ERROR;
 80016d6:	2301      	movs	r3, #1
 80016d8:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e0:	f003 0310 	and.w	r3, r3, #16
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f040 8150 	bne.w	800198a <HAL_ADC_Init+0x3ce>
 80016ea:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	f040 814b 	bne.w	800198a <HAL_ADC_Init+0x3ce>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	689b      	ldr	r3, [r3, #8]
 80016fa:	f003 0304 	and.w	r3, r3, #4
      (tmp_hal_status == HAL_OK)                                &&
 80016fe:	2b00      	cmp	r3, #0
 8001700:	f040 8143 	bne.w	800198a <HAL_ADC_Init+0x3ce>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001708:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800170c:	f043 0202 	orr.w	r2, r3, #2
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	641a      	str	r2, [r3, #64]	; 0x40
    /* Configuration of common ADC parameters                                 */
    
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800171c:	d004      	beq.n	8001728 <HAL_ADC_Init+0x16c>
 800171e:	687b      	ldr	r3, [r7, #4]
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	4a6a      	ldr	r2, [pc, #424]	; (80018cc <HAL_ADC_Init+0x310>)
 8001724:	4293      	cmp	r3, r2
 8001726:	d101      	bne.n	800172c <HAL_ADC_Init+0x170>
 8001728:	4b69      	ldr	r3, [pc, #420]	; (80018d0 <HAL_ADC_Init+0x314>)
 800172a:	e000      	b.n	800172e <HAL_ADC_Init+0x172>
 800172c:	4b69      	ldr	r3, [pc, #420]	; (80018d4 <HAL_ADC_Init+0x318>)
 800172e:	65fb      	str	r3, [r7, #92]	; 0x5c
    
    /* Set handle of the other ADC sharing the same common register           */
    ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001738:	d102      	bne.n	8001740 <HAL_ADC_Init+0x184>
 800173a:	4b64      	ldr	r3, [pc, #400]	; (80018cc <HAL_ADC_Init+0x310>)
 800173c:	60fb      	str	r3, [r7, #12]
 800173e:	e01a      	b.n	8001776 <HAL_ADC_Init+0x1ba>
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	681b      	ldr	r3, [r3, #0]
 8001744:	4a61      	ldr	r2, [pc, #388]	; (80018cc <HAL_ADC_Init+0x310>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d103      	bne.n	8001752 <HAL_ADC_Init+0x196>
 800174a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	e011      	b.n	8001776 <HAL_ADC_Init+0x1ba>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4a60      	ldr	r2, [pc, #384]	; (80018d8 <HAL_ADC_Init+0x31c>)
 8001758:	4293      	cmp	r3, r2
 800175a:	d102      	bne.n	8001762 <HAL_ADC_Init+0x1a6>
 800175c:	4b5f      	ldr	r3, [pc, #380]	; (80018dc <HAL_ADC_Init+0x320>)
 800175e:	60fb      	str	r3, [r7, #12]
 8001760:	e009      	b.n	8001776 <HAL_ADC_Init+0x1ba>
 8001762:	687b      	ldr	r3, [r7, #4]
 8001764:	681b      	ldr	r3, [r3, #0]
 8001766:	4a5d      	ldr	r2, [pc, #372]	; (80018dc <HAL_ADC_Init+0x320>)
 8001768:	4293      	cmp	r3, r2
 800176a:	d102      	bne.n	8001772 <HAL_ADC_Init+0x1b6>
 800176c:	4b5a      	ldr	r3, [pc, #360]	; (80018d8 <HAL_ADC_Init+0x31c>)
 800176e:	60fb      	str	r3, [r7, #12]
 8001770:	e001      	b.n	8001776 <HAL_ADC_Init+0x1ba>
 8001772:	2300      	movs	r3, #0
 8001774:	60fb      	str	r3, [r7, #12]
    
    
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - Multimode clock configuration                                       */
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	689b      	ldr	r3, [r3, #8]
 800177c:	f003 0303 	and.w	r3, r3, #3
 8001780:	2b01      	cmp	r3, #1
 8001782:	d108      	bne.n	8001796 <HAL_ADC_Init+0x1da>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	681b      	ldr	r3, [r3, #0]
 800178a:	f003 0301 	and.w	r3, r3, #1
 800178e:	2b01      	cmp	r3, #1
 8001790:	d101      	bne.n	8001796 <HAL_ADC_Init+0x1da>
 8001792:	2301      	movs	r3, #1
 8001794:	e000      	b.n	8001798 <HAL_ADC_Init+0x1dc>
 8001796:	2300      	movs	r3, #0
 8001798:	2b00      	cmp	r3, #0
 800179a:	d11c      	bne.n	80017d6 <HAL_ADC_Init+0x21a>
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 800179c:	68fb      	ldr	r3, [r7, #12]
    if ((ADC_IS_ENABLE(hadc) == RESET)                                   &&
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d010      	beq.n	80017c4 <HAL_ADC_Init+0x208>
         (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	f003 0303 	and.w	r3, r3, #3
 80017aa:	2b01      	cmp	r3, #1
 80017ac:	d107      	bne.n	80017be <HAL_ADC_Init+0x202>
 80017ae:	68fb      	ldr	r3, [r7, #12]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	f003 0301 	and.w	r3, r3, #1
 80017b6:	2b01      	cmp	r3, #1
 80017b8:	d101      	bne.n	80017be <HAL_ADC_Init+0x202>
 80017ba:	2301      	movs	r3, #1
 80017bc:	e000      	b.n	80017c0 <HAL_ADC_Init+0x204>
 80017be:	2300      	movs	r3, #0
        ((tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d108      	bne.n	80017d6 <HAL_ADC_Init+0x21a>
      /*     into HAL_ADCEx_MultiModeConfigChannel() )                        */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() or                             */
      /*     HAL_ADCEx_InjectedConfigChannel() )                              */
     
      MODIFY_REG(tmpADC_Common->CCR       ,
 80017c4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017c6:	689b      	ldr	r3, [r3, #8]
 80017c8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	431a      	orrs	r2, r3
 80017d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80017d4:	609a      	str	r2, [r3, #8]
    /*  - external trigger to start conversion                                */
    /*  - external trigger polarity                                           */
    /*  - continuous conversion mode                                          */
    /*  - overrun                                                             */
    /*  - discontinuous mode                                                  */
    SET_BIT(tmpCFGR, ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode) |
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	7e5b      	ldrb	r3, [r3, #25]
 80017da:	035b      	lsls	r3, r3, #13
 80017dc:	687a      	ldr	r2, [r7, #4]
 80017de:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80017e0:	2a01      	cmp	r2, #1
 80017e2:	d002      	beq.n	80017ea <HAL_ADC_Init+0x22e>
 80017e4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80017e8:	e000      	b.n	80017ec <HAL_ADC_Init+0x230>
 80017ea:	2200      	movs	r2, #0
 80017ec:	431a      	orrs	r2, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	68db      	ldr	r3, [r3, #12]
 80017f2:	431a      	orrs	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	689b      	ldr	r3, [r3, #8]
 80017f8:	4313      	orrs	r3, r2
 80017fa:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80017fc:	4313      	orrs	r3, r2
 80017fe:	663b      	str	r3, [r7, #96]	; 0x60
                     ADC_CFGR_OVERRUN(hadc->Init.Overrun)               |
                     hadc->Init.DataAlign                               |
                     hadc->Init.Resolution                               );
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d11b      	bne.n	8001842 <HAL_ADC_Init+0x286>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	7e5b      	ldrb	r3, [r3, #25]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d109      	bne.n	8001826 <HAL_ADC_Init+0x26a>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmpCFGR, ADC_CFGR_DISCEN                                            |
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001816:	3b01      	subs	r3, #1
 8001818:	045a      	lsls	r2, r3, #17
 800181a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800181c:	4313      	orrs	r3, r2
 800181e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001822:	663b      	str	r3, [r7, #96]	; 0x60
 8001824:	e00d      	b.n	8001842 <HAL_ADC_Init+0x286>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800182a:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800182e:	f043 0220 	orr.w	r2, r3, #32
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_CONFIG);
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800183a:	f043 0201 	orr.w	r2, r3, #1
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	645a      	str	r2, [r3, #68]	; 0x44
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001846:	2b01      	cmp	r3, #1
 8001848:	d054      	beq.n	80018f4 <HAL_ADC_Init+0x338>
    {
      SET_BIT(tmpCFGR, ADC_CFGR_EXTSEL_SET(hadc, hadc->Init.ExternalTrigConv) |
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a22      	ldr	r2, [pc, #136]	; (80018d8 <HAL_ADC_Init+0x31c>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d004      	beq.n	800185e <HAL_ADC_Init+0x2a2>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a20      	ldr	r2, [pc, #128]	; (80018dc <HAL_ADC_Init+0x320>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d140      	bne.n	80018e0 <HAL_ADC_Init+0x324>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001862:	f5b3 7f30 	cmp.w	r3, #704	; 0x2c0
 8001866:	d02a      	beq.n	80018be <HAL_ADC_Init+0x302>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800186c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001870:	d022      	beq.n	80018b8 <HAL_ADC_Init+0x2fc>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001876:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 800187a:	d01a      	beq.n	80018b2 <HAL_ADC_Init+0x2f6>
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001880:	f5b3 5f8a 	cmp.w	r3, #4416	; 0x1140
 8001884:	d012      	beq.n	80018ac <HAL_ADC_Init+0x2f0>
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800188a:	f5b3 5f84 	cmp.w	r3, #4224	; 0x1080
 800188e:	d00a      	beq.n	80018a6 <HAL_ADC_Init+0x2ea>
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001894:	f5b3 5f86 	cmp.w	r3, #4288	; 0x10c0
 8001898:	d002      	beq.n	80018a0 <HAL_ADC_Init+0x2e4>
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800189e:	e023      	b.n	80018e8 <HAL_ADC_Init+0x32c>
 80018a0:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80018a4:	e020      	b.n	80018e8 <HAL_ADC_Init+0x32c>
 80018a6:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80018aa:	e01d      	b.n	80018e8 <HAL_ADC_Init+0x32c>
 80018ac:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 80018b0:	e01a      	b.n	80018e8 <HAL_ADC_Init+0x32c>
 80018b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80018b6:	e017      	b.n	80018e8 <HAL_ADC_Init+0x32c>
 80018b8:	f44f 7330 	mov.w	r3, #704	; 0x2c0
 80018bc:	e014      	b.n	80018e8 <HAL_ADC_Init+0x32c>
 80018be:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80018c2:	e011      	b.n	80018e8 <HAL_ADC_Init+0x32c>
 80018c4:	20000020 	.word	0x20000020
 80018c8:	431bde83 	.word	0x431bde83
 80018cc:	50000100 	.word	0x50000100
 80018d0:	50000300 	.word	0x50000300
 80018d4:	50000700 	.word	0x50000700
 80018d8:	50000400 	.word	0x50000400
 80018dc:	50000500 	.word	0x50000500
 80018e0:	687b      	ldr	r3, [r7, #4]
 80018e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80018e4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80018e8:	687a      	ldr	r2, [r7, #4]
 80018ea:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80018ec:	4313      	orrs	r3, r2
 80018ee:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 80018f0:	4313      	orrs	r3, r2
 80018f2:	663b      	str	r3, [r7, #96]	; 0x60
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request                                              */
    /*  - LowPowerAutoWait feature                                            */
    if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	689b      	ldr	r3, [r3, #8]
 80018fa:	f003 030c 	and.w	r3, r3, #12
 80018fe:	2b00      	cmp	r3, #0
 8001900:	d114      	bne.n	800192c <HAL_ADC_Init+0x370>
    {
      CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_AUTDLY |
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	68db      	ldr	r3, [r3, #12]
 8001908:	687a      	ldr	r2, [r7, #4]
 800190a:	6812      	ldr	r2, [r2, #0]
 800190c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001910:	f023 0302 	bic.w	r3, r3, #2
 8001914:	60d3      	str	r3, [r2, #12]
                                      ADC_CFGR_DMACFG  );
      
      SET_BIT(tmpCFGR, ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait) |
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	7e1b      	ldrb	r3, [r3, #24]
 800191a:	039a      	lsls	r2, r3, #14
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001922:	005b      	lsls	r3, r3, #1
 8001924:	4313      	orrs	r3, r2
 8001926:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001928:	4313      	orrs	r3, r2
 800192a:	663b      	str	r3, [r7, #96]	; 0x60
                       ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests) );
    }
    
    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR,
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	68da      	ldr	r2, [r3, #12]
 8001932:	4b1e      	ldr	r3, [pc, #120]	; (80019ac <HAL_ADC_Init+0x3f0>)
 8001934:	4013      	ands	r3, r2
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6812      	ldr	r2, [r2, #0]
 800193a:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800193c:	430b      	orrs	r3, r1
 800193e:	60d3      	str	r3, [r2, #12]
    /*   Parameter "NbrOfConversion" is discarded.                            */
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */   
    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	691b      	ldr	r3, [r3, #16]
 8001944:	2b01      	cmp	r3, #1
 8001946:	d10c      	bne.n	8001962 <HAL_ADC_Init+0x3a6>
    {
      /* Set number of ranks in regular group sequencer */     
      MODIFY_REG(hadc->Instance->SQR1                     ,
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800194e:	f023 010f 	bic.w	r1, r3, #15
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	69db      	ldr	r3, [r3, #28]
 8001956:	1e5a      	subs	r2, r3, #1
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	430a      	orrs	r2, r1
 800195e:	631a      	str	r2, [r3, #48]	; 0x30
 8001960:	e007      	b.n	8001972 <HAL_ADC_Init+0x3b6>
                 ADC_SQR1_L                               ,
                 (hadc->Init.NbrOfConversion - (uint8_t)1U) );  
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f022 020f 	bic.w	r2, r2, #15
 8001970:	631a      	str	r2, [r3, #48]	; 0x30
    }
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	2200      	movs	r2, #0
 8001976:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800197c:	f023 0303 	bic.w	r3, r3, #3
 8001980:	f043 0201 	orr.w	r2, r3, #1
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	641a      	str	r2, [r3, #64]	; 0x40
 8001988:	e00a      	b.n	80019a0 <HAL_ADC_Init+0x3e4>
                      HAL_ADC_STATE_READY);
  }
  else
  {
    /* Update ADC state machine to error */
    ADC_STATE_CLR_SET(hadc->State,
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800198e:	f023 0312 	bic.w	r3, r3, #18
 8001992:	f043 0210 	orr.w	r2, r3, #16
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_ERROR_INTERNAL);
    
    tmp_hal_status = HAL_ERROR; 
 800199a:	2301      	movs	r3, #1
 800199c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  }
  
  
  /* Return function status */
  return tmp_hal_status;
 80019a0:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	3768      	adds	r7, #104	; 0x68
 80019a8:	46bd      	mov	sp, r7
 80019aa:	bd80      	pop	{r7, pc}
 80019ac:	fff0c007 	.word	0xfff0c007

080019b0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80019b0:	b580      	push	{r7, lr}
 80019b2:	b086      	sub	sp, #24
 80019b4:	af00      	add	r7, sp, #0
 80019b6:	60f8      	str	r0, [r7, #12]
 80019b8:	60b9      	str	r1, [r7, #8]
 80019ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80019bc:	2300      	movs	r3, #0
 80019be:	75fb      	strb	r3, [r7, #23]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Perform ADC enable and conversion start if no conversion is on going */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	689b      	ldr	r3, [r3, #8]
 80019c6:	f003 0304 	and.w	r3, r3, #4
 80019ca:	2b00      	cmp	r3, #0
 80019cc:	f040 80f7 	bne.w	8001bbe <HAL_ADC_Start_DMA+0x20e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80019d6:	2b01      	cmp	r3, #1
 80019d8:	d101      	bne.n	80019de <HAL_ADC_Start_DMA+0x2e>
 80019da:	2302      	movs	r3, #2
 80019dc:	e0f2      	b.n	8001bc4 <HAL_ADC_Start_DMA+0x214>
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	2201      	movs	r2, #1
 80019e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    /* Verification if multimode is disabled (for devices with several ADC)   */
    /* If multimode is enabled, dedicated function multimode conversion       */
    /* start DMA must be used.                                                */
    if(ADC_COMMON_CCR_MULTI(hadc) == RESET)
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80019ee:	d004      	beq.n	80019fa <HAL_ADC_Start_DMA+0x4a>
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	4a75      	ldr	r2, [pc, #468]	; (8001bcc <HAL_ADC_Start_DMA+0x21c>)
 80019f6:	4293      	cmp	r3, r2
 80019f8:	d109      	bne.n	8001a0e <HAL_ADC_Start_DMA+0x5e>
 80019fa:	4b75      	ldr	r3, [pc, #468]	; (8001bd0 <HAL_ADC_Start_DMA+0x220>)
 80019fc:	689b      	ldr	r3, [r3, #8]
 80019fe:	f003 031f 	and.w	r3, r3, #31
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	bf0c      	ite	eq
 8001a06:	2301      	moveq	r3, #1
 8001a08:	2300      	movne	r3, #0
 8001a0a:	b2db      	uxtb	r3, r3
 8001a0c:	e008      	b.n	8001a20 <HAL_ADC_Start_DMA+0x70>
 8001a0e:	4b71      	ldr	r3, [pc, #452]	; (8001bd4 <HAL_ADC_Start_DMA+0x224>)
 8001a10:	689b      	ldr	r3, [r3, #8]
 8001a12:	f003 031f 	and.w	r3, r3, #31
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	bf0c      	ite	eq
 8001a1a:	2301      	moveq	r3, #1
 8001a1c:	2300      	movne	r3, #0
 8001a1e:	b2db      	uxtb	r3, r3
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	f000 80c5 	beq.w	8001bb0 <HAL_ADC_Start_DMA+0x200>
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8001a26:	68f8      	ldr	r0, [r7, #12]
 8001a28:	f000 fd22 	bl	8002470 <ADC_Enable>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	75fb      	strb	r3, [r7, #23]
      
      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8001a30:	7dfb      	ldrb	r3, [r7, #23]
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	f040 80b7 	bne.w	8001ba6 <HAL_ADC_Start_DMA+0x1f6>
      {
        /* Set ADC state                                                      */
        /* - Clear state bitfield related to regular group conversion results */
        /* - Set state bitfield related to regular operation                  */
        ADC_STATE_CLR_SET(hadc->State,
 8001a38:	68fb      	ldr	r3, [r7, #12]
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a3c:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8001a40:	f023 0301 	bic.w	r3, r3, #1
 8001a44:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	641a      	str	r2, [r3, #64]	; 0x40
                          HAL_ADC_STATE_REG_BUSY);
        
        /* Set group injected state (from auto-injection) and multimode state */
        /* for all cases of multimode: independent mode, multimode ADC master */
        /* or multimode ADC slave (for devices with several ADCs):            */
        if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8001a4c:	68fb      	ldr	r3, [r7, #12]
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a54:	d004      	beq.n	8001a60 <HAL_ADC_Start_DMA+0xb0>
 8001a56:	68fb      	ldr	r3, [r7, #12]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	4a5c      	ldr	r2, [pc, #368]	; (8001bcc <HAL_ADC_Start_DMA+0x21c>)
 8001a5c:	4293      	cmp	r3, r2
 8001a5e:	d106      	bne.n	8001a6e <HAL_ADC_Start_DMA+0xbe>
 8001a60:	4b5b      	ldr	r3, [pc, #364]	; (8001bd0 <HAL_ADC_Start_DMA+0x220>)
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	f003 031f 	and.w	r3, r3, #31
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d010      	beq.n	8001a8e <HAL_ADC_Start_DMA+0xde>
 8001a6c:	e005      	b.n	8001a7a <HAL_ADC_Start_DMA+0xca>
 8001a6e:	4b59      	ldr	r3, [pc, #356]	; (8001bd4 <HAL_ADC_Start_DMA+0x224>)
 8001a70:	689b      	ldr	r3, [r3, #8]
 8001a72:	f003 031f 	and.w	r3, r3, #31
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d009      	beq.n	8001a8e <HAL_ADC_Start_DMA+0xde>
 8001a7a:	68fb      	ldr	r3, [r7, #12]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001a82:	d004      	beq.n	8001a8e <HAL_ADC_Start_DMA+0xde>
 8001a84:	68fb      	ldr	r3, [r7, #12]
 8001a86:	681b      	ldr	r3, [r3, #0]
 8001a88:	4a53      	ldr	r2, [pc, #332]	; (8001bd8 <HAL_ADC_Start_DMA+0x228>)
 8001a8a:	4293      	cmp	r3, r2
 8001a8c:	d115      	bne.n	8001aba <HAL_ADC_Start_DMA+0x10a>
        {
          /* Set ADC state (ADC independent or master) */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001a8e:	68fb      	ldr	r3, [r7, #12]
 8001a90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a92:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8001a96:	68fb      	ldr	r3, [r7, #12]
 8001a98:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001a9a:	68fb      	ldr	r3, [r7, #12]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	68db      	ldr	r3, [r3, #12]
 8001aa0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001aa4:	2b00      	cmp	r3, #0
 8001aa6:	d036      	beq.n	8001b16 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8001aa8:	68fb      	ldr	r3, [r7, #12]
 8001aaa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001aac:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001ab0:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001ab4:	68fb      	ldr	r3, [r7, #12]
 8001ab6:	641a      	str	r2, [r3, #64]	; 0x40
          if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != RESET)
 8001ab8:	e02d      	b.n	8001b16 <HAL_ADC_Start_DMA+0x166>
          }
        }
        else
        {
          /* Set ADC state (ADC slave) */
          SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8001aba:	68fb      	ldr	r3, [r7, #12]
 8001abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001abe:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* If conversions on group regular are also triggering group injected,*/
          /* update ADC state.                                                  */
          if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8001ac6:	68fb      	ldr	r3, [r7, #12]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ace:	d004      	beq.n	8001ada <HAL_ADC_Start_DMA+0x12a>
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4a3d      	ldr	r2, [pc, #244]	; (8001bcc <HAL_ADC_Start_DMA+0x21c>)
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d10a      	bne.n	8001af0 <HAL_ADC_Start_DMA+0x140>
 8001ada:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001ade:	68db      	ldr	r3, [r3, #12]
 8001ae0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	bf14      	ite	ne
 8001ae8:	2301      	movne	r3, #1
 8001aea:	2300      	moveq	r3, #0
 8001aec:	b2db      	uxtb	r3, r3
 8001aee:	e008      	b.n	8001b02 <HAL_ADC_Start_DMA+0x152>
 8001af0:	4b39      	ldr	r3, [pc, #228]	; (8001bd8 <HAL_ADC_Start_DMA+0x228>)
 8001af2:	68db      	ldr	r3, [r3, #12]
 8001af4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001af8:	2b00      	cmp	r3, #0
 8001afa:	bf14      	ite	ne
 8001afc:	2301      	movne	r3, #1
 8001afe:	2300      	moveq	r3, #0
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d007      	beq.n	8001b16 <HAL_ADC_Start_DMA+0x166>
          {
            ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b0a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001b0e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	641a      	str	r2, [r3, #64]	; 0x40
          }
        }
        
        /* State machine update: Check if an injected conversion is ongoing */
        if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001b16:	68fb      	ldr	r3, [r7, #12]
 8001b18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001b1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001b22:	d106      	bne.n	8001b32 <HAL_ADC_Start_DMA+0x182>
        {
          /* Reset ADC error code fields related to conversions on group regular*/
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8001b24:	68fb      	ldr	r3, [r7, #12]
 8001b26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b28:	f023 0206 	bic.w	r2, r3, #6
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	645a      	str	r2, [r3, #68]	; 0x44
 8001b30:	e002      	b.n	8001b38 <HAL_ADC_Start_DMA+0x188>
        }
        else
        {
          /* Reset ADC all error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	2200      	movs	r2, #0
 8001b36:	645a      	str	r2, [r3, #68]	; 0x44
        }
        
        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8001b38:	68fb      	ldr	r3, [r7, #12]
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
        
        
        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001b40:	68fb      	ldr	r3, [r7, #12]
 8001b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b44:	4a25      	ldr	r2, [pc, #148]	; (8001bdc <HAL_ADC_Start_DMA+0x22c>)
 8001b46:	629a      	str	r2, [r3, #40]	; 0x28

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b4c:	4a24      	ldr	r2, [pc, #144]	; (8001be0 <HAL_ADC_Start_DMA+0x230>)
 8001b4e:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001b50:	68fb      	ldr	r3, [r7, #12]
 8001b52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b54:	4a23      	ldr	r2, [pc, #140]	; (8001be4 <HAL_ADC_Start_DMA+0x234>)
 8001b56:	631a      	str	r2, [r3, #48]	; 0x30
        /* start (in case of SW start):                                       */
        
        /* Clear regular group conversion flag and overrun flag */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	221c      	movs	r2, #28
 8001b5e:	601a      	str	r2, [r3, #0]
        
        /* Enable ADC overrun interrupt */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	685a      	ldr	r2, [r3, #4]
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	f042 0210 	orr.w	r2, r2, #16
 8001b6e:	605a      	str	r2, [r3, #4]
        
        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8001b70:	68fb      	ldr	r3, [r7, #12]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	68da      	ldr	r2, [r3, #12]
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f042 0201 	orr.w	r2, r2, #1
 8001b7e:	60da      	str	r2, [r3, #12]
        
        /* Start the DMA channel */
        HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001b84:	68fb      	ldr	r3, [r7, #12]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	3340      	adds	r3, #64	; 0x40
 8001b8a:	4619      	mov	r1, r3
 8001b8c:	68ba      	ldr	r2, [r7, #8]
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	f000 fe90 	bl	80028b4 <HAL_DMA_Start_IT>
                 
        /* Enable conversion of regular group.                                */
        /* If software start has been selected, conversion starts immediately.*/
        /* If external trigger has been selected, conversion will start at    */
        /* next trigger event.                                                */
        SET_BIT(hadc->Instance->CR, ADC_CR_ADSTART);
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	689a      	ldr	r2, [r3, #8]
 8001b9a:	68fb      	ldr	r3, [r7, #12]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	f042 0204 	orr.w	r2, r2, #4
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	e00d      	b.n	8001bc2 <HAL_ADC_Start_DMA+0x212>
        
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8001ba6:	68fb      	ldr	r3, [r7, #12]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001bae:	e008      	b.n	8001bc2 <HAL_ADC_Start_DMA+0x212>
      }
    }
    else
    {
      tmp_hal_status = HAL_ERROR;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	75fb      	strb	r3, [r7, #23]
      
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001bbc:	e001      	b.n	8001bc2 <HAL_ADC_Start_DMA+0x212>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8001bc2:	7dfb      	ldrb	r3, [r7, #23]
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3718      	adds	r7, #24
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	50000100 	.word	0x50000100
 8001bd0:	50000300 	.word	0x50000300
 8001bd4:	50000700 	.word	0x50000700
 8001bd8:	50000400 	.word	0x50000400
 8001bdc:	080023a5 	.word	0x080023a5
 8001be0:	0800241f 	.word	0x0800241f
 8001be4:	0800243b 	.word	0x0800243b

08001be8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001be8:	b480      	push	{r7}
 8001bea:	b09b      	sub	sp, #108	; 0x6c
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
 8001bf0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  ADC_Common_TypeDef *tmpADC_Common;
  ADC_HandleTypeDef tmphadcSharingSameCommonRegister;
  uint32_t tmpOffsetShifted;
  __IO uint32_t wait_loop_index = 0U;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(sConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8001c02:	2b01      	cmp	r3, #1
 8001c04:	d101      	bne.n	8001c0a <HAL_ADC_ConfigChannel+0x22>
 8001c06:	2302      	movs	r3, #2
 8001c08:	e2ca      	b.n	80021a0 <HAL_ADC_ConfigChannel+0x5b8>
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f003 0304 	and.w	r3, r3, #4
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	f040 82ae 	bne.w	800217e <HAL_ADC_ConfigChannel+0x596>
  {
    /* Regular sequence configuration */
    /* For Rank 1 to 4U */
    if (sConfig->Rank < 5U)
 8001c22:	683b      	ldr	r3, [r7, #0]
 8001c24:	685b      	ldr	r3, [r3, #4]
 8001c26:	2b04      	cmp	r3, #4
 8001c28:	d81c      	bhi.n	8001c64 <HAL_ADC_ConfigChannel+0x7c>
    {
      MODIFY_REG(hadc->Instance->SQR1,
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	685a      	ldr	r2, [r3, #4]
 8001c34:	4613      	mov	r3, r2
 8001c36:	005b      	lsls	r3, r3, #1
 8001c38:	4413      	add	r3, r2
 8001c3a:	005b      	lsls	r3, r3, #1
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	231f      	movs	r3, #31
 8001c40:	4093      	lsls	r3, r2
 8001c42:	43db      	mvns	r3, r3
 8001c44:	4019      	ands	r1, r3
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	6818      	ldr	r0, [r3, #0]
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	685a      	ldr	r2, [r3, #4]
 8001c4e:	4613      	mov	r3, r2
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	4413      	add	r3, r2
 8001c54:	005b      	lsls	r3, r3, #1
 8001c56:	fa00 f203 	lsl.w	r2, r0, r3
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	430a      	orrs	r2, r1
 8001c60:	631a      	str	r2, [r3, #48]	; 0x30
 8001c62:	e063      	b.n	8001d2c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR1_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR1_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 5 to 9U */
    else if (sConfig->Rank < 10U)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	685b      	ldr	r3, [r3, #4]
 8001c68:	2b09      	cmp	r3, #9
 8001c6a:	d81e      	bhi.n	8001caa <HAL_ADC_ConfigChannel+0xc2>
    {
      MODIFY_REG(hadc->Instance->SQR2,
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	685a      	ldr	r2, [r3, #4]
 8001c76:	4613      	mov	r3, r2
 8001c78:	005b      	lsls	r3, r3, #1
 8001c7a:	4413      	add	r3, r2
 8001c7c:	005b      	lsls	r3, r3, #1
 8001c7e:	3b1e      	subs	r3, #30
 8001c80:	221f      	movs	r2, #31
 8001c82:	fa02 f303 	lsl.w	r3, r2, r3
 8001c86:	43db      	mvns	r3, r3
 8001c88:	4019      	ands	r1, r3
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	6818      	ldr	r0, [r3, #0]
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	685a      	ldr	r2, [r3, #4]
 8001c92:	4613      	mov	r3, r2
 8001c94:	005b      	lsls	r3, r3, #1
 8001c96:	4413      	add	r3, r2
 8001c98:	005b      	lsls	r3, r3, #1
 8001c9a:	3b1e      	subs	r3, #30
 8001c9c:	fa00 f203 	lsl.w	r2, r0, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	635a      	str	r2, [r3, #52]	; 0x34
 8001ca8:	e040      	b.n	8001d2c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR2_RK(ADC_SQR2_SQ5, sConfig->Rank)    ,
                 ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 10 to 14U */
    else if (sConfig->Rank < 15U)
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	685b      	ldr	r3, [r3, #4]
 8001cae:	2b0e      	cmp	r3, #14
 8001cb0:	d81e      	bhi.n	8001cf0 <HAL_ADC_ConfigChannel+0x108>
    {
      MODIFY_REG(hadc->Instance->SQR3                        ,
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	6b99      	ldr	r1, [r3, #56]	; 0x38
 8001cb8:	683b      	ldr	r3, [r7, #0]
 8001cba:	685a      	ldr	r2, [r3, #4]
 8001cbc:	4613      	mov	r3, r2
 8001cbe:	005b      	lsls	r3, r3, #1
 8001cc0:	4413      	add	r3, r2
 8001cc2:	005b      	lsls	r3, r3, #1
 8001cc4:	3b3c      	subs	r3, #60	; 0x3c
 8001cc6:	221f      	movs	r2, #31
 8001cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001ccc:	43db      	mvns	r3, r3
 8001cce:	4019      	ands	r1, r3
 8001cd0:	683b      	ldr	r3, [r7, #0]
 8001cd2:	6818      	ldr	r0, [r3, #0]
 8001cd4:	683b      	ldr	r3, [r7, #0]
 8001cd6:	685a      	ldr	r2, [r3, #4]
 8001cd8:	4613      	mov	r3, r2
 8001cda:	005b      	lsls	r3, r3, #1
 8001cdc:	4413      	add	r3, r2
 8001cde:	005b      	lsls	r3, r3, #1
 8001ce0:	3b3c      	subs	r3, #60	; 0x3c
 8001ce2:	fa00 f203 	lsl.w	r2, r0, r3
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	430a      	orrs	r2, r1
 8001cec:	639a      	str	r2, [r3, #56]	; 0x38
 8001cee:	e01d      	b.n	8001d2c <HAL_ADC_ConfigChannel+0x144>
                 ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
    }
    /* For Rank 15 to 16U */
    else
    {   
      MODIFY_REG(hadc->Instance->SQR4                        ,
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 8001cf6:	683b      	ldr	r3, [r7, #0]
 8001cf8:	685a      	ldr	r2, [r3, #4]
 8001cfa:	4613      	mov	r3, r2
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	4413      	add	r3, r2
 8001d00:	005b      	lsls	r3, r3, #1
 8001d02:	3b5a      	subs	r3, #90	; 0x5a
 8001d04:	221f      	movs	r2, #31
 8001d06:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0a:	43db      	mvns	r3, r3
 8001d0c:	4019      	ands	r1, r3
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	6818      	ldr	r0, [r3, #0]
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	685a      	ldr	r2, [r3, #4]
 8001d16:	4613      	mov	r3, r2
 8001d18:	005b      	lsls	r3, r3, #1
 8001d1a:	4413      	add	r3, r2
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	3b5a      	subs	r3, #90	; 0x5a
 8001d20:	fa00 f203 	lsl.w	r2, r0, r3
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	430a      	orrs	r2, r1
 8001d2a:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel sampling time                                                 */
  /*  - Channel offset                                                        */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED(hadc) == RESET)
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	689b      	ldr	r3, [r3, #8]
 8001d32:	f003 030c 	and.w	r3, r3, #12
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	f040 80e5 	bne.w	8001f06 <HAL_ADC_ConfigChannel+0x31e>
  {
    /* Channel sampling time configuration */
    /* For channels 10 to 18U */
    if (sConfig->Channel >= ADC_CHANNEL_10)
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	2b09      	cmp	r3, #9
 8001d42:	d91c      	bls.n	8001d7e <HAL_ADC_ConfigChannel+0x196>
    {
      MODIFY_REG(hadc->Instance->SMPR2                             ,
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	6999      	ldr	r1, [r3, #24]
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	681a      	ldr	r2, [r3, #0]
 8001d4e:	4613      	mov	r3, r2
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	4413      	add	r3, r2
 8001d54:	3b1e      	subs	r3, #30
 8001d56:	2207      	movs	r2, #7
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	43db      	mvns	r3, r3
 8001d5e:	4019      	ands	r1, r3
 8001d60:	683b      	ldr	r3, [r7, #0]
 8001d62:	6898      	ldr	r0, [r3, #8]
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	681a      	ldr	r2, [r3, #0]
 8001d68:	4613      	mov	r3, r2
 8001d6a:	005b      	lsls	r3, r3, #1
 8001d6c:	4413      	add	r3, r2
 8001d6e:	3b1e      	subs	r3, #30
 8001d70:	fa00 f203 	lsl.w	r2, r0, r3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	619a      	str	r2, [r3, #24]
 8001d7c:	e019      	b.n	8001db2 <HAL_ADC_ConfigChannel+0x1ca>
                 ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel)      ,
                 ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
    }
    else /* For channels 1 to 9U */
    {
      MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	6959      	ldr	r1, [r3, #20]
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681a      	ldr	r2, [r3, #0]
 8001d88:	4613      	mov	r3, r2
 8001d8a:	005b      	lsls	r3, r3, #1
 8001d8c:	4413      	add	r3, r2
 8001d8e:	2207      	movs	r2, #7
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	43db      	mvns	r3, r3
 8001d96:	4019      	ands	r1, r3
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	6898      	ldr	r0, [r3, #8]
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681a      	ldr	r2, [r3, #0]
 8001da0:	4613      	mov	r3, r2
 8001da2:	005b      	lsls	r3, r3, #1
 8001da4:	4413      	add	r3, r2
 8001da6:	fa00 f203 	lsl.w	r2, r0, r3
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	430a      	orrs	r2, r1
 8001db0:	615a      	str	r2, [r3, #20]
    /* Configure the offset: offset enable/disable, channel, offset value */

    /* Shift the offset in function of the selected ADC resolution. */
    /* Offset has to be left-aligned on bit 11U, the LSB (right bits) are set  */
    /* to 0.                                                                  */
    tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, sConfig->Offset);
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	695a      	ldr	r2, [r3, #20]
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	08db      	lsrs	r3, r3, #3
 8001dbe:	f003 0303 	and.w	r3, r3, #3
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	663b      	str	r3, [r7, #96]	; 0x60
    
    /* Configure the selected offset register:                                */
    /* - Enable offset                                                        */
    /* - Set channel number                                                   */
    /* - Set offset value                                                     */
    switch (sConfig->OffsetNumber)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	691b      	ldr	r3, [r3, #16]
 8001dce:	3b01      	subs	r3, #1
 8001dd0:	2b03      	cmp	r3, #3
 8001dd2:	d84f      	bhi.n	8001e74 <HAL_ADC_ConfigChannel+0x28c>
 8001dd4:	a201      	add	r2, pc, #4	; (adr r2, 8001ddc <HAL_ADC_ConfigChannel+0x1f4>)
 8001dd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001dda:	bf00      	nop
 8001ddc:	08001ded 	.word	0x08001ded
 8001de0:	08001e0f 	.word	0x08001e0f
 8001de4:	08001e31 	.word	0x08001e31
 8001de8:	08001e53 	.word	0x08001e53
    {
    case ADC_OFFSET_1:
      /* Configure offset register 1U */
      MODIFY_REG(hadc->Instance->OFR1               ,
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001df2:	4b9a      	ldr	r3, [pc, #616]	; (800205c <HAL_ADC_ConfigChannel+0x474>)
 8001df4:	4013      	ands	r3, r2
 8001df6:	683a      	ldr	r2, [r7, #0]
 8001df8:	6812      	ldr	r2, [r2, #0]
 8001dfa:	0691      	lsls	r1, r2, #26
 8001dfc:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001dfe:	430a      	orrs	r2, r1
 8001e00:	431a      	orrs	r2, r3
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e0a:	661a      	str	r2, [r3, #96]	; 0x60
                 ADC_OFR1_OFFSET1_CH |
                 ADC_OFR1_OFFSET1                   ,
                 ADC_OFR1_OFFSET1_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e0c:	e07e      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_2:
      /* Configure offset register 2U */
      MODIFY_REG(hadc->Instance->OFR2               ,
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001e14:	4b91      	ldr	r3, [pc, #580]	; (800205c <HAL_ADC_ConfigChannel+0x474>)
 8001e16:	4013      	ands	r3, r2
 8001e18:	683a      	ldr	r2, [r7, #0]
 8001e1a:	6812      	ldr	r2, [r2, #0]
 8001e1c:	0691      	lsls	r1, r2, #26
 8001e1e:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e20:	430a      	orrs	r2, r1
 8001e22:	431a      	orrs	r2, r3
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e2c:	665a      	str	r2, [r3, #100]	; 0x64
                 ADC_OFR2_OFFSET2_CH |
                 ADC_OFR2_OFFSET2                   ,
                 ADC_OFR2_OFFSET2_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e2e:	e06d      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x324>
        
    case ADC_OFFSET_3:
      /* Configure offset register 3U */
      MODIFY_REG(hadc->Instance->OFR3               ,
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001e36:	4b89      	ldr	r3, [pc, #548]	; (800205c <HAL_ADC_ConfigChannel+0x474>)
 8001e38:	4013      	ands	r3, r2
 8001e3a:	683a      	ldr	r2, [r7, #0]
 8001e3c:	6812      	ldr	r2, [r2, #0]
 8001e3e:	0691      	lsls	r1, r2, #26
 8001e40:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e42:	430a      	orrs	r2, r1
 8001e44:	431a      	orrs	r2, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e4e:	669a      	str	r2, [r3, #104]	; 0x68
                 ADC_OFR3_OFFSET3_CH |
                 ADC_OFR3_OFFSET3                   ,
                 ADC_OFR3_OFFSET3_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e50:	e05c      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x324>
    
    case ADC_OFFSET_4:
      /* Configure offset register 4U */
      MODIFY_REG(hadc->Instance->OFR4               ,
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001e58:	4b80      	ldr	r3, [pc, #512]	; (800205c <HAL_ADC_ConfigChannel+0x474>)
 8001e5a:	4013      	ands	r3, r2
 8001e5c:	683a      	ldr	r2, [r7, #0]
 8001e5e:	6812      	ldr	r2, [r2, #0]
 8001e60:	0691      	lsls	r1, r2, #26
 8001e62:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8001e64:	430a      	orrs	r2, r1
 8001e66:	431a      	orrs	r2, r3
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8001e70:	66da      	str	r2, [r3, #108]	; 0x6c
                 ADC_OFR4_OFFSET4_CH |
                 ADC_OFR4_OFFSET4                   ,
                 ADC_OFR4_OFFSET4_EN               |
                 ADC_OFR_CHANNEL(sConfig->Channel) |
                 tmpOffsetShifted                    );
      break;
 8001e72:	e04b      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x324>
    
    /* Case ADC_OFFSET_NONE */
    default :
    /* Scan OFR1, OFR2, OFR3, OFR4 to check if the selected channel is        */
    /* enabled. If this is the case, offset OFRx is disabled.                 */
      if (((hadc->Instance->OFR1) & ADC_OFR1_OFFSET1_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	681b      	ldr	r3, [r3, #0]
 8001e78:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e7a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	069b      	lsls	r3, r3, #26
 8001e84:	429a      	cmp	r2, r3
 8001e86:	d107      	bne.n	8001e98 <HAL_ADC_ConfigChannel+0x2b0>
      {
        /* Disable offset OFR1*/
        CLEAR_BIT(hadc->Instance->OFR1, ADC_OFR1_OFFSET1_EN);
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	681b      	ldr	r3, [r3, #0]
 8001e92:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001e96:	661a      	str	r2, [r3, #96]	; 0x60
      }
      if (((hadc->Instance->OFR2) & ADC_OFR2_OFFSET2_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8001e9e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ea2:	683b      	ldr	r3, [r7, #0]
 8001ea4:	681b      	ldr	r3, [r3, #0]
 8001ea6:	069b      	lsls	r3, r3, #26
 8001ea8:	429a      	cmp	r2, r3
 8001eaa:	d107      	bne.n	8001ebc <HAL_ADC_ConfigChannel+0x2d4>
      {
        /* Disable offset OFR2*/
        CLEAR_BIT(hadc->Instance->OFR2, ADC_OFR2_OFFSET2_EN); 
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001eba:	665a      	str	r2, [r3, #100]	; 0x64
      }
      if (((hadc->Instance->OFR3) & ADC_OFR3_OFFSET3_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8001ec2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001ec6:	683b      	ldr	r3, [r7, #0]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	069b      	lsls	r3, r3, #26
 8001ecc:	429a      	cmp	r2, r3
 8001ece:	d107      	bne.n	8001ee0 <HAL_ADC_ConfigChannel+0x2f8>
      {
        /* Disable offset OFR3*/
        CLEAR_BIT(hadc->Instance->OFR3, ADC_OFR3_OFFSET3_EN);
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	6e9a      	ldr	r2, [r3, #104]	; 0x68
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001ede:	669a      	str	r2, [r3, #104]	; 0x68
      }
      if (((hadc->Instance->OFR4) & ADC_OFR4_OFFSET4_CH) == ADC_OFR_CHANNEL(sConfig->Channel))
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	681b      	ldr	r3, [r3, #0]
 8001ee4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8001ee6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8001eea:	683b      	ldr	r3, [r7, #0]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	069b      	lsls	r3, r3, #26
 8001ef0:	429a      	cmp	r2, r3
 8001ef2:	d10a      	bne.n	8001f0a <HAL_ADC_ConfigChannel+0x322>
      {
        /* Disable offset OFR4*/
        CLEAR_BIT(hadc->Instance->OFR4, ADC_OFR4_OFFSET4_EN);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	6eda      	ldr	r2, [r3, #108]	; 0x6c
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 8001f02:	66da      	str	r2, [r3, #108]	; 0x6c
      }
      break;
 8001f04:	e001      	b.n	8001f0a <HAL_ADC_ConfigChannel+0x322>
    }

  }
 8001f06:	bf00      	nop
 8001f08:	e000      	b.n	8001f0c <HAL_ADC_ConfigChannel+0x324>
      break;
 8001f0a:	bf00      	nop

  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated only when ADC is disabled:                */
  /*  - Single or differential mode                                           */
  /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	f003 0303 	and.w	r3, r3, #3
 8001f16:	2b01      	cmp	r3, #1
 8001f18:	d108      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x344>
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	681b      	ldr	r3, [r3, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f003 0301 	and.w	r3, r3, #1
 8001f24:	2b01      	cmp	r3, #1
 8001f26:	d101      	bne.n	8001f2c <HAL_ADC_ConfigChannel+0x344>
 8001f28:	2301      	movs	r3, #1
 8001f2a:	e000      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x346>
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	f040 8130 	bne.w	8002194 <HAL_ADC_ConfigChannel+0x5ac>
  {
    /* Configuration of differential mode */
    if (sConfig->SingleDiff != ADC_DIFFERENTIAL_ENDED)
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	2b01      	cmp	r3, #1
 8001f3a:	d00f      	beq.n	8001f5c <HAL_ADC_ConfigChannel+0x374>
    {
      /* Disable differential mode (default mode: single-ended) */
      CLEAR_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001f44:	683b      	ldr	r3, [r7, #0]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	2201      	movs	r2, #1
 8001f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f4e:	43da      	mvns	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	400a      	ands	r2, r1
 8001f56:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
 8001f5a:	e049      	b.n	8001ff0 <HAL_ADC_ConfigChannel+0x408>
    }
    else
    {
      /* Enable differential mode */
      SET_BIT(hadc->Instance->DIFSEL, ADC_DIFSEL_CHANNEL(sConfig->Channel));
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f8d3 10b0 	ldr.w	r1, [r3, #176]	; 0xb0
 8001f64:	683b      	ldr	r3, [r7, #0]
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	2201      	movs	r2, #1
 8001f6a:	409a      	lsls	r2, r3
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	430a      	orrs	r2, r1
 8001f72:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
      
      /* Channel sampling time configuration (channel ADC_INx +1              */
      /* corresponding to differential negative input).                       */
      /* For channels 10 to 18U */
      if (sConfig->Channel >= ADC_CHANNEL_10)
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	2b09      	cmp	r3, #9
 8001f7c:	d91c      	bls.n	8001fb8 <HAL_ADC_ConfigChannel+0x3d0>
      {
        MODIFY_REG(hadc->Instance->SMPR2,
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	6999      	ldr	r1, [r3, #24]
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	4613      	mov	r3, r2
 8001f8a:	005b      	lsls	r3, r3, #1
 8001f8c:	4413      	add	r3, r2
 8001f8e:	3b1b      	subs	r3, #27
 8001f90:	2207      	movs	r2, #7
 8001f92:	fa02 f303 	lsl.w	r3, r2, r3
 8001f96:	43db      	mvns	r3, r3
 8001f98:	4019      	ands	r1, r3
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	6898      	ldr	r0, [r3, #8]
 8001f9e:	683b      	ldr	r3, [r7, #0]
 8001fa0:	681a      	ldr	r2, [r3, #0]
 8001fa2:	4613      	mov	r3, r2
 8001fa4:	005b      	lsls	r3, r3, #1
 8001fa6:	4413      	add	r3, r2
 8001fa8:	3b1b      	subs	r3, #27
 8001faa:	fa00 f203 	lsl.w	r2, r0, r3
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	430a      	orrs	r2, r1
 8001fb4:	619a      	str	r2, [r3, #24]
 8001fb6:	e01b      	b.n	8001ff0 <HAL_ADC_ConfigChannel+0x408>
                   ADC_SMPR2(ADC_SMPR2_SMP10, sConfig->Channel +1U)      ,
                   ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel +1U) );
      }
      else /* For channels 1 to 9U */
      {
        MODIFY_REG(hadc->Instance->SMPR1,
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	6959      	ldr	r1, [r3, #20]
 8001fbe:	683b      	ldr	r3, [r7, #0]
 8001fc0:	681b      	ldr	r3, [r3, #0]
 8001fc2:	1c5a      	adds	r2, r3, #1
 8001fc4:	4613      	mov	r3, r2
 8001fc6:	005b      	lsls	r3, r3, #1
 8001fc8:	4413      	add	r3, r2
 8001fca:	2207      	movs	r2, #7
 8001fcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001fd0:	43db      	mvns	r3, r3
 8001fd2:	4019      	ands	r1, r3
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	6898      	ldr	r0, [r3, #8]
 8001fd8:	683b      	ldr	r3, [r7, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	1c5a      	adds	r2, r3, #1
 8001fde:	4613      	mov	r3, r2
 8001fe0:	005b      	lsls	r3, r3, #1
 8001fe2:	4413      	add	r3, r2
 8001fe4:	fa00 f203 	lsl.w	r2, r0, r3
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	430a      	orrs	r2, r1
 8001fee:	615a      	str	r2, [r3, #20]
       
    /* Configuration of common ADC parameters                                 */
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may be up to 4 ADC and 2 common   */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ff8:	d004      	beq.n	8002004 <HAL_ADC_ConfigChannel+0x41c>
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a18      	ldr	r2, [pc, #96]	; (8002060 <HAL_ADC_ConfigChannel+0x478>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d101      	bne.n	8002008 <HAL_ADC_ConfigChannel+0x420>
 8002004:	4b17      	ldr	r3, [pc, #92]	; (8002064 <HAL_ADC_ConfigChannel+0x47c>)
 8002006:	e000      	b.n	800200a <HAL_ADC_ConfigChannel+0x422>
 8002008:	4b17      	ldr	r3, [pc, #92]	; (8002068 <HAL_ADC_ConfigChannel+0x480>)
 800200a:	65fb      	str	r3, [r7, #92]	; 0x5c
  
    /* If the requested internal measurement path has already been enabled,   */
    /* bypass the configuration processing.                                   */
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800200c:	683b      	ldr	r3, [r7, #0]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	2b10      	cmp	r3, #16
 8002012:	d105      	bne.n	8002020 <HAL_ADC_ConfigChannel+0x438>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002014:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002016:	689b      	ldr	r3, [r3, #8]
 8002018:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
    if (( (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800201c:	2b00      	cmp	r3, #0
 800201e:	d015      	beq.n	800204c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002020:	683b      	ldr	r3, [r7, #0]
 8002022:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_TSEN))            ) ||
 8002024:	2b11      	cmp	r3, #17
 8002026:	d105      	bne.n	8002034 <HAL_ADC_ConfigChannel+0x44c>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002028:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800202a:	689b      	ldr	r3, [r3, #8]
 800202c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
        ( (sConfig->Channel == ADC_CHANNEL_VBAT)       &&
 8002030:	2b00      	cmp	r3, #0
 8002032:	d00b      	beq.n	800204c <HAL_ADC_ConfigChannel+0x464>
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002034:	683b      	ldr	r3, [r7, #0]
 8002036:	681b      	ldr	r3, [r3, #0]
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VBATEN))          ) ||
 8002038:	2b12      	cmp	r3, #18
 800203a:	f040 80ab 	bne.w	8002194 <HAL_ADC_ConfigChannel+0x5ac>
          (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_VREFEN)))
 800203e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002040:	689b      	ldr	r3, [r3, #8]
 8002042:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        ( (sConfig->Channel == ADC_CHANNEL_VREFINT)    &&
 8002046:	2b00      	cmp	r3, #0
 8002048:	f040 80a4 	bne.w	8002194 <HAL_ADC_ConfigChannel+0x5ac>
       )
    {
      /* Configuration of common ADC parameters (continuation)                */
      /* Set handle of the other ADC sharing the same common register         */
      ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002054:	d10a      	bne.n	800206c <HAL_ADC_ConfigChannel+0x484>
 8002056:	4b02      	ldr	r3, [pc, #8]	; (8002060 <HAL_ADC_ConfigChannel+0x478>)
 8002058:	60fb      	str	r3, [r7, #12]
 800205a:	e022      	b.n	80020a2 <HAL_ADC_ConfigChannel+0x4ba>
 800205c:	83fff000 	.word	0x83fff000
 8002060:	50000100 	.word	0x50000100
 8002064:	50000300 	.word	0x50000300
 8002068:	50000700 	.word	0x50000700
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a4e      	ldr	r2, [pc, #312]	; (80021ac <HAL_ADC_ConfigChannel+0x5c4>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d103      	bne.n	800207e <HAL_ADC_ConfigChannel+0x496>
 8002076:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800207a:	60fb      	str	r3, [r7, #12]
 800207c:	e011      	b.n	80020a2 <HAL_ADC_ConfigChannel+0x4ba>
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	4a4b      	ldr	r2, [pc, #300]	; (80021b0 <HAL_ADC_ConfigChannel+0x5c8>)
 8002084:	4293      	cmp	r3, r2
 8002086:	d102      	bne.n	800208e <HAL_ADC_ConfigChannel+0x4a6>
 8002088:	4b4a      	ldr	r3, [pc, #296]	; (80021b4 <HAL_ADC_ConfigChannel+0x5cc>)
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	e009      	b.n	80020a2 <HAL_ADC_ConfigChannel+0x4ba>
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a48      	ldr	r2, [pc, #288]	; (80021b4 <HAL_ADC_ConfigChannel+0x5cc>)
 8002094:	4293      	cmp	r3, r2
 8002096:	d102      	bne.n	800209e <HAL_ADC_ConfigChannel+0x4b6>
 8002098:	4b45      	ldr	r3, [pc, #276]	; (80021b0 <HAL_ADC_ConfigChannel+0x5c8>)
 800209a:	60fb      	str	r3, [r7, #12]
 800209c:	e001      	b.n	80020a2 <HAL_ADC_ConfigChannel+0x4ba>
 800209e:	2300      	movs	r3, #0
 80020a0:	60fb      	str	r3, [r7, #12]
      
      /* Software is allowed to change common parameters only when all ADCs   */
      /* of the common group are disabled.                                    */
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	689b      	ldr	r3, [r3, #8]
 80020a8:	f003 0303 	and.w	r3, r3, #3
 80020ac:	2b01      	cmp	r3, #1
 80020ae:	d108      	bne.n	80020c2 <HAL_ADC_ConfigChannel+0x4da>
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0301 	and.w	r3, r3, #1
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d101      	bne.n	80020c2 <HAL_ADC_ConfigChannel+0x4da>
 80020be:	2301      	movs	r3, #1
 80020c0:	e000      	b.n	80020c4 <HAL_ADC_ConfigChannel+0x4dc>
 80020c2:	2300      	movs	r3, #0
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d150      	bne.n	800216a <HAL_ADC_ConfigChannel+0x582>
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020c8:	68fb      	ldr	r3, [r7, #12]
      if ((ADC_IS_ENABLE(hadc) == RESET)                                    &&
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	d010      	beq.n	80020f0 <HAL_ADC_ConfigChannel+0x508>
            (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )   )
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	f003 0303 	and.w	r3, r3, #3
 80020d6:	2b01      	cmp	r3, #1
 80020d8:	d107      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x502>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f003 0301 	and.w	r3, r3, #1
 80020e2:	2b01      	cmp	r3, #1
 80020e4:	d101      	bne.n	80020ea <HAL_ADC_ConfigChannel+0x502>
 80020e6:	2301      	movs	r3, #1
 80020e8:	e000      	b.n	80020ec <HAL_ADC_ConfigChannel+0x504>
 80020ea:	2300      	movs	r3, #0
          ( (tmphadcSharingSameCommonRegister.Instance == NULL)         ||
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d13c      	bne.n	800216a <HAL_ADC_ConfigChannel+0x582>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path    */
        /* Note: Temp. sensor internal channels available on ADC1 only        */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	2b10      	cmp	r3, #16
 80020f6:	d11d      	bne.n	8002134 <HAL_ADC_ConfigChannel+0x54c>
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002100:	d118      	bne.n	8002134 <HAL_ADC_ConfigChannel+0x54c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_TSEN);
 8002102:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002104:	689b      	ldr	r3, [r3, #8]
 8002106:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800210a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800210c:	609a      	str	r2, [r3, #8]
          
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800210e:	4b2a      	ldr	r3, [pc, #168]	; (80021b8 <HAL_ADC_ConfigChannel+0x5d0>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a2a      	ldr	r2, [pc, #168]	; (80021bc <HAL_ADC_ConfigChannel+0x5d4>)
 8002114:	fba2 2303 	umull	r2, r3, r2, r3
 8002118:	0c9a      	lsrs	r2, r3, #18
 800211a:	4613      	mov	r3, r2
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	4413      	add	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002124:	e002      	b.n	800212c <HAL_ADC_ConfigChannel+0x544>
          {
            wait_loop_index--;
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	3b01      	subs	r3, #1
 800212a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d1f9      	bne.n	8002126 <HAL_ADC_ConfigChannel+0x53e>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002132:	e02e      	b.n	8002192 <HAL_ADC_ConfigChannel+0x5aa>
          }
        }
        /* If Channel_17 is selected, enable VBAT measurement path            */
        /* Note: VBAT internal channels available on ADC1 only                */
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && (hadc->Instance == ADC1))
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	2b11      	cmp	r3, #17
 800213a:	d10b      	bne.n	8002154 <HAL_ADC_ConfigChannel+0x56c>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002144:	d106      	bne.n	8002154 <HAL_ADC_ConfigChannel+0x56c>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VBATEN);
 8002146:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002148:	689b      	ldr	r3, [r3, #8]
 800214a:	f043 7280 	orr.w	r2, r3, #16777216	; 0x1000000
 800214e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002150:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002152:	e01e      	b.n	8002192 <HAL_ADC_ConfigChannel+0x5aa>
        }
        /* If Channel_18 is selected, enable VREFINT measurement path         */
        /* Note: VrefInt internal channels available on all ADCs, but only    */
        /*       one ADC is allowed to be connected to VrefInt at the same    */
        /*       time.                                                        */
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2b12      	cmp	r3, #18
 800215a:	d11a      	bne.n	8002192 <HAL_ADC_ConfigChannel+0x5aa>
        {
          SET_BIT(tmpADC_Common->CCR, ADC_CCR_VREFEN);
 800215c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800215e:	689b      	ldr	r3, [r3, #8]
 8002160:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8002164:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002166:	609a      	str	r2, [r3, #8]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002168:	e013      	b.n	8002192 <HAL_ADC_ConfigChannel+0x5aa>
      /* enabled and other ADC of the common group are enabled, internal      */
      /* measurement paths cannot be enabled.                                 */
      else  
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800216e:	f043 0220 	orr.w	r2, r3, #32
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	641a      	str	r2, [r3, #64]	; 0x40
        
        tmp_hal_status = HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 800217c:	e00a      	b.n	8002194 <HAL_ADC_ConfigChannel+0x5ac>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002182:	f043 0220 	orr.w	r2, r3, #32
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800218a:	2301      	movs	r3, #1
 800218c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
 8002190:	e000      	b.n	8002194 <HAL_ADC_ConfigChannel+0x5ac>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && (hadc->Instance == ADC1))
 8002192:	bf00      	nop
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800219c:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 80021a0:	4618      	mov	r0, r3
 80021a2:	376c      	adds	r7, #108	; 0x6c
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr
 80021ac:	50000100 	.word	0x50000100
 80021b0:	50000400 	.word	0x50000400
 80021b4:	50000500 	.word	0x50000500
 80021b8:	20000020 	.word	0x20000020
 80021bc:	431bde83 	.word	0x431bde83

080021c0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  hadc ADC handle
  * @param  multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 80021c0:	b480      	push	{r7}
 80021c2:	b099      	sub	sp, #100	; 0x64
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
 80021c8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021ca:	2300      	movs	r3, #0
 80021cc:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }
  
  /* Set handle of the other ADC sharing the same common register             */
  ADC_COMMON_ADC_OTHER(hadc, &tmphadcSharingSameCommonRegister);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80021d8:	d102      	bne.n	80021e0 <HAL_ADCEx_MultiModeConfigChannel+0x20>
 80021da:	4b6d      	ldr	r3, [pc, #436]	; (8002390 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80021dc:	60bb      	str	r3, [r7, #8]
 80021de:	e01a      	b.n	8002216 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a6a      	ldr	r2, [pc, #424]	; (8002390 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 80021e6:	4293      	cmp	r3, r2
 80021e8:	d103      	bne.n	80021f2 <HAL_ADCEx_MultiModeConfigChannel+0x32>
 80021ea:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	e011      	b.n	8002216 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4a67      	ldr	r2, [pc, #412]	; (8002394 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 80021f8:	4293      	cmp	r3, r2
 80021fa:	d102      	bne.n	8002202 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80021fc:	4b66      	ldr	r3, [pc, #408]	; (8002398 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 80021fe:	60bb      	str	r3, [r7, #8]
 8002200:	e009      	b.n	8002216 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	4a64      	ldr	r2, [pc, #400]	; (8002398 <HAL_ADCEx_MultiModeConfigChannel+0x1d8>)
 8002208:	4293      	cmp	r3, r2
 800220a:	d102      	bne.n	8002212 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 800220c:	4b61      	ldr	r3, [pc, #388]	; (8002394 <HAL_ADCEx_MultiModeConfigChannel+0x1d4>)
 800220e:	60bb      	str	r3, [r7, #8]
 8002210:	e001      	b.n	8002216 <HAL_ADCEx_MultiModeConfigChannel+0x56>
 8002212:	2300      	movs	r3, #0
 8002214:	60bb      	str	r3, [r7, #8]
  if (tmphadcSharingSameCommonRegister.Instance == NULL)
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	2b00      	cmp	r3, #0
 800221a:	d101      	bne.n	8002220 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Return function status */
    return HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	e0b0      	b.n	8002382 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002226:	2b01      	cmp	r3, #1
 8002228:	d101      	bne.n	800222e <HAL_ADCEx_MultiModeConfigChannel+0x6e>
 800222a:	2302      	movs	r3, #2
 800222c:	e0a9      	b.n	8002382 <HAL_ADCEx_MultiModeConfigChannel+0x1c2>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2201      	movs	r2, #1
 8002232:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  if ( (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET) 
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	689b      	ldr	r3, [r3, #8]
 800223c:	f003 0304 	and.w	r3, r3, #4
 8002240:	2b00      	cmp	r3, #0
 8002242:	f040 808d 	bne.w	8002360 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
    && (ADC_IS_CONVERSION_ONGOING_REGULAR(&tmphadcSharingSameCommonRegister) == RESET) )
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f003 0304 	and.w	r3, r3, #4
 800224e:	2b00      	cmp	r3, #0
 8002250:	f040 8086 	bne.w	8002360 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  {
    /* Pointer to the common control register to which is belonging hadc      */
    /* (Depending on STM32F3 product, there may have up to 4 ADC and 2 common */
    /* control registers)                                                     */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800225c:	d004      	beq.n	8002268 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	4a4b      	ldr	r2, [pc, #300]	; (8002390 <HAL_ADCEx_MultiModeConfigChannel+0x1d0>)
 8002264:	4293      	cmp	r3, r2
 8002266:	d101      	bne.n	800226c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8002268:	4b4c      	ldr	r3, [pc, #304]	; (800239c <HAL_ADCEx_MultiModeConfigChannel+0x1dc>)
 800226a:	e000      	b.n	800226e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800226c:	4b4c      	ldr	r3, [pc, #304]	; (80023a0 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>)
 800226e:	65bb      	str	r3, [r7, #88]	; 0x58
    
    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	2b00      	cmp	r3, #0
 8002276:	d040      	beq.n	80022fa <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    {
      /* Configuration of ADC common group ADC1&ADC2, ADC3&ADC4 if available    */
      /* (ADC2, ADC3, ADC4 availability depends on STM32 product)               */
      /*  - DMA access mode                                                     */
      MODIFY_REG(tmpADC_Common->CCR                                          ,
 8002278:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800227a:	689b      	ldr	r3, [r3, #8]
 800227c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002280:	683b      	ldr	r3, [r7, #0]
 8002282:	6859      	ldr	r1, [r3, #4]
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800228a:	035b      	lsls	r3, r3, #13
 800228c:	430b      	orrs	r3, r1
 800228e:	431a      	orrs	r2, r3
 8002290:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002292:	609a      	str	r2, [r3, #8]
      /*       parameters, their setting is bypassed without error reporting    */
      /*       (as it can be the expected behaviour in case of intended action  */
      /*       to update parameter above (which fulfills the ADC state          */
      /*       condition: no conversion on going on group regular)              */
      /*       on the fly).                                                     */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 0303 	and.w	r3, r3, #3
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d108      	bne.n	80022b4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0301 	and.w	r3, r3, #1
 80022ac:	2b01      	cmp	r3, #1
 80022ae:	d101      	bne.n	80022b4 <HAL_ADCEx_MultiModeConfigChannel+0xf4>
 80022b0:	2301      	movs	r3, #1
 80022b2:	e000      	b.n	80022b6 <HAL_ADCEx_MultiModeConfigChannel+0xf6>
 80022b4:	2300      	movs	r3, #0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d15c      	bne.n	8002374 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 80022ba:	68bb      	ldr	r3, [r7, #8]
 80022bc:	689b      	ldr	r3, [r3, #8]
 80022be:	f003 0303 	and.w	r3, r3, #3
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d107      	bne.n	80022d6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80022c6:	68bb      	ldr	r3, [r7, #8]
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f003 0301 	and.w	r3, r3, #1
 80022ce:	2b01      	cmp	r3, #1
 80022d0:	d101      	bne.n	80022d6 <HAL_ADCEx_MultiModeConfigChannel+0x116>
 80022d2:	2301      	movs	r3, #1
 80022d4:	e000      	b.n	80022d8 <HAL_ADCEx_MultiModeConfigChannel+0x118>
 80022d6:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d14b      	bne.n	8002374 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        MODIFY_REG(tmpADC_Common->CCR                                          ,
 80022dc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022de:	689b      	ldr	r3, [r3, #8]
 80022e0:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80022e4:	f023 030f 	bic.w	r3, r3, #15
 80022e8:	683a      	ldr	r2, [r7, #0]
 80022ea:	6811      	ldr	r1, [r2, #0]
 80022ec:	683a      	ldr	r2, [r7, #0]
 80022ee:	6892      	ldr	r2, [r2, #8]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	431a      	orrs	r2, r3
 80022f4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022f6:	609a      	str	r2, [r3, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 80022f8:	e03c      	b.n	8002374 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
                   multimode->TwoSamplingDelay                                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80022fa:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80022fc:	689b      	ldr	r3, [r3, #8]
 80022fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002302:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002304:	609a      	str	r2, [r3, #8]
      
      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	689b      	ldr	r3, [r3, #8]
 800230c:	f003 0303 	and.w	r3, r3, #3
 8002310:	2b01      	cmp	r3, #1
 8002312:	d108      	bne.n	8002326 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0301 	and.w	r3, r3, #1
 800231e:	2b01      	cmp	r3, #1
 8002320:	d101      	bne.n	8002326 <HAL_ADCEx_MultiModeConfigChannel+0x166>
 8002322:	2301      	movs	r3, #1
 8002324:	e000      	b.n	8002328 <HAL_ADCEx_MultiModeConfigChannel+0x168>
 8002326:	2300      	movs	r3, #0
 8002328:	2b00      	cmp	r3, #0
 800232a:	d123      	bne.n	8002374 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
          (ADC_IS_ENABLE(&tmphadcSharingSameCommonRegister) == RESET)   )
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	f003 0303 	and.w	r3, r3, #3
 8002334:	2b01      	cmp	r3, #1
 8002336:	d107      	bne.n	8002348 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f003 0301 	and.w	r3, r3, #1
 8002340:	2b01      	cmp	r3, #1
 8002342:	d101      	bne.n	8002348 <HAL_ADCEx_MultiModeConfigChannel+0x188>
 8002344:	2301      	movs	r3, #1
 8002346:	e000      	b.n	800234a <HAL_ADCEx_MultiModeConfigChannel+0x18a>
 8002348:	2300      	movs	r3, #0
      if ((ADC_IS_ENABLE(hadc) == RESET)                              &&
 800234a:	2b00      	cmp	r3, #0
 800234c:	d112      	bne.n	8002374 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MULTI | ADC_CCR_DELAY);
 800234e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002350:	689b      	ldr	r3, [r3, #8]
 8002352:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002356:	f023 030f 	bic.w	r3, r3, #15
 800235a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800235c:	6093      	str	r3, [r2, #8]
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 800235e:	e009      	b.n	8002374 <HAL_ADCEx_MultiModeConfigChannel+0x1b4>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002364:	f043 0220 	orr.w	r2, r3, #32
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	641a      	str	r2, [r3, #64]	; 0x40
    
    tmp_hal_status = HAL_ERROR;
 800236c:	2301      	movs	r3, #1
 800236e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8002372:	e000      	b.n	8002376 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
    if(multimode->Mode != ADC_MODE_INDEPENDENT)
 8002374:	bf00      	nop
  }
    
    
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	2200      	movs	r2, #0
 800237a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return tmp_hal_status;
 800237e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
} 
 8002382:	4618      	mov	r0, r3
 8002384:	3764      	adds	r7, #100	; 0x64
 8002386:	46bd      	mov	sp, r7
 8002388:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238c:	4770      	bx	lr
 800238e:	bf00      	nop
 8002390:	50000100 	.word	0x50000100
 8002394:	50000400 	.word	0x50000400
 8002398:	50000500 	.word	0x50000500
 800239c:	50000300 	.word	0x50000300
 80023a0:	50000700 	.word	0x50000700

080023a4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023b0:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d126      	bne.n	800240c <ADC_DMAConvCplt+0x68>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80023be:	68fb      	ldr	r3, [r7, #12]
 80023c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023c2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	641a      	str	r2, [r3, #64]	; 0x40
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F3 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	68db      	ldr	r3, [r3, #12]
 80023d0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80023d4:	2b00      	cmp	r3, #0
 80023d6:	d115      	bne.n	8002404 <ADC_DMAConvCplt+0x60>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	7e5b      	ldrb	r3, [r3, #25]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d111      	bne.n	8002404 <ADC_DMAConvCplt+0x60>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e4:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	d105      	bne.n	8002404 <ADC_DMAConvCplt+0x60>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023fc:	f043 0201 	orr.w	r2, r3, #1
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002404:	68f8      	ldr	r0, [r7, #12]
 8002406:	f7fe fdc5 	bl	8000f94 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 800240a:	e004      	b.n	8002416 <ADC_DMAConvCplt+0x72>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002410:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002412:	6878      	ldr	r0, [r7, #4]
 8002414:	4798      	blx	r3
}
 8002416:	bf00      	nop
 8002418:	3710      	adds	r7, #16
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b084      	sub	sp, #16
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242a:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800242c:	68f8      	ldr	r0, [r7, #12]
 800242e:	f7ff f8b1 	bl	8001594 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */ 
}
 8002432:	bf00      	nop
 8002434:	3710      	adds	r7, #16
 8002436:	46bd      	mov	sp, r7
 8002438:	bd80      	pop	{r7, pc}

0800243a <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 800243a:	b580      	push	{r7, lr}
 800243c:	b084      	sub	sp, #16
 800243e:	af00      	add	r7, sp, #0
 8002440:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002446:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800244c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	641a      	str	r2, [r3, #64]	; 0x40
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002454:	68fb      	ldr	r3, [r7, #12]
 8002456:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002458:	f043 0204 	orr.w	r2, r3, #4
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	645a      	str	r2, [r3, #68]	; 0x44
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8002460:	68f8      	ldr	r0, [r7, #12]
 8002462:	f7ff f8a1 	bl	80015a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002466:	bf00      	nop
 8002468:	3710      	adds	r7, #16
 800246a:	46bd      	mov	sp, r7
 800246c:	bd80      	pop	{r7, pc}
	...

08002470 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002470:	b580      	push	{r7, lr}
 8002472:	b084      	sub	sp, #16
 8002474:	af00      	add	r7, sp, #0
 8002476:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	60fb      	str	r3, [r7, #12]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	689b      	ldr	r3, [r3, #8]
 8002482:	f003 0303 	and.w	r3, r3, #3
 8002486:	2b01      	cmp	r3, #1
 8002488:	d108      	bne.n	800249c <ADC_Enable+0x2c>
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f003 0301 	and.w	r3, r3, #1
 8002494:	2b01      	cmp	r3, #1
 8002496:	d101      	bne.n	800249c <ADC_Enable+0x2c>
 8002498:	2301      	movs	r3, #1
 800249a:	e000      	b.n	800249e <ADC_Enable+0x2e>
 800249c:	2300      	movs	r3, #0
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d143      	bne.n	800252a <ADC_Enable+0xba>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if (ADC_ENABLING_CONDITIONS(hadc) == RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	689a      	ldr	r2, [r3, #8]
 80024a8:	4b22      	ldr	r3, [pc, #136]	; (8002534 <ADC_Enable+0xc4>)
 80024aa:	4013      	ands	r3, r2
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d00d      	beq.n	80024cc <ADC_Enable+0x5c>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024b4:	f043 0210 	orr.w	r2, r3, #16
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	641a      	str	r2, [r3, #64]	; 0x40
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c0:	f043 0201 	orr.w	r2, r3, #1
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	645a      	str	r2, [r3, #68]	; 0x44
      
      return HAL_ERROR;
 80024c8:	2301      	movs	r3, #1
 80024ca:	e02f      	b.n	800252c <ADC_Enable+0xbc>
    }
    
    /* Enable the ADC peripheral */
    __HAL_ADC_ENABLE(hadc);
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	689a      	ldr	r2, [r3, #8]
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f042 0201 	orr.w	r2, r2, #1
 80024da:	609a      	str	r2, [r3, #8]
    
    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();  
 80024dc:	f7ff f82a 	bl	8001534 <HAL_GetTick>
 80024e0:	60f8      	str	r0, [r7, #12]
    
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80024e2:	e01b      	b.n	800251c <ADC_Enable+0xac>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024e4:	f7ff f826 	bl	8001534 <HAL_GetTick>
 80024e8:	4602      	mov	r2, r0
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	1ad3      	subs	r3, r2, r3
 80024ee:	2b02      	cmp	r3, #2
 80024f0:	d914      	bls.n	800251c <ADC_Enable+0xac>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	f003 0301 	and.w	r3, r3, #1
 80024fc:	2b01      	cmp	r3, #1
 80024fe:	d00d      	beq.n	800251c <ADC_Enable+0xac>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002504:	f043 0210 	orr.w	r2, r3, #16
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002510:	f043 0201 	orr.w	r2, r3, #1
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e007      	b.n	800252c <ADC_Enable+0xbc>
    while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == RESET)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0301 	and.w	r3, r3, #1
 8002526:	2b01      	cmp	r3, #1
 8002528:	d1dc      	bne.n	80024e4 <ADC_Enable+0x74>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	3710      	adds	r7, #16
 8002530:	46bd      	mov	sp, r7
 8002532:	bd80      	pop	{r7, pc}
 8002534:	8000003f 	.word	0x8000003f

08002538 <ADC_Disable>:
  *         stopped.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
static HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef* hadc)
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002540:	2300      	movs	r3, #0
 8002542:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /* disabled.                                                                */
  if (ADC_IS_ENABLE(hadc) != RESET )
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	689b      	ldr	r3, [r3, #8]
 800254a:	f003 0303 	and.w	r3, r3, #3
 800254e:	2b01      	cmp	r3, #1
 8002550:	d108      	bne.n	8002564 <ADC_Disable+0x2c>
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	681b      	ldr	r3, [r3, #0]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f003 0301 	and.w	r3, r3, #1
 800255c:	2b01      	cmp	r3, #1
 800255e:	d101      	bne.n	8002564 <ADC_Disable+0x2c>
 8002560:	2301      	movs	r3, #1
 8002562:	e000      	b.n	8002566 <ADC_Disable+0x2e>
 8002564:	2300      	movs	r3, #0
 8002566:	2b00      	cmp	r3, #0
 8002568:	d047      	beq.n	80025fa <ADC_Disable+0xc2>
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if (ADC_DISABLING_CONDITIONS(hadc) != RESET)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	f003 030d 	and.w	r3, r3, #13
 8002574:	2b01      	cmp	r3, #1
 8002576:	d10f      	bne.n	8002598 <ADC_Disable+0x60>
    {
      /* Disable the ADC peripheral */
      __HAL_ADC_DISABLE(hadc);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	689a      	ldr	r2, [r3, #8]
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	f042 0202 	orr.w	r2, r2, #2
 8002586:	609a      	str	r2, [r3, #8]
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	2203      	movs	r2, #3
 800258e:	601a      	str	r2, [r3, #0]
      
      return HAL_ERROR;
    }
     
    /* Wait for ADC effectively disabled */
    tickstart = HAL_GetTick();
 8002590:	f7fe ffd0 	bl	8001534 <HAL_GetTick>
 8002594:	60f8      	str	r0, [r7, #12]
    
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 8002596:	e029      	b.n	80025ec <ADC_Disable+0xb4>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800259c:	f043 0210 	orr.w	r2, r3, #16
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	641a      	str	r2, [r3, #64]	; 0x40
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025a8:	f043 0201 	orr.w	r2, r3, #1
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	645a      	str	r2, [r3, #68]	; 0x44
      return HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	e023      	b.n	80025fc <ADC_Disable+0xc4>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80025b4:	f7fe ffbe 	bl	8001534 <HAL_GetTick>
 80025b8:	4602      	mov	r2, r0
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	1ad3      	subs	r3, r2, r3
 80025be:	2b02      	cmp	r3, #2
 80025c0:	d914      	bls.n	80025ec <ADC_Disable+0xb4>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689b      	ldr	r3, [r3, #8]
 80025c8:	f003 0301 	and.w	r3, r3, #1
 80025cc:	2b01      	cmp	r3, #1
 80025ce:	d10d      	bne.n	80025ec <ADC_Disable+0xb4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025d4:	f043 0210 	orr.w	r2, r3, #16
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	641a      	str	r2, [r3, #64]	; 0x40

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025e0:	f043 0201 	orr.w	r2, r3, #1
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	645a      	str	r2, [r3, #68]	; 0x44

          return HAL_ERROR;
 80025e8:	2301      	movs	r3, #1
 80025ea:	e007      	b.n	80025fc <ADC_Disable+0xc4>
    while(HAL_IS_BIT_SET(hadc->Instance->CR, ADC_CR_ADEN))
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	689b      	ldr	r3, [r3, #8]
 80025f2:	f003 0301 	and.w	r3, r3, #1
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d0dc      	beq.n	80025b4 <ADC_Disable+0x7c>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}

08002604 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002604:	b480      	push	{r7}
 8002606:	b085      	sub	sp, #20
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f003 0307 	and.w	r3, r3, #7
 8002612:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002614:	4b0c      	ldr	r3, [pc, #48]	; (8002648 <__NVIC_SetPriorityGrouping+0x44>)
 8002616:	68db      	ldr	r3, [r3, #12]
 8002618:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800261a:	68ba      	ldr	r2, [r7, #8]
 800261c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002620:	4013      	ands	r3, r2
 8002622:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800262c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002630:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002634:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002636:	4a04      	ldr	r2, [pc, #16]	; (8002648 <__NVIC_SetPriorityGrouping+0x44>)
 8002638:	68bb      	ldr	r3, [r7, #8]
 800263a:	60d3      	str	r3, [r2, #12]
}
 800263c:	bf00      	nop
 800263e:	3714      	adds	r7, #20
 8002640:	46bd      	mov	sp, r7
 8002642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002646:	4770      	bx	lr
 8002648:	e000ed00 	.word	0xe000ed00

0800264c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800264c:	b480      	push	{r7}
 800264e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002650:	4b04      	ldr	r3, [pc, #16]	; (8002664 <__NVIC_GetPriorityGrouping+0x18>)
 8002652:	68db      	ldr	r3, [r3, #12]
 8002654:	0a1b      	lsrs	r3, r3, #8
 8002656:	f003 0307 	and.w	r3, r3, #7
}
 800265a:	4618      	mov	r0, r3
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	e000ed00 	.word	0xe000ed00

08002668 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002668:	b480      	push	{r7}
 800266a:	b083      	sub	sp, #12
 800266c:	af00      	add	r7, sp, #0
 800266e:	4603      	mov	r3, r0
 8002670:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002672:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002676:	2b00      	cmp	r3, #0
 8002678:	db0b      	blt.n	8002692 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800267a:	79fb      	ldrb	r3, [r7, #7]
 800267c:	f003 021f 	and.w	r2, r3, #31
 8002680:	4907      	ldr	r1, [pc, #28]	; (80026a0 <__NVIC_EnableIRQ+0x38>)
 8002682:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002686:	095b      	lsrs	r3, r3, #5
 8002688:	2001      	movs	r0, #1
 800268a:	fa00 f202 	lsl.w	r2, r0, r2
 800268e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002692:	bf00      	nop
 8002694:	370c      	adds	r7, #12
 8002696:	46bd      	mov	sp, r7
 8002698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269c:	4770      	bx	lr
 800269e:	bf00      	nop
 80026a0:	e000e100 	.word	0xe000e100

080026a4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80026a4:	b480      	push	{r7}
 80026a6:	b083      	sub	sp, #12
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	4603      	mov	r3, r0
 80026ac:	6039      	str	r1, [r7, #0]
 80026ae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80026b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	db0a      	blt.n	80026ce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	b2da      	uxtb	r2, r3
 80026bc:	490c      	ldr	r1, [pc, #48]	; (80026f0 <__NVIC_SetPriority+0x4c>)
 80026be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026c2:	0112      	lsls	r2, r2, #4
 80026c4:	b2d2      	uxtb	r2, r2
 80026c6:	440b      	add	r3, r1
 80026c8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026cc:	e00a      	b.n	80026e4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026ce:	683b      	ldr	r3, [r7, #0]
 80026d0:	b2da      	uxtb	r2, r3
 80026d2:	4908      	ldr	r1, [pc, #32]	; (80026f4 <__NVIC_SetPriority+0x50>)
 80026d4:	79fb      	ldrb	r3, [r7, #7]
 80026d6:	f003 030f 	and.w	r3, r3, #15
 80026da:	3b04      	subs	r3, #4
 80026dc:	0112      	lsls	r2, r2, #4
 80026de:	b2d2      	uxtb	r2, r2
 80026e0:	440b      	add	r3, r1
 80026e2:	761a      	strb	r2, [r3, #24]
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	e000e100 	.word	0xe000e100
 80026f4:	e000ed00 	.word	0xe000ed00

080026f8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026f8:	b480      	push	{r7}
 80026fa:	b089      	sub	sp, #36	; 0x24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	f003 0307 	and.w	r3, r3, #7
 800270a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800270c:	69fb      	ldr	r3, [r7, #28]
 800270e:	f1c3 0307 	rsb	r3, r3, #7
 8002712:	2b04      	cmp	r3, #4
 8002714:	bf28      	it	cs
 8002716:	2304      	movcs	r3, #4
 8002718:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	3304      	adds	r3, #4
 800271e:	2b06      	cmp	r3, #6
 8002720:	d902      	bls.n	8002728 <NVIC_EncodePriority+0x30>
 8002722:	69fb      	ldr	r3, [r7, #28]
 8002724:	3b03      	subs	r3, #3
 8002726:	e000      	b.n	800272a <NVIC_EncodePriority+0x32>
 8002728:	2300      	movs	r3, #0
 800272a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800272c:	f04f 32ff 	mov.w	r2, #4294967295
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	fa02 f303 	lsl.w	r3, r2, r3
 8002736:	43da      	mvns	r2, r3
 8002738:	68bb      	ldr	r3, [r7, #8]
 800273a:	401a      	ands	r2, r3
 800273c:	697b      	ldr	r3, [r7, #20]
 800273e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002740:	f04f 31ff 	mov.w	r1, #4294967295
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	fa01 f303 	lsl.w	r3, r1, r3
 800274a:	43d9      	mvns	r1, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002750:	4313      	orrs	r3, r2
         );
}
 8002752:	4618      	mov	r0, r3
 8002754:	3724      	adds	r7, #36	; 0x24
 8002756:	46bd      	mov	sp, r7
 8002758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275c:	4770      	bx	lr
	...

08002760 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	3b01      	subs	r3, #1
 800276c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002770:	d301      	bcc.n	8002776 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002772:	2301      	movs	r3, #1
 8002774:	e00f      	b.n	8002796 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002776:	4a0a      	ldr	r2, [pc, #40]	; (80027a0 <SysTick_Config+0x40>)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	3b01      	subs	r3, #1
 800277c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800277e:	210f      	movs	r1, #15
 8002780:	f04f 30ff 	mov.w	r0, #4294967295
 8002784:	f7ff ff8e 	bl	80026a4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002788:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <SysTick_Config+0x40>)
 800278a:	2200      	movs	r2, #0
 800278c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800278e:	4b04      	ldr	r3, [pc, #16]	; (80027a0 <SysTick_Config+0x40>)
 8002790:	2207      	movs	r2, #7
 8002792:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002794:	2300      	movs	r3, #0
}
 8002796:	4618      	mov	r0, r3
 8002798:	3708      	adds	r7, #8
 800279a:	46bd      	mov	sp, r7
 800279c:	bd80      	pop	{r7, pc}
 800279e:	bf00      	nop
 80027a0:	e000e010 	.word	0xe000e010

080027a4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f7ff ff29 	bl	8002604 <__NVIC_SetPriorityGrouping>
}
 80027b2:	bf00      	nop
 80027b4:	3708      	adds	r7, #8
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}

080027ba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80027ba:	b580      	push	{r7, lr}
 80027bc:	b086      	sub	sp, #24
 80027be:	af00      	add	r7, sp, #0
 80027c0:	4603      	mov	r3, r0
 80027c2:	60b9      	str	r1, [r7, #8]
 80027c4:	607a      	str	r2, [r7, #4]
 80027c6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80027c8:	2300      	movs	r3, #0
 80027ca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027cc:	f7ff ff3e 	bl	800264c <__NVIC_GetPriorityGrouping>
 80027d0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027d2:	687a      	ldr	r2, [r7, #4]
 80027d4:	68b9      	ldr	r1, [r7, #8]
 80027d6:	6978      	ldr	r0, [r7, #20]
 80027d8:	f7ff ff8e 	bl	80026f8 <NVIC_EncodePriority>
 80027dc:	4602      	mov	r2, r0
 80027de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027e2:	4611      	mov	r1, r2
 80027e4:	4618      	mov	r0, r3
 80027e6:	f7ff ff5d 	bl	80026a4 <__NVIC_SetPriority>
}
 80027ea:	bf00      	nop
 80027ec:	3718      	adds	r7, #24
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bd80      	pop	{r7, pc}

080027f2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027f2:	b580      	push	{r7, lr}
 80027f4:	b082      	sub	sp, #8
 80027f6:	af00      	add	r7, sp, #0
 80027f8:	4603      	mov	r3, r0
 80027fa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002800:	4618      	mov	r0, r3
 8002802:	f7ff ff31 	bl	8002668 <__NVIC_EnableIRQ>
}
 8002806:	bf00      	nop
 8002808:	3708      	adds	r7, #8
 800280a:	46bd      	mov	sp, r7
 800280c:	bd80      	pop	{r7, pc}

0800280e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800280e:	b580      	push	{r7, lr}
 8002810:	b082      	sub	sp, #8
 8002812:	af00      	add	r7, sp, #0
 8002814:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002816:	6878      	ldr	r0, [r7, #4]
 8002818:	f7ff ffa2 	bl	8002760 <SysTick_Config>
 800281c:	4603      	mov	r3, r0
}
 800281e:	4618      	mov	r0, r3
 8002820:	3708      	adds	r7, #8
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}

08002826 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8002826:	b580      	push	{r7, lr}
 8002828:	b084      	sub	sp, #16
 800282a:	af00      	add	r7, sp, #0
 800282c:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800282e:	2300      	movs	r3, #0
 8002830:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d101      	bne.n	800283c <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002838:	2301      	movs	r3, #1
 800283a:	e037      	b.n	80028ac <HAL_DMA_Init+0x86>
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	2202      	movs	r2, #2
 8002840:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8002852:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8002856:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002860:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	68db      	ldr	r3, [r3, #12]
 8002866:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800286c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	695b      	ldr	r3, [r3, #20]
 8002872:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002878:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002880:	68fa      	ldr	r2, [r7, #12]
 8002882:	4313      	orrs	r3, r2
 8002884:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	68fa      	ldr	r2, [r7, #12]
 800288c:	601a      	str	r2, [r3, #0]
  
  /* Initialize DmaBaseAddress and ChannelIndex parameters used 
     by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  DMA_CalcBaseAndBitshift(hdma);
 800288e:	6878      	ldr	r0, [r7, #4]
 8002890:	f000 f9b8 	bl	8002c04 <DMA_CalcBaseAndBitshift>
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	2200      	movs	r2, #0
 8002898:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2201      	movs	r2, #1
 800289e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	2200      	movs	r2, #0
 80028a6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80028aa:	2300      	movs	r3, #0
}  
 80028ac:	4618      	mov	r0, r3
 80028ae:	3710      	adds	r7, #16
 80028b0:	46bd      	mov	sp, r7
 80028b2:	bd80      	pop	{r7, pc}

080028b4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b086      	sub	sp, #24
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	60f8      	str	r0, [r7, #12]
 80028bc:	60b9      	str	r1, [r7, #8]
 80028be:	607a      	str	r2, [r7, #4]
 80028c0:	603b      	str	r3, [r7, #0]
	HAL_StatusTypeDef status = HAL_OK;
 80028c2:	2300      	movs	r3, #0
 80028c4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Process locked */
  __HAL_LOCK(hdma);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80028cc:	2b01      	cmp	r3, #1
 80028ce:	d101      	bne.n	80028d4 <HAL_DMA_Start_IT+0x20>
 80028d0:	2302      	movs	r3, #2
 80028d2:	e04a      	b.n	800296a <HAL_DMA_Start_IT+0xb6>
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2201      	movs	r2, #1
 80028d8:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80028e2:	2b01      	cmp	r3, #1
 80028e4:	d13a      	bne.n	800295c <HAL_DMA_Start_IT+0xa8>
  {
  	/* Change DMA peripheral state */  
  	hdma->State = HAL_DMA_STATE_BUSY;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2202      	movs	r2, #2
 80028ea:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	
  	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	639a      	str	r2, [r3, #56]	; 0x38
  	
  	/* Disable the peripheral */
  	hdma->Instance->CCR &= ~DMA_CCR_EN;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f022 0201 	bic.w	r2, r2, #1
 8002902:	601a      	str	r2, [r3, #0]
  	
  	/* Configure the source, destination address and the data length */  
  	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	687a      	ldr	r2, [r7, #4]
 8002908:	68b9      	ldr	r1, [r7, #8]
 800290a:	68f8      	ldr	r0, [r7, #12]
 800290c:	f000 f94b 	bl	8002ba6 <DMA_SetConfig>
  	
  	/* Enable the transfer complete, & transfer error interrupts */
  	/* Half transfer interrupt is optional: enable it only if associated callback is available */
    if(NULL != hdma->XferHalfCpltCallback )
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002914:	2b00      	cmp	r3, #0
 8002916:	d008      	beq.n	800292a <HAL_DMA_Start_IT+0x76>
    {
      hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002918:	68fb      	ldr	r3, [r7, #12]
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	681a      	ldr	r2, [r3, #0]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f042 020e 	orr.w	r2, r2, #14
 8002926:	601a      	str	r2, [r3, #0]
 8002928:	e00f      	b.n	800294a <HAL_DMA_Start_IT+0x96>
    }
  	else
  	{
  		hdma->Instance->CCR |= (DMA_IT_TC | DMA_IT_TE);
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	681a      	ldr	r2, [r3, #0]
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	f042 020a 	orr.w	r2, r2, #10
 8002938:	601a      	str	r2, [r3, #0]
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 800293a:	68fb      	ldr	r3, [r7, #12]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	681a      	ldr	r2, [r3, #0]
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	f022 0204 	bic.w	r2, r2, #4
 8002948:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Enable the Peripheral */
  	hdma->Instance->CCR |= DMA_CCR_EN;
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	681a      	ldr	r2, [r3, #0]
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f042 0201 	orr.w	r2, r2, #1
 8002958:	601a      	str	r2, [r3, #0]
 800295a:	e005      	b.n	8002968 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {
  	/* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	2200      	movs	r2, #0
 8002960:	f883 2020 	strb.w	r2, [r3, #32]
  
    /* Remain BUSY */
    status = HAL_BUSY;
 8002964:	2302      	movs	r3, #2
 8002966:	75fb      	strb	r3, [r7, #23]
  }     
  
  return status;    
 8002968:	7dfb      	ldrb	r3, [r7, #23]
} 
 800296a:	4618      	mov	r0, r3
 800296c:	3718      	adds	r7, #24
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}

08002972 <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002972:	b480      	push	{r7}
 8002974:	b083      	sub	sp, #12
 8002976:	af00      	add	r7, sp, #0
 8002978:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002980:	2b02      	cmp	r3, #2
 8002982:	d008      	beq.n	8002996 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	2204      	movs	r2, #4
 8002988:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	2200      	movs	r2, #0
 800298e:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002992:	2301      	movs	r3, #1
 8002994:	e020      	b.n	80029d8 <HAL_DMA_Abort+0x66>
  }
  else
  {
    /* Disable DMA IT */
     hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	681a      	ldr	r2, [r3, #0]
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	f022 020e 	bic.w	r2, r2, #14
 80029a4:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f022 0201 	bic.w	r2, r2, #1
 80029b4:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80029be:	2101      	movs	r1, #1
 80029c0:	fa01 f202 	lsl.w	r2, r1, r2
 80029c4:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY; 
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	2201      	movs	r2, #1
 80029ca:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	2200      	movs	r2, #0
 80029d2:	f883 2020 	strb.w	r2, [r3, #32]
  
  return HAL_OK;
 80029d6:	2300      	movs	r3, #0
}
 80029d8:	4618      	mov	r0, r3
 80029da:	370c      	adds	r7, #12
 80029dc:	46bd      	mov	sp, r7
 80029de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e2:	4770      	bx	lr

080029e4 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 80029e4:	b580      	push	{r7, lr}
 80029e6:	b084      	sub	sp, #16
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80029ec:	2300      	movs	r3, #0
 80029ee:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d005      	beq.n	8002a06 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	2204      	movs	r2, #4
 80029fe:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002a00:	2301      	movs	r3, #1
 8002a02:	73fb      	strb	r3, [r7, #15]
 8002a04:	e027      	b.n	8002a56 <HAL_DMA_Abort_IT+0x72>
  }
  else
  { 
  
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	681a      	ldr	r2, [r3, #0]
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f022 020e 	bic.w	r2, r2, #14
 8002a14:	601a      	str	r2, [r3, #0]
    
    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0201 	bic.w	r2, r2, #1
 8002a24:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a2e:	2101      	movs	r1, #1
 8002a30:	fa01 f202 	lsl.w	r2, r1, r2
 8002a34:	605a      	str	r2, [r3, #4]
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	2201      	movs	r2, #1
 8002a3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2020 	strb.w	r2, [r3, #32]
    
    /* Call User Abort callback */ 
    if(hdma->XferAbortCallback != NULL)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002a52:	6878      	ldr	r0, [r7, #4]
 8002a54:	4798      	blx	r3
    } 
  }
  return status;
 8002a56:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a58:	4618      	mov	r0, r3
 8002a5a:	3710      	adds	r7, #16
 8002a5c:	46bd      	mov	sp, r7
 8002a5e:	bd80      	pop	{r7, pc}

08002a60 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b084      	sub	sp, #16
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
	uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	60bb      	str	r3, [r7, #8]
          
  /* Half Transfer Complete Interrupt management ******************************/
  if ((RESET != (flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_HT)))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a7c:	2204      	movs	r2, #4
 8002a7e:	409a      	lsls	r2, r3
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4013      	ands	r3, r2
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d024      	beq.n	8002ad2 <HAL_DMA_IRQHandler+0x72>
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	f003 0304 	and.w	r3, r3, #4
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d01f      	beq.n	8002ad2 <HAL_DMA_IRQHandler+0x72>
  {
  	/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	f003 0320 	and.w	r3, r3, #32
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d107      	bne.n	8002ab0 <HAL_DMA_IRQHandler+0x50>
  	{
  		/* Disable the half transfer interrupt */
  		hdma->Instance->CCR &= ~DMA_IT_HT;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0204 	bic.w	r2, r2, #4
 8002aae:	601a      	str	r2, [r3, #0]
  	}
  	
  	/* Clear the half transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_HT1 << hdma->ChannelIndex;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ab8:	2104      	movs	r1, #4
 8002aba:	fa01 f202 	lsl.w	r2, r1, r2
 8002abe:	605a      	str	r2, [r3, #4]
  	
  	/* DMA peripheral state is not updated in Half Transfer */
  	/* State is updated only in Transfer Complete case */
  	
  	if(hdma->XferHalfCpltCallback != NULL)
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac4:	2b00      	cmp	r3, #0
 8002ac6:	d06a      	beq.n	8002b9e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Half transfer callback */
  		hdma->XferHalfCpltCallback(hdma);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002acc:	6878      	ldr	r0, [r7, #4]
 8002ace:	4798      	blx	r3
  	if(hdma->XferHalfCpltCallback != NULL)
 8002ad0:	e065      	b.n	8002b9e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  else if ((RESET != (flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TC)))
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ad6:	2202      	movs	r2, #2
 8002ad8:	409a      	lsls	r2, r3
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	4013      	ands	r3, r2
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d02c      	beq.n	8002b3c <HAL_DMA_IRQHandler+0xdc>
 8002ae2:	68bb      	ldr	r3, [r7, #8]
 8002ae4:	f003 0302 	and.w	r3, r3, #2
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	d027      	beq.n	8002b3c <HAL_DMA_IRQHandler+0xdc>
  {
  	if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f003 0320 	and.w	r3, r3, #32
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d10b      	bne.n	8002b12 <HAL_DMA_IRQHandler+0xb2>
  	{
  		/* Disable the transfer complete  & transfer error interrupts */
  		/* if the DMA mode is not CIRCULAR */
  		hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_TE);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	f022 020a 	bic.w	r2, r2, #10
 8002b08:	601a      	str	r2, [r3, #0]
  		
  		/* Change the DMA state */
  		hdma->State = HAL_DMA_STATE_READY;
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	2201      	movs	r2, #1
 8002b0e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  	}
  	
  	/* Clear the transfer complete flag */
  	hdma->DmaBaseAddress->IFCR = DMA_FLAG_TC1 << hdma->ChannelIndex;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b1a:	2102      	movs	r1, #2
 8002b1c:	fa01 f202 	lsl.w	r2, r1, r2
 8002b20:	605a      	str	r2, [r3, #4]
  	
  	/* Process Unlocked */
  	__HAL_UNLOCK(hdma);
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2200      	movs	r2, #0
 8002b26:	f883 2020 	strb.w	r2, [r3, #32]
  	
  	if(hdma->XferCpltCallback != NULL)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d035      	beq.n	8002b9e <HAL_DMA_IRQHandler+0x13e>
  	{
  		/* Transfer complete callback */
  		hdma->XferCpltCallback(hdma);
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b36:	6878      	ldr	r0, [r7, #4]
 8002b38:	4798      	blx	r3
  	if(hdma->XferCpltCallback != NULL)
 8002b3a:	e030      	b.n	8002b9e <HAL_DMA_IRQHandler+0x13e>
  	}
  }
  
  /* Transfer Error Interrupt management ***************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b40:	2208      	movs	r2, #8
 8002b42:	409a      	lsls	r2, r3
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4013      	ands	r3, r2
 8002b48:	2b00      	cmp	r3, #0
 8002b4a:	d028      	beq.n	8002b9e <HAL_DMA_IRQHandler+0x13e>
 8002b4c:	68bb      	ldr	r3, [r7, #8]
 8002b4e:	f003 0308 	and.w	r3, r3, #8
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d023      	beq.n	8002b9e <HAL_DMA_IRQHandler+0x13e>
  {
  	/* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Then, disable all DMA interrupts */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	681a      	ldr	r2, [r3, #0]
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	f022 020e 	bic.w	r2, r2, #14
 8002b64:	601a      	str	r2, [r3, #0]
    
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002b6e:	2101      	movs	r1, #1
 8002b70:	fa01 f202 	lsl.w	r2, r1, r2
 8002b74:	605a      	str	r2, [r3, #4]
    
    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	2201      	movs	r2, #1
 8002b7a:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;    
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2201      	movs	r2, #1
 8002b80:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	f883 2020 	strb.w	r2, [r3, #32]
    
    if(hdma->XferErrorCallback != NULL)
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	d004      	beq.n	8002b9e <HAL_DMA_IRQHandler+0x13e>
    {
    	/* Transfer error callback */
    	hdma->XferErrorCallback(hdma);
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002b98:	6878      	ldr	r0, [r7, #4]
 8002b9a:	4798      	blx	r3
    }
  }
}  
 8002b9c:	e7ff      	b.n	8002b9e <HAL_DMA_IRQHandler+0x13e>
 8002b9e:	bf00      	nop
 8002ba0:	3710      	adds	r7, #16
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bd80      	pop	{r7, pc}

08002ba6 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002ba6:	b480      	push	{r7}
 8002ba8:	b085      	sub	sp, #20
 8002baa:	af00      	add	r7, sp, #0
 8002bac:	60f8      	str	r0, [r7, #12]
 8002bae:	60b9      	str	r1, [r7, #8]
 8002bb0:	607a      	str	r2, [r7, #4]
 8002bb2:	603b      	str	r3, [r7, #0]
	/* Clear all flags */
  hdma->DmaBaseAddress->IFCR  = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002bbc:	2101      	movs	r1, #1
 8002bbe:	fa01 f202 	lsl.w	r2, r1, r2
 8002bc2:	605a      	str	r2, [r3, #4]
  
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	683a      	ldr	r2, [r7, #0]
 8002bca:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	685b      	ldr	r3, [r3, #4]
 8002bd0:	2b10      	cmp	r3, #16
 8002bd2:	d108      	bne.n	8002be6 <DMA_SetConfig+0x40>
  {   
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	687a      	ldr	r2, [r7, #4]
 8002bda:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	68ba      	ldr	r2, [r7, #8]
 8002be2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002be4:	e007      	b.n	8002bf6 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	68ba      	ldr	r2, [r7, #8]
 8002bec:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	687a      	ldr	r2, [r7, #4]
 8002bf4:	60da      	str	r2, [r3, #12]
}
 8002bf6:	bf00      	nop
 8002bf8:	3714      	adds	r7, #20
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c00:	4770      	bx	lr
	...

08002c04 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval None
  */
static void DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002c04:	b480      	push	{r7}
 8002c06:	b083      	sub	sp, #12
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	461a      	mov	r2, r3
 8002c12:	4b14      	ldr	r3, [pc, #80]	; (8002c64 <DMA_CalcBaseAndBitshift+0x60>)
 8002c14:	429a      	cmp	r2, r3
 8002c16:	d80f      	bhi.n	8002c38 <DMA_CalcBaseAndBitshift+0x34>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	4b12      	ldr	r3, [pc, #72]	; (8002c68 <DMA_CalcBaseAndBitshift+0x64>)
 8002c20:	4413      	add	r3, r2
 8002c22:	4a12      	ldr	r2, [pc, #72]	; (8002c6c <DMA_CalcBaseAndBitshift+0x68>)
 8002c24:	fba2 2303 	umull	r2, r3, r2, r3
 8002c28:	091b      	lsrs	r3, r3, #4
 8002c2a:	009a      	lsls	r2, r3, #2
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	4a0f      	ldr	r2, [pc, #60]	; (8002c70 <DMA_CalcBaseAndBitshift+0x6c>)
 8002c34:	63da      	str	r2, [r3, #60]	; 0x3c
  /* calculation of the channel index */
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif
}
 8002c36:	e00e      	b.n	8002c56 <DMA_CalcBaseAndBitshift+0x52>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	4b0d      	ldr	r3, [pc, #52]	; (8002c74 <DMA_CalcBaseAndBitshift+0x70>)
 8002c40:	4413      	add	r3, r2
 8002c42:	4a0a      	ldr	r2, [pc, #40]	; (8002c6c <DMA_CalcBaseAndBitshift+0x68>)
 8002c44:	fba2 2303 	umull	r2, r3, r2, r3
 8002c48:	091b      	lsrs	r3, r3, #4
 8002c4a:	009a      	lsls	r2, r3, #2
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a09      	ldr	r2, [pc, #36]	; (8002c78 <DMA_CalcBaseAndBitshift+0x74>)
 8002c54:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002c56:	bf00      	nop
 8002c58:	370c      	adds	r7, #12
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c60:	4770      	bx	lr
 8002c62:	bf00      	nop
 8002c64:	40020407 	.word	0x40020407
 8002c68:	bffdfff8 	.word	0xbffdfff8
 8002c6c:	cccccccd 	.word	0xcccccccd
 8002c70:	40020000 	.word	0x40020000
 8002c74:	bffdfbf8 	.word	0xbffdfbf8
 8002c78:	40020400 	.word	0x40020400

08002c7c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c7c:	b480      	push	{r7}
 8002c7e:	b087      	sub	sp, #28
 8002c80:	af00      	add	r7, sp, #0
 8002c82:	6078      	str	r0, [r7, #4]
 8002c84:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002c86:	2300      	movs	r3, #0
 8002c88:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002c8a:	e160      	b.n	8002f4e <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	681a      	ldr	r2, [r3, #0]
 8002c90:	2101      	movs	r1, #1
 8002c92:	697b      	ldr	r3, [r7, #20]
 8002c94:	fa01 f303 	lsl.w	r3, r1, r3
 8002c98:	4013      	ands	r3, r2
 8002c9a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	f000 8152 	beq.w	8002f48 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	685b      	ldr	r3, [r3, #4]
 8002ca8:	f003 0303 	and.w	r3, r3, #3
 8002cac:	2b01      	cmp	r3, #1
 8002cae:	d005      	beq.n	8002cbc <HAL_GPIO_Init+0x40>
 8002cb0:	683b      	ldr	r3, [r7, #0]
 8002cb2:	685b      	ldr	r3, [r3, #4]
 8002cb4:	f003 0303 	and.w	r3, r3, #3
 8002cb8:	2b02      	cmp	r3, #2
 8002cba:	d130      	bne.n	8002d1e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	689b      	ldr	r3, [r3, #8]
 8002cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	005b      	lsls	r3, r3, #1
 8002cc6:	2203      	movs	r2, #3
 8002cc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ccc:	43db      	mvns	r3, r3
 8002cce:	693a      	ldr	r2, [r7, #16]
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002cd4:	683b      	ldr	r3, [r7, #0]
 8002cd6:	68da      	ldr	r2, [r3, #12]
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	005b      	lsls	r3, r3, #1
 8002cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ce0:	693a      	ldr	r2, [r7, #16]
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	693a      	ldr	r2, [r7, #16]
 8002cea:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	685b      	ldr	r3, [r3, #4]
 8002cf0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	697b      	ldr	r3, [r7, #20]
 8002cf6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfa:	43db      	mvns	r3, r3
 8002cfc:	693a      	ldr	r2, [r7, #16]
 8002cfe:	4013      	ands	r3, r2
 8002d00:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d02:	683b      	ldr	r3, [r7, #0]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	091b      	lsrs	r3, r3, #4
 8002d08:	f003 0201 	and.w	r2, r3, #1
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d12:	693a      	ldr	r2, [r7, #16]
 8002d14:	4313      	orrs	r3, r2
 8002d16:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	693a      	ldr	r2, [r7, #16]
 8002d1c:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d1e:	683b      	ldr	r3, [r7, #0]
 8002d20:	685b      	ldr	r3, [r3, #4]
 8002d22:	f003 0303 	and.w	r3, r3, #3
 8002d26:	2b03      	cmp	r3, #3
 8002d28:	d017      	beq.n	8002d5a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	68db      	ldr	r3, [r3, #12]
 8002d2e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8002d30:	697b      	ldr	r3, [r7, #20]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	2203      	movs	r2, #3
 8002d36:	fa02 f303 	lsl.w	r3, r2, r3
 8002d3a:	43db      	mvns	r3, r3
 8002d3c:	693a      	ldr	r2, [r7, #16]
 8002d3e:	4013      	ands	r3, r2
 8002d40:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002d42:	683b      	ldr	r3, [r7, #0]
 8002d44:	689a      	ldr	r2, [r3, #8]
 8002d46:	697b      	ldr	r3, [r7, #20]
 8002d48:	005b      	lsls	r3, r3, #1
 8002d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	693a      	ldr	r2, [r7, #16]
 8002d58:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d5a:	683b      	ldr	r3, [r7, #0]
 8002d5c:	685b      	ldr	r3, [r3, #4]
 8002d5e:	f003 0303 	and.w	r3, r3, #3
 8002d62:	2b02      	cmp	r3, #2
 8002d64:	d123      	bne.n	8002dae <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002d66:	697b      	ldr	r3, [r7, #20]
 8002d68:	08da      	lsrs	r2, r3, #3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	3208      	adds	r2, #8
 8002d6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d72:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002d74:	697b      	ldr	r3, [r7, #20]
 8002d76:	f003 0307 	and.w	r3, r3, #7
 8002d7a:	009b      	lsls	r3, r3, #2
 8002d7c:	220f      	movs	r2, #15
 8002d7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002d82:	43db      	mvns	r3, r3
 8002d84:	693a      	ldr	r2, [r7, #16]
 8002d86:	4013      	ands	r3, r2
 8002d88:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002d8a:	683b      	ldr	r3, [r7, #0]
 8002d8c:	691a      	ldr	r2, [r3, #16]
 8002d8e:	697b      	ldr	r3, [r7, #20]
 8002d90:	f003 0307 	and.w	r3, r3, #7
 8002d94:	009b      	lsls	r3, r3, #2
 8002d96:	fa02 f303 	lsl.w	r3, r2, r3
 8002d9a:	693a      	ldr	r2, [r7, #16]
 8002d9c:	4313      	orrs	r3, r2
 8002d9e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002da0:	697b      	ldr	r3, [r7, #20]
 8002da2:	08da      	lsrs	r2, r3, #3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	3208      	adds	r2, #8
 8002da8:	6939      	ldr	r1, [r7, #16]
 8002daa:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	005b      	lsls	r3, r3, #1
 8002db8:	2203      	movs	r2, #3
 8002dba:	fa02 f303 	lsl.w	r3, r2, r3
 8002dbe:	43db      	mvns	r3, r3
 8002dc0:	693a      	ldr	r2, [r7, #16]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	685b      	ldr	r3, [r3, #4]
 8002dca:	f003 0203 	and.w	r2, r3, #3
 8002dce:	697b      	ldr	r3, [r7, #20]
 8002dd0:	005b      	lsls	r3, r3, #1
 8002dd2:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd6:	693a      	ldr	r2, [r7, #16]
 8002dd8:	4313      	orrs	r3, r2
 8002dda:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	693a      	ldr	r2, [r7, #16]
 8002de0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002de2:	683b      	ldr	r3, [r7, #0]
 8002de4:	685b      	ldr	r3, [r3, #4]
 8002de6:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	f000 80ac 	beq.w	8002f48 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002df0:	4b5e      	ldr	r3, [pc, #376]	; (8002f6c <HAL_GPIO_Init+0x2f0>)
 8002df2:	699b      	ldr	r3, [r3, #24]
 8002df4:	4a5d      	ldr	r2, [pc, #372]	; (8002f6c <HAL_GPIO_Init+0x2f0>)
 8002df6:	f043 0301 	orr.w	r3, r3, #1
 8002dfa:	6193      	str	r3, [r2, #24]
 8002dfc:	4b5b      	ldr	r3, [pc, #364]	; (8002f6c <HAL_GPIO_Init+0x2f0>)
 8002dfe:	699b      	ldr	r3, [r3, #24]
 8002e00:	f003 0301 	and.w	r3, r3, #1
 8002e04:	60bb      	str	r3, [r7, #8]
 8002e06:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002e08:	4a59      	ldr	r2, [pc, #356]	; (8002f70 <HAL_GPIO_Init+0x2f4>)
 8002e0a:	697b      	ldr	r3, [r7, #20]
 8002e0c:	089b      	lsrs	r3, r3, #2
 8002e0e:	3302      	adds	r3, #2
 8002e10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e14:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002e16:	697b      	ldr	r3, [r7, #20]
 8002e18:	f003 0303 	and.w	r3, r3, #3
 8002e1c:	009b      	lsls	r3, r3, #2
 8002e1e:	220f      	movs	r2, #15
 8002e20:	fa02 f303 	lsl.w	r3, r2, r3
 8002e24:	43db      	mvns	r3, r3
 8002e26:	693a      	ldr	r2, [r7, #16]
 8002e28:	4013      	ands	r3, r2
 8002e2a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002e32:	d025      	beq.n	8002e80 <HAL_GPIO_Init+0x204>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	4a4f      	ldr	r2, [pc, #316]	; (8002f74 <HAL_GPIO_Init+0x2f8>)
 8002e38:	4293      	cmp	r3, r2
 8002e3a:	d01f      	beq.n	8002e7c <HAL_GPIO_Init+0x200>
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	4a4e      	ldr	r2, [pc, #312]	; (8002f78 <HAL_GPIO_Init+0x2fc>)
 8002e40:	4293      	cmp	r3, r2
 8002e42:	d019      	beq.n	8002e78 <HAL_GPIO_Init+0x1fc>
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	4a4d      	ldr	r2, [pc, #308]	; (8002f7c <HAL_GPIO_Init+0x300>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d013      	beq.n	8002e74 <HAL_GPIO_Init+0x1f8>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	4a4c      	ldr	r2, [pc, #304]	; (8002f80 <HAL_GPIO_Init+0x304>)
 8002e50:	4293      	cmp	r3, r2
 8002e52:	d00d      	beq.n	8002e70 <HAL_GPIO_Init+0x1f4>
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	4a4b      	ldr	r2, [pc, #300]	; (8002f84 <HAL_GPIO_Init+0x308>)
 8002e58:	4293      	cmp	r3, r2
 8002e5a:	d007      	beq.n	8002e6c <HAL_GPIO_Init+0x1f0>
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	4a4a      	ldr	r2, [pc, #296]	; (8002f88 <HAL_GPIO_Init+0x30c>)
 8002e60:	4293      	cmp	r3, r2
 8002e62:	d101      	bne.n	8002e68 <HAL_GPIO_Init+0x1ec>
 8002e64:	2306      	movs	r3, #6
 8002e66:	e00c      	b.n	8002e82 <HAL_GPIO_Init+0x206>
 8002e68:	2307      	movs	r3, #7
 8002e6a:	e00a      	b.n	8002e82 <HAL_GPIO_Init+0x206>
 8002e6c:	2305      	movs	r3, #5
 8002e6e:	e008      	b.n	8002e82 <HAL_GPIO_Init+0x206>
 8002e70:	2304      	movs	r3, #4
 8002e72:	e006      	b.n	8002e82 <HAL_GPIO_Init+0x206>
 8002e74:	2303      	movs	r3, #3
 8002e76:	e004      	b.n	8002e82 <HAL_GPIO_Init+0x206>
 8002e78:	2302      	movs	r3, #2
 8002e7a:	e002      	b.n	8002e82 <HAL_GPIO_Init+0x206>
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e000      	b.n	8002e82 <HAL_GPIO_Init+0x206>
 8002e80:	2300      	movs	r3, #0
 8002e82:	697a      	ldr	r2, [r7, #20]
 8002e84:	f002 0203 	and.w	r2, r2, #3
 8002e88:	0092      	lsls	r2, r2, #2
 8002e8a:	4093      	lsls	r3, r2
 8002e8c:	693a      	ldr	r2, [r7, #16]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002e92:	4937      	ldr	r1, [pc, #220]	; (8002f70 <HAL_GPIO_Init+0x2f4>)
 8002e94:	697b      	ldr	r3, [r7, #20]
 8002e96:	089b      	lsrs	r3, r3, #2
 8002e98:	3302      	adds	r3, #2
 8002e9a:	693a      	ldr	r2, [r7, #16]
 8002e9c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002ea0:	4b3a      	ldr	r3, [pc, #232]	; (8002f8c <HAL_GPIO_Init+0x310>)
 8002ea2:	689b      	ldr	r3, [r3, #8]
 8002ea4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ea6:	68fb      	ldr	r3, [r7, #12]
 8002ea8:	43db      	mvns	r3, r3
 8002eaa:	693a      	ldr	r2, [r7, #16]
 8002eac:	4013      	ands	r3, r2
 8002eae:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	685b      	ldr	r3, [r3, #4]
 8002eb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002eb8:	2b00      	cmp	r3, #0
 8002eba:	d003      	beq.n	8002ec4 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8002ebc:	693a      	ldr	r2, [r7, #16]
 8002ebe:	68fb      	ldr	r3, [r7, #12]
 8002ec0:	4313      	orrs	r3, r2
 8002ec2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8002ec4:	4a31      	ldr	r2, [pc, #196]	; (8002f8c <HAL_GPIO_Init+0x310>)
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002eca:	4b30      	ldr	r3, [pc, #192]	; (8002f8c <HAL_GPIO_Init+0x310>)
 8002ecc:	68db      	ldr	r3, [r3, #12]
 8002ece:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ed0:	68fb      	ldr	r3, [r7, #12]
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d003      	beq.n	8002eee <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8002ee6:	693a      	ldr	r2, [r7, #16]
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	4313      	orrs	r3, r2
 8002eec:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8002eee:	4a27      	ldr	r2, [pc, #156]	; (8002f8c <HAL_GPIO_Init+0x310>)
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ef4:	4b25      	ldr	r3, [pc, #148]	; (8002f8c <HAL_GPIO_Init+0x310>)
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	43db      	mvns	r3, r3
 8002efe:	693a      	ldr	r2, [r7, #16]
 8002f00:	4013      	ands	r3, r2
 8002f02:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	685b      	ldr	r3, [r3, #4]
 8002f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0c:	2b00      	cmp	r3, #0
 8002f0e:	d003      	beq.n	8002f18 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8002f10:	693a      	ldr	r2, [r7, #16]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	4313      	orrs	r3, r2
 8002f16:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8002f18:	4a1c      	ldr	r2, [pc, #112]	; (8002f8c <HAL_GPIO_Init+0x310>)
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f1e:	4b1b      	ldr	r3, [pc, #108]	; (8002f8c <HAL_GPIO_Init+0x310>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	43db      	mvns	r3, r3
 8002f28:	693a      	ldr	r2, [r7, #16]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002f2e:	683b      	ldr	r3, [r7, #0]
 8002f30:	685b      	ldr	r3, [r3, #4]
 8002f32:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d003      	beq.n	8002f42 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8002f3a:	693a      	ldr	r2, [r7, #16]
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	4313      	orrs	r3, r2
 8002f40:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8002f42:	4a12      	ldr	r2, [pc, #72]	; (8002f8c <HAL_GPIO_Init+0x310>)
 8002f44:	693b      	ldr	r3, [r7, #16]
 8002f46:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002f48:	697b      	ldr	r3, [r7, #20]
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681a      	ldr	r2, [r3, #0]
 8002f52:	697b      	ldr	r3, [r7, #20]
 8002f54:	fa22 f303 	lsr.w	r3, r2, r3
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	f47f ae97 	bne.w	8002c8c <HAL_GPIO_Init+0x10>
  }
}
 8002f5e:	bf00      	nop
 8002f60:	bf00      	nop
 8002f62:	371c      	adds	r7, #28
 8002f64:	46bd      	mov	sp, r7
 8002f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6a:	4770      	bx	lr
 8002f6c:	40021000 	.word	0x40021000
 8002f70:	40010000 	.word	0x40010000
 8002f74:	48000400 	.word	0x48000400
 8002f78:	48000800 	.word	0x48000800
 8002f7c:	48000c00 	.word	0x48000c00
 8002f80:	48001000 	.word	0x48001000
 8002f84:	48001400 	.word	0x48001400
 8002f88:	48001800 	.word	0x48001800
 8002f8c:	40010400 	.word	0x40010400

08002f90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b085      	sub	sp, #20
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	691a      	ldr	r2, [r3, #16]
 8002fa0:	887b      	ldrh	r3, [r7, #2]
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d002      	beq.n	8002fae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002fa8:	2301      	movs	r3, #1
 8002faa:	73fb      	strb	r3, [r7, #15]
 8002fac:	e001      	b.n	8002fb2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002fb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	3714      	adds	r7, #20
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbe:	4770      	bx	lr

08002fc0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002fc0:	b480      	push	{r7}
 8002fc2:	b083      	sub	sp, #12
 8002fc4:	af00      	add	r7, sp, #0
 8002fc6:	6078      	str	r0, [r7, #4]
 8002fc8:	460b      	mov	r3, r1
 8002fca:	807b      	strh	r3, [r7, #2]
 8002fcc:	4613      	mov	r3, r2
 8002fce:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fd0:	787b      	ldrb	r3, [r7, #1]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d003      	beq.n	8002fde <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002fd6:	887a      	ldrh	r2, [r7, #2]
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002fdc:	e002      	b.n	8002fe4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002fde:	887a      	ldrh	r2, [r7, #2]
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002fe4:	bf00      	nop
 8002fe6:	370c      	adds	r7, #12
 8002fe8:	46bd      	mov	sp, r7
 8002fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fee:	4770      	bx	lr

08002ff0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002ff0:	b580      	push	{r7, lr}
 8002ff2:	b082      	sub	sp, #8
 8002ff4:	af00      	add	r7, sp, #0
 8002ff6:	4603      	mov	r3, r0
 8002ff8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8002ffa:	4b08      	ldr	r3, [pc, #32]	; (800301c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002ffc:	695a      	ldr	r2, [r3, #20]
 8002ffe:	88fb      	ldrh	r3, [r7, #6]
 8003000:	4013      	ands	r3, r2
 8003002:	2b00      	cmp	r3, #0
 8003004:	d006      	beq.n	8003014 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003006:	4a05      	ldr	r2, [pc, #20]	; (800301c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003008:	88fb      	ldrh	r3, [r7, #6]
 800300a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800300c:	88fb      	ldrh	r3, [r7, #6]
 800300e:	4618      	mov	r0, r3
 8003010:	f000 f806 	bl	8003020 <HAL_GPIO_EXTI_Callback>
  }
}
 8003014:	bf00      	nop
 8003016:	3708      	adds	r7, #8
 8003018:	46bd      	mov	sp, r7
 800301a:	bd80      	pop	{r7, pc}
 800301c:	40010400 	.word	0x40010400

08003020 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8003020:	b480      	push	{r7}
 8003022:	b083      	sub	sp, #12
 8003024:	af00      	add	r7, sp, #0
 8003026:	4603      	mov	r3, r0
 8003028:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 800302a:	bf00      	nop
 800302c:	370c      	adds	r7, #12
 800302e:	46bd      	mov	sp, r7
 8003030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003034:	4770      	bx	lr
	...

08003038 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003038:	b580      	push	{r7, lr}
 800303a:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800303e:	af00      	add	r7, sp, #0
 8003040:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003044:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003048:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800304a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800304e:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d102      	bne.n	800305e <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8003058:	2301      	movs	r3, #1
 800305a:	f001 b83a 	b.w	80040d2 <HAL_RCC_OscConfig+0x109a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800305e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003062:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	f003 0301 	and.w	r3, r3, #1
 800306e:	2b00      	cmp	r3, #0
 8003070:	f000 816f 	beq.w	8003352 <HAL_RCC_OscConfig+0x31a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003074:	4bb5      	ldr	r3, [pc, #724]	; (800334c <HAL_RCC_OscConfig+0x314>)
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	f003 030c 	and.w	r3, r3, #12
 800307c:	2b04      	cmp	r3, #4
 800307e:	d00c      	beq.n	800309a <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003080:	4bb2      	ldr	r3, [pc, #712]	; (800334c <HAL_RCC_OscConfig+0x314>)
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f003 030c 	and.w	r3, r3, #12
 8003088:	2b08      	cmp	r3, #8
 800308a:	d15c      	bne.n	8003146 <HAL_RCC_OscConfig+0x10e>
 800308c:	4baf      	ldr	r3, [pc, #700]	; (800334c <HAL_RCC_OscConfig+0x314>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003094:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003098:	d155      	bne.n	8003146 <HAL_RCC_OscConfig+0x10e>
 800309a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800309e:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a2:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 80030a6:	fa93 f3a3 	rbit	r3, r3
 80030aa:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80030ae:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b2:	fab3 f383 	clz	r3, r3
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	095b      	lsrs	r3, r3, #5
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	f043 0301 	orr.w	r3, r3, #1
 80030c0:	b2db      	uxtb	r3, r3
 80030c2:	2b01      	cmp	r3, #1
 80030c4:	d102      	bne.n	80030cc <HAL_RCC_OscConfig+0x94>
 80030c6:	4ba1      	ldr	r3, [pc, #644]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	e015      	b.n	80030f8 <HAL_RCC_OscConfig+0xc0>
 80030cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030d0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030d4:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 80030d8:	fa93 f3a3 	rbit	r3, r3
 80030dc:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 80030e0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80030e4:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 80030e8:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 80030ec:	fa93 f3a3 	rbit	r3, r3
 80030f0:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 80030f4:	4b95      	ldr	r3, [pc, #596]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80030f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030f8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80030fc:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8003100:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8003104:	fa92 f2a2 	rbit	r2, r2
 8003108:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 800310c:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8003110:	fab2 f282 	clz	r2, r2
 8003114:	b2d2      	uxtb	r2, r2
 8003116:	f042 0220 	orr.w	r2, r2, #32
 800311a:	b2d2      	uxtb	r2, r2
 800311c:	f002 021f 	and.w	r2, r2, #31
 8003120:	2101      	movs	r1, #1
 8003122:	fa01 f202 	lsl.w	r2, r1, r2
 8003126:	4013      	ands	r3, r2
 8003128:	2b00      	cmp	r3, #0
 800312a:	f000 8111 	beq.w	8003350 <HAL_RCC_OscConfig+0x318>
 800312e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003132:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685b      	ldr	r3, [r3, #4]
 800313a:	2b00      	cmp	r3, #0
 800313c:	f040 8108 	bne.w	8003350 <HAL_RCC_OscConfig+0x318>
      {
        return HAL_ERROR;
 8003140:	2301      	movs	r3, #1
 8003142:	f000 bfc6 	b.w	80040d2 <HAL_RCC_OscConfig+0x109a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003146:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800314a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	685b      	ldr	r3, [r3, #4]
 8003152:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003156:	d106      	bne.n	8003166 <HAL_RCC_OscConfig+0x12e>
 8003158:	4b7c      	ldr	r3, [pc, #496]	; (800334c <HAL_RCC_OscConfig+0x314>)
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	4a7b      	ldr	r2, [pc, #492]	; (800334c <HAL_RCC_OscConfig+0x314>)
 800315e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003162:	6013      	str	r3, [r2, #0]
 8003164:	e036      	b.n	80031d4 <HAL_RCC_OscConfig+0x19c>
 8003166:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800316a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d10c      	bne.n	8003190 <HAL_RCC_OscConfig+0x158>
 8003176:	4b75      	ldr	r3, [pc, #468]	; (800334c <HAL_RCC_OscConfig+0x314>)
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	4a74      	ldr	r2, [pc, #464]	; (800334c <HAL_RCC_OscConfig+0x314>)
 800317c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003180:	6013      	str	r3, [r2, #0]
 8003182:	4b72      	ldr	r3, [pc, #456]	; (800334c <HAL_RCC_OscConfig+0x314>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a71      	ldr	r2, [pc, #452]	; (800334c <HAL_RCC_OscConfig+0x314>)
 8003188:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800318c:	6013      	str	r3, [r2, #0]
 800318e:	e021      	b.n	80031d4 <HAL_RCC_OscConfig+0x19c>
 8003190:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003194:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	685b      	ldr	r3, [r3, #4]
 800319c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80031a0:	d10c      	bne.n	80031bc <HAL_RCC_OscConfig+0x184>
 80031a2:	4b6a      	ldr	r3, [pc, #424]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	4a69      	ldr	r2, [pc, #420]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80031a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80031ac:	6013      	str	r3, [r2, #0]
 80031ae:	4b67      	ldr	r3, [pc, #412]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	4a66      	ldr	r2, [pc, #408]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80031b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80031b8:	6013      	str	r3, [r2, #0]
 80031ba:	e00b      	b.n	80031d4 <HAL_RCC_OscConfig+0x19c>
 80031bc:	4b63      	ldr	r3, [pc, #396]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a62      	ldr	r2, [pc, #392]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80031c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031c6:	6013      	str	r3, [r2, #0]
 80031c8:	4b60      	ldr	r3, [pc, #384]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a5f      	ldr	r2, [pc, #380]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80031ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80031d2:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80031d4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80031d8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	685b      	ldr	r3, [r3, #4]
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d059      	beq.n	8003298 <HAL_RCC_OscConfig+0x260>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80031e4:	f7fe f9a6 	bl	8001534 <HAL_GetTick>
 80031e8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031ec:	e00a      	b.n	8003204 <HAL_RCC_OscConfig+0x1cc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80031ee:	f7fe f9a1 	bl	8001534 <HAL_GetTick>
 80031f2:	4602      	mov	r2, r0
 80031f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	2b64      	cmp	r3, #100	; 0x64
 80031fc:	d902      	bls.n	8003204 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 80031fe:	2303      	movs	r3, #3
 8003200:	f000 bf67 	b.w	80040d2 <HAL_RCC_OscConfig+0x109a>
 8003204:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003208:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800320c:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8003210:	fa93 f3a3 	rbit	r3, r3
 8003214:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8003218:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800321c:	fab3 f383 	clz	r3, r3
 8003220:	b2db      	uxtb	r3, r3
 8003222:	095b      	lsrs	r3, r3, #5
 8003224:	b2db      	uxtb	r3, r3
 8003226:	f043 0301 	orr.w	r3, r3, #1
 800322a:	b2db      	uxtb	r3, r3
 800322c:	2b01      	cmp	r3, #1
 800322e:	d102      	bne.n	8003236 <HAL_RCC_OscConfig+0x1fe>
 8003230:	4b46      	ldr	r3, [pc, #280]	; (800334c <HAL_RCC_OscConfig+0x314>)
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	e015      	b.n	8003262 <HAL_RCC_OscConfig+0x22a>
 8003236:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800323a:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800323e:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8003242:	fa93 f3a3 	rbit	r3, r3
 8003246:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800324a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800324e:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8003252:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8003256:	fa93 f3a3 	rbit	r3, r3
 800325a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800325e:	4b3b      	ldr	r3, [pc, #236]	; (800334c <HAL_RCC_OscConfig+0x314>)
 8003260:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003262:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003266:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 800326a:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 800326e:	fa92 f2a2 	rbit	r2, r2
 8003272:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8003276:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 800327a:	fab2 f282 	clz	r2, r2
 800327e:	b2d2      	uxtb	r2, r2
 8003280:	f042 0220 	orr.w	r2, r2, #32
 8003284:	b2d2      	uxtb	r2, r2
 8003286:	f002 021f 	and.w	r2, r2, #31
 800328a:	2101      	movs	r1, #1
 800328c:	fa01 f202 	lsl.w	r2, r1, r2
 8003290:	4013      	ands	r3, r2
 8003292:	2b00      	cmp	r3, #0
 8003294:	d0ab      	beq.n	80031ee <HAL_RCC_OscConfig+0x1b6>
 8003296:	e05c      	b.n	8003352 <HAL_RCC_OscConfig+0x31a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003298:	f7fe f94c 	bl	8001534 <HAL_GetTick>
 800329c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032a0:	e00a      	b.n	80032b8 <HAL_RCC_OscConfig+0x280>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80032a2:	f7fe f947 	bl	8001534 <HAL_GetTick>
 80032a6:	4602      	mov	r2, r0
 80032a8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80032ac:	1ad3      	subs	r3, r2, r3
 80032ae:	2b64      	cmp	r3, #100	; 0x64
 80032b0:	d902      	bls.n	80032b8 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 80032b2:	2303      	movs	r3, #3
 80032b4:	f000 bf0d 	b.w	80040d2 <HAL_RCC_OscConfig+0x109a>
 80032b8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032bc:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032c0:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 80032c4:	fa93 f3a3 	rbit	r3, r3
 80032c8:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 80032cc:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80032d0:	fab3 f383 	clz	r3, r3
 80032d4:	b2db      	uxtb	r3, r3
 80032d6:	095b      	lsrs	r3, r3, #5
 80032d8:	b2db      	uxtb	r3, r3
 80032da:	f043 0301 	orr.w	r3, r3, #1
 80032de:	b2db      	uxtb	r3, r3
 80032e0:	2b01      	cmp	r3, #1
 80032e2:	d102      	bne.n	80032ea <HAL_RCC_OscConfig+0x2b2>
 80032e4:	4b19      	ldr	r3, [pc, #100]	; (800334c <HAL_RCC_OscConfig+0x314>)
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	e015      	b.n	8003316 <HAL_RCC_OscConfig+0x2de>
 80032ea:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80032ee:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032f2:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 80032f6:	fa93 f3a3 	rbit	r3, r3
 80032fa:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80032fe:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003302:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8003306:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 800330a:	fa93 f3a3 	rbit	r3, r3
 800330e:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8003312:	4b0e      	ldr	r3, [pc, #56]	; (800334c <HAL_RCC_OscConfig+0x314>)
 8003314:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003316:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800331a:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 800331e:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8003322:	fa92 f2a2 	rbit	r2, r2
 8003326:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 800332a:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 800332e:	fab2 f282 	clz	r2, r2
 8003332:	b2d2      	uxtb	r2, r2
 8003334:	f042 0220 	orr.w	r2, r2, #32
 8003338:	b2d2      	uxtb	r2, r2
 800333a:	f002 021f 	and.w	r2, r2, #31
 800333e:	2101      	movs	r1, #1
 8003340:	fa01 f202 	lsl.w	r2, r1, r2
 8003344:	4013      	ands	r3, r2
 8003346:	2b00      	cmp	r3, #0
 8003348:	d1ab      	bne.n	80032a2 <HAL_RCC_OscConfig+0x26a>
 800334a:	e002      	b.n	8003352 <HAL_RCC_OscConfig+0x31a>
 800334c:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003350:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003352:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003356:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f003 0302 	and.w	r3, r3, #2
 8003362:	2b00      	cmp	r3, #0
 8003364:	f000 817f 	beq.w	8003666 <HAL_RCC_OscConfig+0x62e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003368:	4ba7      	ldr	r3, [pc, #668]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f003 030c 	and.w	r3, r3, #12
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00c      	beq.n	800338e <HAL_RCC_OscConfig+0x356>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8003374:	4ba4      	ldr	r3, [pc, #656]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f003 030c 	and.w	r3, r3, #12
 800337c:	2b08      	cmp	r3, #8
 800337e:	d173      	bne.n	8003468 <HAL_RCC_OscConfig+0x430>
 8003380:	4ba1      	ldr	r3, [pc, #644]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8003388:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800338c:	d16c      	bne.n	8003468 <HAL_RCC_OscConfig+0x430>
 800338e:	2302      	movs	r3, #2
 8003390:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003394:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8003398:	fa93 f3a3 	rbit	r3, r3
 800339c:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 80033a0:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80033a4:	fab3 f383 	clz	r3, r3
 80033a8:	b2db      	uxtb	r3, r3
 80033aa:	095b      	lsrs	r3, r3, #5
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	f043 0301 	orr.w	r3, r3, #1
 80033b2:	b2db      	uxtb	r3, r3
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d102      	bne.n	80033be <HAL_RCC_OscConfig+0x386>
 80033b8:	4b93      	ldr	r3, [pc, #588]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	e013      	b.n	80033e6 <HAL_RCC_OscConfig+0x3ae>
 80033be:	2302      	movs	r3, #2
 80033c0:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033c4:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80033c8:	fa93 f3a3 	rbit	r3, r3
 80033cc:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 80033d0:	2302      	movs	r3, #2
 80033d2:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 80033d6:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 80033da:	fa93 f3a3 	rbit	r3, r3
 80033de:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80033e2:	4b89      	ldr	r3, [pc, #548]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 80033e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e6:	2202      	movs	r2, #2
 80033e8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80033ec:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 80033f0:	fa92 f2a2 	rbit	r2, r2
 80033f4:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 80033f8:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 80033fc:	fab2 f282 	clz	r2, r2
 8003400:	b2d2      	uxtb	r2, r2
 8003402:	f042 0220 	orr.w	r2, r2, #32
 8003406:	b2d2      	uxtb	r2, r2
 8003408:	f002 021f 	and.w	r2, r2, #31
 800340c:	2101      	movs	r1, #1
 800340e:	fa01 f202 	lsl.w	r2, r1, r2
 8003412:	4013      	ands	r3, r2
 8003414:	2b00      	cmp	r3, #0
 8003416:	d00a      	beq.n	800342e <HAL_RCC_OscConfig+0x3f6>
 8003418:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800341c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	68db      	ldr	r3, [r3, #12]
 8003424:	2b01      	cmp	r3, #1
 8003426:	d002      	beq.n	800342e <HAL_RCC_OscConfig+0x3f6>
      {
        return HAL_ERROR;
 8003428:	2301      	movs	r3, #1
 800342a:	f000 be52 	b.w	80040d2 <HAL_RCC_OscConfig+0x109a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800342e:	4b76      	ldr	r3, [pc, #472]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003436:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800343a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	691b      	ldr	r3, [r3, #16]
 8003442:	21f8      	movs	r1, #248	; 0xf8
 8003444:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003448:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 800344c:	fa91 f1a1 	rbit	r1, r1
 8003450:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 8003454:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8003458:	fab1 f181 	clz	r1, r1
 800345c:	b2c9      	uxtb	r1, r1
 800345e:	408b      	lsls	r3, r1
 8003460:	4969      	ldr	r1, [pc, #420]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 8003462:	4313      	orrs	r3, r2
 8003464:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003466:	e0fe      	b.n	8003666 <HAL_RCC_OscConfig+0x62e>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003468:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800346c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	68db      	ldr	r3, [r3, #12]
 8003474:	2b00      	cmp	r3, #0
 8003476:	f000 8088 	beq.w	800358a <HAL_RCC_OscConfig+0x552>
 800347a:	2301      	movs	r3, #1
 800347c:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003480:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8003484:	fa93 f3a3 	rbit	r3, r3
 8003488:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 800348c:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003490:	fab3 f383 	clz	r3, r3
 8003494:	b2db      	uxtb	r3, r3
 8003496:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800349a:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	461a      	mov	r2, r3
 80034a2:	2301      	movs	r3, #1
 80034a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a6:	f7fe f845 	bl	8001534 <HAL_GetTick>
 80034aa:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ae:	e00a      	b.n	80034c6 <HAL_RCC_OscConfig+0x48e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80034b0:	f7fe f840 	bl	8001534 <HAL_GetTick>
 80034b4:	4602      	mov	r2, r0
 80034b6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80034ba:	1ad3      	subs	r3, r2, r3
 80034bc:	2b02      	cmp	r3, #2
 80034be:	d902      	bls.n	80034c6 <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 80034c0:	2303      	movs	r3, #3
 80034c2:	f000 be06 	b.w	80040d2 <HAL_RCC_OscConfig+0x109a>
 80034c6:	2302      	movs	r3, #2
 80034c8:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034cc:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 80034d0:	fa93 f3a3 	rbit	r3, r3
 80034d4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 80034d8:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034dc:	fab3 f383 	clz	r3, r3
 80034e0:	b2db      	uxtb	r3, r3
 80034e2:	095b      	lsrs	r3, r3, #5
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	f043 0301 	orr.w	r3, r3, #1
 80034ea:	b2db      	uxtb	r3, r3
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d102      	bne.n	80034f6 <HAL_RCC_OscConfig+0x4be>
 80034f0:	4b45      	ldr	r3, [pc, #276]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	e013      	b.n	800351e <HAL_RCC_OscConfig+0x4e6>
 80034f6:	2302      	movs	r3, #2
 80034f8:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034fc:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 8003500:	fa93 f3a3 	rbit	r3, r3
 8003504:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 8003508:	2302      	movs	r3, #2
 800350a:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 800350e:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 8003512:	fa93 f3a3 	rbit	r3, r3
 8003516:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 800351a:	4b3b      	ldr	r3, [pc, #236]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 800351c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800351e:	2202      	movs	r2, #2
 8003520:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8003524:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 8003528:	fa92 f2a2 	rbit	r2, r2
 800352c:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 8003530:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003534:	fab2 f282 	clz	r2, r2
 8003538:	b2d2      	uxtb	r2, r2
 800353a:	f042 0220 	orr.w	r2, r2, #32
 800353e:	b2d2      	uxtb	r2, r2
 8003540:	f002 021f 	and.w	r2, r2, #31
 8003544:	2101      	movs	r1, #1
 8003546:	fa01 f202 	lsl.w	r2, r1, r2
 800354a:	4013      	ands	r3, r2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d0af      	beq.n	80034b0 <HAL_RCC_OscConfig+0x478>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003550:	4b2d      	ldr	r3, [pc, #180]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003558:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800355c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	691b      	ldr	r3, [r3, #16]
 8003564:	21f8      	movs	r1, #248	; 0xf8
 8003566:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800356a:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800356e:	fa91 f1a1 	rbit	r1, r1
 8003572:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8003576:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 800357a:	fab1 f181 	clz	r1, r1
 800357e:	b2c9      	uxtb	r1, r1
 8003580:	408b      	lsls	r3, r1
 8003582:	4921      	ldr	r1, [pc, #132]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 8003584:	4313      	orrs	r3, r2
 8003586:	600b      	str	r3, [r1, #0]
 8003588:	e06d      	b.n	8003666 <HAL_RCC_OscConfig+0x62e>
 800358a:	2301      	movs	r3, #1
 800358c:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003590:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8003594:	fa93 f3a3 	rbit	r3, r3
 8003598:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800359c:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80035a0:	fab3 f383 	clz	r3, r3
 80035a4:	b2db      	uxtb	r3, r3
 80035a6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80035aa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80035ae:	009b      	lsls	r3, r3, #2
 80035b0:	461a      	mov	r2, r3
 80035b2:	2300      	movs	r3, #0
 80035b4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035b6:	f7fd ffbd 	bl	8001534 <HAL_GetTick>
 80035ba:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035be:	e00a      	b.n	80035d6 <HAL_RCC_OscConfig+0x59e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80035c0:	f7fd ffb8 	bl	8001534 <HAL_GetTick>
 80035c4:	4602      	mov	r2, r0
 80035c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80035ca:	1ad3      	subs	r3, r2, r3
 80035cc:	2b02      	cmp	r3, #2
 80035ce:	d902      	bls.n	80035d6 <HAL_RCC_OscConfig+0x59e>
          {
            return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	f000 bd7e 	b.w	80040d2 <HAL_RCC_OscConfig+0x109a>
 80035d6:	2302      	movs	r3, #2
 80035d8:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035dc:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80035e0:	fa93 f3a3 	rbit	r3, r3
 80035e4:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80035e8:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ec:	fab3 f383 	clz	r3, r3
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	095b      	lsrs	r3, r3, #5
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	f043 0301 	orr.w	r3, r3, #1
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	2b01      	cmp	r3, #1
 80035fe:	d105      	bne.n	800360c <HAL_RCC_OscConfig+0x5d4>
 8003600:	4b01      	ldr	r3, [pc, #4]	; (8003608 <HAL_RCC_OscConfig+0x5d0>)
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	e016      	b.n	8003634 <HAL_RCC_OscConfig+0x5fc>
 8003606:	bf00      	nop
 8003608:	40021000 	.word	0x40021000
 800360c:	2302      	movs	r3, #2
 800360e:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003612:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8003616:	fa93 f3a3 	rbit	r3, r3
 800361a:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 800361e:	2302      	movs	r3, #2
 8003620:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8003624:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003628:	fa93 f3a3 	rbit	r3, r3
 800362c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8003630:	4bbf      	ldr	r3, [pc, #764]	; (8003930 <HAL_RCC_OscConfig+0x8f8>)
 8003632:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003634:	2202      	movs	r2, #2
 8003636:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 800363a:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 800363e:	fa92 f2a2 	rbit	r2, r2
 8003642:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 8003646:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 800364a:	fab2 f282 	clz	r2, r2
 800364e:	b2d2      	uxtb	r2, r2
 8003650:	f042 0220 	orr.w	r2, r2, #32
 8003654:	b2d2      	uxtb	r2, r2
 8003656:	f002 021f 	and.w	r2, r2, #31
 800365a:	2101      	movs	r1, #1
 800365c:	fa01 f202 	lsl.w	r2, r1, r2
 8003660:	4013      	ands	r3, r2
 8003662:	2b00      	cmp	r3, #0
 8003664:	d1ac      	bne.n	80035c0 <HAL_RCC_OscConfig+0x588>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003666:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800366a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800366e:	681b      	ldr	r3, [r3, #0]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	f003 0308 	and.w	r3, r3, #8
 8003676:	2b00      	cmp	r3, #0
 8003678:	f000 8113 	beq.w	80038a2 <HAL_RCC_OscConfig+0x86a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800367c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003680:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	2b00      	cmp	r3, #0
 800368a:	d07c      	beq.n	8003786 <HAL_RCC_OscConfig+0x74e>
 800368c:	2301      	movs	r3, #1
 800368e:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003692:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003696:	fa93 f3a3 	rbit	r3, r3
 800369a:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800369e:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80036a2:	fab3 f383 	clz	r3, r3
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	461a      	mov	r2, r3
 80036aa:	4ba2      	ldr	r3, [pc, #648]	; (8003934 <HAL_RCC_OscConfig+0x8fc>)
 80036ac:	4413      	add	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	461a      	mov	r2, r3
 80036b2:	2301      	movs	r3, #1
 80036b4:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b6:	f7fd ff3d 	bl	8001534 <HAL_GetTick>
 80036ba:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80036be:	e00a      	b.n	80036d6 <HAL_RCC_OscConfig+0x69e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80036c0:	f7fd ff38 	bl	8001534 <HAL_GetTick>
 80036c4:	4602      	mov	r2, r0
 80036c6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80036ca:	1ad3      	subs	r3, r2, r3
 80036cc:	2b02      	cmp	r3, #2
 80036ce:	d902      	bls.n	80036d6 <HAL_RCC_OscConfig+0x69e>
        {
          return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	f000 bcfe 	b.w	80040d2 <HAL_RCC_OscConfig+0x109a>
 80036d6:	2302      	movs	r3, #2
 80036d8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80036dc:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 80036e0:	fa93 f2a3 	rbit	r2, r3
 80036e4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036e8:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80036ec:	601a      	str	r2, [r3, #0]
 80036ee:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036f2:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80036f6:	2202      	movs	r2, #2
 80036f8:	601a      	str	r2, [r3, #0]
 80036fa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80036fe:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	fa93 f2a3 	rbit	r2, r3
 8003708:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800370c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8003710:	601a      	str	r2, [r3, #0]
 8003712:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003716:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 800371a:	2202      	movs	r2, #2
 800371c:	601a      	str	r2, [r3, #0]
 800371e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003722:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	fa93 f2a3 	rbit	r2, r3
 800372c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003730:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8003734:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003736:	4b7e      	ldr	r3, [pc, #504]	; (8003930 <HAL_RCC_OscConfig+0x8f8>)
 8003738:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800373a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800373e:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 8003742:	2102      	movs	r1, #2
 8003744:	6019      	str	r1, [r3, #0]
 8003746:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800374a:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	fa93 f1a3 	rbit	r1, r3
 8003754:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003758:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800375c:	6019      	str	r1, [r3, #0]
  return result;
 800375e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003762:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	fab3 f383 	clz	r3, r3
 800376c:	b2db      	uxtb	r3, r3
 800376e:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003772:	b2db      	uxtb	r3, r3
 8003774:	f003 031f 	and.w	r3, r3, #31
 8003778:	2101      	movs	r1, #1
 800377a:	fa01 f303 	lsl.w	r3, r1, r3
 800377e:	4013      	ands	r3, r2
 8003780:	2b00      	cmp	r3, #0
 8003782:	d09d      	beq.n	80036c0 <HAL_RCC_OscConfig+0x688>
 8003784:	e08d      	b.n	80038a2 <HAL_RCC_OscConfig+0x86a>
 8003786:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800378a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800378e:	2201      	movs	r2, #1
 8003790:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003792:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003796:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	fa93 f2a3 	rbit	r2, r3
 80037a0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037a4:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80037a8:	601a      	str	r2, [r3, #0]
  return result;
 80037aa:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037ae:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 80037b2:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80037b4:	fab3 f383 	clz	r3, r3
 80037b8:	b2db      	uxtb	r3, r3
 80037ba:	461a      	mov	r2, r3
 80037bc:	4b5d      	ldr	r3, [pc, #372]	; (8003934 <HAL_RCC_OscConfig+0x8fc>)
 80037be:	4413      	add	r3, r2
 80037c0:	009b      	lsls	r3, r3, #2
 80037c2:	461a      	mov	r2, r3
 80037c4:	2300      	movs	r3, #0
 80037c6:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80037c8:	f7fd feb4 	bl	8001534 <HAL_GetTick>
 80037cc:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80037d0:	e00a      	b.n	80037e8 <HAL_RCC_OscConfig+0x7b0>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80037d2:	f7fd feaf 	bl	8001534 <HAL_GetTick>
 80037d6:	4602      	mov	r2, r0
 80037d8:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d902      	bls.n	80037e8 <HAL_RCC_OscConfig+0x7b0>
        {
          return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	f000 bc75 	b.w	80040d2 <HAL_RCC_OscConfig+0x109a>
 80037e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037ec:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80037f0:	2202      	movs	r2, #2
 80037f2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80037f4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80037f8:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	fa93 f2a3 	rbit	r2, r3
 8003802:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003806:	f5a3 7394 	sub.w	r3, r3, #296	; 0x128
 800380a:	601a      	str	r2, [r3, #0]
 800380c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003810:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003814:	2202      	movs	r2, #2
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800381c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	fa93 f2a3 	rbit	r2, r3
 8003826:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800382a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800382e:	601a      	str	r2, [r3, #0]
 8003830:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003834:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003838:	2202      	movs	r2, #2
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003840:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	fa93 f2a3 	rbit	r2, r3
 800384a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800384e:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8003852:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003854:	4b36      	ldr	r3, [pc, #216]	; (8003930 <HAL_RCC_OscConfig+0x8f8>)
 8003856:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003858:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800385c:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 8003860:	2102      	movs	r1, #2
 8003862:	6019      	str	r1, [r3, #0]
 8003864:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003868:	f5a3 739e 	sub.w	r3, r3, #316	; 0x13c
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	fa93 f1a3 	rbit	r1, r3
 8003872:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003876:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 800387a:	6019      	str	r1, [r3, #0]
  return result;
 800387c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003880:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	fab3 f383 	clz	r3, r3
 800388a:	b2db      	uxtb	r3, r3
 800388c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8003890:	b2db      	uxtb	r3, r3
 8003892:	f003 031f 	and.w	r3, r3, #31
 8003896:	2101      	movs	r1, #1
 8003898:	fa01 f303 	lsl.w	r3, r1, r3
 800389c:	4013      	ands	r3, r2
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d197      	bne.n	80037d2 <HAL_RCC_OscConfig+0x79a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038a2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038a6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0304 	and.w	r3, r3, #4
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	f000 81a5 	beq.w	8003c02 <HAL_RCC_OscConfig+0xbca>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038b8:	2300      	movs	r3, #0
 80038ba:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80038be:	4b1c      	ldr	r3, [pc, #112]	; (8003930 <HAL_RCC_OscConfig+0x8f8>)
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d116      	bne.n	80038f8 <HAL_RCC_OscConfig+0x8c0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038ca:	4b19      	ldr	r3, [pc, #100]	; (8003930 <HAL_RCC_OscConfig+0x8f8>)
 80038cc:	69db      	ldr	r3, [r3, #28]
 80038ce:	4a18      	ldr	r2, [pc, #96]	; (8003930 <HAL_RCC_OscConfig+0x8f8>)
 80038d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80038d4:	61d3      	str	r3, [r2, #28]
 80038d6:	4b16      	ldr	r3, [pc, #88]	; (8003930 <HAL_RCC_OscConfig+0x8f8>)
 80038d8:	69db      	ldr	r3, [r3, #28]
 80038da:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 80038de:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038e2:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038e6:	601a      	str	r2, [r3, #0]
 80038e8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80038ec:	f5a3 73fe 	sub.w	r3, r3, #508	; 0x1fc
 80038f0:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 80038f2:	2301      	movs	r3, #1
 80038f4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f8:	4b0f      	ldr	r3, [pc, #60]	; (8003938 <HAL_RCC_OscConfig+0x900>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003900:	2b00      	cmp	r3, #0
 8003902:	d121      	bne.n	8003948 <HAL_RCC_OscConfig+0x910>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003904:	4b0c      	ldr	r3, [pc, #48]	; (8003938 <HAL_RCC_OscConfig+0x900>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	4a0b      	ldr	r2, [pc, #44]	; (8003938 <HAL_RCC_OscConfig+0x900>)
 800390a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800390e:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003910:	f7fd fe10 	bl	8001534 <HAL_GetTick>
 8003914:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003918:	e010      	b.n	800393c <HAL_RCC_OscConfig+0x904>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800391a:	f7fd fe0b 	bl	8001534 <HAL_GetTick>
 800391e:	4602      	mov	r2, r0
 8003920:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003924:	1ad3      	subs	r3, r2, r3
 8003926:	2b64      	cmp	r3, #100	; 0x64
 8003928:	d908      	bls.n	800393c <HAL_RCC_OscConfig+0x904>
        {
          return HAL_TIMEOUT;
 800392a:	2303      	movs	r3, #3
 800392c:	e3d1      	b.n	80040d2 <HAL_RCC_OscConfig+0x109a>
 800392e:	bf00      	nop
 8003930:	40021000 	.word	0x40021000
 8003934:	10908120 	.word	0x10908120
 8003938:	40007000 	.word	0x40007000
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800393c:	4b8d      	ldr	r3, [pc, #564]	; (8003b74 <HAL_RCC_OscConfig+0xb3c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003944:	2b00      	cmp	r3, #0
 8003946:	d0e8      	beq.n	800391a <HAL_RCC_OscConfig+0x8e2>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003948:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800394c:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	2b01      	cmp	r3, #1
 8003956:	d106      	bne.n	8003966 <HAL_RCC_OscConfig+0x92e>
 8003958:	4b87      	ldr	r3, [pc, #540]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	4a86      	ldr	r2, [pc, #536]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 800395e:	f043 0301 	orr.w	r3, r3, #1
 8003962:	6213      	str	r3, [r2, #32]
 8003964:	e035      	b.n	80039d2 <HAL_RCC_OscConfig+0x99a>
 8003966:	f507 7302 	add.w	r3, r7, #520	; 0x208
 800396a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	689b      	ldr	r3, [r3, #8]
 8003972:	2b00      	cmp	r3, #0
 8003974:	d10c      	bne.n	8003990 <HAL_RCC_OscConfig+0x958>
 8003976:	4b80      	ldr	r3, [pc, #512]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	4a7f      	ldr	r2, [pc, #508]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 800397c:	f023 0301 	bic.w	r3, r3, #1
 8003980:	6213      	str	r3, [r2, #32]
 8003982:	4b7d      	ldr	r3, [pc, #500]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 8003984:	6a1b      	ldr	r3, [r3, #32]
 8003986:	4a7c      	ldr	r2, [pc, #496]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 8003988:	f023 0304 	bic.w	r3, r3, #4
 800398c:	6213      	str	r3, [r2, #32]
 800398e:	e020      	b.n	80039d2 <HAL_RCC_OscConfig+0x99a>
 8003990:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003994:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	689b      	ldr	r3, [r3, #8]
 800399c:	2b05      	cmp	r3, #5
 800399e:	d10c      	bne.n	80039ba <HAL_RCC_OscConfig+0x982>
 80039a0:	4b75      	ldr	r3, [pc, #468]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 80039a2:	6a1b      	ldr	r3, [r3, #32]
 80039a4:	4a74      	ldr	r2, [pc, #464]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 80039a6:	f043 0304 	orr.w	r3, r3, #4
 80039aa:	6213      	str	r3, [r2, #32]
 80039ac:	4b72      	ldr	r3, [pc, #456]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	4a71      	ldr	r2, [pc, #452]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 80039b2:	f043 0301 	orr.w	r3, r3, #1
 80039b6:	6213      	str	r3, [r2, #32]
 80039b8:	e00b      	b.n	80039d2 <HAL_RCC_OscConfig+0x99a>
 80039ba:	4b6f      	ldr	r3, [pc, #444]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 80039bc:	6a1b      	ldr	r3, [r3, #32]
 80039be:	4a6e      	ldr	r2, [pc, #440]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 80039c0:	f023 0301 	bic.w	r3, r3, #1
 80039c4:	6213      	str	r3, [r2, #32]
 80039c6:	4b6c      	ldr	r3, [pc, #432]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 80039c8:	6a1b      	ldr	r3, [r3, #32]
 80039ca:	4a6b      	ldr	r2, [pc, #428]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 80039cc:	f023 0304 	bic.w	r3, r3, #4
 80039d0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80039d2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80039d6:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	689b      	ldr	r3, [r3, #8]
 80039de:	2b00      	cmp	r3, #0
 80039e0:	f000 8081 	beq.w	8003ae6 <HAL_RCC_OscConfig+0xaae>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039e4:	f7fd fda6 	bl	8001534 <HAL_GetTick>
 80039e8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ec:	e00b      	b.n	8003a06 <HAL_RCC_OscConfig+0x9ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039ee:	f7fd fda1 	bl	8001534 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80039f8:	1ad3      	subs	r3, r2, r3
 80039fa:	f241 3288 	movw	r2, #5000	; 0x1388
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d901      	bls.n	8003a06 <HAL_RCC_OscConfig+0x9ce>
        {
          return HAL_TIMEOUT;
 8003a02:	2303      	movs	r3, #3
 8003a04:	e365      	b.n	80040d2 <HAL_RCC_OscConfig+0x109a>
 8003a06:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a0a:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003a0e:	2202      	movs	r2, #2
 8003a10:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a12:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a16:	f5a3 73a2 	sub.w	r3, r3, #324	; 0x144
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	fa93 f2a3 	rbit	r2, r3
 8003a20:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a24:	f5a3 73a4 	sub.w	r3, r3, #328	; 0x148
 8003a28:	601a      	str	r2, [r3, #0]
 8003a2a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a2e:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003a32:	2202      	movs	r2, #2
 8003a34:	601a      	str	r2, [r3, #0]
 8003a36:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a3a:	f5a3 73a6 	sub.w	r3, r3, #332	; 0x14c
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	fa93 f2a3 	rbit	r2, r3
 8003a44:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a48:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003a4c:	601a      	str	r2, [r3, #0]
  return result;
 8003a4e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a52:	f5a3 73a8 	sub.w	r3, r3, #336	; 0x150
 8003a56:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003a58:	fab3 f383 	clz	r3, r3
 8003a5c:	b2db      	uxtb	r3, r3
 8003a5e:	095b      	lsrs	r3, r3, #5
 8003a60:	b2db      	uxtb	r3, r3
 8003a62:	f043 0302 	orr.w	r3, r3, #2
 8003a66:	b2db      	uxtb	r3, r3
 8003a68:	2b02      	cmp	r3, #2
 8003a6a:	d102      	bne.n	8003a72 <HAL_RCC_OscConfig+0xa3a>
 8003a6c:	4b42      	ldr	r3, [pc, #264]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 8003a6e:	6a1b      	ldr	r3, [r3, #32]
 8003a70:	e013      	b.n	8003a9a <HAL_RCC_OscConfig+0xa62>
 8003a72:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a76:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003a7a:	2202      	movs	r2, #2
 8003a7c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a82:	f5a3 73aa 	sub.w	r3, r3, #340	; 0x154
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	fa93 f2a3 	rbit	r2, r3
 8003a8c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003a90:	f5a3 73ac 	sub.w	r3, r3, #344	; 0x158
 8003a94:	601a      	str	r2, [r3, #0]
 8003a96:	4b38      	ldr	r3, [pc, #224]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 8003a98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a9a:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003a9e:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003aa2:	2102      	movs	r1, #2
 8003aa4:	6011      	str	r1, [r2, #0]
 8003aa6:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003aaa:	f5a2 72ae 	sub.w	r2, r2, #348	; 0x15c
 8003aae:	6812      	ldr	r2, [r2, #0]
 8003ab0:	fa92 f1a2 	rbit	r1, r2
 8003ab4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ab8:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003abc:	6011      	str	r1, [r2, #0]
  return result;
 8003abe:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ac2:	f5a2 72b0 	sub.w	r2, r2, #352	; 0x160
 8003ac6:	6812      	ldr	r2, [r2, #0]
 8003ac8:	fab2 f282 	clz	r2, r2
 8003acc:	b2d2      	uxtb	r2, r2
 8003ace:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003ad2:	b2d2      	uxtb	r2, r2
 8003ad4:	f002 021f 	and.w	r2, r2, #31
 8003ad8:	2101      	movs	r1, #1
 8003ada:	fa01 f202 	lsl.w	r2, r1, r2
 8003ade:	4013      	ands	r3, r2
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d084      	beq.n	80039ee <HAL_RCC_OscConfig+0x9b6>
 8003ae4:	e083      	b.n	8003bee <HAL_RCC_OscConfig+0xbb6>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ae6:	f7fd fd25 	bl	8001534 <HAL_GetTick>
 8003aea:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003aee:	e00b      	b.n	8003b08 <HAL_RCC_OscConfig+0xad0>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003af0:	f7fd fd20 	bl	8001534 <HAL_GetTick>
 8003af4:	4602      	mov	r2, r0
 8003af6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0xad0>
        {
          return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e2e4      	b.n	80040d2 <HAL_RCC_OscConfig+0x109a>
 8003b08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b0c:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003b10:	2202      	movs	r2, #2
 8003b12:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b18:	f5a3 73b2 	sub.w	r3, r3, #356	; 0x164
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	fa93 f2a3 	rbit	r2, r3
 8003b22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b26:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 8003b2a:	601a      	str	r2, [r3, #0]
 8003b2c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b30:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003b34:	2202      	movs	r2, #2
 8003b36:	601a      	str	r2, [r3, #0]
 8003b38:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b3c:	f5a3 73b6 	sub.w	r3, r3, #364	; 0x16c
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	fa93 f2a3 	rbit	r2, r3
 8003b46:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b4a:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003b4e:	601a      	str	r2, [r3, #0]
  return result;
 8003b50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b54:	f5a3 73b8 	sub.w	r3, r3, #368	; 0x170
 8003b58:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003b5a:	fab3 f383 	clz	r3, r3
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	095b      	lsrs	r3, r3, #5
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	f043 0302 	orr.w	r3, r3, #2
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b02      	cmp	r3, #2
 8003b6c:	d106      	bne.n	8003b7c <HAL_RCC_OscConfig+0xb44>
 8003b6e:	4b02      	ldr	r3, [pc, #8]	; (8003b78 <HAL_RCC_OscConfig+0xb40>)
 8003b70:	6a1b      	ldr	r3, [r3, #32]
 8003b72:	e017      	b.n	8003ba4 <HAL_RCC_OscConfig+0xb6c>
 8003b74:	40007000 	.word	0x40007000
 8003b78:	40021000 	.word	0x40021000
 8003b7c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b80:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003b84:	2202      	movs	r2, #2
 8003b86:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b88:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b8c:	f5a3 73ba 	sub.w	r3, r3, #372	; 0x174
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	fa93 f2a3 	rbit	r2, r3
 8003b96:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003b9a:	f5a3 73bc 	sub.w	r3, r3, #376	; 0x178
 8003b9e:	601a      	str	r2, [r3, #0]
 8003ba0:	4bb3      	ldr	r3, [pc, #716]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003ba2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ba4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ba8:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003bac:	2102      	movs	r1, #2
 8003bae:	6011      	str	r1, [r2, #0]
 8003bb0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bb4:	f5a2 72be 	sub.w	r2, r2, #380	; 0x17c
 8003bb8:	6812      	ldr	r2, [r2, #0]
 8003bba:	fa92 f1a2 	rbit	r1, r2
 8003bbe:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bc2:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003bc6:	6011      	str	r1, [r2, #0]
  return result;
 8003bc8:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003bcc:	f5a2 72c0 	sub.w	r2, r2, #384	; 0x180
 8003bd0:	6812      	ldr	r2, [r2, #0]
 8003bd2:	fab2 f282 	clz	r2, r2
 8003bd6:	b2d2      	uxtb	r2, r2
 8003bd8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bdc:	b2d2      	uxtb	r2, r2
 8003bde:	f002 021f 	and.w	r2, r2, #31
 8003be2:	2101      	movs	r1, #1
 8003be4:	fa01 f202 	lsl.w	r2, r1, r2
 8003be8:	4013      	ands	r3, r2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d180      	bne.n	8003af0 <HAL_RCC_OscConfig+0xab8>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003bee:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d105      	bne.n	8003c02 <HAL_RCC_OscConfig+0xbca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003bf6:	4b9e      	ldr	r3, [pc, #632]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003bf8:	69db      	ldr	r3, [r3, #28]
 8003bfa:	4a9d      	ldr	r2, [pc, #628]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003bfc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c00:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003c02:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c06:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	699b      	ldr	r3, [r3, #24]
 8003c0e:	2b00      	cmp	r3, #0
 8003c10:	f000 825e 	beq.w	80040d0 <HAL_RCC_OscConfig+0x1098>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003c14:	4b96      	ldr	r3, [pc, #600]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003c16:	685b      	ldr	r3, [r3, #4]
 8003c18:	f003 030c 	and.w	r3, r3, #12
 8003c1c:	2b08      	cmp	r3, #8
 8003c1e:	f000 821f 	beq.w	8004060 <HAL_RCC_OscConfig+0x1028>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003c22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c26:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	699b      	ldr	r3, [r3, #24]
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	f040 8170 	bne.w	8003f14 <HAL_RCC_OscConfig+0xedc>
 8003c34:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c38:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003c3c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003c40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c42:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c46:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	fa93 f2a3 	rbit	r2, r3
 8003c50:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c54:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003c58:	601a      	str	r2, [r3, #0]
  return result;
 8003c5a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c5e:	f5a3 73c4 	sub.w	r3, r3, #392	; 0x188
 8003c62:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003c64:	fab3 f383 	clz	r3, r3
 8003c68:	b2db      	uxtb	r3, r3
 8003c6a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003c6e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003c72:	009b      	lsls	r3, r3, #2
 8003c74:	461a      	mov	r2, r3
 8003c76:	2300      	movs	r3, #0
 8003c78:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c7a:	f7fd fc5b 	bl	8001534 <HAL_GetTick>
 8003c7e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003c82:	e009      	b.n	8003c98 <HAL_RCC_OscConfig+0xc60>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c84:	f7fd fc56 	bl	8001534 <HAL_GetTick>
 8003c88:	4602      	mov	r2, r0
 8003c8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	2b02      	cmp	r3, #2
 8003c92:	d901      	bls.n	8003c98 <HAL_RCC_OscConfig+0xc60>
          {
            return HAL_TIMEOUT;
 8003c94:	2303      	movs	r3, #3
 8003c96:	e21c      	b.n	80040d2 <HAL_RCC_OscConfig+0x109a>
 8003c98:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003c9c:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003ca0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ca4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003caa:	f5a3 73c6 	sub.w	r3, r3, #396	; 0x18c
 8003cae:	681b      	ldr	r3, [r3, #0]
 8003cb0:	fa93 f2a3 	rbit	r2, r3
 8003cb4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cb8:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003cbc:	601a      	str	r2, [r3, #0]
  return result;
 8003cbe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cc2:	f5a3 73c8 	sub.w	r3, r3, #400	; 0x190
 8003cc6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003cc8:	fab3 f383 	clz	r3, r3
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	095b      	lsrs	r3, r3, #5
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	f043 0301 	orr.w	r3, r3, #1
 8003cd6:	b2db      	uxtb	r3, r3
 8003cd8:	2b01      	cmp	r3, #1
 8003cda:	d102      	bne.n	8003ce2 <HAL_RCC_OscConfig+0xcaa>
 8003cdc:	4b64      	ldr	r3, [pc, #400]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	e027      	b.n	8003d32 <HAL_RCC_OscConfig+0xcfa>
 8003ce2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ce6:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003cea:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003cee:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cf0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003cf4:	f5a3 73ca 	sub.w	r3, r3, #404	; 0x194
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	fa93 f2a3 	rbit	r2, r3
 8003cfe:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d02:	f5a3 73cc 	sub.w	r3, r3, #408	; 0x198
 8003d06:	601a      	str	r2, [r3, #0]
 8003d08:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d0c:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003d10:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003d14:	601a      	str	r2, [r3, #0]
 8003d16:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d1a:	f5a3 73ce 	sub.w	r3, r3, #412	; 0x19c
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	fa93 f2a3 	rbit	r2, r3
 8003d24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d28:	f5a3 73d0 	sub.w	r3, r3, #416	; 0x1a0
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	4b50      	ldr	r3, [pc, #320]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003d30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d32:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d36:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003d3a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003d3e:	6011      	str	r1, [r2, #0]
 8003d40:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d44:	f5a2 72d2 	sub.w	r2, r2, #420	; 0x1a4
 8003d48:	6812      	ldr	r2, [r2, #0]
 8003d4a:	fa92 f1a2 	rbit	r1, r2
 8003d4e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d52:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003d56:	6011      	str	r1, [r2, #0]
  return result;
 8003d58:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003d5c:	f5a2 72d4 	sub.w	r2, r2, #424	; 0x1a8
 8003d60:	6812      	ldr	r2, [r2, #0]
 8003d62:	fab2 f282 	clz	r2, r2
 8003d66:	b2d2      	uxtb	r2, r2
 8003d68:	f042 0220 	orr.w	r2, r2, #32
 8003d6c:	b2d2      	uxtb	r2, r2
 8003d6e:	f002 021f 	and.w	r2, r2, #31
 8003d72:	2101      	movs	r1, #1
 8003d74:	fa01 f202 	lsl.w	r2, r1, r2
 8003d78:	4013      	ands	r3, r2
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d182      	bne.n	8003c84 <HAL_RCC_OscConfig+0xc4c>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d7e:	4b3c      	ldr	r3, [pc, #240]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003d80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d82:	f023 020f 	bic.w	r2, r3, #15
 8003d86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003d8a:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d92:	4937      	ldr	r1, [pc, #220]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003d94:	4313      	orrs	r3, r2
 8003d96:	62cb      	str	r3, [r1, #44]	; 0x2c
 8003d98:	4b35      	ldr	r3, [pc, #212]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003d9a:	685b      	ldr	r3, [r3, #4]
 8003d9c:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 8003da0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003da4:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003da8:	681b      	ldr	r3, [r3, #0]
 8003daa:	6a19      	ldr	r1, [r3, #32]
 8003dac:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003db0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	69db      	ldr	r3, [r3, #28]
 8003db8:	430b      	orrs	r3, r1
 8003dba:	492d      	ldr	r1, [pc, #180]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	604b      	str	r3, [r1, #4]
 8003dc0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dc4:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003dc8:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003dcc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003dce:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dd2:	f5a3 73d6 	sub.w	r3, r3, #428	; 0x1ac
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	fa93 f2a3 	rbit	r2, r3
 8003ddc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003de0:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003de4:	601a      	str	r2, [r3, #0]
  return result;
 8003de6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003dea:	f5a3 73d8 	sub.w	r3, r3, #432	; 0x1b0
 8003dee:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003df0:	fab3 f383 	clz	r3, r3
 8003df4:	b2db      	uxtb	r3, r3
 8003df6:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003dfa:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003dfe:	009b      	lsls	r3, r3, #2
 8003e00:	461a      	mov	r2, r3
 8003e02:	2301      	movs	r3, #1
 8003e04:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e06:	f7fd fb95 	bl	8001534 <HAL_GetTick>
 8003e0a:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e0e:	e009      	b.n	8003e24 <HAL_RCC_OscConfig+0xdec>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003e10:	f7fd fb90 	bl	8001534 <HAL_GetTick>
 8003e14:	4602      	mov	r2, r0
 8003e16:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003e1a:	1ad3      	subs	r3, r2, r3
 8003e1c:	2b02      	cmp	r3, #2
 8003e1e:	d901      	bls.n	8003e24 <HAL_RCC_OscConfig+0xdec>
          {
            return HAL_TIMEOUT;
 8003e20:	2303      	movs	r3, #3
 8003e22:	e156      	b.n	80040d2 <HAL_RCC_OscConfig+0x109a>
 8003e24:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e28:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003e2c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e30:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e32:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e36:	f5a3 73da 	sub.w	r3, r3, #436	; 0x1b4
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	fa93 f2a3 	rbit	r2, r3
 8003e40:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e44:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003e48:	601a      	str	r2, [r3, #0]
  return result;
 8003e4a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e4e:	f5a3 73dc 	sub.w	r3, r3, #440	; 0x1b8
 8003e52:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e54:	fab3 f383 	clz	r3, r3
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	095b      	lsrs	r3, r3, #5
 8003e5c:	b2db      	uxtb	r3, r3
 8003e5e:	f043 0301 	orr.w	r3, r3, #1
 8003e62:	b2db      	uxtb	r3, r3
 8003e64:	2b01      	cmp	r3, #1
 8003e66:	d105      	bne.n	8003e74 <HAL_RCC_OscConfig+0xe3c>
 8003e68:	4b01      	ldr	r3, [pc, #4]	; (8003e70 <HAL_RCC_OscConfig+0xe38>)
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	e02a      	b.n	8003ec4 <HAL_RCC_OscConfig+0xe8c>
 8003e6e:	bf00      	nop
 8003e70:	40021000 	.word	0x40021000
 8003e74:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e78:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003e7c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003e80:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e82:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e86:	f5a3 73de 	sub.w	r3, r3, #444	; 0x1bc
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	fa93 f2a3 	rbit	r2, r3
 8003e90:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e94:	f5a3 73e0 	sub.w	r3, r3, #448	; 0x1c0
 8003e98:	601a      	str	r2, [r3, #0]
 8003e9a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003e9e:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003ea2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ea6:	601a      	str	r2, [r3, #0]
 8003ea8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003eac:	f5a3 73e2 	sub.w	r3, r3, #452	; 0x1c4
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	fa93 f2a3 	rbit	r2, r3
 8003eb6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003eba:	f5a3 73e4 	sub.w	r3, r3, #456	; 0x1c8
 8003ebe:	601a      	str	r2, [r3, #0]
 8003ec0:	4b86      	ldr	r3, [pc, #536]	; (80040dc <HAL_RCC_OscConfig+0x10a4>)
 8003ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ec4:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ec8:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003ecc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8003ed0:	6011      	str	r1, [r2, #0]
 8003ed2:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ed6:	f5a2 72e6 	sub.w	r2, r2, #460	; 0x1cc
 8003eda:	6812      	ldr	r2, [r2, #0]
 8003edc:	fa92 f1a2 	rbit	r1, r2
 8003ee0:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003ee4:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003ee8:	6011      	str	r1, [r2, #0]
  return result;
 8003eea:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8003eee:	f5a2 72e8 	sub.w	r2, r2, #464	; 0x1d0
 8003ef2:	6812      	ldr	r2, [r2, #0]
 8003ef4:	fab2 f282 	clz	r2, r2
 8003ef8:	b2d2      	uxtb	r2, r2
 8003efa:	f042 0220 	orr.w	r2, r2, #32
 8003efe:	b2d2      	uxtb	r2, r2
 8003f00:	f002 021f 	and.w	r2, r2, #31
 8003f04:	2101      	movs	r1, #1
 8003f06:	fa01 f202 	lsl.w	r2, r1, r2
 8003f0a:	4013      	ands	r3, r2
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	f43f af7f 	beq.w	8003e10 <HAL_RCC_OscConfig+0xdd8>
 8003f12:	e0dd      	b.n	80040d0 <HAL_RCC_OscConfig+0x1098>
 8003f14:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f18:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003f1c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8003f20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f22:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f26:	f5a3 73ea 	sub.w	r3, r3, #468	; 0x1d4
 8003f2a:	681b      	ldr	r3, [r3, #0]
 8003f2c:	fa93 f2a3 	rbit	r2, r3
 8003f30:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f34:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003f38:	601a      	str	r2, [r3, #0]
  return result;
 8003f3a:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f3e:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8003f42:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f44:	fab3 f383 	clz	r3, r3
 8003f48:	b2db      	uxtb	r3, r3
 8003f4a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8003f4e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	461a      	mov	r2, r3
 8003f56:	2300      	movs	r3, #0
 8003f58:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f5a:	f7fd faeb 	bl	8001534 <HAL_GetTick>
 8003f5e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003f62:	e009      	b.n	8003f78 <HAL_RCC_OscConfig+0xf40>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f64:	f7fd fae6 	bl	8001534 <HAL_GetTick>
 8003f68:	4602      	mov	r2, r0
 8003f6a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8003f6e:	1ad3      	subs	r3, r2, r3
 8003f70:	2b02      	cmp	r3, #2
 8003f72:	d901      	bls.n	8003f78 <HAL_RCC_OscConfig+0xf40>
          {
            return HAL_TIMEOUT;
 8003f74:	2303      	movs	r3, #3
 8003f76:	e0ac      	b.n	80040d2 <HAL_RCC_OscConfig+0x109a>
 8003f78:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f7c:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003f80:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003f84:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f86:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f8a:	f5a3 73ee 	sub.w	r3, r3, #476	; 0x1dc
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	fa93 f2a3 	rbit	r2, r3
 8003f94:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003f98:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003f9c:	601a      	str	r2, [r3, #0]
  return result;
 8003f9e:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fa2:	f5a3 73f0 	sub.w	r3, r3, #480	; 0x1e0
 8003fa6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003fa8:	fab3 f383 	clz	r3, r3
 8003fac:	b2db      	uxtb	r3, r3
 8003fae:	095b      	lsrs	r3, r3, #5
 8003fb0:	b2db      	uxtb	r3, r3
 8003fb2:	f043 0301 	orr.w	r3, r3, #1
 8003fb6:	b2db      	uxtb	r3, r3
 8003fb8:	2b01      	cmp	r3, #1
 8003fba:	d102      	bne.n	8003fc2 <HAL_RCC_OscConfig+0xf8a>
 8003fbc:	4b47      	ldr	r3, [pc, #284]	; (80040dc <HAL_RCC_OscConfig+0x10a4>)
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	e027      	b.n	8004012 <HAL_RCC_OscConfig+0xfda>
 8003fc2:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fc6:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003fca:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003fce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fd0:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fd4:	f5a3 73f2 	sub.w	r3, r3, #484	; 0x1e4
 8003fd8:	681b      	ldr	r3, [r3, #0]
 8003fda:	fa93 f2a3 	rbit	r2, r3
 8003fde:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fe2:	f5a3 73f4 	sub.w	r3, r3, #488	; 0x1e8
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003fec:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003ff0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8003ff4:	601a      	str	r2, [r3, #0]
 8003ff6:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8003ffa:	f5a3 73f6 	sub.w	r3, r3, #492	; 0x1ec
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	fa93 f2a3 	rbit	r2, r3
 8004004:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004008:	f5a3 73f8 	sub.w	r3, r3, #496	; 0x1f0
 800400c:	601a      	str	r2, [r3, #0]
 800400e:	4b33      	ldr	r3, [pc, #204]	; (80040dc <HAL_RCC_OscConfig+0x10a4>)
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004012:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004016:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 800401a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800401e:	6011      	str	r1, [r2, #0]
 8004020:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004024:	f5a2 72fa 	sub.w	r2, r2, #500	; 0x1f4
 8004028:	6812      	ldr	r2, [r2, #0]
 800402a:	fa92 f1a2 	rbit	r1, r2
 800402e:	f507 7202 	add.w	r2, r7, #520	; 0x208
 8004032:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8004036:	6011      	str	r1, [r2, #0]
  return result;
 8004038:	f507 7202 	add.w	r2, r7, #520	; 0x208
 800403c:	f5a2 72fc 	sub.w	r2, r2, #504	; 0x1f8
 8004040:	6812      	ldr	r2, [r2, #0]
 8004042:	fab2 f282 	clz	r2, r2
 8004046:	b2d2      	uxtb	r2, r2
 8004048:	f042 0220 	orr.w	r2, r2, #32
 800404c:	b2d2      	uxtb	r2, r2
 800404e:	f002 021f 	and.w	r2, r2, #31
 8004052:	2101      	movs	r1, #1
 8004054:	fa01 f202 	lsl.w	r2, r1, r2
 8004058:	4013      	ands	r3, r2
 800405a:	2b00      	cmp	r3, #0
 800405c:	d182      	bne.n	8003f64 <HAL_RCC_OscConfig+0xf2c>
 800405e:	e037      	b.n	80040d0 <HAL_RCC_OscConfig+0x1098>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004060:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004064:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004068:	681b      	ldr	r3, [r3, #0]
 800406a:	699b      	ldr	r3, [r3, #24]
 800406c:	2b01      	cmp	r3, #1
 800406e:	d101      	bne.n	8004074 <HAL_RCC_OscConfig+0x103c>
      {
        return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e02e      	b.n	80040d2 <HAL_RCC_OscConfig+0x109a>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8004074:	4b19      	ldr	r3, [pc, #100]	; (80040dc <HAL_RCC_OscConfig+0x10a4>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 800407c:	4b17      	ldr	r3, [pc, #92]	; (80040dc <HAL_RCC_OscConfig+0x10a4>)
 800407e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004080:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8004084:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8004088:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 800408c:	f507 7302 	add.w	r3, r7, #520	; 0x208
 8004090:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	69db      	ldr	r3, [r3, #28]
 8004098:	429a      	cmp	r2, r3
 800409a:	d117      	bne.n	80040cc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 800409c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80040a0:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80040a4:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040a8:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d10b      	bne.n	80040cc <HAL_RCC_OscConfig+0x1094>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 80040b4:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 80040b8:	f003 020f 	and.w	r2, r3, #15
 80040bc:	f507 7302 	add.w	r3, r7, #520	; 0x208
 80040c0:	f5a3 7301 	sub.w	r3, r3, #516	; 0x204
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d001      	beq.n	80040d0 <HAL_RCC_OscConfig+0x1098>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	e000      	b.n	80040d2 <HAL_RCC_OscConfig+0x109a>
        }
      }
    }
  }

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80040d8:	46bd      	mov	sp, r7
 80040da:	bd80      	pop	{r7, pc}
 80040dc:	40021000 	.word	0x40021000

080040e0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80040e0:	b580      	push	{r7, lr}
 80040e2:	b09e      	sub	sp, #120	; 0x78
 80040e4:	af00      	add	r7, sp, #0
 80040e6:	6078      	str	r0, [r7, #4]
 80040e8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80040ea:	2300      	movs	r3, #0
 80040ec:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d101      	bne.n	80040f8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e162      	b.n	80043be <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80040f8:	4b90      	ldr	r3, [pc, #576]	; (800433c <HAL_RCC_ClockConfig+0x25c>)
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	f003 0307 	and.w	r3, r3, #7
 8004100:	683a      	ldr	r2, [r7, #0]
 8004102:	429a      	cmp	r2, r3
 8004104:	d910      	bls.n	8004128 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004106:	4b8d      	ldr	r3, [pc, #564]	; (800433c <HAL_RCC_ClockConfig+0x25c>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f023 0207 	bic.w	r2, r3, #7
 800410e:	498b      	ldr	r1, [pc, #556]	; (800433c <HAL_RCC_ClockConfig+0x25c>)
 8004110:	683b      	ldr	r3, [r7, #0]
 8004112:	4313      	orrs	r3, r2
 8004114:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004116:	4b89      	ldr	r3, [pc, #548]	; (800433c <HAL_RCC_ClockConfig+0x25c>)
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	f003 0307 	and.w	r3, r3, #7
 800411e:	683a      	ldr	r2, [r7, #0]
 8004120:	429a      	cmp	r2, r3
 8004122:	d001      	beq.n	8004128 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8004124:	2301      	movs	r3, #1
 8004126:	e14a      	b.n	80043be <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b00      	cmp	r3, #0
 8004132:	d008      	beq.n	8004146 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004134:	4b82      	ldr	r3, [pc, #520]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 8004136:	685b      	ldr	r3, [r3, #4]
 8004138:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	497f      	ldr	r1, [pc, #508]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 8004142:	4313      	orrs	r3, r2
 8004144:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	f000 80dc 	beq.w	800430c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	2b01      	cmp	r3, #1
 800415a:	d13c      	bne.n	80041d6 <HAL_RCC_ClockConfig+0xf6>
 800415c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004160:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004162:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004164:	fa93 f3a3 	rbit	r3, r3
 8004168:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 800416a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416c:	fab3 f383 	clz	r3, r3
 8004170:	b2db      	uxtb	r3, r3
 8004172:	095b      	lsrs	r3, r3, #5
 8004174:	b2db      	uxtb	r3, r3
 8004176:	f043 0301 	orr.w	r3, r3, #1
 800417a:	b2db      	uxtb	r3, r3
 800417c:	2b01      	cmp	r3, #1
 800417e:	d102      	bne.n	8004186 <HAL_RCC_ClockConfig+0xa6>
 8004180:	4b6f      	ldr	r3, [pc, #444]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	e00f      	b.n	80041a6 <HAL_RCC_ClockConfig+0xc6>
 8004186:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 800418a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800418c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800418e:	fa93 f3a3 	rbit	r3, r3
 8004192:	667b      	str	r3, [r7, #100]	; 0x64
 8004194:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004198:	663b      	str	r3, [r7, #96]	; 0x60
 800419a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800419c:	fa93 f3a3 	rbit	r3, r3
 80041a0:	65fb      	str	r3, [r7, #92]	; 0x5c
 80041a2:	4b67      	ldr	r3, [pc, #412]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 80041a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041a6:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 80041aa:	65ba      	str	r2, [r7, #88]	; 0x58
 80041ac:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80041ae:	fa92 f2a2 	rbit	r2, r2
 80041b2:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 80041b4:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80041b6:	fab2 f282 	clz	r2, r2
 80041ba:	b2d2      	uxtb	r2, r2
 80041bc:	f042 0220 	orr.w	r2, r2, #32
 80041c0:	b2d2      	uxtb	r2, r2
 80041c2:	f002 021f 	and.w	r2, r2, #31
 80041c6:	2101      	movs	r1, #1
 80041c8:	fa01 f202 	lsl.w	r2, r1, r2
 80041cc:	4013      	ands	r3, r2
 80041ce:	2b00      	cmp	r3, #0
 80041d0:	d17b      	bne.n	80042ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80041d2:	2301      	movs	r3, #1
 80041d4:	e0f3      	b.n	80043be <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	2b02      	cmp	r3, #2
 80041dc:	d13c      	bne.n	8004258 <HAL_RCC_ClockConfig+0x178>
 80041de:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80041e2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80041e6:	fa93 f3a3 	rbit	r3, r3
 80041ea:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80041ec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80041ee:	fab3 f383 	clz	r3, r3
 80041f2:	b2db      	uxtb	r3, r3
 80041f4:	095b      	lsrs	r3, r3, #5
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	f043 0301 	orr.w	r3, r3, #1
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d102      	bne.n	8004208 <HAL_RCC_ClockConfig+0x128>
 8004202:	4b4f      	ldr	r3, [pc, #316]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	e00f      	b.n	8004228 <HAL_RCC_ClockConfig+0x148>
 8004208:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800420c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800420e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004210:	fa93 f3a3 	rbit	r3, r3
 8004214:	647b      	str	r3, [r7, #68]	; 0x44
 8004216:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800421a:	643b      	str	r3, [r7, #64]	; 0x40
 800421c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800421e:	fa93 f3a3 	rbit	r3, r3
 8004222:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004224:	4b46      	ldr	r3, [pc, #280]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 8004226:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004228:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800422c:	63ba      	str	r2, [r7, #56]	; 0x38
 800422e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004230:	fa92 f2a2 	rbit	r2, r2
 8004234:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8004236:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004238:	fab2 f282 	clz	r2, r2
 800423c:	b2d2      	uxtb	r2, r2
 800423e:	f042 0220 	orr.w	r2, r2, #32
 8004242:	b2d2      	uxtb	r2, r2
 8004244:	f002 021f 	and.w	r2, r2, #31
 8004248:	2101      	movs	r1, #1
 800424a:	fa01 f202 	lsl.w	r2, r1, r2
 800424e:	4013      	ands	r3, r2
 8004250:	2b00      	cmp	r3, #0
 8004252:	d13a      	bne.n	80042ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8004254:	2301      	movs	r3, #1
 8004256:	e0b2      	b.n	80043be <HAL_RCC_ClockConfig+0x2de>
 8004258:	2302      	movs	r3, #2
 800425a:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800425c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800425e:	fa93 f3a3 	rbit	r3, r3
 8004262:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004264:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004266:	fab3 f383 	clz	r3, r3
 800426a:	b2db      	uxtb	r3, r3
 800426c:	095b      	lsrs	r3, r3, #5
 800426e:	b2db      	uxtb	r3, r3
 8004270:	f043 0301 	orr.w	r3, r3, #1
 8004274:	b2db      	uxtb	r3, r3
 8004276:	2b01      	cmp	r3, #1
 8004278:	d102      	bne.n	8004280 <HAL_RCC_ClockConfig+0x1a0>
 800427a:	4b31      	ldr	r3, [pc, #196]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	e00d      	b.n	800429c <HAL_RCC_ClockConfig+0x1bc>
 8004280:	2302      	movs	r3, #2
 8004282:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004284:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004286:	fa93 f3a3 	rbit	r3, r3
 800428a:	627b      	str	r3, [r7, #36]	; 0x24
 800428c:	2302      	movs	r3, #2
 800428e:	623b      	str	r3, [r7, #32]
 8004290:	6a3b      	ldr	r3, [r7, #32]
 8004292:	fa93 f3a3 	rbit	r3, r3
 8004296:	61fb      	str	r3, [r7, #28]
 8004298:	4b29      	ldr	r3, [pc, #164]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 800429a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800429c:	2202      	movs	r2, #2
 800429e:	61ba      	str	r2, [r7, #24]
 80042a0:	69ba      	ldr	r2, [r7, #24]
 80042a2:	fa92 f2a2 	rbit	r2, r2
 80042a6:	617a      	str	r2, [r7, #20]
  return result;
 80042a8:	697a      	ldr	r2, [r7, #20]
 80042aa:	fab2 f282 	clz	r2, r2
 80042ae:	b2d2      	uxtb	r2, r2
 80042b0:	f042 0220 	orr.w	r2, r2, #32
 80042b4:	b2d2      	uxtb	r2, r2
 80042b6:	f002 021f 	and.w	r2, r2, #31
 80042ba:	2101      	movs	r1, #1
 80042bc:	fa01 f202 	lsl.w	r2, r1, r2
 80042c0:	4013      	ands	r3, r2
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d101      	bne.n	80042ca <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 80042c6:	2301      	movs	r3, #1
 80042c8:	e079      	b.n	80043be <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80042ca:	4b1d      	ldr	r3, [pc, #116]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	f023 0203 	bic.w	r2, r3, #3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	491a      	ldr	r1, [pc, #104]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 80042d8:	4313      	orrs	r3, r2
 80042da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80042dc:	f7fd f92a 	bl	8001534 <HAL_GetTick>
 80042e0:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042e2:	e00a      	b.n	80042fa <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80042e4:	f7fd f926 	bl	8001534 <HAL_GetTick>
 80042e8:	4602      	mov	r2, r0
 80042ea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042ec:	1ad3      	subs	r3, r2, r3
 80042ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d901      	bls.n	80042fa <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 80042f6:	2303      	movs	r3, #3
 80042f8:	e061      	b.n	80043be <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80042fa:	4b11      	ldr	r3, [pc, #68]	; (8004340 <HAL_RCC_ClockConfig+0x260>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	f003 020c 	and.w	r2, r3, #12
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	429a      	cmp	r2, r3
 800430a:	d1eb      	bne.n	80042e4 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800430c:	4b0b      	ldr	r3, [pc, #44]	; (800433c <HAL_RCC_ClockConfig+0x25c>)
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f003 0307 	and.w	r3, r3, #7
 8004314:	683a      	ldr	r2, [r7, #0]
 8004316:	429a      	cmp	r2, r3
 8004318:	d214      	bcs.n	8004344 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800431a:	4b08      	ldr	r3, [pc, #32]	; (800433c <HAL_RCC_ClockConfig+0x25c>)
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	f023 0207 	bic.w	r2, r3, #7
 8004322:	4906      	ldr	r1, [pc, #24]	; (800433c <HAL_RCC_ClockConfig+0x25c>)
 8004324:	683b      	ldr	r3, [r7, #0]
 8004326:	4313      	orrs	r3, r2
 8004328:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800432a:	4b04      	ldr	r3, [pc, #16]	; (800433c <HAL_RCC_ClockConfig+0x25c>)
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	f003 0307 	and.w	r3, r3, #7
 8004332:	683a      	ldr	r2, [r7, #0]
 8004334:	429a      	cmp	r2, r3
 8004336:	d005      	beq.n	8004344 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8004338:	2301      	movs	r3, #1
 800433a:	e040      	b.n	80043be <HAL_RCC_ClockConfig+0x2de>
 800433c:	40022000 	.word	0x40022000
 8004340:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	f003 0304 	and.w	r3, r3, #4
 800434c:	2b00      	cmp	r3, #0
 800434e:	d008      	beq.n	8004362 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004350:	4b1d      	ldr	r3, [pc, #116]	; (80043c8 <HAL_RCC_ClockConfig+0x2e8>)
 8004352:	685b      	ldr	r3, [r3, #4]
 8004354:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	68db      	ldr	r3, [r3, #12]
 800435c:	491a      	ldr	r1, [pc, #104]	; (80043c8 <HAL_RCC_ClockConfig+0x2e8>)
 800435e:	4313      	orrs	r3, r2
 8004360:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	f003 0308 	and.w	r3, r3, #8
 800436a:	2b00      	cmp	r3, #0
 800436c:	d009      	beq.n	8004382 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800436e:	4b16      	ldr	r3, [pc, #88]	; (80043c8 <HAL_RCC_ClockConfig+0x2e8>)
 8004370:	685b      	ldr	r3, [r3, #4]
 8004372:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	00db      	lsls	r3, r3, #3
 800437c:	4912      	ldr	r1, [pc, #72]	; (80043c8 <HAL_RCC_ClockConfig+0x2e8>)
 800437e:	4313      	orrs	r3, r2
 8004380:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004382:	f000 f829 	bl	80043d8 <HAL_RCC_GetSysClockFreq>
 8004386:	4601      	mov	r1, r0
 8004388:	4b0f      	ldr	r3, [pc, #60]	; (80043c8 <HAL_RCC_ClockConfig+0x2e8>)
 800438a:	685b      	ldr	r3, [r3, #4]
 800438c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004390:	22f0      	movs	r2, #240	; 0xf0
 8004392:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004394:	693a      	ldr	r2, [r7, #16]
 8004396:	fa92 f2a2 	rbit	r2, r2
 800439a:	60fa      	str	r2, [r7, #12]
  return result;
 800439c:	68fa      	ldr	r2, [r7, #12]
 800439e:	fab2 f282 	clz	r2, r2
 80043a2:	b2d2      	uxtb	r2, r2
 80043a4:	40d3      	lsrs	r3, r2
 80043a6:	4a09      	ldr	r2, [pc, #36]	; (80043cc <HAL_RCC_ClockConfig+0x2ec>)
 80043a8:	5cd3      	ldrb	r3, [r2, r3]
 80043aa:	fa21 f303 	lsr.w	r3, r1, r3
 80043ae:	4a08      	ldr	r2, [pc, #32]	; (80043d0 <HAL_RCC_ClockConfig+0x2f0>)
 80043b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80043b2:	4b08      	ldr	r3, [pc, #32]	; (80043d4 <HAL_RCC_ClockConfig+0x2f4>)
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	4618      	mov	r0, r3
 80043b8:	f7fd f878 	bl	80014ac <HAL_InitTick>
  
  return HAL_OK;
 80043bc:	2300      	movs	r3, #0
}
 80043be:	4618      	mov	r0, r3
 80043c0:	3778      	adds	r7, #120	; 0x78
 80043c2:	46bd      	mov	sp, r7
 80043c4:	bd80      	pop	{r7, pc}
 80043c6:	bf00      	nop
 80043c8:	40021000 	.word	0x40021000
 80043cc:	08006aa0 	.word	0x08006aa0
 80043d0:	20000020 	.word	0x20000020
 80043d4:	20000024 	.word	0x20000024

080043d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80043d8:	b480      	push	{r7}
 80043da:	b08b      	sub	sp, #44	; 0x2c
 80043dc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80043de:	2300      	movs	r3, #0
 80043e0:	61fb      	str	r3, [r7, #28]
 80043e2:	2300      	movs	r3, #0
 80043e4:	61bb      	str	r3, [r7, #24]
 80043e6:	2300      	movs	r3, #0
 80043e8:	627b      	str	r3, [r7, #36]	; 0x24
 80043ea:	2300      	movs	r3, #0
 80043ec:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80043ee:	2300      	movs	r3, #0
 80043f0:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 80043f2:	4b2a      	ldr	r3, [pc, #168]	; (800449c <HAL_RCC_GetSysClockFreq+0xc4>)
 80043f4:	685b      	ldr	r3, [r3, #4]
 80043f6:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80043f8:	69fb      	ldr	r3, [r7, #28]
 80043fa:	f003 030c 	and.w	r3, r3, #12
 80043fe:	2b04      	cmp	r3, #4
 8004400:	d002      	beq.n	8004408 <HAL_RCC_GetSysClockFreq+0x30>
 8004402:	2b08      	cmp	r3, #8
 8004404:	d003      	beq.n	800440e <HAL_RCC_GetSysClockFreq+0x36>
 8004406:	e03f      	b.n	8004488 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004408:	4b25      	ldr	r3, [pc, #148]	; (80044a0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800440a:	623b      	str	r3, [r7, #32]
      break;
 800440c:	e03f      	b.n	800448e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 800440e:	69fb      	ldr	r3, [r7, #28]
 8004410:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8004414:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8004418:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800441a:	68ba      	ldr	r2, [r7, #8]
 800441c:	fa92 f2a2 	rbit	r2, r2
 8004420:	607a      	str	r2, [r7, #4]
  return result;
 8004422:	687a      	ldr	r2, [r7, #4]
 8004424:	fab2 f282 	clz	r2, r2
 8004428:	b2d2      	uxtb	r2, r2
 800442a:	40d3      	lsrs	r3, r2
 800442c:	4a1d      	ldr	r2, [pc, #116]	; (80044a4 <HAL_RCC_GetSysClockFreq+0xcc>)
 800442e:	5cd3      	ldrb	r3, [r2, r3]
 8004430:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8004432:	4b1a      	ldr	r3, [pc, #104]	; (800449c <HAL_RCC_GetSysClockFreq+0xc4>)
 8004434:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004436:	f003 030f 	and.w	r3, r3, #15
 800443a:	220f      	movs	r2, #15
 800443c:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800443e:	693a      	ldr	r2, [r7, #16]
 8004440:	fa92 f2a2 	rbit	r2, r2
 8004444:	60fa      	str	r2, [r7, #12]
  return result;
 8004446:	68fa      	ldr	r2, [r7, #12]
 8004448:	fab2 f282 	clz	r2, r2
 800444c:	b2d2      	uxtb	r2, r2
 800444e:	40d3      	lsrs	r3, r2
 8004450:	4a15      	ldr	r2, [pc, #84]	; (80044a8 <HAL_RCC_GetSysClockFreq+0xd0>)
 8004452:	5cd3      	ldrb	r3, [r2, r3]
 8004454:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8004456:	69fb      	ldr	r3, [r7, #28]
 8004458:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800445c:	2b00      	cmp	r3, #0
 800445e:	d008      	beq.n	8004472 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004460:	4a0f      	ldr	r2, [pc, #60]	; (80044a0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004462:	69bb      	ldr	r3, [r7, #24]
 8004464:	fbb2 f2f3 	udiv	r2, r2, r3
 8004468:	697b      	ldr	r3, [r7, #20]
 800446a:	fb02 f303 	mul.w	r3, r2, r3
 800446e:	627b      	str	r3, [r7, #36]	; 0x24
 8004470:	e007      	b.n	8004482 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004472:	4a0b      	ldr	r2, [pc, #44]	; (80044a0 <HAL_RCC_GetSysClockFreq+0xc8>)
 8004474:	69bb      	ldr	r3, [r7, #24]
 8004476:	fbb2 f2f3 	udiv	r2, r2, r3
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	fb02 f303 	mul.w	r3, r2, r3
 8004480:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004482:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004484:	623b      	str	r3, [r7, #32]
      break;
 8004486:	e002      	b.n	800448e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004488:	4b05      	ldr	r3, [pc, #20]	; (80044a0 <HAL_RCC_GetSysClockFreq+0xc8>)
 800448a:	623b      	str	r3, [r7, #32]
      break;
 800448c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800448e:	6a3b      	ldr	r3, [r7, #32]
}
 8004490:	4618      	mov	r0, r3
 8004492:	372c      	adds	r7, #44	; 0x2c
 8004494:	46bd      	mov	sp, r7
 8004496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449a:	4770      	bx	lr
 800449c:	40021000 	.word	0x40021000
 80044a0:	007a1200 	.word	0x007a1200
 80044a4:	08006ab8 	.word	0x08006ab8
 80044a8:	08006ac8 	.word	0x08006ac8

080044ac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80044ac:	b480      	push	{r7}
 80044ae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80044b0:	4b03      	ldr	r3, [pc, #12]	; (80044c0 <HAL_RCC_GetHCLKFreq+0x14>)
 80044b2:	681b      	ldr	r3, [r3, #0]
}
 80044b4:	4618      	mov	r0, r3
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr
 80044be:	bf00      	nop
 80044c0:	20000020 	.word	0x20000020

080044c4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	b082      	sub	sp, #8
 80044c8:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80044ca:	f7ff ffef 	bl	80044ac <HAL_RCC_GetHCLKFreq>
 80044ce:	4601      	mov	r1, r0
 80044d0:	4b0b      	ldr	r3, [pc, #44]	; (8004500 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80044d2:	685b      	ldr	r3, [r3, #4]
 80044d4:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80044d8:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 80044dc:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044de:	687a      	ldr	r2, [r7, #4]
 80044e0:	fa92 f2a2 	rbit	r2, r2
 80044e4:	603a      	str	r2, [r7, #0]
  return result;
 80044e6:	683a      	ldr	r2, [r7, #0]
 80044e8:	fab2 f282 	clz	r2, r2
 80044ec:	b2d2      	uxtb	r2, r2
 80044ee:	40d3      	lsrs	r3, r2
 80044f0:	4a04      	ldr	r2, [pc, #16]	; (8004504 <HAL_RCC_GetPCLK1Freq+0x40>)
 80044f2:	5cd3      	ldrb	r3, [r2, r3]
 80044f4:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80044f8:	4618      	mov	r0, r3
 80044fa:	3708      	adds	r7, #8
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	40021000 	.word	0x40021000
 8004504:	08006ab0 	.word	0x08006ab0

08004508 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004508:	b580      	push	{r7, lr}
 800450a:	b082      	sub	sp, #8
 800450c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 800450e:	f7ff ffcd 	bl	80044ac <HAL_RCC_GetHCLKFreq>
 8004512:	4601      	mov	r1, r0
 8004514:	4b0b      	ldr	r3, [pc, #44]	; (8004544 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004516:	685b      	ldr	r3, [r3, #4]
 8004518:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 800451c:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8004520:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004522:	687a      	ldr	r2, [r7, #4]
 8004524:	fa92 f2a2 	rbit	r2, r2
 8004528:	603a      	str	r2, [r7, #0]
  return result;
 800452a:	683a      	ldr	r2, [r7, #0]
 800452c:	fab2 f282 	clz	r2, r2
 8004530:	b2d2      	uxtb	r2, r2
 8004532:	40d3      	lsrs	r3, r2
 8004534:	4a04      	ldr	r2, [pc, #16]	; (8004548 <HAL_RCC_GetPCLK2Freq+0x40>)
 8004536:	5cd3      	ldrb	r3, [r2, r3]
 8004538:	fa21 f303 	lsr.w	r3, r1, r3
} 
 800453c:	4618      	mov	r0, r3
 800453e:	3708      	adds	r7, #8
 8004540:	46bd      	mov	sp, r7
 8004542:	bd80      	pop	{r7, pc}
 8004544:	40021000 	.word	0x40021000
 8004548:	08006ab0 	.word	0x08006ab0

0800454c <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800454c:	b580      	push	{r7, lr}
 800454e:	b092      	sub	sp, #72	; 0x48
 8004550:	af00      	add	r7, sp, #0
 8004552:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004554:	2300      	movs	r3, #0
 8004556:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t temp_reg = 0U;
 8004558:	2300      	movs	r3, #0
 800455a:	63fb      	str	r3, [r7, #60]	; 0x3c
  FlagStatus       pwrclkchanged = RESET;
 800455c:	2300      	movs	r3, #0
 800455e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800456a:	2b00      	cmp	r3, #0
 800456c:	f000 80d4 	beq.w	8004718 <HAL_RCCEx_PeriphCLKConfig+0x1cc>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004570:	4b4e      	ldr	r3, [pc, #312]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004572:	69db      	ldr	r3, [r3, #28]
 8004574:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004578:	2b00      	cmp	r3, #0
 800457a:	d10e      	bne.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800457c:	4b4b      	ldr	r3, [pc, #300]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800457e:	69db      	ldr	r3, [r3, #28]
 8004580:	4a4a      	ldr	r2, [pc, #296]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004582:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004586:	61d3      	str	r3, [r2, #28]
 8004588:	4b48      	ldr	r3, [pc, #288]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800458a:	69db      	ldr	r3, [r3, #28]
 800458c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004590:	60bb      	str	r3, [r7, #8]
 8004592:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004594:	2301      	movs	r3, #1
 8004596:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800459a:	4b45      	ldr	r3, [pc, #276]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800459c:	681b      	ldr	r3, [r3, #0]
 800459e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d118      	bne.n	80045d8 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80045a6:	4b42      	ldr	r3, [pc, #264]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a41      	ldr	r2, [pc, #260]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045ac:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80045b0:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80045b2:	f7fc ffbf 	bl	8001534 <HAL_GetTick>
 80045b6:	6438      	str	r0, [r7, #64]	; 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045b8:	e008      	b.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80045ba:	f7fc ffbb 	bl	8001534 <HAL_GetTick>
 80045be:	4602      	mov	r2, r0
 80045c0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80045c2:	1ad3      	subs	r3, r2, r3
 80045c4:	2b64      	cmp	r3, #100	; 0x64
 80045c6:	d901      	bls.n	80045cc <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	e1d6      	b.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x42e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80045cc:	4b38      	ldr	r3, [pc, #224]	; (80046b0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d0f0      	beq.n	80045ba <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80045d8:	4b34      	ldr	r3, [pc, #208]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045da:	6a1b      	ldr	r3, [r3, #32]
 80045dc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045e0:	63fb      	str	r3, [r7, #60]	; 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80045e2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	f000 8084 	beq.w	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80045f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80045f4:	429a      	cmp	r2, r3
 80045f6:	d07c      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80045f8:	4b2c      	ldr	r3, [pc, #176]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80045fa:	6a1b      	ldr	r3, [r3, #32]
 80045fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004600:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004602:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004606:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004608:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800460a:	fa93 f3a3 	rbit	r3, r3
 800460e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004610:	6afb      	ldr	r3, [r7, #44]	; 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004612:	fab3 f383 	clz	r3, r3
 8004616:	b2db      	uxtb	r3, r3
 8004618:	461a      	mov	r2, r3
 800461a:	4b26      	ldr	r3, [pc, #152]	; (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800461c:	4413      	add	r3, r2
 800461e:	009b      	lsls	r3, r3, #2
 8004620:	461a      	mov	r2, r3
 8004622:	2301      	movs	r3, #1
 8004624:	6013      	str	r3, [r2, #0]
 8004626:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800462a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800462c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800462e:	fa93 f3a3 	rbit	r3, r3
 8004632:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004634:	6b7b      	ldr	r3, [r7, #52]	; 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004636:	fab3 f383 	clz	r3, r3
 800463a:	b2db      	uxtb	r3, r3
 800463c:	461a      	mov	r2, r3
 800463e:	4b1d      	ldr	r3, [pc, #116]	; (80046b4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004640:	4413      	add	r3, r2
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	461a      	mov	r2, r3
 8004646:	2300      	movs	r3, #0
 8004648:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800464a:	4a18      	ldr	r2, [pc, #96]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800464c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800464e:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004650:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004652:	f003 0301 	and.w	r3, r3, #1
 8004656:	2b00      	cmp	r3, #0
 8004658:	d04b      	beq.n	80046f2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800465a:	f7fc ff6b 	bl	8001534 <HAL_GetTick>
 800465e:	6438      	str	r0, [r7, #64]	; 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004660:	e00a      	b.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004662:	f7fc ff67 	bl	8001534 <HAL_GetTick>
 8004666:	4602      	mov	r2, r0
 8004668:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800466a:	1ad3      	subs	r3, r2, r3
 800466c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004670:	4293      	cmp	r3, r2
 8004672:	d901      	bls.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 8004674:	2303      	movs	r3, #3
 8004676:	e180      	b.n	800497a <HAL_RCCEx_PeriphCLKConfig+0x42e>
 8004678:	2302      	movs	r3, #2
 800467a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800467c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800467e:	fa93 f3a3 	rbit	r3, r3
 8004682:	627b      	str	r3, [r7, #36]	; 0x24
 8004684:	2302      	movs	r3, #2
 8004686:	623b      	str	r3, [r7, #32]
 8004688:	6a3b      	ldr	r3, [r7, #32]
 800468a:	fa93 f3a3 	rbit	r3, r3
 800468e:	61fb      	str	r3, [r7, #28]
  return result;
 8004690:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004692:	fab3 f383 	clz	r3, r3
 8004696:	b2db      	uxtb	r3, r3
 8004698:	095b      	lsrs	r3, r3, #5
 800469a:	b2db      	uxtb	r3, r3
 800469c:	f043 0302 	orr.w	r3, r3, #2
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	2b02      	cmp	r3, #2
 80046a4:	d108      	bne.n	80046b8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
 80046a6:	4b01      	ldr	r3, [pc, #4]	; (80046ac <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80046a8:	6a1b      	ldr	r3, [r3, #32]
 80046aa:	e00d      	b.n	80046c8 <HAL_RCCEx_PeriphCLKConfig+0x17c>
 80046ac:	40021000 	.word	0x40021000
 80046b0:	40007000 	.word	0x40007000
 80046b4:	10908100 	.word	0x10908100
 80046b8:	2302      	movs	r3, #2
 80046ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046bc:	69bb      	ldr	r3, [r7, #24]
 80046be:	fa93 f3a3 	rbit	r3, r3
 80046c2:	617b      	str	r3, [r7, #20]
 80046c4:	4b9a      	ldr	r3, [pc, #616]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046c8:	2202      	movs	r2, #2
 80046ca:	613a      	str	r2, [r7, #16]
 80046cc:	693a      	ldr	r2, [r7, #16]
 80046ce:	fa92 f2a2 	rbit	r2, r2
 80046d2:	60fa      	str	r2, [r7, #12]
  return result;
 80046d4:	68fa      	ldr	r2, [r7, #12]
 80046d6:	fab2 f282 	clz	r2, r2
 80046da:	b2d2      	uxtb	r2, r2
 80046dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80046e0:	b2d2      	uxtb	r2, r2
 80046e2:	f002 021f 	and.w	r2, r2, #31
 80046e6:	2101      	movs	r1, #1
 80046e8:	fa01 f202 	lsl.w	r2, r1, r2
 80046ec:	4013      	ands	r3, r2
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d0b7      	beq.n	8004662 <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80046f2:	4b8f      	ldr	r3, [pc, #572]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80046f4:	6a1b      	ldr	r3, [r3, #32]
 80046f6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	685b      	ldr	r3, [r3, #4]
 80046fe:	498c      	ldr	r1, [pc, #560]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004700:	4313      	orrs	r3, r2
 8004702:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8004704:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8004708:	2b01      	cmp	r3, #1
 800470a:	d105      	bne.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800470c:	4b88      	ldr	r3, [pc, #544]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800470e:	69db      	ldr	r3, [r3, #28]
 8004710:	4a87      	ldr	r2, [pc, #540]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004712:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004716:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0301 	and.w	r3, r3, #1
 8004720:	2b00      	cmp	r3, #0
 8004722:	d008      	beq.n	8004736 <HAL_RCCEx_PeriphCLKConfig+0x1ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004724:	4b82      	ldr	r3, [pc, #520]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004726:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004728:	f023 0203 	bic.w	r2, r3, #3
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	497f      	ldr	r1, [pc, #508]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004732:	4313      	orrs	r3, r2
 8004734:	630b      	str	r3, [r1, #48]	; 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b00      	cmp	r3, #0
 8004740:	d008      	beq.n	8004754 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004742:	4b7b      	ldr	r3, [pc, #492]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004746:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	68db      	ldr	r3, [r3, #12]
 800474e:	4978      	ldr	r1, [pc, #480]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004750:	4313      	orrs	r3, r2
 8004752:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f003 0304 	and.w	r3, r3, #4
 800475c:	2b00      	cmp	r3, #0
 800475e:	d008      	beq.n	8004772 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004760:	4b73      	ldr	r3, [pc, #460]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004764:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	691b      	ldr	r3, [r3, #16]
 800476c:	4970      	ldr	r1, [pc, #448]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800476e:	4313      	orrs	r3, r2
 8004770:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	f003 0320 	and.w	r3, r3, #32
 800477a:	2b00      	cmp	r3, #0
 800477c:	d008      	beq.n	8004790 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800477e:	4b6c      	ldr	r3, [pc, #432]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004782:	f023 0210 	bic.w	r2, r3, #16
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	69db      	ldr	r3, [r3, #28]
 800478a:	4969      	ldr	r1, [pc, #420]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800478c:	4313      	orrs	r3, r2
 800478e:	630b      	str	r3, [r1, #48]	; 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004798:	2b00      	cmp	r3, #0
 800479a:	d008      	beq.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 800479c:	4b64      	ldr	r3, [pc, #400]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047a8:	4961      	ldr	r1, [pc, #388]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047aa:	4313      	orrs	r3, r2
 80047ac:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d008      	beq.n	80047cc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80047ba:	4b5d      	ldr	r3, [pc, #372]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047be:	f023 0220 	bic.w	r2, r3, #32
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6a1b      	ldr	r3, [r3, #32]
 80047c6:	495a      	ldr	r1, [pc, #360]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047c8:	4313      	orrs	r3, r2
 80047ca:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d008      	beq.n	80047ea <HAL_RCCEx_PeriphCLKConfig+0x29e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80047d8:	4b55      	ldr	r3, [pc, #340]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047dc:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047e4:	4952      	ldr	r1, [pc, #328]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047e6:	4313      	orrs	r3, r2
 80047e8:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	f003 0308 	and.w	r3, r3, #8
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d008      	beq.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x2bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80047f6:	4b4e      	ldr	r3, [pc, #312]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80047f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047fa:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	695b      	ldr	r3, [r3, #20]
 8004802:	494b      	ldr	r1, [pc, #300]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004804:	4313      	orrs	r3, r2
 8004806:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0310 	and.w	r3, r3, #16
 8004810:	2b00      	cmp	r3, #0
 8004812:	d008      	beq.n	8004826 <HAL_RCCEx_PeriphCLKConfig+0x2da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004814:	4b46      	ldr	r3, [pc, #280]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004816:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004818:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	699b      	ldr	r3, [r3, #24]
 8004820:	4943      	ldr	r1, [pc, #268]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004822:	4313      	orrs	r3, r2
 8004824:	630b      	str	r3, [r1, #48]	; 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800482e:	2b00      	cmp	r3, #0
 8004830:	d008      	beq.n	8004844 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004832:	4b3f      	ldr	r3, [pc, #252]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483e:	493c      	ldr	r1, [pc, #240]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004840:	4313      	orrs	r3, r2
 8004842:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800484c:	2b00      	cmp	r3, #0
 800484e:	d008      	beq.n	8004862 <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004850:	4b37      	ldr	r3, [pc, #220]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004852:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004854:	f423 72f8 	bic.w	r2, r3, #496	; 0x1f0
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800485c:	4934      	ldr	r1, [pc, #208]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800485e:	4313      	orrs	r3, r2
 8004860:	62cb      	str	r3, [r1, #44]	; 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800486a:	2b00      	cmp	r3, #0
 800486c:	d008      	beq.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 800486e:	4b30      	ldr	r3, [pc, #192]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004870:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004872:	f423 5278 	bic.w	r2, r3, #15872	; 0x3e00
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800487a:	492d      	ldr	r1, [pc, #180]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800487c:	4313      	orrs	r3, r2
 800487e:	62cb      	str	r3, [r1, #44]	; 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004888:	2b00      	cmp	r3, #0
 800488a:	d008      	beq.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 800488c:	4b28      	ldr	r3, [pc, #160]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800488e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004890:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004898:	4925      	ldr	r1, [pc, #148]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800489a:	4313      	orrs	r3, r2
 800489c:	630b      	str	r3, [r1, #48]	; 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80048a6:	2b00      	cmp	r3, #0
 80048a8:	d008      	beq.n	80048bc <HAL_RCCEx_PeriphCLKConfig+0x370>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 80048aa:	4b21      	ldr	r3, [pc, #132]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ae:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048b6:	491e      	ldr	r1, [pc, #120]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048b8:	4313      	orrs	r3, r2
 80048ba:	630b      	str	r3, [r1, #48]	; 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d008      	beq.n	80048da <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 80048c8:	4b19      	ldr	r3, [pc, #100]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048cc:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048d4:	4916      	ldr	r1, [pc, #88]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048d6:	4313      	orrs	r3, r2
 80048d8:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80048e2:	2b00      	cmp	r3, #0
 80048e4:	d008      	beq.n	80048f8 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80048e6:	4b12      	ldr	r3, [pc, #72]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048ea:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048f2:	490f      	ldr	r1, [pc, #60]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 80048f4:	4313      	orrs	r3, r2
 80048f6:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004900:	2b00      	cmp	r3, #0
 8004902:	d008      	beq.n	8004916 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8004904:	4b0a      	ldr	r3, [pc, #40]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004908:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004910:	4907      	ldr	r1, [pc, #28]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004912:	4313      	orrs	r3, r2
 8004914:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800491e:	2b00      	cmp	r3, #0
 8004920:	d00c      	beq.n	800493c <HAL_RCCEx_PeriphCLKConfig+0x3f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 8004922:	4b03      	ldr	r3, [pc, #12]	; (8004930 <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8004924:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004926:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	e002      	b.n	8004934 <HAL_RCCEx_PeriphCLKConfig+0x3e8>
 800492e:	bf00      	nop
 8004930:	40021000 	.word	0x40021000
 8004934:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004936:	4913      	ldr	r1, [pc, #76]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004938:	4313      	orrs	r3, r2
 800493a:	630b      	str	r3, [r1, #48]	; 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004944:	2b00      	cmp	r3, #0
 8004946:	d008      	beq.n	800495a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 8004948:	4b0e      	ldr	r3, [pc, #56]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 800494a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800494c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004954:	490b      	ldr	r1, [pc, #44]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004956:	4313      	orrs	r3, r2
 8004958:	630b      	str	r3, [r1, #48]	; 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004962:	2b00      	cmp	r3, #0
 8004964:	d008      	beq.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x42c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 8004966:	4b07      	ldr	r3, [pc, #28]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004968:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800496a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004972:	4904      	ldr	r1, [pc, #16]	; (8004984 <HAL_RCCEx_PeriphCLKConfig+0x438>)
 8004974:	4313      	orrs	r3, r2
 8004976:	630b      	str	r3, [r1, #48]	; 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3748      	adds	r7, #72	; 0x48
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
 8004982:	bf00      	nop
 8004984:	40021000 	.word	0x40021000

08004988 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004988:	b580      	push	{r7, lr}
 800498a:	b082      	sub	sp, #8
 800498c:	af00      	add	r7, sp, #0
 800498e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d101      	bne.n	800499a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004996:	2301      	movs	r3, #1
 8004998:	e040      	b.n	8004a1c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d106      	bne.n	80049b0 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	2200      	movs	r2, #0
 80049a6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049aa:	6878      	ldr	r0, [r7, #4]
 80049ac:	f7fc fb94 	bl	80010d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	2224      	movs	r2, #36	; 0x24
 80049b4:	67da      	str	r2, [r3, #124]	; 0x7c

  __HAL_UART_DISABLE(huart);
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	681a      	ldr	r2, [r3, #0]
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	f022 0201 	bic.w	r2, r2, #1
 80049c4:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80049c6:	6878      	ldr	r0, [r7, #4]
 80049c8:	f000 fc5e 	bl	8005288 <UART_SetConfig>
 80049cc:	4603      	mov	r3, r0
 80049ce:	2b01      	cmp	r3, #1
 80049d0:	d101      	bne.n	80049d6 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 80049d2:	2301      	movs	r3, #1
 80049d4:	e022      	b.n	8004a1c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d002      	beq.n	80049e4 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 80049de:	6878      	ldr	r0, [r7, #4]
 80049e0:	f000 fe26 	bl	8005630 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	685a      	ldr	r2, [r3, #4]
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80049f2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	689a      	ldr	r2, [r3, #8]
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a02:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	681a      	ldr	r2, [r3, #0]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f042 0201 	orr.w	r2, r2, #1
 8004a12:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 fead 	bl	8005774 <UART_CheckIdleState>
 8004a1a:	4603      	mov	r3, r0
}
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	3708      	adds	r7, #8
 8004a20:	46bd      	mov	sp, r7
 8004a22:	bd80      	pop	{r7, pc}

08004a24 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b08a      	sub	sp, #40	; 0x28
 8004a28:	af02      	add	r7, sp, #8
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	603b      	str	r3, [r7, #0]
 8004a30:	4613      	mov	r3, r2
 8004a32:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004a38:	2b20      	cmp	r3, #32
 8004a3a:	d178      	bne.n	8004b2e <HAL_UART_Transmit+0x10a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004a3c:	68bb      	ldr	r3, [r7, #8]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d002      	beq.n	8004a48 <HAL_UART_Transmit+0x24>
 8004a42:	88fb      	ldrh	r3, [r7, #6]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d101      	bne.n	8004a4c <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004a48:	2301      	movs	r3, #1
 8004a4a:	e071      	b.n	8004b30 <HAL_UART_Transmit+0x10c>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2200      	movs	r2, #0
 8004a50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	2221      	movs	r2, #33	; 0x21
 8004a58:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004a5a:	f7fc fd6b 	bl	8001534 <HAL_GetTick>
 8004a5e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	88fa      	ldrh	r2, [r7, #6]
 8004a64:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	88fa      	ldrh	r2, [r7, #6]
 8004a6c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a78:	d108      	bne.n	8004a8c <HAL_UART_Transmit+0x68>
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	691b      	ldr	r3, [r3, #16]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d104      	bne.n	8004a8c <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8004a82:	2300      	movs	r3, #0
 8004a84:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004a86:	68bb      	ldr	r3, [r7, #8]
 8004a88:	61bb      	str	r3, [r7, #24]
 8004a8a:	e003      	b.n	8004a94 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8004a8c:	68bb      	ldr	r3, [r7, #8]
 8004a8e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004a90:	2300      	movs	r3, #0
 8004a92:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004a94:	e030      	b.n	8004af8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004a96:	683b      	ldr	r3, [r7, #0]
 8004a98:	9300      	str	r3, [sp, #0]
 8004a9a:	697b      	ldr	r3, [r7, #20]
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	2180      	movs	r1, #128	; 0x80
 8004aa0:	68f8      	ldr	r0, [r7, #12]
 8004aa2:	f000 ff0f 	bl	80058c4 <UART_WaitOnFlagUntilTimeout>
 8004aa6:	4603      	mov	r3, r0
 8004aa8:	2b00      	cmp	r3, #0
 8004aaa:	d004      	beq.n	8004ab6 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2220      	movs	r2, #32
 8004ab0:	67da      	str	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8004ab2:	2303      	movs	r3, #3
 8004ab4:	e03c      	b.n	8004b30 <HAL_UART_Transmit+0x10c>
      }
      if (pdata8bits == NULL)
 8004ab6:	69fb      	ldr	r3, [r7, #28]
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d10b      	bne.n	8004ad4 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004abc:	69bb      	ldr	r3, [r7, #24]
 8004abe:	881a      	ldrh	r2, [r3, #0]
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004ac8:	b292      	uxth	r2, r2
 8004aca:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8004acc:	69bb      	ldr	r3, [r7, #24]
 8004ace:	3302      	adds	r3, #2
 8004ad0:	61bb      	str	r3, [r7, #24]
 8004ad2:	e008      	b.n	8004ae6 <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004ad4:	69fb      	ldr	r3, [r7, #28]
 8004ad6:	781a      	ldrb	r2, [r3, #0]
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	b292      	uxth	r2, r2
 8004ade:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8004ae0:	69fb      	ldr	r3, [r7, #28]
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004aec:	b29b      	uxth	r3, r3
 8004aee:	3b01      	subs	r3, #1
 8004af0:	b29a      	uxth	r2, r3
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8004afe:	b29b      	uxth	r3, r3
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	d1c8      	bne.n	8004a96 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	9300      	str	r3, [sp, #0]
 8004b08:	697b      	ldr	r3, [r7, #20]
 8004b0a:	2200      	movs	r2, #0
 8004b0c:	2140      	movs	r1, #64	; 0x40
 8004b0e:	68f8      	ldr	r0, [r7, #12]
 8004b10:	f000 fed8 	bl	80058c4 <UART_WaitOnFlagUntilTimeout>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d004      	beq.n	8004b24 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	2220      	movs	r2, #32
 8004b1e:	67da      	str	r2, [r3, #124]	; 0x7c

      return HAL_TIMEOUT;
 8004b20:	2303      	movs	r3, #3
 8004b22:	e005      	b.n	8004b30 <HAL_UART_Transmit+0x10c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	2220      	movs	r2, #32
 8004b28:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8004b2a:	2300      	movs	r3, #0
 8004b2c:	e000      	b.n	8004b30 <HAL_UART_Transmit+0x10c>
  }
  else
  {
    return HAL_BUSY;
 8004b2e:	2302      	movs	r3, #2
  }
}
 8004b30:	4618      	mov	r0, r3
 8004b32:	3720      	adds	r7, #32
 8004b34:	46bd      	mov	sp, r7
 8004b36:	bd80      	pop	{r7, pc}

08004b38 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004b38:	b480      	push	{r7}
 8004b3a:	b08b      	sub	sp, #44	; 0x2c
 8004b3c:	af00      	add	r7, sp, #0
 8004b3e:	60f8      	str	r0, [r7, #12]
 8004b40:	60b9      	str	r1, [r7, #8]
 8004b42:	4613      	mov	r3, r2
 8004b44:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004b4a:	2b20      	cmp	r3, #32
 8004b4c:	d147      	bne.n	8004bde <HAL_UART_Transmit_IT+0xa6>
  {
    if ((pData == NULL) || (Size == 0U))
 8004b4e:	68bb      	ldr	r3, [r7, #8]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d002      	beq.n	8004b5a <HAL_UART_Transmit_IT+0x22>
 8004b54:	88fb      	ldrh	r3, [r7, #6]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d101      	bne.n	8004b5e <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8004b5a:	2301      	movs	r3, #1
 8004b5c:	e040      	b.n	8004be0 <HAL_UART_Transmit_IT+0xa8>
    }

    huart->pTxBuffPtr  = pData;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	68ba      	ldr	r2, [r7, #8]
 8004b62:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	88fa      	ldrh	r2, [r7, #6]
 8004b68:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	88fa      	ldrh	r2, [r7, #6]
 8004b70:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	66da      	str	r2, [r3, #108]	; 0x6c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2221      	movs	r2, #33	; 0x21
 8004b86:	67da      	str	r2, [r3, #124]	; 0x7c

    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b90:	d107      	bne.n	8004ba2 <HAL_UART_Transmit_IT+0x6a>
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	691b      	ldr	r3, [r3, #16]
 8004b96:	2b00      	cmp	r3, #0
 8004b98:	d103      	bne.n	8004ba2 <HAL_UART_Transmit_IT+0x6a>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	4a13      	ldr	r2, [pc, #76]	; (8004bec <HAL_UART_Transmit_IT+0xb4>)
 8004b9e:	66da      	str	r2, [r3, #108]	; 0x6c
 8004ba0:	e002      	b.n	8004ba8 <HAL_UART_Transmit_IT+0x70>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	4a12      	ldr	r2, [pc, #72]	; (8004bf0 <HAL_UART_Transmit_IT+0xb8>)
 8004ba6:	66da      	str	r2, [r3, #108]	; 0x6c
    }

    /* Enable the Transmit Data Register Empty interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	681b      	ldr	r3, [r3, #0]
 8004bac:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bae:	697b      	ldr	r3, [r7, #20]
 8004bb0:	e853 3f00 	ldrex	r3, [r3]
 8004bb4:	613b      	str	r3, [r7, #16]
   return(result);
 8004bb6:	693b      	ldr	r3, [r7, #16]
 8004bb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004bbc:	627b      	str	r3, [r7, #36]	; 0x24
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	461a      	mov	r2, r3
 8004bc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bc6:	623b      	str	r3, [r7, #32]
 8004bc8:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bca:	69f9      	ldr	r1, [r7, #28]
 8004bcc:	6a3a      	ldr	r2, [r7, #32]
 8004bce:	e841 2300 	strex	r3, r2, [r1]
 8004bd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004bd4:	69bb      	ldr	r3, [r7, #24]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d1e6      	bne.n	8004ba8 <HAL_UART_Transmit_IT+0x70>

    return HAL_OK;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	e000      	b.n	8004be0 <HAL_UART_Transmit_IT+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8004bde:	2302      	movs	r3, #2
  }
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	372c      	adds	r7, #44	; 0x2c
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr
 8004bec:	08005ccd 	.word	0x08005ccd
 8004bf0:	08005c15 	.word	0x08005c15

08004bf4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b08a      	sub	sp, #40	; 0x28
 8004bf8:	af00      	add	r7, sp, #0
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	4613      	mov	r3, r2
 8004c00:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004c08:	2b20      	cmp	r3, #32
 8004c0a:	d132      	bne.n	8004c72 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d002      	beq.n	8004c18 <HAL_UART_Receive_IT+0x24>
 8004c12:	88fb      	ldrh	r3, [r7, #6]
 8004c14:	2b00      	cmp	r3, #0
 8004c16:	d101      	bne.n	8004c1c <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e02b      	b.n	8004c74 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	661a      	str	r2, [r3, #96]	; 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d018      	beq.n	8004c62 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c36:	697b      	ldr	r3, [r7, #20]
 8004c38:	e853 3f00 	ldrex	r3, [r3]
 8004c3c:	613b      	str	r3, [r7, #16]
   return(result);
 8004c3e:	693b      	ldr	r3, [r7, #16]
 8004c40:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8004c44:	627b      	str	r3, [r7, #36]	; 0x24
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	461a      	mov	r2, r3
 8004c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c4e:	623b      	str	r3, [r7, #32]
 8004c50:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c52:	69f9      	ldr	r1, [r7, #28]
 8004c54:	6a3a      	ldr	r2, [r7, #32]
 8004c56:	e841 2300 	strex	r3, r2, [r1]
 8004c5a:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c5c:	69bb      	ldr	r3, [r7, #24]
 8004c5e:	2b00      	cmp	r3, #0
 8004c60:	d1e6      	bne.n	8004c30 <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004c62:	88fb      	ldrh	r3, [r7, #6]
 8004c64:	461a      	mov	r2, r3
 8004c66:	68b9      	ldr	r1, [r7, #8]
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f000 fe93 	bl	8005994 <UART_Start_Receive_IT>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	e000      	b.n	8004c74 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8004c72:	2302      	movs	r3, #2
  }
}
 8004c74:	4618      	mov	r0, r3
 8004c76:	3728      	adds	r7, #40	; 0x28
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	bd80      	pop	{r7, pc}

08004c7c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004c7c:	b580      	push	{r7, lr}
 8004c7e:	b0ba      	sub	sp, #232	; 0xe8
 8004c80:	af00      	add	r7, sp, #0
 8004c82:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	69db      	ldr	r3, [r3, #28]
 8004c8a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	681b      	ldr	r3, [r3, #0]
 8004c9c:	689b      	ldr	r3, [r3, #8]
 8004c9e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8004ca2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 8004ca6:	f640 030f 	movw	r3, #2063	; 0x80f
 8004caa:	4013      	ands	r3, r2
 8004cac:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 8004cb0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d115      	bne.n	8004ce4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004cb8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004cbc:	f003 0320 	and.w	r3, r3, #32
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00f      	beq.n	8004ce4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004cc4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004cc8:	f003 0320 	and.w	r3, r3, #32
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d009      	beq.n	8004ce4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	f000 82ab 	beq.w	8005230 <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004cde:	6878      	ldr	r0, [r7, #4]
 8004ce0:	4798      	blx	r3
      }
      return;
 8004ce2:	e2a5      	b.n	8005230 <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8004ce4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	f000 8117 	beq.w	8004f1c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8004cee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004cf2:	f003 0301 	and.w	r3, r3, #1
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d106      	bne.n	8004d08 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8004cfa:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004cfe:	4b85      	ldr	r3, [pc, #532]	; (8004f14 <HAL_UART_IRQHandler+0x298>)
 8004d00:	4013      	ands	r3, r2
 8004d02:	2b00      	cmp	r3, #0
 8004d04:	f000 810a 	beq.w	8004f1c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8004d08:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d0c:	f003 0301 	and.w	r3, r3, #1
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d011      	beq.n	8004d38 <HAL_UART_IRQHandler+0xbc>
 8004d14:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004d18:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d00b      	beq.n	8004d38 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	2201      	movs	r2, #1
 8004d26:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d2e:	f043 0201 	orr.w	r2, r3, #1
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d3c:	f003 0302 	and.w	r3, r3, #2
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d011      	beq.n	8004d68 <HAL_UART_IRQHandler+0xec>
 8004d44:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d48:	f003 0301 	and.w	r3, r3, #1
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d00b      	beq.n	8004d68 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	2202      	movs	r2, #2
 8004d56:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d5e:	f043 0204 	orr.w	r2, r3, #4
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004d68:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d6c:	f003 0304 	and.w	r3, r3, #4
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d011      	beq.n	8004d98 <HAL_UART_IRQHandler+0x11c>
 8004d74:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d00b      	beq.n	8004d98 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	2204      	movs	r2, #4
 8004d86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004d8e:	f043 0202 	orr.w	r2, r3, #2
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004d98:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004d9c:	f003 0308 	and.w	r3, r3, #8
 8004da0:	2b00      	cmp	r3, #0
 8004da2:	d017      	beq.n	8004dd4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004da4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004da8:	f003 0320 	and.w	r3, r3, #32
 8004dac:	2b00      	cmp	r3, #0
 8004dae:	d105      	bne.n	8004dbc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004db0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004db4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d00b      	beq.n	8004dd4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	2208      	movs	r2, #8
 8004dc2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dca:	f043 0208 	orr.w	r2, r3, #8
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8004dd4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004dd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d012      	beq.n	8004e06 <HAL_UART_IRQHandler+0x18a>
 8004de0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004de4:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d00c      	beq.n	8004e06 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004df4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004dfc:	f043 0220 	orr.w	r2, r3, #32
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	f000 8211 	beq.w	8005234 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8004e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004e16:	f003 0320 	and.w	r3, r3, #32
 8004e1a:	2b00      	cmp	r3, #0
 8004e1c:	d00d      	beq.n	8004e3a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8004e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004e22:	f003 0320 	and.w	r3, r3, #32
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d007      	beq.n	8004e3a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d003      	beq.n	8004e3a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e36:	6878      	ldr	r0, [r7, #4]
 8004e38:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e40:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	689b      	ldr	r3, [r3, #8]
 8004e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e4e:	2b40      	cmp	r3, #64	; 0x40
 8004e50:	d005      	beq.n	8004e5e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004e52:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8004e56:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004e5a:	2b00      	cmp	r3, #0
 8004e5c:	d04f      	beq.n	8004efe <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004e5e:	6878      	ldr	r0, [r7, #4]
 8004e60:	f000 fe5e 	bl	8005b20 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	689b      	ldr	r3, [r3, #8]
 8004e6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e6e:	2b40      	cmp	r3, #64	; 0x40
 8004e70:	d141      	bne.n	8004ef6 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	3308      	adds	r3, #8
 8004e78:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004e7c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8004e80:	e853 3f00 	ldrex	r3, [r3]
 8004e84:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004e88:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004e8c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	3308      	adds	r3, #8
 8004e9a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8004e9e:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8004ea2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ea6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004eaa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8004eae:	e841 2300 	strex	r3, r2, [r1]
 8004eb2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004eb6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d1d9      	bne.n	8004e72 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d013      	beq.n	8004eee <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004eca:	4a13      	ldr	r2, [pc, #76]	; (8004f18 <HAL_UART_IRQHandler+0x29c>)
 8004ecc:	635a      	str	r2, [r3, #52]	; 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ed2:	4618      	mov	r0, r3
 8004ed4:	f7fd fd86 	bl	80029e4 <HAL_DMA_Abort_IT>
 8004ed8:	4603      	mov	r3, r0
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d017      	beq.n	8004f0e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004ee2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ee4:	687a      	ldr	r2, [r7, #4]
 8004ee6:	6f52      	ldr	r2, [r2, #116]	; 0x74
 8004ee8:	4610      	mov	r0, r2
 8004eea:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004eec:	e00f      	b.n	8004f0e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004eee:	6878      	ldr	r0, [r7, #4]
 8004ef0:	f000 f9b4 	bl	800525c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ef4:	e00b      	b.n	8004f0e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f9b0 	bl	800525c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004efc:	e007      	b.n	8004f0e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004efe:	6878      	ldr	r0, [r7, #4]
 8004f00:	f000 f9ac 	bl	800525c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	2200      	movs	r2, #0
 8004f08:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
      }
    }
    return;
 8004f0c:	e192      	b.n	8005234 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f0e:	bf00      	nop
    return;
 8004f10:	e190      	b.n	8005234 <HAL_UART_IRQHandler+0x5b8>
 8004f12:	bf00      	nop
 8004f14:	04000120 	.word	0x04000120
 8004f18:	08005be9 	.word	0x08005be9

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f20:	2b01      	cmp	r3, #1
 8004f22:	f040 814b 	bne.w	80051bc <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004f26:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004f2a:	f003 0310 	and.w	r3, r3, #16
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	f000 8144 	beq.w	80051bc <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004f34:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004f38:	f003 0310 	and.w	r3, r3, #16
 8004f3c:	2b00      	cmp	r3, #0
 8004f3e:	f000 813d 	beq.w	80051bc <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	2210      	movs	r2, #16
 8004f48:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004f54:	2b40      	cmp	r3, #64	; 0x40
 8004f56:	f040 80b5 	bne.w	80050c4 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004f66:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	f000 8164 	beq.w	8005238 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8004f76:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f7a:	429a      	cmp	r2, r3
 8004f7c:	f080 815c 	bcs.w	8005238 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004f86:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	2b20      	cmp	r3, #32
 8004f92:	f000 8086 	beq.w	80050a2 <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f9e:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004fa2:	e853 3f00 	ldrex	r3, [r3]
 8004fa6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004faa:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004fae:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fb2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	461a      	mov	r2, r3
 8004fbc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004fc0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004fc4:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fc8:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8004fcc:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8004fd0:	e841 2300 	strex	r3, r2, [r1]
 8004fd4:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004fd8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d1da      	bne.n	8004f96 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	3308      	adds	r3, #8
 8004fe6:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fe8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004fea:	e853 3f00 	ldrex	r3, [r3]
 8004fee:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8004ff0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004ff2:	f023 0301 	bic.w	r3, r3, #1
 8004ff6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	3308      	adds	r3, #8
 8005000:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005004:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005008:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800500a:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800500c:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005010:	e841 2300 	strex	r3, r2, [r1]
 8005014:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005016:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005018:	2b00      	cmp	r3, #0
 800501a:	d1e1      	bne.n	8004fe0 <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	3308      	adds	r3, #8
 8005022:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005024:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005026:	e853 3f00 	ldrex	r3, [r3]
 800502a:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800502c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800502e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005032:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	3308      	adds	r3, #8
 800503c:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005040:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005042:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005044:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005046:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005048:	e841 2300 	strex	r3, r2, [r1]
 800504c:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800504e:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005050:	2b00      	cmp	r3, #0
 8005052:	d1e3      	bne.n	800501c <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2220      	movs	r2, #32
 8005058:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	2200      	movs	r2, #0
 8005060:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005068:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800506a:	e853 3f00 	ldrex	r3, [r3]
 800506e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005070:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005072:	f023 0310 	bic.w	r3, r3, #16
 8005076:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	461a      	mov	r2, r3
 8005080:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8005084:	65bb      	str	r3, [r7, #88]	; 0x58
 8005086:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005088:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800508a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800508c:	e841 2300 	strex	r3, r2, [r1]
 8005090:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005092:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005094:	2b00      	cmp	r3, #0
 8005096:	d1e4      	bne.n	8005062 <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800509c:	4618      	mov	r0, r3
 800509e:	f7fd fc68 	bl	8002972 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2202      	movs	r2, #2
 80050a6:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80050ae:	687b      	ldr	r3, [r7, #4]
 80050b0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	4619      	mov	r1, r3
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f000 f8d7 	bl	8005270 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80050c2:	e0b9      	b.n	8005238 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80050d0:	b29b      	uxth	r3, r3
 80050d2:	1ad3      	subs	r3, r2, r3
 80050d4:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 80050de:	b29b      	uxth	r3, r3
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f000 80ab 	beq.w	800523c <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 80050e6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80050ea:	2b00      	cmp	r3, #0
 80050ec:	f000 80a6 	beq.w	800523c <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80050f8:	e853 3f00 	ldrex	r3, [r3]
 80050fc:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80050fe:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005100:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005104:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	461a      	mov	r2, r3
 800510e:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8005112:	647b      	str	r3, [r7, #68]	; 0x44
 8005114:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005116:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005118:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800511a:	e841 2300 	strex	r3, r2, [r1]
 800511e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005120:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005122:	2b00      	cmp	r3, #0
 8005124:	d1e4      	bne.n	80050f0 <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	3308      	adds	r3, #8
 800512c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800512e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005130:	e853 3f00 	ldrex	r3, [r3]
 8005134:	623b      	str	r3, [r7, #32]
   return(result);
 8005136:	6a3b      	ldr	r3, [r7, #32]
 8005138:	f023 0301 	bic.w	r3, r3, #1
 800513c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	3308      	adds	r3, #8
 8005146:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800514a:	633a      	str	r2, [r7, #48]	; 0x30
 800514c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800514e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005150:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005152:	e841 2300 	strex	r3, r2, [r1]
 8005156:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005158:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800515a:	2b00      	cmp	r3, #0
 800515c:	d1e3      	bne.n	8005126 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	2220      	movs	r2, #32
 8005162:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	2200      	movs	r2, #0
 800516a:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	2200      	movs	r2, #0
 8005170:	669a      	str	r2, [r3, #104]	; 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005178:	693b      	ldr	r3, [r7, #16]
 800517a:	e853 3f00 	ldrex	r3, [r3]
 800517e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	f023 0310 	bic.w	r3, r3, #16
 8005186:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	461a      	mov	r2, r3
 8005190:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8005194:	61fb      	str	r3, [r7, #28]
 8005196:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005198:	69b9      	ldr	r1, [r7, #24]
 800519a:	69fa      	ldr	r2, [r7, #28]
 800519c:	e841 2300 	strex	r3, r2, [r1]
 80051a0:	617b      	str	r3, [r7, #20]
   return(result);
 80051a2:	697b      	ldr	r3, [r7, #20]
 80051a4:	2b00      	cmp	r3, #0
 80051a6:	d1e4      	bne.n	8005172 <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2202      	movs	r2, #2
 80051ac:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80051ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80051b2:	4619      	mov	r1, r3
 80051b4:	6878      	ldr	r0, [r7, #4]
 80051b6:	f000 f85b 	bl	8005270 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80051ba:	e03f      	b.n	800523c <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80051bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051c0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d00e      	beq.n	80051e6 <HAL_UART_IRQHandler+0x56a>
 80051c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80051cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d008      	beq.n	80051e6 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80051dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 ffa6 	bl	8006130 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80051e4:	e02d      	b.n	8005242 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 80051e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051ee:	2b00      	cmp	r3, #0
 80051f0:	d00e      	beq.n	8005210 <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80051f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d008      	beq.n	8005210 <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005202:	2b00      	cmp	r3, #0
 8005204:	d01c      	beq.n	8005240 <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800520a:	6878      	ldr	r0, [r7, #4]
 800520c:	4798      	blx	r3
    }
    return;
 800520e:	e017      	b.n	8005240 <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005210:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005218:	2b00      	cmp	r3, #0
 800521a:	d012      	beq.n	8005242 <HAL_UART_IRQHandler+0x5c6>
 800521c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005220:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005224:	2b00      	cmp	r3, #0
 8005226:	d00c      	beq.n	8005242 <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005228:	6878      	ldr	r0, [r7, #4]
 800522a:	f000 fdaf 	bl	8005d8c <UART_EndTransmit_IT>
    return;
 800522e:	e008      	b.n	8005242 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005230:	bf00      	nop
 8005232:	e006      	b.n	8005242 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005234:	bf00      	nop
 8005236:	e004      	b.n	8005242 <HAL_UART_IRQHandler+0x5c6>
      return;
 8005238:	bf00      	nop
 800523a:	e002      	b.n	8005242 <HAL_UART_IRQHandler+0x5c6>
      return;
 800523c:	bf00      	nop
 800523e:	e000      	b.n	8005242 <HAL_UART_IRQHandler+0x5c6>
    return;
 8005240:	bf00      	nop
  }

}
 8005242:	37e8      	adds	r7, #232	; 0xe8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005248:	b480      	push	{r7}
 800524a:	b083      	sub	sp, #12
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005250:	bf00      	nop
 8005252:	370c      	adds	r7, #12
 8005254:	46bd      	mov	sp, r7
 8005256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800525a:	4770      	bx	lr

0800525c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800525c:	b480      	push	{r7}
 800525e:	b083      	sub	sp, #12
 8005260:	af00      	add	r7, sp, #0
 8005262:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005264:	bf00      	nop
 8005266:	370c      	adds	r7, #12
 8005268:	46bd      	mov	sp, r7
 800526a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526e:	4770      	bx	lr

08005270 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005270:	b480      	push	{r7}
 8005272:	b083      	sub	sp, #12
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	460b      	mov	r3, r1
 800527a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800527c:	bf00      	nop
 800527e:	370c      	adds	r7, #12
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr

08005288 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b088      	sub	sp, #32
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005290:	2300      	movs	r3, #0
 8005292:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689a      	ldr	r2, [r3, #8]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	691b      	ldr	r3, [r3, #16]
 800529c:	431a      	orrs	r2, r3
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	695b      	ldr	r3, [r3, #20]
 80052a2:	431a      	orrs	r2, r3
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	69db      	ldr	r3, [r3, #28]
 80052a8:	4313      	orrs	r3, r2
 80052aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	4b92      	ldr	r3, [pc, #584]	; (80054fc <UART_SetConfig+0x274>)
 80052b4:	4013      	ands	r3, r2
 80052b6:	687a      	ldr	r2, [r7, #4]
 80052b8:	6812      	ldr	r2, [r2, #0]
 80052ba:	6979      	ldr	r1, [r7, #20]
 80052bc:	430b      	orrs	r3, r1
 80052be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	685b      	ldr	r3, [r3, #4]
 80052c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	68da      	ldr	r2, [r3, #12]
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	430a      	orrs	r2, r1
 80052d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	699b      	ldr	r3, [r3, #24]
 80052da:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	6a1b      	ldr	r3, [r3, #32]
 80052e0:	697a      	ldr	r2, [r7, #20]
 80052e2:	4313      	orrs	r3, r2
 80052e4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	689b      	ldr	r3, [r3, #8]
 80052ec:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	697a      	ldr	r2, [r7, #20]
 80052f6:	430a      	orrs	r2, r1
 80052f8:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a80      	ldr	r2, [pc, #512]	; (8005500 <UART_SetConfig+0x278>)
 8005300:	4293      	cmp	r3, r2
 8005302:	d120      	bne.n	8005346 <UART_SetConfig+0xbe>
 8005304:	4b7f      	ldr	r3, [pc, #508]	; (8005504 <UART_SetConfig+0x27c>)
 8005306:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005308:	f003 0303 	and.w	r3, r3, #3
 800530c:	2b03      	cmp	r3, #3
 800530e:	d817      	bhi.n	8005340 <UART_SetConfig+0xb8>
 8005310:	a201      	add	r2, pc, #4	; (adr r2, 8005318 <UART_SetConfig+0x90>)
 8005312:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005316:	bf00      	nop
 8005318:	08005329 	.word	0x08005329
 800531c:	08005335 	.word	0x08005335
 8005320:	0800533b 	.word	0x0800533b
 8005324:	0800532f 	.word	0x0800532f
 8005328:	2301      	movs	r3, #1
 800532a:	77fb      	strb	r3, [r7, #31]
 800532c:	e0b5      	b.n	800549a <UART_SetConfig+0x212>
 800532e:	2302      	movs	r3, #2
 8005330:	77fb      	strb	r3, [r7, #31]
 8005332:	e0b2      	b.n	800549a <UART_SetConfig+0x212>
 8005334:	2304      	movs	r3, #4
 8005336:	77fb      	strb	r3, [r7, #31]
 8005338:	e0af      	b.n	800549a <UART_SetConfig+0x212>
 800533a:	2308      	movs	r3, #8
 800533c:	77fb      	strb	r3, [r7, #31]
 800533e:	e0ac      	b.n	800549a <UART_SetConfig+0x212>
 8005340:	2310      	movs	r3, #16
 8005342:	77fb      	strb	r3, [r7, #31]
 8005344:	e0a9      	b.n	800549a <UART_SetConfig+0x212>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	4a6f      	ldr	r2, [pc, #444]	; (8005508 <UART_SetConfig+0x280>)
 800534c:	4293      	cmp	r3, r2
 800534e:	d124      	bne.n	800539a <UART_SetConfig+0x112>
 8005350:	4b6c      	ldr	r3, [pc, #432]	; (8005504 <UART_SetConfig+0x27c>)
 8005352:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005354:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8005358:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800535c:	d011      	beq.n	8005382 <UART_SetConfig+0xfa>
 800535e:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8005362:	d817      	bhi.n	8005394 <UART_SetConfig+0x10c>
 8005364:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005368:	d011      	beq.n	800538e <UART_SetConfig+0x106>
 800536a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800536e:	d811      	bhi.n	8005394 <UART_SetConfig+0x10c>
 8005370:	2b00      	cmp	r3, #0
 8005372:	d003      	beq.n	800537c <UART_SetConfig+0xf4>
 8005374:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005378:	d006      	beq.n	8005388 <UART_SetConfig+0x100>
 800537a:	e00b      	b.n	8005394 <UART_SetConfig+0x10c>
 800537c:	2300      	movs	r3, #0
 800537e:	77fb      	strb	r3, [r7, #31]
 8005380:	e08b      	b.n	800549a <UART_SetConfig+0x212>
 8005382:	2302      	movs	r3, #2
 8005384:	77fb      	strb	r3, [r7, #31]
 8005386:	e088      	b.n	800549a <UART_SetConfig+0x212>
 8005388:	2304      	movs	r3, #4
 800538a:	77fb      	strb	r3, [r7, #31]
 800538c:	e085      	b.n	800549a <UART_SetConfig+0x212>
 800538e:	2308      	movs	r3, #8
 8005390:	77fb      	strb	r3, [r7, #31]
 8005392:	e082      	b.n	800549a <UART_SetConfig+0x212>
 8005394:	2310      	movs	r3, #16
 8005396:	77fb      	strb	r3, [r7, #31]
 8005398:	e07f      	b.n	800549a <UART_SetConfig+0x212>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	4a5b      	ldr	r2, [pc, #364]	; (800550c <UART_SetConfig+0x284>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d124      	bne.n	80053ee <UART_SetConfig+0x166>
 80053a4:	4b57      	ldr	r3, [pc, #348]	; (8005504 <UART_SetConfig+0x27c>)
 80053a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053a8:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80053ac:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80053b0:	d011      	beq.n	80053d6 <UART_SetConfig+0x14e>
 80053b2:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80053b6:	d817      	bhi.n	80053e8 <UART_SetConfig+0x160>
 80053b8:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80053bc:	d011      	beq.n	80053e2 <UART_SetConfig+0x15a>
 80053be:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 80053c2:	d811      	bhi.n	80053e8 <UART_SetConfig+0x160>
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d003      	beq.n	80053d0 <UART_SetConfig+0x148>
 80053c8:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80053cc:	d006      	beq.n	80053dc <UART_SetConfig+0x154>
 80053ce:	e00b      	b.n	80053e8 <UART_SetConfig+0x160>
 80053d0:	2300      	movs	r3, #0
 80053d2:	77fb      	strb	r3, [r7, #31]
 80053d4:	e061      	b.n	800549a <UART_SetConfig+0x212>
 80053d6:	2302      	movs	r3, #2
 80053d8:	77fb      	strb	r3, [r7, #31]
 80053da:	e05e      	b.n	800549a <UART_SetConfig+0x212>
 80053dc:	2304      	movs	r3, #4
 80053de:	77fb      	strb	r3, [r7, #31]
 80053e0:	e05b      	b.n	800549a <UART_SetConfig+0x212>
 80053e2:	2308      	movs	r3, #8
 80053e4:	77fb      	strb	r3, [r7, #31]
 80053e6:	e058      	b.n	800549a <UART_SetConfig+0x212>
 80053e8:	2310      	movs	r3, #16
 80053ea:	77fb      	strb	r3, [r7, #31]
 80053ec:	e055      	b.n	800549a <UART_SetConfig+0x212>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a47      	ldr	r2, [pc, #284]	; (8005510 <UART_SetConfig+0x288>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d124      	bne.n	8005442 <UART_SetConfig+0x1ba>
 80053f8:	4b42      	ldr	r3, [pc, #264]	; (8005504 <UART_SetConfig+0x27c>)
 80053fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053fc:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8005400:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8005404:	d011      	beq.n	800542a <UART_SetConfig+0x1a2>
 8005406:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800540a:	d817      	bhi.n	800543c <UART_SetConfig+0x1b4>
 800540c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005410:	d011      	beq.n	8005436 <UART_SetConfig+0x1ae>
 8005412:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005416:	d811      	bhi.n	800543c <UART_SetConfig+0x1b4>
 8005418:	2b00      	cmp	r3, #0
 800541a:	d003      	beq.n	8005424 <UART_SetConfig+0x19c>
 800541c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005420:	d006      	beq.n	8005430 <UART_SetConfig+0x1a8>
 8005422:	e00b      	b.n	800543c <UART_SetConfig+0x1b4>
 8005424:	2300      	movs	r3, #0
 8005426:	77fb      	strb	r3, [r7, #31]
 8005428:	e037      	b.n	800549a <UART_SetConfig+0x212>
 800542a:	2302      	movs	r3, #2
 800542c:	77fb      	strb	r3, [r7, #31]
 800542e:	e034      	b.n	800549a <UART_SetConfig+0x212>
 8005430:	2304      	movs	r3, #4
 8005432:	77fb      	strb	r3, [r7, #31]
 8005434:	e031      	b.n	800549a <UART_SetConfig+0x212>
 8005436:	2308      	movs	r3, #8
 8005438:	77fb      	strb	r3, [r7, #31]
 800543a:	e02e      	b.n	800549a <UART_SetConfig+0x212>
 800543c:	2310      	movs	r3, #16
 800543e:	77fb      	strb	r3, [r7, #31]
 8005440:	e02b      	b.n	800549a <UART_SetConfig+0x212>
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a33      	ldr	r2, [pc, #204]	; (8005514 <UART_SetConfig+0x28c>)
 8005448:	4293      	cmp	r3, r2
 800544a:	d124      	bne.n	8005496 <UART_SetConfig+0x20e>
 800544c:	4b2d      	ldr	r3, [pc, #180]	; (8005504 <UART_SetConfig+0x27c>)
 800544e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005450:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 8005454:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8005458:	d011      	beq.n	800547e <UART_SetConfig+0x1f6>
 800545a:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 800545e:	d817      	bhi.n	8005490 <UART_SetConfig+0x208>
 8005460:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005464:	d011      	beq.n	800548a <UART_SetConfig+0x202>
 8005466:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800546a:	d811      	bhi.n	8005490 <UART_SetConfig+0x208>
 800546c:	2b00      	cmp	r3, #0
 800546e:	d003      	beq.n	8005478 <UART_SetConfig+0x1f0>
 8005470:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005474:	d006      	beq.n	8005484 <UART_SetConfig+0x1fc>
 8005476:	e00b      	b.n	8005490 <UART_SetConfig+0x208>
 8005478:	2300      	movs	r3, #0
 800547a:	77fb      	strb	r3, [r7, #31]
 800547c:	e00d      	b.n	800549a <UART_SetConfig+0x212>
 800547e:	2302      	movs	r3, #2
 8005480:	77fb      	strb	r3, [r7, #31]
 8005482:	e00a      	b.n	800549a <UART_SetConfig+0x212>
 8005484:	2304      	movs	r3, #4
 8005486:	77fb      	strb	r3, [r7, #31]
 8005488:	e007      	b.n	800549a <UART_SetConfig+0x212>
 800548a:	2308      	movs	r3, #8
 800548c:	77fb      	strb	r3, [r7, #31]
 800548e:	e004      	b.n	800549a <UART_SetConfig+0x212>
 8005490:	2310      	movs	r3, #16
 8005492:	77fb      	strb	r3, [r7, #31]
 8005494:	e001      	b.n	800549a <UART_SetConfig+0x212>
 8005496:	2310      	movs	r3, #16
 8005498:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800549a:	687b      	ldr	r3, [r7, #4]
 800549c:	69db      	ldr	r3, [r3, #28]
 800549e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80054a2:	d16b      	bne.n	800557c <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 80054a4:	7ffb      	ldrb	r3, [r7, #31]
 80054a6:	2b08      	cmp	r3, #8
 80054a8:	d838      	bhi.n	800551c <UART_SetConfig+0x294>
 80054aa:	a201      	add	r2, pc, #4	; (adr r2, 80054b0 <UART_SetConfig+0x228>)
 80054ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054b0:	080054d5 	.word	0x080054d5
 80054b4:	080054dd 	.word	0x080054dd
 80054b8:	080054e5 	.word	0x080054e5
 80054bc:	0800551d 	.word	0x0800551d
 80054c0:	080054eb 	.word	0x080054eb
 80054c4:	0800551d 	.word	0x0800551d
 80054c8:	0800551d 	.word	0x0800551d
 80054cc:	0800551d 	.word	0x0800551d
 80054d0:	080054f3 	.word	0x080054f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80054d4:	f7fe fff6 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
 80054d8:	61b8      	str	r0, [r7, #24]
        break;
 80054da:	e024      	b.n	8005526 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80054dc:	f7ff f814 	bl	8004508 <HAL_RCC_GetPCLK2Freq>
 80054e0:	61b8      	str	r0, [r7, #24]
        break;
 80054e2:	e020      	b.n	8005526 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80054e4:	4b0c      	ldr	r3, [pc, #48]	; (8005518 <UART_SetConfig+0x290>)
 80054e6:	61bb      	str	r3, [r7, #24]
        break;
 80054e8:	e01d      	b.n	8005526 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80054ea:	f7fe ff75 	bl	80043d8 <HAL_RCC_GetSysClockFreq>
 80054ee:	61b8      	str	r0, [r7, #24]
        break;
 80054f0:	e019      	b.n	8005526 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80054f2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80054f6:	61bb      	str	r3, [r7, #24]
        break;
 80054f8:	e015      	b.n	8005526 <UART_SetConfig+0x29e>
 80054fa:	bf00      	nop
 80054fc:	efff69f3 	.word	0xefff69f3
 8005500:	40013800 	.word	0x40013800
 8005504:	40021000 	.word	0x40021000
 8005508:	40004400 	.word	0x40004400
 800550c:	40004800 	.word	0x40004800
 8005510:	40004c00 	.word	0x40004c00
 8005514:	40005000 	.word	0x40005000
 8005518:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 800551c:	2300      	movs	r3, #0
 800551e:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005520:	2301      	movs	r3, #1
 8005522:	77bb      	strb	r3, [r7, #30]
        break;
 8005524:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005526:	69bb      	ldr	r3, [r7, #24]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d073      	beq.n	8005614 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	005a      	lsls	r2, r3, #1
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	685b      	ldr	r3, [r3, #4]
 8005534:	085b      	lsrs	r3, r3, #1
 8005536:	441a      	add	r2, r3
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	685b      	ldr	r3, [r3, #4]
 800553c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005540:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005542:	693b      	ldr	r3, [r7, #16]
 8005544:	2b0f      	cmp	r3, #15
 8005546:	d916      	bls.n	8005576 <UART_SetConfig+0x2ee>
 8005548:	693b      	ldr	r3, [r7, #16]
 800554a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800554e:	d212      	bcs.n	8005576 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	b29b      	uxth	r3, r3
 8005554:	f023 030f 	bic.w	r3, r3, #15
 8005558:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	085b      	lsrs	r3, r3, #1
 800555e:	b29b      	uxth	r3, r3
 8005560:	f003 0307 	and.w	r3, r3, #7
 8005564:	b29a      	uxth	r2, r3
 8005566:	89fb      	ldrh	r3, [r7, #14]
 8005568:	4313      	orrs	r3, r2
 800556a:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	89fa      	ldrh	r2, [r7, #14]
 8005572:	60da      	str	r2, [r3, #12]
 8005574:	e04e      	b.n	8005614 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005576:	2301      	movs	r3, #1
 8005578:	77bb      	strb	r3, [r7, #30]
 800557a:	e04b      	b.n	8005614 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800557c:	7ffb      	ldrb	r3, [r7, #31]
 800557e:	2b08      	cmp	r3, #8
 8005580:	d827      	bhi.n	80055d2 <UART_SetConfig+0x34a>
 8005582:	a201      	add	r2, pc, #4	; (adr r2, 8005588 <UART_SetConfig+0x300>)
 8005584:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005588:	080055ad 	.word	0x080055ad
 800558c:	080055b5 	.word	0x080055b5
 8005590:	080055bd 	.word	0x080055bd
 8005594:	080055d3 	.word	0x080055d3
 8005598:	080055c3 	.word	0x080055c3
 800559c:	080055d3 	.word	0x080055d3
 80055a0:	080055d3 	.word	0x080055d3
 80055a4:	080055d3 	.word	0x080055d3
 80055a8:	080055cb 	.word	0x080055cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80055ac:	f7fe ff8a 	bl	80044c4 <HAL_RCC_GetPCLK1Freq>
 80055b0:	61b8      	str	r0, [r7, #24]
        break;
 80055b2:	e013      	b.n	80055dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80055b4:	f7fe ffa8 	bl	8004508 <HAL_RCC_GetPCLK2Freq>
 80055b8:	61b8      	str	r0, [r7, #24]
        break;
 80055ba:	e00f      	b.n	80055dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80055bc:	4b1b      	ldr	r3, [pc, #108]	; (800562c <UART_SetConfig+0x3a4>)
 80055be:	61bb      	str	r3, [r7, #24]
        break;
 80055c0:	e00c      	b.n	80055dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80055c2:	f7fe ff09 	bl	80043d8 <HAL_RCC_GetSysClockFreq>
 80055c6:	61b8      	str	r0, [r7, #24]
        break;
 80055c8:	e008      	b.n	80055dc <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80055ca:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055ce:	61bb      	str	r3, [r7, #24]
        break;
 80055d0:	e004      	b.n	80055dc <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 80055d2:	2300      	movs	r3, #0
 80055d4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80055d6:	2301      	movs	r3, #1
 80055d8:	77bb      	strb	r3, [r7, #30]
        break;
 80055da:	bf00      	nop
    }

    if (pclk != 0U)
 80055dc:	69bb      	ldr	r3, [r7, #24]
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d018      	beq.n	8005614 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	085a      	lsrs	r2, r3, #1
 80055e8:	69bb      	ldr	r3, [r7, #24]
 80055ea:	441a      	add	r2, r3
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	685b      	ldr	r3, [r3, #4]
 80055f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80055f4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	2b0f      	cmp	r3, #15
 80055fa:	d909      	bls.n	8005610 <UART_SetConfig+0x388>
 80055fc:	693b      	ldr	r3, [r7, #16]
 80055fe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005602:	d205      	bcs.n	8005610 <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	b29a      	uxth	r2, r3
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	60da      	str	r2, [r3, #12]
 800560e:	e001      	b.n	8005614 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005610:	2301      	movs	r3, #1
 8005612:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	2200      	movs	r2, #0
 8005618:	669a      	str	r2, [r3, #104]	; 0x68
  huart->TxISR = NULL;
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2200      	movs	r2, #0
 800561e:	66da      	str	r2, [r3, #108]	; 0x6c

  return ret;
 8005620:	7fbb      	ldrb	r3, [r7, #30]
}
 8005622:	4618      	mov	r0, r3
 8005624:	3720      	adds	r7, #32
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	007a1200 	.word	0x007a1200

08005630 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005630:	b480      	push	{r7}
 8005632:	b083      	sub	sp, #12
 8005634:	af00      	add	r7, sp, #0
 8005636:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800563c:	f003 0301 	and.w	r3, r3, #1
 8005640:	2b00      	cmp	r3, #0
 8005642:	d00a      	beq.n	800565a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	685b      	ldr	r3, [r3, #4]
 800564a:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	430a      	orrs	r2, r1
 8005658:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800565a:	687b      	ldr	r3, [r7, #4]
 800565c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800565e:	f003 0302 	and.w	r3, r3, #2
 8005662:	2b00      	cmp	r3, #0
 8005664:	d00a      	beq.n	800567c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	685b      	ldr	r3, [r3, #4]
 800566c:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	430a      	orrs	r2, r1
 800567a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005680:	f003 0304 	and.w	r3, r3, #4
 8005684:	2b00      	cmp	r3, #0
 8005686:	d00a      	beq.n	800569e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	685b      	ldr	r3, [r3, #4]
 800568e:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	430a      	orrs	r2, r1
 800569c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056a2:	f003 0308 	and.w	r3, r3, #8
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00a      	beq.n	80056c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	681b      	ldr	r3, [r3, #0]
 80056ae:	685b      	ldr	r3, [r3, #4]
 80056b0:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	430a      	orrs	r2, r1
 80056be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056c4:	f003 0310 	and.w	r3, r3, #16
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d00a      	beq.n	80056e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	689b      	ldr	r3, [r3, #8]
 80056d2:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	430a      	orrs	r2, r1
 80056e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056e6:	f003 0320 	and.w	r3, r3, #32
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d00a      	beq.n	8005704 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	430a      	orrs	r2, r1
 8005702:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005708:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800570c:	2b00      	cmp	r3, #0
 800570e:	d01a      	beq.n	8005746 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	685b      	ldr	r3, [r3, #4]
 8005716:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	430a      	orrs	r2, r1
 8005724:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800572a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800572e:	d10a      	bne.n	8005746 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	430a      	orrs	r2, r1
 8005744:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800574a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800574e:	2b00      	cmp	r3, #0
 8005750:	d00a      	beq.n	8005768 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	430a      	orrs	r2, r1
 8005766:	605a      	str	r2, [r3, #4]
  }
}
 8005768:	bf00      	nop
 800576a:	370c      	adds	r7, #12
 800576c:	46bd      	mov	sp, r7
 800576e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005772:	4770      	bx	lr

08005774 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005774:	b580      	push	{r7, lr}
 8005776:	b098      	sub	sp, #96	; 0x60
 8005778:	af02      	add	r7, sp, #8
 800577a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005784:	f7fb fed6 	bl	8001534 <HAL_GetTick>
 8005788:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	f003 0308 	and.w	r3, r3, #8
 8005794:	2b08      	cmp	r3, #8
 8005796:	d12e      	bne.n	80057f6 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005798:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80057a0:	2200      	movs	r2, #0
 80057a2:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80057a6:	6878      	ldr	r0, [r7, #4]
 80057a8:	f000 f88c 	bl	80058c4 <UART_WaitOnFlagUntilTimeout>
 80057ac:	4603      	mov	r3, r0
 80057ae:	2b00      	cmp	r3, #0
 80057b0:	d021      	beq.n	80057f6 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80057ba:	e853 3f00 	ldrex	r3, [r3]
 80057be:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80057c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80057c6:	653b      	str	r3, [r7, #80]	; 0x50
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	461a      	mov	r2, r3
 80057ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80057d0:	647b      	str	r3, [r7, #68]	; 0x44
 80057d2:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d4:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80057d6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80057d8:	e841 2300 	strex	r3, r2, [r1]
 80057dc:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80057de:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057e0:	2b00      	cmp	r3, #0
 80057e2:	d1e6      	bne.n	80057b2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	2220      	movs	r2, #32
 80057e8:	67da      	str	r2, [r3, #124]	; 0x7c

      __HAL_UNLOCK(huart);
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2200      	movs	r2, #0
 80057ee:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80057f2:	2303      	movs	r3, #3
 80057f4:	e062      	b.n	80058bc <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	f003 0304 	and.w	r3, r3, #4
 8005800:	2b04      	cmp	r3, #4
 8005802:	d149      	bne.n	8005898 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005804:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005808:	9300      	str	r3, [sp, #0]
 800580a:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800580c:	2200      	movs	r2, #0
 800580e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 f856 	bl	80058c4 <UART_WaitOnFlagUntilTimeout>
 8005818:	4603      	mov	r3, r0
 800581a:	2b00      	cmp	r3, #0
 800581c:	d03c      	beq.n	8005898 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005826:	e853 3f00 	ldrex	r3, [r3]
 800582a:	623b      	str	r3, [r7, #32]
   return(result);
 800582c:	6a3b      	ldr	r3, [r7, #32]
 800582e:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005832:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	461a      	mov	r2, r3
 800583a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800583c:	633b      	str	r3, [r7, #48]	; 0x30
 800583e:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005840:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005842:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005844:	e841 2300 	strex	r3, r2, [r1]
 8005848:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800584a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584c:	2b00      	cmp	r3, #0
 800584e:	d1e6      	bne.n	800581e <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	3308      	adds	r3, #8
 8005856:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005858:	693b      	ldr	r3, [r7, #16]
 800585a:	e853 3f00 	ldrex	r3, [r3]
 800585e:	60fb      	str	r3, [r7, #12]
   return(result);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f023 0301 	bic.w	r3, r3, #1
 8005866:	64bb      	str	r3, [r7, #72]	; 0x48
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	3308      	adds	r3, #8
 800586e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005870:	61fa      	str	r2, [r7, #28]
 8005872:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005874:	69b9      	ldr	r1, [r7, #24]
 8005876:	69fa      	ldr	r2, [r7, #28]
 8005878:	e841 2300 	strex	r3, r2, [r1]
 800587c:	617b      	str	r3, [r7, #20]
   return(result);
 800587e:	697b      	ldr	r3, [r7, #20]
 8005880:	2b00      	cmp	r3, #0
 8005882:	d1e5      	bne.n	8005850 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2220      	movs	r2, #32
 8005888:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2200      	movs	r2, #0
 8005890:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005894:	2303      	movs	r3, #3
 8005896:	e011      	b.n	80058bc <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	2220      	movs	r2, #32
 800589c:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	2220      	movs	r2, #32
 80058a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	2200      	movs	r2, #0
 80058aa:	661a      	str	r2, [r3, #96]	; 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2200      	movs	r2, #0
 80058b0:	665a      	str	r2, [r3, #100]	; 0x64

  __HAL_UNLOCK(huart);
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	2200      	movs	r2, #0
 80058b6:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

  return HAL_OK;
 80058ba:	2300      	movs	r3, #0
}
 80058bc:	4618      	mov	r0, r3
 80058be:	3758      	adds	r7, #88	; 0x58
 80058c0:	46bd      	mov	sp, r7
 80058c2:	bd80      	pop	{r7, pc}

080058c4 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80058c4:	b580      	push	{r7, lr}
 80058c6:	b084      	sub	sp, #16
 80058c8:	af00      	add	r7, sp, #0
 80058ca:	60f8      	str	r0, [r7, #12]
 80058cc:	60b9      	str	r1, [r7, #8]
 80058ce:	603b      	str	r3, [r7, #0]
 80058d0:	4613      	mov	r3, r2
 80058d2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80058d4:	e049      	b.n	800596a <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80058d6:	69bb      	ldr	r3, [r7, #24]
 80058d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058dc:	d045      	beq.n	800596a <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80058de:	f7fb fe29 	bl	8001534 <HAL_GetTick>
 80058e2:	4602      	mov	r2, r0
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	1ad3      	subs	r3, r2, r3
 80058e8:	69ba      	ldr	r2, [r7, #24]
 80058ea:	429a      	cmp	r2, r3
 80058ec:	d302      	bcc.n	80058f4 <UART_WaitOnFlagUntilTimeout+0x30>
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d101      	bne.n	80058f8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80058f4:	2303      	movs	r3, #3
 80058f6:	e048      	b.n	800598a <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	681b      	ldr	r3, [r3, #0]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	f003 0304 	and.w	r3, r3, #4
 8005902:	2b00      	cmp	r3, #0
 8005904:	d031      	beq.n	800596a <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	69db      	ldr	r3, [r3, #28]
 800590c:	f003 0308 	and.w	r3, r3, #8
 8005910:	2b08      	cmp	r3, #8
 8005912:	d110      	bne.n	8005936 <UART_WaitOnFlagUntilTimeout+0x72>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	2208      	movs	r2, #8
 800591a:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 800591c:	68f8      	ldr	r0, [r7, #12]
 800591e:	f000 f8ff 	bl	8005b20 <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	2208      	movs	r2, #8
 8005926:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	2200      	movs	r2, #0
 800592e:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

           return HAL_ERROR;
 8005932:	2301      	movs	r3, #1
 8005934:	e029      	b.n	800598a <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005936:	68fb      	ldr	r3, [r7, #12]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	69db      	ldr	r3, [r3, #28]
 800593c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005940:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005944:	d111      	bne.n	800596a <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800594e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005950:	68f8      	ldr	r0, [r7, #12]
 8005952:	f000 f8e5 	bl	8005b20 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2220      	movs	r2, #32
 800595a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	2200      	movs	r2, #0
 8005962:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

          return HAL_TIMEOUT;
 8005966:	2303      	movs	r3, #3
 8005968:	e00f      	b.n	800598a <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800596a:	68fb      	ldr	r3, [r7, #12]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	69da      	ldr	r2, [r3, #28]
 8005970:	68bb      	ldr	r3, [r7, #8]
 8005972:	4013      	ands	r3, r2
 8005974:	68ba      	ldr	r2, [r7, #8]
 8005976:	429a      	cmp	r2, r3
 8005978:	bf0c      	ite	eq
 800597a:	2301      	moveq	r3, #1
 800597c:	2300      	movne	r3, #0
 800597e:	b2db      	uxtb	r3, r3
 8005980:	461a      	mov	r2, r3
 8005982:	79fb      	ldrb	r3, [r7, #7]
 8005984:	429a      	cmp	r2, r3
 8005986:	d0a6      	beq.n	80058d6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005988:	2300      	movs	r3, #0
}
 800598a:	4618      	mov	r0, r3
 800598c:	3710      	adds	r7, #16
 800598e:	46bd      	mov	sp, r7
 8005990:	bd80      	pop	{r7, pc}
	...

08005994 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005994:	b480      	push	{r7}
 8005996:	b097      	sub	sp, #92	; 0x5c
 8005998:	af00      	add	r7, sp, #0
 800599a:	60f8      	str	r0, [r7, #12]
 800599c:	60b9      	str	r1, [r7, #8]
 800599e:	4613      	mov	r3, r2
 80059a0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80059a2:	68fb      	ldr	r3, [r7, #12]
 80059a4:	68ba      	ldr	r2, [r7, #8]
 80059a6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	88fa      	ldrh	r2, [r7, #6]
 80059ac:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	88fa      	ldrh	r2, [r7, #6]
 80059b4:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2200      	movs	r2, #0
 80059bc:	669a      	str	r2, [r3, #104]	; 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	689b      	ldr	r3, [r3, #8]
 80059c2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059c6:	d10e      	bne.n	80059e6 <UART_Start_Receive_IT+0x52>
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	2b00      	cmp	r3, #0
 80059ce:	d105      	bne.n	80059dc <UART_Start_Receive_IT+0x48>
 80059d0:	68fb      	ldr	r3, [r7, #12]
 80059d2:	f240 12ff 	movw	r2, #511	; 0x1ff
 80059d6:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059da:	e02d      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	22ff      	movs	r2, #255	; 0xff
 80059e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059e4:	e028      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	689b      	ldr	r3, [r3, #8]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d10d      	bne.n	8005a0a <UART_Start_Receive_IT+0x76>
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	2b00      	cmp	r3, #0
 80059f4:	d104      	bne.n	8005a00 <UART_Start_Receive_IT+0x6c>
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	22ff      	movs	r2, #255	; 0xff
 80059fa:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 80059fe:	e01b      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 8005a00:	68fb      	ldr	r3, [r7, #12]
 8005a02:	227f      	movs	r2, #127	; 0x7f
 8005a04:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a08:	e016      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005a12:	d10d      	bne.n	8005a30 <UART_Start_Receive_IT+0x9c>
 8005a14:	68fb      	ldr	r3, [r7, #12]
 8005a16:	691b      	ldr	r3, [r3, #16]
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d104      	bne.n	8005a26 <UART_Start_Receive_IT+0x92>
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	227f      	movs	r2, #127	; 0x7f
 8005a20:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a24:	e008      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	223f      	movs	r2, #63	; 0x3f
 8005a2a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8005a2e:	e003      	b.n	8005a38 <UART_Start_Receive_IT+0xa4>
 8005a30:	68fb      	ldr	r3, [r7, #12]
 8005a32:	2200      	movs	r2, #0
 8005a34:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005a40:	68fb      	ldr	r3, [r7, #12]
 8005a42:	2222      	movs	r2, #34	; 0x22
 8005a44:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a48:	68fb      	ldr	r3, [r7, #12]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	3308      	adds	r3, #8
 8005a4e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005a52:	e853 3f00 	ldrex	r3, [r3]
 8005a56:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a5a:	f043 0301 	orr.w	r3, r3, #1
 8005a5e:	657b      	str	r3, [r7, #84]	; 0x54
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	3308      	adds	r3, #8
 8005a66:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8005a68:	64ba      	str	r2, [r7, #72]	; 0x48
 8005a6a:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a6c:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005a6e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005a70:	e841 2300 	strex	r3, r2, [r1]
 8005a74:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 8005a76:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d1e5      	bne.n	8005a48 <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a7c:	68fb      	ldr	r3, [r7, #12]
 8005a7e:	689b      	ldr	r3, [r3, #8]
 8005a80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a84:	d107      	bne.n	8005a96 <UART_Start_Receive_IT+0x102>
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	691b      	ldr	r3, [r3, #16]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d103      	bne.n	8005a96 <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	4a21      	ldr	r2, [pc, #132]	; (8005b18 <UART_Start_Receive_IT+0x184>)
 8005a92:	669a      	str	r2, [r3, #104]	; 0x68
 8005a94:	e002      	b.n	8005a9c <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	4a20      	ldr	r2, [pc, #128]	; (8005b1c <UART_Start_Receive_IT+0x188>)
 8005a9a:	669a      	str	r2, [r3, #104]	; 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	691b      	ldr	r3, [r3, #16]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d019      	beq.n	8005ad8 <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005aac:	e853 3f00 	ldrex	r3, [r3]
 8005ab0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005ab2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab4:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 8005ab8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	461a      	mov	r2, r3
 8005ac0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005ac2:	637b      	str	r3, [r7, #52]	; 0x34
 8005ac4:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005ac8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005aca:	e841 2300 	strex	r3, r2, [r1]
 8005ace:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005ad0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005ad2:	2b00      	cmp	r3, #0
 8005ad4:	d1e6      	bne.n	8005aa4 <UART_Start_Receive_IT+0x110>
 8005ad6:	e018      	b.n	8005b0a <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ade:	697b      	ldr	r3, [r7, #20]
 8005ae0:	e853 3f00 	ldrex	r3, [r3]
 8005ae4:	613b      	str	r3, [r7, #16]
   return(result);
 8005ae6:	693b      	ldr	r3, [r7, #16]
 8005ae8:	f043 0320 	orr.w	r3, r3, #32
 8005aec:	653b      	str	r3, [r7, #80]	; 0x50
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	461a      	mov	r2, r3
 8005af4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005af6:	623b      	str	r3, [r7, #32]
 8005af8:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005afa:	69f9      	ldr	r1, [r7, #28]
 8005afc:	6a3a      	ldr	r2, [r7, #32]
 8005afe:	e841 2300 	strex	r3, r2, [r1]
 8005b02:	61bb      	str	r3, [r7, #24]
   return(result);
 8005b04:	69bb      	ldr	r3, [r7, #24]
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d1e6      	bne.n	8005ad8 <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 8005b0a:	2300      	movs	r3, #0
}
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	375c      	adds	r7, #92	; 0x5c
 8005b10:	46bd      	mov	sp, r7
 8005b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b16:	4770      	bx	lr
 8005b18:	08005f89 	.word	0x08005f89
 8005b1c:	08005de1 	.word	0x08005de1

08005b20 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005b20:	b480      	push	{r7}
 8005b22:	b095      	sub	sp, #84	; 0x54
 8005b24:	af00      	add	r7, sp, #0
 8005b26:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005b30:	e853 3f00 	ldrex	r3, [r3]
 8005b34:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005b36:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005b38:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005b3c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	461a      	mov	r2, r3
 8005b44:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b46:	643b      	str	r3, [r7, #64]	; 0x40
 8005b48:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b4a:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005b4c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005b4e:	e841 2300 	strex	r3, r2, [r1]
 8005b52:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005b54:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d1e6      	bne.n	8005b28 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	3308      	adds	r3, #8
 8005b60:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b62:	6a3b      	ldr	r3, [r7, #32]
 8005b64:	e853 3f00 	ldrex	r3, [r3]
 8005b68:	61fb      	str	r3, [r7, #28]
   return(result);
 8005b6a:	69fb      	ldr	r3, [r7, #28]
 8005b6c:	f023 0301 	bic.w	r3, r3, #1
 8005b70:	64bb      	str	r3, [r7, #72]	; 0x48
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	3308      	adds	r3, #8
 8005b78:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005b7a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005b7c:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b7e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005b80:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005b82:	e841 2300 	strex	r3, r2, [r1]
 8005b86:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b8a:	2b00      	cmp	r3, #0
 8005b8c:	d1e5      	bne.n	8005b5a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b92:	2b01      	cmp	r3, #1
 8005b94:	d118      	bne.n	8005bc8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	e853 3f00 	ldrex	r3, [r3]
 8005ba2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ba4:	68bb      	ldr	r3, [r7, #8]
 8005ba6:	f023 0310 	bic.w	r3, r3, #16
 8005baa:	647b      	str	r3, [r7, #68]	; 0x44
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	461a      	mov	r2, r3
 8005bb2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005bb4:	61bb      	str	r3, [r7, #24]
 8005bb6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bb8:	6979      	ldr	r1, [r7, #20]
 8005bba:	69ba      	ldr	r2, [r7, #24]
 8005bbc:	e841 2300 	strex	r3, r2, [r1]
 8005bc0:	613b      	str	r3, [r7, #16]
   return(result);
 8005bc2:	693b      	ldr	r3, [r7, #16]
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d1e6      	bne.n	8005b96 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2220      	movs	r2, #32
 8005bcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	2200      	movs	r2, #0
 8005bd4:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	2200      	movs	r2, #0
 8005bda:	669a      	str	r2, [r3, #104]	; 0x68
}
 8005bdc:	bf00      	nop
 8005bde:	3754      	adds	r7, #84	; 0x54
 8005be0:	46bd      	mov	sp, r7
 8005be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be6:	4770      	bx	lr

08005be8 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b084      	sub	sp, #16
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bf4:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8005bfe:	68fb      	ldr	r3, [r7, #12]
 8005c00:	2200      	movs	r2, #0
 8005c02:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005c06:	68f8      	ldr	r0, [r7, #12]
 8005c08:	f7ff fb28 	bl	800525c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005c0c:	bf00      	nop
 8005c0e:	3710      	adds	r7, #16
 8005c10:	46bd      	mov	sp, r7
 8005c12:	bd80      	pop	{r7, pc}

08005c14 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005c14:	b480      	push	{r7}
 8005c16:	b08f      	sub	sp, #60	; 0x3c
 8005c18:	af00      	add	r7, sp, #0
 8005c1a:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005c20:	2b21      	cmp	r3, #33	; 0x21
 8005c22:	d14d      	bne.n	8005cc0 <UART_TxISR_8BIT+0xac>
  {
    if (huart->TxXferCount == 0U)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005c2a:	b29b      	uxth	r3, r3
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d132      	bne.n	8005c96 <UART_TxISR_8BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c36:	6a3b      	ldr	r3, [r7, #32]
 8005c38:	e853 3f00 	ldrex	r3, [r3]
 8005c3c:	61fb      	str	r3, [r7, #28]
   return(result);
 8005c3e:	69fb      	ldr	r3, [r7, #28]
 8005c40:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005c44:	637b      	str	r3, [r7, #52]	; 0x34
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	461a      	mov	r2, r3
 8005c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005c50:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c52:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005c54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005c56:	e841 2300 	strex	r3, r2, [r1]
 8005c5a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c5e:	2b00      	cmp	r3, #0
 8005c60:	d1e6      	bne.n	8005c30 <UART_TxISR_8BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	e853 3f00 	ldrex	r3, [r3]
 8005c6e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005c76:	633b      	str	r3, [r7, #48]	; 0x30
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	461a      	mov	r2, r3
 8005c7e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005c80:	61bb      	str	r3, [r7, #24]
 8005c82:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c84:	6979      	ldr	r1, [r7, #20]
 8005c86:	69ba      	ldr	r2, [r7, #24]
 8005c88:	e841 2300 	strex	r3, r2, [r1]
 8005c8c:	613b      	str	r3, [r7, #16]
   return(result);
 8005c8e:	693b      	ldr	r3, [r7, #16]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d1e6      	bne.n	8005c62 <UART_TxISR_8BIT+0x4e>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8005c94:	e014      	b.n	8005cc0 <UART_TxISR_8BIT+0xac>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c9a:	781a      	ldrb	r2, [r3, #0]
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	b292      	uxth	r2, r2
 8005ca2:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005ca8:	1c5a      	adds	r2, r3, #1
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	3b01      	subs	r3, #1
 8005cb8:	b29a      	uxth	r2, r3
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005cc0:	bf00      	nop
 8005cc2:	373c      	adds	r7, #60	; 0x3c
 8005cc4:	46bd      	mov	sp, r7
 8005cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cca:	4770      	bx	lr

08005ccc <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005ccc:	b480      	push	{r7}
 8005cce:	b091      	sub	sp, #68	; 0x44
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005cd8:	2b21      	cmp	r3, #33	; 0x21
 8005cda:	d151      	bne.n	8005d80 <UART_TxISR_16BIT+0xb4>
  {
    if (huart->TxXferCount == 0U)
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ce2:	b29b      	uxth	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d132      	bne.n	8005d4e <UART_TxISR_16BIT+0x82>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005cf0:	e853 3f00 	ldrex	r3, [r3]
 8005cf4:	623b      	str	r3, [r7, #32]
   return(result);
 8005cf6:	6a3b      	ldr	r3, [r7, #32]
 8005cf8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005cfc:	63bb      	str	r3, [r7, #56]	; 0x38
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	461a      	mov	r2, r3
 8005d04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d06:	633b      	str	r3, [r7, #48]	; 0x30
 8005d08:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005d0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005d0e:	e841 2300 	strex	r3, r2, [r1]
 8005d12:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d1e6      	bne.n	8005ce8 <UART_TxISR_16BIT+0x1c>

      /* Enable the UART Transmit Complete Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d20:	693b      	ldr	r3, [r7, #16]
 8005d22:	e853 3f00 	ldrex	r3, [r3]
 8005d26:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005d2e:	637b      	str	r3, [r7, #52]	; 0x34
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	461a      	mov	r2, r3
 8005d36:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d38:	61fb      	str	r3, [r7, #28]
 8005d3a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d3c:	69b9      	ldr	r1, [r7, #24]
 8005d3e:	69fa      	ldr	r2, [r7, #28]
 8005d40:	e841 2300 	strex	r3, r2, [r1]
 8005d44:	617b      	str	r3, [r7, #20]
   return(result);
 8005d46:	697b      	ldr	r3, [r7, #20]
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d1e6      	bne.n	8005d1a <UART_TxISR_16BIT+0x4e>
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8005d4c:	e018      	b.n	8005d80 <UART_TxISR_16BIT+0xb4>
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d52:	63fb      	str	r3, [r7, #60]	; 0x3c
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8005d54:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d56:	881a      	ldrh	r2, [r3, #0]
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005d60:	b292      	uxth	r2, r2
 8005d62:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005d68:	1c9a      	adds	r2, r3, #2
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	3b01      	subs	r3, #1
 8005d78:	b29a      	uxth	r2, r3
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8005d80:	bf00      	nop
 8005d82:	3744      	adds	r7, #68	; 0x44
 8005d84:	46bd      	mov	sp, r7
 8005d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d8a:	4770      	bx	lr

08005d8c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005d8c:	b580      	push	{r7, lr}
 8005d8e:	b088      	sub	sp, #32
 8005d90:	af00      	add	r7, sp, #0
 8005d92:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d9a:	68fb      	ldr	r3, [r7, #12]
 8005d9c:	e853 3f00 	ldrex	r3, [r3]
 8005da0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005da2:	68bb      	ldr	r3, [r7, #8]
 8005da4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005da8:	61fb      	str	r3, [r7, #28]
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	461a      	mov	r2, r3
 8005db0:	69fb      	ldr	r3, [r7, #28]
 8005db2:	61bb      	str	r3, [r7, #24]
 8005db4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005db6:	6979      	ldr	r1, [r7, #20]
 8005db8:	69ba      	ldr	r2, [r7, #24]
 8005dba:	e841 2300 	strex	r3, r2, [r1]
 8005dbe:	613b      	str	r3, [r7, #16]
   return(result);
 8005dc0:	693b      	ldr	r3, [r7, #16]
 8005dc2:	2b00      	cmp	r3, #0
 8005dc4:	d1e6      	bne.n	8005d94 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	2220      	movs	r2, #32
 8005dca:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	66da      	str	r2, [r3, #108]	; 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005dd2:	6878      	ldr	r0, [r7, #4]
 8005dd4:	f7ff fa38 	bl	8005248 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005dd8:	bf00      	nop
 8005dda:	3720      	adds	r7, #32
 8005ddc:	46bd      	mov	sp, r7
 8005dde:	bd80      	pop	{r7, pc}

08005de0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8005de0:	b580      	push	{r7, lr}
 8005de2:	b09c      	sub	sp, #112	; 0x70
 8005de4:	af00      	add	r7, sp, #0
 8005de6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005dee:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005df8:	2b22      	cmp	r3, #34	; 0x22
 8005dfa:	f040 80b9 	bne.w	8005f70 <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005e04:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8005e08:	f8b7 306c 	ldrh.w	r3, [r7, #108]	; 0x6c
 8005e0c:	b2d9      	uxtb	r1, r3
 8005e0e:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005e12:	b2da      	uxtb	r2, r3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e18:	400a      	ands	r2, r1
 8005e1a:	b2d2      	uxtb	r2, r2
 8005e1c:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005e22:	1c5a      	adds	r2, r3, #1
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e2e:	b29b      	uxth	r3, r3
 8005e30:	3b01      	subs	r3, #1
 8005e32:	b29a      	uxth	r2, r3
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e40:	b29b      	uxth	r3, r3
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	f040 809c 	bne.w	8005f80 <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e4e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005e50:	e853 3f00 	ldrex	r3, [r3]
 8005e54:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005e56:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005e58:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005e5c:	66bb      	str	r3, [r7, #104]	; 0x68
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	461a      	mov	r2, r3
 8005e64:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005e66:	65bb      	str	r3, [r7, #88]	; 0x58
 8005e68:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e6a:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005e6c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005e6e:	e841 2300 	strex	r3, r2, [r1]
 8005e72:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005e74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d1e6      	bne.n	8005e48 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	3308      	adds	r3, #8
 8005e80:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005e84:	e853 3f00 	ldrex	r3, [r3]
 8005e88:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005e8a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005e8c:	f023 0301 	bic.w	r3, r3, #1
 8005e90:	667b      	str	r3, [r7, #100]	; 0x64
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	3308      	adds	r3, #8
 8005e98:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8005e9a:	647a      	str	r2, [r7, #68]	; 0x44
 8005e9c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005ea0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ea2:	e841 2300 	strex	r3, r2, [r1]
 8005ea6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005ea8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1e5      	bne.n	8005e7a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2220      	movs	r2, #32
 8005eb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	2200      	movs	r2, #0
 8005eba:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	2200      	movs	r2, #0
 8005ec0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	685b      	ldr	r3, [r3, #4]
 8005ec8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d018      	beq.n	8005f02 <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ed6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ed8:	e853 3f00 	ldrex	r3, [r3]
 8005edc:	623b      	str	r3, [r7, #32]
   return(result);
 8005ede:	6a3b      	ldr	r3, [r7, #32]
 8005ee0:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005ee4:	663b      	str	r3, [r7, #96]	; 0x60
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	461a      	mov	r2, r3
 8005eec:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005eee:	633b      	str	r3, [r7, #48]	; 0x30
 8005ef0:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ef2:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005ef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ef6:	e841 2300 	strex	r3, r2, [r1]
 8005efa:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005efc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1e6      	bne.n	8005ed0 <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f06:	2b01      	cmp	r3, #1
 8005f08:	d12e      	bne.n	8005f68 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	2200      	movs	r2, #0
 8005f0e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f16:	693b      	ldr	r3, [r7, #16]
 8005f18:	e853 3f00 	ldrex	r3, [r3]
 8005f1c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	f023 0310 	bic.w	r3, r3, #16
 8005f24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	461a      	mov	r2, r3
 8005f2c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005f2e:	61fb      	str	r3, [r7, #28]
 8005f30:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f32:	69b9      	ldr	r1, [r7, #24]
 8005f34:	69fa      	ldr	r2, [r7, #28]
 8005f36:	e841 2300 	strex	r3, r2, [r1]
 8005f3a:	617b      	str	r3, [r7, #20]
   return(result);
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d1e6      	bne.n	8005f10 <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	69db      	ldr	r3, [r3, #28]
 8005f48:	f003 0310 	and.w	r3, r3, #16
 8005f4c:	2b10      	cmp	r3, #16
 8005f4e:	d103      	bne.n	8005f58 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2210      	movs	r2, #16
 8005f56:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005f5e:	4619      	mov	r1, r3
 8005f60:	6878      	ldr	r0, [r7, #4]
 8005f62:	f7ff f985 	bl	8005270 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8005f66:	e00b      	b.n	8005f80 <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f7fa fc97 	bl	800089c <HAL_UART_RxCpltCallback>
}
 8005f6e:	e007      	b.n	8005f80 <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	699a      	ldr	r2, [r3, #24]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	681b      	ldr	r3, [r3, #0]
 8005f7a:	f042 0208 	orr.w	r2, r2, #8
 8005f7e:	619a      	str	r2, [r3, #24]
}
 8005f80:	bf00      	nop
 8005f82:	3770      	adds	r7, #112	; 0x70
 8005f84:	46bd      	mov	sp, r7
 8005f86:	bd80      	pop	{r7, pc}

08005f88 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b09c      	sub	sp, #112	; 0x70
 8005f8c:	af00      	add	r7, sp, #0
 8005f8e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8005f96:	f8a7 306e 	strh.w	r3, [r7, #110]	; 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005fa0:	2b22      	cmp	r3, #34	; 0x22
 8005fa2:	f040 80b9 	bne.w	8006118 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8005fac:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fb4:	66bb      	str	r3, [r7, #104]	; 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8005fb6:	f8b7 206c 	ldrh.w	r2, [r7, #108]	; 0x6c
 8005fba:	f8b7 306e 	ldrh.w	r3, [r7, #110]	; 0x6e
 8005fbe:	4013      	ands	r3, r2
 8005fc0:	b29a      	uxth	r2, r3
 8005fc2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005fc4:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fca:	1c9a      	adds	r2, r3, #2
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005fd6:	b29b      	uxth	r3, r3
 8005fd8:	3b01      	subs	r3, #1
 8005fda:	b29a      	uxth	r2, r3
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005fe8:	b29b      	uxth	r3, r3
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	f040 809c 	bne.w	8006128 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ff6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005ff8:	e853 3f00 	ldrex	r3, [r3]
 8005ffc:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8005ffe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006000:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006004:	667b      	str	r3, [r7, #100]	; 0x64
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	461a      	mov	r2, r3
 800600c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800600e:	657b      	str	r3, [r7, #84]	; 0x54
 8006010:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006012:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8006014:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8006016:	e841 2300 	strex	r3, r2, [r1]
 800601a:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800601c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800601e:	2b00      	cmp	r3, #0
 8006020:	d1e6      	bne.n	8005ff0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	3308      	adds	r3, #8
 8006028:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800602a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800602c:	e853 3f00 	ldrex	r3, [r3]
 8006030:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006032:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006034:	f023 0301 	bic.w	r3, r3, #1
 8006038:	663b      	str	r3, [r7, #96]	; 0x60
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	3308      	adds	r3, #8
 8006040:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006042:	643a      	str	r2, [r7, #64]	; 0x40
 8006044:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006046:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006048:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800604a:	e841 2300 	strex	r3, r2, [r1]
 800604e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006050:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1e5      	bne.n	8006022 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2220      	movs	r2, #32
 800605a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	669a      	str	r2, [r3, #104]	; 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	685b      	ldr	r3, [r3, #4]
 8006070:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006074:	2b00      	cmp	r3, #0
 8006076:	d018      	beq.n	80060aa <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8006078:	687b      	ldr	r3, [r7, #4]
 800607a:	681b      	ldr	r3, [r3, #0]
 800607c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800607e:	6a3b      	ldr	r3, [r7, #32]
 8006080:	e853 3f00 	ldrex	r3, [r3]
 8006084:	61fb      	str	r3, [r7, #28]
   return(result);
 8006086:	69fb      	ldr	r3, [r7, #28]
 8006088:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800608c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	461a      	mov	r2, r3
 8006094:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006096:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006098:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800609a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800609c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800609e:	e841 2300 	strex	r3, r2, [r1]
 80060a2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80060a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1e6      	bne.n	8006078 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80060ae:	2b01      	cmp	r3, #1
 80060b0:	d12e      	bne.n	8006110 <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	2200      	movs	r2, #0
 80060b6:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	e853 3f00 	ldrex	r3, [r3]
 80060c4:	60bb      	str	r3, [r7, #8]
   return(result);
 80060c6:	68bb      	ldr	r3, [r7, #8]
 80060c8:	f023 0310 	bic.w	r3, r3, #16
 80060cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	461a      	mov	r2, r3
 80060d4:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80060d6:	61bb      	str	r3, [r7, #24]
 80060d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060da:	6979      	ldr	r1, [r7, #20]
 80060dc:	69ba      	ldr	r2, [r7, #24]
 80060de:	e841 2300 	strex	r3, r2, [r1]
 80060e2:	613b      	str	r3, [r7, #16]
   return(result);
 80060e4:	693b      	ldr	r3, [r7, #16]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d1e6      	bne.n	80060b8 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	69db      	ldr	r3, [r3, #28]
 80060f0:	f003 0310 	and.w	r3, r3, #16
 80060f4:	2b10      	cmp	r3, #16
 80060f6:	d103      	bne.n	8006100 <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	2210      	movs	r2, #16
 80060fe:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8006106:	4619      	mov	r1, r3
 8006108:	6878      	ldr	r0, [r7, #4]
 800610a:	f7ff f8b1 	bl	8005270 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800610e:	e00b      	b.n	8006128 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8006110:	6878      	ldr	r0, [r7, #4]
 8006112:	f7fa fbc3 	bl	800089c <HAL_UART_RxCpltCallback>
}
 8006116:	e007      	b.n	8006128 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	699a      	ldr	r2, [r3, #24]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	f042 0208 	orr.w	r2, r2, #8
 8006126:	619a      	str	r2, [r3, #24]
}
 8006128:	bf00      	nop
 800612a:	3770      	adds	r7, #112	; 0x70
 800612c:	46bd      	mov	sp, r7
 800612e:	bd80      	pop	{r7, pc}

08006130 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006130:	b480      	push	{r7}
 8006132:	b083      	sub	sp, #12
 8006134:	af00      	add	r7, sp, #0
 8006136:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006138:	bf00      	nop
 800613a:	370c      	adds	r7, #12
 800613c:	46bd      	mov	sp, r7
 800613e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006142:	4770      	bx	lr

08006144 <__errno>:
 8006144:	4b01      	ldr	r3, [pc, #4]	; (800614c <__errno+0x8>)
 8006146:	6818      	ldr	r0, [r3, #0]
 8006148:	4770      	bx	lr
 800614a:	bf00      	nop
 800614c:	2000002c 	.word	0x2000002c

08006150 <__libc_init_array>:
 8006150:	b570      	push	{r4, r5, r6, lr}
 8006152:	4d0d      	ldr	r5, [pc, #52]	; (8006188 <__libc_init_array+0x38>)
 8006154:	4c0d      	ldr	r4, [pc, #52]	; (800618c <__libc_init_array+0x3c>)
 8006156:	1b64      	subs	r4, r4, r5
 8006158:	10a4      	asrs	r4, r4, #2
 800615a:	2600      	movs	r6, #0
 800615c:	42a6      	cmp	r6, r4
 800615e:	d109      	bne.n	8006174 <__libc_init_array+0x24>
 8006160:	4d0b      	ldr	r5, [pc, #44]	; (8006190 <__libc_init_array+0x40>)
 8006162:	4c0c      	ldr	r4, [pc, #48]	; (8006194 <__libc_init_array+0x44>)
 8006164:	f000 fc8e 	bl	8006a84 <_init>
 8006168:	1b64      	subs	r4, r4, r5
 800616a:	10a4      	asrs	r4, r4, #2
 800616c:	2600      	movs	r6, #0
 800616e:	42a6      	cmp	r6, r4
 8006170:	d105      	bne.n	800617e <__libc_init_array+0x2e>
 8006172:	bd70      	pop	{r4, r5, r6, pc}
 8006174:	f855 3b04 	ldr.w	r3, [r5], #4
 8006178:	4798      	blx	r3
 800617a:	3601      	adds	r6, #1
 800617c:	e7ee      	b.n	800615c <__libc_init_array+0xc>
 800617e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006182:	4798      	blx	r3
 8006184:	3601      	adds	r6, #1
 8006186:	e7f2      	b.n	800616e <__libc_init_array+0x1e>
 8006188:	08006b0c 	.word	0x08006b0c
 800618c:	08006b0c 	.word	0x08006b0c
 8006190:	08006b0c 	.word	0x08006b0c
 8006194:	08006b10 	.word	0x08006b10

08006198 <memset>:
 8006198:	4402      	add	r2, r0
 800619a:	4603      	mov	r3, r0
 800619c:	4293      	cmp	r3, r2
 800619e:	d100      	bne.n	80061a2 <memset+0xa>
 80061a0:	4770      	bx	lr
 80061a2:	f803 1b01 	strb.w	r1, [r3], #1
 80061a6:	e7f9      	b.n	800619c <memset+0x4>

080061a8 <siprintf>:
 80061a8:	b40e      	push	{r1, r2, r3}
 80061aa:	b500      	push	{lr}
 80061ac:	b09c      	sub	sp, #112	; 0x70
 80061ae:	ab1d      	add	r3, sp, #116	; 0x74
 80061b0:	9002      	str	r0, [sp, #8]
 80061b2:	9006      	str	r0, [sp, #24]
 80061b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80061b8:	4809      	ldr	r0, [pc, #36]	; (80061e0 <siprintf+0x38>)
 80061ba:	9107      	str	r1, [sp, #28]
 80061bc:	9104      	str	r1, [sp, #16]
 80061be:	4909      	ldr	r1, [pc, #36]	; (80061e4 <siprintf+0x3c>)
 80061c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80061c4:	9105      	str	r1, [sp, #20]
 80061c6:	6800      	ldr	r0, [r0, #0]
 80061c8:	9301      	str	r3, [sp, #4]
 80061ca:	a902      	add	r1, sp, #8
 80061cc:	f000 f868 	bl	80062a0 <_svfiprintf_r>
 80061d0:	9b02      	ldr	r3, [sp, #8]
 80061d2:	2200      	movs	r2, #0
 80061d4:	701a      	strb	r2, [r3, #0]
 80061d6:	b01c      	add	sp, #112	; 0x70
 80061d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80061dc:	b003      	add	sp, #12
 80061de:	4770      	bx	lr
 80061e0:	2000002c 	.word	0x2000002c
 80061e4:	ffff0208 	.word	0xffff0208

080061e8 <__ssputs_r>:
 80061e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80061ec:	688e      	ldr	r6, [r1, #8]
 80061ee:	429e      	cmp	r6, r3
 80061f0:	4682      	mov	sl, r0
 80061f2:	460c      	mov	r4, r1
 80061f4:	4690      	mov	r8, r2
 80061f6:	461f      	mov	r7, r3
 80061f8:	d838      	bhi.n	800626c <__ssputs_r+0x84>
 80061fa:	898a      	ldrh	r2, [r1, #12]
 80061fc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006200:	d032      	beq.n	8006268 <__ssputs_r+0x80>
 8006202:	6825      	ldr	r5, [r4, #0]
 8006204:	6909      	ldr	r1, [r1, #16]
 8006206:	eba5 0901 	sub.w	r9, r5, r1
 800620a:	6965      	ldr	r5, [r4, #20]
 800620c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006210:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006214:	3301      	adds	r3, #1
 8006216:	444b      	add	r3, r9
 8006218:	106d      	asrs	r5, r5, #1
 800621a:	429d      	cmp	r5, r3
 800621c:	bf38      	it	cc
 800621e:	461d      	movcc	r5, r3
 8006220:	0553      	lsls	r3, r2, #21
 8006222:	d531      	bpl.n	8006288 <__ssputs_r+0xa0>
 8006224:	4629      	mov	r1, r5
 8006226:	f000 fb63 	bl	80068f0 <_malloc_r>
 800622a:	4606      	mov	r6, r0
 800622c:	b950      	cbnz	r0, 8006244 <__ssputs_r+0x5c>
 800622e:	230c      	movs	r3, #12
 8006230:	f8ca 3000 	str.w	r3, [sl]
 8006234:	89a3      	ldrh	r3, [r4, #12]
 8006236:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800623a:	81a3      	strh	r3, [r4, #12]
 800623c:	f04f 30ff 	mov.w	r0, #4294967295
 8006240:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006244:	6921      	ldr	r1, [r4, #16]
 8006246:	464a      	mov	r2, r9
 8006248:	f000 fabe 	bl	80067c8 <memcpy>
 800624c:	89a3      	ldrh	r3, [r4, #12]
 800624e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006252:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006256:	81a3      	strh	r3, [r4, #12]
 8006258:	6126      	str	r6, [r4, #16]
 800625a:	6165      	str	r5, [r4, #20]
 800625c:	444e      	add	r6, r9
 800625e:	eba5 0509 	sub.w	r5, r5, r9
 8006262:	6026      	str	r6, [r4, #0]
 8006264:	60a5      	str	r5, [r4, #8]
 8006266:	463e      	mov	r6, r7
 8006268:	42be      	cmp	r6, r7
 800626a:	d900      	bls.n	800626e <__ssputs_r+0x86>
 800626c:	463e      	mov	r6, r7
 800626e:	6820      	ldr	r0, [r4, #0]
 8006270:	4632      	mov	r2, r6
 8006272:	4641      	mov	r1, r8
 8006274:	f000 fab6 	bl	80067e4 <memmove>
 8006278:	68a3      	ldr	r3, [r4, #8]
 800627a:	1b9b      	subs	r3, r3, r6
 800627c:	60a3      	str	r3, [r4, #8]
 800627e:	6823      	ldr	r3, [r4, #0]
 8006280:	4433      	add	r3, r6
 8006282:	6023      	str	r3, [r4, #0]
 8006284:	2000      	movs	r0, #0
 8006286:	e7db      	b.n	8006240 <__ssputs_r+0x58>
 8006288:	462a      	mov	r2, r5
 800628a:	f000 fba5 	bl	80069d8 <_realloc_r>
 800628e:	4606      	mov	r6, r0
 8006290:	2800      	cmp	r0, #0
 8006292:	d1e1      	bne.n	8006258 <__ssputs_r+0x70>
 8006294:	6921      	ldr	r1, [r4, #16]
 8006296:	4650      	mov	r0, sl
 8006298:	f000 fabe 	bl	8006818 <_free_r>
 800629c:	e7c7      	b.n	800622e <__ssputs_r+0x46>
	...

080062a0 <_svfiprintf_r>:
 80062a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80062a4:	4698      	mov	r8, r3
 80062a6:	898b      	ldrh	r3, [r1, #12]
 80062a8:	061b      	lsls	r3, r3, #24
 80062aa:	b09d      	sub	sp, #116	; 0x74
 80062ac:	4607      	mov	r7, r0
 80062ae:	460d      	mov	r5, r1
 80062b0:	4614      	mov	r4, r2
 80062b2:	d50e      	bpl.n	80062d2 <_svfiprintf_r+0x32>
 80062b4:	690b      	ldr	r3, [r1, #16]
 80062b6:	b963      	cbnz	r3, 80062d2 <_svfiprintf_r+0x32>
 80062b8:	2140      	movs	r1, #64	; 0x40
 80062ba:	f000 fb19 	bl	80068f0 <_malloc_r>
 80062be:	6028      	str	r0, [r5, #0]
 80062c0:	6128      	str	r0, [r5, #16]
 80062c2:	b920      	cbnz	r0, 80062ce <_svfiprintf_r+0x2e>
 80062c4:	230c      	movs	r3, #12
 80062c6:	603b      	str	r3, [r7, #0]
 80062c8:	f04f 30ff 	mov.w	r0, #4294967295
 80062cc:	e0d1      	b.n	8006472 <_svfiprintf_r+0x1d2>
 80062ce:	2340      	movs	r3, #64	; 0x40
 80062d0:	616b      	str	r3, [r5, #20]
 80062d2:	2300      	movs	r3, #0
 80062d4:	9309      	str	r3, [sp, #36]	; 0x24
 80062d6:	2320      	movs	r3, #32
 80062d8:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80062dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80062e0:	2330      	movs	r3, #48	; 0x30
 80062e2:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800648c <_svfiprintf_r+0x1ec>
 80062e6:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80062ea:	f04f 0901 	mov.w	r9, #1
 80062ee:	4623      	mov	r3, r4
 80062f0:	469a      	mov	sl, r3
 80062f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062f6:	b10a      	cbz	r2, 80062fc <_svfiprintf_r+0x5c>
 80062f8:	2a25      	cmp	r2, #37	; 0x25
 80062fa:	d1f9      	bne.n	80062f0 <_svfiprintf_r+0x50>
 80062fc:	ebba 0b04 	subs.w	fp, sl, r4
 8006300:	d00b      	beq.n	800631a <_svfiprintf_r+0x7a>
 8006302:	465b      	mov	r3, fp
 8006304:	4622      	mov	r2, r4
 8006306:	4629      	mov	r1, r5
 8006308:	4638      	mov	r0, r7
 800630a:	f7ff ff6d 	bl	80061e8 <__ssputs_r>
 800630e:	3001      	adds	r0, #1
 8006310:	f000 80aa 	beq.w	8006468 <_svfiprintf_r+0x1c8>
 8006314:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006316:	445a      	add	r2, fp
 8006318:	9209      	str	r2, [sp, #36]	; 0x24
 800631a:	f89a 3000 	ldrb.w	r3, [sl]
 800631e:	2b00      	cmp	r3, #0
 8006320:	f000 80a2 	beq.w	8006468 <_svfiprintf_r+0x1c8>
 8006324:	2300      	movs	r3, #0
 8006326:	f04f 32ff 	mov.w	r2, #4294967295
 800632a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800632e:	f10a 0a01 	add.w	sl, sl, #1
 8006332:	9304      	str	r3, [sp, #16]
 8006334:	9307      	str	r3, [sp, #28]
 8006336:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800633a:	931a      	str	r3, [sp, #104]	; 0x68
 800633c:	4654      	mov	r4, sl
 800633e:	2205      	movs	r2, #5
 8006340:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006344:	4851      	ldr	r0, [pc, #324]	; (800648c <_svfiprintf_r+0x1ec>)
 8006346:	f7f9 ff53 	bl	80001f0 <memchr>
 800634a:	9a04      	ldr	r2, [sp, #16]
 800634c:	b9d8      	cbnz	r0, 8006386 <_svfiprintf_r+0xe6>
 800634e:	06d0      	lsls	r0, r2, #27
 8006350:	bf44      	itt	mi
 8006352:	2320      	movmi	r3, #32
 8006354:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006358:	0711      	lsls	r1, r2, #28
 800635a:	bf44      	itt	mi
 800635c:	232b      	movmi	r3, #43	; 0x2b
 800635e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006362:	f89a 3000 	ldrb.w	r3, [sl]
 8006366:	2b2a      	cmp	r3, #42	; 0x2a
 8006368:	d015      	beq.n	8006396 <_svfiprintf_r+0xf6>
 800636a:	9a07      	ldr	r2, [sp, #28]
 800636c:	4654      	mov	r4, sl
 800636e:	2000      	movs	r0, #0
 8006370:	f04f 0c0a 	mov.w	ip, #10
 8006374:	4621      	mov	r1, r4
 8006376:	f811 3b01 	ldrb.w	r3, [r1], #1
 800637a:	3b30      	subs	r3, #48	; 0x30
 800637c:	2b09      	cmp	r3, #9
 800637e:	d94e      	bls.n	800641e <_svfiprintf_r+0x17e>
 8006380:	b1b0      	cbz	r0, 80063b0 <_svfiprintf_r+0x110>
 8006382:	9207      	str	r2, [sp, #28]
 8006384:	e014      	b.n	80063b0 <_svfiprintf_r+0x110>
 8006386:	eba0 0308 	sub.w	r3, r0, r8
 800638a:	fa09 f303 	lsl.w	r3, r9, r3
 800638e:	4313      	orrs	r3, r2
 8006390:	9304      	str	r3, [sp, #16]
 8006392:	46a2      	mov	sl, r4
 8006394:	e7d2      	b.n	800633c <_svfiprintf_r+0x9c>
 8006396:	9b03      	ldr	r3, [sp, #12]
 8006398:	1d19      	adds	r1, r3, #4
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	9103      	str	r1, [sp, #12]
 800639e:	2b00      	cmp	r3, #0
 80063a0:	bfbb      	ittet	lt
 80063a2:	425b      	neglt	r3, r3
 80063a4:	f042 0202 	orrlt.w	r2, r2, #2
 80063a8:	9307      	strge	r3, [sp, #28]
 80063aa:	9307      	strlt	r3, [sp, #28]
 80063ac:	bfb8      	it	lt
 80063ae:	9204      	strlt	r2, [sp, #16]
 80063b0:	7823      	ldrb	r3, [r4, #0]
 80063b2:	2b2e      	cmp	r3, #46	; 0x2e
 80063b4:	d10c      	bne.n	80063d0 <_svfiprintf_r+0x130>
 80063b6:	7863      	ldrb	r3, [r4, #1]
 80063b8:	2b2a      	cmp	r3, #42	; 0x2a
 80063ba:	d135      	bne.n	8006428 <_svfiprintf_r+0x188>
 80063bc:	9b03      	ldr	r3, [sp, #12]
 80063be:	1d1a      	adds	r2, r3, #4
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	9203      	str	r2, [sp, #12]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	bfb8      	it	lt
 80063c8:	f04f 33ff 	movlt.w	r3, #4294967295
 80063cc:	3402      	adds	r4, #2
 80063ce:	9305      	str	r3, [sp, #20]
 80063d0:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800649c <_svfiprintf_r+0x1fc>
 80063d4:	7821      	ldrb	r1, [r4, #0]
 80063d6:	2203      	movs	r2, #3
 80063d8:	4650      	mov	r0, sl
 80063da:	f7f9 ff09 	bl	80001f0 <memchr>
 80063de:	b140      	cbz	r0, 80063f2 <_svfiprintf_r+0x152>
 80063e0:	2340      	movs	r3, #64	; 0x40
 80063e2:	eba0 000a 	sub.w	r0, r0, sl
 80063e6:	fa03 f000 	lsl.w	r0, r3, r0
 80063ea:	9b04      	ldr	r3, [sp, #16]
 80063ec:	4303      	orrs	r3, r0
 80063ee:	3401      	adds	r4, #1
 80063f0:	9304      	str	r3, [sp, #16]
 80063f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063f6:	4826      	ldr	r0, [pc, #152]	; (8006490 <_svfiprintf_r+0x1f0>)
 80063f8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80063fc:	2206      	movs	r2, #6
 80063fe:	f7f9 fef7 	bl	80001f0 <memchr>
 8006402:	2800      	cmp	r0, #0
 8006404:	d038      	beq.n	8006478 <_svfiprintf_r+0x1d8>
 8006406:	4b23      	ldr	r3, [pc, #140]	; (8006494 <_svfiprintf_r+0x1f4>)
 8006408:	bb1b      	cbnz	r3, 8006452 <_svfiprintf_r+0x1b2>
 800640a:	9b03      	ldr	r3, [sp, #12]
 800640c:	3307      	adds	r3, #7
 800640e:	f023 0307 	bic.w	r3, r3, #7
 8006412:	3308      	adds	r3, #8
 8006414:	9303      	str	r3, [sp, #12]
 8006416:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006418:	4433      	add	r3, r6
 800641a:	9309      	str	r3, [sp, #36]	; 0x24
 800641c:	e767      	b.n	80062ee <_svfiprintf_r+0x4e>
 800641e:	fb0c 3202 	mla	r2, ip, r2, r3
 8006422:	460c      	mov	r4, r1
 8006424:	2001      	movs	r0, #1
 8006426:	e7a5      	b.n	8006374 <_svfiprintf_r+0xd4>
 8006428:	2300      	movs	r3, #0
 800642a:	3401      	adds	r4, #1
 800642c:	9305      	str	r3, [sp, #20]
 800642e:	4619      	mov	r1, r3
 8006430:	f04f 0c0a 	mov.w	ip, #10
 8006434:	4620      	mov	r0, r4
 8006436:	f810 2b01 	ldrb.w	r2, [r0], #1
 800643a:	3a30      	subs	r2, #48	; 0x30
 800643c:	2a09      	cmp	r2, #9
 800643e:	d903      	bls.n	8006448 <_svfiprintf_r+0x1a8>
 8006440:	2b00      	cmp	r3, #0
 8006442:	d0c5      	beq.n	80063d0 <_svfiprintf_r+0x130>
 8006444:	9105      	str	r1, [sp, #20]
 8006446:	e7c3      	b.n	80063d0 <_svfiprintf_r+0x130>
 8006448:	fb0c 2101 	mla	r1, ip, r1, r2
 800644c:	4604      	mov	r4, r0
 800644e:	2301      	movs	r3, #1
 8006450:	e7f0      	b.n	8006434 <_svfiprintf_r+0x194>
 8006452:	ab03      	add	r3, sp, #12
 8006454:	9300      	str	r3, [sp, #0]
 8006456:	462a      	mov	r2, r5
 8006458:	4b0f      	ldr	r3, [pc, #60]	; (8006498 <_svfiprintf_r+0x1f8>)
 800645a:	a904      	add	r1, sp, #16
 800645c:	4638      	mov	r0, r7
 800645e:	f3af 8000 	nop.w
 8006462:	1c42      	adds	r2, r0, #1
 8006464:	4606      	mov	r6, r0
 8006466:	d1d6      	bne.n	8006416 <_svfiprintf_r+0x176>
 8006468:	89ab      	ldrh	r3, [r5, #12]
 800646a:	065b      	lsls	r3, r3, #25
 800646c:	f53f af2c 	bmi.w	80062c8 <_svfiprintf_r+0x28>
 8006470:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006472:	b01d      	add	sp, #116	; 0x74
 8006474:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006478:	ab03      	add	r3, sp, #12
 800647a:	9300      	str	r3, [sp, #0]
 800647c:	462a      	mov	r2, r5
 800647e:	4b06      	ldr	r3, [pc, #24]	; (8006498 <_svfiprintf_r+0x1f8>)
 8006480:	a904      	add	r1, sp, #16
 8006482:	4638      	mov	r0, r7
 8006484:	f000 f87a 	bl	800657c <_printf_i>
 8006488:	e7eb      	b.n	8006462 <_svfiprintf_r+0x1c2>
 800648a:	bf00      	nop
 800648c:	08006ad8 	.word	0x08006ad8
 8006490:	08006ae2 	.word	0x08006ae2
 8006494:	00000000 	.word	0x00000000
 8006498:	080061e9 	.word	0x080061e9
 800649c:	08006ade 	.word	0x08006ade

080064a0 <_printf_common>:
 80064a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80064a4:	4616      	mov	r6, r2
 80064a6:	4699      	mov	r9, r3
 80064a8:	688a      	ldr	r2, [r1, #8]
 80064aa:	690b      	ldr	r3, [r1, #16]
 80064ac:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80064b0:	4293      	cmp	r3, r2
 80064b2:	bfb8      	it	lt
 80064b4:	4613      	movlt	r3, r2
 80064b6:	6033      	str	r3, [r6, #0]
 80064b8:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80064bc:	4607      	mov	r7, r0
 80064be:	460c      	mov	r4, r1
 80064c0:	b10a      	cbz	r2, 80064c6 <_printf_common+0x26>
 80064c2:	3301      	adds	r3, #1
 80064c4:	6033      	str	r3, [r6, #0]
 80064c6:	6823      	ldr	r3, [r4, #0]
 80064c8:	0699      	lsls	r1, r3, #26
 80064ca:	bf42      	ittt	mi
 80064cc:	6833      	ldrmi	r3, [r6, #0]
 80064ce:	3302      	addmi	r3, #2
 80064d0:	6033      	strmi	r3, [r6, #0]
 80064d2:	6825      	ldr	r5, [r4, #0]
 80064d4:	f015 0506 	ands.w	r5, r5, #6
 80064d8:	d106      	bne.n	80064e8 <_printf_common+0x48>
 80064da:	f104 0a19 	add.w	sl, r4, #25
 80064de:	68e3      	ldr	r3, [r4, #12]
 80064e0:	6832      	ldr	r2, [r6, #0]
 80064e2:	1a9b      	subs	r3, r3, r2
 80064e4:	42ab      	cmp	r3, r5
 80064e6:	dc26      	bgt.n	8006536 <_printf_common+0x96>
 80064e8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80064ec:	1e13      	subs	r3, r2, #0
 80064ee:	6822      	ldr	r2, [r4, #0]
 80064f0:	bf18      	it	ne
 80064f2:	2301      	movne	r3, #1
 80064f4:	0692      	lsls	r2, r2, #26
 80064f6:	d42b      	bmi.n	8006550 <_printf_common+0xb0>
 80064f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80064fc:	4649      	mov	r1, r9
 80064fe:	4638      	mov	r0, r7
 8006500:	47c0      	blx	r8
 8006502:	3001      	adds	r0, #1
 8006504:	d01e      	beq.n	8006544 <_printf_common+0xa4>
 8006506:	6823      	ldr	r3, [r4, #0]
 8006508:	68e5      	ldr	r5, [r4, #12]
 800650a:	6832      	ldr	r2, [r6, #0]
 800650c:	f003 0306 	and.w	r3, r3, #6
 8006510:	2b04      	cmp	r3, #4
 8006512:	bf08      	it	eq
 8006514:	1aad      	subeq	r5, r5, r2
 8006516:	68a3      	ldr	r3, [r4, #8]
 8006518:	6922      	ldr	r2, [r4, #16]
 800651a:	bf0c      	ite	eq
 800651c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006520:	2500      	movne	r5, #0
 8006522:	4293      	cmp	r3, r2
 8006524:	bfc4      	itt	gt
 8006526:	1a9b      	subgt	r3, r3, r2
 8006528:	18ed      	addgt	r5, r5, r3
 800652a:	2600      	movs	r6, #0
 800652c:	341a      	adds	r4, #26
 800652e:	42b5      	cmp	r5, r6
 8006530:	d11a      	bne.n	8006568 <_printf_common+0xc8>
 8006532:	2000      	movs	r0, #0
 8006534:	e008      	b.n	8006548 <_printf_common+0xa8>
 8006536:	2301      	movs	r3, #1
 8006538:	4652      	mov	r2, sl
 800653a:	4649      	mov	r1, r9
 800653c:	4638      	mov	r0, r7
 800653e:	47c0      	blx	r8
 8006540:	3001      	adds	r0, #1
 8006542:	d103      	bne.n	800654c <_printf_common+0xac>
 8006544:	f04f 30ff 	mov.w	r0, #4294967295
 8006548:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800654c:	3501      	adds	r5, #1
 800654e:	e7c6      	b.n	80064de <_printf_common+0x3e>
 8006550:	18e1      	adds	r1, r4, r3
 8006552:	1c5a      	adds	r2, r3, #1
 8006554:	2030      	movs	r0, #48	; 0x30
 8006556:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800655a:	4422      	add	r2, r4
 800655c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006560:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006564:	3302      	adds	r3, #2
 8006566:	e7c7      	b.n	80064f8 <_printf_common+0x58>
 8006568:	2301      	movs	r3, #1
 800656a:	4622      	mov	r2, r4
 800656c:	4649      	mov	r1, r9
 800656e:	4638      	mov	r0, r7
 8006570:	47c0      	blx	r8
 8006572:	3001      	adds	r0, #1
 8006574:	d0e6      	beq.n	8006544 <_printf_common+0xa4>
 8006576:	3601      	adds	r6, #1
 8006578:	e7d9      	b.n	800652e <_printf_common+0x8e>
	...

0800657c <_printf_i>:
 800657c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006580:	7e0f      	ldrb	r7, [r1, #24]
 8006582:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8006584:	2f78      	cmp	r7, #120	; 0x78
 8006586:	4691      	mov	r9, r2
 8006588:	4680      	mov	r8, r0
 800658a:	460c      	mov	r4, r1
 800658c:	469a      	mov	sl, r3
 800658e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006592:	d807      	bhi.n	80065a4 <_printf_i+0x28>
 8006594:	2f62      	cmp	r7, #98	; 0x62
 8006596:	d80a      	bhi.n	80065ae <_printf_i+0x32>
 8006598:	2f00      	cmp	r7, #0
 800659a:	f000 80d8 	beq.w	800674e <_printf_i+0x1d2>
 800659e:	2f58      	cmp	r7, #88	; 0x58
 80065a0:	f000 80a3 	beq.w	80066ea <_printf_i+0x16e>
 80065a4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80065a8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80065ac:	e03a      	b.n	8006624 <_printf_i+0xa8>
 80065ae:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80065b2:	2b15      	cmp	r3, #21
 80065b4:	d8f6      	bhi.n	80065a4 <_printf_i+0x28>
 80065b6:	a101      	add	r1, pc, #4	; (adr r1, 80065bc <_printf_i+0x40>)
 80065b8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80065bc:	08006615 	.word	0x08006615
 80065c0:	08006629 	.word	0x08006629
 80065c4:	080065a5 	.word	0x080065a5
 80065c8:	080065a5 	.word	0x080065a5
 80065cc:	080065a5 	.word	0x080065a5
 80065d0:	080065a5 	.word	0x080065a5
 80065d4:	08006629 	.word	0x08006629
 80065d8:	080065a5 	.word	0x080065a5
 80065dc:	080065a5 	.word	0x080065a5
 80065e0:	080065a5 	.word	0x080065a5
 80065e4:	080065a5 	.word	0x080065a5
 80065e8:	08006735 	.word	0x08006735
 80065ec:	08006659 	.word	0x08006659
 80065f0:	08006717 	.word	0x08006717
 80065f4:	080065a5 	.word	0x080065a5
 80065f8:	080065a5 	.word	0x080065a5
 80065fc:	08006757 	.word	0x08006757
 8006600:	080065a5 	.word	0x080065a5
 8006604:	08006659 	.word	0x08006659
 8006608:	080065a5 	.word	0x080065a5
 800660c:	080065a5 	.word	0x080065a5
 8006610:	0800671f 	.word	0x0800671f
 8006614:	682b      	ldr	r3, [r5, #0]
 8006616:	1d1a      	adds	r2, r3, #4
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	602a      	str	r2, [r5, #0]
 800661c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006620:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006624:	2301      	movs	r3, #1
 8006626:	e0a3      	b.n	8006770 <_printf_i+0x1f4>
 8006628:	6820      	ldr	r0, [r4, #0]
 800662a:	6829      	ldr	r1, [r5, #0]
 800662c:	0606      	lsls	r6, r0, #24
 800662e:	f101 0304 	add.w	r3, r1, #4
 8006632:	d50a      	bpl.n	800664a <_printf_i+0xce>
 8006634:	680e      	ldr	r6, [r1, #0]
 8006636:	602b      	str	r3, [r5, #0]
 8006638:	2e00      	cmp	r6, #0
 800663a:	da03      	bge.n	8006644 <_printf_i+0xc8>
 800663c:	232d      	movs	r3, #45	; 0x2d
 800663e:	4276      	negs	r6, r6
 8006640:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006644:	485e      	ldr	r0, [pc, #376]	; (80067c0 <_printf_i+0x244>)
 8006646:	230a      	movs	r3, #10
 8006648:	e019      	b.n	800667e <_printf_i+0x102>
 800664a:	680e      	ldr	r6, [r1, #0]
 800664c:	602b      	str	r3, [r5, #0]
 800664e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006652:	bf18      	it	ne
 8006654:	b236      	sxthne	r6, r6
 8006656:	e7ef      	b.n	8006638 <_printf_i+0xbc>
 8006658:	682b      	ldr	r3, [r5, #0]
 800665a:	6820      	ldr	r0, [r4, #0]
 800665c:	1d19      	adds	r1, r3, #4
 800665e:	6029      	str	r1, [r5, #0]
 8006660:	0601      	lsls	r1, r0, #24
 8006662:	d501      	bpl.n	8006668 <_printf_i+0xec>
 8006664:	681e      	ldr	r6, [r3, #0]
 8006666:	e002      	b.n	800666e <_printf_i+0xf2>
 8006668:	0646      	lsls	r6, r0, #25
 800666a:	d5fb      	bpl.n	8006664 <_printf_i+0xe8>
 800666c:	881e      	ldrh	r6, [r3, #0]
 800666e:	4854      	ldr	r0, [pc, #336]	; (80067c0 <_printf_i+0x244>)
 8006670:	2f6f      	cmp	r7, #111	; 0x6f
 8006672:	bf0c      	ite	eq
 8006674:	2308      	moveq	r3, #8
 8006676:	230a      	movne	r3, #10
 8006678:	2100      	movs	r1, #0
 800667a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800667e:	6865      	ldr	r5, [r4, #4]
 8006680:	60a5      	str	r5, [r4, #8]
 8006682:	2d00      	cmp	r5, #0
 8006684:	bfa2      	ittt	ge
 8006686:	6821      	ldrge	r1, [r4, #0]
 8006688:	f021 0104 	bicge.w	r1, r1, #4
 800668c:	6021      	strge	r1, [r4, #0]
 800668e:	b90e      	cbnz	r6, 8006694 <_printf_i+0x118>
 8006690:	2d00      	cmp	r5, #0
 8006692:	d04d      	beq.n	8006730 <_printf_i+0x1b4>
 8006694:	4615      	mov	r5, r2
 8006696:	fbb6 f1f3 	udiv	r1, r6, r3
 800669a:	fb03 6711 	mls	r7, r3, r1, r6
 800669e:	5dc7      	ldrb	r7, [r0, r7]
 80066a0:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80066a4:	4637      	mov	r7, r6
 80066a6:	42bb      	cmp	r3, r7
 80066a8:	460e      	mov	r6, r1
 80066aa:	d9f4      	bls.n	8006696 <_printf_i+0x11a>
 80066ac:	2b08      	cmp	r3, #8
 80066ae:	d10b      	bne.n	80066c8 <_printf_i+0x14c>
 80066b0:	6823      	ldr	r3, [r4, #0]
 80066b2:	07de      	lsls	r6, r3, #31
 80066b4:	d508      	bpl.n	80066c8 <_printf_i+0x14c>
 80066b6:	6923      	ldr	r3, [r4, #16]
 80066b8:	6861      	ldr	r1, [r4, #4]
 80066ba:	4299      	cmp	r1, r3
 80066bc:	bfde      	ittt	le
 80066be:	2330      	movle	r3, #48	; 0x30
 80066c0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80066c4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80066c8:	1b52      	subs	r2, r2, r5
 80066ca:	6122      	str	r2, [r4, #16]
 80066cc:	f8cd a000 	str.w	sl, [sp]
 80066d0:	464b      	mov	r3, r9
 80066d2:	aa03      	add	r2, sp, #12
 80066d4:	4621      	mov	r1, r4
 80066d6:	4640      	mov	r0, r8
 80066d8:	f7ff fee2 	bl	80064a0 <_printf_common>
 80066dc:	3001      	adds	r0, #1
 80066de:	d14c      	bne.n	800677a <_printf_i+0x1fe>
 80066e0:	f04f 30ff 	mov.w	r0, #4294967295
 80066e4:	b004      	add	sp, #16
 80066e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80066ea:	4835      	ldr	r0, [pc, #212]	; (80067c0 <_printf_i+0x244>)
 80066ec:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80066f0:	6829      	ldr	r1, [r5, #0]
 80066f2:	6823      	ldr	r3, [r4, #0]
 80066f4:	f851 6b04 	ldr.w	r6, [r1], #4
 80066f8:	6029      	str	r1, [r5, #0]
 80066fa:	061d      	lsls	r5, r3, #24
 80066fc:	d514      	bpl.n	8006728 <_printf_i+0x1ac>
 80066fe:	07df      	lsls	r7, r3, #31
 8006700:	bf44      	itt	mi
 8006702:	f043 0320 	orrmi.w	r3, r3, #32
 8006706:	6023      	strmi	r3, [r4, #0]
 8006708:	b91e      	cbnz	r6, 8006712 <_printf_i+0x196>
 800670a:	6823      	ldr	r3, [r4, #0]
 800670c:	f023 0320 	bic.w	r3, r3, #32
 8006710:	6023      	str	r3, [r4, #0]
 8006712:	2310      	movs	r3, #16
 8006714:	e7b0      	b.n	8006678 <_printf_i+0xfc>
 8006716:	6823      	ldr	r3, [r4, #0]
 8006718:	f043 0320 	orr.w	r3, r3, #32
 800671c:	6023      	str	r3, [r4, #0]
 800671e:	2378      	movs	r3, #120	; 0x78
 8006720:	4828      	ldr	r0, [pc, #160]	; (80067c4 <_printf_i+0x248>)
 8006722:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006726:	e7e3      	b.n	80066f0 <_printf_i+0x174>
 8006728:	0659      	lsls	r1, r3, #25
 800672a:	bf48      	it	mi
 800672c:	b2b6      	uxthmi	r6, r6
 800672e:	e7e6      	b.n	80066fe <_printf_i+0x182>
 8006730:	4615      	mov	r5, r2
 8006732:	e7bb      	b.n	80066ac <_printf_i+0x130>
 8006734:	682b      	ldr	r3, [r5, #0]
 8006736:	6826      	ldr	r6, [r4, #0]
 8006738:	6961      	ldr	r1, [r4, #20]
 800673a:	1d18      	adds	r0, r3, #4
 800673c:	6028      	str	r0, [r5, #0]
 800673e:	0635      	lsls	r5, r6, #24
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	d501      	bpl.n	8006748 <_printf_i+0x1cc>
 8006744:	6019      	str	r1, [r3, #0]
 8006746:	e002      	b.n	800674e <_printf_i+0x1d2>
 8006748:	0670      	lsls	r0, r6, #25
 800674a:	d5fb      	bpl.n	8006744 <_printf_i+0x1c8>
 800674c:	8019      	strh	r1, [r3, #0]
 800674e:	2300      	movs	r3, #0
 8006750:	6123      	str	r3, [r4, #16]
 8006752:	4615      	mov	r5, r2
 8006754:	e7ba      	b.n	80066cc <_printf_i+0x150>
 8006756:	682b      	ldr	r3, [r5, #0]
 8006758:	1d1a      	adds	r2, r3, #4
 800675a:	602a      	str	r2, [r5, #0]
 800675c:	681d      	ldr	r5, [r3, #0]
 800675e:	6862      	ldr	r2, [r4, #4]
 8006760:	2100      	movs	r1, #0
 8006762:	4628      	mov	r0, r5
 8006764:	f7f9 fd44 	bl	80001f0 <memchr>
 8006768:	b108      	cbz	r0, 800676e <_printf_i+0x1f2>
 800676a:	1b40      	subs	r0, r0, r5
 800676c:	6060      	str	r0, [r4, #4]
 800676e:	6863      	ldr	r3, [r4, #4]
 8006770:	6123      	str	r3, [r4, #16]
 8006772:	2300      	movs	r3, #0
 8006774:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006778:	e7a8      	b.n	80066cc <_printf_i+0x150>
 800677a:	6923      	ldr	r3, [r4, #16]
 800677c:	462a      	mov	r2, r5
 800677e:	4649      	mov	r1, r9
 8006780:	4640      	mov	r0, r8
 8006782:	47d0      	blx	sl
 8006784:	3001      	adds	r0, #1
 8006786:	d0ab      	beq.n	80066e0 <_printf_i+0x164>
 8006788:	6823      	ldr	r3, [r4, #0]
 800678a:	079b      	lsls	r3, r3, #30
 800678c:	d413      	bmi.n	80067b6 <_printf_i+0x23a>
 800678e:	68e0      	ldr	r0, [r4, #12]
 8006790:	9b03      	ldr	r3, [sp, #12]
 8006792:	4298      	cmp	r0, r3
 8006794:	bfb8      	it	lt
 8006796:	4618      	movlt	r0, r3
 8006798:	e7a4      	b.n	80066e4 <_printf_i+0x168>
 800679a:	2301      	movs	r3, #1
 800679c:	4632      	mov	r2, r6
 800679e:	4649      	mov	r1, r9
 80067a0:	4640      	mov	r0, r8
 80067a2:	47d0      	blx	sl
 80067a4:	3001      	adds	r0, #1
 80067a6:	d09b      	beq.n	80066e0 <_printf_i+0x164>
 80067a8:	3501      	adds	r5, #1
 80067aa:	68e3      	ldr	r3, [r4, #12]
 80067ac:	9903      	ldr	r1, [sp, #12]
 80067ae:	1a5b      	subs	r3, r3, r1
 80067b0:	42ab      	cmp	r3, r5
 80067b2:	dcf2      	bgt.n	800679a <_printf_i+0x21e>
 80067b4:	e7eb      	b.n	800678e <_printf_i+0x212>
 80067b6:	2500      	movs	r5, #0
 80067b8:	f104 0619 	add.w	r6, r4, #25
 80067bc:	e7f5      	b.n	80067aa <_printf_i+0x22e>
 80067be:	bf00      	nop
 80067c0:	08006ae9 	.word	0x08006ae9
 80067c4:	08006afa 	.word	0x08006afa

080067c8 <memcpy>:
 80067c8:	440a      	add	r2, r1
 80067ca:	4291      	cmp	r1, r2
 80067cc:	f100 33ff 	add.w	r3, r0, #4294967295
 80067d0:	d100      	bne.n	80067d4 <memcpy+0xc>
 80067d2:	4770      	bx	lr
 80067d4:	b510      	push	{r4, lr}
 80067d6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80067da:	f803 4f01 	strb.w	r4, [r3, #1]!
 80067de:	4291      	cmp	r1, r2
 80067e0:	d1f9      	bne.n	80067d6 <memcpy+0xe>
 80067e2:	bd10      	pop	{r4, pc}

080067e4 <memmove>:
 80067e4:	4288      	cmp	r0, r1
 80067e6:	b510      	push	{r4, lr}
 80067e8:	eb01 0402 	add.w	r4, r1, r2
 80067ec:	d902      	bls.n	80067f4 <memmove+0x10>
 80067ee:	4284      	cmp	r4, r0
 80067f0:	4623      	mov	r3, r4
 80067f2:	d807      	bhi.n	8006804 <memmove+0x20>
 80067f4:	1e43      	subs	r3, r0, #1
 80067f6:	42a1      	cmp	r1, r4
 80067f8:	d008      	beq.n	800680c <memmove+0x28>
 80067fa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80067fe:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006802:	e7f8      	b.n	80067f6 <memmove+0x12>
 8006804:	4402      	add	r2, r0
 8006806:	4601      	mov	r1, r0
 8006808:	428a      	cmp	r2, r1
 800680a:	d100      	bne.n	800680e <memmove+0x2a>
 800680c:	bd10      	pop	{r4, pc}
 800680e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006812:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006816:	e7f7      	b.n	8006808 <memmove+0x24>

08006818 <_free_r>:
 8006818:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800681a:	2900      	cmp	r1, #0
 800681c:	d044      	beq.n	80068a8 <_free_r+0x90>
 800681e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006822:	9001      	str	r0, [sp, #4]
 8006824:	2b00      	cmp	r3, #0
 8006826:	f1a1 0404 	sub.w	r4, r1, #4
 800682a:	bfb8      	it	lt
 800682c:	18e4      	addlt	r4, r4, r3
 800682e:	f000 f913 	bl	8006a58 <__malloc_lock>
 8006832:	4a1e      	ldr	r2, [pc, #120]	; (80068ac <_free_r+0x94>)
 8006834:	9801      	ldr	r0, [sp, #4]
 8006836:	6813      	ldr	r3, [r2, #0]
 8006838:	b933      	cbnz	r3, 8006848 <_free_r+0x30>
 800683a:	6063      	str	r3, [r4, #4]
 800683c:	6014      	str	r4, [r2, #0]
 800683e:	b003      	add	sp, #12
 8006840:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006844:	f000 b90e 	b.w	8006a64 <__malloc_unlock>
 8006848:	42a3      	cmp	r3, r4
 800684a:	d908      	bls.n	800685e <_free_r+0x46>
 800684c:	6825      	ldr	r5, [r4, #0]
 800684e:	1961      	adds	r1, r4, r5
 8006850:	428b      	cmp	r3, r1
 8006852:	bf01      	itttt	eq
 8006854:	6819      	ldreq	r1, [r3, #0]
 8006856:	685b      	ldreq	r3, [r3, #4]
 8006858:	1949      	addeq	r1, r1, r5
 800685a:	6021      	streq	r1, [r4, #0]
 800685c:	e7ed      	b.n	800683a <_free_r+0x22>
 800685e:	461a      	mov	r2, r3
 8006860:	685b      	ldr	r3, [r3, #4]
 8006862:	b10b      	cbz	r3, 8006868 <_free_r+0x50>
 8006864:	42a3      	cmp	r3, r4
 8006866:	d9fa      	bls.n	800685e <_free_r+0x46>
 8006868:	6811      	ldr	r1, [r2, #0]
 800686a:	1855      	adds	r5, r2, r1
 800686c:	42a5      	cmp	r5, r4
 800686e:	d10b      	bne.n	8006888 <_free_r+0x70>
 8006870:	6824      	ldr	r4, [r4, #0]
 8006872:	4421      	add	r1, r4
 8006874:	1854      	adds	r4, r2, r1
 8006876:	42a3      	cmp	r3, r4
 8006878:	6011      	str	r1, [r2, #0]
 800687a:	d1e0      	bne.n	800683e <_free_r+0x26>
 800687c:	681c      	ldr	r4, [r3, #0]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	6053      	str	r3, [r2, #4]
 8006882:	4421      	add	r1, r4
 8006884:	6011      	str	r1, [r2, #0]
 8006886:	e7da      	b.n	800683e <_free_r+0x26>
 8006888:	d902      	bls.n	8006890 <_free_r+0x78>
 800688a:	230c      	movs	r3, #12
 800688c:	6003      	str	r3, [r0, #0]
 800688e:	e7d6      	b.n	800683e <_free_r+0x26>
 8006890:	6825      	ldr	r5, [r4, #0]
 8006892:	1961      	adds	r1, r4, r5
 8006894:	428b      	cmp	r3, r1
 8006896:	bf04      	itt	eq
 8006898:	6819      	ldreq	r1, [r3, #0]
 800689a:	685b      	ldreq	r3, [r3, #4]
 800689c:	6063      	str	r3, [r4, #4]
 800689e:	bf04      	itt	eq
 80068a0:	1949      	addeq	r1, r1, r5
 80068a2:	6021      	streq	r1, [r4, #0]
 80068a4:	6054      	str	r4, [r2, #4]
 80068a6:	e7ca      	b.n	800683e <_free_r+0x26>
 80068a8:	b003      	add	sp, #12
 80068aa:	bd30      	pop	{r4, r5, pc}
 80068ac:	200021fc 	.word	0x200021fc

080068b0 <sbrk_aligned>:
 80068b0:	b570      	push	{r4, r5, r6, lr}
 80068b2:	4e0e      	ldr	r6, [pc, #56]	; (80068ec <sbrk_aligned+0x3c>)
 80068b4:	460c      	mov	r4, r1
 80068b6:	6831      	ldr	r1, [r6, #0]
 80068b8:	4605      	mov	r5, r0
 80068ba:	b911      	cbnz	r1, 80068c2 <sbrk_aligned+0x12>
 80068bc:	f000 f8bc 	bl	8006a38 <_sbrk_r>
 80068c0:	6030      	str	r0, [r6, #0]
 80068c2:	4621      	mov	r1, r4
 80068c4:	4628      	mov	r0, r5
 80068c6:	f000 f8b7 	bl	8006a38 <_sbrk_r>
 80068ca:	1c43      	adds	r3, r0, #1
 80068cc:	d00a      	beq.n	80068e4 <sbrk_aligned+0x34>
 80068ce:	1cc4      	adds	r4, r0, #3
 80068d0:	f024 0403 	bic.w	r4, r4, #3
 80068d4:	42a0      	cmp	r0, r4
 80068d6:	d007      	beq.n	80068e8 <sbrk_aligned+0x38>
 80068d8:	1a21      	subs	r1, r4, r0
 80068da:	4628      	mov	r0, r5
 80068dc:	f000 f8ac 	bl	8006a38 <_sbrk_r>
 80068e0:	3001      	adds	r0, #1
 80068e2:	d101      	bne.n	80068e8 <sbrk_aligned+0x38>
 80068e4:	f04f 34ff 	mov.w	r4, #4294967295
 80068e8:	4620      	mov	r0, r4
 80068ea:	bd70      	pop	{r4, r5, r6, pc}
 80068ec:	20002200 	.word	0x20002200

080068f0 <_malloc_r>:
 80068f0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068f4:	1ccd      	adds	r5, r1, #3
 80068f6:	f025 0503 	bic.w	r5, r5, #3
 80068fa:	3508      	adds	r5, #8
 80068fc:	2d0c      	cmp	r5, #12
 80068fe:	bf38      	it	cc
 8006900:	250c      	movcc	r5, #12
 8006902:	2d00      	cmp	r5, #0
 8006904:	4607      	mov	r7, r0
 8006906:	db01      	blt.n	800690c <_malloc_r+0x1c>
 8006908:	42a9      	cmp	r1, r5
 800690a:	d905      	bls.n	8006918 <_malloc_r+0x28>
 800690c:	230c      	movs	r3, #12
 800690e:	603b      	str	r3, [r7, #0]
 8006910:	2600      	movs	r6, #0
 8006912:	4630      	mov	r0, r6
 8006914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006918:	4e2e      	ldr	r6, [pc, #184]	; (80069d4 <_malloc_r+0xe4>)
 800691a:	f000 f89d 	bl	8006a58 <__malloc_lock>
 800691e:	6833      	ldr	r3, [r6, #0]
 8006920:	461c      	mov	r4, r3
 8006922:	bb34      	cbnz	r4, 8006972 <_malloc_r+0x82>
 8006924:	4629      	mov	r1, r5
 8006926:	4638      	mov	r0, r7
 8006928:	f7ff ffc2 	bl	80068b0 <sbrk_aligned>
 800692c:	1c43      	adds	r3, r0, #1
 800692e:	4604      	mov	r4, r0
 8006930:	d14d      	bne.n	80069ce <_malloc_r+0xde>
 8006932:	6834      	ldr	r4, [r6, #0]
 8006934:	4626      	mov	r6, r4
 8006936:	2e00      	cmp	r6, #0
 8006938:	d140      	bne.n	80069bc <_malloc_r+0xcc>
 800693a:	6823      	ldr	r3, [r4, #0]
 800693c:	4631      	mov	r1, r6
 800693e:	4638      	mov	r0, r7
 8006940:	eb04 0803 	add.w	r8, r4, r3
 8006944:	f000 f878 	bl	8006a38 <_sbrk_r>
 8006948:	4580      	cmp	r8, r0
 800694a:	d13a      	bne.n	80069c2 <_malloc_r+0xd2>
 800694c:	6821      	ldr	r1, [r4, #0]
 800694e:	3503      	adds	r5, #3
 8006950:	1a6d      	subs	r5, r5, r1
 8006952:	f025 0503 	bic.w	r5, r5, #3
 8006956:	3508      	adds	r5, #8
 8006958:	2d0c      	cmp	r5, #12
 800695a:	bf38      	it	cc
 800695c:	250c      	movcc	r5, #12
 800695e:	4629      	mov	r1, r5
 8006960:	4638      	mov	r0, r7
 8006962:	f7ff ffa5 	bl	80068b0 <sbrk_aligned>
 8006966:	3001      	adds	r0, #1
 8006968:	d02b      	beq.n	80069c2 <_malloc_r+0xd2>
 800696a:	6823      	ldr	r3, [r4, #0]
 800696c:	442b      	add	r3, r5
 800696e:	6023      	str	r3, [r4, #0]
 8006970:	e00e      	b.n	8006990 <_malloc_r+0xa0>
 8006972:	6822      	ldr	r2, [r4, #0]
 8006974:	1b52      	subs	r2, r2, r5
 8006976:	d41e      	bmi.n	80069b6 <_malloc_r+0xc6>
 8006978:	2a0b      	cmp	r2, #11
 800697a:	d916      	bls.n	80069aa <_malloc_r+0xba>
 800697c:	1961      	adds	r1, r4, r5
 800697e:	42a3      	cmp	r3, r4
 8006980:	6025      	str	r5, [r4, #0]
 8006982:	bf18      	it	ne
 8006984:	6059      	strne	r1, [r3, #4]
 8006986:	6863      	ldr	r3, [r4, #4]
 8006988:	bf08      	it	eq
 800698a:	6031      	streq	r1, [r6, #0]
 800698c:	5162      	str	r2, [r4, r5]
 800698e:	604b      	str	r3, [r1, #4]
 8006990:	4638      	mov	r0, r7
 8006992:	f104 060b 	add.w	r6, r4, #11
 8006996:	f000 f865 	bl	8006a64 <__malloc_unlock>
 800699a:	f026 0607 	bic.w	r6, r6, #7
 800699e:	1d23      	adds	r3, r4, #4
 80069a0:	1af2      	subs	r2, r6, r3
 80069a2:	d0b6      	beq.n	8006912 <_malloc_r+0x22>
 80069a4:	1b9b      	subs	r3, r3, r6
 80069a6:	50a3      	str	r3, [r4, r2]
 80069a8:	e7b3      	b.n	8006912 <_malloc_r+0x22>
 80069aa:	6862      	ldr	r2, [r4, #4]
 80069ac:	42a3      	cmp	r3, r4
 80069ae:	bf0c      	ite	eq
 80069b0:	6032      	streq	r2, [r6, #0]
 80069b2:	605a      	strne	r2, [r3, #4]
 80069b4:	e7ec      	b.n	8006990 <_malloc_r+0xa0>
 80069b6:	4623      	mov	r3, r4
 80069b8:	6864      	ldr	r4, [r4, #4]
 80069ba:	e7b2      	b.n	8006922 <_malloc_r+0x32>
 80069bc:	4634      	mov	r4, r6
 80069be:	6876      	ldr	r6, [r6, #4]
 80069c0:	e7b9      	b.n	8006936 <_malloc_r+0x46>
 80069c2:	230c      	movs	r3, #12
 80069c4:	603b      	str	r3, [r7, #0]
 80069c6:	4638      	mov	r0, r7
 80069c8:	f000 f84c 	bl	8006a64 <__malloc_unlock>
 80069cc:	e7a1      	b.n	8006912 <_malloc_r+0x22>
 80069ce:	6025      	str	r5, [r4, #0]
 80069d0:	e7de      	b.n	8006990 <_malloc_r+0xa0>
 80069d2:	bf00      	nop
 80069d4:	200021fc 	.word	0x200021fc

080069d8 <_realloc_r>:
 80069d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069dc:	4680      	mov	r8, r0
 80069de:	4614      	mov	r4, r2
 80069e0:	460e      	mov	r6, r1
 80069e2:	b921      	cbnz	r1, 80069ee <_realloc_r+0x16>
 80069e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069e8:	4611      	mov	r1, r2
 80069ea:	f7ff bf81 	b.w	80068f0 <_malloc_r>
 80069ee:	b92a      	cbnz	r2, 80069fc <_realloc_r+0x24>
 80069f0:	f7ff ff12 	bl	8006818 <_free_r>
 80069f4:	4625      	mov	r5, r4
 80069f6:	4628      	mov	r0, r5
 80069f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80069fc:	f000 f838 	bl	8006a70 <_malloc_usable_size_r>
 8006a00:	4284      	cmp	r4, r0
 8006a02:	4607      	mov	r7, r0
 8006a04:	d802      	bhi.n	8006a0c <_realloc_r+0x34>
 8006a06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006a0a:	d812      	bhi.n	8006a32 <_realloc_r+0x5a>
 8006a0c:	4621      	mov	r1, r4
 8006a0e:	4640      	mov	r0, r8
 8006a10:	f7ff ff6e 	bl	80068f0 <_malloc_r>
 8006a14:	4605      	mov	r5, r0
 8006a16:	2800      	cmp	r0, #0
 8006a18:	d0ed      	beq.n	80069f6 <_realloc_r+0x1e>
 8006a1a:	42bc      	cmp	r4, r7
 8006a1c:	4622      	mov	r2, r4
 8006a1e:	4631      	mov	r1, r6
 8006a20:	bf28      	it	cs
 8006a22:	463a      	movcs	r2, r7
 8006a24:	f7ff fed0 	bl	80067c8 <memcpy>
 8006a28:	4631      	mov	r1, r6
 8006a2a:	4640      	mov	r0, r8
 8006a2c:	f7ff fef4 	bl	8006818 <_free_r>
 8006a30:	e7e1      	b.n	80069f6 <_realloc_r+0x1e>
 8006a32:	4635      	mov	r5, r6
 8006a34:	e7df      	b.n	80069f6 <_realloc_r+0x1e>
	...

08006a38 <_sbrk_r>:
 8006a38:	b538      	push	{r3, r4, r5, lr}
 8006a3a:	4d06      	ldr	r5, [pc, #24]	; (8006a54 <_sbrk_r+0x1c>)
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	4604      	mov	r4, r0
 8006a40:	4608      	mov	r0, r1
 8006a42:	602b      	str	r3, [r5, #0]
 8006a44:	f7fa fcaa 	bl	800139c <_sbrk>
 8006a48:	1c43      	adds	r3, r0, #1
 8006a4a:	d102      	bne.n	8006a52 <_sbrk_r+0x1a>
 8006a4c:	682b      	ldr	r3, [r5, #0]
 8006a4e:	b103      	cbz	r3, 8006a52 <_sbrk_r+0x1a>
 8006a50:	6023      	str	r3, [r4, #0]
 8006a52:	bd38      	pop	{r3, r4, r5, pc}
 8006a54:	20002204 	.word	0x20002204

08006a58 <__malloc_lock>:
 8006a58:	4801      	ldr	r0, [pc, #4]	; (8006a60 <__malloc_lock+0x8>)
 8006a5a:	f000 b811 	b.w	8006a80 <__retarget_lock_acquire_recursive>
 8006a5e:	bf00      	nop
 8006a60:	20002208 	.word	0x20002208

08006a64 <__malloc_unlock>:
 8006a64:	4801      	ldr	r0, [pc, #4]	; (8006a6c <__malloc_unlock+0x8>)
 8006a66:	f000 b80c 	b.w	8006a82 <__retarget_lock_release_recursive>
 8006a6a:	bf00      	nop
 8006a6c:	20002208 	.word	0x20002208

08006a70 <_malloc_usable_size_r>:
 8006a70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006a74:	1f18      	subs	r0, r3, #4
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	bfbc      	itt	lt
 8006a7a:	580b      	ldrlt	r3, [r1, r0]
 8006a7c:	18c0      	addlt	r0, r0, r3
 8006a7e:	4770      	bx	lr

08006a80 <__retarget_lock_acquire_recursive>:
 8006a80:	4770      	bx	lr

08006a82 <__retarget_lock_release_recursive>:
 8006a82:	4770      	bx	lr

08006a84 <_init>:
 8006a84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a86:	bf00      	nop
 8006a88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a8a:	bc08      	pop	{r3}
 8006a8c:	469e      	mov	lr, r3
 8006a8e:	4770      	bx	lr

08006a90 <_fini>:
 8006a90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a92:	bf00      	nop
 8006a94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006a96:	bc08      	pop	{r3}
 8006a98:	469e      	mov	lr, r3
 8006a9a:	4770      	bx	lr
