/*
 *    Copyright 2023 The ChampSim Contributors
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

#include "ptw.h"

#include <numeric>

#include <fmt/core.h>

#include "champsim.h"
#include "champsim_constants.h"
#include "instruction.h"
#include "util.h"
#include "vmem.h"

PageTableWalker::PageTableWalker(std::string v1, uint32_t cpu, double freq_scale, std::vector<std::pair<std::size_t, std::size_t>> pscl_dims, uint32_t v10,
                                 uint32_t v11, uint32_t v12, uint32_t v13, uint64_t latency, MemoryRequestConsumer* ll, VirtualMemory& _vmem)
    : champsim::operable(freq_scale), MemoryRequestProducer(ll), NAME(v1), RQ_SIZE(v10), MSHR_SIZE(v11), MAX_READ(v12), MAX_FILL(v13), HIT_LATENCY(latency),
      vmem(_vmem), CR3_addr(_vmem.get_pte_pa(cpu, 0, std::size(pscl_dims) + 1).first)
{
  auto level = std::size(pscl_dims) + 1;
  for (auto x : pscl_dims) {
    auto shamt = _vmem.shamt(level--);
    pscl.emplace_back(x.first, x.second, pscl_indexer{shamt}, pscl_indexer{shamt});
  }
}

bool PageTableWalker::handle_read(const PACKET& handle_pkt)
{
  pscl_entry walk_init = {handle_pkt.v_address, CR3_addr, std::size(pscl)};
  std::vector<std::optional<pscl_entry>> pscl_hits;
  std::transform(std::begin(pscl), std::end(pscl), std::back_inserter(pscl_hits), [walk_init](auto& x) { return x.check_hit(walk_init); });
  walk_init =
      std::accumulate(std::begin(pscl_hits), std::end(pscl_hits), std::optional<pscl_entry>(walk_init), [](auto x, auto& y) { return y.value_or(*x); }).value();

  auto walk_offset = vmem.get_offset(handle_pkt.address, walk_init.level) * PTE_BYTES;

  if constexpr (champsim::debug_print) {
    fmt::print("[{}] {} instr_id: {} address: {:x} v_address: {:x} pt_page_offset: {} translation_level: {}\n",
        NAME, __func__, handle_pkt.instr_id, walk_init.vaddr, handle_pkt.v_address, walk_offset / PTE_BYTES, walk_init.level);
  }

  PACKET packet = handle_pkt;
  packet.v_address = handle_pkt.address;
  packet.init_translation_level = walk_init.level;
  packet.cycle_enqueued = current_cycle;

  return step_translation(champsim::splice_bits(walk_init.ptw_addr, walk_offset, LOG2_PAGE_SIZE), packet.init_translation_level, packet);
}

bool PageTableWalker::handle_fill(const PACKET& fill_mshr)
{
  if constexpr (champsim::debug_print) {
    fmt::print("[{}] {} instr_id: {} address: {:x} v_address: {:x} data: {:x} pt_page_offset: {} translation_level: {} event: {} current: {}\n",
        NAME, __func__, fill_mshr.instr_id, fill_mshr.address, fill_mshr.v_address, fill_mshr.data,
        (fill_mshr.data & champsim::bitmask(LOG2_PAGE_SIZE)) >> champsim::lg2(PTE_BYTES), fill_mshr.translation_level, fill_mshr.event_cycle, current_cycle);
  }

  if (fill_mshr.translation_level == 0) {
    auto ret_pkt = fill_mshr;
    ret_pkt.address = fill_mshr.v_address;

    for (auto ret : ret_pkt.to_return)
      ret->return_data(ret_pkt);

    total_miss_latency += current_cycle - ret_pkt.cycle_enqueued;
    return true;
  } else {
    const auto pscl_idx = std::size(pscl) - fill_mshr.translation_level;
    pscl.at(pscl_idx).fill({fill_mshr.v_address, fill_mshr.data, fill_mshr.translation_level - 1});

    return step_translation(fill_mshr.data, fill_mshr.translation_level - 1, fill_mshr);
  }
}

bool PageTableWalker::step_translation(uint64_t addr, std::size_t transl_level, const PACKET& source)
{
  auto fwd_pkt = source;
  fwd_pkt.address = addr;
  fwd_pkt.type = TRANSLATION;
  fwd_pkt.to_return = {this};
  fwd_pkt.translation_level = transl_level;

  auto matches_and_inflight = [addr](const auto& x) {
    return (x.address >> LOG2_BLOCK_SIZE) == (addr >> LOG2_BLOCK_SIZE) && x.event_cycle == std::numeric_limits<uint64_t>::max();
  };
  auto mshr_entry = std::find_if(std::begin(MSHR), std::end(MSHR), matches_and_inflight);

  bool success = true;
  if (mshr_entry == std::end(MSHR))
    success = lower_level->add_ptwq(fwd_pkt);

  if (success) {
    fwd_pkt.to_return = source.to_return; // Set the return for MSHR packet same as read packet.
    fwd_pkt.type = source.type;
    fwd_pkt.event_cycle = std::numeric_limits<uint64_t>::max();
    MSHR.push_back(fwd_pkt);
  }

  return success;
}

void PageTableWalker::operate()
{
  auto fill_this_cycle = MAX_FILL;
  while (fill_this_cycle > 0 && !std::empty(MSHR) && MSHR.front().event_cycle <= current_cycle) {
    auto success = handle_fill(MSHR.front());
    if (!success)
      break;

    MSHR.pop_front();
    fill_this_cycle--;
  }

  auto [rq_begin, rq_end] = champsim::get_span_p(std::cbegin(RQ), std::cend(RQ), MAX_READ,
                                                 [cycle = current_cycle, this](const auto& pkt) { return pkt.event_cycle <= cycle && this->handle_read(pkt); });
  RQ.erase(rq_begin, rq_end);
}

bool PageTableWalker::add_rq(const PACKET& packet)
{
  assert(packet.address != 0);

  // check for duplicates in the read queue
  auto found_rq = std::find_if(RQ.begin(), RQ.end(), eq_addr<PACKET>(packet.address, LOG2_PAGE_SIZE));
  assert(found_rq == RQ.end()); // Duplicate request should not be sent.

  // check occupancy
  if (std::size(RQ) >= RQ_SIZE)
    return false; // cannot handle this request

  // if there is no duplicate, add it to RQ
  RQ.push_back(packet);
  RQ.back().event_cycle = current_cycle + (warmup ? 0 : HIT_LATENCY);

  return true;
}

void PageTableWalker::return_data(const PACKET& packet)
{
  for (auto& mshr_entry : MSHR) {
    if (eq_addr<PACKET>{packet.address, LOG2_BLOCK_SIZE}(mshr_entry)) {
      uint64_t penalty;
      if (mshr_entry.translation_level == 0)
        std::tie(mshr_entry.data, penalty) = vmem.va_to_pa(mshr_entry.cpu, mshr_entry.v_address);
      else
        std::tie(mshr_entry.data, penalty) = vmem.get_pte_pa(mshr_entry.cpu, mshr_entry.v_address, mshr_entry.translation_level);
      mshr_entry.event_cycle = current_cycle + (warmup ? 0 : penalty);

      if constexpr (champsim::debug_print) {
        fmt::print("[{}] {} instr_id: {} address: {:x} v_address: {:x} data: {:x} translation_level: {} event: {} current: {}\n",
            NAME, __func__, packet.instr_id, packet.address, packet.v_address, packet.data, packet.translation_level, mshr_entry.event_cycle, current_cycle);
      }
    }
  }

  std::sort(std::begin(MSHR), std::end(MSHR), [](const auto& x, const auto& y) { return x.event_cycle < y.event_cycle; });
}

std::size_t PageTableWalker::get_occupancy(uint8_t queue_type, uint64_t)
{
  if (queue_type == 0)
    return std::size(MSHR);
  else if (queue_type == 1)
    return std::size(RQ);
  return 0;
}

std::size_t PageTableWalker::get_size(uint8_t queue_type, uint64_t)
{
  if (queue_type == 0)
    return MSHR_SIZE;
  else if (queue_type == 1)
    return RQ_SIZE;
  return 0;
}

void PageTableWalker::print_deadlock()
{
  if (!std::empty(MSHR)) {
    fmt::print("{} MSHR Entry\n", NAME);
    std::size_t j = 0;
    for (PACKET entry : MSHR) {
      fmt::print("[{}_MSHR] {} instr_id: {} address: {:x} v_address: {:x} type: {} translation_level: {} event_cycle: {}\n",
          NAME, j++, entry.instr_id, entry.address, entry.v_address, +entry.type, +entry.translation_level, entry.event_cycle);
    }
  } else {
    fmt::print("{} MSHR empty\n", NAME);
  }
}
