// Seed: 2855220936
module module_0 (
    input tri0 id_0#(1),
    output uwire id_1,
    input tri0 id_2,
    input wand id_3,
    output supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input tri1 id_7,
    output wire id_8,
    input tri1 id_9,
    output uwire id_10
    , id_20,
    input supply0 id_11,
    output uwire id_12,
    output wand id_13,
    output supply1 id_14,
    output tri1 id_15,
    input wand id_16,
    input supply0 id_17,
    input supply1 id_18
);
  wire id_21;
endmodule
module module_1 (
    output wor   id_0,
    input  uwire id_1,
    input  tri0  id_2
    , id_4
);
  assign id_4 = 1;
  wire id_5;
  wire id_6, id_7, id_8, id_9, id_10, id_11;
  module_0(
      id_2,
      id_0,
      id_1,
      id_1,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_1,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2
  );
  tri1 id_12 = 1'b0;
  wire id_13;
  wire id_14;
  assign id_12 = 1;
  wire id_15;
  assign id_4 = 1;
endmodule
