# Reading F:/quartus/modelsim_ase/tcl/vsim/pref.tcl
# do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying F:/quartus/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:45 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 16:44:45 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:45 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 16:44:45 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:45 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 16:44:45 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:45 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 16:44:46 on Apr 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 16:44:46 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 16:44:46 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:46 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 16:44:46 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 16:44:47 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 16:44:47 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:47 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 16:44:47 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:48 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 16:44:48 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:48 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 16:44:48 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:48 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 16:44:48 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:48 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 16:44:48 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 16:44:49 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 16:44:49 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:49 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 16:44:49 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:50 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 16:44:50 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:50 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 16:44:50 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:50 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 16:44:50 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:51 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 16:44:51 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:51 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 16:44:51 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:51 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 16:44:51 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:51 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 16:44:52 on Apr 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:52 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 16:44:52 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:52 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 16:44:52 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:52 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 16:44:52 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:53 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 16:44:53 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:53 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 16:44:53 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:53 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 16:44:53 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:53 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 16:44:53 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:54 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 16:44:54 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:54 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 16:44:54 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:54 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 16:44:54 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:54 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 16:44:55 on Apr 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:55 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 16:44:55 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:55 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 16:44:55 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:55 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 16:44:55 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:56 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 16:44:56 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:56 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 16:44:56 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/htb_coder_stack.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:56 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/htb_coder_stack.v 
# -- Compiling module mem_tb_coder_stack
# -- Compiling module write_ctl
# -- Compiling module read_ctl
# 
# Top level modules:
# 	mem_tb_coder_stack
# End time: 16:44:56 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb/IP {E:/Courses/ECE559/coder-stack/tb/IP/test_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:56 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb/IP" E:/Courses/ECE559/coder-stack/tb/IP/test_input.v 
# -- Compiling module test_input
# 
# Top level modules:
# 	test_input
# End time: 16:44:56 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb/IP {E:/Courses/ECE559/coder-stack/tb/IP/ref_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:57 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb/IP" E:/Courses/ECE559/coder-stack/tb/IP/ref_small.v 
# -- Compiling module ref_small
# 
# Top level modules:
# 	ref_small
# End time: 16:44:57 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb/IP {E:/Courses/ECE559/coder-stack/tb/IP/delay3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:57 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb/IP" E:/Courses/ECE559/coder-stack/tb/IP/delay3.v 
# -- Compiling module delay3
# 
# Top level modules:
# 	delay3
# End time: 16:44:57 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:57 on Apr 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 16:44:57 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_htb_coder_stack.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:44:57 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_htb_coder_stack.v 
# -- Compiling module tb_mem_htb
# 
# Top level modules:
# 	tb_mem_htb
# End time: 16:44:57 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_mem_htb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_mem_htb 
# Start time: 16:44:58 on Apr 08,2020
# Loading work.tb_mem_htb
# Loading work.mem_tb_coder_stack
# Loading work.coder_stack_top
# Loading work.cb_seg
# Loading work.mux_ip
# Loading lpm_ver.lpm_mux
# Loading work.fifo_tb
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# Loading work.itl_fifo
# Loading work.enc_fifo
# Loading work.data_fsm
# Loading work.counter_16bits
# Loading lpm_ver.lpm_counter
# Loading work.register_1bit
# Loading work.register_8bits
# Loading work.register_2bits
# Loading sv_std.std
# Loading work.CRC_size
# Loading work.fifo16
# Loading work.fifo20
# Loading work.cal_size
# Loading work.interleaver
# Loading work.interleaver_fsm
# Loading altera_ver.dff
# Loading altera_ver.prim_gdff
# Loading work.counter_wrapper1
# Loading work.counter1
# Loading work.pi1_small
# Loading altera_mf_ver.altsyncram
# Loading work.pi1_large
# Loading work.counter_wrapper2
# Loading work.counter2
# Loading work.pi2_small
# Loading work.pi2_large
# Loading work.RAM1
# Loading work.RAM2
# Loading work.encoder_top
# Loading work.my_counter
# Loading work.counter_enc
# Loading work.encoder
# Loading work.delay
# Loading work.fifo
# Loading work.fifoFSM
# Loading work.fsm
# Loading work.tailBitsGenerator
# Loading work.counter4
# Loading work.compare_2bit
# Loading lpm_ver.lpm_compare
# Loading work.mux_4to1_3wide
# Loading work.mux_2to1_3wide
# Loading work.write_ctl
# Loading work.test_input
# Loading work.read_ctl
# Loading work.delay3
# Loading work.ref_small
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mem_htb/test_obj/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/tb/htb_coder_stack.v(103): [PCDPC] - Port size (13) does not match connection size (16) for port 'address'. The port definition is at: E:/Courses/ECE559/coder-stack/tb/IP/test_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mem_htb/test_obj/writer/test_input_inst File: E:/Courses/ECE559/coder-stack/tb/IP/test_input.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# Warning : Address pointed at port A is out of bound!
# Time: 21535000  Instance: tb_mem_htb.test_obj.reader.ref_small_block.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 21535000  Instance: tb_mem_htb.test_obj.reader.ref_small_block.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70265000  Instance: tb_mem_htb.test_obj.writer.test_input_inst.altsyncram_component.m_default.altsyncram_inst
add wave -position 6  sim:/tb_mem_htb/test_obj/reader/ref_s
restart
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mem_htb/test_obj/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/tb/htb_coder_stack.v(103): [PCDPC] - Port size (13) does not match connection size (16) for port 'address'. The port definition is at: E:/Courses/ECE559/coder-stack/tb/IP/test_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mem_htb/test_obj/writer/test_input_inst File: E:/Courses/ECE559/coder-stack/tb/IP/test_input.v
run
# Warning : Address pointed at port A is out of bound!
# Time: 21535000  Instance: tb_mem_htb.test_obj.reader.ref_small_block.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 21535000  Instance: tb_mem_htb.test_obj.reader.ref_small_block.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70265000  Instance: tb_mem_htb.test_obj.writer.test_input_inst.altsyncram_component.m_default.altsyncram_inst
add wave -position 6  sim:/tb_mem_htb/test_obj/reader/ref_s
do coder_stack_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:37 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM2.v 
# -- Compiling module RAM2
# 
# Top level modules:
# 	RAM2
# End time: 16:47:37 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/RAM1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:37 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/RAM1.v 
# -- Compiling module RAM1
# 
# Top level modules:
# 	RAM1
# End time: 16:47:37 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:38 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_small.v 
# -- Compiling module pi2_small
# 
# Top level modules:
# 	pi2_small
# End time: 16:47:38 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi2_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:38 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi2_large.v 
# -- Compiling module pi2_large
# 
# Top level modules:
# 	pi2_large
# End time: 16:47:38 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:38 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_small.v 
# -- Compiling module pi1_small
# 
# Top level modules:
# 	pi1_small
# End time: 16:47:38 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/pi1_large.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:38 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/pi1_large.v 
# -- Compiling module pi1_large
# 
# Top level modules:
# 	pi1_large
# End time: 16:47:38 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:39 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver_fsm.v 
# -- Compiling module interleaver_fsm
# 
# Top level modules:
# 	interleaver_fsm
# End time: 16:47:39 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/interleaver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:39 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/interleaver.v 
# -- Compiling module interleaver
# 
# Top level modules:
# 	interleaver
# End time: 16:47:39 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:39 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter2.v 
# -- Compiling module counter2
# 
# Top level modules:
# 	counter2
# End time: 16:47:39 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:39 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter1.v 
# -- Compiling module counter1
# 
# Top level modules:
# 	counter1
# End time: 16:47:40 on Apr 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:40 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper2.v 
# -- Compiling module counter_wrapper2
# 
# Top level modules:
# 	counter_wrapper2
# End time: 16:47:40 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/int {E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:40 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/int" E:/Courses/ECE559/coder-stack/int/counter_wrapper1.v 
# -- Compiling module counter_wrapper1
# 
# Top level modules:
# 	counter_wrapper1
# End time: 16:47:40 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:40 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/tailBitsGenerator.v 
# -- Compiling module tailBitsGenerator
# 
# Top level modules:
# 	tailBitsGenerator
# End time: 16:47:40 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/my_counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:41 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/my_counter.v 
# -- Compiling module my_counter
# 
# Top level modules:
# 	my_counter
# End time: 16:47:41 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fsm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:41 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fsm.v 
# -- Compiling module fsm
# 
# Top level modules:
# 	fsm
# End time: 16:47:41 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifoFSM.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:41 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifoFSM.v 
# -- Compiling module fifoFSM
# 
# Top level modules:
# 	fifoFSM
# End time: 16:47:41 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:41 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 16:47:41 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:42 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder_top.v 
# -- Compiling module encoder_top
# 
# Top level modules:
# 	encoder_top
# End time: 16:47:42 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/encoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:42 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/encoder.v 
# -- Compiling module encoder
# 
# Top level modules:
# 	encoder
# End time: 16:47:42 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/delay.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:42 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/delay.v 
# -- Compiling module delay
# 
# Top level modules:
# 	delay
# End time: 16:47:42 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:42 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter.v 
# -- Compiling module counter_enc
# 
# Top level modules:
# 	counter_enc
# End time: 16:47:42 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:43 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_4to1_3wide.v 
# -- Compiling module mux_4to1_3wide
# 
# Top level modules:
# 	mux_4to1_3wide
# End time: 16:47:43 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:43 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/mux_2to1_3wide.v 
# -- Compiling module mux_2to1_3wide
# 
# Top level modules:
# 	mux_2to1_3wide
# End time: 16:47:43 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/counter4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:43 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/counter4.v 
# -- Compiling module counter4
# 
# Top level modules:
# 	counter4
# End time: 16:47:43 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/enc {E:/Courses/ECE559/coder-stack/enc/compare_2bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:43 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/enc" E:/Courses/ECE559/coder-stack/enc/compare_2bit.v 
# -- Compiling module compare_2bit
# 
# Top level modules:
# 	compare_2bit
# End time: 16:47:43 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:44 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/shiftreg.v 
# -- Compiling module shiftreg
# 
# Top level modules:
# 	shiftreg
# End time: 16:47:44 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:44 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_8bits.v 
# -- Compiling module register_8bits
# 
# Top level modules:
# 	register_8bits
# End time: 16:47:44 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:44 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_2bits.v 
# -- Compiling module register_2bits
# 
# Top level modules:
# 	register_2bits
# End time: 16:47:44 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:44 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/register_1bit.v 
# -- Compiling module register_1bit
# 
# Top level modules:
# 	register_1bit
# End time: 16:47:44 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:45 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/mux_ip.v 
# -- Compiling module mux_ip
# 
# Top level modules:
# 	mux_ip
# End time: 16:47:45 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:45 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/itl_fifo.v 
# -- Compiling module itl_fifo
# 
# Top level modules:
# 	itl_fifo
# End time: 16:47:45 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:45 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo20.v 
# -- Compiling module fifo20
# 
# Top level modules:
# 	fifo20
# End time: 16:47:45 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:45 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo16.v 
# -- Compiling module fifo16
# 
# Top level modules:
# 	fifo16
# End time: 16:47:46 on Apr 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/fifo_tb.v 
# -- Compiling module fifo_tb
# 
# Top level modules:
# 	fifo_tb
# End time: 16:47:46 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/enc_fifo.v 
# -- Compiling module enc_fifo
# 
# Top level modules:
# 	enc_fifo
# End time: 16:47:46 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/IP {E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/IP" E:/Courses/ECE559/coder-stack/cdseg/IP/counter_16bits.v 
# -- Compiling module counter_16bits
# 
# Top level modules:
# 	counter_16bits
# End time: 16:47:46 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:46 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/top_module.v 
# -- Compiling module cb_seg
# 
# Top level modules:
# 	cb_seg
# End time: 16:47:47 on Apr 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:47 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/data_path_control.v 
# -- Compiling module data_fsm
# 
# Top level modules:
# 	data_fsm
# End time: 16:47:47 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:47 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/crc24.v 
# -- Compiling module crc24
# 
# Top level modules:
# 	crc24
# End time: 16:47:47 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack {E:/Courses/ECE559/coder-stack/coder_stack_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:47 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack" E:/Courses/ECE559/coder-stack/coder_stack_top.v 
# -- Compiling module coder_stack_top
# 
# Top level modules:
# 	coder_stack_top
# End time: 16:47:47 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/htb_coder_stack.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:47 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/htb_coder_stack.v 
# -- Compiling module mem_tb_coder_stack
# -- Compiling module write_ctl
# -- Compiling module read_ctl
# 
# Top level modules:
# 	mem_tb_coder_stack
# End time: 16:47:48 on Apr 08,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb/IP {E:/Courses/ECE559/coder-stack/tb/IP/test_input.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:48 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb/IP" E:/Courses/ECE559/coder-stack/tb/IP/test_input.v 
# -- Compiling module test_input
# 
# Top level modules:
# 	test_input
# End time: 16:47:48 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb/IP {E:/Courses/ECE559/coder-stack/tb/IP/ref_small.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:48 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb/IP" E:/Courses/ECE559/coder-stack/tb/IP/ref_small.v 
# -- Compiling module ref_small
# 
# Top level modules:
# 	ref_small
# End time: 16:47:48 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb/IP {E:/Courses/ECE559/coder-stack/tb/IP/delay3.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:48 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb/IP" E:/Courses/ECE559/coder-stack/tb/IP/delay3.v 
# -- Compiling module delay3
# 
# Top level modules:
# 	delay3
# End time: 16:47:48 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+E:/Courses/ECE559/coder-stack/cdseg/src {E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:49 on Apr 08,2020
# vlog -reportprogress 300 -sv -work work "+incdir+E:/Courses/ECE559/coder-stack/cdseg/src" E:/Courses/ECE559/coder-stack/cdseg/src/CRC_size.sv 
# -- Compiling module cal_size
# -- Compiling module CRC_size
# 
# Top level modules:
# 	CRC_size
# End time: 16:47:49 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/Courses/ECE559/coder-stack/tb {E:/Courses/ECE559/coder-stack/tb/tb_htb_coder_stack.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:47:49 on Apr 08,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/Courses/ECE559/coder-stack/tb" E:/Courses/ECE559/coder-stack/tb/tb_htb_coder_stack.v 
# -- Compiling module tb_mem_htb
# 
# Top level modules:
# 	tb_mem_htb
# End time: 16:47:49 on Apr 08,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_mem_htb
# End time: 16:47:51 on Apr 08,2020, Elapsed time: 0:02:53
# Errors: 0, Warnings: 4
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_mem_htb 
# Start time: 16:47:51 on Apr 08,2020
# Loading work.tb_mem_htb
# Loading work.mem_tb_coder_stack
# Loading work.coder_stack_top
# Loading work.cb_seg
# Loading work.mux_ip
# Loading lpm_ver.lpm_mux
# Loading work.fifo_tb
# Loading altera_mf_ver.scfifo
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading work.crc24
# Loading work.shiftreg
# Loading lpm_ver.lpm_shiftreg
# Loading work.itl_fifo
# Loading work.enc_fifo
# Loading work.data_fsm
# Loading work.counter_16bits
# Loading lpm_ver.lpm_counter
# Loading work.register_1bit
# Loading work.register_8bits
# Loading work.register_2bits
# Loading sv_std.std
# Loading work.CRC_size
# Loading work.fifo16
# Loading work.fifo20
# Loading work.cal_size
# Loading work.interleaver
# Loading work.interleaver_fsm
# Loading altera_ver.dff
# Loading altera_ver.prim_gdff
# Loading work.counter_wrapper1
# Loading work.counter1
# Loading work.pi1_small
# Loading altera_mf_ver.altsyncram
# Loading work.pi1_large
# Loading work.counter_wrapper2
# Loading work.counter2
# Loading work.pi2_small
# Loading work.pi2_large
# Loading work.RAM1
# Loading work.RAM2
# Loading work.encoder_top
# Loading work.my_counter
# Loading work.counter_enc
# Loading work.encoder
# Loading work.delay
# Loading work.fifo
# Loading work.fifoFSM
# Loading work.fsm
# Loading work.tailBitsGenerator
# Loading work.counter4
# Loading work.compare_2bit
# Loading lpm_ver.lpm_compare
# Loading work.mux_4to1_3wide
# Loading work.mux_2to1_3wide
# Loading work.write_ctl
# Loading work.test_input
# Loading work.read_ctl
# Loading work.delay3
# Loading work.ref_small
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/enc/delay.v(7): [PCDPC] - Port size (13) does not match connection size (1) for port 'usedw'. The port definition is at: E:/Courses/ECE559/coder-stack/enc/fifo.v(48).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mem_htb/test_obj/test_obj/my_enc/del/delay_fifo File: E:/Courses/ECE559/coder-stack/enc/fifo.v
# ** Warning: (vsim-3015) E:/Courses/ECE559/coder-stack/tb/htb_coder_stack.v(103): [PCDPC] - Port size (13) does not match connection size (16) for port 'address'. The port definition is at: E:/Courses/ECE559/coder-stack/tb/IP/test_input.v(41).
#    Time: 0 ps  Iteration: 0  Instance: /tb_mem_htb/test_obj/writer/test_input_inst File: E:/Courses/ECE559/coder-stack/tb/IP/test_input.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 us
# Warning : Address pointed at port A is out of bound!
# Time: 21535000  Instance: tb_mem_htb.test_obj.reader.ref_small_block.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 21535000  Instance: tb_mem_htb.test_obj.reader.ref_small_block.altsyncram_component.m_default.altsyncram_inst
# Warning : Address pointed at port A is out of bound!
# Time: 70265000  Instance: tb_mem_htb.test_obj.writer.test_input_inst.altsyncram_component.m_default.altsyncram_inst

# End time: 16:48:28 on Apr 08,2020, Elapsed time: 0:00:37
# Errors: 0, Warnings: 2
