integer
C_M_AXIS_TDATA_WIDTH
integer
C_M_START_COUNT
[1:0]
IDLE
wire
i_CMOS_Clk
wire [11:0]
i_CMOS_Data
wire
i_ADC_Work
wire
INIT_AXI_TXN
wire
i_Trigger
wire
i_Mode
wire
M_AXIS_ACLK
wire
M_AXIS_ARESETN
wire
M_AXIS_TREADY
wire
o_ADC_Done
wire [7:0]
o_LED
wire
M_AXIS_TVALID
wire [C_M_AXIS_TDATA_WIDTH-1 : 0]
M_AXIS_TDATA
wire [(C_M_AXIS_TDATA_WIDTH/8)-1 : 0]
M_AXIS_TSTRB
wire
M_AXIS_TLAST

# 1. Features
> ![[Pasted image 20221207171731.png]]
> ![[Pasted image 20221207171917.png]]
- 12-Bit, 250 MSPS
- Analog Input Buffer:
	- Input Capacitance: 2 pF – 200-MHz Input 
	- Resistance: 3 k$\ohm$
- Maximum Sample Rate: 250 MSPS
> Output Interface:
> 	- [[Double Data Rate]] [[LVDS]]:
> 		- Standard Swing: 350 mV 
> 		- Low Swing: 200 mV 
> 		- Default Strength: 100-Ω Termination 
> 		- 2x Strength: 50-Ω Termination
> 	- 1.8-V Parallel [[CMOS]] Interface
![[Pasted image 20221207172228.png]]
