chip soc/intel/braswell

	device domain 0 on end

end
