Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.1 (lin64) Build 1538259 Fri Apr  8 15:45:23 MDT 2016
| Date             : Sat Apr 12 20:04:21 2025
| Host             : jonas-ThinkPad-X13-Yoga-Gen-4 running 64-bit Linux Mint 21.3
| Command          : report_power -file sensor_actuator_emulator_wrapper_power_routed.rpt -pb sensor_actuator_emulator_wrapper_power_summary_routed.pb -rpx sensor_actuator_emulator_wrapper_power_routed.rpx
| Design           : sensor_actuator_emulator_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 1.731 |
| Dynamic (W)              | 1.597 |
| Device Static (W)        | 0.134 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 65.0  |
| Junction Temperature (C) | 45.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.018 |        3 |       --- |             --- |
| Slice Logic              |     0.007 |    10598 |       --- |             --- |
|   LUT as Logic           |     0.006 |     3983 |     17600 |           22.63 |
|   Register               |    <0.001 |     5179 |     35200 |           14.71 |
|   CARRY4                 |    <0.001 |      157 |      4400 |            3.57 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   F7/F8 Muxes            |    <0.001 |       78 |     17600 |            0.44 |
|   LUT as Shift Register  |    <0.001 |       94 |      6000 |            1.57 |
|   Others                 |     0.000 |      460 |       --- |             --- |
| Signals                  |     0.008 |     7865 |       --- |             --- |
| I/O                      |     0.005 |       20 |       100 |           20.00 |
| XADC                     |     0.002 |        1 |       --- |             --- |
| PS7                      |     1.556 |        1 |       --- |             --- |
| Static Power             |     0.134 |          |           |                 |
| Total                    |     1.731 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.041 |       0.034 |      0.007 |
| Vccaux    |       1.800 |     0.012 |       0.000 |      0.012 |
| Vcco33    |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.734 |       0.703 |      0.031 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.021 |       0.001 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------------------------+-----------------+
| Clock      | Domain                                                                      | Constraint (ns) |
+------------+-----------------------------------------------------------------------------+-----------------+
| clk_fpga_0 | sensor_actuator_emulator_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
+------------+-----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------+-----------+
| Name                                                                         | Power (W) |
+------------------------------------------------------------------------------+-----------+
| sensor_actuator_emulator_wrapper                                             |     1.597 |
|   sensor_actuator_emulator_i                                                 |     1.592 |
|     axi_iic_0                                                                |     0.002 |
|       U0                                                                     |     0.002 |
|         X_IIC                                                                |     0.002 |
|           DYN_MASTER_I                                                       |    <0.001 |
|           FILTER_I                                                           |    <0.001 |
|             SCL_DEBOUNCE                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS                                              |    <0.001 |
|             SDA_DEBOUNCE                                                     |    <0.001 |
|               INPUT_DOUBLE_REGS                                              |    <0.001 |
|           IIC_CONTROL_I                                                      |    <0.001 |
|             BITCNT                                                           |    <0.001 |
|             CLKCNT                                                           |    <0.001 |
|             I2CDATA_REG                                                      |    <0.001 |
|             I2CHEADER_REG                                                    |    <0.001 |
|             SETUP_CNT                                                        |    <0.001 |
|           READ_FIFO_I                                                        |    <0.001 |
|           REG_INTERFACE_I                                                    |    <0.001 |
|           WRITE_FIFO_CTRL_I                                                  |    <0.001 |
|           WRITE_FIFO_I                                                       |    <0.001 |
|           X_AXI_IPIF_SSP1                                                    |    <0.001 |
|             AXI_LITE_IPIF_I                                                  |    <0.001 |
|               I_SLAVE_ATTACHMENT                                             |    <0.001 |
|                 I_DECODER                                                    |    <0.001 |
|             X_INTERRUPT_CONTROL                                              |    <0.001 |
|             X_SOFT_RESET                                                     |    <0.001 |
|     axi_quad_spi_0                                                           |     0.004 |
|       U0                                                                     |     0.004 |
|         QSPI_LEGACY_MD_GEN.AXI_LITE_IPIF_I                                   |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|             I_DECODER                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[10].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[11].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[12].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[13].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[14].MULTIPLE_CES_THIS_CS_GEN.CE_I |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[1].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[3].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[8].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[9].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[1].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[2].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[2].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|         QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I                             |     0.003 |
|           CONTROL_REG_I                                                      |    <0.001 |
|           FIFO_EXISTS.CLK_CROSS_I                                            |    <0.001 |
|           FIFO_EXISTS.FIFO_IF_MODULE_I                                       |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_EMPTY_SYNC_AXI_2_SPI_CDC                       |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_CNTR_I                                    |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_FULL_SYNCED_SPI_2_AXI_CDC                      |    <0.001 |
|           FIFO_EXISTS.RX_FIFO_II                                             |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                   |    <0.001 |
|               inst_fifo_gen                                                  |    <0.001 |
|                 gconvfifo.rf                                                 |    <0.001 |
|                   grf.rf                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                               |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                      |    <0.001 |
|                       gras.rsts                                              |    <0.001 |
|                       rpntr                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                       gwas.wsts                                              |    <0.001 |
|                       wpntr                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                    |    <0.001 |
|                       gdm.dm_gen.dm                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                     |    <0.001 |
|                         RAM_reg_0_15_12_15                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                    |    <0.001 |
|                     rstblk                                                   |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_EMPTY_CNTR_I                                   |    <0.001 |
|           FIFO_EXISTS.TX_FIFO_II                                             |    <0.001 |
|             USE_2N_DEPTH.V6_S6_AND_LATER.I_ASYNC_FIFO_BRAM                   |    <0.001 |
|               inst_fifo_gen                                                  |    <0.001 |
|                 gconvfifo.rf                                                 |    <0.001 |
|                   grf.rf                                                     |    <0.001 |
|                     gntv_or_sync_fifo.gcx.clkx                               |    <0.001 |
|                       gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                       gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                       gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                       gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                 |    <0.001 |
|                       gr1.gr1_int.rfwft                                      |    <0.001 |
|                       gras.rsts                                              |    <0.001 |
|                       rpntr                                                  |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                 |    <0.001 |
|                       gwas.wsts                                              |    <0.001 |
|                       wpntr                                                  |    <0.001 |
|                     gntv_or_sync_fifo.mem                                    |    <0.001 |
|                       gdm.dm_gen.dm                                          |    <0.001 |
|                         RAM_reg_0_15_0_5                                     |    <0.001 |
|                         RAM_reg_0_15_12_15                                   |    <0.001 |
|                         RAM_reg_0_15_6_11                                    |    <0.001 |
|                     rstblk                                                   |    <0.001 |
|           INTERRUPT_CONTROL_I                                                |    <0.001 |
|           LOGIC_FOR_MD_0_GEN.SPI_MODULE_I                                    |    <0.001 |
|           RESET_SYNC_AXI_SPI_CLK_INST                                        |    <0.001 |
|           SOFT_RESET_I                                                       |    <0.001 |
|           STATUS_REG_MODE_0_GEN.STATUS_SLAVE_SEL_REG_I                       |    <0.001 |
|     axi_timer_0                                                              |     0.002 |
|       U0                                                                     |     0.002 |
|         AXI4_LITE_I                                                          |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|             I_DECODER                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[4].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[5].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[6].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[7].MULTIPLE_CES_THIS_CS_GEN.CE_I  |     0.000 |
|         TC_CORE_I                                                            |     0.001 |
|           COUNTER_0_I                                                        |     0.001 |
|             COUNTER_I                                                        |    <0.001 |
|           READ_MUX_I                                                         |     0.000 |
|           TIMER_CONTROL_I                                                    |    <0.001 |
|             INPUT_DOUBLE_REGS3                                               |    <0.001 |
|     axi_uartlite_0                                                           |    <0.001 |
|       U0                                                                     |    <0.001 |
|         AXI_LITE_IPIF_I                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|             I_DECODER                                                        |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[0].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|               MEM_DECODE_GEN[0].PER_CE_GEN[2].MULTIPLE_CES_THIS_CS_GEN.CE_I  |    <0.001 |
|         UARTLITE_CORE_I                                                      |    <0.001 |
|           BAUD_RATE_I                                                        |    <0.001 |
|           UARTLITE_RX_I                                                      |    <0.001 |
|             DELAY_16_I                                                       |    <0.001 |
|             INPUT_DOUBLE_REGS3                                               |    <0.001 |
|             SRL_FIFO_I                                                       |    <0.001 |
|               I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                 DYNSHREG_F_I                                                 |    <0.001 |
|           UARTLITE_TX_I                                                      |    <0.001 |
|             MID_START_BIT_SRL16_I                                            |    <0.001 |
|             SRL_FIFO_I                                                       |    <0.001 |
|               I_SRL_FIFO_RBU_F                                               |    <0.001 |
|                 CNTR_INCR_DECR_ADDN_F_I                                      |    <0.001 |
|                 DYNSHREG_F_I                                                 |    <0.001 |
|     i2c_master_multi_slave_con_0                                             |     0.001 |
|       U0                                                                     |     0.001 |
|         scl_iobuf                                                            |    <0.001 |
|         sda_iobuf                                                            |    <0.001 |
|     i2c_spi_master_select_0                                                  |    <0.001 |
|     imu_sensor_0                                                             |     0.004 |
|       U0                                                                     |     0.004 |
|         imu_sensor_v1_0_S00_AXI_inst                                         |     0.004 |
|           i_imu_sensor_imu_sensor                                            |     0.004 |
|             gen_i2c.u_imu_sensor_i2cSlave                                    |     0.001 |
|               u_imu_sensor_i2cregisterinterface                              |    <0.001 |
|               u_imu_sensor_i2cserialinterface                                |    <0.001 |
|             u_imu_sensor_imu_core                                            |     0.002 |
|               i_imu_sensor_dummy_gen                                         |     0.000 |
|               i_imu_sensor_imu_pre_noise_reg                                 |    <0.001 |
|               i_imu_sensor_imu_reg_bank                                      |    <0.001 |
|               i_imu_sensor_pn_gen                                            |     0.001 |
|                 GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_noise_apply[0].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[1].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[2].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[4].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[5].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[6].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[7].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[8].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[9].i_imu_sensor_noise_apply       |    <0.001 |
|               i_imu_sensor_tick_gen                                          |     0.000 |
|     imu_sensor_1                                                             |     0.004 |
|       U0                                                                     |     0.004 |
|         imu_sensor_v1_0_S00_AXI_inst                                         |     0.004 |
|           i_imu_sensor_imu_sensor                                            |     0.004 |
|             gen_i2c.u_imu_sensor_i2cSlave                                    |     0.001 |
|               u_imu_sensor_i2cregisterinterface                              |    <0.001 |
|               u_imu_sensor_i2cserialinterface                                |    <0.001 |
|             u_imu_sensor_imu_core                                            |     0.002 |
|               i_imu_sensor_dummy_gen                                         |     0.000 |
|               i_imu_sensor_imu_pre_noise_reg                                 |    <0.001 |
|               i_imu_sensor_imu_reg_bank                                      |    <0.001 |
|               i_imu_sensor_pn_gen                                            |     0.001 |
|                 GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_noise_apply[0].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[1].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[2].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[4].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[5].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[6].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[7].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[8].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[9].i_imu_sensor_noise_apply       |    <0.001 |
|               i_imu_sensor_tick_gen                                          |     0.000 |
|     imu_sensor_2                                                             |     0.005 |
|       U0                                                                     |     0.005 |
|         imu_sensor_v1_0_S00_AXI_inst                                         |     0.005 |
|           i_imu_sensor_imu_sensor                                            |     0.004 |
|             gen_spi.u_imu_sensor_spiSlave                                    |    <0.001 |
|             u_imu_sensor_imu_core                                            |     0.003 |
|               i_imu_sensor_dummy_gen                                         |     0.000 |
|               i_imu_sensor_imu_pre_noise_reg                                 |    <0.001 |
|               i_imu_sensor_imu_reg_bank                                      |    <0.001 |
|               i_imu_sensor_pn_gen                                            |     0.002 |
|                 GEN_imu_sensor_lfsr[0].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[1].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[2].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[3].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[4].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[5].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[6].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[7].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[8].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_lfsr[9].i_imu_sensor_lfsr                     |    <0.001 |
|                 GEN_imu_sensor_noise_apply[0].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[1].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[2].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[3].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[4].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[5].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[6].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[7].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[8].i_imu_sensor_noise_apply       |    <0.001 |
|                 GEN_imu_sensor_noise_apply[9].i_imu_sensor_noise_apply       |    <0.001 |
|               i_imu_sensor_tick_gen                                          |     0.000 |
|     processing_system7_0                                                     |     1.558 |
|       inst                                                                   |     1.558 |
|     processing_system7_0_axi_periph                                          |     0.006 |
|       s00_couplers                                                           |     0.004 |
|         auto_pc                                                              |     0.004 |
|           inst                                                               |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                             |     0.004 |
|               RD.ar_channel_0                                                |    <0.001 |
|                 ar_cmd_fsm_0                                                 |    <0.001 |
|                 cmd_translator_0                                             |    <0.001 |
|                   incr_cmd_0                                                 |    <0.001 |
|                   wrap_cmd_0                                                 |    <0.001 |
|               RD.r_channel_0                                                 |     0.001 |
|                 rd_data_fifo_0                                               |    <0.001 |
|                 transaction_fifo_0                                           |    <0.001 |
|               SI_REG                                                         |     0.002 |
|                 ar_pipe                                                      |    <0.001 |
|                 aw_pipe                                                      |    <0.001 |
|                 b_pipe                                                       |    <0.001 |
|                 r_pipe                                                       |    <0.001 |
|               WR.aw_channel_0                                                |    <0.001 |
|                 aw_cmd_fsm_0                                                 |    <0.001 |
|                 cmd_translator_0                                             |    <0.001 |
|                   incr_cmd_0                                                 |    <0.001 |
|                   wrap_cmd_0                                                 |    <0.001 |
|               WR.b_channel_0                                                 |    <0.001 |
|                 bid_fifo_0                                                   |    <0.001 |
|                 bresp_fifo_0                                                 |    <0.001 |
|       xbar                                                                   |     0.001 |
|         inst                                                                 |     0.001 |
|           gen_sasd.crossbar_sasd_0                                           |     0.001 |
|             addr_arbiter_inst                                                |    <0.001 |
|             gen_decerr.decerr_slave_inst                                     |    <0.001 |
|             reg_slice_r                                                      |    <0.001 |
|             splitter_ar                                                      |    <0.001 |
|             splitter_aw                                                      |    <0.001 |
|     pwm_hall_0                                                               |     0.003 |
|       U0                                                                     |     0.003 |
|         pwm_hall_v1_0_S00_AXI_inst                                           |     0.003 |
|           hall_sensor_inst                                                   |     0.002 |
|           pwm_analyzer_inst                                                  |     0.001 |
|     rst_processing_system7_0_100M                                            |    <0.001 |
|       U0                                                                     |    <0.001 |
|         EXT_LPF                                                              |    <0.001 |
|           ACTIVE_HIGH_EXT.ACT_HI_EXT                                         |    <0.001 |
|         SEQ                                                                  |    <0.001 |
|           SEQ_COUNTER                                                        |    <0.001 |
|     util_vector_logic_0                                                      |    <0.001 |
|     util_vector_logic_2                                                      |     0.000 |
|     xadc_wiz_0                                                               |     0.003 |
|       U0                                                                     |     0.003 |
|         AXI_LITE_IPIF_I                                                      |    <0.001 |
|           I_SLAVE_ATTACHMENT                                                 |    <0.001 |
|             I_DECODER                                                        |    <0.001 |
|         AXI_XADC_CORE_I                                                      |     0.002 |
|         INTR_CTRLR_GEN_I.INTERRUPT_CONTROL_I                                 |    <0.001 |
|         SOFT_RESET_I                                                         |    <0.001 |
|     xlconcat_2                                                               |     0.000 |
|     xlconcat_3                                                               |     0.000 |
|     xlconcat_4                                                               |     0.000 |
|     xlslice_0                                                                |     0.000 |
|     xlslice_1                                                                |     0.000 |
|     xlslice_2                                                                |     0.000 |
|     xlslice_3                                                                |     0.000 |
+------------------------------------------------------------------------------+-----------+


