// Autogenerated C header for register fields in TMC5272
// Generator version: 1.0

#ifndef TMC5272_FIELDS
#define TMC5272_FIELDS

#define TMC5272_GCONF_M0_EN_PWM_MODE_MASK                        0x00000001
#define TMC5272_GCONF_M0_EN_PWM_MODE_SHIFT                       0
#define TMC5272_GCONF_M0_MULTISTEP_FILT_MASK                     0x00000002
#define TMC5272_GCONF_M0_MULTISTEP_FILT_SHIFT                    1
#define TMC5272_GCONF_M0_SHAFT_MASK                              0x00000004
#define TMC5272_GCONF_M0_SHAFT_SHIFT                             2
#define TMC5272_GCONF_M0_DIAG0_ERROR_MASK                        0x00000008
#define TMC5272_GCONF_M0_DIAG0_ERROR_SHIFT                       3
#define TMC5272_GCONF_DIAG0_OTPW_MASK                            0x00000010
#define TMC5272_GCONF_DIAG0_OTPW_SHIFT                           4
#define TMC5272_GCONF_DIAG0_STALL_STEP_MASK                      0x00000020
#define TMC5272_GCONF_DIAG0_STALL_STEP_SHIFT                     5
#define TMC5272_GCONF_DIAG1_STALL_DIR_MASK                       0x00000040
#define TMC5272_GCONF_DIAG1_STALL_DIR_SHIFT                      6
#define TMC5272_GCONF_M0_DIAG1_INDEX_MASK                        0x00000080
#define TMC5272_GCONF_M0_DIAG1_INDEX_SHIFT                       7
#define TMC5272_GCONF_DIAG0_INT_PUSHPULL_MASK                    0x00000100
#define TMC5272_GCONF_DIAG0_INT_PUSHPULL_SHIFT                   8
#define TMC5272_GCONF_DIAG1_POSCOMP_PUSHPULL_MASK                0x00000200
#define TMC5272_GCONF_DIAG1_POSCOMP_PUSHPULL_SHIFT               9
#define TMC5272_GCONF_M0_SMALL_HYSTERESIS_MASK                   0x00000400
#define TMC5272_GCONF_M0_SMALL_HYSTERESIS_SHIFT                  10
#define TMC5272_GCONF_M0_STOP_ENABLE_MASK                        0x00000800
#define TMC5272_GCONF_M0_STOP_ENABLE_SHIFT                       11
#define TMC5272_GCONF_M0_DIRECT_MODE_MASK                        0x00001000
#define TMC5272_GCONF_M0_DIRECT_MODE_SHIFT                       12
#define TMC5272_GCONF_M0_SD_MASK                                 0x00002000
#define TMC5272_GCONF_M0_SD_SHIFT                                13
#define TMC5272_GCONF_M0_DRV_ENN_MASK                            0x00004000
#define TMC5272_GCONF_M0_DRV_ENN_SHIFT                           14
#define TMC5272_GCONF_M1_EN_PWM_MODE_MASK                        0x00010000
#define TMC5272_GCONF_M1_EN_PWM_MODE_SHIFT                       16
#define TMC5272_GCONF_M1_MULTISTEP_FILT_MASK                     0x00020000
#define TMC5272_GCONF_M1_MULTISTEP_FILT_SHIFT                    17
#define TMC5272_GCONF_M1_SHAFT_MASK                              0x00040000
#define TMC5272_GCONF_M1_SHAFT_SHIFT                             18
#define TMC5272_GCONF_DIAG0_INTOUT_SEL_MASK                      0x00180000
#define TMC5272_GCONF_DIAG0_INTOUT_SEL_SHIFT                     19
#define TMC5272_GCONF_DIAG1_X_COMP_SEL_MASK                      0x00600000
#define TMC5272_GCONF_DIAG1_X_COMP_SEL_SHIFT                     21
#define TMC5272_GCONF_M1_DIAG1_INDEX_MASK                        0x00800000
#define TMC5272_GCONF_M1_DIAG1_INDEX_SHIFT                       23
#define TMC5272_GCONF_M1_SMALL_HYSTERESIS_MASK                   0x01000000
#define TMC5272_GCONF_M1_SMALL_HYSTERESIS_SHIFT                  24
#define TMC5272_GCONF_M1_STOP_ENABLE_MASK                        0x02000000
#define TMC5272_GCONF_M1_STOP_ENABLE_SHIFT                       25
#define TMC5272_GCONF_M1_DIRECT_MODE_MASK                        0x04000000
#define TMC5272_GCONF_M1_DIRECT_MODE_SHIFT                       26
#define TMC5272_GCONF_M1_SD_MASK                                 0x08000000
#define TMC5272_GCONF_M1_SD_SHIFT                                27
#define TMC5272_GCONF_M1_DRV_ENN_MASK                            0x10000000
#define TMC5272_GCONF_M1_DRV_ENN_SHIFT                           28
#define TMC5272_GSTAT_RESET_MASK                                 0x00000001
#define TMC5272_GSTAT_RESET_SHIFT                                0
#define TMC5272_GSTAT_M0_DRV_ERR_MASK                            0x00000002
#define TMC5272_GSTAT_M0_DRV_ERR_SHIFT                           1
#define TMC5272_GSTAT_UV_CP_MASK                                 0x00000004
#define TMC5272_GSTAT_UV_CP_SHIFT                                2
#define TMC5272_GSTAT_REGISTER_RESET_MASK                        0x00000008
#define TMC5272_GSTAT_REGISTER_RESET_SHIFT                       3
#define TMC5272_GSTAT_VM_UVLO_MASK                               0x00000010
#define TMC5272_GSTAT_VM_UVLO_SHIFT                              4
#define TMC5272_GSTAT_M1_DRV_ERR_MASK                            0x00000020
#define TMC5272_GSTAT_M1_DRV_ERR_SHIFT                           5
#define TMC5272_IFCNT_MASK                                       0x000000FF
#define TMC5272_IFCNT_SHIFT                                      0
#define TMC5272_SLAVECONF_SLAVEADDR_MASK                         0x000000FF
#define TMC5272_SLAVECONF_SLAVEADDR_SHIFT                        0
#define TMC5272_SLAVECONF_SENDDELAY_MASK                         0x00000F00
#define TMC5272_SLAVECONF_SENDDELAY_SHIFT                        8
#define TMC5272_IOIN_ADC_TEMPERATURE_MASK                        0x000001FE
#define TMC5272_IOIN_ADC_TEMPERATURE_SHIFT                       1
#define TMC5272_IOIN_ADC_EN_MASK                                 0x00000200
#define TMC5272_IOIN_ADC_EN_SHIFT                                9
#define TMC5272_IOIN_SEL_OSCILLATOR_MASK                         0x00000800
#define TMC5272_IOIN_SEL_OSCILLATOR_SHIFT                        11
#define TMC5272_IOIN_EXT_RES_DET_MASK                            0x00001000
#define TMC5272_IOIN_EXT_RES_DET_SHIFT                           12
#define TMC5272_IOIN_OUTPUT_MASK                                 0x00002000
#define TMC5272_IOIN_OUTPUT_SHIFT                                13
#define TMC5272_IOIN_QSC_STATUS_MASK                             0x00008000
#define TMC5272_IOIN_QSC_STATUS_SHIFT                            15
#define TMC5272_IOIN_SILICON_RV_MASK                             0x00070000
#define TMC5272_IOIN_SILICON_RV_SHIFT                            16
#define TMC5272_IOIN_VERSION_MASK                                0xFF000000
#define TMC5272_IOIN_VERSION_SHIFT                               24
#define TMC5272_DRV_CONF_FSR_M0_MASK                             0x00000003
#define TMC5272_DRV_CONF_FSR_M0_SHIFT                            0
#define TMC5272_DRV_CONF_FSR_IREF_M0_MASK                        0x0000000C
#define TMC5272_DRV_CONF_FSR_IREF_M0_SHIFT                       2
#define TMC5272_DRV_CONF_M0_EN_EMERGENCY_DISABLE_MASK            0x00000010
#define TMC5272_DRV_CONF_M0_EN_EMERGENCY_DISABLE_SHIFT           4
#define TMC5272_DRV_CONF_M0_SEL_EM_STOP_SRC_MASK                 0x00000020
#define TMC5272_DRV_CONF_M0_SEL_EM_STOP_SRC_SHIFT                5
#define TMC5272_DRV_CONF_FSR_M1_MASK                             0x000000C0
#define TMC5272_DRV_CONF_FSR_M1_SHIFT                            6
#define TMC5272_DRV_CONF_FSR_IREF_M1_MASK                        0x00000300
#define TMC5272_DRV_CONF_FSR_IREF_M1_SHIFT                       8
#define TMC5272_DRV_CONF_M1_EN_EMERGENCY_DISABLE_MASK            0x00000400
#define TMC5272_DRV_CONF_M1_EN_EMERGENCY_DISABLE_SHIFT           10
#define TMC5272_DRV_CONF_M1_SEL_EM_STOP_SRC_MASK                 0x00000800
#define TMC5272_DRV_CONF_M1_SEL_EM_STOP_SRC_SHIFT                11
#define TMC5272_DRV_CONF_M0_STANDSTILL_TIME_MASK                 0x00070000
#define TMC5272_DRV_CONF_M0_STANDSTILL_TIME_SHIFT                16
#define TMC5272_DRV_CONF_M1_STANDSTILL_TIME_MASK                 0x00700000
#define TMC5272_DRV_CONF_M1_STANDSTILL_TIME_SHIFT                20
#define TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_A_MASK             0x000000FF
#define TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_A_SHIFT            0
#define TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_B_MASK             0x0000FF00
#define TMC5272_GLOBAL_SCALER_GLOBALSCALER_M0_B_SHIFT            8
#define TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_A_MASK             0x00FF0000
#define TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_A_SHIFT            16
#define TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_B_MASK             0xFF000000
#define TMC5272_GLOBAL_SCALER_GLOBALSCALER_M1_B_SHIFT            24
#define TMC5272_RAMPMODE_M0_RAMPMODE_MASK                        0x00000003
#define TMC5272_RAMPMODE_M0_RAMPMODE_SHIFT                       0
#define TMC5272_RAMPMODE_M1_RAMPMODE_MASK                        0x0000000C
#define TMC5272_RAMPMODE_M1_RAMPMODE_SHIFT                       2
#define TMC5272_RAMPMODE_RAMP0_HOLD_MASK                         0x00000100
#define TMC5272_RAMPMODE_RAMP0_HOLD_SHIFT                        8
#define TMC5272_RAMPMODE_RAMP1_HOLD_MASK                         0x00000200
#define TMC5272_RAMPMODE_RAMP1_HOLD_SHIFT                        9
#define TMC5272_MSLUT_ADDR_MASK                                  0x0000001F
#define TMC5272_MSLUT_ADDR_SHIFT                                 0
#define TMC5272_MSLUT_SEL_START_MSLUT_DATA_MASK                  0xFFFFFFFF
#define TMC5272_MSLUT_SEL_START_MSLUT_DATA_SHIFT                 0

#define TMC5272_X_COMPARE_MASK                                0xFFFFFFFF
#define TMC5272_X_COMPARE_SHIFT                               0
#define TMC5272_X_COMPARE_REPEAT_MASK                         0x00FFFFFF
#define TMC5272_X_COMPARE_REPEAT_SHIFT                        0
#define TMC5272_IHOLD_IRUN_IHOLD_MASK                         0x0000001F
#define TMC5272_IHOLD_IRUN_IHOLD_SHIFT                        0
#define TMC5272_IHOLD_IRUN_IRUN_MASK                          0x00001F00
#define TMC5272_IHOLD_IRUN_IRUN_SHIFT                         8
#define TMC5272_IHOLD_IRUN_IHOLDDELAY_MASK                    0x000F0000
#define TMC5272_IHOLD_IRUN_IHOLDDELAY_SHIFT                   16
#define TMC5272_IHOLD_IRUN_IRUNDELAY_MASK                     0x0F000000
#define TMC5272_IHOLD_IRUN_IRUNDELAY_SHIFT                    24
#define TMC5272_TPOWERDOWN_MASK                               0x000000FF
#define TMC5272_TPOWERDOWN_SHIFT                              0
#define TMC5272_TSTEP_MASK                                    0x000FFFFF
#define TMC5272_TSTEP_SHIFT                                   0
#define TMC5272_TPWMTHRS_MASK                                 0x000FFFFF
#define TMC5272_TPWMTHRS_SHIFT                                0
#define TMC5272_TCOOLTHRS_MASK                                0x000FFFFF
#define TMC5272_TCOOLTHRS_SHIFT                               0
#define TMC5272_THIGH_MASK                                    0x000FFFFF
#define TMC5272_THIGH_SHIFT                                   0
#define TMC5272_XACTUAL_MASK                                  0xFFFFFFFF
#define TMC5272_XACTUAL_SHIFT                                 0
#define TMC5272_VACTUAL_MASK                                  0x00FFFFFF
#define TMC5272_VACTUAL_SHIFT                                 0
#define TMC5272_AACTUAL_MASK                                  0x00FFFFFF
#define TMC5272_AACTUAL_SHIFT                                 0
#define TMC5272_VSTART_MASK                                   0x0003FFFF
#define TMC5272_VSTART_SHIFT                                  0
#define TMC5272_A1_MASK                                       0x0003FFFF
#define TMC5272_A1_SHIFT                                      0
#define TMC5272_V1_MASK                                       0x000FFFFF
#define TMC5272_V1_SHIFT                                      0
#define TMC5272_A2_MASK                                       0x0003FFFF
#define TMC5272_A2_SHIFT                                      0
#define TMC5272_V2_MASK                                       0x000FFFFF
#define TMC5272_V2_SHIFT                                      0
#define TMC5272_AMAX_MASK                                     0x0003FFFF
#define TMC5272_AMAX_SHIFT                                    0
#define TMC5272_VMAX_MASK                                     0x007FFFFF
#define TMC5272_VMAX_SHIFT                                    0
#define TMC5272_DMAX_MASK                                     0x0003FFFF
#define TMC5272_DMAX_SHIFT                                    0
#define TMC5272_D2_MASK                                       0x0003FFFF
#define TMC5272_D2_SHIFT                                      0
#define TMC5272_D1_MASK                                       0x0003FFFF
#define TMC5272_D1_SHIFT                                      0
#define TMC5272_VSTOP_MASK                                    0x0003FFFF
#define TMC5272_VSTOP_SHIFT                                   0
#define TMC5272_TVMAX_MASK                                    0x0000FFFF
#define TMC5272_TVMAX_SHIFT                                   0
#define TMC5272_TZEROWAIT_MASK                                0x0000FFFF
#define TMC5272_TZEROWAIT_SHIFT                               0
#define TMC5272_XTARGET_MASK                                  0xFFFFFFFF
#define TMC5272_XTARGET_SHIFT                                 0
#define TMC5272_VDCMIN_RESERVED_MASK                          0x000000FF
#define TMC5272_VDCMIN_RESERVED_SHIFT                         0
#define TMC5272_VDCMIN_VDCMIN_MASK                            0x007FFF00
#define TMC5272_VDCMIN_VDCMIN_SHIFT                           8
#define TMC5272_SW_MODE_STOP_L_ENABLE_MASK                    0x00000001
#define TMC5272_SW_MODE_STOP_L_ENABLE_SHIFT                   0
#define TMC5272_SW_MODE_STOP_R_ENABLE_MASK                    0x00000002
#define TMC5272_SW_MODE_STOP_R_ENABLE_SHIFT                   1
#define TMC5272_SW_MODE_POL_STOP_L_MASK                       0x00000004
#define TMC5272_SW_MODE_POL_STOP_L_SHIFT                      2
#define TMC5272_SW_MODE_POL_STOP_R_MASK                       0x00000008
#define TMC5272_SW_MODE_POL_STOP_R_SHIFT                      3
#define TMC5272_SW_MODE_SWAP_LR_MASK                          0x00000010
#define TMC5272_SW_MODE_SWAP_LR_SHIFT                         4
#define TMC5272_SW_MODE_LATCH_L_ACTIVE_MASK                   0x00000020
#define TMC5272_SW_MODE_LATCH_L_ACTIVE_SHIFT                  5
#define TMC5272_SW_MODE_LATCH_L_INACTIVE_MASK                 0x00000040
#define TMC5272_SW_MODE_LATCH_L_INACTIVE_SHIFT                6
#define TMC5272_SW_MODE_LATCH_R_ACTIVE_MASK                   0x00000080
#define TMC5272_SW_MODE_LATCH_R_ACTIVE_SHIFT                  7
#define TMC5272_SW_MODE_LATCH_R_INACTIVE_MASK                 0x00000100
#define TMC5272_SW_MODE_LATCH_R_INACTIVE_SHIFT                8
#define TMC5272_SW_MODE_EN_LATCH_ENCODER_MASK                 0x00000200
#define TMC5272_SW_MODE_EN_LATCH_ENCODER_SHIFT                9
#define TMC5272_SW_MODE_SG_STOP_MASK                          0x00000400
#define TMC5272_SW_MODE_SG_STOP_SHIFT                         10
#define TMC5272_SW_MODE_EN_SOFTSTOP_MASK                      0x00000800
#define TMC5272_SW_MODE_EN_SOFTSTOP_SHIFT                     11
#define TMC5272_SW_MODE_EN_VIRTUAL_STOP_L_MASK                0x00001000
#define TMC5272_SW_MODE_EN_VIRTUAL_STOP_L_SHIFT               12
#define TMC5272_SW_MODE_EN_VIRTUAL_STOP_R_MASK                0x00002000
#define TMC5272_SW_MODE_EN_VIRTUAL_STOP_R_SHIFT               13
#define TMC5272_SW_MODE_VIRTUAL_STEP_ENC_MASK                 0x00004000
#define TMC5272_SW_MODE_VIRTUAL_STEP_ENC_SHIFT                14
#define TMC5272_RAMP_STAT_STATUS_STOP_L_MASK                  0x00000001
#define TMC5272_RAMP_STAT_STATUS_STOP_L_SHIFT                 0
#define TMC5272_RAMP_STAT_STATUS_STOP_R_MASK                  0x00000002
#define TMC5272_RAMP_STAT_STATUS_STOP_R_SHIFT                 1
#define TMC5272_RAMP_STAT_STATUS_LATCH_L_MASK                 0x00000004
#define TMC5272_RAMP_STAT_STATUS_LATCH_L_SHIFT                2
#define TMC5272_RAMP_STAT_STATUS_LATCH_R_MASK                 0x00000008
#define TMC5272_RAMP_STAT_STATUS_LATCH_R_SHIFT                3
#define TMC5272_RAMP_STAT_EVENT_STOP_L_MASK                   0x00000010
#define TMC5272_RAMP_STAT_EVENT_STOP_L_SHIFT                  4
#define TMC5272_RAMP_STAT_EVENT_STOP_R_MASK                   0x00000020
#define TMC5272_RAMP_STAT_EVENT_STOP_R_SHIFT                  5
#define TMC5272_RAMP_STAT_EVENT_STOP_SG_MASK                  0x00000040
#define TMC5272_RAMP_STAT_EVENT_STOP_SG_SHIFT                 6
#define TMC5272_RAMP_STAT_EVENT_POS_REACHED_MASK              0x00000080
#define TMC5272_RAMP_STAT_EVENT_POS_REACHED_SHIFT             7
#define TMC5272_RAMP_STAT_VELOCITY_REACHED_MASK               0x00000100
#define TMC5272_RAMP_STAT_VELOCITY_REACHED_SHIFT              8
#define TMC5272_RAMP_STAT_POSITION_REACHED_MASK               0x00000200
#define TMC5272_RAMP_STAT_POSITION_REACHED_SHIFT              9
#define TMC5272_RAMP_STAT_VZERO_MASK                          0x00000400
#define TMC5272_RAMP_STAT_VZERO_SHIFT                         10
#define TMC5272_RAMP_STAT_T_ZEROWAIT_ACTIVE_MASK              0x00000800
#define TMC5272_RAMP_STAT_T_ZEROWAIT_ACTIVE_SHIFT             11
#define TMC5272_RAMP_STAT_SECOND_MOVE_MASK                    0x00001000
#define TMC5272_RAMP_STAT_SECOND_MOVE_SHIFT                   12
#define TMC5272_RAMP_STAT_STATUS_SG_MASK                      0x00002000
#define TMC5272_RAMP_STAT_STATUS_SG_SHIFT                     13
#define TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_L_MASK          0x00004000
#define TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_L_SHIFT         14
#define TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_R_MASK          0x00008000
#define TMC5272_RAMP_STAT_STATUS_VIRTUAL_STOP_R_SHIFT         15
#define TMC5272_XLATCH_MASK                                   0xFFFFFFFF
#define TMC5272_XLATCH_SHIFT                                  0
#define TMC5272_POSITION_PI_CTRL_POSITION_PI_CTRL_REGS_MASK   0xFFFFFFFF
#define TMC5272_POSITION_PI_CTRL_POSITION_PI_CTRL_REGS_SHIFT  0
#define TMC5272_X_ENC_MASK                                    0xFFFFFFFF
#define TMC5272_X_ENC_SHIFT                                   0
#define TMC5272_ENCMODE_POL_A_MASK                            0x00000001
#define TMC5272_ENCMODE_POL_A_SHIFT                           0
#define TMC5272_ENCMODE_POL_B_MASK                            0x00000002
#define TMC5272_ENCMODE_POL_B_SHIFT                           1
#define TMC5272_ENCMODE_POL_N_MASK                            0x00000004
#define TMC5272_ENCMODE_POL_N_SHIFT                           2
#define TMC5272_ENCMODE_IGNORE_AB_MASK                        0x00000008
#define TMC5272_ENCMODE_IGNORE_AB_SHIFT                       3
#define TMC5272_ENCMODE_CLR_CONT_MASK                         0x00000010
#define TMC5272_ENCMODE_CLR_CONT_SHIFT                        4
#define TMC5272_ENCMODE_CLR_ONCE_MASK                         0x00000020
#define TMC5272_ENCMODE_CLR_ONCE_SHIFT                        5
#define TMC5272_ENCMODE_POS_NEG_EDGE_MASK                     0x000000C0
#define TMC5272_ENCMODE_POS_NEG_EDGE_SHIFT                    6
#define TMC5272_ENCMODE_CLR_ENC_X_MASK                        0x00000100
#define TMC5272_ENCMODE_CLR_ENC_X_SHIFT                       8
#define TMC5272_ENCMODE_LATCH_X_ACT_MASK                      0x00000200
#define TMC5272_ENCMODE_LATCH_X_ACT_SHIFT                     9
#define TMC5272_ENCMODE_ENC_SEL_DECIMAL_MASK                  0x00000400
#define TMC5272_ENCMODE_ENC_SEL_DECIMAL_SHIFT                 10
#define TMC5272_ENCMODE_NBEMF_ABN_SEL_MASK                    0x00000800
#define TMC5272_ENCMODE_NBEMF_ABN_SEL_SHIFT                   11
#define TMC5272_ENCMODE_BEMF_HYST_MASK                        0x00007000
#define TMC5272_ENCMODE_BEMF_HYST_SHIFT                       12
#define TMC5272_ENCMODE_BEMF_BLANK_TIME_MASK                  0x00FF0000
#define TMC5272_ENCMODE_BEMF_BLANK_TIME_SHIFT                 16
#define TMC5272_ENC_CONST_MASK                                0xFFFFFFFF
#define TMC5272_ENC_CONST_SHIFT                               0
#define TMC5272_ENC_STATUS_N_EVENT_MASK                       0x00000001
#define TMC5272_ENC_STATUS_N_EVENT_SHIFT                      0
#define TMC5272_ENC_STATUS_DEVIATION_WARN_MASK                0x00000002
#define TMC5272_ENC_STATUS_DEVIATION_WARN_SHIFT               1
#define TMC5272_ENC_LATCH_MASK                                0xFFFFFFFF
#define TMC5272_ENC_LATCH_SHIFT                               0
#define TMC5272_ENC_DEVIATION_MASK                            0x000FFFFF
#define TMC5272_ENC_DEVIATION_SHIFT                           0
#define TMC5272_VIRTUAL_STOP_L_MASK                           0xFFFFFFFF
#define TMC5272_VIRTUAL_STOP_L_SHIFT                          0
#define TMC5272_VIRTUAL_STOP_R_MASK                           0xFFFFFFFF
#define TMC5272_VIRTUAL_STOP_R_SHIFT                          0
#define TMC5272_MSCNT_MASK                                    0x000003FF
#define TMC5272_MSCNT_SHIFT                                   0
#define TMC5272_MSCURACT_CUR_A_MASK                           0x000001FF
#define TMC5272_MSCURACT_CUR_A_SHIFT                          0
#define TMC5272_MSCURACT_CUR_B_MASK                           0x01FF0000
#define TMC5272_MSCURACT_CUR_B_SHIFT                          16
#define TMC5272_CHOPCONF_TOFF_MASK                            0x0000000F
#define TMC5272_CHOPCONF_TOFF_SHIFT                           0
#define TMC5272_CHOPCONF_HSTRT_TFD210_MASK                    0x00000070
#define TMC5272_CHOPCONF_HSTRT_TFD210_SHIFT                   4
#define TMC5272_CHOPCONF_HEND_OFFSET_MASK                     0x00000780
#define TMC5272_CHOPCONF_HEND_OFFSET_SHIFT                    7
#define TMC5272_CHOPCONF_FD3_MASK                             0x00000800
#define TMC5272_CHOPCONF_FD3_SHIFT                            11
#define TMC5272_CHOPCONF_DISFDCC_MASK                         0x00001000
#define TMC5272_CHOPCONF_DISFDCC_SHIFT                        12
#define TMC5272_CHOPCONF_CHM_MASK                             0x00004000
#define TMC5272_CHOPCONF_CHM_SHIFT                            14
#define TMC5272_CHOPCONF_TBL_MASK                             0x00018000
#define TMC5272_CHOPCONF_TBL_SHIFT                            15
#define TMC5272_CHOPCONF_VHIGHFS_MASK                         0x00040000
#define TMC5272_CHOPCONF_VHIGHFS_SHIFT                        18
#define TMC5272_CHOPCONF_VHIGHCHM_MASK                        0x00080000
#define TMC5272_CHOPCONF_VHIGHCHM_SHIFT                       19
#define TMC5272_CHOPCONF_TPFD_MASK                            0x00F00000
#define TMC5272_CHOPCONF_TPFD_SHIFT                           20
#define TMC5272_CHOPCONF_MRES_MASK                            0x0F000000
#define TMC5272_CHOPCONF_MRES_SHIFT                           24
#define TMC5272_CHOPCONF_INTPOL_MASK                          0x10000000
#define TMC5272_CHOPCONF_INTPOL_SHIFT                         28
#define TMC5272_CHOPCONF_DEDGE_MASK                           0x20000000
#define TMC5272_CHOPCONF_DEDGE_SHIFT                          29
#define TMC5272_CHOPCONF_DISS2G_MASK                          0x40000000
#define TMC5272_CHOPCONF_DISS2G_SHIFT                         30
#define TMC5272_CHOPCONF_DISS2VS_MASK                         0x80000000
#define TMC5272_CHOPCONF_DISS2VS_SHIFT                        31
#define TMC5272_COOLCONF_SEMIN_MASK                           0x0000000F
#define TMC5272_COOLCONF_SEMIN_SHIFT                          0
#define TMC5272_COOLCONF_SEUP_MASK                            0x00000060
#define TMC5272_COOLCONF_SEUP_SHIFT                           5
#define TMC5272_COOLCONF_SEMAX_MASK                           0x00000F00
#define TMC5272_COOLCONF_SEMAX_SHIFT                          8
#define TMC5272_COOLCONF_SEDN_MASK                            0x00006000
#define TMC5272_COOLCONF_SEDN_SHIFT                           13
#define TMC5272_COOLCONF_SEIMIN_MASK                          0x00008000
#define TMC5272_COOLCONF_SEIMIN_SHIFT                         15
#define TMC5272_COOLCONF_SGT_MASK                             0x007F0000
#define TMC5272_COOLCONF_SGT_SHIFT                            16
#define TMC5272_COOLCONF_SFILT_MASK                           0x01000000
#define TMC5272_COOLCONF_SFILT_SHIFT                          24
#define TMC5272_DCCTRL_DC_TIME_MASK                           0x000003FF
#define TMC5272_DCCTRL_DC_TIME_SHIFT                          0
#define TMC5272_DCCTRL_DC_SG_MASK                             0x00FFFC00
#define TMC5272_DCCTRL_DC_SG_SHIFT                            10
#define TMC5272_DRV_STATUS_SG_RESULT_MASK                     0x000003FF
#define TMC5272_DRV_STATUS_SG_RESULT_SHIFT                    0
#define TMC5272_DRV_STATUS_S2VSA_MASK                         0x00001000
#define TMC5272_DRV_STATUS_S2VSA_SHIFT                        12
#define TMC5272_DRV_STATUS_S2VSB_MASK                         0x00002000
#define TMC5272_DRV_STATUS_S2VSB_SHIFT                        13
#define TMC5272_DRV_STATUS_STEALTH_MASK                       0x00004000
#define TMC5272_DRV_STATUS_STEALTH_SHIFT                      14
#define TMC5272_DRV_STATUS_FSACTIVE_MASK                      0x00008000
#define TMC5272_DRV_STATUS_FSACTIVE_SHIFT                     15
#define TMC5272_DRV_STATUS_CS_ACTUAL_MASK                     0x001F0000
#define TMC5272_DRV_STATUS_CS_ACTUAL_SHIFT                    16
#define TMC5272_DRV_STATUS_STALLGUARD_MASK                    0x01000000
#define TMC5272_DRV_STATUS_STALLGUARD_SHIFT                   24
#define TMC5272_DRV_STATUS_OT_MASK                            0x02000000
#define TMC5272_DRV_STATUS_OT_SHIFT                           25
#define TMC5272_DRV_STATUS_OTPW_MASK                          0x04000000
#define TMC5272_DRV_STATUS_OTPW_SHIFT                         26
#define TMC5272_DRV_STATUS_S2GA_MASK                          0x08000000
#define TMC5272_DRV_STATUS_S2GA_SHIFT                         27
#define TMC5272_DRV_STATUS_S2GB_MASK                          0x10000000
#define TMC5272_DRV_STATUS_S2GB_SHIFT                         28
#define TMC5272_DRV_STATUS_OLA_MASK                           0x20000000
#define TMC5272_DRV_STATUS_OLA_SHIFT                          29
#define TMC5272_DRV_STATUS_OLB_MASK                           0x40000000
#define TMC5272_DRV_STATUS_OLB_SHIFT                          30
#define TMC5272_DRV_STATUS_STST_MASK                          0x80000000
#define TMC5272_DRV_STATUS_STST_SHIFT                         31
#define TMC5272_PWMCONF_PWM_OFS_MASK                          0x000000FF
#define TMC5272_PWMCONF_PWM_OFS_SHIFT                         0
#define TMC5272_PWMCONF_PWM_GRAD_MASK                         0x0000FF00
#define TMC5272_PWMCONF_PWM_GRAD_SHIFT                        8
#define TMC5272_PWMCONF_PWM_FREQ_MASK                         0x00030000
#define TMC5272_PWMCONF_PWM_FREQ_SHIFT                        16
#define TMC5272_PWMCONF_PWM_AUTOSCALE_MASK                    0x00040000
#define TMC5272_PWMCONF_PWM_AUTOSCALE_SHIFT                   18
#define TMC5272_PWMCONF_PWM_AUTOGRAD_MASK                     0x00080000
#define TMC5272_PWMCONF_PWM_AUTOGRAD_SHIFT                    19
#define TMC5272_PWMCONF_FREEWHEEL_MASK                        0x00300000
#define TMC5272_PWMCONF_FREEWHEEL_SHIFT                       20
#define TMC5272_PWMCONF_PWM_MEAS_SD_ENABLE_MASK               0x00400000
#define TMC5272_PWMCONF_PWM_MEAS_SD_ENABLE_SHIFT              22
#define TMC5272_PWMCONF_PWM_DIS_REG_STST_MASK                 0x00800000
#define TMC5272_PWMCONF_PWM_DIS_REG_STST_SHIFT                23
#define TMC5272_PWMCONF_PWM_REG_MASK                          0x0F000000
#define TMC5272_PWMCONF_PWM_REG_SHIFT                         24
#define TMC5272_PWMCONF_PWM_LIM_MASK                          0xF0000000
#define TMC5272_PWMCONF_PWM_LIM_SHIFT                         28
#define TMC5272_PWM_SCALE_PWM_SCALE_SUM_MASK                  0x000003FF
#define TMC5272_PWM_SCALE_PWM_SCALE_SUM_SHIFT                 0
#define TMC5272_PWM_SCALE_PWM_SCALE_AUTO_MASK                 0x01FF0000
#define TMC5272_PWM_SCALE_PWM_SCALE_AUTO_SHIFT                16
#define TMC5272_PWM_AUTO_PWM_OFS_AUTO_MASK                    0x000000FF
#define TMC5272_PWM_AUTO_PWM_OFS_AUTO_SHIFT                   0
#define TMC5272_PWM_AUTO_PWM_GRAD_AUTO_MASK                   0x00FF0000
#define TMC5272_PWM_AUTO_PWM_GRAD_AUTO_SHIFT                  16
#define TMC5272_SG4_THRS_SG4_THRS_MASK                        0x000000FF
#define TMC5272_SG4_THRS_SG4_THRS_SHIFT                       0
#define TMC5272_SG4_THRS_SG4_FILT_EN_MASK                     0x00000100
#define TMC5272_SG4_THRS_SG4_FILT_EN_SHIFT                    8
#define TMC5272_SG4_THRS_SG_ANGLE_OFFSET_MASK                 0x00000200
#define TMC5272_SG4_THRS_SG_ANGLE_OFFSET_SHIFT                9
#define TMC5272_SG4_RESULT_SG_RESULT_MASK                     0x000003FF
#define TMC5272_SG4_RESULT_SG_RESULT_SHIFT                    0
#define TMC5272_SG4_IND_SG4_IND_0_MASK                        0x000000FF
#define TMC5272_SG4_IND_SG4_IND_0_SHIFT                       0
#define TMC5272_SG4_IND_SG4_IND_1_MASK                        0x0000FF00
#define TMC5272_SG4_IND_SG4_IND_1_SHIFT                       8
#define TMC5272_SG4_IND_SG4_IND_2_MASK                        0x00FF0000
#define TMC5272_SG4_IND_SG4_IND_2_SHIFT                       16
#define TMC5272_SG4_IND_SG4_IND_3_MASK                        0xFF000000
#define TMC5272_SG4_IND_SG4_IND_3_SHIFT                       24

#endif
