# TM1638_verilog

![tm1638](https://github.com/zenek65/TM1638_verilog/assets/78788153/26051912-e1f2-4672-851d-fb1815911d94)
