# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../project_6.srcs/sources_1/new/upper-lower_case_ZL.vhd" \
"../../../../project_6.srcs/sim_1/new/tb_converter.vhd" \

# Do not sort compile order
nosort
