{"vcs1":{"timestamp_begin":1740057443.117052777, "rt":3.85, "ut":3.62, "st":0.19}}
{"vcselab":{"timestamp_begin":1740057447.047450173, "rt":0.26, "ut":0.15, "st":0.11}}
{"link":{"timestamp_begin":1740057447.371714549, "rt":0.24, "ut":0.12, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1740057442.819874732}
{"VCS_COMP_START_TIME": 1740057442.819874732}
{"VCS_COMP_END_TIME": 1740057447.682185058}
{"VCS_USER_OPTIONS": "-sverilog -ntb_opts uvm -timescale=1ns/1ns top.sv -o sim"}
{"vcs1": {"peak_mem": 287988}}
{"vcselab": {"peak_mem": 150352}}
