Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 12:43:51 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_1_0048.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        123 |        123 |       0 |    0 |  98 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 |  49 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        122 |        122 |       0 |    0 |  49 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 12:44:01 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_1_0048.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.594ns  (required time - arrival time)
  Source:                 I_REG_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            U/MODE_1.Q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK rise@2.500ns - CLK rise@0.000ns)
  Data Path Delay:        3.024ns  (logic 0.828ns (27.380%)  route 2.196ns (72.620%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.450ns = ( 6.950 - 2.500 ) 
    Source Clock Delay      (SCD):    4.972ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.749     4.972    CLK_IBUF_BUFG
    SLICE_X41Y14         FDCE                                         r  I_REG_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y14         FDCE (Prop_fdce_C_Q)         0.456     5.428 f  I_REG_reg[24]/Q
                         net (fo=5, routed)           0.786     6.214    U/Q[24]
    SLICE_X41Y15         LUT4 (Prop_lut4_I0_O)        0.124     6.338 f  U/MODE_1.Q[47]_i_7/O
                         net (fo=1, routed)           0.805     7.143    U/MODE_1.Q[47]_i_7_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I5_O)        0.124     7.267 r  U/MODE_1.Q[47]_i_4/O
                         net (fo=22, routed)          0.605     7.872    U/MODE_1.Q[47]_i_4_n_0
    SLICE_X39Y17         LUT6 (Prop_lut6_I3_O)        0.124     7.996 r  U/MODE_1.Q[40]_i_1/O
                         net (fo=1, routed)           0.000     7.996    U/result18_out
    SLICE_X39Y17         FDCE                                         r  U/MODE_1.Q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        2.500     2.500 r  
    U14                                               0.000     2.500 r  CLK (IN)
                         net (fo=0)                   0.000     2.500    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     3.412 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     5.292    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     5.383 r  CLK_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.567     6.950    U/CLK
    SLICE_X39Y17         FDCE                                         r  U/MODE_1.Q_reg[40]/C
                         clock pessimism              0.455     7.405    
                         clock uncertainty           -0.035     7.370    
    SLICE_X39Y17         FDCE (Setup_fdce_C_D)        0.032     7.402    U/MODE_1.Q_reg[40]
  -------------------------------------------------------------------
                         required time                          7.402    
                         arrival time                          -7.996    
  -------------------------------------------------------------------
                         slack                                 -0.594    




