Library {
  Name			  "xbsControl_r3"
  Version		  5.0
  SaveDefaultBlockParams  on
  LibraryLinkDisplay	  "none"
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  off
  Created		  "Thu Jan 30 15:47:43 2003"
  Creator		  "mcmillan"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "sps"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Wed Sep 08 15:22:41 2004"
  ModelVersionFormat	  "1.%<AutoIncrement:58>"
  ConfigurationManager	  "None"
  SimParamPage		  "Solver"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  ExtModeMexFile	  "ext_comm"
  ExtModeBatchMode	  off
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  SimulationMode	  "normal"
  ConsistencyChecking	  "none"
  ArrayBoundsChecking	  "none"
  AlgebraicLoopMsg	  "warning"
  BlockPriorityViolationMsg "warning"
  MinStepSizeMsg	  "warning"
  InheritedTsInSrcMsg	  "warning"
  DiscreteInheritContinuousMsg "warning"
  MultiTaskRateTransMsg	  "error"
  SingleTaskRateTransMsg  "none"
  CheckForMatrixSingularity "none"
  IntegerOverflowMsg	  "warning"
  Int32ToFloatConvMsg	  "warning"
  ParameterDowncastMsg	  "error"
  ParameterOverflowMsg	  "error"
  ParameterPrecisionLossMsg "warning"
  UnderSpecifiedDataTypeMsg "none"
  UnnecessaryDatatypeConvMsg "none"
  VectorMatrixConversionMsg "none"
  InvalidFcnCallConnMsg	  "error"
  SignalLabelMismatchMsg  "none"
  UnconnectedInputMsg	  "warning"
  UnconnectedOutputMsg	  "warning"
  UnconnectedLineMsg	  "warning"
  SfunCompatibilityCheckMsg "none"
  ProdHWDeviceType	  "Microprocessor"
  ProdHWWordLengths	  "8,16,32,32"
  RTWMakeCommand	  "make_rtw"
  RTWGenerateCodeOnly	  off
  RTWRetainRTWFile	  off
  TLCProfiler		  off
  TLCDebug		  off
  TLCCoverage		  off
  TLCAssertion		  off
  BlockDefaults {
    Orientation		    "right"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      ShowAdditionalParam     off
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "sfix(16)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "2^0"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      PortDimensions	      "-1"
      SampleTime	      "-1"
      ShowAdditionalParam     off
      LatchInput	      off
      DataType		      "auto"
      OutDataType	      "sfix(16)"
      OutScaling	      "2^0"
      SignalType	      "auto"
      SamplingMode	      "auto"
      Interpolate	      on
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      Reference
    }
    Block {
      BlockType		      "S-Function"
      FunctionName	      "system"
      PortCounts	      "[]"
      SFunctionModules	      "''"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      on
      Permissions	      "ReadWrite"
      RTWSystemCode	      "Auto"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Terminator
    }
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  System {
    Name		    "xbsControl_r3"
    Location		    [552, 171, 1096, 764]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    Block {
      BlockType		      Reference
      Name		      "Black Box"
      Ports		      [12, 12]
      Position		      [30, 131, 95, 194]
      SourceBlock	      "xbsIndex_r3/Black Box"
      SourceType	      "Xilinx Blackbox Block"
      sim_method	      "Inactive"
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Constant"
      Ports		      [0, 1]
      Position		      [180, 150, 225, 180]
      SourceBlock	      "xbsIndex_r3/Constant"
      SourceType	      "Xilinx Constant Block"
      const		      "1"
      equ		      "P=C"
      arith_type	      "Unsigned"
      n_bits		      "1"
      bin_pt		      "0"
      opselect		      "C"
      inp2		      "PCIN>>17"
      opr		      "+"
      inp1		      "P"
      carry		      "CIN"
      iostate		      "0"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Block {
      BlockType		      Reference
      Name		      "Counter"
      Ports		      [0, 1]
      Position		      [320, 140, 370, 190]
      SourceBlock	      "xbsIndex_r3/Counter"
      SourceType	      "Xilinx Counter Block"
      cnt_type		      "Count Limited"
      n_bits		      "8"
      bin_pt		      "0"
      arith_type	      "Signed  (2's comp)"
      start_count	      "0"
      cnt_to		      "Inf"
      cnt_by_val	      "1"
      operation		      "Up"
      explicit_period	      off
      period		      "1"
      load_pin		      off
      rst		      off
      en		      off
      dbl_ovrd		      off
      show_param	      off
      use_rpm		      on
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Dual Port RAM"
      Ports		      [6, 2]
      Position		      [450, 119, 515, 206]
      SourceBlock	      "xbsIndex_r3/Dual Port RAM"
      SourceType	      "Xilinx Dual Port Random Access Memory"
      depth		      "16"
      initVector	      "sin(pi*(0:15)/16)"
      write_mode_A	      "Read After Write"
      write_mode_B	      "Read After Write"
      latency		      "1"
      mem_collision	      off
      init_zero		      on
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
      rst_a		      off
      init_a		      "0"
      rst_b		      off
      init_b		      "0"
      show_param	      off
      distributed_mem	      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Expression"
      Ports		      [2, 1]
      Position		      [40, 268, 90, 317]
      SourceBlock	      "xbsIndex_r3/Expression"
      SourceType	      "Xilinx Expression Block"
      expression	      "a & b"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "FIFO"
      Ports		      [3, 4]
      Position		      [175, 250, 235, 340]
      SourceBlock	      "xbsIndex_r3/FIFO"
      SourceType	      "Xilinx Synchronous FIFO"
      depth		      "16"
      percent_nbits	      "1"
      store_only_valid	      on
      init_zero		      on
      explicit_period	      off
      period		      "1"
      rst		      off
      en		      off
      use_almost_empty	      off
      almost_empty_offset     "6"
      use_almost_full	      off
      almost_full_offset      "6"
      dbl_ovrd		      off
      show_param	      off
      mem_type		      "Block RAM"
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Inverter"
      Ports		      [1, 1]
      Position		      [320, 278, 370, 312]
      SourceBlock	      "xbsIndex_r3/Inverter"
      SourceType	      "Xilinx Inverter"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Logical"
      Ports		      [2, 1]
      Position		      [460, 273, 505, 317]
      SourceBlock	      "xbsIndex_r3/Logical"
      SourceType	      "Xilinx Logical Block"
      logical_function	      "AND"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Unsigned"
      n_bits		      "8"
      bin_pt		      "2"
      align_bp		      on
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "MCode"
      Ports		      [2, 1]
      Position		      [35, 395, 95, 450]
      SourceBlock	      "xbsIndex_r3/MCode"
      SourceType	      "Xilinx MCode Block"
      mfname		      "xlmax"
      defparams		      "{}"
      suppress_output	      off
      hide_port_list	      "{}"
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "MicroBlaze Processor"
      Ports		      [4, 4]
      Position		      [150, 612, 260, 768]
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "xbsIndex_r3/MicroBlaze Processor"
      SourceType	      "MicroBlaze Processor"
      t__general	      "0"
      in_if		      "1"
      in_depths		      "32"
      out_if		      "1"
      out_depths	      "32"
      async		      on
      rstport		      off
      paramchksum	      "1:1:32:32:on:off:off:<empty>"
      procmodel		      off
      t__hardware	      "0"
      hw_hwcosimmodel	      "<empty>"
      hw_addsimmodel	      "0"
      t__software	      "0"
      sw_editsrccode	      "0ffgd"
      sw_compsrccode	      "0"
      xlBlockVersion	      "6.3"
    }
    Block {
      BlockType		      Reference
      Name		      "Mux"
      Ports		      [3, 1]
      Position		      [190, 392, 215, 458]
      SourceBlock	      "xbsIndex_r3/Mux"
      SourceType	      "Xilinx Multiplexer Block"
      inputs		      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      mux_type		      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "PicoBlaze\nMicrocontroller"
      Ports		      [4, 5]
      Position		      [300, 389, 390, 461]
      SourceBlock	      "xbsIndex_r3/PicoBlaze\nMicrocontroller"
      SourceType	      "Xilinx PicoBlaze Microcontroller"
      version		      "PicoBlaze 2"
      display_mi	      off
      xl_view_as	      "Decimal"
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "ROM"
      Ports		      [1, 1]
      Position		      [460, 399, 510, 451]
      SourceBlock	      "xbsIndex_r3/ROM"
      SourceType	      "Xilinx Single Port Read-Only Memory"
      depth		      "16"
      initVector	      "sin(pi*(0:15)/16)"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "6"
      latency		      "1"
      init_zero		      on
      explicit_period	      off
      period		      "1"
      rst		      off
      init_reg		      "0"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      distributed_mem	      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Register"
      Ports		      [1, 1]
      Position		      [40, 531, 85, 579]
      SourceBlock	      "xbsIndex_r3/Register"
      SourceType	      "Xilinx Register Block"
      init		      "0"
      reg_only_valid	      off
      explicit_period	      off
      period		      "1"
      rst		      off
      en		      off
      out_en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Relational"
      Ports		      [2, 1]
      Position		      [180, 533, 225, 577]
      SourceBlock	      "xbsIndex_r3/Relational"
      SourceType	      "Xilinx Relational Block"
      mode		      "a=b"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Shift"
      Ports		      [1, 1]
      Position		      [320, 539, 365, 571]
      SourceBlock	      "xbsIndex_r3/Shift"
      SourceType	      "Xilinx Shift Block"
      shift_dir		      "Left"
      shift_bits	      "2"
      precision		      "Full"
      arith_type	      "Signed  (2's comp)"
      n_bits		      "8"
      bin_pt		      "2"
      quantization	      "Truncate"
      overflow		      "Wrap"
      latency		      "0"
      explicit_period	      off
      period		      "1"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Single Port RAM"
      Ports		      [3, 1]
      Position		      [450, 529, 515, 581]
      SourceBlock	      "xbsIndex_r3/Single Port RAM"
      SourceType	      "Xilinx Single Port Random Access Memory"
      depth		      "16"
      initVector	      "sin(pi*(0:15)/16)"
      write_mode	      "Read After Write"
      latency		      "1"
      init_zero		      on
      explicit_period	      off
      period		      "1"
      rst		      off
      init_reg		      "0"
      en		      off
      dbl_ovrd		      off
      show_param	      off
      distributed_mem	      off
      use_rpm		      off
      gen_core		      off
      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
      xl_use_area	      off
    }
    Block {
      BlockType		      Reference
      Name		      "Slice"
      Ports		      [1, 1]
      Position		      [40, 671, 85, 699]
      SourceBlock	      "xbsIndex_r3/Slice"
      SourceType	      "Xilinx Slice Block"
      mode		      "Upper Bit Location + Width"
      nbits		      "1"
      bit1		      "0"
      base1		      "MSB of Input"
      bit0		      "0"
      base0		      "LSB of Input"
      boolean_output	      off
      explicit_period	      off
      period		      "1"
      dbl_ovrd		      off
    }
    Annotation {
      Name		      "Xilinx Blockset v6.3\n(c) 2004  Xilinx, Inc.\n"
"\nControl Logic Library"
      Position		      [267, 59]
      FontSize		      12
    }
  }
}
MatData {
  NumRecords		  1
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    X (   8    (     @         %    "
"\"     $    !     0         %  0 $     $    0    <WES9V5N:6YT97)F86-E  X   \""
"0 @  !@    @    \"          4    (     0    $    !          4 !  +     0   $T"
"   !P<F]C97-S;W(  &EN7VEF        ;W5T7VEF      !I;E]D97!T:',  &]U=%]D97!T:', "
"87-Y;F,       !R<W1P;W)T          X    P    !@    @    $          4    (     "
"0    (    !          0 ! !M &( #@   #@    &    \"     8         !0    @    ! "
"    0    $         \"0    @           #P/PX    X    !@    @    &          4  "
"  (     0    $    !          D    (            \\#\\.    :     8    (     0  "
"       %    \"     $    !     0         .    .     8    (    !@         %    "
"\"     $    !     0         )    \"            $! #@   &@    &    \"     $   "
"      !0    @    !     0    $         #@   #@    &    \"     8         !0    "
"@    !     0    $         \"0    @           ! 0 X    P    !@    @    ) @    "
"    4    (     0    $    !          (  0 !    #@   #     &    \"     D\"     "
"   !0    @    !     0    $          @ !       "
  }
}
