$date
	Wed Feb 17 18:36:18 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module bicTestBench $end
$scope module dut $end
$var wire 1 ! seq_complete $end
$var wire 1 " sr_clock $end
$var wire 1 # trans_en $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 $
x#
0"
0!
$end
#20
1"
#40
0"
#60
1"
#80
0"
#100
1"
#120
1#
0"
#140
b1 $
1"
#160
0"
#180
b10 $
1"
#200
0"
#220
b11 $
1"
#240
0"
#260
b100 $
1"
#280
0"
#300
b101 $
1"
#320
0"
#340
b110 $
1"
#360
0"
#380
b111 $
1"
#400
0"
#420
b1000 $
1"
#440
0"
#460
b1001 $
1"
#480
0"
#500
b1010 $
1"
#520
0"
#540
1!
b1011 $
1"
#560
0"
#580
0!
b1100 $
1"
#600
0"
#620
b1101 $
1"
#640
0"
#660
b1110 $
1"
#680
0"
#700
b1111 $
1"
#720
0"
#740
b0 $
1"
#760
0"
#780
b1 $
1"
#800
0"
#820
b10 $
1"
#840
0"
#860
b11 $
1"
#880
0"
