// Seed: 720020885
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    input logic id_1,
    input id_2,
    output logic id_3,
    input id_4
);
  logic id_5;
  assign id_5 = 1;
  type_0 id_6 (
      id_2,
      id_2 + id_1,
      1,
      id_5,
      1
  );
  logic id_7;
endmodule
