5 a 1 main 2 fsm2a.cdd main fsm2b.cdd main
8 /data/cf/uvpd1/sn3/trevorw/trevorw/projects/covered/diags/verilog -t fsm -i main.fsm -vcd fsm2a.vcd -o fsm2a.cdd -y lib -v fsm2a.v -F fsm -t fsm -i main.fsm -vcd fsm2b.vcd -o fsm2b.cdd -y lib -v fsm2b.v -F fsm
3 0 $root $root NA 0 0 1
3 0 fsm fsm lib/fsm.v 1 35 1
2 1 23 110015 2d 1 c 0 0 clock
2 2 23 9000f 0 2a 20000 0 0 1 2 2
2 3 23 90015 44 27 2100a 1 2 1 2 2
2 4 23 36003f 7 1 c 0 0 next_state
2 5 23 290032 1 32 14 0 0 STATE_IDLE
2 6 23 210032 8 1a 200dc 4 5 2 2 330a
2 7 23 210025 2 1 c 0 0 reset
2 8 23 21003f 8 19 201ec 6 7 2 2 330a
2 9 23 18001c 0 1 400 0 0 state
2 10 23 18003f 16 38 602e 8 9
2 11 25 230026 3 1 c 0 0 tail
2 12 25 230026 0 2a 20000 0 0 1 2 2
2 13 25 230026 3 29 20008 11 12 1 2 2
2 14 25 1a001e 3 1 c 0 0 valid
2 15 25 1a001e 0 2a 20000 0 0 1 2 2
2 16 25 1a001e 3 29 20008 14 15 1 2 2
2 17 25 120015 3 1 c 0 0 head
2 18 25 120015 0 2a 20000 0 0 1 2 2
2 19 25 120015 3 29 20008 17 18 1 2 2
2 20 25 9000d 6 1 c 0 0 state
2 21 25 9000d 0 2a 20000 0 0 1 2 2
2 22 25 9000d 6 29 20008 20 21 1 2 2
2 23 25 90015 7 2b 20008 19 22 1 2 2
2 24 25 9001e 7 2b 20008 16 23 1 2 2
2 25 25 90026 11 2b 2100a 13 24 1 2 2
2 26 26 20006 10 3d 12600a 0 0 1 2 1102 $u0
2 27 0 0 7 1 f00e 0 0 next_state
2 28 0 0 6 1 f00e 0 0 state
1 STATE_IDLE 0 80000 1 0 31 0 2 1 0
1 STATE_HEAD 0 80000 1 0 31 0 2 1 1
1 STATE_DATA 0 80000 1 0 31 0 2 1 4
1 STATE_TAIL 0 80000 1 0 31 0 2 1 5
1 clock 9 a 1 0 0 0 1 1 1102
1 reset 10 a 1 0 0 0 1 1 1002
1 head 11 a 1 0 0 0 1 1 1102
1 tail 12 a 1 0 0 0 1 1 1102
1 valid 13 a 1 0 0 0 1 1 1102
1 state 20 3000b 1 0 1 0 2 1 330a
1 next_state 21 83000b 1 0 1 0 2 1 330a
4 28 28 28
4 27 27 27
4 10 3 3
4 3 10 0
4 26 25 0
4 25 26 0
6 28 27 1 02,08,07,,01,81,01030105810501068103
3 1 fsm.$u0 fsm.$u0 lib/fsm.v 0 33 1
2 29 28 5000e 1 32 14 0 0 STATE_IDLE
2 30 27 9000d 13 1 e 0 0 state
2 31 28 0 8 2d 3116e 29 30 1 2 1102
2 32 29 5000e 1 32 18 0 0 STATE_HEAD
2 33 29 0 5 2d 2022e 32 30 1 2 1102
2 34 30 5000e 1 32 18 0 0 STATE_DATA
2 35 30 0 4 2d 2022e 34 30 1 2 1102
2 36 31 5000e 1 32 18 0 0 STATE_TAIL
2 37 31 0 2 2d 2022e 36 30 1 2 1102
2 38 31 3d0046 1 32 14 0 0 STATE_IDLE
2 39 31 300039 1 32 18 0 0 STATE_HEAD
2 40 31 1f0039 1 1a 20134 38 39 2 2 30a
2 41 31 28002b 1 1 4 0 0 head
2 42 31 200024 1 1 4 0 0 valid
2 43 31 20002b 1 8 20044 41 42 1 2 1102
2 44 31 1f0046 1 19 20064 40 43 2 2 30a
2 45 31 12001b 0 1 400 0 0 next_state
2 46 31 120046 1 37 26 44 45
2 47 30 3d0046 1 32 18 0 0 STATE_DATA
2 48 30 300039 1 32 18 0 0 STATE_TAIL
2 49 30 1f0039 2 1a 20238 47 48 2 2 310a
2 50 30 28002b 2 1 1c 0 0 tail
2 51 30 200024 1 1 18 0 0 valid
2 52 30 20002b 2 8 2033c 50 51 1 2 1002
2 53 30 1f0046 2 19 202b8 49 52 2 2 310a
2 54 30 12001b 0 1 400 0 0 next_state
2 55 30 120046 2 37 2a 53 54
2 56 29 3d0046 1 32 18 0 0 STATE_DATA
2 57 29 300039 1 32 18 0 0 STATE_TAIL
2 58 29 1f0039 1 1a 20238 56 57 2 2 310a
2 59 29 28002b 1 1 1c 0 0 tail
2 60 29 200024 1 1 18 0 0 valid
2 61 29 20002b 1 8 2033c 59 60 1 2 1002
2 62 29 1f0046 1 19 202b8 58 61 2 2 310a
2 63 29 12001b 0 1 400 0 0 next_state
2 64 29 120046 1 37 2a 62 63
2 65 28 3d0046 1 32 14 0 0 STATE_IDLE
2 66 28 300039 1 32 18 0 0 STATE_HEAD
2 67 28 1f0039 3 1a 2013c 65 66 2 2 130a
2 68 28 28002b 3 1 c 0 0 head
2 69 28 200024 3 1 c 0 0 valid
2 70 28 20002b 3 8 2024c 68 69 1 2 1102
2 71 28 1f0046 3 19 2026c 67 70 2 2 130a
2 72 28 12001b 0 1 400 0 0 next_state
2 73 28 120046 3 37 2e 71 72
4 46 0 0
4 37 46 0
4 55 0 0
4 35 55 37
4 64 0 0
4 33 64 35
4 73 0 0
4 31 73 33
