<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>Octeon PCI Driver: octeon_core_mem_rw_t Struct Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.4.7 -->
<div class="tabs">
  <ul>
    <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
    <li id="current"><a href="classes.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="files.html"><span>Files</span></a></li>
    <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
  </ul></div>
<div class="tabs">
  <ul>
    <li><a href="classes.html"><span>Alphabetical&nbsp;List</span></a></li>
    <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
    <li><a href="functions.html"><span>Data&nbsp;Fields</span></a></li>
  </ul></div>
<h1>octeon_core_mem_rw_t Struct Reference</h1><!-- doxytag: class="octeon_core_mem_rw_t" --><code>#include &lt;<a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>&gt;</code>
<p>
<hr><a name="_details"></a><h2>Detailed Description</h2>
Octeon core memory Read/Write operations from user-application using Octeon BAR1 access provide information in this structure. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01318">1318</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.<table border="0" cellpadding="0" cellspacing="0">
<tr><td></td></tr>
<tr><td colspan="2"><br><h2>Data Fields</h2></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__core__mem__rw__t.html#e5c58c543ec03ae4dd486a5c5e1fdb5f">oct_id</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The Octeon device id to which the op is sent.  <a href="#e5c58c543ec03ae4dd486a5c5e1fdb5f"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__core__mem__rw__t.html#6fad0bf92815a0ea854649889113f121">size</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Size of data to read/write.  <a href="#6fad0bf92815a0ea854649889113f121"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__core__mem__rw__t.html#2cb91b0aaebb5c2d46517ca1fd8e4445">endian</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The endian-swap mode to use for the operation.  <a href="#2cb91b0aaebb5c2d46517ca1fd8e4445"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint32_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__core__mem__rw__t.html#6f4771be6eb138de68933d724ff1b126">bar1_index</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The BAR1 index register to use for this op.  <a href="#6f4771be6eb138de68933d724ff1b126"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__core__mem__rw__t.html#e9bd420d28cc8acd920cd7251518f5b4">addr</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">The core memory address to read/write.  <a href="#e9bd420d28cc8acd920cd7251518f5b4"></a><br></td></tr>
<tr><td class="memItemLeft" nowrap align="right" valign="top">void *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="structocteon__core__mem__rw__t.html#81860e348a12aeb34b8f03c5476e7ecc">data</a></td></tr>

<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Pointer to the data buffer to write/read.  <a href="#81860e348a12aeb34b8f03c5476e7ecc"></a><br></td></tr>
</table>
<hr><h2>Field Documentation</h2>
<a class="anchor" name="e9bd420d28cc8acd920cd7251518f5b4"></a><!-- doxytag: member="octeon_core_mem_rw_t::addr" ref="e9bd420d28cc8acd920cd7251518f5b4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint64_t <a class="el" href="structocteon__core__mem__rw__t.html#e9bd420d28cc8acd920cd7251518f5b4">octeon_core_mem_rw_t::addr</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The core memory address to read/write. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01323">1323</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<a class="anchor" name="6f4771be6eb138de68933d724ff1b126"></a><!-- doxytag: member="octeon_core_mem_rw_t::bar1_index" ref="6f4771be6eb138de68933d724ff1b126" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__core__mem__rw__t.html#6f4771be6eb138de68933d724ff1b126">octeon_core_mem_rw_t::bar1_index</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The BAR1 index register to use for this op. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01322">1322</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<a class="anchor" name="81860e348a12aeb34b8f03c5476e7ecc"></a><!-- doxytag: member="octeon_core_mem_rw_t::data" ref="81860e348a12aeb34b8f03c5476e7ecc" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void* <a class="el" href="structocteon__core__mem__rw__t.html#81860e348a12aeb34b8f03c5476e7ecc">octeon_core_mem_rw_t::data</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Pointer to the data buffer to write/read. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01324">1324</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<a class="anchor" name="2cb91b0aaebb5c2d46517ca1fd8e4445"></a><!-- doxytag: member="octeon_core_mem_rw_t::endian" ref="2cb91b0aaebb5c2d46517ca1fd8e4445" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__core__mem__rw__t.html#2cb91b0aaebb5c2d46517ca1fd8e4445">octeon_core_mem_rw_t::endian</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The endian-swap mode to use for the operation. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01321">1321</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<a class="anchor" name="e5c58c543ec03ae4dd486a5c5e1fdb5f"></a><!-- doxytag: member="octeon_core_mem_rw_t::oct_id" ref="e5c58c543ec03ae4dd486a5c5e1fdb5f" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__core__mem__rw__t.html#e5c58c543ec03ae4dd486a5c5e1fdb5f">octeon_core_mem_rw_t::oct_id</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
The Octeon device id to which the op is sent. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01319">1319</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<a class="anchor" name="6fad0bf92815a0ea854649889113f121"></a><!-- doxytag: member="octeon_core_mem_rw_t::size" ref="6fad0bf92815a0ea854649889113f121" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t <a class="el" href="structocteon__core__mem__rw__t.html#6fad0bf92815a0ea854649889113f121">octeon_core_mem_rw_t::size</a>          </td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>
Size of data to read/write. 
<p>

<p>
Definition at line <a class="el" href="cavium__defs_8h-source.html#l01320">1320</a> of file <a class="el" href="cavium__defs_8h-source.html">cavium_defs.h</a>.
</div>
</div><p>
<hr size="1"><address style="align: right;"><small>Generated on Tue Nov 22 15:41:00 2011 for Octeon PCI Driver by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.4.7 </small></address>
</body>
</html>
