[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 40000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000004 cycles: 3677874 heartbeat IPC: 2.719 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup finished CPU 0 instructions: 10000004 cycles: 3677874 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Warmup complete CPU 0 instructions: 10000004 cycles: 3677874 cumulative IPC: 2.719 (Simulation time: 00 hr 00 min 32 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 12700963 heartbeat IPC: 1.108 cumulative IPC: 1.108 (Simulation time: 00 hr 01 min 24 sec)
Heartbeat CPU 0 instructions: 30000011 cycles: 22667094 heartbeat IPC: 1.003 cumulative IPC: 1.053 (Simulation time: 00 hr 02 min 18 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 33697013 heartbeat IPC: 0.9066 cumulative IPC: 0.9994 (Simulation time: 00 hr 03 min 18 sec)
Simulation finished CPU 0 instructions: 40000000 cycles: 38879742 cumulative IPC: 1.029 (Simulation time: 00 hr 04 min 10 sec)
Simulation complete CPU 0 instructions: 40000000 cycles: 38879742 cumulative IPC: 1.029 (Simulation time: 00 hr 04 min 10 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs xalancbmk_748B.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.029 instructions: 40000000 cycles: 38879742
CPU 0 Branch Prediction Accuracy: 96.26% MPKI: 10.43 Average ROB Occupancy at Mispredict: 36.3
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.004175
BRANCH_INDIRECT: 0.4708
BRANCH_CONDITIONAL: 5.886
BRANCH_DIRECT_CALL: 0.1179
BRANCH_INDIRECT_CALL: 0.7228
BRANCH_RETURN: 3.228

cpu0->cpu0_STLB TOTAL        ACCESS:     457623 HIT:     419900 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     457623 HIT:     419900 MISS:      37723 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 308.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     685331 HIT:     467107 MISS:     218224 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     359631 HIT:     291703 MISS:      67928 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      96870 HIT:       6406 MISS:      90464 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     142902 HIT:     142554 MISS:        348 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      85928 HIT:      26444 MISS:      59484 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 143.1 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    6821976 HIT:    6737711 MISS:      84265 MSHR_MERGE:      27152
cpu0->cpu0_L1I LOAD         ACCESS:    6821976 HIT:    6737711 MISS:      84265 MSHR_MERGE:      27152
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 16.43 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   13120604 HIT:   12106395 MISS:    1014209 MSHR_MERGE:     528887
cpu0->cpu0_L1D LOAD         ACCESS:    8034856 HIT:    7504874 MISS:     529982 MSHR_MERGE:     227459
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    4992138 HIT:    4595313 MISS:     396825 MSHR_MERGE:     299954
cpu0->cpu0_L1D TRANSLATION  ACCESS:      93610 HIT:       6208 MISS:      87402 MSHR_MERGE:       1474
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 71.84 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    5830411 HIT:    5718673 MISS:     111738 MSHR_MERGE:      50563
cpu0->cpu0_ITLB LOAD         ACCESS:    5830411 HIT:    5718673 MISS:     111738 MSHR_MERGE:      50563
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 7.367 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   12419767 HIT:   11699889 MISS:     719878 MSHR_MERGE:     323430
cpu0->cpu0_DTLB LOAD         ACCESS:   12419767 HIT:   11699889 MISS:     719878 MSHR_MERGE:     323430
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 34.12 cycles
cpu0->LLC TOTAL        ACCESS:     335964 HIT:     194683 MISS:     141281 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:      67928 HIT:      36897 MISS:      31031 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      90464 HIT:      10836 MISS:      79628 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     118088 HIT:     118002 MISS:         86 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      59484 HIT:      28948 MISS:      30536 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 196.9 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1334
  ROW_BUFFER_MISS:     139854
  AVG DBUS CONGESTED CYCLE: 11.43
Channel 0 WQ ROW_BUFFER_HIT:      11051
  ROW_BUFFER_MISS:      73889
  FULL:          0
Channel 0 REFRESHES ISSUED:       3240