[{"DBLP title": "Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing.", "DBLP authors": ["Jorge Albericio", "Patrick Judd", "Tayler H. Hetherington", "Tor M. Aamodt", "Natalie D. Enright Jerger", "Andreas Moshovos"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.11", "OA papers": [{"PaperId": "https://openalex.org/W4251575795", "PaperTitle": "Cnvlutin: Ineffectual-Neuron-Free Deep Neural Network Computing", "Year": 2016, "CitationCount": 93, "EstimatedCitation": 93, "Affiliations": {}, "Authors": ["Jorge Albericio", "Patrick Judd", "Tayler Hetherington", "Tor M. Aamodt", "Natalie Enright Jerger", "Andreas Moshovos"]}]}, {"DBLP title": "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars.", "DBLP authors": ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "R. Stanley Williams", "Vivek Srikumar"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.12", "OA papers": [{"PaperId": "https://openalex.org/W4243519499", "PaperTitle": "ISAAC: A Convolutional Neural Network Accelerator with In-Situ Analog Arithmetic in Crossbars", "Year": 2016, "CitationCount": 184, "EstimatedCitation": 184, "Affiliations": {"University of Utah": 6.0, "Hewlett-Packard (United States)": 2.0}, "Authors": ["Ali Shafiee", "Anirban Nag", "Naveen Muralimanohar", "Rajeev Balasubramonian", "John Paul Strachan", "Miao Hu", "Roger Williams", "Vivek Srikumar"]}]}, {"DBLP title": "PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory.", "DBLP authors": ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.13", "OA papers": [{"PaperId": "https://openalex.org/W4254672563", "PaperTitle": "PRIME: A Novel Processing-in-Memory Architecture for Neural Network Computation in ReRAM-Based Main Memory", "Year": 2016, "CitationCount": 184, "EstimatedCitation": 184, "Affiliations": {"University of California, Santa Barbara": 3.0, "Hewlett-Packard (United States)": 1.0, "Nvidia (United States)": 1.0, "University of California, Santa Cruz": 1.0, "Tsinghua University": 2.0}, "Authors": ["Ping Chi", "Shuangchen Li", "Cong Xu", "Tao Zhang", "Jishen Zhao", "Yongpan Liu", "Yu Wang", "Yuan Xie"]}]}, {"DBLP title": "Asymmetry-Aware Work-Stealing Runtimes.", "DBLP authors": ["Christopher Torng", "Moyang Wang", "Christopher Batten"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.14", "OA papers": [{"PaperId": "https://openalex.org/W4245454516", "PaperTitle": "Asymmetry-Aware Work-Stealing Runtimes", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {}, "Authors": ["Christopher Torng", "Moyang Wang", "Christopher Batten"]}]}, {"DBLP title": "Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing.", "DBLP authors": ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven Swanson"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.15", "OA papers": [{"PaperId": "https://openalex.org/W4238594632", "PaperTitle": "Morpheus: Creating Application Objects Efficiently for Heterogeneous Computing", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Hung-Wei Tseng", "Qianchen Zhao", "Yuxiao Zhou", "Mark Gahagan", "Steven M. Swanson"]}]}, {"DBLP title": "Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration.", "DBLP authors": ["Divya Mahajan", "Amir Yazdanbakhsh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.16", "OA papers": [{"PaperId": "https://openalex.org/W4251945539", "PaperTitle": "Towards Statistical Guarantees in Controlling Quality Tradeoffs for Approximate Acceleration", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Divya Mahajan", "Amir Yazdanbaksh", "Jongse Park", "Bradley Thwaites", "Hadi Esmaeilzadeh"]}]}, {"DBLP title": "Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement.", "DBLP authors": ["Akanksha Jain", "Calvin Lin"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.17", "OA papers": [{"PaperId": "https://openalex.org/W4239937081", "PaperTitle": "Back to the Future: Leveraging Belady's Algorithm for Improved Cache Replacement", "Year": 2016, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {}, "Authors": ["Akanksha Jain", "Calvin Lin"]}]}, {"DBLP title": "Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching.", "DBLP authors": ["Chang Hyun Park", "Taekyung Heo", "Jaehyuk Huh"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.18", "OA papers": [{"PaperId": "https://openalex.org/W4251647193", "PaperTitle": "Efficient Synonym Filtering and Scalable Delayed Translation for Hybrid Virtual Caching", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Chang-hyun Park", "Taekyung Heo", "Jaehyuk Huh"]}]}, {"DBLP title": "LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches.", "DBLP authors": ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.19", "OA papers": [{"PaperId": "https://openalex.org/W4252515681", "PaperTitle": "LAP: Loop-Block Aware Inclusion Properties for Energy-Efficient Asymmetric Last Level Caches", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Hsiang-Yun Cheng", "Jishen Zhao", "Jack Sampson", "Mary Jane Irwin", "Aamer Jaleel", "Yu Lu", "Yuan Xie"]}]}, {"DBLP title": "Automatic Generation of Efficient Accelerators for Reconfigurable Hardware.", "DBLP authors": ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.20", "OA papers": [{"PaperId": "https://openalex.org/W4245440340", "PaperTitle": "Automatic Generation of Efficient Accelerators for Reconfigurable Hardware", "Year": 2016, "CitationCount": 50, "EstimatedCitation": 50, "Affiliations": {"Stanford University": 5.5, "Cornell University": 0.5}, "Authors": ["David Koeplinger", "Raghu Prabhakar", "Yaqi Zhang", "Christina Delimitrou", "Christos Kozyrakis", "Kunle Olukotun"]}]}, {"DBLP title": "Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL.", "DBLP authors": ["Donggyu Kim", "Adam M. Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovic"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.21", "OA papers": [{"PaperId": "https://openalex.org/W4240573491", "PaperTitle": "Strober: Fast and Accurate Sample-Based Energy Simulation for Arbitrary RTL", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Dong Gyu Kim", "Adam Izraelevitz", "Christopher Celio", "Hokeun Kim", "Brian Zimmer", "Yunsup Lee", "Jonathan Bachrach", "Krste Asanovicc"]}]}, {"DBLP title": "PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures.", "DBLP authors": ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.22", "OA papers": [{"PaperId": "https://openalex.org/W4238651013", "PaperTitle": "PowerChop: Identifying and Managing Non-critical Units in Hybrid Processor Architectures", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {}, "Authors": ["Michael A. Laurenzano", "Yunqi Zhang", "Jiang Chen", "Lingjia Tang", "Jason Mars"]}]}, {"DBLP title": "Biscuit: A Framework for Near-Data Processing of Big Data Workloads.", "DBLP authors": ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jinyoung Lee", "Jonghyun Yoon", "Jeong-Uk Kang", "Moonsang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.23", "OA papers": [{"PaperId": "https://openalex.org/W4247512567", "PaperTitle": "Biscuit: A Framework for Near-Data Processing of Big Data Workloads", "Year": 2016, "CitationCount": 46, "EstimatedCitation": 46, "Affiliations": {}, "Authors": ["Boncheol Gu", "Andre S. Yoon", "Duck-Ho Bae", "Insoon Jo", "Jin-Young Lee", "Jong-Hyun Yoon", "Jeong-Uk Kang", "Moon-Sang Kwon", "Chanho Yoon", "Sangyeun Cho", "Jaeheon Jeong", "Duckhyun Chang"]}]}, {"DBLP title": "Energy Efficient Architecture for Graph Analytics Accelerators.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Serif Yesil", "Taemin Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "\u00d6zcan \u00d6zturk"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.24", "OA papers": [{"PaperId": "https://openalex.org/W4252563462", "PaperTitle": "Energy Efficient Architecture for Graph Analytics Accelerators", "Year": 2016, "CitationCount": 80, "EstimatedCitation": 80, "Affiliations": {}, "Authors": ["Muhammet Mustafa Ozdal", "Serif Yesil", "Tae-Min Kim", "Andrey Ayupov", "John Greth", "Steven M. Burns", "Ozcan Ozturk"]}]}, {"DBLP title": "ASIC Clouds: Specializing the Datacenter.", "DBLP authors": ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael Bedford Taylor"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.25", "OA papers": [{"PaperId": "https://openalex.org/W4240365877", "PaperTitle": "ASIC Clouds: Specializing the Datacenter", "Year": 2016, "CitationCount": 38, "EstimatedCitation": 38, "Affiliations": {}, "Authors": ["Ikuo Magaki", "Moein Khazraee", "Luis Vega Gutierrez", "Michael D. Taylor"]}]}, {"DBLP title": "APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs.", "DBLP authors": ["Yunho Oh", "Keunsoo Kim", "Myung Kuk Yoon", "Jong Hyun Park", "Yongjun Park", "Won Woo Ro", "Murali Annavaram"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.26", "OA papers": [{"PaperId": "https://openalex.org/W4235508083", "PaperTitle": "APRES: Improving Cache Efficiency by Exploiting Load Characteristics on GPUs", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Yonsei University": 5.0, "Hongik University": 1.0, "Southern California University for Professional Studies": 0.5, "University of Southern California": 0.5}, "Authors": ["Yunho Oh", "Keun-Soo Kim", "Kuk Yoon Myung", "Hyun Soon Jong", "Yongjun Park", "Woo Byung Won", "Murali Annavaram"]}]}, {"DBLP title": "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems.", "DBLP authors": ["Kevin Hsieh", "Eiman Ebrahimi", "Gwangsun Kim", "Niladrish Chatterjee", "Mike O'Connor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.27", "OA papers": [{"PaperId": "https://openalex.org/W4233147525", "PaperTitle": "Transparent Offloading and Mapping (TOM): Enabling Programmer-Transparent Near-Data Processing in GPU Systems", "Year": 2016, "CitationCount": 47, "EstimatedCitation": 47, "Affiliations": {"Carnegie Mellon University": 2.5, "Kootenay Association for Science & Technology": 0.5, "Korea Advanced Institute of Science and Technology": 0.5, "ETH Zurich": 0.5}, "Authors": ["Kevin Li Chun Hsieh", "Eiman Ebrahim", "Gwangsun Kim", "Niladrish Chatterjee", "Mike O'Connor", "Nandita Vijaykumar", "Onur Mutlu", "Stephen W. Keckler"]}]}, {"DBLP title": "Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming.", "DBLP authors": ["Qiumin Xu", "Hyeran Jeon", "Keunsoo Kim", "Won Woo Ro", "Murali Annavaram"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.29", "OA papers": [{"PaperId": "https://openalex.org/W4243035950", "PaperTitle": "Warped-Slicer: Efficient Intra-SM Slicing through Dynamic Resource Partitioning for GPU Multiprogramming", "Year": 2016, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": {"University of Southern California": 2.0, "San Jose State University": 1.0, "Yonsei University": 2.0}, "Authors": ["Qiumin Xu", "Hyeran Jeon", "Keun-Soo Kim", "Won Woo Ro", "Murali Annavaram"]}]}, {"DBLP title": "EIE: Efficient Inference Engine on Compressed Deep Neural Network.", "DBLP authors": ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark A. Horowitz", "William J. Dally"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.30", "OA papers": [{"PaperId": "https://openalex.org/W2950656546", "PaperTitle": "EIE: Efficient Inference Engine on Compressed Deep Neural Network", "Year": 2016, "CitationCount": 408, "EstimatedCitation": 408, "Affiliations": {"Stanford University": 6.5, "Nvidia (United Kingdom)": 0.5}, "Authors": ["Song Han", "Xingyu Liu", "Huizi Mao", "Jing Pu", "Ardavan Pedram", "Mark Horowitz", "William J. Dally"]}]}, {"DBLP title": "RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision.", "DBLP authors": ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.31", "OA papers": [{"PaperId": "https://openalex.org/W4251607986", "PaperTitle": "RedEye: Analog ConvNet Image Sensor Architecture for Continuous Mobile Vision", "Year": 2016, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": {}, "Authors": ["Robert LiKamWa", "Yunhui Hou", "Yuan Gao", "Mia Polansky", "Lin Zhong"]}]}, {"DBLP title": "Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators.", "DBLP authors": ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Kyu Lee", "Jos\u00e9 Miguel Hern\u00e1ndez-Lobato", "Gu-Yeon Wei", "David M. Brooks"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.32", "OA papers": [{"PaperId": "https://openalex.org/W4245199738", "PaperTitle": "Minerva: Enabling Low-Power, Highly-Accurate Deep Neural Network Accelerators", "Year": 2016, "CitationCount": 126, "EstimatedCitation": 126, "Affiliations": {}, "Authors": ["Brandon Reagen", "Paul N. Whatmough", "Robert Adolf", "Saketh Rama", "Hyunkwang Lee", "Sae Hwan Lee", "Jos\u00e9 Miguel Hern\u00e1ndez-Lobato", "Gu-Yeon Wei", "David J. Brooks"]}]}, {"DBLP title": "Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs.", "DBLP authors": ["Yuan Yao", "Zhonghai Lu"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.33", "OA papers": [{"PaperId": "https://openalex.org/W4236346743", "PaperTitle": "Opportunistic Competition Overhead Reduction for Expediting Critical Section in NoC Based CMPs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Yuan Yao", "Zhonghai Lu"]}]}, {"DBLP title": "Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors.", "DBLP authors": ["Channoh Kim", "Sungmin Kim", "Hyeon-Gyu Cho", "Doo-Young Kim", "Jaehyeok Kim", "Young H. Oh", "Hakbeom Jang", "Jae W. Lee"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.34", "OA papers": [{"PaperId": "https://openalex.org/W4239644664", "PaperTitle": "Short-Circuit Dispatch: Accelerating Virtual Machine Interpreters on Embedded Processors", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {}, "Authors": ["Channoh Kim", "Sungmin Kim", "Hyeon Min Cho", "Doo-Young Kim", "Jaehyeok Kim", "Jae Hoon Chung", "Hakbeom Jang", "Jae Sung Lee"]}]}, {"DBLP title": "ARM Virtualization: Performance and Architectural Implications.", "DBLP authors": ["Christoffer Dall", "Shih-Wei Li", "Jin Tack Lim", "Jason Nieh", "Georgios Koloventzos"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.35", "OA papers": [{"PaperId": "https://openalex.org/W4238016509", "PaperTitle": "ARM Virtualization: Performance and Architectural Implications", "Year": 2016, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {}, "Authors": ["Christoffer Dall", "Shih-Wei Li", "Jin Hee Lim", "Jason Nieh", "Georgios Koloventzos"]}]}, {"DBLP title": "Base-Victim Compression: An Opportunistic Cache Compression Architecture.", "DBLP authors": ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.36", "OA papers": [{"PaperId": "https://openalex.org/W4240589281", "PaperTitle": "Base-Victim Compression: An Opportunistic Cache Compression Architecture", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Jayesh Gaur", "Alaa R. Alameldeen", "Sreenivas Subramoney"]}]}, {"DBLP title": "Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures.", "DBLP authors": ["Jungrae Kim", "Michael B. Sullivan", "Esha Choukse", "Mattan Erez"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.37", "OA papers": [{"PaperId": "https://openalex.org/W4242874873", "PaperTitle": "Bit-Plane Compression: Transforming Data for Better Compression in Many-Core Architectures", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {}, "Authors": ["Jungrae Kim", "Michael J. Sullivan", "Esha Choukse", "Mattan Erez"]}]}, {"DBLP title": "XED: Exposing On-Die Error Detection Information for Strong Memory Reliability.", "DBLP authors": ["Prashant J. Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.38", "OA papers": [{"PaperId": "https://openalex.org/W4248072170", "PaperTitle": "XED: Exposing On-Die Error Detection Information for Strong Memory Reliability", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Prashant Nair", "Vilas Sridharan", "Moinuddin K. Qureshi"]}]}, {"DBLP title": "Production-Run Software Failure Diagnosis via Adaptive Communication Tracking.", "DBLP authors": ["Mohammad Mejbah Ul Alam", "Abdullah Muzahid"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.39", "OA papers": [{"PaperId": "https://openalex.org/W4240927892", "PaperTitle": "Production-Run Software Failure Diagnosis via Adaptive Communication Tracking", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}, "Authors": ["Mohammad Khursheed Alam", "Abdullah Muzahid"]}]}, {"DBLP title": "Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks.", "DBLP authors": ["Yu-Hsin Chen", "Joel S. Emer", "Vivienne Sze"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.40", "OA papers": [{"PaperId": "https://openalex.org/W2906043559", "PaperTitle": "Eyeriss: A Spatial Architecture for Energy-Efficient Dataflow for Convolutional Neural Networks", "Year": 2016, "CitationCount": 186, "EstimatedCitation": 186, "Affiliations": {}, "Authors": ["Yu-hsin Chen", "Joel Emer", "Vivienne Sze"]}]}, {"DBLP title": "Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory.", "DBLP authors": ["Duckhwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.41", "OA papers": [{"PaperId": "https://openalex.org/W4239722617", "PaperTitle": "Neurocube: A Programmable Digital Neuromorphic Architecture with High-Density 3D Memory", "Year": 2016, "CitationCount": 83, "EstimatedCitation": 83, "Affiliations": {}, "Authors": ["Duck-Hwan Kim", "Jaeha Kung", "Sek M. Chai", "Sudhakar Yalamanchili", "Saibal Mukhopadhyay"]}]}, {"DBLP title": "Cambricon: An Instruction Set Architecture for Neural Networks.", "DBLP authors": ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.42", "OA papers": [{"PaperId": "https://openalex.org/W4230989867", "PaperTitle": "Cambricon: An Instruction Set Architecture for Neural Networks", "Year": 2016, "CitationCount": 58, "EstimatedCitation": 58, "Affiliations": {}, "Authors": ["Shaoli Liu", "Zidong Du", "Jinhua Tao", "Dong Soo Han", "Tao Luo", "Yuan Xie", "Yunji Chen", "Tianshi Chen"]}]}, {"DBLP title": "Decoupling Loads for Nano-Instruction Set Computers.", "DBLP authors": ["Ziqiang Huang", "Andrew D. Hilton", "Benjamin C. Lee"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.43", "OA papers": [{"PaperId": "https://openalex.org/W4252543699", "PaperTitle": "Decoupling Loads for Nano-Instruction Set Computers", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Ziqiang Huang", "Andrew Hilton", "Benjamin R. Lee"]}]}, {"DBLP title": "Future Vector Microprocessor Extensions for Data Aggregations.", "DBLP authors": ["Timothy Hayes", "Oscar Palomar", "Osman S. Unsal", "Adri\u00e1n Cristal", "Mateo Valero"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.44", "OA papers": [{"PaperId": "https://openalex.org/W4243240312", "PaperTitle": "Future Vector Microprocessor Extensions for Data Aggregations", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Timothy Hayes", "Oscar Palomar", "Osman Unsal", "Adrian Cristal", "Mateo Valero"]}]}, {"DBLP title": "Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading.", "DBLP authors": ["Faissal M. Sleiman", "Thomas F. Wenisch"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.45", "OA papers": [{"PaperId": "https://openalex.org/W4248958322", "PaperTitle": "Efficiently Scaling Out-of-Order Cores for Simultaneous Multithreading", "Year": 2016, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {}, "Authors": ["Faissal M. Sleiman", "Thomas F. Wenisch"]}]}, {"DBLP title": "Accelerating Dependent Cache Misses with an Enhanced Memory Controller.", "DBLP authors": ["Milad Hashemi", "Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.46", "OA papers": [{"PaperId": "https://openalex.org/W4234107648", "PaperTitle": "Accelerating Dependent Cache Misses with an Enhanced Memory Controller", "Year": 2016, "CitationCount": 44, "EstimatedCitation": 44, "Affiliations": {"The University of Texas at Austin": 2.0, "Carnegie Mellon University": 0.5, "ETH Zurich": 0.5}, "Authors": ["Milad Hashemi", "None Khubaib", "Eiman Ebrahimi", "Onur Mutlu", "Yale N. Patt"]}]}, {"DBLP title": "Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference.", "DBLP authors": ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.47", "OA papers": [{"PaperId": "https://openalex.org/W4236053521", "PaperTitle": "Treadmill: Attributing the Source of Tail Latency through Precise Load Testing and Statistical Inference", "Year": 2016, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": {}, "Authors": ["Yunqi Zhang", "David Meisner", "Jason Mars", "Lingjia Tang"]}]}, {"DBLP title": "Dynamo: Facebook's Data Center-Wide Power Management System.", "DBLP authors": ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.48", "OA papers": [{"PaperId": "https://openalex.org/W4254255272", "PaperTitle": "Dynamo: Facebook's Data Center-Wide Power Management System", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {"Meta (Israel)": 7.0, "Uber AI (United States)": 1.0, "University of Michigan\u2013Ann Arbor": 1.0}, "Authors": ["Qiang Wu", "Qingyuan Deng", "Lakshmi Ganesh", "Chang-Hong Hsu", "Yun Jin", "Sanjeev Kumar", "Bin Li", "Justin Meza", "Yee Jiun Song"]}]}, {"DBLP title": "Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers.", "DBLP authors": ["Daniel Wong"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.49", "OA papers": [{"PaperId": "https://openalex.org/W4235551121", "PaperTitle": "Peak Efficiency Aware Scheduling for Highly Energy Proportional Servers", "Year": 2016, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": {}, "Authors": ["Daniel Fu Keung Wong"]}]}, {"DBLP title": "Power Attack Defense: Securing Battery-Backed Data Centers.", "DBLP authors": ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.50", "OA papers": [{"PaperId": "https://openalex.org/W4249878737", "PaperTitle": "Power Attack Defense: Securing Battery-Backed Data Centers", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {}, "Authors": ["Chao Li", "Zhenhua Wang", "Xiaofeng Hou", "Haopeng Chen", "Xiaoyao Liang", "Minyi Guo"]}]}, {"DBLP title": "DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric.", "DBLP authors": ["Mingyu Gao", "Christina Delimitrou", "Dimin Niu", "Krishna T. Malladi", "Hongzhong Zheng", "Bob Brennan", "Christos Kozyrakis"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.51", "OA papers": [{"PaperId": "https://openalex.org/W4236651103", "PaperTitle": "DRAF: A Low-Power DRAM-Based Reconfigurable Acceleration Fabric", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"Stanford University": 1.0, "Samsung (South Korea)": 1.0, "Cornell University": 4.0, "Computer Science Laboratory of Lille": 1.0}, "Authors": ["Mingyu Gao", "Christina Delimitrou", "Niu Dimin", "Malladi Krishna T", "Zheng Hongzhong", "Bob Brennan", "Christos Kozyrakis"]}]}, {"DBLP title": "Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs.", "DBLP authors": ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.52", "OA papers": [{"PaperId": "https://openalex.org/W4242157440", "PaperTitle": "Mellow Writes: Extending Lifetime in Resistive Memories through Selective Slow Write Backs", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {}, "Authors": ["Lunkai Zhang", "Brian Neely", "Diana Franklin", "Dmitri B. Strukov", "Yuan Xie", "Frederic T. Chong"]}]}, {"DBLP title": "MITTS: Memory Inter-arrival Time Traffic Shaping.", "DBLP authors": ["Yanqi Zhou", "David Wentzlaff"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.53", "OA papers": [{"PaperId": "https://openalex.org/W4234453167", "PaperTitle": "MITTS: Memory Inter-arrival Time Traffic Shaping", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {}, "Authors": ["Yanqi Zhou", "David Wentzlaff"]}]}, {"DBLP title": "The Anytime Automaton.", "DBLP authors": ["Joshua San Miguel", "Natalie D. Enright Jerger"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.54", "OA papers": [{"PaperId": "https://openalex.org/W4245861455", "PaperTitle": "The Anytime Automaton", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Joshua San Miguel", "Natalie Enright Jerger"]}]}, {"DBLP title": "Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units.", "DBLP authors": ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.55", "OA papers": [{"PaperId": "https://openalex.org/W4254865403", "PaperTitle": "Accelerating Markov Random Field Inference Using Molecular Optical Gibbs Sampling Units", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Duke University": 7.0}, "Authors": ["Siyang Wang", "Xiangyu Zhang", "Yuxuan Li", "Ramin Bashizade", "Song Yang", "Chris Dwyer", "Alvin R. Lebeck"]}]}, {"DBLP title": "Evaluation of an Analog Accelerator for Linear Algebra.", "DBLP authors": ["Yipeng Huang", "Ning Guo", "Mingoo Seok", "Yannis P. Tsividis", "Simha Sethumadhavan"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.56", "OA papers": [{"PaperId": "https://openalex.org/W4251455673", "PaperTitle": "Evaluation of an Analog Accelerator for Linear Algebra", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Yipeng Huang", "Mingoo Seok", "Mingoo Seok", "Yannis Tsividis", "Simha Sethumadhavan"]}]}, {"DBLP title": "LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs.", "DBLP authors": ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.57", "OA papers": [{"PaperId": "https://openalex.org/W4255962840", "PaperTitle": "LaPerm: Locality Aware Scheduler for Dynamic Parallelism on GPUs", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Jin Wang", "Norm Rubin", "Albert Sidelnik", "Sudhakar Yalamanchili"]}]}, {"DBLP title": "ActivePointers: A Case for Software Address Translation on GPUs.", "DBLP authors": ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.58", "OA papers": [{"PaperId": "https://openalex.org/W4253114834", "PaperTitle": "ActivePointers: A Case for Software Address Translation on GPUs", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {}, "Authors": ["Sagi Shahar", "Shai Bergman", "Mark Silberstein"]}]}, {"DBLP title": "Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit.", "DBLP authors": ["Myung Kuk Yoon", "Keunsoo Kim", "Sangpil Lee", "Won Woo Ro", "Murali Annavaram"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.59", "OA papers": [{"PaperId": "https://openalex.org/W4255847023", "PaperTitle": "Virtual Thread: Maximizing Thread-Level Parallelism beyond GPU Scheduling Limit", "Year": 2016, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": {"Yonsei University": 4.0, "University of Southern California": 1.0}, "Authors": ["Myung Ha Yoon", "Keun-Soo Kim", "Sang-Pil Lee", "Won Woo Ro", "Murali Annavaram"]}]}, {"DBLP title": "All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory.", "DBLP authors": ["Jungrae Kim", "Michael B. Sullivan", "Sangkug Lym", "Mattan Erez"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.60", "OA papers": [{"PaperId": "https://openalex.org/W4241854708", "PaperTitle": "All-Inclusive ECC: Thorough End-to-End Protection for Reliable Computer Memory", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}, "Authors": ["Jungrae Kim", "Michael J. Sullivan", "Sangkug Lym", "Mattan Erez"]}]}, {"DBLP title": "Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation.", "DBLP authors": ["Henry Duwe", "Xun Jian", "Daniel Petrisko", "Rakesh Kumar"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.61", "OA papers": [{"PaperId": "https://openalex.org/W3193164062", "PaperTitle": "Rescuing Uncorrectable Fault Patterns in On-Chip Memories through Error Pattern Transformation", "Year": 2016, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {}, "Authors": ["Duwe Henry", "Jian Xun", "Petrisko Daniel", "Kumar Rakesh"]}]}, {"DBLP title": "RelaxFault Memory Repair.", "DBLP authors": ["Dong-Wan Kim", "Mattan Erez"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.62", "OA papers": [{"PaperId": "https://openalex.org/W4238272311", "PaperTitle": "RelaxFault Memory Repair", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {}, "Authors": ["Dong-Hyun Kim", "Mattan Erez"]}]}, {"DBLP title": "Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures.", "DBLP authors": ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.63", "OA papers": [{"PaperId": "https://openalex.org/W4232402592", "PaperTitle": "Using Multiple Input, Multiple Output Formal Control to Maximize Resource Efficiency in Architectures", "Year": 2016, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": {}, "Authors": ["Raghavendra Pradyumna Pothukuchi", "Amin Ansari", "Petros G. Voulgaris", "Josep Torrellas"]}]}, {"DBLP title": "Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems.", "DBLP authors": ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.64", "OA papers": [{"PaperId": "https://openalex.org/W4247157222", "PaperTitle": "Exploiting Dynamic Timing Slack for Energy Efficiency in Ultra-Low-Power Embedded Systems", "Year": 2016, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": {"University of Minnesota System": 2.0, "University of Illinois Urbana-Champaign": 1.0}, "Authors": ["Hari Cherupalli", "Rakesh Kumar", "John Sartori"]}]}, {"DBLP title": "CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture.", "DBLP authors": ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.65", "OA papers": [{"PaperId": "https://openalex.org/W4232911256", "PaperTitle": "CASH: Supporting IaaS Customers with a Sub-core Configurable Architecture", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Yanqi Zhou", "Henry Hoffmann", "David Wentzlaff"]}]}, {"DBLP title": "Boosting Access Parallelism to PCM-Based Main Memory.", "DBLP authors": ["Mohammad Arjomand", "Mahmut T. Kandemir", "Anand Sivasubramaniam", "Chita R. Das"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.66", "OA papers": [{"PaperId": "https://openalex.org/W4251155402", "PaperTitle": "Boosting Access Parallelism to PCM-Based Main Memory", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}, "Authors": ["Mohammad Arjomand", "Mahmut Kandemir", "Anand Sivasubramaniam", "Chita R. Das"]}]}, {"DBLP title": "Agile Paging: Exceeding the Best of Nested and Shadow Paging.", "DBLP authors": ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.67", "OA papers": [{"PaperId": "https://openalex.org/W4250481301", "PaperTitle": "Agile Paging: Exceeding the Best of Nested and Shadow Paging", "Year": 2016, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": {"University of Wisconsin\u2013Madison": 3.0}, "Authors": ["Jayneel Gandhi", "Mark D. Hill", "Michael M. Swift"]}]}, {"DBLP title": "Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity.", "DBLP authors": ["Hoseok Seol", "Wongyu Shin", "Jaemin Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"], "year": 2016, "doi": "https://doi.org/10.1109/ISCA.2016.68", "OA papers": [{"PaperId": "https://openalex.org/W4246488803", "PaperTitle": "Energy Efficient Data Encoding in DRAM Channels Exploiting Data Value Similarity", "Year": 2016, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}, "Authors": ["Ho-Seok Seol", "Wongyu Shin", "Jae-Min Jang", "Jungwhan Choi", "Jinwoong Suh", "Lee-Sup Kim"]}]}]