{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720517925079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720517925090 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 09 11:38:44 2024 " "Processing started: Tue Jul 09 11:38:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720517925090 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517925090 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lib_Pack -c Lib_Pack " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lib_Pack -c Lib_Pack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517925090 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720517926421 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720517926421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lib_pack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lib_pack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lib_Pack-Behavioral " "Found design unit 1: Lib_Pack-Behavioral" {  } { { "Lib_Pack.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/Lib_Pack.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939501 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lib_Pack " "Found entity 1: Lib_Pack" {  } { { "Lib_Pack.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/Lib_Pack.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file my_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_package " "Found design unit 1: my_package" {  } { { "my_package.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/my_package.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939504 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 my_package-body " "Found design unit 2: my_package-body" {  } { { "my_package.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/my_package.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_exemple.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_exemple.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 custom_exemple-Behavioral " "Found design unit 1: custom_exemple-Behavioral" {  } { { "custom_exemple.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/custom_exemple.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939508 ""} { "Info" "ISGN_ENTITY_NAME" "1 custom_exemple " "Found entity 1: custom_exemple" {  } { { "custom_exemple.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/custom_exemple.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_custom_example.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_custom_example.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_custom_example-testbench " "Found design unit 1: tb_custom_example-testbench" {  } { { "tb_custom_example.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/tb_custom_example.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939513 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_custom_example " "Found entity 1: tb_custom_example" {  } { { "tb_custom_example.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/tb_custom_example.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarymultiplier .vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarymultiplier .vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryMultiplier-Behavioral " "Found design unit 1: BinaryMultiplier-Behavioral" {  } { { "BinaryMultiplier .vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/BinaryMultiplier .vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939518 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryMultiplier " "Found entity 1: BinaryMultiplier" {  } { { "BinaryMultiplier .vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/BinaryMultiplier .vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarymultiplier_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file binarymultiplier_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinaryMultiplier_Testbench-Behavioral " "Found design unit 1: BinaryMultiplier_Testbench-Behavioral" {  } { { "BinaryMultiplier_Testbench.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/BinaryMultiplier_Testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939523 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinaryMultiplier_Testbench " "Found entity 1: BinaryMultiplier_Testbench" {  } { { "BinaryMultiplier_Testbench.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/BinaryMultiplier_Testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_eightbitmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_eightbitmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_EightBitMultiplier-testbench " "Found design unit 1: tb_EightBitMultiplier-testbench" {  } { { "tb_EightBitMultiplier.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/tb_EightBitMultiplier.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939527 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_EightBitMultiplier " "Found entity 1: tb_EightBitMultiplier" {  } { { "tb_EightBitMultiplier.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/tb_EightBitMultiplier.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onebitmultiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file onebitmultiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OneBitMultiplier-Behavioral " "Found design unit 1: OneBitMultiplier-Behavioral" {  } { { "OneBitMultiplier.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/OneBitMultiplier.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939531 ""} { "Info" "ISGN_ENTITY_NAME" "1 OneBitMultiplier " "Found entity 1: OneBitMultiplier" {  } { { "OneBitMultiplier.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/OneBitMultiplier.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 HalfAdder-Behavioral " "Found design unit 1: HalfAdder-Behavioral" {  } { { "HalfAdder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/HalfAdder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939535 ""} { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder " "Found entity 1: HalfAdder" {  } { { "HalfAdder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/HalfAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Behavioral " "Found design unit 1: FullAdder-Behavioral" {  } { { "FullAdder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/FullAdder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939540 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/FullAdder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720517939540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939540 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"(\", or \"'\", or \".\" ThirtyTwoBitMultiplier.vhd(56) " "VHDL syntax error at ThirtyTwoBitMultiplier.vhd(56) near text \"port\";  expecting \"(\", or \"'\", or \".\"" {  } { { "ThirtyTwoBitMultiplier.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/ThirtyTwoBitMultiplier.vhd" 56 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939544 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \":=\", or \"<=\" ThirtyTwoBitMultiplier.vhd(62) " "VHDL syntax error at ThirtyTwoBitMultiplier.vhd(62) near text \";\";  expecting \":=\", or \"<=\"" {  } { { "ThirtyTwoBitMultiplier.vhd" "" { Text "D:/20_FPGA_Demo/06_Tuto_Pack_Libs/ThirtyTwoBitMultiplier.vhd" 62 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "thirtytwobitmultiplier.vhd 0 0 " "Found 0 design units, including 0 entities, in source file thirtytwobitmultiplier.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939544 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720517939671 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jul 09 11:38:59 2024 " "Processing ended: Tue Jul 09 11:38:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720517939671 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720517939671 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720517939671 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517939671 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720517940283 ""}
