Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Jul 22 11:02:26 2022
| Host         : erc528-OptiPlex-7050 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file serial_int_timing_summary_routed.rpt -pb serial_int_timing_summary_routed.pb -rpx serial_int_timing_summary_routed.rpx -warn_on_violation
| Design       : serial_int
| Device       : 7a35t-ftg256
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6166)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7775)
5. checking no_input_delay (2)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6166)
---------------------------
 There are 6166 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7775)
---------------------------------------------------
 There are 7775 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7777          inf        0.000                      0                 7777           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7777 Endpoints
Min Delay          7777 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_reg[77]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.007ns  (logic 0.931ns (10.336%)  route 8.076ns (89.664%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 r  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 r  ciphertext[127]_i_3/O
                         net (fo=137, routed)         5.524     8.587    state1
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.692 r  state[77]_i_1/O
                         net (fo=2, routed)           0.315     9.007    state[77]
    SLICE_X65Y82         FDRE                                         r  key_reg[77]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[77]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.007ns  (logic 0.931ns (10.336%)  route 8.076ns (89.664%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 r  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 r  ciphertext[127]_i_3/O
                         net (fo=137, routed)         5.524     8.587    state1
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.692 r  state[77]_i_1/O
                         net (fo=2, routed)           0.315     9.007    state[77]
    SLICE_X65Y82         FDRE                                         r  state_reg[77]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.995ns  (logic 0.931ns (10.350%)  route 8.064ns (89.650%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 f  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 f  ciphertext[127]_i_3/O
                         net (fo=137, routed)         0.285     3.348    state1
    SLICE_X28Y88         LUT5 (Prop_lut5_I4_O)        0.105     3.453 r  ciphertext[127]_i_1/O
                         net (fo=386, routed)         5.542     8.995    ciphertext[127]_i_1_n_0
    SLICE_X58Y19         FDRE                                         r  ciphertext_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_reg[109]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.950ns  (logic 0.931ns (10.403%)  route 8.019ns (89.597%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 r  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 r  ciphertext[127]_i_3/O
                         net (fo=137, routed)         5.379     8.442    state1
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.547 r  state[109]_i_1/O
                         net (fo=2, routed)           0.402     8.950    state[109]
    SLICE_X65Y81         FDRE                                         r  key_reg[109]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[109]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.950ns  (logic 0.931ns (10.403%)  route 8.019ns (89.597%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 r  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 r  ciphertext[127]_i_3/O
                         net (fo=137, routed)         5.379     8.442    state1
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.547 r  state[109]_i_1/O
                         net (fo=2, routed)           0.402     8.950    state[109]
    SLICE_X65Y81         FDRE                                         r  state_reg[109]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_reg[47]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 0.931ns (10.573%)  route 7.874ns (89.427%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 r  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 r  ciphertext[127]_i_3/O
                         net (fo=137, routed)         4.990     8.054    state1
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.159 r  state[47]_i_1/O
                         net (fo=2, routed)           0.647     8.805    state[47]
    SLICE_X63Y82         FDRE                                         r  key_reg[47]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[47]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.805ns  (logic 0.931ns (10.573%)  route 7.874ns (89.427%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 r  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 r  ciphertext[127]_i_3/O
                         net (fo=137, routed)         4.990     8.054    state1
    SLICE_X63Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.159 r  state[47]_i_1/O
                         net (fo=2, routed)           0.647     8.805    state[47]
    SLICE_X63Y82         FDRE                                         r  state_reg[47]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_reg[45]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 0.931ns (10.601%)  route 7.851ns (89.399%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 r  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 r  ciphertext[127]_i_3/O
                         net (fo=137, routed)         5.242     8.305    state1
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.410 r  state[45]_i_1/O
                         net (fo=2, routed)           0.372     8.782    state[45]
    SLICE_X64Y79         FDRE                                         r  key_reg[45]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[45]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.782ns  (logic 0.931ns (10.601%)  route 7.851ns (89.399%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 f  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 r  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 r  ciphertext[127]_i_3/O
                         net (fo=137, routed)         5.242     8.305    state1
    SLICE_X64Y82         LUT6 (Prop_lut6_I0_O)        0.105     8.410 r  state[45]_i_1/O
                         net (fo=2, routed)           0.372     8.782    state[45]
    SLICE_X64Y79         FDRE                                         r  state_reg[45]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext_reg[90]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.762ns  (logic 0.931ns (10.625%)  route 7.831ns (89.375%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDRE                         0.000     0.000 r  counter_reg[1]/C
    SLICE_X30Y85         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  counter_reg[1]/Q
                         net (fo=52, routed)          1.081     1.514    counter_reg[1]
    SLICE_X32Y83         LUT4 (Prop_lut4_I3_O)        0.126     1.640 f  state[127]_i_2/O
                         net (fo=9, routed)           1.157     2.796    state[127]_i_2_n_0
    SLICE_X28Y87         LUT5 (Prop_lut5_I0_O)        0.267     3.063 f  ciphertext[127]_i_3/O
                         net (fo=137, routed)         0.285     3.348    state1
    SLICE_X28Y88         LUT5 (Prop_lut5_I4_O)        0.105     3.453 r  ciphertext[127]_i_1/O
                         net (fo=386, routed)         5.309     8.762    ciphertext[127]_i_1_n_0
    SLICE_X58Y13         FDRE                                         r  ciphertext_reg[90]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 enc_inst/rf/state_out_reg[69]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext_reg[69]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y18         FDRE                         0.000     0.000 r  enc_inst/rf/state_out_reg[69]/C
    SLICE_X37Y18         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  enc_inst/rf/state_out_reg[69]/Q
                         net (fo=1, routed)           0.057     0.185    ciphertext_buf[69]
    SLICE_X36Y18         FDRE                                         r  ciphertext_reg[69]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_inst/rf/state_out_reg[80]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext_reg[80]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  enc_inst/rf/state_out_reg[80]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  enc_inst/rf/state_out_reg[80]/Q
                         net (fo=1, routed)           0.057     0.185    ciphertext_buf[80]
    SLICE_X54Y13         FDRE                                         r  ciphertext_reg[80]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_inst/rf/state_out_reg[91]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext_reg[91]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.109%)  route 0.057ns (30.891%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y13         FDRE                         0.000     0.000 r  enc_inst/rf/state_out_reg[91]/C
    SLICE_X48Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  enc_inst/rf/state_out_reg[91]/Q
                         net (fo=1, routed)           0.057     0.185    ciphertext_buf[91]
    SLICE_X49Y13         FDRE                                         r  ciphertext_reg[91]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_inst/rf/state_out_reg[81]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext_reg[81]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.185ns  (logic 0.128ns (69.084%)  route 0.057ns (30.916%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y13         FDRE                         0.000     0.000 r  enc_inst/rf/state_out_reg[81]/C
    SLICE_X55Y13         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  enc_inst/rf/state_out_reg[81]/Q
                         net (fo=1, routed)           0.057     0.185    ciphertext_buf[81]
    SLICE_X54Y13         FDRE                                         r  ciphertext_reg[81]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_inst/rf/state_out_reg[114]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext_reg[114]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y14         FDRE                         0.000     0.000 r  enc_inst/rf/state_out_reg[114]/C
    SLICE_X51Y14         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enc_inst/rf/state_out_reg[114]/Q
                         net (fo=1, routed)           0.055     0.196    ciphertext_buf[114]
    SLICE_X50Y14         FDRE                                         r  ciphertext_reg[114]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_inst/rf/state_out_reg[99]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext_reg[99]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.230ns  (logic 0.128ns (55.744%)  route 0.102ns (44.256%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y19         FDRE                         0.000     0.000 r  enc_inst/rf/state_out_reg[99]/C
    SLICE_X37Y19         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  enc_inst/rf/state_out_reg[99]/Q
                         net (fo=1, routed)           0.102     0.230    ciphertext_buf[99]
    SLICE_X38Y19         FDRE                                         r  ciphertext_reg[99]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_inst/a6/out_1_reg[104]/C
                            (rising edge-triggered cell FDRE)
  Destination:            enc_inst/a7/k0a_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.233ns  (logic 0.148ns (63.449%)  route 0.085ns (36.551%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE                         0.000     0.000 r  enc_inst/a6/out_1_reg[104]/C
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  enc_inst/a6/out_1_reg[104]/Q
                         net (fo=4, routed)           0.085     0.233    enc_inst/a7/Q[16]
    SLICE_X47Y35         FDRE                                         r  enc_inst/a7/k0a_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 key_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            key_buf_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.234ns  (logic 0.141ns (60.368%)  route 0.093ns (39.632%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  key_reg[46]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  key_reg[46]/Q
                         net (fo=1, routed)           0.093     0.234    key_reg_n_0_[46]
    SLICE_X63Y79         FDRE                                         r  key_buf_reg[46]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 enc_inst/rf/state_out_reg[65]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ciphertext_reg[65]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y20         FDRE                         0.000     0.000 r  enc_inst/rf/state_out_reg[65]/C
    SLICE_X39Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  enc_inst/rf/state_out_reg[65]/Q
                         net (fo=1, routed)           0.099     0.240    ciphertext_buf[65]
    SLICE_X36Y20         FDRE                                         r  ciphertext_reg[65]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[46]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_buf_reg[46]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y79         FDRE                         0.000     0.000 r  state_reg[46]/C
    SLICE_X65Y79         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[46]/Q
                         net (fo=1, routed)           0.099     0.240    state_reg_n_0_[46]
    SLICE_X63Y79         FDRE                                         r  state_buf_reg[46]/D
  -------------------------------------------------------------------    -------------------





