$date
	Tue May 23 16:12:10 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Project2Test $end
$var wire 1 ! T7 $end
$var wire 1 " T6 $end
$var wire 1 # T5 $end
$var wire 1 $ T4 $end
$var wire 1 % T3 $end
$var wire 1 & T2 $end
$var wire 1 ' T1 $end
$var wire 1 ( T0 $end
$var wire 3 ) T [2:0] $end
$var wire 1 * Reset $end
$var wire 8 + RF_R4 [7:0] $end
$var wire 8 , RF_R3 [7:0] $end
$var wire 8 - RF_R2 [7:0] $end
$var wire 8 . RF_R1 [7:0] $end
$var wire 16 / IR_out [15:0] $end
$var wire 1 0 BRA_out $end
$var wire 8 1 ARF_SP [7:0] $end
$var wire 8 2 ARF_PC [7:0] $end
$var wire 8 3 ARF_AR [7:0] $end
$var reg 1 4 Clock $end
$scope module CPU_Sys $end
$var wire 8 5 ARF_AR [7:0] $end
$var wire 8 6 ARF_PC [7:0] $end
$var wire 8 7 ARF_SP [7:0] $end
$var wire 1 0 BRA_out $end
$var wire 1 4 Clock $end
$var wire 16 8 IR_out [15:0] $end
$var wire 8 9 RF_R1 [7:0] $end
$var wire 8 : RF_R2 [7:0] $end
$var wire 8 ; RF_R3 [7:0] $end
$var wire 8 < RF_R4 [7:0] $end
$var wire 1 * Reset $end
$var wire 1 ( T0_out $end
$var wire 1 ' T1_out $end
$var wire 1 & T2_out $end
$var wire 1 % T3_out $end
$var wire 1 $ T4_out $end
$var wire 1 # T5_out $end
$var wire 1 " T6_out $end
$var wire 1 ! T7_out $end
$var wire 3 = T_out [2:0] $end
$var wire 3 > T_binary [2:0] $end
$var wire 1 ? T7 $end
$var wire 1 @ T6 $end
$var wire 1 A T5 $end
$var wire 1 B T4 $end
$var wire 1 C T3 $end
$var wire 1 D T2 $end
$var wire 1 E T1 $end
$var wire 1 F T0 $end
$var wire 1 G SUB $end
$var wire 1 H ST $end
$var wire 1 I SC_reset $end
$var wire 4 J RF_TSel [3:0] $end
$var wire 4 K RF_RSel [3:0] $end
$var wire 3 L RF_O2Sel [2:0] $end
$var wire 3 M RF_O1Sel [2:0] $end
$var wire 2 N RF_FunSel [1:0] $end
$var wire 1 O PUL $end
$var wire 1 P PSH $end
$var wire 1 Q OR $end
$var wire 1 R NOT $end
$var wire 1 S MuxCSel $end
$var wire 2 T MuxBSel [1:0] $end
$var wire 2 U MuxASel [1:0] $end
$var wire 1 V Mem_WR $end
$var wire 1 W Mem_CS $end
$var wire 1 X MOV $end
$var wire 1 Y LSR $end
$var wire 1 Z LSL $end
$var wire 1 [ LD $end
$var wire 1 \ IR_LH $end
$var wire 2 ] IR_FunSel [1:0] $end
$var wire 1 ^ IR_Enable $end
$var wire 1 _ INC $end
$var wire 1 ` DEC $end
$var wire 1 a BRA $end
$var wire 1 b BNE $end
$var wire 4 c ARF_RSel [3:0] $end
$var wire 2 d ARF_OutBSel [1:0] $end
$var wire 2 e ARF_OutASel [1:0] $end
$var wire 2 f ARF_FunSel [1:0] $end
$var wire 1 g AND $end
$var wire 4 h ALU_FunSel [3:0] $end
$var wire 1 i ADD $end
$scope module ALU_Sys $end
$var wire 1 4 Clock $end
$var wire 4 j RF_TSel [3:0] $end
$var wire 4 k RF_RSel [3:0] $end
$var wire 3 l RF_O2Sel [2:0] $end
$var wire 8 m RF_O2 [7:0] $end
$var wire 3 n RF_O1Sel [2:0] $end
$var wire 8 o RF_O1 [7:0] $end
$var wire 2 p RF_FunSel [1:0] $end
$var wire 1 S MuxCSel $end
$var wire 8 q MuxCOut [7:0] $end
$var wire 2 r MuxBSel [1:0] $end
$var wire 8 s MuxBOut [7:0] $end
$var wire 2 t MuxASel [1:0] $end
$var wire 8 u MuxAOut [7:0] $end
$var wire 1 V Mem_WR $end
$var wire 1 W Mem_CS $end
$var wire 8 v MemOut [7:0] $end
$var wire 8 w IR_Out_L [7:0] $end
$var wire 16 x IR_Out [15:0] $end
$var wire 1 \ IR_LH $end
$var wire 2 y IR_FunSel [1:0] $end
$var wire 1 ^ IR_Enable $end
$var wire 4 z ARF_RSel [3:0] $end
$var wire 2 { ARF_OutBSel [1:0] $end
$var wire 8 | ARF_OutB [7:0] $end
$var wire 2 } ARF_OutASel [1:0] $end
$var wire 8 ~ ARF_OutA [7:0] $end
$var wire 2 !" ARF_FunSel [1:0] $end
$var wire 8 "" ALU_Out [7:0] $end
$var wire 4 #" ALU_FunSel [3:0] $end
$var wire 4 $" ALU_FlagOut [3:0] $end
$scope module ALU $end
$var wire 1 4 clk $end
$var wire 4 %" FunSel [3:0] $end
$var wire 8 &" B [7:0] $end
$var wire 8 '" A [7:0] $end
$var reg 8 (" B_neg [7:0] $end
$var reg 4 )" Flags [3:0] $end
$var reg 8 *" OutALU [7:0] $end
$var reg 1 +" cout $end
$upscope $end
$scope module ARF $end
$var wire 1 4 clk $end
$var wire 4 ," RSel [3:0] $end
$var wire 2 -" OutBSel [1:0] $end
$var wire 2 ." OutASel [1:0] $end
$var wire 8 /" I [7:0] $end
$var wire 2 0" FunSel [1:0] $end
$var reg 8 1" AR [7:0] $end
$var reg 8 2" OutA [7:0] $end
$var reg 8 3" OutB [7:0] $end
$var reg 8 4" PC [7:0] $end
$var reg 8 5" PCPast [7:0] $end
$var reg 8 6" SP [7:0] $end
$upscope $end
$scope module IR $end
$var wire 1 4 clk $end
$var wire 1 ^ enable $end
$var wire 1 \ LH $end
$var wire 8 7" I [7:0] $end
$var wire 2 8" FunSel [1:0] $end
$var reg 16 9" data_out [15:0] $end
$upscope $end
$scope module Mem $end
$var wire 8 :" address [7:0] $end
$var wire 1 4 clock $end
$var wire 8 ;" data [7:0] $end
$var wire 1 V wr $end
$var wire 1 W cs $end
$var reg 8 <" o [7:0] $end
$upscope $end
$scope module MuxA $end
$var wire 1 4 clk $end
$var wire 8 =" in0 [7:0] $end
$var wire 8 >" in1 [7:0] $end
$var wire 8 ?" in2 [7:0] $end
$var wire 8 @" in3 [7:0] $end
$var wire 2 A" sel [1:0] $end
$var reg 8 B" out [7:0] $end
$upscope $end
$scope module MuxB $end
$var wire 1 4 clk $end
$var wire 8 C" in0 [7:0] $end
$var wire 8 D" in1 [7:0] $end
$var wire 8 E" in2 [7:0] $end
$var wire 8 F" in3 [7:0] $end
$var wire 2 G" sel [1:0] $end
$var reg 8 H" out [7:0] $end
$upscope $end
$scope module MuxC $end
$var wire 1 4 clk $end
$var wire 8 I" in1 [7:0] $end
$var wire 1 S sel $end
$var wire 8 J" in0 [7:0] $end
$var reg 8 K" out [7:0] $end
$upscope $end
$scope module RF $end
$var wire 8 L" I [7:0] $end
$var wire 1 4 clk $end
$var wire 4 M" TSel [3:0] $end
$var wire 4 N" RSel [3:0] $end
$var wire 3 O" O2Sel [2:0] $end
$var wire 3 P" O1Sel [2:0] $end
$var wire 2 Q" FunSel [1:0] $end
$var reg 8 R" O1 [7:0] $end
$var reg 8 S" O2 [7:0] $end
$var reg 8 T" R1 [7:0] $end
$var reg 8 U" R2 [7:0] $end
$var reg 8 V" R3 [7:0] $end
$var reg 8 W" R4 [7:0] $end
$var reg 8 X" T1 [7:0] $end
$var reg 8 Y" T2 [7:0] $end
$var reg 8 Z" T3 [7:0] $end
$var reg 8 [" T4 [7:0] $end
$upscope $end
$upscope $end
$scope module Ctrl_Unit $end
$var wire 4 \" ALU_FunSel [3:0] $end
$var wire 2 ]" ARF_FunSel [1:0] $end
$var wire 2 ^" ARF_OutASel [1:0] $end
$var wire 2 _" ARF_OutBSel [1:0] $end
$var wire 4 `" ARF_RSel [3:0] $end
$var wire 1 a" AddressMode $end
$var wire 1 b" C_Flag $end
$var wire 1 4 Clock $end
$var wire 4 c" DSTREG [3:0] $end
$var wire 1 ^ IR_Enable $end
$var wire 2 d" IR_FunSel [1:0] $end
$var wire 1 \ IR_LH $end
$var wire 1 W Mem_CS $end
$var wire 1 V Mem_WR $end
$var wire 2 e" MuxASel [1:0] $end
$var wire 2 f" MuxBSel [1:0] $end
$var wire 1 S MuxCSel $end
$var wire 1 g" N_Flag $end
$var wire 1 h" O_Flag $end
$var wire 2 i" RF_FunSel [1:0] $end
$var wire 3 j" RF_O1Sel [2:0] $end
$var wire 3 k" RF_O2Sel [2:0] $end
$var wire 4 l" RF_RSel [3:0] $end
$var wire 4 m" RF_TSel [3:0] $end
$var wire 2 n" RSEL [1:0] $end
$var wire 4 o" SREG1 [3:0] $end
$var wire 4 p" SREG2 [3:0] $end
$var wire 1 q" Z_Flag $end
$var wire 1 ? T7 $end
$var wire 1 @ T6 $end
$var wire 1 A T5 $end
$var wire 1 B T4 $end
$var wire 1 C T3 $end
$var wire 1 D T2 $end
$var wire 1 E T1 $end
$var wire 1 F T0 $end
$var wire 1 G SUB $end
$var wire 1 H ST $end
$var wire 1 I SC_reset $end
$var wire 1 O PUL $end
$var wire 1 P PSH $end
$var wire 1 Q OR $end
$var wire 1 R NOT $end
$var wire 1 X MOV $end
$var wire 1 Y LSR $end
$var wire 1 Z LSL $end
$var wire 1 [ LD $end
$var wire 1 _ INC $end
$var wire 1 ` DEC $end
$var wire 1 a BRA $end
$var wire 1 b BNE $end
$var wire 1 g AND $end
$var wire 1 i ADD $end
$var reg 4 r" temp_ALU_FunSel [3:0] $end
$var reg 2 s" temp_ARF_FunSel [1:0] $end
$var reg 2 t" temp_ARF_OutASel [1:0] $end
$var reg 2 u" temp_ARF_OutBSel [1:0] $end
$var reg 4 v" temp_ARF_RSel [3:0] $end
$var reg 1 w" temp_IR_Enable $end
$var reg 2 x" temp_IR_FunSel [1:0] $end
$var reg 1 y" temp_IR_LH $end
$var reg 1 z" temp_Mem_CS $end
$var reg 1 {" temp_Mem_WR $end
$var reg 2 |" temp_MuxASel [1:0] $end
$var reg 2 }" temp_MuxBSel [1:0] $end
$var reg 1 ~" temp_MuxCSel $end
$var reg 2 !# temp_RF_FunSel [1:0] $end
$var reg 3 "# temp_RF_O1Sel [2:0] $end
$var reg 3 ## temp_RF_O2Sel [2:0] $end
$var reg 4 $# temp_RF_RSel [3:0] $end
$var reg 4 %# temp_RF_TSel [3:0] $end
$var reg 1 I temp_SC_reset $end
$upscope $end
$scope module IR_Decoder $end
$var wire 1 g S0 $end
$var wire 1 Q S1 $end
$var wire 1 b S10 $end
$var wire 1 X S11 $end
$var wire 1 [ S12 $end
$var wire 1 H S13 $end
$var wire 1 O S14 $end
$var wire 1 P S15 $end
$var wire 1 R S2 $end
$var wire 1 i S3 $end
$var wire 1 G S4 $end
$var wire 1 Y S5 $end
$var wire 1 Z S6 $end
$var wire 1 _ S7 $end
$var wire 1 ` S8 $end
$var wire 1 a S9 $end
$var wire 4 &# s [3:0] $end
$upscope $end
$scope module SC $end
$var wire 1 I Reset $end
$var wire 1 4 clk $end
$var wire 3 '# T [2:0] $end
$var reg 3 (# counter [2:0] $end
$upscope $end
$scope module SC_Decoder $end
$var wire 1 F S0 $end
$var wire 1 E S1 $end
$var wire 1 D S2 $end
$var wire 1 C S3 $end
$var wire 1 B S4 $end
$var wire 1 A S5 $end
$var wire 1 @ S6 $end
$var wire 1 ? S7 $end
$var wire 3 )# s [2:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b111 )#
b111 (#
b111 '#
bx &#
bx %#
bx $#
bx ##
bx "#
bx !#
x~"
bx }"
bx |"
x{"
xz"
xy"
bx x"
xw"
bx v"
bx u"
bx t"
bx s"
bx r"
xq"
bx p"
bx o"
bx n"
bx m"
bx l"
bx k"
bx j"
bx i"
xh"
xg"
bx f"
bx e"
bx d"
bx c"
xb"
xa"
bx `"
bx _"
bx ^"
bx ]"
bx \"
bx ["
bx Z"
bx Y"
bx X"
bx W"
bx V"
bx U"
bx T"
bx S"
bx R"
bx Q"
bx P"
bx O"
bx N"
bx M"
bx L"
bx K"
bx J"
bx I"
bx H"
bx G"
bx F"
bx E"
bx D"
bx C"
bx B"
bx A"
bx @"
bx ?"
bx >"
bx ="
bx <"
bx ;"
bx :"
bx 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
bx 3"
bx 2"
bx 1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
x+"
bx *"
bx )"
bx ("
bx '"
bx &"
bx %"
bx $"
bx #"
bx ""
bx !"
bx ~
bx }
bx |
bx {
bx z
bx y
bx x
bx w
bx v
bx u
bx t
bx s
bx r
bx q
bx p
bx o
bx n
bx m
bx l
bx k
bx j
xi
bx h
xg
bx f
bx e
bx d
bx c
xb
xa
x`
x_
x^
bx ]
x\
x[
xZ
xY
xX
xW
xV
bx U
bx T
xS
xR
xQ
xP
xO
bx N
bx M
bx L
bx K
bx J
0I
xH
xG
0F
0E
0D
0C
0B
0A
0@
1?
b111 >
b111 =
bx <
bx ;
bx :
bx 9
bx 8
bx 7
bx 6
bx 5
04
bx 3
bx 2
bx 1
x0
bx /
bx .
bx -
bx ,
bx +
0*
b111 )
0(
0'
0&
0%
0$
0#
0"
1!
$end
#5000
1g
0G
0`
0[
1(
1F
0R
0Z
0b
0O
0Q
0i
0Y
0_
00
0a
0X
0H
0P
0!
0?
0a"
b0 p"
b0 o"
b0 c"
b0 n"
b0 &#
b0 w
b0 ?"
b0 E"
0g"
0q"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
b0 X"
b0 Y"
b0 Z"
b0 ["
b0 .
b0 9
b0 T"
b0 -
b0 :
b0 U"
b0 ,
b0 ;
b0 V"
b0 +
b0 <
b0 W"
b0 5"
b0 1
b0 7
b0 6"
b0 3
b0 5
b0 1"
b0 2
b0 6
b0 4"
b0 /
b0 8
b0 x
b0 9"
b0x0x $"
b0x0x )"
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b0 N
b0 p
b0 Q"
b0 i"
b0 !#
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
1^
1w"
14
#10000
04
#15000
0(
0F
1'
1E
0V
0{"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
14
#20000
04
#25000
1&
1D
0'
0E
bx p"
bx o"
bx w
bx ?"
bx E"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
b1 2
b1 6
b1 4"
b0xxxxxxxx /
b0xxxxxxxx 8
b0xxxxxxxx x
b0xxxxxxxx 9"
0\
0y"
14
#30000
04
#35000
b1000 K
b1000 k
b1000 N"
b1000 l"
b1000 $#
0&
0D
1%
1C
1*
1I
b0 U
b0 t
b0 A"
b0 e"
b0 |"
b1 N
b1 p
b1 Q"
b1 i"
b1 !#
b111 h
b111 #"
b111 %"
b111 \"
b111 r"
b0 c
b0 z
b0 ,"
b0 `"
b0 v"
0^
0w"
1W
1z"
b10 2
b10 6
b10 4"
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
14
#40000
04
#45000
1(
1F
0%
0C
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
bx .
bx 9
bx T"
14
#50000
04
#55000
0W
0z"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 K
b0 k
b0 N"
b0 l"
b0 $#
1^
1w"
1\
1y"
0*
0I
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#60000
04
#65000
xG
xY
xZ
x_
x`
x0
xa
xb
xX
x[
xH
xO
xP
0(
0F
xg
xR
xi
xQ
1'
1E
xa"
bx c"
bx n"
bx &#
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b11 2
b11 6
b11 4"
bx /
bx 8
bx x
bx 9"
14
#70000
04
#75000
1&
1D
0'
0E
0\
0y"
b100 2
b100 6
b100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#80000
04
#85000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b101 2
b101 6
b101 4"
14
#90000
04
#95000
1$
1B
0%
0C
b110 2
b110 6
b110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#100000
04
#105000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b111 2
b111 6
b111 4"
14
#110000
04
#115000
0$
0B
1"
1@
0#
0A
b1000 2
b1000 6
b1000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#120000
04
#125000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b1001 2
b1001 6
b1001 4"
14
#130000
04
#135000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b0 N
b0 p
b0 Q"
b0 i"
b0 !#
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b1010 2
b1010 6
b1010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#140000
04
#145000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b1011 2
b1011 6
b1011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#150000
04
#155000
1&
1D
0'
0E
0\
0y"
b1100 2
b1100 6
b1100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#160000
04
#165000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b1101 2
b1101 6
b1101 4"
14
#170000
04
#175000
1$
1B
0%
0C
b1110 2
b1110 6
b1110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#180000
04
#185000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b1111 2
b1111 6
b1111 4"
14
#190000
04
#195000
0$
0B
1"
1@
0#
0A
b10000 2
b10000 6
b10000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#200000
04
#205000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b10001 2
b10001 6
b10001 4"
14
#210000
04
#215000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b10010 2
b10010 6
b10010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#220000
04
#225000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b10011 2
b10011 6
b10011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#230000
04
#235000
1&
1D
0'
0E
0\
0y"
b10100 2
b10100 6
b10100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#240000
04
#245000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b10101 2
b10101 6
b10101 4"
14
#250000
04
#255000
1$
1B
0%
0C
b10110 2
b10110 6
b10110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#260000
04
#265000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b10111 2
b10111 6
b10111 4"
14
#270000
04
#275000
0$
0B
1"
1@
0#
0A
b11000 2
b11000 6
b11000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#280000
04
#285000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b11001 2
b11001 6
b11001 4"
14
#290000
04
#295000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b11010 2
b11010 6
b11010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#300000
04
#305000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b11011 2
b11011 6
b11011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#310000
04
#315000
1&
1D
0'
0E
0\
0y"
b11100 2
b11100 6
b11100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#320000
04
#325000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b11101 2
b11101 6
b11101 4"
14
#330000
04
#335000
1$
1B
0%
0C
b11110 2
b11110 6
b11110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#340000
04
#345000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b11111 2
b11111 6
b11111 4"
14
#350000
04
#355000
0$
0B
1"
1@
0#
0A
b100000 2
b100000 6
b100000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#360000
04
#365000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b100001 2
b100001 6
b100001 4"
14
#370000
04
#375000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b100010 2
b100010 6
b100010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#380000
04
#385000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b100011 2
b100011 6
b100011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#390000
04
#395000
1&
1D
0'
0E
0\
0y"
b100100 2
b100100 6
b100100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#400000
04
#405000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b100101 2
b100101 6
b100101 4"
14
#410000
04
#415000
1$
1B
0%
0C
b100110 2
b100110 6
b100110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#420000
04
#425000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b100111 2
b100111 6
b100111 4"
14
#430000
04
#435000
0$
0B
1"
1@
0#
0A
b101000 2
b101000 6
b101000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#440000
04
#445000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b101001 2
b101001 6
b101001 4"
14
#450000
04
#455000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b101010 2
b101010 6
b101010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#460000
04
#465000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b101011 2
b101011 6
b101011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#470000
04
#475000
1&
1D
0'
0E
0\
0y"
b101100 2
b101100 6
b101100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#480000
04
#485000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b101101 2
b101101 6
b101101 4"
14
#490000
04
#495000
1$
1B
0%
0C
b101110 2
b101110 6
b101110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#500000
04
#505000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b101111 2
b101111 6
b101111 4"
14
#510000
04
#515000
0$
0B
1"
1@
0#
0A
b110000 2
b110000 6
b110000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#520000
04
#525000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b110001 2
b110001 6
b110001 4"
14
#530000
04
#535000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b110010 2
b110010 6
b110010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#540000
04
#545000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b110011 2
b110011 6
b110011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#550000
04
#555000
1&
1D
0'
0E
0\
0y"
b110100 2
b110100 6
b110100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#560000
04
#565000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b110101 2
b110101 6
b110101 4"
14
#570000
04
#575000
1$
1B
0%
0C
b110110 2
b110110 6
b110110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#580000
04
#585000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b110111 2
b110111 6
b110111 4"
14
#590000
04
#595000
0$
0B
1"
1@
0#
0A
b111000 2
b111000 6
b111000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#600000
04
#605000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b111001 2
b111001 6
b111001 4"
14
#610000
04
#615000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b111010 2
b111010 6
b111010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#620000
04
#625000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b111011 2
b111011 6
b111011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#630000
04
#635000
1&
1D
0'
0E
0\
0y"
b111100 2
b111100 6
b111100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#640000
04
#645000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b111101 2
b111101 6
b111101 4"
14
#650000
04
#655000
1$
1B
0%
0C
b111110 2
b111110 6
b111110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#660000
04
#665000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b111111 2
b111111 6
b111111 4"
14
#670000
04
#675000
0$
0B
1"
1@
0#
0A
b1000000 2
b1000000 6
b1000000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#680000
04
#685000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b1000001 2
b1000001 6
b1000001 4"
14
#690000
04
#695000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b1000010 2
b1000010 6
b1000010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#700000
04
#705000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b1000011 2
b1000011 6
b1000011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#710000
04
#715000
1&
1D
0'
0E
0\
0y"
b1000100 2
b1000100 6
b1000100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#720000
04
#725000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b1000101 2
b1000101 6
b1000101 4"
14
#730000
04
#735000
1$
1B
0%
0C
b1000110 2
b1000110 6
b1000110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#740000
04
#745000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b1000111 2
b1000111 6
b1000111 4"
14
#750000
04
#755000
0$
0B
1"
1@
0#
0A
b1001000 2
b1001000 6
b1001000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#760000
04
#765000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b1001001 2
b1001001 6
b1001001 4"
14
#770000
04
#775000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b1001010 2
b1001010 6
b1001010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#780000
04
#785000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b1001011 2
b1001011 6
b1001011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#790000
04
#795000
1&
1D
0'
0E
0\
0y"
b1001100 2
b1001100 6
b1001100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#800000
04
#805000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b1001101 2
b1001101 6
b1001101 4"
14
#810000
04
#815000
1$
1B
0%
0C
b1001110 2
b1001110 6
b1001110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#820000
04
#825000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b1001111 2
b1001111 6
b1001111 4"
14
#830000
04
#835000
0$
0B
1"
1@
0#
0A
b1010000 2
b1010000 6
b1010000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#840000
04
#845000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b1010001 2
b1010001 6
b1010001 4"
14
#850000
04
#855000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b1010010 2
b1010010 6
b1010010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#860000
04
#865000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b1010011 2
b1010011 6
b1010011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#870000
04
#875000
1&
1D
0'
0E
0\
0y"
b1010100 2
b1010100 6
b1010100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#880000
04
#885000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b1010101 2
b1010101 6
b1010101 4"
14
#890000
04
#895000
1$
1B
0%
0C
b1010110 2
b1010110 6
b1010110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#900000
04
#905000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b1010111 2
b1010111 6
b1010111 4"
14
#910000
04
#915000
0$
0B
1"
1@
0#
0A
b1011000 2
b1011000 6
b1011000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#920000
04
#925000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b1011001 2
b1011001 6
b1011001 4"
14
#930000
04
#935000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b1011010 2
b1011010 6
b1011010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#940000
04
#945000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b1011011 2
b1011011 6
b1011011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#950000
04
#955000
1&
1D
0'
0E
0\
0y"
b1011100 2
b1011100 6
b1011100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#960000
04
#965000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b1011101 2
b1011101 6
b1011101 4"
14
#970000
04
#975000
1$
1B
0%
0C
b1011110 2
b1011110 6
b1011110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#980000
04
#985000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b1011111 2
b1011111 6
b1011111 4"
14
#990000
04
#995000
0$
0B
1"
1@
0#
0A
b1100000 2
b1100000 6
b1100000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#1000000
04
#1005000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b1100001 2
b1100001 6
b1100001 4"
14
#1010000
04
#1015000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b1100010 2
b1100010 6
b1100010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#1020000
04
#1025000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b1100011 2
b1100011 6
b1100011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#1030000
04
#1035000
1&
1D
0'
0E
0\
0y"
b1100100 2
b1100100 6
b1100100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#1040000
04
#1045000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b1100101 2
b1100101 6
b1100101 4"
14
#1050000
04
#1055000
1$
1B
0%
0C
b1100110 2
b1100110 6
b1100110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#1060000
04
#1065000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b1100111 2
b1100111 6
b1100111 4"
14
#1070000
04
#1075000
0$
0B
1"
1@
0#
0A
b1101000 2
b1101000 6
b1101000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#1080000
04
#1085000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b1101001 2
b1101001 6
b1101001 4"
14
#1090000
04
#1095000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b1101010 2
b1101010 6
b1101010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#1100000
04
#1105000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b1101011 2
b1101011 6
b1101011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#1110000
04
#1115000
1&
1D
0'
0E
0\
0y"
b1101100 2
b1101100 6
b1101100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#1120000
04
#1125000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b1101101 2
b1101101 6
b1101101 4"
14
#1130000
04
#1135000
1$
1B
0%
0C
b1101110 2
b1101110 6
b1101110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#1140000
04
#1145000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b1101111 2
b1101111 6
b1101111 4"
14
#1150000
04
#1155000
0$
0B
1"
1@
0#
0A
b1110000 2
b1110000 6
b1110000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#1160000
04
#1165000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b1110001 2
b1110001 6
b1110001 4"
14
#1170000
04
#1175000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b1110010 2
b1110010 6
b1110010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#1180000
04
#1185000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b1110011 2
b1110011 6
b1110011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#1190000
04
#1195000
1&
1D
0'
0E
0\
0y"
b1110100 2
b1110100 6
b1110100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#1200000
04
#1205000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b1110101 2
b1110101 6
b1110101 4"
14
#1210000
04
#1215000
1$
1B
0%
0C
b1110110 2
b1110110 6
b1110110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#1220000
04
#1225000
0$
0B
1#
1A
b101 )
b101 =
b101 >
b101 '#
b101 (#
b101 )#
b1110111 2
b1110111 6
b1110111 4"
14
#1230000
04
#1235000
0$
0B
1"
1@
0#
0A
b1111000 2
b1111000 6
b1111000 4"
b110 )
b110 =
b110 >
b110 '#
b110 (#
b110 )#
14
#1240000
04
#1245000
0"
0@
1!
1?
b111 )
b111 =
b111 >
b111 '#
b111 (#
b111 )#
b1111001 2
b1111001 6
b1111001 4"
14
#1250000
04
#1255000
1(
1F
0!
0?
1W
1z"
b0 f
b0 !"
b0 0"
b0 ]"
b0 s"
b1111 c
b1111 z
b1111 ,"
b1111 `"
b1111 v"
b1111 J
b1111 j
b1111 M"
b1111 m"
b1111 %#
b1111 K
b1111 k
b1111 N"
b1111 l"
b1111 $#
b0 ]
b0 y
b0 8"
b0 d"
b0 x"
b1111010 2
b1111010 6
b1111010 4"
b0 )
b0 =
b0 >
b0 '#
b0 (#
b0 )#
14
#1260000
04
#1265000
0(
0F
1'
1E
b1 )
b1 =
b1 >
b1 '#
b1 (#
b1 )#
b1111011 2
b1111011 6
b1111011 4"
0W
0z"
b11 f
b11 !"
b11 0"
b11 ]"
b11 s"
b1000 c
b1000 z
b1000 ,"
b1000 `"
b1000 v"
b0 J
b0 j
b0 M"
b0 m"
b0 %#
b0 K
b0 k
b0 N"
b0 l"
b0 $#
b1 ]
b1 y
b1 8"
b1 d"
b1 x"
1\
1y"
14
#1270000
04
#1275000
1&
1D
0'
0E
0\
0y"
b1111100 2
b1111100 6
b1111100 4"
b10 )
b10 =
b10 >
b10 '#
b10 (#
b10 )#
14
#1280000
04
#1285000
0&
0D
1%
1C
b11 )
b11 =
b11 >
b11 '#
b11 (#
b11 )#
b1111101 2
b1111101 6
b1111101 4"
14
#1290000
04
#1295000
1$
1B
0%
0C
b1111110 2
b1111110 6
b1111110 4"
b100 )
b100 =
b100 >
b100 '#
b100 (#
b100 )#
14
#1300000
04
