{
  "module_name": "dpu_hw_catalog.h",
  "hash_id": "cfc91ee3e713eee5719efc64fe875e1f6ee2153887bf9d180281956328bafdb5",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/dpu1/dpu_hw_catalog.h",
  "human_readable_source": " \n \n\n#ifndef _DPU_HW_CATALOG_H\n#define _DPU_HW_CATALOG_H\n\n#include <linux/kernel.h>\n#include <linux/bug.h>\n#include <linux/bitmap.h>\n#include <linux/err.h>\n\n \n#define MAX_BLOCKS    12\n\n#define DPU_HW_BLK_NAME_LEN\t16\n\n#define MAX_IMG_WIDTH 0x3fff\n#define MAX_IMG_HEIGHT 0x3fff\n\n#define CRTC_DUAL_MIXERS\t2\n\n#define MAX_XIN_COUNT 16\n\n \nenum {\n\tDPU_MDP_PANIC_PER_PIPE = 0x1,\n\tDPU_MDP_10BIT_SUPPORT,\n\tDPU_MDP_AUDIO_SELECT,\n\tDPU_MDP_PERIPH_0_REMOVED,\n\tDPU_MDP_VSYNC_SEL,\n\tDPU_MDP_MAX\n};\n\n \nenum {\n\tDPU_SSPP_SCALER_QSEED2 = 0x1,\n\tDPU_SSPP_SCALER_QSEED3,\n\tDPU_SSPP_SCALER_QSEED3LITE,\n\tDPU_SSPP_SCALER_QSEED4,\n\tDPU_SSPP_SCALER_RGB,\n\tDPU_SSPP_CSC,\n\tDPU_SSPP_CSC_10BIT,\n\tDPU_SSPP_CURSOR,\n\tDPU_SSPP_QOS,\n\tDPU_SSPP_QOS_8LVL,\n\tDPU_SSPP_EXCL_RECT,\n\tDPU_SSPP_SMART_DMA_V1,\n\tDPU_SSPP_SMART_DMA_V2,\n\tDPU_SSPP_TS_PREFILL,\n\tDPU_SSPP_TS_PREFILL_REC1,\n\tDPU_SSPP_CDP,\n\tDPU_SSPP_INLINE_ROTATION,\n\tDPU_SSPP_MAX\n};\n\n \nenum {\n\tDPU_MIXER_LAYER = 0x1,\n\tDPU_MIXER_SOURCESPLIT,\n\tDPU_MIXER_GC,\n\tDPU_DIM_LAYER,\n\tDPU_MIXER_COMBINED_ALPHA,\n\tDPU_MIXER_MAX\n};\n\n \nenum {\n\tDPU_DSPP_PCC = 0x1,\n\tDPU_DSPP_MAX\n};\n\n \nenum {\n\tDPU_PINGPONG_TE = 0x1,\n\tDPU_PINGPONG_TE2,\n\tDPU_PINGPONG_SPLIT,\n\tDPU_PINGPONG_SLAVE,\n\tDPU_PINGPONG_DITHER,\n\tDPU_PINGPONG_DSC,\n\tDPU_PINGPONG_MAX\n};\n\n \nenum {\n\tDPU_CTL_SPLIT_DISPLAY = 0x1,\n\tDPU_CTL_ACTIVE_CFG,\n\tDPU_CTL_FETCH_ACTIVE,\n\tDPU_CTL_VM_CFG,\n\tDPU_CTL_HAS_LAYER_EXT4,\n\tDPU_CTL_DSPP_SUB_BLOCK_FLUSH,\n\tDPU_CTL_MAX\n};\n\n \nenum {\n\tDPU_INTF_INPUT_CTRL = 0x1,\n\tDPU_INTF_TE,\n\tDPU_DATA_HCTL_EN,\n\tDPU_INTF_STATUS_SUPPORTED,\n\tDPU_INTF_MAX\n};\n\n \nenum {\n\tDPU_WB_LINE_MODE = 0x1,\n\tDPU_WB_BLOCK_MODE,\n\tDPU_WB_UBWC,\n\tDPU_WB_YUV_CONFIG,\n\tDPU_WB_PIPE_ALPHA,\n\tDPU_WB_XY_ROI_OFFSET,\n\tDPU_WB_QOS,\n\tDPU_WB_QOS_8LVL,\n\tDPU_WB_CDP,\n\tDPU_WB_INPUT_CTRL,\n\tDPU_WB_CROP,\n\tDPU_WB_MAX\n};\n\n \nenum {\n\tDPU_VBIF_QOS_OTLIM = 0x1,\n\tDPU_VBIF_QOS_REMAP,\n\tDPU_VBIF_MAX\n};\n\n \nenum {\n\tDPU_DSC_OUTPUT_CTRL = 0x1,\n\tDPU_DSC_HW_REV_1_2,\n\tDPU_DSC_NATIVE_42x_EN,\n\tDPU_DSC_MAX\n};\n\n \n#define DPU_HW_BLK_INFO \\\n\tchar name[DPU_HW_BLK_NAME_LEN]; \\\n\tu32 id; \\\n\tu32 base; \\\n\tu32 len; \\\n\tunsigned long features\n\n \n#define DPU_HW_SUBBLK_INFO \\\n\tchar name[DPU_HW_BLK_NAME_LEN]; \\\n\tu32 id; \\\n\tu32 base; \\\n\tu32 len\n\n \nstruct dpu_scaler_blk {\n\tDPU_HW_SUBBLK_INFO;\n\tu32 version;\n};\n\nstruct dpu_csc_blk {\n\tDPU_HW_SUBBLK_INFO;\n};\n\n \nstruct dpu_pp_blk {\n\tDPU_HW_SUBBLK_INFO;\n\tu32 version;\n};\n\n \nstruct dpu_dsc_blk {\n\tDPU_HW_SUBBLK_INFO;\n};\n\n \nenum dpu_qos_lut_usage {\n\tDPU_QOS_LUT_USAGE_LINEAR,\n\tDPU_QOS_LUT_USAGE_MACROTILE,\n\tDPU_QOS_LUT_USAGE_NRT,\n\tDPU_QOS_LUT_USAGE_MAX,\n};\n\n \nstruct dpu_qos_lut_entry {\n\tu32 fl;\n\tu64 lut;\n};\n\n \nstruct dpu_qos_lut_tbl {\n\tu32 nentry;\n\tconst struct dpu_qos_lut_entry *entries;\n};\n\n \nstruct dpu_rotation_cfg {\n\tu32 rot_maxheight;\n\tsize_t rot_num_formats;\n\tconst u32 *rot_format_list;\n};\n\n \nstruct dpu_caps {\n\tu32 max_mixer_width;\n\tu32 max_mixer_blendstages;\n\tu32 qseed_type;\n\tbool has_src_split;\n\tbool has_dim_layer;\n\tbool has_idle_pc;\n\tbool has_3d_merge;\n\t \n\tu32 max_linewidth;\n\tu32 pixel_ram_size;\n\tu32 max_hdeci_exp;\n\tu32 max_vdeci_exp;\n};\n\n \nstruct dpu_sspp_sub_blks {\n\tu32 maxdwnscale;\n\tu32 maxupscale;\n\tu32 smart_dma_priority;\n\tu32 max_per_pipe_bw;\n\tu32 qseed_ver;\n\tstruct dpu_scaler_blk scaler_blk;\n\tstruct dpu_pp_blk csc_blk;\n\n\tconst u32 *format_list;\n\tu32 num_formats;\n\tconst u32 *virt_format_list;\n\tu32 virt_num_formats;\n\tconst struct dpu_rotation_cfg *rotation_cfg;\n};\n\n \nstruct dpu_lm_sub_blks {\n\tu32 maxwidth;\n\tu32 maxblendstages;\n\tu32 blendstage_base[MAX_BLOCKS];\n};\n\n \nstruct dpu_dspp_sub_blks {\n\tstruct dpu_pp_blk pcc;\n};\n\nstruct dpu_pingpong_sub_blks {\n\tstruct dpu_pp_blk te;\n\tstruct dpu_pp_blk te2;\n\tstruct dpu_pp_blk dither;\n};\n\n \nstruct dpu_dsc_sub_blks {\n\tstruct dpu_dsc_blk enc;\n\tstruct dpu_dsc_blk ctl;\n};\n\n \nenum dpu_clk_ctrl_type {\n\tDPU_CLK_CTRL_NONE,\n\tDPU_CLK_CTRL_VIG0,\n\tDPU_CLK_CTRL_VIG1,\n\tDPU_CLK_CTRL_VIG2,\n\tDPU_CLK_CTRL_VIG3,\n\tDPU_CLK_CTRL_VIG4,\n\tDPU_CLK_CTRL_RGB0,\n\tDPU_CLK_CTRL_RGB1,\n\tDPU_CLK_CTRL_RGB2,\n\tDPU_CLK_CTRL_RGB3,\n\tDPU_CLK_CTRL_DMA0,\n\tDPU_CLK_CTRL_DMA1,\n\tDPU_CLK_CTRL_DMA2,\n\tDPU_CLK_CTRL_DMA3,\n\tDPU_CLK_CTRL_DMA4,\n\tDPU_CLK_CTRL_DMA5,\n\tDPU_CLK_CTRL_CURSOR0,\n\tDPU_CLK_CTRL_CURSOR1,\n\tDPU_CLK_CTRL_INLINE_ROT0_SSPP,\n\tDPU_CLK_CTRL_REG_DMA,\n\tDPU_CLK_CTRL_WB2,\n\tDPU_CLK_CTRL_MAX,\n};\n\n \nstruct dpu_clk_ctrl_reg {\n\tu32 reg_off;\n\tu32 bit_off;\n};\n\n \nstruct dpu_mdp_cfg {\n\tDPU_HW_BLK_INFO;\n\tstruct dpu_clk_ctrl_reg clk_ctrls[DPU_CLK_CTRL_MAX];\n};\n\n \nstruct dpu_ctl_cfg {\n\tDPU_HW_BLK_INFO;\n\ts32 intr_start;\n};\n\n \nstruct dpu_sspp_cfg {\n\tDPU_HW_BLK_INFO;\n\tconst struct dpu_sspp_sub_blks *sblk;\n\tu32 xin_id;\n\tenum dpu_clk_ctrl_type clk_ctrl;\n\tu32 type;\n};\n\n \nstruct dpu_lm_cfg {\n\tDPU_HW_BLK_INFO;\n\tconst struct dpu_lm_sub_blks *sblk;\n\tu32 pingpong;\n\tu32 dspp;\n\tunsigned long lm_pair;\n};\n\n \nstruct dpu_dspp_cfg  {\n\tDPU_HW_BLK_INFO;\n\tconst struct dpu_dspp_sub_blks *sblk;\n};\n\n \nstruct dpu_pingpong_cfg  {\n\tDPU_HW_BLK_INFO;\n\tu32 merge_3d;\n\ts32 intr_done;\n\ts32 intr_rdptr;\n\tconst struct dpu_pingpong_sub_blks *sblk;\n};\n\n \nstruct dpu_merge_3d_cfg  {\n\tDPU_HW_BLK_INFO;\n\tconst struct dpu_merge_3d_sub_blks *sblk;\n};\n\n \nstruct dpu_dsc_cfg {\n\tDPU_HW_BLK_INFO;\n\tconst struct dpu_dsc_sub_blks *sblk;\n};\n\n \nstruct dpu_intf_cfg  {\n\tDPU_HW_BLK_INFO;\n\tu32 type;    \n\tu32 controller_id;\n\tu32 prog_fetch_lines_worst_case;\n\ts32 intr_underrun;\n\ts32 intr_vsync;\n\ts32 intr_tear_rd_ptr;\n};\n\n \nstruct dpu_wb_cfg {\n\tDPU_HW_BLK_INFO;\n\tu8 vbif_idx;\n\tu32 maxlinewidth;\n\tu32 xin_id;\n\ts32 intr_wb_done;\n\tconst u32 *format_list;\n\tu32 num_formats;\n\tenum dpu_clk_ctrl_type clk_ctrl;\n};\n\n \nstruct dpu_vbif_dynamic_ot_cfg {\n\tu64 pps;\n\tu32 ot_limit;\n};\n\n \nstruct dpu_vbif_dynamic_ot_tbl {\n\tu32 count;\n\tconst struct dpu_vbif_dynamic_ot_cfg *cfg;\n};\n\n \nstruct dpu_vbif_qos_tbl {\n\tu32 npriority_lvl;\n\tconst u32 *priority_lvl;\n};\n\n \nstruct dpu_vbif_cfg {\n\tDPU_HW_BLK_INFO;\n\tu32 default_ot_rd_limit;\n\tu32 default_ot_wr_limit;\n\tu32 xin_halt_timeout;\n\tu32 qos_rp_remap_size;\n\tstruct dpu_vbif_dynamic_ot_tbl dynamic_ot_rd_tbl;\n\tstruct dpu_vbif_dynamic_ot_tbl dynamic_ot_wr_tbl;\n\tstruct dpu_vbif_qos_tbl qos_rt_tbl;\n\tstruct dpu_vbif_qos_tbl qos_nrt_tbl;\n\tu32 memtype_count;\n\tu32 memtype[MAX_XIN_COUNT];\n};\n\n \nenum {\n\tDPU_PERF_CDP_USAGE_RT,\n\tDPU_PERF_CDP_USAGE_NRT,\n\tDPU_PERF_CDP_USAGE_MAX\n};\n\n \nstruct dpu_perf_cdp_cfg {\n\tbool rd_enable;\n\tbool wr_enable;\n};\n\n \nstruct dpu_mdss_version {\n\tu8 core_major_ver;\n\tu8 core_minor_ver;\n};\n\n \nstruct dpu_perf_cfg {\n\tu32 max_bw_low;\n\tu32 max_bw_high;\n\tu32 min_core_ib;\n\tu32 min_llcc_ib;\n\tu32 min_dram_ib;\n\tu32 undersized_prefill_lines;\n\tu32 xtra_prefill_lines;\n\tu32 dest_scale_prefill_lines;\n\tu32 macrotile_prefill_lines;\n\tu32 yuv_nv12_prefill_lines;\n\tu32 linear_prefill_lines;\n\tu32 downscaling_prefill_lines;\n\tu32 amortizable_threshold;\n\tu32 min_prefill_lines;\n\tu32 clk_inefficiency_factor;\n\tu32 bw_inefficiency_factor;\n\tu32 safe_lut_tbl[DPU_QOS_LUT_USAGE_MAX];\n\tu32 danger_lut_tbl[DPU_QOS_LUT_USAGE_MAX];\n\tstruct dpu_qos_lut_tbl qos_lut_tbl[DPU_QOS_LUT_USAGE_MAX];\n\tstruct dpu_perf_cdp_cfg cdp_cfg[DPU_PERF_CDP_USAGE_MAX];\n};\n\n \nstruct dpu_mdss_cfg {\n\tconst struct dpu_mdss_version *mdss_ver;\n\n\tconst struct dpu_caps *caps;\n\n\tconst struct dpu_mdp_cfg *mdp;\n\n\tu32 ctl_count;\n\tconst struct dpu_ctl_cfg *ctl;\n\n\tu32 sspp_count;\n\tconst struct dpu_sspp_cfg *sspp;\n\n\tu32 mixer_count;\n\tconst struct dpu_lm_cfg *mixer;\n\n\tu32 pingpong_count;\n\tconst struct dpu_pingpong_cfg *pingpong;\n\n\tu32 merge_3d_count;\n\tconst struct dpu_merge_3d_cfg *merge_3d;\n\n\tu32 dsc_count;\n\tconst struct dpu_dsc_cfg *dsc;\n\n\tu32 intf_count;\n\tconst struct dpu_intf_cfg *intf;\n\n\tu32 vbif_count;\n\tconst struct dpu_vbif_cfg *vbif;\n\n\tu32 wb_count;\n\tconst struct dpu_wb_cfg *wb;\n\n\tu32 ad_count;\n\n\tu32 dspp_count;\n\tconst struct dpu_dspp_cfg *dspp;\n\n\t \n\n\tconst struct dpu_perf_cfg *perf;\n\tconst struct dpu_format_extended *dma_formats;\n\tconst struct dpu_format_extended *cursor_formats;\n\tconst struct dpu_format_extended *vig_formats;\n};\n\nextern const struct dpu_mdss_cfg dpu_msm8998_cfg;\nextern const struct dpu_mdss_cfg dpu_sdm845_cfg;\nextern const struct dpu_mdss_cfg dpu_sm8150_cfg;\nextern const struct dpu_mdss_cfg dpu_sc8180x_cfg;\nextern const struct dpu_mdss_cfg dpu_sm8250_cfg;\nextern const struct dpu_mdss_cfg dpu_sc7180_cfg;\nextern const struct dpu_mdss_cfg dpu_sm6115_cfg;\nextern const struct dpu_mdss_cfg dpu_sm6125_cfg;\nextern const struct dpu_mdss_cfg dpu_sm6350_cfg;\nextern const struct dpu_mdss_cfg dpu_qcm2290_cfg;\nextern const struct dpu_mdss_cfg dpu_sm6375_cfg;\nextern const struct dpu_mdss_cfg dpu_sm8350_cfg;\nextern const struct dpu_mdss_cfg dpu_sc7280_cfg;\nextern const struct dpu_mdss_cfg dpu_sc8280xp_cfg;\nextern const struct dpu_mdss_cfg dpu_sm8450_cfg;\nextern const struct dpu_mdss_cfg dpu_sm8550_cfg;\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}