{
  "processor": "IM1821VM85A",
  "manufacturer": "Angstrem (Soviet Union)",
  "year": 1986,
  "schema_version": "1.0",
  "source": "Soviet IC catalog; Intel 8085A datasheet cross-reference",
  "base_architecture": "i8085",
  "base_timing_reference": "../../intel/i8085/timing/i8085_timing.json",
  "timing_notes": "Soviet clone of Intel 8085. Cycle-identical to original. Uses 8085 T-state counts. Used in Soviet industrial control and educational systems.",
  "instruction_count": 120,
  "instructions": [
    {"mnemonic": "MOV r,r", "opcode": "0x40-0x7F", "bytes": 1, "cycles": 4, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move register to register. 4 T-states"},
    {"mnemonic": "MOV r,M", "opcode": "0x46", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Move memory (HL) to register. 7 T-states"},
    {"mnemonic": "MOV M,r", "opcode": "0x70", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Move register to memory (HL). 7 T-states"},
    {"mnemonic": "MVI r,d8", "opcode": "0x06", "bytes": 2, "cycles": 7, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Move immediate to register. 7 T-states"},
    {"mnemonic": "MVI M,d8", "opcode": "0x36", "bytes": 2, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate_indirect", "flags_affected": "none", "notes": "Move immediate to memory. 10 T-states"},
    {"mnemonic": "LXI B,d16", "opcode": "0x01", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load 16-bit immediate to BC"},
    {"mnemonic": "LXI D,d16", "opcode": "0x11", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load 16-bit immediate to DE"},
    {"mnemonic": "LXI H,d16", "opcode": "0x21", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load 16-bit immediate to HL"},
    {"mnemonic": "LXI SP,d16", "opcode": "0x31", "bytes": 3, "cycles": 10, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load 16-bit immediate to SP"},
    {"mnemonic": "LDA addr", "opcode": "0x3A", "bytes": 3, "cycles": 13, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load A from direct address"},
    {"mnemonic": "STA addr", "opcode": "0x32", "bytes": 3, "cycles": 13, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store A to direct address"},
    {"mnemonic": "LHLD addr", "opcode": "0x2A", "bytes": 3, "cycles": 16, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Load HL from direct address"},
    {"mnemonic": "SHLD addr", "opcode": "0x22", "bytes": 3, "cycles": 16, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Store HL to direct address"},
    {"mnemonic": "LDAX B", "opcode": "0x0A", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load A from (BC)"},
    {"mnemonic": "LDAX D", "opcode": "0x1A", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Load A from (DE)"},
    {"mnemonic": "STAX B", "opcode": "0x02", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store A to (BC)"},
    {"mnemonic": "STAX D", "opcode": "0x12", "bytes": 1, "cycles": 7, "category": "data_transfer", "addressing_mode": "register_indirect", "flags_affected": "none", "notes": "Store A to (DE)"},
    {"mnemonic": "ADD r", "opcode": "0x80", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAPC", "notes": "Add register to A"},
    {"mnemonic": "ADD M", "opcode": "0x86", "bytes": 1, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "SZAPC", "notes": "Add memory to A"},
    {"mnemonic": "ADI d8", "opcode": "0xC6", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZAPC", "notes": "Add immediate to A"},
    {"mnemonic": "ADC r", "opcode": "0x88", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAPC", "notes": "Add with carry"},
    {"mnemonic": "SUB r", "opcode": "0x90", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAPC", "notes": "Subtract register from A"},
    {"mnemonic": "SUB M", "opcode": "0x96", "bytes": 1, "cycles": 7, "category": "alu", "addressing_mode": "register_indirect", "flags_affected": "SZAPC", "notes": "Subtract memory from A"},
    {"mnemonic": "SUI d8", "opcode": "0xD6", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZAPC", "notes": "Subtract immediate from A"},
    {"mnemonic": "SBB r", "opcode": "0x98", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAPC", "notes": "Subtract with borrow"},
    {"mnemonic": "ANA r", "opcode": "0xA0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAPC", "notes": "AND register with A"},
    {"mnemonic": "ANI d8", "opcode": "0xE6", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZAPC", "notes": "AND immediate with A"},
    {"mnemonic": "XRA r", "opcode": "0xA8", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAPC", "notes": "XOR register with A"},
    {"mnemonic": "ORA r", "opcode": "0xB0", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAPC", "notes": "OR register with A"},
    {"mnemonic": "CMP r", "opcode": "0xB8", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAPC", "notes": "Compare register with A"},
    {"mnemonic": "CPI d8", "opcode": "0xFE", "bytes": 2, "cycles": 7, "category": "alu", "addressing_mode": "immediate", "flags_affected": "SZAPC", "notes": "Compare immediate with A"},
    {"mnemonic": "INR r", "opcode": "0x04", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAP", "notes": "Increment register"},
    {"mnemonic": "DCR r", "opcode": "0x05", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "register", "flags_affected": "SZAP", "notes": "Decrement register"},
    {"mnemonic": "INX B", "opcode": "0x03", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Increment BC pair"},
    {"mnemonic": "DCX B", "opcode": "0x0B", "bytes": 1, "cycles": 6, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Decrement BC pair"},
    {"mnemonic": "DAD B", "opcode": "0x09", "bytes": 1, "cycles": 10, "category": "alu", "addressing_mode": "register", "flags_affected": "C", "notes": "Add BC to HL"},
    {"mnemonic": "DAA", "opcode": "0x27", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "SZAPC", "notes": "Decimal adjust A"},
    {"mnemonic": "RLC", "opcode": "0x07", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate A left"},
    {"mnemonic": "RRC", "opcode": "0x0F", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate A right"},
    {"mnemonic": "RAL", "opcode": "0x17", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate A left through carry"},
    {"mnemonic": "RAR", "opcode": "0x1F", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Rotate A right through carry"},
    {"mnemonic": "CMA", "opcode": "0x2F", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "none", "notes": "Complement A"},
    {"mnemonic": "STC", "opcode": "0x37", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Set carry"},
    {"mnemonic": "CMC", "opcode": "0x3F", "bytes": 1, "cycles": 4, "category": "alu", "addressing_mode": "implied", "flags_affected": "C", "notes": "Complement carry"},
    {"mnemonic": "JMP addr", "opcode": "0xC3", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump unconditional"},
    {"mnemonic": "JZ addr", "opcode": "0xCA", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if zero; 10/7 T-states"},
    {"mnemonic": "JNZ addr", "opcode": "0xC2", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if not zero; 10/7 T-states"},
    {"mnemonic": "JC addr", "opcode": "0xDA", "bytes": 3, "cycles": 10, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Jump if carry"},
    {"mnemonic": "CALL addr", "opcode": "0xCD", "bytes": 3, "cycles": 18, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Call subroutine; 18/9 T-states"},
    {"mnemonic": "RET", "opcode": "0xC9", "bytes": 1, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine"},
    {"mnemonic": "RST n", "opcode": "0xC7", "bytes": 1, "cycles": 12, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Restart (software interrupt)"},
    {"mnemonic": "PCHL", "opcode": "0xE9", "bytes": 1, "cycles": 6, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Jump to HL"},
    {"mnemonic": "PUSH B", "opcode": "0xC5", "bytes": 1, "cycles": 12, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push BC"},
    {"mnemonic": "POP B", "opcode": "0xC1", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Pop BC"},
    {"mnemonic": "PUSH PSW", "opcode": "0xF5", "bytes": 1, "cycles": 12, "category": "stack", "addressing_mode": "register", "flags_affected": "none", "notes": "Push A and flags"},
    {"mnemonic": "POP PSW", "opcode": "0xF1", "bytes": 1, "cycles": 10, "category": "stack", "addressing_mode": "register", "flags_affected": "all", "notes": "Pop A and flags"},
    {"mnemonic": "XTHL", "opcode": "0xE3", "bytes": 1, "cycles": 16, "category": "stack", "addressing_mode": "implied", "flags_affected": "none", "notes": "Exchange HL with top of stack"},
    {"mnemonic": "SPHL", "opcode": "0xF9", "bytes": 1, "cycles": 6, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Move HL to SP"},
    {"mnemonic": "IN port", "opcode": "0xDB", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Input from port"},
    {"mnemonic": "OUT port", "opcode": "0xD3", "bytes": 2, "cycles": 10, "category": "io", "addressing_mode": "direct", "flags_affected": "none", "notes": "Output to port"},
    {"mnemonic": "EI", "opcode": "0xFB", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Enable interrupts"},
    {"mnemonic": "DI", "opcode": "0xF3", "bytes": 1, "cycles": 4, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Disable interrupts"},
    {"mnemonic": "HLT", "opcode": "0x76", "bytes": 1, "cycles": 5, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Halt"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 1, "cycles": 4, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "RIM", "opcode": "0x20", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "8085-specific: Read interrupt mask"},
    {"mnemonic": "SIM", "opcode": "0x30", "bytes": 1, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "8085-specific: Set interrupt mask"}
  ]
}
