JDF B
// Created by Version 2.0 
PROJECT MyAnd
DESIGN myand Normal
DEVKIT GAL22V10D-15LP
ENTRY Schematic/Verilog HDL
MODULE and00.v
MODSTYLE MyAnd Normal
SYNTHESIS_TOOL Synplify
SIMULATOR_TOOL ActiveHDL
TOPMODULE MyAnd
