# 32bit-MIPS-CPU
*** 
###### MIPS CPU implemented in Verilog

## 实现的指令
### 16条基本指令(加粗)
* <b>add、addi & addu</b>   
&emsp;&emsp;&emsp;<img src=".\pics\3.jpg" height = 190/>  
*  
&emsp;&emsp;&emsp;<img src=".\pics\4.jpg" height = 190/>
* <b>sub</b>  
&emsp;&emsp;&emsp;<img src=".\pics\11.jpg" height = 90/> 
* <b>subu</b>   
&emsp;&emsp;&emsp; <img src=".\pics\12.jpg" height = 110/>
* <b>and & andi</b>   
 &emsp;&emsp; <img src=".\pics\5.jpg" height = 200/>
* <b>or</b> & ori    
&emsp;&emsp;&emsp;&emsp;<img src=".\pics\6.jpg" height = 190/>
* <b>nor</b>  
&emsp;&emsp;&emsp;&emsp;<img src=".\pics\7.jpg" height = 90/>
* <b>xor</b>  
&emsp;&emsp;&emsp;<img src=".\pics\8.jpg" height = 110/> 
* <b>bgtz</b> & bgtqz   
&emsp;&emsp;&emsp; <img src=".\pics\9.jpg" height = 230/>
* <b>bne</b>  
&emsp;&emsp;&emsp; <img src=".\pics\10.jpg" height = 130/>
* <b>j</b>  & jal  
&emsp;&emsp;&emsp; <img src=".\pics\13.jpg" height = 250/>
* <b>jr</b>   
&emsp;&emsp;&emsp;<img src=".\pics\14.jpg" height = 110/>
* <b>lw </b>   
&emsp;&emsp;&emsp;&emsp; <img src=".\pics\15.jpg" height = 110/>
* <b>sw</b>   
&emsp;&emsp;&emsp;&emsp;<img src=".\pics\16.jpg" height = 110/>

31&emsp;&emsp;&emsp;&emsp;&emsp;26 25 &emsp;&emsp;&emsp;  21 20 &emsp;&emsp;&emsp;16  &emsp;&emsp;&emsp;&emsp;&emsp;&emsp;10&emsp;&emsp;&emsp;&emsp;6&emsp;&emsp;4&emsp;&emsp;&emsp;&emsp; 0
|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|&emsp;|

