
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.040028                       # Number of seconds simulated
sim_ticks                                 40027592000                       # Number of ticks simulated
final_tick                                40027592000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 194998                       # Simulator instruction rate (inst/s)
host_op_rate                                   204071                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               49094406                       # Simulator tick rate (ticks/s)
host_mem_usage                                 685820                       # Number of bytes of host memory used
host_seconds                                   815.32                       # Real time elapsed on the host
sim_insts                                   158985451                       # Number of instructions simulated
sim_ops                                     166382959                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.physmem.bytes_read::cpu0.inst            20864                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu0.data            66240                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.inst             9472                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu1.data            98496                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.inst            10304                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu2.data            99776                       # Number of bytes read from this memory
system.physmem.bytes_read::total               305152                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu0.inst        20864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu1.inst         9472                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::cpu2.inst        10304                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           40640                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu0.inst               326                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu0.data              1035                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.inst               148                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu1.data              1539                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.inst               161                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu2.data              1559                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  4768                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu0.inst              521240                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu0.data             1654858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.inst              236637                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu1.data             2460703                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.inst              257422                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu2.data             2492681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                 7623541                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu0.inst         521240                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu1.inst         236637                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu2.inst         257422                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1015300                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu0.inst             521240                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu0.data            1654858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.inst             236637                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu1.data            2460703                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.inst             257422                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu2.data            2492681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                7623541                       # Total bandwidth to/from this memory (bytes/s)
system.cpu0.branchPred.lookups               20003404                       # Number of BP lookups
system.cpu0.branchPred.condPredicted         19998482                       # Number of conditional branches predicted
system.cpu0.branchPred.condIncorrect              536                       # Number of conditional branches incorrect
system.cpu0.branchPred.BTBLookups            19997774                       # Number of BTB lookups
system.cpu0.branchPred.BTBHits               19997409                       # Number of BTB hits
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.998175                       # BTB Hit Percentage
system.cpu0.branchPred.usedRAS                   2308                       # Number of times the RAS was used to get a target.
system.cpu0.branchPred.RASInCorrect                58                       # Number of incorrect RAS predictions.
system.cpu0.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu0.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu0.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu0.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu0.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu0.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu0.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu0.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu0.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu0.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu0.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu0.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu0.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu0.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu0.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu0.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu0.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu0.itb.walker.walks                        0                       # Table walker walks requested
system.cpu0.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.workload.num_syscalls               31221                       # Number of system calls
system.cpu0.numCycles                        40027593                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.fetch.icacheStallCycles             12461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.Insts                     100007845                       # Number of instructions fetch has processed
system.cpu0.fetch.Branches                   20003404                       # Number of branches that fetch encountered
system.cpu0.fetch.predictedBranches          19999717                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.Cycles                     40007071                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.SquashCycles                   1274                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.PendingTrapStallCycles          154                       # Number of stall cycles due to pending traps
system.cpu0.fetch.CacheLines                     6487                       # Number of cache lines fetched
system.cpu0.fetch.IcacheSquashes                  234                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.rateDist::samples          40020323                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             2.499030                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.502541                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                   16077      0.04%      0.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                    2769      0.01%      0.05% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                19995207     49.96%     50.01% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                20006270     49.99%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total            40020323                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.branchRate                 0.499740                       # Number of branch fetches per cycle
system.cpu0.fetch.rate                       2.498473                       # Number of inst fetches per cycle
system.cpu0.decode.IdleCycles                   11407                       # Number of cycles decode is idle
system.cpu0.decode.BlockedCycles                 5260                       # Number of cycles decode is blocked
system.cpu0.decode.RunCycles                 40002486                       # Number of cycles decode is running
system.cpu0.decode.UnblockCycles                  714                       # Number of cycles decode is unblocking
system.cpu0.decode.SquashCycles                   456                       # Number of cycles decode is squashing
system.cpu0.decode.BranchResolved                2383                       # Number of times decode resolved a branch
system.cpu0.decode.BranchMispred                  187                       # Number of times decode detected a branch misprediction
system.cpu0.decode.DecodedInsts             100009620                       # Number of instructions handled by decode
system.cpu0.decode.SquashedInsts                  408                       # Number of squashed instructions handled by decode
system.cpu0.rename.SquashCycles                   456                       # Number of cycles rename is squashing
system.cpu0.rename.IdleCycles                   11995                       # Number of cycles rename is idle
system.cpu0.rename.BlockCycles                    536                       # Number of cycles rename is blocking
system.cpu0.rename.serializeStallCycles          2003                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.RunCycles                 40002508                       # Number of cycles rename is running
system.cpu0.rename.UnblockCycles                 2825                       # Number of cycles rename is unblocking
system.cpu0.rename.RenamedInsts             100008822                       # Number of instructions processed by rename
system.cpu0.rename.IQFullEvents                    14                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.SQFullEvents                  2672                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.RenamedOperands          100010349                       # Number of destination operands rename has renamed
system.cpu0.rename.RenameLookups            460026973                       # Number of register rename lookups that rename has made
system.cpu0.rename.int_rename_lookups       100010028                       # Number of integer rename lookups
system.cpu0.rename.fp_rename_lookups               16                       # Number of floating rename lookups
system.cpu0.rename.CommittedMaps            100004333                       # Number of HB maps that are committed
system.cpu0.rename.UndoneMaps                    5989                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.serializingInsts                49                       # count of serializing insts renamed
system.cpu0.rename.tempSerializingInsts            49                       # count of temporary serializing insts renamed
system.cpu0.rename.skidInsts                     1168                       # count of insts added to the skid buffer
system.cpu0.memDep0.insertedLoads            39988697                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           19997926                       # Number of stores inserted to the mem dependence unit.
system.cpu0.memDep0.conflictingLoads         19991976                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        19991942                       # Number of conflicting stores.
system.cpu0.iq.iqInstsAdded                 100007414                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqNonSpecInstsAdded                 73                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqInstsIssued                100005668                       # Number of instructions issued
system.cpu0.iq.iqSquashedInstsIssued              301                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedInstsExamined           4168                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedOperandsExamined        10609                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.iqSquashedNonSpecRemoved             5                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.issued_per_cycle::samples     40020323                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        2.498872                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.706581                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0              14643      0.04%      0.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1            4943771     12.35%     12.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           10123830     25.30%     37.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           24938079     62.31%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total       40020323                       # Number of insts issued each cycle
system.cpu0.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu0.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             40019557     40.02%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                   6      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                    0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             3      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     40.02% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            39988359     39.99%     80.00% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           19997743     20.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             100005668                       # Type of FU issued
system.cpu0.iq.rate                          2.498418                       # Inst issue rate
system.cpu0.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.int_inst_queue_reads         240031925                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_writes        100011730                       # Number of integer instruction queue writes
system.cpu0.iq.int_inst_queue_wakeup_accesses    100004957                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_reads                 32                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_writes                16                       # Number of floating instruction queue writes
system.cpu0.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.int_alu_accesses             100005652                       # Number of integer alu accesses
system.cpu0.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu0.iew.lsq.thread0.forwLoads        19992121                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.squashedLoads         1129                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.memOrderViolation           91                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.squashedStores          423                       # Number of stores squashed
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.cacheBlocked            9                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewSquashCycles                   456                       # Number of cycles IEW is squashing
system.cpu0.iew.iewBlockCycles                    404                       # Number of cycles IEW is blocking
system.cpu0.iew.iewUnblockCycles                  130                       # Number of cycles IEW is unblocking
system.cpu0.iew.iewDispatchedInsts          100007503                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewDispSquashedInsts              214                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispLoadInsts             39988697                       # Number of dispatched load instructions
system.cpu0.iew.iewDispStoreInsts            19997926                       # Number of dispatched store instructions
system.cpu0.iew.iewDispNonSpecInsts                45                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewIQFullEvents                    11                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.memOrderViolationEvents            91                       # Number of memory order violations
system.cpu0.iew.predictedTakenIncorrect            99                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.predictedNotTakenIncorrect          274                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.branchMispredicts                 373                       # Number of branch mispredicts detected at execute
system.cpu0.iew.iewExecutedInsts            100005230                       # Number of executed instructions
system.cpu0.iew.iewExecLoadInsts             39988255                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts              435                       # Number of squashed instructions skipped in execute
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.exec_nop                           16                       # number of nop insts executed
system.cpu0.iew.exec_refs                    59985871                       # number of memory reference insts executed
system.cpu0.iew.exec_branches                20002141                       # Number of branches executed
system.cpu0.iew.exec_forward_branches            4893                       # Number of forward branches executed
system.cpu0.iew.exec_backward_branches       19994916                       # Number of backward branches executed
system.cpu0.iew.exec_taken_forward_branches         2331                       # Number of forward branches executed that is taken
system.cpu0.iew.exec_nottaken_forward_branches         2562                       # Number of forward branches executed that is not taken
system.cpu0.iew.exec_taken_backward_branches     19994708                       # Number of backward branches executed that is taken
system.cpu0.iew.exec_nottaken_backward_branches          208                       # Number of backward branches executed that is not taken
system.cpu0.iew.exec_stores                  19997616                       # Number of stores executed
system.cpu0.iew.exec_rate                    2.498407                       # Inst execution rate
system.cpu0.iew.wb_sent                     100005031                       # cumulative count of insts sent to commit
system.cpu0.iew.wb_count                    100004973                       # cumulative count of insts written-back
system.cpu0.iew.wb_producers                 59998859                       # num instructions producing a value
system.cpu0.iew.wb_consumers                 60009489                       # num instructions consuming a value
system.cpu0.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu0.iew.wb_rate                      2.498401                       # insts written-back per cycle
system.cpu0.iew.wb_fanout                    0.999823                       # average fanout of values written-back
system.cpu0.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu0.commit.commitSquashedInsts           4184                       # The number of squashed insts skipped by commit
system.cpu0.commit.commitNonSpecStalls             68                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.branchMispredicts              355                       # The number of times a branch was mispredicted
system.cpu0.commit.committed_per_cycle::samples     40019560                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     2.498861                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.580490                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0        15489      0.04%      0.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     20000454     49.98%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2         3292      0.01%     50.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      4942862     12.35%     62.37% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     10120201     25.29%     87.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4936988     12.34%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6           75      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7          112      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8           87      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total     40019560                       # Number of insts commited each cycle
system.cpu0.commit.committedInsts           100000001                       # Number of instructions committed
system.cpu0.commit.committedOps             100003298                       # Number of ops (including micro ops) committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.refs                      59985058                       # Number of memory references committed
system.cpu0.commit.loads                     39987559                       # Number of loads committed
system.cpu0.commit.membars                         28                       # Number of memory barriers committed
system.cpu0.commit.branches                  20001847                       # Number of branches committed
system.cpu0.commit.fp_insts                        16                       # Number of committed floating point instructions.
system.cpu0.commit.int_insts                 80005908                       # Number of committed integer instructions.
system.cpu0.commit.function_calls                2186                       # Number of function calls committed.
system.cpu0.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        40018231     40.02%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult              6      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv               0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            3      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     40.02% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       39987559     39.99%     80.00% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      19997499     20.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        100003298                       # Class of committed instruction
system.cpu0.commit.bw_lim_events                   87                       # number cycles where commit BW limit reached
system.cpu0.rob.rob_reads                   140026798                       # The number of ROB reads
system.cpu0.rob.rob_writes                  200015754                       # The number of ROB writes
system.cpu0.timesIdled                            230                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.idleCycles                           7270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.committedInsts                  100000001                       # Number of Instructions Simulated
system.cpu0.committedOps                    100003298                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              0.400276                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        0.400276                       # CPI: Total CPI of All Threads
system.cpu0.ipc                              2.498277                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        2.498277                       # IPC: Total IPC of All Threads
system.cpu0.int_regfile_reads               100003695                       # number of integer regfile reads
system.cpu0.int_regfile_writes               40010397                       # number of integer regfile writes
system.cpu0.fp_regfile_reads                      336                       # number of floating regfile reads
system.cpu0.cc_regfile_reads                419979630                       # number of cc regfile reads
system.cpu0.cc_regfile_writes                59995673                       # number of cc regfile writes
system.cpu0.misc_regfile_reads               60980308                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    56                       # number of misc regfile writes
system.cpu0.dcache.tags.replacements              591                       # number of replacements
system.cpu0.dcache.tags.tagsinuse           79.179622                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           39987556                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              648                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs         61709.191358                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle         25970000                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    79.179622                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.154648                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.154648                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4           57                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.111328                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         79988027                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        79988027                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::cpu0.data     19995766                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19995766                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::cpu0.data     19992997                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      19992997                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::cpu0.data           23                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           23                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::cpu0.data           27                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           27                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::cpu0.data     39988763                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        39988763                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::cpu0.data     39988763                       # number of overall hits
system.cpu0.dcache.overall_hits::total       39988763                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::cpu0.data          213                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          213                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::cpu0.data         4431                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         4431                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::cpu0.data            5                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu0.dcache.demand_misses::cpu0.data         4644                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          4644                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::cpu0.data         4644                       # number of overall misses
system.cpu0.dcache.overall_misses::total         4644                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::cpu0.data      8865987                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total      8865987                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::cpu0.data    224525499                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    224525499                       # number of WriteReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::cpu0.data       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total       171500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.demand_miss_latency::cpu0.data    233391486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    233391486                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::cpu0.data    233391486                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    233391486                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::cpu0.data     19995979                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19995979                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::cpu0.data     19997428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     19997428                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::cpu0.data           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           28                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::cpu0.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::cpu0.data     39993407                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     39993407                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::cpu0.data     39993407                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     39993407                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::cpu0.data     0.000011                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::cpu0.data     0.000222                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000222                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::cpu0.data     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.178571                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.demand_miss_rate::cpu0.data     0.000116                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.000116                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::cpu0.data     0.000116                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.000116                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::cpu0.data 41624.352113                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41624.352113                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::cpu0.data 50671.518619                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 50671.518619                       # average WriteReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::cpu0.data        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total        34300                       # average LoadLockedReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::cpu0.data 50256.564599                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 50256.564599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::cpu0.data 50256.564599                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 50256.564599                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs           72                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    10.285714                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          514                       # number of writebacks
system.cpu0.dcache.writebacks::total              514                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::cpu0.data           66                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total           66                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::cpu0.data         3475                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         3475                       # number of WriteReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::cpu0.data            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total            5                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::cpu0.data         3541                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3541                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::cpu0.data         3541                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3541                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::cpu0.data          147                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          147                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::cpu0.data          956                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total          956                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::cpu0.data         1103                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         1103                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::cpu0.data         1103                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         1103                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::cpu0.data      5991509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total      5991509                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::cpu0.data     52342500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total     52342500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::cpu0.data     58334009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     58334009                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::cpu0.data     58334009                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     58334009                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::cpu0.data     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::cpu0.data     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::cpu0.data     0.000028                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.000028                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::cpu0.data     0.000028                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.000028                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::cpu0.data 40758.564626                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40758.564626                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::cpu0.data 54751.569038                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 54751.569038                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::cpu0.data 52886.680870                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 52886.680870                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::cpu0.data 52886.680870                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 52886.680870                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               59                       # number of replacements
system.cpu0.icache.tags.tagsinuse          292.875986                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs               6074                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              352                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            17.255682                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst   292.875986                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.572023                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.572023                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          293                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          293                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.572266                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses            13326                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses           13326                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::cpu0.inst         6074                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total           6074                       # number of ReadReq hits
system.cpu0.icache.demand_hits::cpu0.inst         6074                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total            6074                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::cpu0.inst         6074                       # number of overall hits
system.cpu0.icache.overall_hits::total           6074                       # number of overall hits
system.cpu0.icache.ReadReq_misses::cpu0.inst          413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          413                       # number of ReadReq misses
system.cpu0.icache.demand_misses::cpu0.inst          413                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           413                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::cpu0.inst          413                       # number of overall misses
system.cpu0.icache.overall_misses::total          413                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::cpu0.inst     21593999                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     21593999                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::cpu0.inst     21593999                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     21593999                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::cpu0.inst     21593999                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     21593999                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::cpu0.inst         6487                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total         6487                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::cpu0.inst         6487                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total         6487                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::cpu0.inst         6487                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total         6487                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::cpu0.inst     0.063666                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.063666                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::cpu0.inst     0.063666                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.063666                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::cpu0.inst     0.063666                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.063666                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::cpu0.inst 52285.711864                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 52285.711864                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::cpu0.inst 52285.711864                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 52285.711864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::cpu0.inst 52285.711864                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 52285.711864                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs            9                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::cpu0.inst           61                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           61                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::cpu0.inst           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           61                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::cpu0.inst           61                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           61                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::cpu0.inst          352                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          352                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::cpu0.inst          352                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          352                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::cpu0.inst          352                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          352                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::cpu0.inst     18462001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     18462001                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::cpu0.inst     18462001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     18462001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::cpu0.inst     18462001                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     18462001                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::cpu0.inst     0.054262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.054262                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::cpu0.inst     0.054262                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.054262                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::cpu0.inst     0.054262                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.054262                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::cpu0.inst 52448.866477                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 52448.866477                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::cpu0.inst 52448.866477                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 52448.866477                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::cpu0.inst 52448.866477                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 52448.866477                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.branchPred.lookups               11915349                       # Number of BP lookups
system.cpu1.branchPred.condPredicted          8068838                       # Number of conditional branches predicted
system.cpu1.branchPred.condIncorrect           833180                       # Number of conditional branches incorrect
system.cpu1.branchPred.BTBLookups             6007267                       # Number of BTB lookups
system.cpu1.branchPred.BTBHits                5507816                       # Number of BTB hits
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.685886                       # BTB Hit Percentage
system.cpu1.branchPred.usedRAS                1539552                       # Number of times the RAS was used to get a target.
system.cpu1.branchPred.RASInCorrect            392714                       # Number of incorrect RAS predictions.
system.cpu1.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu1.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu1.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu1.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu1.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu1.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu1.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu1.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu1.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu1.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu1.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu1.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu1.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu1.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu1.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu1.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu1.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu1.itb.walker.walks                        0                       # Table walker walks requested
system.cpu1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                        39985096                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.fetch.icacheStallCycles           7909839                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.Insts                      57516611                       # Number of instructions fetch has processed
system.cpu1.fetch.Branches                   11915349                       # Number of branches that fetch encountered
system.cpu1.fetch.predictedBranches           7047368                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.Cycles                     31219571                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.SquashCycles                1701382                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles          371                       # Number of stall cycles due to pending traps
system.cpu1.fetch.IcacheWaitRetryStallCycles            5                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.CacheLines                  7400195                       # Number of cache lines fetched
system.cpu1.fetch.IcacheSquashes               224401                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.rateDist::samples          39980479                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.593866                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.369769                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                15490474     38.75%     38.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                 2451609      6.13%     44.88% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 4843265     12.11%     56.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                17195131     43.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total            39980479                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.branchRate                 0.297995                       # Number of branch fetches per cycle
system.cpu1.fetch.rate                       1.438451                       # Number of inst fetches per cycle
system.cpu1.decode.IdleCycles                 6130100                       # Number of cycles decode is idle
system.cpu1.decode.BlockedCycles             13752964                       # Number of cycles decode is blocked
system.cpu1.decode.RunCycles                 18217888                       # Number of cycles decode is running
system.cpu1.decode.UnblockCycles              1033091                       # Number of cycles decode is unblocking
system.cpu1.decode.SquashCycles                846436                       # Number of cycles decode is squashing
system.cpu1.decode.BranchResolved             1338040                       # Number of times decode resolved a branch
system.cpu1.decode.BranchMispred                 5387                       # Number of times decode detected a branch misprediction
system.cpu1.decode.DecodedInsts              51646682                       # Number of instructions handled by decode
system.cpu1.decode.SquashedInsts                 6569                       # Number of squashed instructions handled by decode
system.cpu1.rename.SquashCycles                846436                       # Number of cycles rename is squashing
system.cpu1.rename.IdleCycles                 7237183                       # Number of cycles rename is idle
system.cpu1.rename.BlockCycles                1725274                       # Number of cycles rename is blocking
system.cpu1.rename.serializeStallCycles      11491957                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.RunCycles                 18022091                       # Number of cycles rename is running
system.cpu1.rename.UnblockCycles               657538                       # Number of cycles rename is unblocking
system.cpu1.rename.RenamedInsts              49314840                       # Number of instructions processed by rename
system.cpu1.rename.IQFullEvents                225850                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.RenamedOperands           59998620                       # Number of destination operands rename has renamed
system.cpu1.rename.RenameLookups            223657179                       # Number of register rename lookups that rename has made
system.cpu1.rename.int_rename_lookups        53219148                       # Number of integer rename lookups
system.cpu1.rename.CommittedMaps             40896789                       # Number of HB maps that are committed
system.cpu1.rename.UndoneMaps                19101826                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.serializingInsts            398528                       # count of serializing insts renamed
system.cpu1.rename.tempSerializingInsts        375705                       # count of temporary serializing insts renamed
system.cpu1.rename.skidInsts                  2155394                       # count of insts added to the skid buffer
system.cpu1.memDep0.insertedLoads             8958494                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            4060728                       # Number of stores inserted to the mem dependence unit.
system.cpu1.memDep0.conflictingLoads          1290111                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          789615                       # Number of conflicting stores.
system.cpu1.iq.iqInstsAdded                  45621729                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqNonSpecInstsAdded             708900                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqInstsIssued                 39217617                       # Number of instructions issued
system.cpu1.iq.iqSquashedInstsIssued           389837                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedInstsExamined       11888203                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedOperandsExamined     36698332                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.iqSquashedNonSpecRemoved         88483                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.issued_per_cycle::samples     39980479                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.980919                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.162250                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           20259309     50.67%     50.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1            7357447     18.40%     69.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            5230999     13.08%     82.16% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7132724     17.84%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total       39980479                       # Number of insts issued each cycle
system.cpu1.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu1.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             27476506     70.06%     70.06% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult               49672      0.13%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                    0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     70.19% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead             7923284     20.20%     90.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            3768155      9.61%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              39217617                       # Type of FU issued
system.cpu1.iq.rate                          0.980806                       # Inst issue rate
system.cpu1.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                         0                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.int_inst_queue_reads         118805550                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_writes         58219072                       # Number of integer instruction queue writes
system.cpu1.iq.int_inst_queue_wakeup_accesses     38088141                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.int_alu_accesses              39217617                       # Number of integer alu accesses
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iew.lsq.thread0.forwLoads          637586                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.squashedLoads      2290731                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.memOrderViolation          240                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.squashedStores       571110                       # Number of stores squashed
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.rescheduledLoads        37623                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.cacheBlocked            2                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewSquashCycles                846436                       # Number of cycles IEW is squashing
system.cpu1.iew.iewBlockCycles                1286679                       # Number of cycles IEW is blocking
system.cpu1.iew.iewUnblockCycles               399116                       # Number of cycles IEW is unblocking
system.cpu1.iew.iewDispatchedInsts           46380446                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewDispSquashedInsts           284013                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispLoadInsts              8958494                       # Number of dispatched load instructions
system.cpu1.iew.iewDispStoreInsts             4060728                       # Number of dispatched store instructions
system.cpu1.iew.iewDispNonSpecInsts            370256                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewIQFullEvents                 97485                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.memOrderViolationEvents           240                       # Number of memory order violations
system.cpu1.iew.predictedTakenIncorrect        640920                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.predictedNotTakenIncorrect       246861                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.branchMispredicts              887781                       # Number of branch mispredicts detected at execute
system.cpu1.iew.iewExecutedInsts             38620976                       # Number of executed instructions
system.cpu1.iew.iewExecLoadInsts              7820509                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           596641                       # Number of squashed instructions skipped in execute
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.exec_nop                        49817                       # number of nop insts executed
system.cpu1.iew.exec_refs                    11477427                       # number of memory reference insts executed
system.cpu1.iew.exec_branches                 7431690                       # Number of branches executed
system.cpu1.iew.exec_forward_branches         3212542                       # Number of forward branches executed
system.cpu1.iew.exec_backward_branches        2700912                       # Number of backward branches executed
system.cpu1.iew.exec_taken_forward_branches      1357683                       # Number of forward branches executed that is taken
system.cpu1.iew.exec_nottaken_forward_branches      1854859                       # Number of forward branches executed that is not taken
system.cpu1.iew.exec_taken_backward_branches      1638562                       # Number of backward branches executed that is taken
system.cpu1.iew.exec_nottaken_backward_branches      1062350                       # Number of backward branches executed that is not taken
system.cpu1.iew.exec_stores                   3656918                       # Number of stores executed
system.cpu1.iew.exec_rate                    0.965884                       # Inst execution rate
system.cpu1.iew.wb_sent                      38247716                       # cumulative count of insts sent to commit
system.cpu1.iew.wb_count                     38088141                       # cumulative count of insts written-back
system.cpu1.iew.wb_producers                 21447591                       # num instructions producing a value
system.cpu1.iew.wb_consumers                 36955900                       # num instructions consuming a value
system.cpu1.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu1.iew.wb_rate                      0.952558                       # insts written-back per cycle
system.cpu1.iew.wb_fanout                    0.580356                       # average fanout of values written-back
system.cpu1.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu1.commit.commitSquashedInsts       11888362                       # The number of squashed insts skipped by commit
system.cpu1.commit.commitNonSpecStalls         620416                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.branchMispredicts           828925                       # The number of times a branch was mispredicted
system.cpu1.commit.committed_per_cycle::samples     38076562                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.905863                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.572641                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     22564298     59.26%     59.26% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      8048006     21.14%     80.40% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      3037963      7.98%     88.38% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1387412      3.64%     92.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1289912      3.39%     95.41% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       573794      1.51%     96.91% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       447897      1.18%     98.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       328274      0.86%     98.95% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       399006      1.05%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total     38076562                       # Number of insts commited each cycle
system.cpu1.commit.committedInsts            30819217                       # Number of instructions committed
system.cpu1.commit.committedOps              34492134                       # Number of ops (including micro ops) committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.refs                      10157379                       # Number of memory references committed
system.cpu1.commit.loads                      6667762                       # Number of loads committed
system.cpu1.commit.membars                     319741                       # Number of memory barriers committed
system.cpu1.commit.branches                   6869067                       # Number of branches committed
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.int_insts                 29272838                       # Number of committed integer instructions.
system.cpu1.commit.function_calls              735840                       # Number of function calls committed.
system.cpu1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        24285089     70.41%     70.41% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult          49666      0.14%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv               0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.55% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead        6667762     19.33%     89.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       3489617     10.12%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         34492134                       # Class of committed instruction
system.cpu1.commit.bw_lim_events               399006                       # number cycles where commit BW limit reached
system.cpu1.rob.rob_reads                    83832827                       # The number of ROB reads
system.cpu1.rob.rob_writes                   94678250                       # The number of ROB writes
system.cpu1.timesIdled                            527                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu1.idleCycles                           4617                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.quiesceCycles                       42496                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.committedInsts                   30769506                       # Number of Instructions Simulated
system.cpu1.committedOps                     34442423                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              1.299504                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        1.299504                       # CPI: Total CPI of All Threads
system.cpu1.ipc                              0.769524                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.769524                       # IPC: Total IPC of All Threads
system.cpu1.int_regfile_reads                39162300                       # number of integer regfile reads
system.cpu1.int_regfile_writes               22746672                       # number of integer regfile writes
system.cpu1.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu1.cc_regfile_reads                139042568                       # number of cc regfile reads
system.cpu1.cc_regfile_writes                22058138                       # number of cc regfile writes
system.cpu1.misc_regfile_reads               14910902                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                721478                       # number of misc regfile writes
system.cpu1.dcache.tags.replacements           193113                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          492.032111                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            9883172                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           193616                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            51.045224                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   492.032111                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.961000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.961000                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         21441993                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        21441993                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::cpu1.data      6345795                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        6345795                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::cpu1.data      2964168                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       2964168                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::cpu1.data       246919                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       246919                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::cpu1.data       140966                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       140966                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::cpu1.data      9309963                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9309963                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::cpu1.data      9309963                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9309963                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::cpu1.data       366583                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       366583                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::cpu1.data       236959                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       236959                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::cpu1.data        74581                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        74581                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::cpu1.data       121516                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total       121516                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::cpu1.data       603542                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        603542                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::cpu1.data       603542                       # number of overall misses
system.cpu1.dcache.overall_misses::total       603542                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::cpu1.data   6273761390                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   6273761390                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::cpu1.data   4171983800                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   4171983800                       # number of WriteReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::cpu1.data   2020895786                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   2020895786                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::cpu1.data   1761442174                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total   1761442174                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::cpu1.data      2708648                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total      2708648                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.demand_miss_latency::cpu1.data  10445745190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10445745190                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::cpu1.data  10445745190                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10445745190                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::cpu1.data      6712378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      6712378                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::cpu1.data      3201127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      3201127                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::cpu1.data       321500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       321500                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::cpu1.data       262482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       262482                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::cpu1.data      9913505                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      9913505                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::cpu1.data      9913505                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      9913505                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::cpu1.data     0.054613                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.054613                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::cpu1.data     0.074024                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.074024                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::cpu1.data     0.231978                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.231978                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::cpu1.data     0.462950                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.462950                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::cpu1.data     0.060881                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060881                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::cpu1.data     0.060881                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060881                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::cpu1.data 17114.163477                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 17114.163477                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::cpu1.data 17606.352998                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 17606.352998                       # average WriteReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::cpu1.data 27096.657138                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 27096.657138                       # average LoadLockedReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::cpu1.data 14495.557573                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total 14495.557573                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::cpu1.data 17307.403942                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 17307.403942                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::cpu1.data 17307.403942                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 17307.403942                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                2                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs     7.500000                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks       161754                       # number of writebacks
system.cpu1.dcache.writebacks::total           161754                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::cpu1.data        69057                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        69057                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::cpu1.data       117021                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       117021                       # number of WriteReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::cpu1.data        21332                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        21332                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::cpu1.data       186078                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       186078                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::cpu1.data       186078                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       186078                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::cpu1.data       297526                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       297526                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::cpu1.data       119938                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       119938                       # number of WriteReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::cpu1.data        53249                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        53249                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::cpu1.data       121516                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total       121516                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::cpu1.data       417464                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       417464                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::cpu1.data       417464                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       417464                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::cpu1.data   3917455645                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3917455645                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::cpu1.data   1811767259                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   1811767259                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::cpu1.data    794459341                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total    794459341                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::cpu1.data   1405406826                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total   1405406826                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::cpu1.data      2269352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total      2269352                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::cpu1.data   5729222904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   5729222904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::cpu1.data   5729222904                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   5729222904                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::cpu1.data     0.044325                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.044325                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::cpu1.data     0.037467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.037467                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::cpu1.data     0.165627                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.165627                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::cpu1.data     0.462950                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.462950                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::cpu1.data     0.042111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.042111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::cpu1.data     0.042111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.042111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::cpu1.data 13166.767425                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13166.767425                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::cpu1.data 15105.865189                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15105.865189                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu1.data 14919.704426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14919.704426                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::cpu1.data 11565.611327                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total 11565.611327                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::cpu1.data 13723.872966                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13723.872966                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::cpu1.data 13723.872966                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13723.872966                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             2312                       # number of replacements
system.cpu1.icache.tags.tagsinuse          372.821874                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            7397441                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             2692                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2747.934993                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   372.821874                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.728168                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.728168                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         14803082                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        14803082                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::cpu1.inst      7397441                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7397441                       # number of ReadReq hits
system.cpu1.icache.demand_hits::cpu1.inst      7397441                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7397441                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::cpu1.inst      7397441                       # number of overall hits
system.cpu1.icache.overall_hits::total        7397441                       # number of overall hits
system.cpu1.icache.ReadReq_misses::cpu1.inst         2754                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         2754                       # number of ReadReq misses
system.cpu1.icache.demand_misses::cpu1.inst         2754                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          2754                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::cpu1.inst         2754                       # number of overall misses
system.cpu1.icache.overall_misses::total         2754                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::cpu1.inst     51512940                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     51512940                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::cpu1.inst     51512940                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     51512940                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::cpu1.inst     51512940                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     51512940                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::cpu1.inst      7400195                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7400195                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::cpu1.inst      7400195                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7400195                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::cpu1.inst      7400195                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7400195                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::cpu1.inst     0.000372                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000372                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::cpu1.inst     0.000372                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000372                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::cpu1.inst     0.000372                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000372                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::cpu1.inst 18704.771242                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 18704.771242                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::cpu1.inst 18704.771242                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 18704.771242                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::cpu1.inst 18704.771242                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 18704.771242                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           37                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs     9.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::cpu1.inst           62                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::cpu1.inst           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::cpu1.inst           62                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::cpu1.inst         2692                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         2692                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::cpu1.inst         2692                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         2692                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::cpu1.inst         2692                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         2692                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::cpu1.inst     42011553                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     42011553                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::cpu1.inst     42011553                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     42011553                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::cpu1.inst     42011553                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     42011553                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::cpu1.inst     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000364                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::cpu1.inst     0.000364                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000364                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::cpu1.inst     0.000364                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000364                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::cpu1.inst 15606.074666                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 15606.074666                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::cpu1.inst 15606.074666                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 15606.074666                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::cpu1.inst 15606.074666                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 15606.074666                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.branchPred.lookups               11641391                       # Number of BP lookups
system.cpu2.branchPred.condPredicted          7793182                       # Number of conditional branches predicted
system.cpu2.branchPred.condIncorrect           817937                       # Number of conditional branches incorrect
system.cpu2.branchPred.BTBLookups             5582679                       # Number of BTB lookups
system.cpu2.branchPred.BTBHits                5091689                       # Number of BTB hits
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct            91.205119                       # BTB Hit Percentage
system.cpu2.branchPred.usedRAS                1558471                       # Number of times the RAS was used to get a target.
system.cpu2.branchPred.RASInCorrect            396742                       # Number of incorrect RAS predictions.
system.cpu2.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.dstage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.dtb.walker.walks                        0                       # Table walker walks requested
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu2.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu2.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu2.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu2.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu2.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu2.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu2.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu2.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu2.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu2.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu2.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu2.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu2.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu2.istage2_mmu.stage2_tlb.hits             0                       # DTB hits
system.cpu2.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu2.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu2.itb.walker.walks                        0                       # Table walker walks requested
system.cpu2.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                        39984910                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.fetch.icacheStallCycles           7905464                       # Number of cycles fetch is stalled on an Icache miss
system.cpu2.fetch.Insts                      56771487                       # Number of instructions fetch has processed
system.cpu2.fetch.Branches                   11641391                       # Number of branches that fetch encountered
system.cpu2.fetch.predictedBranches           6650160                       # Number of branches that fetch has predicted taken
system.cpu2.fetch.Cycles                     31243140                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu2.fetch.SquashCycles                1663936                       # Number of cycles fetch has spent squashing
system.cpu2.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu2.fetch.PendingTrapStallCycles          275                       # Number of stall cycles due to pending traps
system.cpu2.fetch.CacheLines                  7443124                       # Number of cache lines fetched
system.cpu2.fetch.IcacheSquashes               238897                       # Number of outstanding Icache misses that were squashed
system.cpu2.fetch.rateDist::samples          39980848                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean             1.579172                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev            1.377936                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                15804993     39.53%     39.53% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                 2493769      6.24%     45.77% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                 4403405     11.01%     56.78% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                17278681     43.22%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               3                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total            39980848                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.branchRate                 0.291145                       # Number of branch fetches per cycle
system.cpu2.fetch.rate                       1.419823                       # Number of inst fetches per cycle
system.cpu2.decode.IdleCycles                 5986744                       # Number of cycles decode is idle
system.cpu2.decode.BlockedCycles             14362968                       # Number of cycles decode is blocked
system.cpu2.decode.RunCycles                 17719152                       # Number of cycles decode is running
system.cpu2.decode.UnblockCycles              1084308                       # Number of cycles decode is unblocking
system.cpu2.decode.SquashCycles                827676                       # Number of cycles decode is squashing
system.cpu2.decode.BranchResolved             1346281                       # Number of times decode resolved a branch
system.cpu2.decode.BranchMispred                 4321                       # Number of times decode detected a branch misprediction
system.cpu2.decode.DecodedInsts              50916923                       # Number of instructions handled by decode
system.cpu2.decode.SquashedInsts                 6621                       # Number of squashed instructions handled by decode
system.cpu2.rename.SquashCycles                827676                       # Number of cycles rename is squashing
system.cpu2.rename.IdleCycles                 7099673                       # Number of cycles rename is idle
system.cpu2.rename.BlockCycles                1995396                       # Number of cycles rename is blocking
system.cpu2.rename.serializeStallCycles      11815314                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.RunCycles                 17505001                       # Number of cycles rename is running
system.cpu2.rename.UnblockCycles               737788                       # Number of cycles rename is unblocking
system.cpu2.rename.RenamedInsts              48590024                       # Number of instructions processed by rename
system.cpu2.rename.IQFullEvents                237184                       # Number of times rename has blocked due to IQ full
system.cpu2.rename.RenamedOperands           60359248                       # Number of destination operands rename has renamed
system.cpu2.rename.RenameLookups            219517653                       # Number of register rename lookups that rename has made
system.cpu2.rename.int_rename_lookups        52248897                       # Number of integer rename lookups
system.cpu2.rename.CommittedMaps             38524164                       # Number of HB maps that are committed
system.cpu2.rename.UndoneMaps                21835074                       # Number of HB maps that are undone due to squashing
system.cpu2.rename.serializingInsts            412737                       # count of serializing insts renamed
system.cpu2.rename.tempSerializingInsts        385933                       # count of temporary serializing insts renamed
system.cpu2.rename.skidInsts                  2375166                       # count of insts added to the skid buffer
system.cpu2.memDep0.insertedLoads             8106800                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores            3483848                       # Number of stores inserted to the mem dependence unit.
system.cpu2.memDep0.conflictingLoads           727732                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores          196004                       # Number of conflicting stores.
system.cpu2.iq.iqInstsAdded                  44898218                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu2.iq.iqNonSpecInstsAdded             720901                       # Number of non-speculative instructions added to the IQ
system.cpu2.iq.iqInstsIssued                 36400223                       # Number of instructions issued
system.cpu2.iq.iqSquashedInstsIssued           744721                       # Number of squashed instructions issued
system.cpu2.iq.iqSquashedInstsExamined       13681874                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu2.iq.iqSquashedOperandsExamined     46026601                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu2.iq.iqSquashedNonSpecRemoved         95902                       # Number of squashed non-spec instructions that were removed
system.cpu2.iq.issued_per_cycle::samples     39980848                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean        0.910441                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev       1.037980                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0           19673932     49.21%     49.21% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1            8028062     20.08%     69.29% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2            8464401     21.17%     90.46% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3            3814453      9.54%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total       39980848                       # Number of insts issued each cycle
system.cpu2.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                4053531     46.84%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     2      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0      0.00%     46.84% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead               2953427     34.13%     80.96% # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite              1647578     19.04%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu2.iq.FU_type_0::No_OpClass                0      0.00%      0.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu             26433817     72.62%     72.62% # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult               50915      0.14%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0      0.00%     72.76% # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead             6839154     18.79%     91.55% # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite            3076337      8.45%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu2.iq.FU_type_0::total              36400223                       # Type of FU issued
system.cpu2.iq.rate                          0.910349                       # Inst issue rate
system.cpu2.iq.fu_busy_cnt                    8654538                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                  0.237761                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.int_inst_queue_reads         122180551                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_writes         59301147                       # Number of integer instruction queue writes
system.cpu2.iq.int_inst_queue_wakeup_accesses     35364239                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.int_alu_accesses              45054761                       # Number of integer alu accesses
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iew.lsq.thread0.forwLoads           15967                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.squashedLoads      2555153                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.memOrderViolation          154                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.squashedStores       557396                       # Number of stores squashed
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.rescheduledLoads        45452                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewSquashCycles                827676                       # Number of cycles IEW is squashing
system.cpu2.iew.iewBlockCycles                1528997                       # Number of cycles IEW is blocking
system.cpu2.iew.iewUnblockCycles               404836                       # Number of cycles IEW is unblocking
system.cpu2.iew.iewDispatchedInsts           45670210                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewDispSquashedInsts           182961                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispLoadInsts              8106800                       # Number of dispatched load instructions
system.cpu2.iew.iewDispStoreInsts             3483848                       # Number of dispatched store instructions
system.cpu2.iew.iewDispNonSpecInsts            380164                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewIQFullEvents                102696                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.memOrderViolationEvents           154                       # Number of memory order violations
system.cpu2.iew.predictedTakenIncorrect        625624                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.predictedNotTakenIncorrect       233462                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.branchMispredicts              859086                       # Number of branch mispredicts detected at execute
system.cpu2.iew.iewExecutedInsts             35805422                       # Number of executed instructions
system.cpu2.iew.iewExecLoadInsts              6657713                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts           594799                       # Number of squashed instructions skipped in execute
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.exec_nop                        51091                       # number of nop insts executed
system.cpu2.iew.exec_refs                     9681099                       # number of memory reference insts executed
system.cpu2.iew.exec_branches                 6883275                       # Number of branches executed
system.cpu2.iew.exec_forward_branches         3266174                       # Number of forward branches executed
system.cpu2.iew.exec_backward_branches        2087058                       # Number of backward branches executed
system.cpu2.iew.exec_taken_forward_branches      1379316                       # Number of forward branches executed that is taken
system.cpu2.iew.exec_nottaken_forward_branches      1886858                       # Number of forward branches executed that is not taken
system.cpu2.iew.exec_taken_backward_branches      1027844                       # Number of backward branches executed that is taken
system.cpu2.iew.exec_nottaken_backward_branches      1059214                       # Number of backward branches executed that is not taken
system.cpu2.iew.exec_stores                   3023386                       # Number of stores executed
system.cpu2.iew.exec_rate                    0.895473                       # Inst execution rate
system.cpu2.iew.wb_sent                      35522349                       # cumulative count of insts sent to commit
system.cpu2.iew.wb_count                     35364239                       # cumulative count of insts written-back
system.cpu2.iew.wb_producers                 20685230                       # num instructions producing a value
system.cpu2.iew.wb_consumers                 37789921                       # num instructions consuming a value
system.cpu2.iew.wb_penalized                        0                       # number of instrctions required to write to 'other' IQ
system.cpu2.iew.wb_rate                      0.884440                       # insts written-back per cycle
system.cpu2.iew.wb_fanout                    0.547374                       # average fanout of values written-back
system.cpu2.iew.wb_penalized_rate                   0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu2.commit.commitSquashedInsts       13681990                       # The number of squashed insts skipped by commit
system.cpu2.commit.commitNonSpecStalls         624999                       # The number of times commit has been forced to stall to communicate backwards
system.cpu2.commit.branchMispredicts           813645                       # The number of times a branch was mispredicted
system.cpu2.commit.committed_per_cycle::samples     37869448                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean     0.844697                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev     1.448800                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0     22514931     59.45%     59.45% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1      8276593     21.86%     81.31% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2      2881983      7.61%     88.92% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3      1921260      5.07%     93.99% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4       792364      2.09%     96.09% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5       592229      1.56%     97.65% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6       487780      1.29%     98.94% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7        91871      0.24%     99.18% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8       310437      0.82%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total     37869448                       # Number of insts commited each cycle
system.cpu2.commit.committedInsts            28266919                       # Number of instructions committed
system.cpu2.commit.committedOps              31988213                       # Number of ops (including micro ops) committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.refs                       8478097                       # Number of memory references committed
system.cpu2.commit.loads                      5551645                       # Number of loads committed
system.cpu2.commit.membars                     325955                       # Number of memory barriers committed
system.cpu2.commit.branches                   6358586                       # Number of branches committed
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.int_insts                 27309276                       # Number of committed integer instructions.
system.cpu2.commit.function_calls              749554                       # Number of function calls committed.
system.cpu2.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu        23459205     73.34%     73.34% # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult          50911      0.16%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0      0.00%     73.50% # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead        5551645     17.36%     90.85% # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite       2926452      9.15%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu2.commit.op_class_0::total         31988213                       # Class of committed instruction
system.cpu2.commit.bw_lim_events               310437                       # number cycles where commit BW limit reached
system.cpu2.rob.rob_reads                    83048722                       # The number of ROB reads
system.cpu2.rob.rob_writes                   93459044                       # The number of ROB writes
system.cpu2.timesIdled                            372                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.idleCycles                           4062                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu2.quiesceCycles                       42682                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu2.committedInsts                   28215944                       # Number of Instructions Simulated
system.cpu2.committedOps                     31937238                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                              1.417103                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                        1.417103                       # CPI: Total CPI of All Threads
system.cpu2.ipc                              0.705665                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                        0.705665                       # IPC: Total IPC of All Threads
system.cpu2.int_regfile_reads                35655879                       # number of integer regfile reads
system.cpu2.int_regfile_writes               21745527                       # number of integer regfile writes
system.cpu2.fp_regfile_writes                     160                       # number of floating regfile writes
system.cpu2.cc_regfile_reads                127378335                       # number of cc regfile reads
system.cpu2.cc_regfile_writes                20461898                       # number of cc regfile writes
system.cpu2.misc_regfile_reads               13212581                       # number of misc regfile reads
system.cpu2.misc_regfile_writes                726469                       # number of misc regfile writes
system.cpu2.dcache.tags.replacements           199503                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          495.569678                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            8760910                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           200003                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            43.803893                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   495.569678                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.967910                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.967910                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          500                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          113                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.976562                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         19181644                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        19181644                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::cpu2.data      5782096                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        5782096                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::cpu2.data      2386129                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       2386129                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::cpu2.data       245685                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       245685                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::cpu2.data       142152                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       142152                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::cpu2.data      8168225                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         8168225                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::cpu2.data      8168225                       # number of overall hits
system.cpu2.dcache.overall_hits::total        8168225                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::cpu2.data       370125                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       370125                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::cpu2.data       250053                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       250053                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::cpu2.data        67690                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        67690                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::cpu2.data       126736                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total       126736                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::cpu2.data       620178                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        620178                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::cpu2.data       620178                       # number of overall misses
system.cpu2.dcache.overall_misses::total       620178                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::cpu2.data   6225153673                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   6225153673                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::cpu2.data   4952654772                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4952654772                       # number of WriteReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::cpu2.data   1686294118                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.LoadLockedReq_miss_latency::total   1686294118                       # number of LoadLockedReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::cpu2.data   2006766542                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondReq_miss_latency::total   2006766542                       # number of StoreCondReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::cpu2.data      8317108                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.StoreCondFailReq_miss_latency::total      8317108                       # number of StoreCondFailReq miss cycles
system.cpu2.dcache.demand_miss_latency::cpu2.data  11177808445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  11177808445                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::cpu2.data  11177808445                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  11177808445                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::cpu2.data      6152221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      6152221                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::cpu2.data      2636182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      2636182                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::cpu2.data       313375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       313375                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::cpu2.data       268888                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       268888                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::cpu2.data      8788403                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      8788403                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::cpu2.data      8788403                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      8788403                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::cpu2.data     0.060161                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.060161                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::cpu2.data     0.094854                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.094854                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::cpu2.data     0.216003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.216003                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::cpu2.data     0.471334                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.471334                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::cpu2.data     0.070568                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.070568                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::cpu2.data     0.070568                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.070568                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::cpu2.data 16819.057543                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 16819.057543                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::cpu2.data 19806.420127                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 19806.420127                       # average WriteReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::cpu2.data 24912.012380                       # average LoadLockedReq miss latency
system.cpu2.dcache.LoadLockedReq_avg_miss_latency::total 24912.012380                       # average LoadLockedReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::cpu2.data 15834.226597                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondReq_avg_miss_latency::total 15834.226597                       # average StoreCondReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::cpu2.data          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::cpu2.data 18023.548796                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 18023.548796                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::cpu2.data 18023.548796                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 18023.548796                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs           11                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs           11                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       168821                       # number of writebacks
system.cpu2.dcache.writebacks::total           168821                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::cpu2.data        77483                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        77483                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::cpu2.data       123028                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total       123028                       # number of WriteReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::cpu2.data        16267                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.LoadLockedReq_mshr_hits::total        16267                       # number of LoadLockedReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::cpu2.data       200511                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       200511                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::cpu2.data       200511                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       200511                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::cpu2.data       292642                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total       292642                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::cpu2.data       127025                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       127025                       # number of WriteReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::cpu2.data        51423                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.LoadLockedReq_mshr_misses::total        51423                       # number of LoadLockedReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::cpu2.data       126736                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.StoreCondReq_mshr_misses::total       126736                       # number of StoreCondReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::cpu2.data       419667                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total       419667                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::cpu2.data       419667                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total       419667                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::cpu2.data   3567617305                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   3567617305                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::cpu2.data   2280127805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   2280127805                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::cpu2.data    735121461                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.LoadLockedReq_mshr_miss_latency::total    735121461                       # number of LoadLockedReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::cpu2.data   1637099958                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondReq_mshr_miss_latency::total   1637099958                       # number of StoreCondReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::cpu2.data      7680892                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.StoreCondFailReq_mshr_miss_latency::total      7680892                       # number of StoreCondFailReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::cpu2.data   5847745110                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5847745110                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::cpu2.data   5847745110                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5847745110                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::cpu2.data     0.047567                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.047567                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::cpu2.data     0.048185                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.048185                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::cpu2.data     0.164094                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_mshr_miss_rate::total     0.164094                       # mshr miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::cpu2.data     0.471334                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_mshr_miss_rate::total     0.471334                       # mshr miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::cpu2.data     0.047752                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.047752                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::cpu2.data     0.047752                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.047752                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::cpu2.data 12191.063843                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 12191.063843                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::cpu2.data 17950.228735                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 17950.228735                       # average WriteReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu2.data 14295.577096                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.LoadLockedReq_avg_mshr_miss_latency::total 14295.577096                       # average LoadLockedReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::cpu2.data 12917.402774                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondReq_avg_mshr_miss_latency::total 12917.402774                       # average StoreCondReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu2.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::cpu2.data 13934.250513                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 13934.250513                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::cpu2.data 13934.250513                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 13934.250513                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1446                       # number of replacements
system.cpu2.icache.tags.tagsinuse          365.811393                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            7441246                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1819                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          4090.844420                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst   365.811393                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.714475                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.714475                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          373                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.728516                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         14888067                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        14888067                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::cpu2.inst      7441246                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        7441246                       # number of ReadReq hits
system.cpu2.icache.demand_hits::cpu2.inst      7441246                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         7441246                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::cpu2.inst      7441246                       # number of overall hits
system.cpu2.icache.overall_hits::total        7441246                       # number of overall hits
system.cpu2.icache.ReadReq_misses::cpu2.inst         1878                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1878                       # number of ReadReq misses
system.cpu2.icache.demand_misses::cpu2.inst         1878                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1878                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::cpu2.inst         1878                       # number of overall misses
system.cpu2.icache.overall_misses::total         1878                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::cpu2.inst     37868952                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     37868952                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::cpu2.inst     37868952                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     37868952                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::cpu2.inst     37868952                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     37868952                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::cpu2.inst      7443124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      7443124                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::cpu2.inst      7443124                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      7443124                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::cpu2.inst      7443124                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      7443124                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::cpu2.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::cpu2.inst     0.000252                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::cpu2.inst     0.000252                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::cpu2.inst 20164.511182                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 20164.511182                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::cpu2.inst 20164.511182                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 20164.511182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::cpu2.inst 20164.511182                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 20164.511182                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::cpu2.inst           59                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           59                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::cpu2.inst           59                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           59                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::cpu2.inst           59                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           59                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::cpu2.inst         1819                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total         1819                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::cpu2.inst         1819                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total         1819                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::cpu2.inst         1819                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total         1819                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::cpu2.inst     31026037                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     31026037                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::cpu2.inst     31026037                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     31026037                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::cpu2.inst     31026037                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     31026037                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::cpu2.inst     0.000244                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000244                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::cpu2.inst     0.000244                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000244                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::cpu2.inst     0.000244                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000244                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::cpu2.inst 17056.644860                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 17056.644860                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::cpu2.inst 17056.644860                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 17056.644860                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::cpu2.inst 17056.644860                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 17056.644860                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  4563.276554                       # Cycle average of tags in use
system.l2.tags.total_refs                      679768                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4739                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                    143.441232                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     3572.835993                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst       325.843195                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data        83.115698                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst       144.480185                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data       135.087098                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst       159.586031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data       142.328353                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.054517                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.004972                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.001268                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.002205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.002061                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.002435                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.002172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.069630                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4739                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4736                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.072311                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    789901                       # Number of tag accesses
system.l2.tags.data_accesses                   789901                       # Number of data accesses
system.l2.ReadReq_hits::cpu0.inst                  25                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu0.data                  52                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.inst                2491                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu1.data              171414                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.inst                1621                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu2.data              176946                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  352549                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           331088                       # number of Writeback hits
system.l2.Writeback_hits::total                331088                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu1.data               28                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu2.data               71                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   99                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu2.data              2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu0.data                 7                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu1.data               110                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu2.data                18                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   135                       # number of ReadExReq hits
system.l2.demand_hits::cpu0.inst                   25                       # number of demand (read+write) hits
system.l2.demand_hits::cpu0.data                   59                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.inst                 2491                       # number of demand (read+write) hits
system.l2.demand_hits::cpu1.data               171524                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.inst                 1621                       # number of demand (read+write) hits
system.l2.demand_hits::cpu2.data               176964                       # number of demand (read+write) hits
system.l2.demand_hits::total                   352684                       # number of demand (read+write) hits
system.l2.overall_hits::cpu0.inst                  25                       # number of overall hits
system.l2.overall_hits::cpu0.data                  59                       # number of overall hits
system.l2.overall_hits::cpu1.inst                2491                       # number of overall hits
system.l2.overall_hits::cpu1.data              171524                       # number of overall hits
system.l2.overall_hits::cpu2.inst                1621                       # number of overall hits
system.l2.overall_hits::cpu2.data              176964                       # number of overall hits
system.l2.overall_hits::total                  352684                       # number of overall hits
system.l2.ReadReq_misses::cpu0.inst               327                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu0.data                95                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.inst               201                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu1.data               140                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.inst               198                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu2.data               148                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1109                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu1.data          23268                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu2.data          31092                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              54360                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu1.data        16976                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu2.data        21075                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            38051                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu0.data             949                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu1.data            1402                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu2.data            1414                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3765                       # number of ReadExReq misses
system.l2.demand_misses::cpu0.inst                327                       # number of demand (read+write) misses
system.l2.demand_misses::cpu0.data               1044                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.inst                201                       # number of demand (read+write) misses
system.l2.demand_misses::cpu1.data               1542                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.inst                198                       # number of demand (read+write) misses
system.l2.demand_misses::cpu2.data               1562                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4874                       # number of demand (read+write) misses
system.l2.overall_misses::cpu0.inst               327                       # number of overall misses
system.l2.overall_misses::cpu0.data              1044                       # number of overall misses
system.l2.overall_misses::cpu1.inst               201                       # number of overall misses
system.l2.overall_misses::cpu1.data              1542                       # number of overall misses
system.l2.overall_misses::cpu2.inst               198                       # number of overall misses
system.l2.overall_misses::cpu2.data              1562                       # number of overall misses
system.l2.overall_misses::total                  4874                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu0.inst     17490500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu0.data      5149000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.inst     10451500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu1.data      7401000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.inst     10345000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu2.data      7816000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        58653000                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu1.data        53000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        53000                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu1.data       105500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       105500                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu0.data     50353500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu1.data     74379500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu2.data     74975000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     199708000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu0.inst     17490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu0.data     55502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.inst     10451500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu1.data     81780500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.inst     10345000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu2.data     82791000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        258361000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu0.inst     17490500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu0.data     55502500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.inst     10451500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu1.data     81780500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.inst     10345000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu2.data     82791000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       258361000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu0.inst             352                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu0.data             147                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.inst            2692                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu1.data          171554                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.inst            1819                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu2.data          177094                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              353658                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       331088                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            331088                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu1.data        23296                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu2.data        31163                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            54459                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu1.data        16976                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu2.data        21077                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          38053                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu0.data           956                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu1.data          1512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu2.data          1432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3900                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu0.inst              352                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu0.data             1103                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.inst             2692                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu1.data           173066                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.inst             1819                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu2.data           178526                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               357558                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu0.inst             352                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu0.data            1103                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.inst            2692                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu1.data          173066                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.inst            1819                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu2.data          178526                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              357558                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu0.inst       0.928977                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu0.data       0.646259                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.inst       0.074666                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu1.data       0.000816                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.inst       0.108851                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu2.data       0.000836                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.003136                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu1.data     0.998798                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu2.data     0.997722                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.998182                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu2.data     0.999905                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.999947                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu0.data     0.992678                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu1.data     0.927249                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu2.data     0.987430                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.965385                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu0.inst        0.928977                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu0.data        0.946510                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.inst        0.074666                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu1.data        0.008910                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.inst        0.108851                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu2.data        0.008749                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.013631                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu0.inst       0.928977                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu0.data       0.946510                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.inst       0.074666                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu1.data       0.008910                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.inst       0.108851                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu2.data       0.008749                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.013631                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu0.inst 53487.767584                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu0.data        54200                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.inst 51997.512438                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu1.data 52864.285714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.inst 52247.474747                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu2.data 52810.810811                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 52888.187556                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu1.data     2.277806                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total     0.974982                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu1.data     6.214656                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total     2.772595                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu0.data 53059.536354                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu1.data 53052.425107                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu2.data 53023.338048                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53043.293493                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu0.inst 53487.767584                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu0.data 53163.314176                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.inst 51997.512438                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu1.data 53035.343709                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.inst 52247.474747                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu2.data 53003.201024                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53008.001641                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.inst 53487.767584                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu0.data 53163.314176                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.inst 51997.512438                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu1.data 53035.343709                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.inst 52247.474747                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu2.data 53003.201024                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53008.001641                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::cpu0.inst              1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu0.data              9                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.inst             53                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu1.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.inst             37                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::cpu2.data              3                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                106                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu0.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu0.data               9                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.inst              53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu1.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.inst              37                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu2.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 106                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu0.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu0.data              9                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.inst             53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu1.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.inst             37                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu2.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                106                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu0.inst          326                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu0.data           86                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.inst          148                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu1.data          137                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.inst          161                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu2.data          145                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1003                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu1.data        23268                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu2.data        31092                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         54360                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu1.data        16976                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu2.data        21075                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        38051                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu0.data          949                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu1.data         1402                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu2.data         1414                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3765                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu0.inst           326                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu0.data          1035                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.inst           148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu1.data          1539                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.inst           161                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu2.data          1559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4768                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu0.inst          326                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu0.data         1035                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.inst          148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu1.data         1539                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.inst          161                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu2.data         1559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4768                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu0.inst     13394000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu0.data      3643000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.inst      6018500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu1.data      5555000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.inst      6570500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu2.data      5888000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     41069000                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu1.data    943610482                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu2.data   1262025390                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   2205635872                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu1.data    687853348                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu2.data    853994584                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total   1541847932                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu0.data     38499000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu1.data     56872000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu2.data     57304500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    152675500                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.inst     13394000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu0.data     42142000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.inst      6018500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu1.data     62427000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.inst      6570500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu2.data     63192500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    193744500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.inst     13394000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu0.data     42142000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.inst      6018500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu1.data     62427000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.inst      6570500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu2.data     63192500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    193744500                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu0.inst     0.926136                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu0.data     0.585034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.inst     0.054978                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu1.data     0.000799                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.inst     0.088510                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu2.data     0.000819                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.002836                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu1.data     0.998798                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu2.data     0.997722                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.998182                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu2.data     0.999905                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.999947                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu0.data     0.992678                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu1.data     0.927249                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu2.data     0.987430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.965385                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu0.inst     0.926136                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu0.data     0.938350                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.inst     0.054978                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu1.data     0.008893                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.inst     0.088510                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu2.data     0.008733                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.013335                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu0.inst     0.926136                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu0.data     0.938350                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.inst     0.054978                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu1.data     0.008893                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.inst     0.088510                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu2.data     0.008733                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.013335                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.inst 41085.889571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu0.data 42360.465116                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.inst 40665.540541                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu1.data 40547.445255                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.inst 40810.559006                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu2.data 40606.896552                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 40946.161515                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu1.data 40554.000430                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu2.data 40590.035701                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40574.611332                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu1.data 40519.165174                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu2.data 40521.688446                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 40520.562718                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu0.data 40567.966280                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu1.data 40564.907275                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu2.data 40526.520509                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40551.261620                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.inst 41085.889571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu0.data 40716.908213                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.inst 40665.540541                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu1.data 40563.352827                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.inst 40810.559006                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu2.data 40533.996151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 40634.333054                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.inst 41085.889571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu0.data 40716.908213                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.inst 40665.540541                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu1.data 40563.352827                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.inst 40810.559006                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu2.data 40533.996151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 40634.333054                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1003                       # Transaction distribution
system.membus.trans_dist::ReadResp               1003                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            56665                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         247849                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           92411                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3765                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3765                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.physmem.port       406461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 406461                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.physmem.port       305152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  305152                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           212103                       # Total snoops (count)
system.membus.snoop_fanout::samples            309444                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  309444    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              309444                       # Request fanout histogram
system.membus.reqLayer0.occupancy           143551936                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          162307848                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq             699850                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            699850                       # Transaction distribution
system.tol2bus.trans_dist::Writeback           331088                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           56764                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        247851                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         304615                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq          401                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp          401                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           193046                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          193046                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side          704                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         2720                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         5384                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       967926                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side         3638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side       998698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1979070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        22528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       103488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       172288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     21428416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side       116416                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     22230208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               44073344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          747842                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          1529000                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   5                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                1529000    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1529000                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1098512639                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            528499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1658991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           4064447                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         744229577                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.9                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           2746963                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy         741498579                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             1.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
