/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [15:0] _04_;
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [7:0] celloutsig_0_27z;
  wire [6:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [8:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_33z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_51z;
  wire celloutsig_0_56z;
  wire [7:0] celloutsig_0_59z;
  wire [19:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  reg [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [15:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [4:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = celloutsig_0_2z[5] ? celloutsig_0_0z : celloutsig_0_8z;
  assign celloutsig_0_39z = celloutsig_0_33z ? celloutsig_0_8z : _00_;
  assign celloutsig_0_1z = celloutsig_0_0z ? in_data[42] : in_data[10];
  assign celloutsig_0_17z = _01_ ? celloutsig_0_0z : celloutsig_0_15z;
  assign celloutsig_0_24z = _02_ ? celloutsig_0_1z : celloutsig_0_4z;
  assign celloutsig_0_4z = ~celloutsig_0_0z;
  assign celloutsig_0_20z = ~celloutsig_0_5z[0];
  assign celloutsig_0_29z = ~celloutsig_0_24z;
  assign celloutsig_1_8z = celloutsig_1_7z | celloutsig_1_6z;
  assign celloutsig_0_30z = celloutsig_0_8z | celloutsig_0_2z[8];
  assign celloutsig_0_7z = celloutsig_0_2z[0] ^ celloutsig_0_2z[2];
  assign celloutsig_0_18z = _03_ ^ celloutsig_0_4z;
  assign celloutsig_0_19z = celloutsig_0_10z[4] ^ celloutsig_0_14z;
  assign celloutsig_0_22z = celloutsig_0_0z ^ celloutsig_0_9z[1];
  reg [15:0] _19_;
  always_ff @(posedge clkin_data[96], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 16'h0000;
    else _19_ <= { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_9z };
  assign { _04_[15], _01_, _04_[13:3], _02_, _00_, _03_ } = _19_;
  assign celloutsig_0_51z = { celloutsig_0_9z, celloutsig_0_40z, celloutsig_0_39z, celloutsig_0_27z, celloutsig_0_15z } & { celloutsig_0_5z[11:6], celloutsig_0_29z, celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_8z, celloutsig_0_48z, celloutsig_0_36z, celloutsig_0_1z, celloutsig_0_40z, celloutsig_0_20z };
  assign celloutsig_1_10z = in_data[118:103] & { celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_6z };
  assign celloutsig_0_2z = { in_data[84:79], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z } & in_data[94:86];
  assign celloutsig_1_3z = { in_data[143:129], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z } >= { in_data[155:138], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_2z[5:4], celloutsig_0_3z, celloutsig_0_5z } <= { celloutsig_0_5z[12:2], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_1_2z = in_data[191:185] <= in_data[177:171];
  assign celloutsig_0_0z = ! in_data[21:5];
  assign celloutsig_0_40z = ! { celloutsig_0_35z[2], celloutsig_0_25z, celloutsig_0_8z };
  assign celloutsig_0_48z = ! { celloutsig_0_4z, celloutsig_0_40z, celloutsig_0_24z, celloutsig_0_26z };
  assign celloutsig_1_15z = { celloutsig_1_9z[2:0], celloutsig_1_1z, celloutsig_1_0z } < { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_6z, celloutsig_1_14z };
  assign celloutsig_1_16z = { celloutsig_1_1z, celloutsig_1_9z, celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_8z } < { celloutsig_1_15z, celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_13z };
  assign celloutsig_0_26z = { _04_[15], _01_, _04_[13:4], celloutsig_0_24z } < { celloutsig_0_25z[2:0], celloutsig_0_20z, celloutsig_0_25z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_13z, celloutsig_0_15z };
  assign celloutsig_0_35z = { celloutsig_0_28z[3:1], celloutsig_0_26z } % { 1'h1, celloutsig_0_25z[3:1] };
  assign celloutsig_0_59z = { celloutsig_0_51z[13:8], celloutsig_0_20z, celloutsig_0_33z } % { 1'h1, celloutsig_0_2z[7:1] };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_5z } % { 1'h1, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_4z, in_data[96] };
  assign celloutsig_0_10z = { celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_6z } % { 1'h1, celloutsig_0_9z[1:0], celloutsig_0_0z, celloutsig_0_4z };
  assign celloutsig_0_21z = { in_data[92:90], celloutsig_0_4z } % { 1'h1, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_20z };
  assign celloutsig_1_19z = { celloutsig_1_10z[0], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_11z } % { 1'h1, celloutsig_1_10z[6], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_25z = { in_data[76], celloutsig_0_9z } % { 1'h1, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_23z };
  assign celloutsig_0_27z = { celloutsig_0_10z[2:0], celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_1z, celloutsig_0_23z } % { 1'h1, in_data[45:41], celloutsig_0_3z, celloutsig_0_13z };
  assign celloutsig_0_5z = celloutsig_0_1z ? in_data[84:65] : in_data[29:10];
  assign celloutsig_0_14z = { celloutsig_0_2z[7:6], celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z } != celloutsig_0_2z[6:2];
  assign celloutsig_1_7z = & { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_14z = & in_data[105:97];
  assign celloutsig_0_13z = & { celloutsig_0_8z, celloutsig_0_2z };
  assign celloutsig_0_33z = & { celloutsig_0_30z, celloutsig_0_29z, celloutsig_0_23z, celloutsig_0_21z, celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_6z };
  assign celloutsig_0_56z = | in_data[40:34];
  assign celloutsig_1_5z = | { celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_13z = | { celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_12z, celloutsig_1_2z };
  assign celloutsig_0_8z = | { in_data[77:68], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_15z = | { celloutsig_0_10z[3:1], celloutsig_0_8z };
  assign celloutsig_0_60z = celloutsig_0_28z[1] & celloutsig_0_59z[1];
  assign celloutsig_0_61z = celloutsig_0_15z & celloutsig_0_56z;
  assign celloutsig_1_1z = in_data[170] & in_data[130];
  assign celloutsig_1_11z = celloutsig_1_2z & celloutsig_1_9z[3];
  assign celloutsig_0_23z = in_data[9] & in_data[60];
  assign celloutsig_0_3z = ^ { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_28z = { celloutsig_0_17z, celloutsig_0_3z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_24z, celloutsig_0_24z, celloutsig_0_7z } >>> celloutsig_0_2z[6:0];
  assign celloutsig_1_0z = ~((in_data[179] & in_data[146]) | in_data[104]);
  assign celloutsig_1_4z = ~((celloutsig_1_1z & celloutsig_1_3z) | celloutsig_1_1z);
  assign celloutsig_1_12z = ~((in_data[106] & in_data[139]) | celloutsig_1_0z);
  assign celloutsig_1_18z = ~((celloutsig_1_16z & celloutsig_1_11z) | celloutsig_1_7z);
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_9z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_9z = { celloutsig_0_2z[2:0], celloutsig_0_0z };
  assign celloutsig_1_6z = ~((celloutsig_1_0z & celloutsig_1_3z) | (celloutsig_1_0z & celloutsig_1_3z));
  assign { _04_[14], _04_[2:0] } = { _01_, _02_, _00_, _03_ };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
