@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_hart_cfg_pkg.v":70:8:70:28|Synthesizing module miv_rv32_hart_cfg_pkg in library work.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":73:8:73:19|Synthesizing module miv_rv32_pkg in library work.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_subsys_pkg.v":69:8:69:26|Synthesizing module miv_rv32_subsys_pkg in library work.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":314:0:314:5|Synthesizing module work_C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v_unit in library work.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":77:0:77:5|Synthesizing module work_C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v_unit in library work.
Selecting top level module BaseDesign
@N: CG775 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Component COREJTAGDEBUG not found in library "work" or "__hyper__lib__", but found in library COREJTAGDEBUG_LIB
@N: CG775 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Component CoreTimer not found in library "work" or "__hyper__lib__", but found in library CORETIMER_LIB
@N: CG775 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v":52:7:52:14|Component MIV_APB3 not found in library "work" or "__hyper__lib__", but found in library MIV_APB3_LIB
@N: CG364 :"C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":1662:7:1662:12|Synthesizing module CLKBUF in library work.
Running optimization stage 1 on CLKBUF .......
Finished optimization stage 1 on CLKBUF (CPU Time 0h:00m:00s, Memory Used current: 258MB peak: 259MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":22:7:22:19|Synthesizing module COREJTAGDEBUG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	NUM_DEBUG_TGTS=32'b00000000000000000000000000000001
	TGT_ACTIVE_HIGH_RESET_0=32'b00000000000000000000000000000000
	IR_CODE_TGT_0=8'b01010101
	TGT_ACTIVE_HIGH_RESET_1=32'b00000000000000000000000000000000
	IR_CODE_TGT_1=8'b01010110
	TGT_ACTIVE_HIGH_RESET_2=32'b00000000000000000000000000000000
	IR_CODE_TGT_2=8'b01010111
	TGT_ACTIVE_HIGH_RESET_3=32'b00000000000000000000000000000000
	IR_CODE_TGT_3=8'b01011000
	TGT_ACTIVE_HIGH_RESET_4=32'b00000000000000000000000000000000
	IR_CODE_TGT_4=8'b01011001
	TGT_ACTIVE_HIGH_RESET_5=32'b00000000000000000000000000000000
	IR_CODE_TGT_5=8'b01011010
	TGT_ACTIVE_HIGH_RESET_6=32'b00000000000000000000000000000000
	IR_CODE_TGT_6=8'b01011011
	TGT_ACTIVE_HIGH_RESET_7=32'b00000000000000000000000000000000
	IR_CODE_TGT_7=8'b01011100
	TGT_ACTIVE_HIGH_RESET_8=32'b00000000000000000000000000000000
	IR_CODE_TGT_8=8'b01011101
	TGT_ACTIVE_HIGH_RESET_9=32'b00000000000000000000000000000000
	IR_CODE_TGT_9=8'b01011110
	TGT_ACTIVE_HIGH_RESET_10=32'b00000000000000000000000000000000
	IR_CODE_TGT_10=8'b01011111
	TGT_ACTIVE_HIGH_RESET_11=32'b00000000000000000000000000000000
	IR_CODE_TGT_11=8'b01100000
	TGT_ACTIVE_HIGH_RESET_12=32'b00000000000000000000000000000000
	IR_CODE_TGT_12=8'b01100001
	TGT_ACTIVE_HIGH_RESET_13=32'b00000000000000000000000000000000
	IR_CODE_TGT_13=8'b01100010
	TGT_ACTIVE_HIGH_RESET_14=32'b00000000000000000000000000000000
	IR_CODE_TGT_14=8'b01100011
	TGT_ACTIVE_HIGH_RESET_15=32'b00000000000000000000000000000000
	IR_CODE_TGT_15=8'b01100100
	UJTAG_BYPASS=32'b00000000000000000000000000000000
	UJTAG_SEC_EN=1'b0
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=128'b01100100011000110110001001100001011000000101111101011110010111010101110001011011010110100101100101011000010101110101011001010101
	TGT_ACTIVE_HIGH_RESET=16'b0000000000000000
	USE_NEW_UJTAG=32'b00000000000000000000000000000001
	USE_UJTAG_WRAPPER=32'b00000000000000000000000000000000
	USE_UJTAG_SEC=32'b00000000000000000000000000000000
   Generated name = COREJTAGDEBUG_Z1
@N: CG364 :"C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":1442:7:1442:11|Synthesizing module UJTAG in library work.
Running optimization stage 1 on UJTAG .......
Finished optimization stage 1 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 258MB peak: 259MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_bufd.v":20:7:20:24|Synthesizing module corejtagdebug_bufd in library COREJTAGDEBUG_LIB.

	DELAY_NUM=32'b00000000000000000000000000100010
   Generated name = corejtagdebug_bufd_34s
@N: CG364 :"C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":229:7:229:10|Synthesizing module BUFD in library work.
Running optimization stage 1 on BUFD .......
Finished optimization stage 1 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 260MB peak: 260MB)
Running optimization stage 1 on corejtagdebug_bufd_34s .......
Finished optimization stage 1 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 262MB peak: 263MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug_uj_jtag.v":47:7:47:27|Synthesizing module COREJTAGDEBUG_UJ_JTAG in library COREJTAGDEBUG_LIB.

	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	DELAY_NUM=32'b00000000000000000000000000100010
	IR_CODE_TGT=8'b01010101
	NUM_LEAD_PAD_BITS=8'b00000000
	NUM_TRAIL_PAD_BITS=8'b00000000
   Generated name = COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0
Running optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 1 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 264MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":489:7:489:12|Synthesizing module CLKINT in library work.
Running optimization stage 1 on CLKINT .......
Finished optimization stage 1 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 264MB)
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|Removing wire UTRSTB, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|Removing wire UTMS, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":169:8:169:52|Removing wire UJTAG_BYPASS_TDO_0, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":176:8:176:52|Removing wire UJTAG_BYPASS_TDO_1, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":183:8:183:52|Removing wire UJTAG_BYPASS_TDO_2, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":190:8:190:52|Removing wire UJTAG_BYPASS_TDO_3, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":241:28:241:37|Removing wire iURSTB_inv, as there is no assignment to it.
Running optimization stage 1 on COREJTAGDEBUG_Z1 .......
@W: CL318 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":31:8:31:13|*Output UTRSTB has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\COREJTAGDEBUG\4.0.100\core\corejtagdebug.v":32:8:32:11|*Output UTMS has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on COREJTAGDEBUG_Z1 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 264MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreJTAGDebug_TRSTN_C0\CoreJTAGDebug_TRSTN_C0.v":56:7:56:28|Synthesizing module CoreJTAGDebug_TRSTN_C0 in library work.
Running optimization stage 1 on CoreJTAGDebug_TRSTN_C0 .......
Finished optimization stage 1 on CoreJTAGDebug_TRSTN_C0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 264MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v":21:7:21:52|Synthesizing module CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF in library work.
Running optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
Finished optimization stage 1 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 264MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0.v":21:7:21:21|Synthesizing module CORERESET_PF_C0 in library work.
Running optimization stage 1 on CORERESET_PF_C0 .......
Finished optimization stage 1 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 264MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":24:7:24:15|Synthesizing module CoreTimer in library CORETIMER_LIB.

	WIDTH=32'b00000000000000000000000000100000
	INTACTIVEH=32'b00000000000000000000000000000001
	FAMILY=32'b00000000000000000000000000010011
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = CoreTimer_32s_1s_19s_0s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":273:37:273:41|Removing redundant assignment.
Running optimization stage 1 on CoreTimer_32s_1s_19s_0s .......
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Optimizing register bit CtrlReg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Actel\DirectCore\CoreTimer\2.0.103\rtl\vlog\core\coretimer.v":146:4:146:9|Pruning register bits 6 to 3 of CtrlReg[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 265MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CoreTimer_C0\CoreTimer_C0.v":23:7:23:18|Synthesizing module CoreTimer_C0 in library work.
Running optimization stage 1 on CoreTimer_C0 .......
Finished optimization stage 1 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 264MB peak: 265MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":23:7:23:36|Synthesizing module MIV_ESS_C0_CoreGPIO_0_CoreGPIO in library work.

	IO_NUM=32'b00000000000000000000000000001000
	APB_WIDTH=32'b00000000000000000000000000100000
	OE_TYPE=1'b1
	INT_BUS=1'b1
	FIXED_CONFIG_0=1'b1
	FIXED_CONFIG_1=1'b1
	FIXED_CONFIG_2=1'b1
	FIXED_CONFIG_3=1'b1
	FIXED_CONFIG_4=1'b1
	FIXED_CONFIG_5=1'b1
	FIXED_CONFIG_6=1'b1
	FIXED_CONFIG_7=1'b1
	FIXED_CONFIG_8=1'b0
	FIXED_CONFIG_9=1'b0
	FIXED_CONFIG_10=1'b0
	FIXED_CONFIG_11=1'b0
	FIXED_CONFIG_12=1'b0
	FIXED_CONFIG_13=1'b0
	FIXED_CONFIG_14=1'b0
	FIXED_CONFIG_15=1'b0
	FIXED_CONFIG_16=1'b0
	FIXED_CONFIG_17=1'b0
	FIXED_CONFIG_18=1'b0
	FIXED_CONFIG_19=1'b0
	FIXED_CONFIG_20=1'b0
	FIXED_CONFIG_21=1'b0
	FIXED_CONFIG_22=1'b0
	FIXED_CONFIG_23=1'b0
	FIXED_CONFIG_24=1'b0
	FIXED_CONFIG_25=1'b0
	FIXED_CONFIG_26=1'b0
	FIXED_CONFIG_27=1'b0
	FIXED_CONFIG_28=1'b0
	FIXED_CONFIG_29=1'b0
	FIXED_CONFIG_30=1'b0
	FIXED_CONFIG_31=1'b0
	IO_TYPE_0=2'b10
	IO_TYPE_1=2'b10
	IO_TYPE_2=2'b10
	IO_TYPE_3=2'b10
	IO_TYPE_4=2'b01
	IO_TYPE_5=2'b01
	IO_TYPE_6=2'b00
	IO_TYPE_7=2'b00
	IO_TYPE_8=2'b00
	IO_TYPE_9=2'b00
	IO_TYPE_10=2'b00
	IO_TYPE_11=2'b00
	IO_TYPE_12=2'b00
	IO_TYPE_13=2'b00
	IO_TYPE_14=2'b00
	IO_TYPE_15=2'b00
	IO_TYPE_16=2'b00
	IO_TYPE_17=2'b00
	IO_TYPE_18=2'b00
	IO_TYPE_19=2'b00
	IO_TYPE_20=2'b00
	IO_TYPE_21=2'b00
	IO_TYPE_22=2'b00
	IO_TYPE_23=2'b00
	IO_TYPE_24=2'b00
	IO_TYPE_25=2'b00
	IO_TYPE_26=2'b00
	IO_TYPE_27=2'b00
	IO_TYPE_28=2'b00
	IO_TYPE_29=2'b00
	IO_TYPE_30=2'b00
	IO_TYPE_31=2'b00
	IO_INT_TYPE_0=3'b111
	IO_INT_TYPE_1=3'b111
	IO_INT_TYPE_2=3'b011
	IO_INT_TYPE_3=3'b010
	IO_INT_TYPE_4=3'b111
	IO_INT_TYPE_5=3'b111
	IO_INT_TYPE_6=3'b111
	IO_INT_TYPE_7=3'b111
	IO_INT_TYPE_8=3'b111
	IO_INT_TYPE_9=3'b111
	IO_INT_TYPE_10=3'b111
	IO_INT_TYPE_11=3'b111
	IO_INT_TYPE_12=3'b111
	IO_INT_TYPE_13=3'b111
	IO_INT_TYPE_14=3'b111
	IO_INT_TYPE_15=3'b111
	IO_INT_TYPE_16=3'b111
	IO_INT_TYPE_17=3'b111
	IO_INT_TYPE_18=3'b111
	IO_INT_TYPE_19=3'b111
	IO_INT_TYPE_20=3'b111
	IO_INT_TYPE_21=3'b111
	IO_INT_TYPE_22=3'b111
	IO_INT_TYPE_23=3'b111
	IO_INT_TYPE_24=3'b111
	IO_INT_TYPE_25=3'b111
	IO_INT_TYPE_26=3'b111
	IO_INT_TYPE_27=3'b111
	IO_INT_TYPE_28=3'b111
	IO_INT_TYPE_29=3'b111
	IO_INT_TYPE_30=3'b111
	IO_INT_TYPE_31=3'b111
	IO_VAL_0=1'b0
	IO_VAL_1=1'b0
	IO_VAL_2=1'b0
	IO_VAL_3=1'b0
	IO_VAL_4=1'b0
	IO_VAL_5=1'b0
	IO_VAL_6=1'b0
	IO_VAL_7=1'b0
	IO_VAL_8=1'b0
	IO_VAL_9=1'b0
	IO_VAL_10=1'b0
	IO_VAL_11=1'b0
	IO_VAL_12=1'b0
	IO_VAL_13=1'b0
	IO_VAL_14=1'b0
	IO_VAL_15=1'b0
	IO_VAL_16=1'b0
	IO_VAL_17=1'b0
	IO_VAL_18=1'b0
	IO_VAL_19=1'b0
	IO_VAL_20=1'b0
	IO_VAL_21=1'b0
	IO_VAL_22=1'b0
	IO_VAL_23=1'b0
	IO_VAL_24=1'b0
	IO_VAL_25=1'b0
	IO_VAL_26=1'b0
	IO_VAL_27=1'b0
	IO_VAL_28=1'b0
	IO_VAL_29=1'b0
	IO_VAL_30=1'b0
	IO_VAL_31=1'b0
	FIXED_CONFIG=32'b11111111000000000000000000000000
	IO_INT_TYPE=96'b111111011010111111111111111111111111111111111111111111111111111111111111111111111111111111111111
	IO_TYPE=64'b1010101001010000000000000000000000000000000000000000000000000000
	IO_VAL=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":512:16:512:28|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":515:16:515:28|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":456:15:456:26|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":436:15:436:26|Removing redundant assignment.
Running optimization stage 1 on MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_both[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_both[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_both[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[5].gpin3[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_both[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Pruning unused register xhdl1.GEN_BITS[4].gpin3[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_both[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_both[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_both[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":464:0:464:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_both[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_neg_52[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[7].APB_32.edge_pos_52[7]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_neg_46[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[6].APB_32.edge_pos_46[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_neg_40[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[5].APB_32.edge_pos_40[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[5].gpin1_42[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[5].gpin2_42[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_neg_34[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[4].APB_32.edge_pos_34[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[4].gpin1_35[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":304:12:304:17|Pruning unused register xhdl1.GEN_BITS[4].gpin2_35[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[3].APB_32.edge_neg_28[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[2].APB_32.edge_pos_18[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_neg_12[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.edge_pos_12[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":444:0:444:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_neg_6[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":424:0:424:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.edge_pos_6[0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[0].APB_32.INTR_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[1].APB_32.INTR_reg[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[4].APB_32.INTR_reg[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[5].APB_32.INTR_reg[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[6].APB_32.INTR_reg[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Optimizing register bit xhdl1.GEN_BITS[7].APB_32.INTR_reg[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[0].APB_32.INTR_reg[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[1].APB_32.INTR_reg[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[4].APB_32.INTR_reg[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[5].APB_32.INTR_reg[5]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[6].APB_32.INTR_reg[6]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":484:0:484:5|Pruning unused register xhdl1.GEN_BITS[7].APB_32.INTR_reg[7]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 265MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Clock_gen.v":38:7:38:40|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_Clock_gen in library work.

	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s .......
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 265MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":31:7:31:39|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_Tx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	TX_FIFO=32'b00000000000000000000000000000000
	tx_idle=32'b00000000000000000000000000000000
	tx_load=32'b00000000000000000000000000000001
	start_bit=32'b00000000000000000000000000000010
	tx_data_bits=32'b00000000000000000000000000000011
	parity_bit=32'b00000000000000000000000000000100
	tx_stop_bit=32'b00000000000000000000000000000101
	delay_state=32'b00000000000000000000000000000110
   Generated name = MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s
@W: CG1340 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@W: CG1340 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":268:0:268:5|Index into variable tx_byte could be out of range ; a simulation mismatch is possible.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":356:21:356:29|Removing redundant assignment.
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Optimizing register bit fifo_read_en0 to a constant 1. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Pruning unused register fifo_read_en0. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":30:7:30:39|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_Rx_async in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	receive_states_rx_idle=32'b00000000000000000000000000000000
	receive_states_rx_data_bits=32'b00000000000000000000000000000001
	receive_states_rx_stop_bit=32'b00000000000000000000000000000010
	receive_states_rx_wait_state=32'b00000000000000000000000000000011
   Generated name = MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":254:23:254:35|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":280:18:280:25|Removing redundant assignment.
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@W: CL177 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":501:0:501:5|Sharing sequential element clear_framing_error_en and merging clear_parity_en. Add a syn_preserve attribute to the element to prevent sharing.
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":31:7:31:39|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_COREUART in library work.

	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	FAMILY=32'b00000000000000000000000000011010
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":390:22:390:33|Removing redundant assignment.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":136:8:136:17|Object data_ready is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":376:0:376:5|Pruning unused register overflow_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":341:0:341:5|Pruning unused register rx_dout_reg_empty_q. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":326:0:326:5|Pruning unused register rx_dout_reg[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":293:0:293:5|Pruning unused register rx_state[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":278:0:278:5|Pruning unused register clear_framing_error_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":263:0:263:5|Pruning unused register clear_parity_reg0. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUART.v":159:0:159:5|Pruning unused register fifo_write_tx. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":59:7:59:42|Synthesizing module MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb in library work.

	FAMILY=32'b00000000000000000000000000011010
	TX_FIFO=32'b00000000000000000000000000000000
	RX_FIFO=32'b00000000000000000000000000000000
	BAUD_VALUE=32'b00000000000000000000000000000001
	FIXEDMODE=32'b00000000000000000000000000000000
	PRG_BIT8=32'b00000000000000000000000000000001
	PRG_PARITY=32'b00000000000000000000000000000000
	RX_LEGACY_MODE=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN=32'b00000000000000000000000000000000
	BAUD_VAL_FRCTN_EN=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":254:31:254:41|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":275:31:275:41|Removing redundant assignment.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|Object controlReg3 is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 .......
Finished optimization stage 1 on MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 266MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3_muxptob3.v":51:7:51:23|Synthesizing module MIV_APB3_MUXPTOB3 in library MIV_APB3_LIB.
Running optimization stage 1 on MIV_APB3_MUXPTOB3 .......
Finished optimization stage 1 on MIV_APB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 266MB peak: 267MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v":52:7:52:14|Synthesizing module MIV_APB3 in library MIV_APB3_LIB.

	APBSLOT0ENABLE=1'b1
	APBSLOT1ENABLE=1'b1
	APBSLOT2ENABLE=1'b1
	APBSLOT3ENABLE=1'b1
	APBSLOT4ENABLE=1'b0
	APBSLOT5ENABLE=1'b1
	APBSLOT6ENABLE=1'b1
	APBSLOT7ENABLE=1'b0
	APBSLOT8ENABLE=1'b1
	APBSLOT9ENABLE=1'b1
	APBSLOT10ENABLE=1'b1
	APBSLOT11ENABLE=1'b0
	APBSLOT12ENABLE=1'b0
	APBSLOT13ENABLE=1'b0
	APBSLOT14ENABLE=1'b0
	APBSLOT15ENABLE=1'b0
	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
	L_APBSLOT15_REG_EN=1'b1
	L_VERSION_NUM_ADDR=32'b00001111111111111111101111111100
	L_MIV_VERSION_NUM=32'b00000010000000000000000011001000
	APB_DWIDTH=6'b100000
	IADDR_OPTION=32'b00000000000000000000000000000000
	MADDR_BITS=6'b011100
	UPR_NIBBLE_POSN=4'b0110
	SC_0=1'b0
	SC_1=1'b0
	SC_2=1'b0
	SC_3=1'b0
	SC_4=1'b0
	SC_5=1'b0
	SC_6=1'b0
	SC_7=1'b0
	SC_8=1'b0
	SC_9=1'b0
	SC_10=1'b0
	SC_11=1'b0
	SC_12=1'b0
	SC_13=1'b0
	SC_14=1'b0
	SC_15=1'b0
	IADDR_NOTINUSE=32'b00000000000000000000000000000000
	IADDR_EXTERNAL=32'b00000000000000000000000000000001
	IADDR_SLOT0=32'b00000000000000000000000000000010
	IADDR_SLOT1=32'b00000000000000000000000000000011
	IADDR_SLOT2=32'b00000000000000000000000000000100
	IADDR_SLOT3=32'b00000000000000000000000000000101
	IADDR_SLOT4=32'b00000000000000000000000000000110
	IADDR_SLOT5=32'b00000000000000000000000000000111
	IADDR_SLOT6=32'b00000000000000000000000000001000
	IADDR_SLOT7=32'b00000000000000000000000000001001
	IADDR_SLOT8=32'b00000000000000000000000000001010
	IADDR_SLOT9=32'b00000000000000000000000000001011
	IADDR_SLOT10=32'b00000000000000000000000000001100
	IADDR_SLOT11=32'b00000000000000000000000000001101
	IADDR_SLOT12=32'b00000000000000000000000000001110
	IADDR_SLOT13=32'b00000000000000000000000000001111
	IADDR_SLOT14=32'b00000000000000000000000000010000
	IADDR_SLOT15=32'b00000000000000000000000000010001
	SL0=16'b0000000000000001
	SL1=16'b0000000000000010
	SL2=16'b0000000000000100
	SL3=16'b0000000000001000
	SL4=16'b0000000000000000
	SL5=16'b0000000000100000
	SL6=16'b0000000001000000
	SL7=16'b0000000000000000
	SL8=16'b0000000100000000
	SL9=16'b0000001000000000
	SL10=16'b0000010000000000
	SL11=16'b0000000000000000
	SL12=16'b0000000000000000
	SL13=16'b0000000000000000
	SL14=16'b0000000000000000
	SL15=16'b0000000000000000
	SC=16'b0000000000000000
	SC_qual=16'b0000000000000000
   Generated name = MIV_APB3_Z4
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_APB3\2.0.100\rtl\vlog\core\miv_apb3.v":282:12:282:20|Removing wire IA_PRDATA, as there is no assignment to it.
Running optimization stage 1 on MIV_APB3_Z4 .......
Finished optimization stage 1 on MIV_APB3_Z4 (CPU Time 0h:00m:00s, Memory Used current: 266MB peak: 267MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_APB_TO_APB\2.0.100\rtl\MIV_ESS_APB_TO_APB.v":39:7:39:24|Synthesizing module MIV_ESS_APB_TO_APB in library work.

	APB_INITIATOR_0_MIRROR=32'b00000000000000000000000000000001
	APB_INITIATOR_3_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_4_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_11_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_12_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_13_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_14_MIRROR=32'b00000000000000000000000000000000
	APB_INITIATOR_15_MIRROR=32'b00000000000000000000000000000000
	APB_TARGET_0_MIRROR=32'b00000000000000000000000000000000
	APB_TARGET_3_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_4_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_11_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_12_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_13_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_14_MIRROR=32'b00000000000000000000000000000001
	APB_TARGET_15_MIRROR=32'b00000000000000000000000000000001
   Generated name = MIV_ESS_APB_TO_APB_Z5
Running optimization stage 1 on MIV_ESS_APB_TO_APB_Z5 .......
Finished optimization stage 1 on MIV_ESS_APB_TO_APB_Z5 (CPU Time 0h:00m:00s, Memory Used current: 266MB peak: 267MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\RESET_CTRL.v":39:7:39:16|Synthesizing module RESET_CTRL in library work.

	RST_POR_DURATION=32'b00000000000000001000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = RESET_CTRL_32768s_0s
Running optimization stage 1 on RESET_CTRL_32768s_0s .......
Finished optimization stage 1 on RESET_CTRL_32768s_0s (CPU Time 0h:00m:00s, Memory Used current: 266MB peak: 267MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_ESS_RESET_CTRL\2.0.101\rtl\MIV_ESS_RESET_CTRL.v":39:7:39:24|Synthesizing module MIV_ESS_RESET_CTRL in library work.

	FAMILY=32'b00000000000000000000000000011010
	RST_POR_DURATION=32'b00000000000000001000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = MIV_ESS_RESET_CTRL_26s_32768s_0s
Running optimization stage 1 on MIV_ESS_RESET_CTRL_26s_32768s_0s .......
Finished optimization stage 1 on MIV_ESS_RESET_CTRL_26s_32768s_0s (CPU Time 0h:00m:00s, Memory Used current: 266MB peak: 267MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v":39:7:39:19|Synthesizing module apb_interface in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	IP_REG_ADDR=24'b000000000001000000000000
	IE_REG_ADDR=24'b000000000010000000000000
	CLAIM_COMPLETE_ADDR=24'b001000000000000000000100
   Generated name = apb_interface_0s_4096_8192_2097156
Running optimization stage 1 on apb_interface_0s_4096_8192_2097156 .......
Finished optimization stage 1 on apb_interface_0s_4096_8192_2097156 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v":39:7:39:30|Synthesizing module interrupt_claim_complete in library work.

	NUM_OF_INTERRUPTS=32'b00000000000000000000000000000010
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = interrupt_claim_complete_2s_0s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v":165:76:165:114|Removing redundant assignment.
Running optimization stage 1 on interrupt_claim_complete_2s_0s .......
@W: CL265 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v":80:0:80:5|Removing unused bit 0 of int_priority[31:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on interrupt_claim_complete_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\miv_plic.v":39:7:39:14|Synthesizing module MIV_PLIC in library work.

	NUM_OF_INTS=32'b00000000000000000000000000000010
	FAMILY=32'b00000000000000000000000000011010
	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = MIV_PLIC_2s_26s_0s
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_enable_register.v":39:7:39:31|Synthesizing module interrupt_enable_register in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = interrupt_enable_register_0s
Running optimization stage 1 on interrupt_enable_register_0s .......
Finished optimization stage 1 on interrupt_enable_register_0s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_pending_register.v":39:7:39:32|Synthesizing module interrupt_pending_register in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = interrupt_pending_register_0s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_pending_register.v":86:43:86:63|Removing redundant assignment.
Running optimization stage 1 on interrupt_pending_register_0s .......
Finished optimization stage 1 on interrupt_pending_register_0s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\plic_gateway.v":39:7:39:18|Synthesizing module plic_gateway in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
   Generated name = plic_gateway_0s
Running optimization stage 1 on plic_gateway_0s .......
Finished optimization stage 1 on plic_gateway_0s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
Running optimization stage 1 on MIV_PLIC_2s_26s_0s .......
Finished optimization stage 1 on MIV_PLIC_2s_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\MIV_ESS_C0.v":223:7:223:16|Synthesizing module MIV_ESS_C0 in library work.
Running optimization stage 1 on MIV_ESS_C0 .......
Finished optimization stage 1 on MIV_ESS_C0 (CPU Time 0h:00m:00s, Memory Used current: 267MB peak: 268MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18474:7:18474:22|Synthesizing module miv_rv32_ifu_iab in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	RESP_ERROR_WIDTH=32'b00000000000000000000000000000010
	BUFF_DEPTH=32'b00000000000000000000000000000011
	LOG2_BUFF_DEPTH=32'b00000000000000000000000000000010
	MI_I_MEM=32'b00000000000000000000000000000000
   Generated name = miv_rv32_ifu_iab_32s_2s_3s_2s_0s
Opening data file miv_rv32_ifu_iab_32s_2s_3s_2s_0s_buff_entry_addr_req_32888_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18721:3:18721:9|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_ifu_iab_32s_2s_3s_2s_0s_buff_entry_addr_req_32888_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18721:3:18721:9|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_ifu_iab_32s_2s_3s_2s_0s_buff_entry_addr_req_32888_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18721:3:18721:9|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s .......
Finished optimization stage 1 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 270MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11889:7:11889:25|Synthesizing module miv_rv32_fetch_unit in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	l_core_reset_vector=32'b10000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	IAB_BUFF_DEPTH=32'b00000000000000000000000000000011
	LOG2_IAB_BUFF_DEPTH=32'b00000000000000000000000000000010
	MAX_IFU_EMI_OS=32'b00000000000000000000000000000011
	LOG2_MAX_IFU_EMI_OS=32'b00000000000000000000000000000010
	RESP_ERROR_WIDTH=32'b00000000000000000000000000000010
	IFU_MEM_ERROR_BIT=32'b00000000000000000000000000000000
	IFU_PARITY_ERROR_BIT=32'b00000000000000000000000000000001
   Generated name = miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6
Running optimization stage 1 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 .......
Finished optimization stage 1 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 270MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18916:7:18916:18|Synthesizing module miv_rv32_lsu in library work.

	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	REQ_BUFF_DEPTH=32'b00000000000000000000000000000010
	LOG2_REQ_BUFF_DEPTH=32'b00000000000000000000000000000001
	OS_COUNT_WIDTH=32'b00000000000000000000000000000010
	MAX_OS=32'b00000000000000000000000000000010
   Generated name = miv_rv32_lsu_32s_2s_1s_2s_2s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19009:38:19009:51|Object req_resp_fault is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19017:38:19017:57|Object lsu_emi_req_accepted is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19020:38:19020:53|Object emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19021:38:19021:58|Object next_emi_req_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19022:38:19022:62|Object emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19023:38:19023:67|Object next_emi_req_os_count_at_flush is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19024:38:19024:49|Object inc_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19025:38:19025:49|Object dec_os_count is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19026:38:19026:56|Object emi_req_os_at_flush is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19027:38:19027:52|Object next_emi_req_os is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_lsu_32s_2s_1s_2s_2s .......
Finished optimization stage 1 on miv_rv32_lsu_32s_2s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 270MB peak: 270MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":12771:7:12771:22|Synthesizing module miv_rv32_idecode in library work.

	GEN_DECODE_RV32I=1'b1
	GEN_DECODE_RV32M=32'b00000000000000000000000000000001
	GEN_DECODE_RV32C=32'b00000000000000000000000000000001
	GEN_DECODE_RV32F=32'b00000000000000000000000000000000
   Generated name = miv_rv32_idecode_1_1s_1s_0s
Running optimization stage 1 on miv_rv32_idecode_1_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_idecode_1_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 283MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1115:8:1115:26|Synthesizing module miv_rv32_csr_decode in library work.

	CHECK_ILLEGAL=32'b00000000000000000000000000000001
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_decode_1s_1s_0s
Running optimization stage 1 on miv_rv32_csr_decode_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_decode_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 282MB peak: 283MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10619:8:10619:19|Synthesizing module miv_rv32_exu in library work.

	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	cfg_div_en=32'b00000000000000000000000000000001
	cfg_fast_mul=32'b00000000000000000000000000000001
	cfg_slow_mul=32'b00000000000000000000000000000000
   Generated name = miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11744:7:11744:18|Synthesizing module miv_rv32_mul in library work.

	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_core_cfg_macc_reg=1'b1
   Generated name = miv_rv32_mul_2s_18446744073709551615s
Running optimization stage 1 on miv_rv32_mul_2s_18446744073709551615s .......
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11775:4:11775:9|Pruning register bits 63 to 33 of gen_reg_macc.in_reg0[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11775:4:11775:9|Pruning register bits 63 to 33 of gen_reg_macc.in_reg1[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11775:4:11775:9|Pruning unused register gen_reg_macc.start_mul_ack. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on miv_rv32_mul_2s_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 283MB peak: 284MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10766:32:10766:40|Object fpu_frm_i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10767:32:10767:35|Object op_i is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":843:10:843:11|Object status_o.NV is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":844:10:844:11|Object status_o.DZ is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":845:10:845:11|Object status_o.OF is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":846:10:846:11|Object status_o.UF is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\pkg\miv_rv32_pkg.v":847:10:847:11|Object status_o.NX is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10773:32:10773:48|Object fpu_operand_order is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10774:32:10774:39|Object op_mod_i is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11455:2:11455:7|Pruning unused register slow_mul_ack. Make sure that there are no unused intermediate registers.
@W: CL271 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11493:2:11493:7|Pruning unused bits 64 to 32 of exu_result_reg_int[64:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":317:8:317:19|Synthesizing module miv_rv32_bcu in library work.
Running optimization stage 1 on miv_rv32_bcu .......
Finished optimization stage 1 on miv_rv32_bcu (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6711:7:6711:22|Synthesizing module miv_rv32_irq_reg in library work.

	IRQ_STICKY_CAPTURE=32'b00000000000000000000000000000000
   Generated name = miv_rv32_irq_reg_0s
Running optimization stage 1 on miv_rv32_irq_reg_0s .......
Finished optimization stage 1 on miv_rv32_irq_reg_0s (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6867:7:6867:23|Synthesizing module miv_rv32_priv_irq in library work.

	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000011
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
   Generated name = miv_rv32_priv_irq_3s_0_0
Running optimization stage 1 on miv_rv32_priv_irq_3s_0_0 .......
Finished optimization stage 1 on miv_rv32_priv_irq_3s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1115:8:1115:26|Synthesizing module miv_rv32_csr_decode in library work.

	CHECK_ILLEGAL=32'b00000000000000000000000000000000
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_decode_0s_1s_0s
Running optimization stage 1 on miv_rv32_csr_decode_0s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_decode_0s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 309MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000101
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_5s_1s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000011
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_3s_1s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_3s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_3s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000001
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_1s_1s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_1s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000001
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_1s_0s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000011111
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_31s_0s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_31s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_31s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000000101
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=5'b00000
   Generated name = miv_rv32_csr_gpr_state_reg_5s_1s_0
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_5s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000000
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_0s_0s
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_0s_0s .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 310MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1769:7:1769:27|Synthesizing module miv_rv32_csr_privarch in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_trigger_bus_width=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000011
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
   Generated name = miv_rv32_csr_privarch_Z7
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000011110
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=30'b100000000000000000000000000001
   Generated name = miv_rv32_csr_gpr_state_reg_30s_1s_536870913
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_0
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_0 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 329MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4193:18:4193:51|Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4194:18:4194:53|Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4195:18:4195:49|Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4196:18:4196:51|Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4206:18:4206:61|Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4207:18:4207:63|Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4208:18:4208:59|Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4209:18:4209:61|Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4213:18:4213:43|Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4214:18:4214:61|Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4215:18:4215:63|Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4216:18:4216:59|Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4217:18:4217:61|Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4221:18:4221:56|Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4222:18:4222:58|Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4223:18:4223:54|Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4224:18:4224:56|Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4193:18:4193:51|Object machine_init_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4194:18:4194:53|Object machine_init_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4195:18:4195:49|Object machine_sw_wr_tdata1_dmode_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4196:18:4196:51|Object machine_sw_wr_tdata1_dmode_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4206:18:4206:61|Object machine_init_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4207:18:4207:63|Object machine_init_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4208:18:4208:59|Object machine_sw_wr_tdata1_mcontrol_select_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4209:18:4209:61|Object machine_sw_wr_tdata1_mcontrol_select_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4213:18:4213:43|Object tdata1_mcontrol_action_reg is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4214:18:4214:61|Object machine_init_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4215:18:4215:63|Object machine_init_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4216:18:4216:59|Object machine_sw_wr_tdata1_mcontrol_action_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4217:18:4217:61|Object machine_sw_wr_tdata1_mcontrol_action_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4221:18:4221:56|Object machine_init_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4222:18:4222:58|Object machine_init_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4223:18:4223:54|Object machine_sw_wr_tdata1_mcontrol_m_wr_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4224:18:4224:56|Object machine_sw_wr_tdata1_mcontrol_m_wr_data is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b10000000000000000000000000000000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 329MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1935:32:1935:40|Object irq_m_swi is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2113:32:2113:47|Object mcause_sw_rd_sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2114:32:2114:47|Object mcause_sw_wr_sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2217:50:2217:63|Object sw_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2222:50:2222:64|Object ext_msip_retime is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2223:50:2223:64|Object ext_mtip_retime is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2224:50:2224:64|Object ext_meip_retime is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2242:50:2242:69|Object debugger_rd_en_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":2243:50:2243:69|Object debugger_wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_privarch_Z7 .......
@W: CL168 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":4310:6:4310:26|Removing instance gen_tdata1_2.gen_per_trig_tdata1[1].u_tdata1_mcontrol_hit because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on miv_rv32_csr_privarch_Z7 (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7494:7:7494:21|Synthesizing module miv_rv32_expipe in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	I_DATA_BYTES=32'b00000000000000000000000000000100
	D_DATA_BYTES=32'b00000000000000000000000000000100
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000011
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
	l_core_cfg_trigger_bus_width=32'b00000000000000000000000000000010
	l_core_cfg_gpr_ecc_uncorrectable_irq=1'b0
	l_core_cfg_gpr_ecc_correctable_irq=1'b0
	l_core_cfg_gpr_fwd_hzd=1'b0
   Generated name = miv_rv32_expipe_Z8
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5998:7:5998:22|Synthesizing module miv_rv32_gpr_ram in library work.

	ECC_ENABLE=32'b00000000000000000000000000000000
	l_core_cfg_gpr_fwd_hzd=1'b0
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	GPR_DEPTH=32'b00000000000000000000000000100000
   Generated name = miv_rv32_gpr_ram_0s_0_0s_32s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6111:72:6111:89|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6112:72:6112:89|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6113:72:6113:89|Removing redundant assignment.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6344:7:6344:28|Synthesizing module miv_rv32_gpr_ram_array in library work.

	d_width=32'b00000000000000000000000000100000
	addr_width_gpr=32'b00000000000000000000000000000110
	mem_depth=32'b00000000000000000000000000100000
   Generated name = miv_rv32_gpr_ram_array_32s_6s_32s
Running optimization stage 1 on miv_rv32_gpr_ram_array_32s_6s_32s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Found RAM mem_xf, depth=32, width=32
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Found RAM mem_xf, depth=32, width=32
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6370:4:6370:9|Found RAM mem_xf, depth=32, width=32
Finished optimization stage 1 on miv_rv32_gpr_ram_array_32s_6s_32s (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 329MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6067:15:6067:26|Object ecc_cerr_int is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6071:16:6071:32|Object gpr_ram_init_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6072:16:6072:32|Object gpr_ram_init_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6073:16:6073:36|Object gpr_ram_init_write_en is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6076:16:6076:27|Object gpr_mux_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6077:16:6077:27|Object gpr_mux_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6078:16:6078:31|Object gpr_mux_write_en is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_gpr_ram_0s_0_0s_32s .......
Finished optimization stage 1 on miv_rv32_gpr_ram_0s_0_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 311MB peak: 329MB)
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7682:48:7682:66|Object next_stage_ready_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7685:48:7685:75|Object update_ex_retr_ctrl_attbs_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7692:48:7692:68|Object trigger_breakpoint_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7716:48:7716:62|Object exu_op_abort_de is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7758:48:7758:66|Object next_stage_ready_ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7821:48:7821:67|Object sw_csr_rd_illegal_ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":7928:48:7928:72|Object exu_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8058:48:8058:70|Object soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8059:48:8059:75|Object next_soft_reset_pending_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8071:48:8071:72|Object csr_result_reg_ready_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8073:48:8073:67|Object csr_explicit_wr_retr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8099:48:8099:66|Object bus_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8100:48:8100:69|Object parity_error_i_irq_src is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8101:48:8101:66|Object bus_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":8102:48:8102:69|Object parity_error_d_irq_src is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_expipe_Z8 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":10390:2:10390:7|Pruning unused register sreset. Make sure that there are no unused intermediate registers.
@N: CL189 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9191:4:9191:9|Register bit gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5] is always 0.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":9191:4:9191:9|Pruning register bit 5 of gen_gpr_ex_attbs_rd_ex.de_ex_pipe_gpr_rs1_rd_sel_ex[5:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on miv_rv32_expipe_Z8 (CPU Time 0h:00m:00s, Memory Used current: 313MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":564:7:564:19|Synthesizing module miv_rv32_hart in library work.

	I_ADDR_WIDTH=32'b00000000000000000000000000100000
	D_ADDR_WIDTH=32'b00000000000000000000000000100000
	I_DATA_BYTES=32'b00000000000000000000000000000100
	D_DATA_BYTES=32'b00000000000000000000000000000100
	l_core_cfg_hw_debug=32'b00000000000000000000000000000001
	l_core_cfg_num_triggers=32'b00000000000000000000000000000010
	l_core_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_core_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_core_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_core_reset_vector=32'b10000000000000000000000000000000
	l_core_static_mtvec_base=32'b10000000000000000000000000000100
	l_core_cfg_static_mtvec_base=1'b0
	l_core_cfg_static_mtvec_mode=1'b1
	l_core_static_mtvec_mode=2'b00
	l_core_num_sys_ext_irqs=32'b00000000000000000000000000000011
	l_core_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_core_cfg_time_count_width=32'b00000000000000000000000001000000
	l_core_cfg_lsu_fwd=1'b0
	l_core_cfg_csr_fwd=1'b0
	l_core_cfg_exu_fwd=1'b0
	l_core_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
   Generated name = miv_rv32_hart_Z9
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":725:39:725:75|Object ifu_expipe_req_branch_excpt_taken_net is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_hart_Z9 .......
Finished optimization stage 1 on miv_rv32_hart_Z9 (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":9927:8:9927:22|Synthesizing module miv_rv32_buffer in library work.

	BUFF_WIDTH=32'b00000000000000000000000000000110
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_6s_2s_1s_1s
Opening data file miv_rv32_buffer_6s_2s_1s_1s_buff_data_32888_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_buffer_6s_2s_1s_1s_buff_data_32888_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on miv_rv32_buffer_6s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_6s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":9927:8:9927:22|Synthesizing module miv_rv32_buffer in library work.

	BUFF_WIDTH=32'b00000000000000000000000000001011
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_11s_2s_1s_1s
Opening data file miv_rv32_buffer_11s_2s_1s_1s_buff_data_32888_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_buffer_11s_2s_1s_1s_buff_data_32888_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on miv_rv32_buffer_11s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_11s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5613:8:5613:33|Synthesizing module miv_rv32_csr_gpr_state_reg in library work.

	WIDTH=32'b00000000000000000000000000100000
	FIELD_RESET_EN=32'b00000000000000000000000000000001
	FIELD_RESET_VAL=32'b00000011000000010000000011001000
   Generated name = miv_rv32_csr_gpr_state_reg_32s_1s_50397384
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":5668:8:5668:18|Object wr_en_valid is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 .......
Finished optimization stage 1 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":9927:8:9927:22|Synthesizing module miv_rv32_buffer in library work.

	BUFF_WIDTH=32'b00000000000000000000000000000111
	BUFF_SIZE=32'b00000000000000000000000000000010
	PTR_SIZE=32'b00000000000000000000000000000001
	BUFF_MAX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_buffer_7s_2s_1s_1s
Opening data file miv_rv32_buffer_7s_2s_1s_1s_buff_data_32888_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Opening data file miv_rv32_buffer_7s_2s_1s_1s_buff_data_32888_initial_block from directory .
@W: CG532 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10042:1:10042:7|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on miv_rv32_buffer_7s_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_buffer_7s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":4459:8:4459:27|Synthesizing module miv_rv32_subsys_regs in library work.

	REGS_ADDR_WIDTH=32'b00000000000000000000000000001100
	ECC_ENABLE=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_gpr_ded_reset_en=1'b1
	ICACHE_EN=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	REQ_BUFF_WIDTH=32'b00000000000000000000000000000111
	REQ_BUFF_DEPTH=32'b00000000000000000000000000000010
	LOG2_REQ_BUFF_DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s
Running optimization stage 1 on miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s .......
Finished optimization stage 1 on miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 296MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2448:8:2448:35|Synthesizing module miv_rv32_subsys_interconnect in library work.

	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	ECC_ENABLE=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm1_present=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	ICACHE_EN=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	MAX_OS_I_TRX=32'b00000000000000000000000000000010
	LOG2_MAX_OS_I_TRX=32'b00000000000000000000000000000001
	MAX_OS_D_TRX=32'b00000000000000000000000000000010
	LOG2_MAX_OS_D_TRX=32'b00000000000000000000000000000001
   Generated name = miv_rv32_subsys_interconnect_Z10
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2895:47:2895:61|Object tcm1_d_os_other is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2896:47:2896:66|Object udma_ctrl_d_os_other is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on miv_rv32_subsys_interconnect_Z10 .......
Finished optimization stage 1 on miv_rv32_subsys_interconnect_Z10 (CPU Time 0h:00m:00s, Memory Used current: 300MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":79:8:79:22|Synthesizing module miv_rv32_ipcore in library work.

	FAMILY=32'b00000000000000000000000000011010
	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_REGISTER_IO=32'b00000000000000000000000000000001
	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_PRESENT=32'b00000000000000000000000000000000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	SUBSYS_CFG_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_UDMA_PRESENT=32'b00000000000000000000000000000000
	TCM0_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM0_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM0_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	TCM_TAS_ADDR_WIDTH=32'b00000000000000000000000000100000
	USE_BUS_PARITY=32'b00000000000000000000000000000000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM1_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM1_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_apb_start_addr=32'b01110000000000000000000000000000
	l_apb_end_addr=32'b01111111111111111111111111111111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_udma_ctrl_start_addr=32'b00001111111111111111111111100000
	l_udma_ctrl_end_addr=32'b00001111111111111111111111110001
	l_subsys_cfg_start_addr=32'b00000000000000000110000000000000
	l_subsys_cfg_end_addr=32'b00000000000000000110111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
	l_tcm1_start_addr=32'b00000000000000001010000000000000
	l_tcm1_end_addr=32'b00000000000000001010001000000000
	l_tcm_tas_udma_ctrl_start_addr=32'b00001111111111111111111111101110
	l_tcm_tas_udma_ctrl_end_addr=32'b00001111111111111111111111101111
	l_tcm_tas_tcm0_start_addr=32'b00001111111111111111111111100100
	l_tcm_tas_tcm0_end_addr=32'b00001111111111111111111111100101
	l_tcm_tas_tcm1_start_addr=32'b00001111111111111111111111101100
	l_tcm_tas_tcm1_end_addr=32'b00001111111111111111111111101101
	l_subsys_cfg_tcm_tas_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_tas_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm1_present=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_apb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
	l_hart_cfg_hw_debug=32'b00000000000000000000000000000001
	l_hart_cfg_num_triggers=32'b00000000000000000000000000000010
	l_hart_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_hart_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_hart_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_hart_reset_vector=32'b10000000000000000000000000000000
	l_hart_static_mtvec_base=32'b10000000000000000000000000000100
	l_hart_cfg_static_mtvec_base=1'b0
	l_hart_cfg_static_mtvec_mode=1'b1
	l_hart_static_mtvec_mode=2'b00
	l_hart_num_sys_ext_irqs=32'b00000000000000000000000000000001
	l_hart_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_hart_cfg_time_count_width=32'b00000000000000000000000001000000
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
	l_hart_cfg_lsu_fwd=1'b0
	l_hart_cfg_csr_fwd=1'b0
	l_hart_cfg_exu_fwd=1'b0
	l_hart_cfg_gpr_type=1'b0
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	BOOTROM_SRC_START_ADDR=32'b10000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b10000000000000000011111111111111
	BOOTROM_DEST_ADDR=32'b01000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	ICACHE_EN=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	TCM_REGS=32'b00000000000000000000000000000000
	I_REGS=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	ICACHE_DEPTH=32'b00000000000000000000000100000000
	TCM0_DEPTH=32'b00000000000000001000000000000000
	TCM0_WIDTH=32'b00000000000000000000000000001111
	TCM1_DEPTH=32'b00000000000000000000000010000001
	l_hart_total_sys_ext_irqs=32'b00000000000000000000000000000011
   Generated name = miv_rv32_ipcore_Z11
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15930:7:15930:29|Synthesizing module miv_rv32_debug_dtm_jtag in library work.

	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
   Generated name = miv_rv32_debug_dtm_jtag_1s
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16165:67:16165:73|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16173:67:16173:73|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16193:48:16193:54|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16194:48:16194:54|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16195:48:16195:54|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16196:48:16196:55|Removing redundant assignment.
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16380:45:16380:49|Removing redundant assignment.
Running optimization stage 1 on miv_rv32_debug_dtm_jtag_1s .......
Finished optimization stage 1 on miv_rv32_debug_dtm_jtag_1s (CPU Time 0h:00m:00s, Memory Used current: 301MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15668:7:15668:25|Synthesizing module miv_rv32_debug_fifo in library work.

	WIDTH=32'b00000000000000000000000000101001
	RESET_SYNC_WR_2_RD=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_debug_fifo_41s_1s_1s
Running optimization stage 1 on miv_rv32_debug_fifo_41s_1s_1s .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15811:0:15811:5|Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|Found RAM fifo_memory, depth=2, width=41
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15791:0:15791:5|Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15785:0:15785:5|Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on miv_rv32_debug_fifo_41s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 301MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15668:7:15668:25|Synthesizing module miv_rv32_debug_fifo in library work.

	WIDTH=32'b00000000000000000000000000100010
	RESET_SYNC_WR_2_RD=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000000001
   Generated name = miv_rv32_debug_fifo_34s_1s_1s
Running optimization stage 1 on miv_rv32_debug_fifo_34s_1s_1s .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15811:0:15811:5|Pruning unused register wr_gray_ptr_in_read[1:0]. Make sure that there are no unused intermediate registers.
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15839:0:15839:5|Found RAM fifo_memory, depth=2, width=34
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15791:0:15791:5|Pruning register bit 1 of rd_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15785:0:15785:5|Pruning register bit 1 of wr_ptr[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on miv_rv32_debug_fifo_34s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 301MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14934:7:14934:24|Synthesizing module miv_rv32_debug_sba in library work.
Running optimization stage 1 on miv_rv32_debug_sba .......
Finished optimization stage 1 on miv_rv32_debug_sba (CPU Time 0h:00m:00s, Memory Used current: 304MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13790:7:13790:23|Synthesizing module miv_rv32_debug_du in library work.
Running optimization stage 1 on miv_rv32_debug_du .......
@W: CL265 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Removing unused bit 23 of command_reg[31:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Pruning unused bits 19 to 18 of command_reg[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Optimizing register bit abstractcs_busyerr to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Pruning unused register abstractcs_busyerr. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on miv_rv32_debug_du (CPU Time 0h:00m:00s, Memory Used current: 305MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13452:7:13452:27|Synthesizing module miv_rv32_subsys_debug in library work.

	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
   Generated name = miv_rv32_subsys_debug_1s
Running optimization stage 1 on miv_rv32_subsys_debug_1s .......
Finished optimization stage 1 on miv_rv32_subsys_debug_1s (CPU Time 0h:00m:00s, Memory Used current: 305MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10332:8:10332:26|Synthesizing module miv_rv32_rr_pri_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000010
	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
   Generated name = miv_rv32_rr_pri_arb_2s_1s_1s
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10191:8:10191:25|Synthesizing module miv_rv32_fixed_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000010
   Generated name = miv_rv32_fixed_arb_2s
Running optimization stage 1 on miv_rv32_fixed_arb_2s .......
Finished optimization stage 1 on miv_rv32_fixed_arb_2s (CPU Time 0h:00m:00s, Memory Used current: 305MB peak: 329MB)
Running optimization stage 1 on miv_rv32_rr_pri_arb_2s_1s_1s .......
Finished optimization stage 1 on miv_rv32_rr_pri_arb_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 305MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6045:8:6045:36|Synthesizing module miv_rv32_subsys_apb_initiator in library work.

	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_REGISTER_IO=32'b00000000000000000000000000000001
	l_subsys_cfg_apb_byte_shim=1'b1
	IDLE_ST=3'b000
	SETUP_ST=3'b001
	ACCESS_ST=3'b010
	BH_READ_0_ST=3'b011
	BH_READ_1_ST=3'b100
	BH_WRITE_ST=3'b101
   Generated name = miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5
@N: CG179 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6281:36:6281:48|Removing redundant assignment.

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synlog\BaseDesign_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 .......
Finished optimization stage 1 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 (CPU Time 0h:00m:00s, Memory Used current: 305MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10332:8:10332:26|Synthesizing module miv_rv32_rr_pri_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000011
	USE_FORMAL=32'b00000000000000000000000000000001
	USE_SIM=32'b00000000000000000000000000000001
   Generated name = miv_rv32_rr_pri_arb_3s_1s_1s
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10191:8:10191:25|Synthesizing module miv_rv32_fixed_arb in library work.

	NUM_REQS=32'b00000000000000000000000000000011
   Generated name = miv_rv32_fixed_arb_3s
Running optimization stage 1 on miv_rv32_fixed_arb_3s .......
Finished optimization stage 1 on miv_rv32_fixed_arb_3s (CPU Time 0h:00m:00s, Memory Used current: 305MB peak: 329MB)
Running optimization stage 1 on miv_rv32_rr_pri_arb_3s_1s_1s .......
Finished optimization stage 1 on miv_rv32_rr_pri_arb_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 305MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10788:8:10788:26|Synthesizing module miv_rv32_subsys_tcm in library work.

	FAMILY=32'b00000000000000000000000000011010
	UDMA_PRESENT=32'b00000000000000000000000000000000
	TCM_TAS_PRESENT=32'b00000000000000000000000000000000
	DEBUG_PRESENT=32'b00000000000000000000000000000001
	CPU_I_PRESENT=32'b00000000000000000000000000000001
	CPU_D_PRESENT=32'b00000000000000000000000000000001
	USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
	RAM_DEPTH=32'b00000000000000000010000000000000
	TCM_ADDR_WIDTH=32'b00000000000000000000000000001111
	ECC_ENABLE=32'b00000000000000000000000000000000
	ROM=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR=32'b00000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b00000000000000000000000000000000
	BOOTROM_DEST_ADDR=32'b00000000000000000000000000000000
	TCM_REGS=32'b00000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm_byte_shim=32'b00000000000000000000000000000001
	RAM_DATA_WIDTH=32'b00000000000000000000000000100000
	CPU_D_DEBUG_PRESENT=32'b00000000000000000000000000000001
	NUM_REQUESTERS=32'b00000000000000000000000000000010
	RAM_WEN_WIDTH=32'b00000000000000000000000000000001
	UDMA_TAS_PRESENT=32'b00000000000000000000000000000000
	BH_INIT=2'b00
	BH_READ=2'b01
	BH_WRITE=2'b10
   Generated name = miv_rv32_subsys_tcm_Z12
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12804:7:12804:36|Synthesizing module miv_rv32_ram_singleport_addreg in library work.

	RAM_DEPTH=32'b00000000000000000010000000000000
	ADDR_WIDTH=32'b00000000000000000000000000001111
	DATA_WIDTH=32'b00000000000000000000000000100000
	WEN_WIDTH=32'b00000000000000000000000000000001
	RAM_SB_IN_WIDTH=32'b00000000000000000000000000000100
	RAM_SB_OUT_WIDTH=32'b00000000000000000000000000000100
	TCM_REGS=32'b00000000000000000000000000000000
   Generated name = miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s
Running optimization stage 1 on miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s .......
@W: CL271 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12863:8:12863:13|Pruning unused bits 1 to 0 of gen_tcm.addr_reg[14:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12861:19:12861:53|Found RAM mem, depth=8192, width=32
@W: CL297 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12863:8:12863:13|The read address covers a larger address space than the RAM depth. Access beyond the memory depth will be treated as a "don't-care"
Finished optimization stage 1 on miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 322MB peak: 329MB)
Running optimization stage 1 on miv_rv32_subsys_tcm_Z12 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10961:2:10961:7|Pruning unused register tcm_dma_access_disable_reg. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10961:2:10961:7|Pruning unused register tcm_tas_access_disable_reg. Make sure that there are no unused intermediate registers.
@W: CL265 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":11237:2:11237:7|Removing unused bit 2 of resp_dest[2:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on miv_rv32_subsys_tcm_Z12 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 329MB)
@W: CS263 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":1481:45:1481:63|Port-width mismatch for port cpu_i_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":1494:45:1494:63|Port-width mismatch for port cpu_d_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":1509:45:1509:66|Port-width mismatch for port udma_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":1526:44:1526:64|Port-width mismatch for port tcm_tas_req_addr. The port definition is 15 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5521:8:5521:36|Synthesizing module miv_rv32_subsys_ahb_initiator in library work.

	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	ICACHE_EN=32'b00000000000000000000000000000000
	ICACHE_BURST_SIZE=32'b00000000000000000000000000001000
	ADDR_ST=2'b00
	DATA_ST=2'b01
	WAIT_ST=2'b10
	burst_cnt_width=32'b00000000000000000000000000000100
	hburst_value=3'b101
   Generated name = miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5
Running optimization stage 1 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning unused register req_complete_reg. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit hsize_reg[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit htrans_reg[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_burst_read to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning register bit 2 of hsize_reg[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning unused register req_burst_read. Make sure that there are no unused intermediate registers.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning register bit 0 of htrans_reg[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 329MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12978:7:12978:31|Synthesizing module miv_rv32_subsys_mtime_irq in library work.

	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	SYNC_RESET=32'b00000000000000000000000000000001
	l_mtime_addr_u=32'b00000010000000001011111111111100
	l_mtimecmp_addr_u=32'b00000010000000000100000000000100
   Generated name = miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820
Running optimization stage 1 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 .......
Finished optimization stage 1 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
Running optimization stage 1 on miv_rv32_ipcore_Z11 .......
Finished optimization stage 1 on miv_rv32_ipcore_Z11 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v":55:7:55:50|Synthesizing module MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32 in library work.

	FAMILY=32'b00000000000000000000000000011010
	RESET_VECTOR_ADDR_1=16'b1000000000000000
	RESET_VECTOR_ADDR_0=16'b0000000000000000
	DEBUGGER=32'b00000000000000000000000000000001
	I_TRACE=32'b00000000000000000000000000000000
	AXI_INITIATOR_TYPE=32'b00000000000000000000000000000000
	AXI_TARGET_MIRROR=32'b00000000000000000000000000000000
	AXI_START_ADDR_1=16'b0110000000000000
	AXI_START_ADDR_0=16'b0000000000000000
	AXI_END_ADDR_1=16'b0110111111111111
	AXI_END_ADDR_0=16'b1111111111111111
	AHB_INITIATOR_TYPE=32'b00000000000000000000000000000001
	AHB_TARGET_MIRROR=32'b00000000000000000000000000000001
	AHB_START_ADDR_1=16'b1000000000000000
	AHB_START_ADDR_0=16'b0000000000000000
	AHB_END_ADDR_1=16'b1000111111111111
	AHB_END_ADDR_0=16'b1111111111111111
	APB_INITIATOR_TYPE=32'b00000000000000000000000000000001
	APB_TARGET_MIRROR=32'b00000000000000000000000000000000
	APB_START_ADDR_1=16'b0111000000000000
	APB_START_ADDR_0=16'b0000000000000000
	APB_END_ADDR_1=16'b0111111111111111
	APB_END_ADDR_0=16'b1111111111111111
	TCM_PRESENT=32'b00000000000000000000000000000001
	TCM_START_ADDR_1=16'b0100000000000000
	TCM_START_ADDR_0=16'b0000000000000000
	TCM_END_ADDR_1=16'b0100000000000000
	TCM_END_ADDR_0=16'b0111111111111111
	TCM_TAS_PRESENT=32'b00000000000000000000000000000000
	TAS_START_ADDR_1=16'b0100000000000000
	TAS_START_ADDR_0=16'b0000000000000000
	TAS_END_ADDR_1=16'b0100000000000000
	TAS_END_ADDR_0=16'b0011111111111111
	C_EXT=32'b00000000000000000000000000000001
	F_EXT=32'b00000000000000000000000000000000
	M_EXT=32'b00000000000000000000000000000001
	GEN_MUL_TYPE=32'b00000000000000000000000000000010
	VECTORED_INTERRUPTS=32'b00000000000000000000000000000000
	NUM_EXT_IRQS=32'b00000000000000000000000000000001
	FWD_REGS=32'b00000000000000000000000000000000
	ECC_ENABLE=32'b00000000000000000000000000000000
	NO_MACC_BLK=32'b00000000000000000000000000000000
	INTERNAL_MTIME=32'b00000000000000000000000000000001
	INTERNAL_MTIME_IRQ=32'b00000000000000000000000000000001
	MTIME_PRESCALER=32'b00000000000000000000000001100100
	GPR_REGS=32'b00000000000000000000000000000000
	BOOTROM_PRESENT=32'b00000000000000000000000000000000
	RECONFIG_BOOTROM=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR_UPPER=16'b1000000000000000
	BOOTROM_SRC_START_ADDR_LOWER=16'b0000000000000000
	BOOTROM_SRC_END_ADDR_UPPER=16'b1000000000000000
	BOOTROM_SRC_END_ADDR_LOWER=16'b0011111111111111
	BOOTROM_DEST_ADDR_UPPER=16'b0100000000000000
	BOOTROM_DEST_ADDR_LOWER=16'b0000000000000000
	ICACHE_EN=32'b00000000000000000000000000000000
	MI_I_MEM=32'b00000000000000000000000000000000
	TCM_REGS=32'b00000000000000000000000000000000
	I_REGS=32'b00000000000000000000000000000000
	MIV_HART_ID=32'b00000000000000000000000000000000
	l_miv_rv32_version=32'b00000011000000010000000011001000
	USE_BUS_PARITY=32'b00000000000000000000000000000000
	TCM0_UDMA_PRESENT=32'b00000000000000000000000000000000
	APB_REGISTER_IO=32'b00000000000000000000000000000001
	CPU_ADDR_WIDTH=32'b00000000000000000000000000100000
	AXI_ADDR_WIDTH=32'b00000000000000000000000000100000
	APB_ADDR_WIDTH=32'b00000000000000000000000000100000
	AHB_ADDR_WIDTH=32'b00000000000000000000000000100000
	UDMA_PRESENT=32'b00000000000000000000000000000000
	UDMA_CTRL_ADDR_WIDTH=32'b00000000000000000000000000100000
	SUBSYS_CFG_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM0_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM0_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM0_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	TCM_TAS_ADDR_WIDTH=32'b00000000000000000000000000100000
	MAX_EXT_IRQS=32'b00000000000000000000000000001000
	TCM1_ADDR_WIDTH=32'b00000000000000000000000000100000
	TCM1_CPU_I_PRESENT=32'b00000000000000000000000000000001
	TCM1_CPU_D_PRESENT=32'b00000000000000000000000000000001
	TCM1_USE_RAM_PARITY_BITS=32'b00000000000000000000000000000000
	l_subsys_cfg_axi_present=32'b00000000000000000000000000000000
	l_subsys_cfg_ahb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_apb_present=32'b00000000000000000000000000000001
	l_subsys_cfg_hart_debug=32'b00000000000000000000000000000001
	l_hart_cfg_hw_debug=32'b00000000000000000000000000000001
	l_hart_cfg_num_triggers=32'b00000000000000000000000000000010
	l_subsys_cfg_tcm_tas_present=32'b00000000000000000000000000000000
	l_subsys_cfg_tcm0_tas_present=32'b00000000000000000000000000000000
	l_apb_start_addr=32'b01110000000000000000000000000000
	l_apb_end_addr=32'b01111111111111111111111111111111
	l_tcm0_start_addr=32'b01000000000000000000000000000000
	l_tcm0_end_addr=32'b01000000000000000111111111111111
	l_tcm_tas_tcm0_start_addr=32'b00001111111111111111111111100100
	l_tcm_tas_tcm0_end_addr=32'b00001111111111111111111111100101
	l_axi_start_addr=32'b00001111111111111111111111100110
	l_axi_end_addr=32'b00001111111111111111111111100111
	l_ahb_start_addr=32'b10000000000000000000000000000000
	l_ahb_end_addr=32'b10001111111111111111111111111111
	l_tcm1_start_addr=32'b00000000000000001010000000000000
	l_tcm1_end_addr=32'b00000000000000001010001000000000
	l_tcm_tas_tcm1_start_addr=32'b00001111111111111111111111101100
	l_tcm_tas_tcm1_end_addr=32'b00001111111111111111111111101101
	l_tcm_tas_udma_ctrl_start_addr=32'b00001111111111111111111111101110
	l_tcm_tas_udma_ctrl_end_addr=32'b00001111111111111111111111101111
	l_udma_ctrl_start_addr=32'b00001111111111111111111111100000
	l_udma_ctrl_end_addr=32'b00001111111111111111111111110001
	l_subsys_cfg_start_addr=32'b00000000000000000110000000000000
	l_subsys_cfg_end_addr=32'b00000000000000000110111111111111
	l_hart_cfg_time_count_width=32'b00000000000000000000000001000000
	l_subsys_cfg_tcm0_present=32'b00000000000000000000000000000001
	l_subsys_cfg_tcm1_present=32'b00000000000000000000000000000000
	BOOTROM_SRC_START_ADDR=32'b10000000000000000000000000000000
	BOOTROM_SRC_END_ADDR=32'b10000000000000000011111111111111
	BOOTROM_DEST_ADDR=32'b01000000000000000000000000000000
	l_hart_reset_vector=32'b10000000000000000000000000000000
	l_hart_mtvec_offset=28'b0000000000000000000000000100
	l_hart_static_mtvec_base=32'b10000000000000000000000000000100
	l_hart_cfg_static_mtvec_base=1'b0
	l_hart_cfg_static_mtvec_mode=1'b1
	l_hart_static_mtvec_mode=2'b00
	l_hart_cfg_hw_compressed=32'b00000000000000000000000000000001
	l_hart_cfg_hw_sp_float=32'b00000000000000000000000000000000
	l_hart_cfg_hw_multiply_divide=32'b00000000000000000000000000000001
	l_hart_cfg_hw_macc_multiplier=32'b00000000000000000000000000000010
	l_hart_num_sys_ext_irqs=32'b00000000000000000000000000000001
	l_hart_cfg_lsu_fwd=1'b0
	l_hart_cfg_csr_fwd=1'b0
	l_hart_cfg_exu_fwd=1'b0
	l_hart_cfg_gpr_type=1'b0
	l_icache_en=32'b00000000000000000000000000000000
	l_mi_i_mem=32'b00000000000000000000000000000000
   Generated name = MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0_0\rtl\miv_rv32.v":343:13:343:33|Removing wire tcm_tas_udma_ctrl_irq, as there is no assignment to it.
Running optimization stage 1 on MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 .......
Finished optimization stage 1 on MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_RV32_CFG1_C0\MIV_RV32_CFG1_C0.v":79:7:79:22|Synthesizing module MIV_RV32_CFG1_C0 in library work.
Running optimization stage 1 on MIV_RV32_CFG1_C0 .......
Finished optimization stage 1 on MIV_RV32_CFG1_C0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":3694:7:3694:9|Synthesizing module PLL in library work.
Running optimization stage 1 on PLL .......
Finished optimization stage 1 on PLL (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":504:7:504:9|Synthesizing module VCC in library work.
Running optimization stage 1 on VCC .......
Finished optimization stage 1 on VCC (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":500:7:500:9|Synthesizing module GND in library work.
Running optimization stage 1 on GND .......
Finished optimization stage 1 on GND (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_CCC_C0\PF_CCC_C0_0\PF_CCC_C0_PF_CCC_C0_0_PF_CCC.v":5:7:5:34|Synthesizing module PF_CCC_C0_PF_CCC_C0_0_PF_CCC in library work.
Running optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 1 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_CCC_C0\PF_CCC_C0.v":264:7:264:15|Synthesizing module PF_CCC_C0 in library work.
Running optimization stage 1 on PF_CCC_C0 .......
Finished optimization stage 1 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":578:7:578:13|Synthesizing module RAM1K20 in library work.
Running optimization stage 1 on RAM1K20 .......
Finished optimization stage 1 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0_0\PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM.v":5:7:5:43|Synthesizing module PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM in library work.
Running optimization stage 1 on PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM .......
Finished optimization stage 1 on PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_DPSRAM_C0\PF_DPSRAM_C0.v":75:7:75:18|Synthesizing module PF_DPSRAM_C0 in library work.
Running optimization stage 1 on PF_DPSRAM_C0 .......
Finished optimization stage 1 on PF_DPSRAM_C0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\syn_comps.v":1702:7:1702:10|Synthesizing module INIT in library work.
Running optimization stage 1 on INIT .......
Finished optimization stage 1 on INIT (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v":5:7:5:64|Synthesizing module PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR .......
@W: CL168 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v":48:8:48:15|Removing instance gnd_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0_0\PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR.v":47:8:47:15|Removing instance vcc_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_INIT_MONITOR_C0\PF_INIT_MONITOR_C0.v":71:7:71:24|Synthesizing module PF_INIT_MONITOR_C0 in library work.
Running optimization stage 1 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 1 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v":23:7:23:54|Synthesizing module PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF in library work.

	FAMILY=32'b00000000000000000000000000011010
	MEM_DEPTH=32'b00000000000000100000000000000000
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	SYNC_RESET=32'b00000000000000000000000000000000
	ECC=32'b00000000000000000000000000000000
	PIPE=32'b00000000000000000000000000000001
	HI_REL=32'b00000000000000000000000000000000
	AHB_TIMEOUT=32'b00000000000000000000000001010000
	MEM_AWIDTH=32'b00000000000000000000000000010001
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
   Generated name = PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14
@N: CG364 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":23:7:23:60|Synthesizing module PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram in library work.

	SYNC_RESET=32'b00000000000000000000000000000000
	MEM_AWIDTH=32'b00000000000000000000000000010001
	PIPE=32'b00000000000000000000000000000001
	SEL_SRAM_TYPE=32'b00000000000000000000000000000000
	MEM_DEPTH=32'b00000000000000100000000000000000
	IDLE=2'b00
	AHB_WR=2'b01
	AHB_RD=2'b10
	AHB_DWIDTH=32'b00000000000000000000000000100000
	AHB_AWIDTH=32'b00000000000000000000000000100000
	RESP_OKAY=2'b00
	RESP_ERROR=2'b01
	TRN_IDLE=2'b00
	TRN_BUSY=2'b01
	TRN_SEQ=2'b11
	TRN_NONSEQ=2'b10
	SINGLE=3'b000
	INCR=3'b001
	WRAP4=3'b010
	INCR4=3'b011
	WRAP8=3'b100
	INCR8=3'b101
	WRAP16=3'b110
	INCR16=3'b111
   Generated name = PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":195:31:195:39|Removing wire ahb_write, as there is no assignment to it.
@W: CG360 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":202:31:202:41|Removing wire hready_ctrl, as there is no assignment to it.
Running optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":605:8:605:13|Pruning unused register genblk1.beat_cnt_dec_en. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":588:9:588:14|Pruning unused register genblk1.beat_cnt[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":489:3:489:8|Pruning unused register busy_detect_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":478:3:478:8|Pruning unused register busy_detect. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":423:0:423:5|Pruning unused register first_busy_det. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":414:0:414:5|Pruning unused register single_beat_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":401:0:401:5|Pruning unused register HSEL_d. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":391:0:391:5|Pruning unused register newreadtrans_d2. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":346:0:346:5|Pruning unused register burst_count_reg[4:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
Running optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14 .......
@W: CL318 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_PF.v":116:9:116:17|*Output FAULT_DET has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":199:7:199:9|Synthesizing module OR4 in library work.
Running optimization stage 1 on OR4 .......
Finished optimization stage 1 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
@N: CG364 :"C:\Microchip\Libero_SoC_2025.2\Libero_SoC\Synplify_Pro\lib\generic\acg5.v":102:7:102:10|Synthesizing module CFG2 in library work.
Running optimization stage 1 on CFG2 .......
Finished optimization stage 1 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synlog\BaseDesign_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on CFG3 .......
Finished optimization stage 1 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
Running optimization stage 1 on CFG1 .......
Finished optimization stage 1 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
Running optimization stage 1 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 1 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
Running optimization stage 1 on PF_SRAM_AHB_C0 .......
Finished optimization stage 1 on PF_SRAM_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
Running optimization stage 1 on sram_test_module .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\hdl\sram_test_module.v":49:4:49:9|Pruning unused register rd_sample[19:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on sram_test_module (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
Running optimization stage 1 on BaseDesign .......
Finished optimization stage 1 on BaseDesign (CPU Time 0h:00m:00s, Memory Used current: 323MB peak: 343MB)
Running optimization stage 2 on BaseDesign .......
Finished optimization stage 2 on BaseDesign (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on sram_test_module .......
@N: CL189 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\hdl\sram_test_module.v":49:4:49:9|Register bit expected[0] is always 1.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\hdl\sram_test_module.v":49:4:49:9|Pruning register bit 0 of expected[19:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\hdl\sram_test_module.v":49:4:49:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on sram_test_module (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_SRAM_AHB_C0 .......
Finished optimization stage 2 on PF_SRAM_AHB_C0 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM .......
Finished optimization stage 2 on PF_SRAM_AHB_C0_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on CFG1 .......
Finished optimization stage 2 on CFG1 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on CFG3 .......
Finished optimization stage 2 on CFG3 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on CFG2 .......
Finished optimization stage 2 on CFG2 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on OR4 .......
Finished optimization stage 2 on OR4 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15 .......
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":381:0:381:5|Pruning unused register newreadtrans_d. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":253:3:253:8|Trying to extract state machine for register ahbcurr_state.
Extracted state machine for register ahbcurr_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\PF_SRAM_AHB_C0\COREAHBLSRAM_PF_0\rtl\vlog\core\CoreAHBLSRAM_AHBLSram.v":103:28:103:32|Input port bits 31 to 17 of HADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_CoreAHBLSRAM_AHBLSram_Z15 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14 .......
Finished optimization stage 2 on PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_COREAHBLSRAM_PF_Z14 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0 .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR .......
Finished optimization stage 2 on PF_INIT_MONITOR_C0_PF_INIT_MONITOR_C0_0_PFSOC_INIT_MONITOR (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on INIT .......
Finished optimization stage 2 on INIT (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_DPSRAM_C0 .......
Finished optimization stage 2 on PF_DPSRAM_C0 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM .......
Finished optimization stage 2 on PF_DPSRAM_C0_PF_DPSRAM_C0_0_PF_DPSRAM (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on RAM1K20 .......
Finished optimization stage 2 on RAM1K20 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_CCC_C0 .......
Finished optimization stage 2 on PF_CCC_C0 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC .......
Finished optimization stage 2 on PF_CCC_C0_PF_CCC_C0_0_PF_CCC (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on GND .......
Finished optimization stage 2 on GND (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on VCC .......
Finished optimization stage 2 on VCC (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on PLL .......
Finished optimization stage 2 on PLL (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on MIV_RV32_CFG1_C0 .......
Finished optimization stage 2 on MIV_RV32_CFG1_C0 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 .......
Finished optimization stage 2 on MIV_RV32_CFG1_C0_MIV_RV32_CFG1_C0_0_MIV_RV32_Z13 (CPU Time 0h:00m:00s, Memory Used current: 324MB peak: 343MB)
Running optimization stage 2 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 .......
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13005:27:13005:40|Input mtime_count_in is unused.
Finished optimization stage 2 on miv_rv32_subsys_mtime_irq_1s_1s_100s_1s_33603580_33570820 (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 .......
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_addr_cnt[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_addr_cnt[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_addr_cnt[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Optimizing register bit req_addr_cnt[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5760:2:5760:7|Pruning unused register req_addr_cnt[3:0]. Make sure that there are no unused intermediate registers.
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5938:2:5938:7|Trying to extract state machine for register ahb_st.
Extracted state machine for register ahb_st
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5541:49:5541:64|Input subsys_parity_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5550:49:5550:64|Input cpu_i_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5553:49:5553:64|Input cpu_i_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5561:49:5561:62|Input cpu_d_req_read is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5562:49:5562:63|Input cpu_d_req_write is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5564:49:5564:64|Input cpu_d_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5568:49:5568:64|Input cpu_d_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5573:49:5573:62|Input udma_req_valid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5575:49:5575:67|Input udma_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5576:49:5576:67|Input udma_req_wr_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5577:49:5577:61|Input udma_req_read is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5578:49:5578:62|Input udma_req_write is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5579:49:5579:61|Input udma_req_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5580:49:5580:63|Input udma_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5581:49:5581:60|Input udma_req_len is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5582:49:5582:64|Input udma_req_wr_data is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5583:49:5583:66|Input udma_req_wr_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5584:49:5584:69|Input udma_req_wr_data_last is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":5587:49:5587:63|Input udma_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_subsys_ahb_initiator_32s_0s_8s_0_1_2_4s_5 (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12824:48:12824:51|Input port bits 1 to 0 of addr[14:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12822:48:12822:51|Input rstb is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12825:48:12825:49|Input ce is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12827:48:12827:52|Input ret1n is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12828:48:12828:58|Input pg_override is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12829:48:12829:57|Input ecc_bypass is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12830:48:12830:61|Input ram_err_inject is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":12835:48:12835:56|Input ram_sb_in is unused.
Finished optimization stage 2 on miv_rv32_ram_singleport_addreg_8192_15s_32s_1s_4s_4s_0s (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_subsys_tcm_Z12 .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":11056:2:11056:7|Trying to extract state machine for register cpu_d_wr_rd_state.
Extracted state machine for register cpu_d_wr_rd_state
State machine has 3 reachable states with original encodings of:
   00
   01
   10
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":11056:2:11056:7|Pruning register bits 3 to 1 of cpu_d_req_wr_byte_en_int[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10821:49:10821:64|Input subsys_parity_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10830:49:10830:68|Input cpu_i_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10832:49:10832:64|Input cpu_i_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10834:49:10834:64|Input cpu_i_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10840:49:10840:68|Input cpu_d_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10842:49:10842:62|Input cpu_d_req_read is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10843:49:10843:63|Input cpu_d_req_write is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10845:49:10845:64|Input cpu_d_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10847:49:10847:67|Input cpu_d_req_wr_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10849:49:10849:64|Input cpu_d_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10855:49:10855:62|Input udma_req_valid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10857:49:10857:67|Input udma_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10858:49:10858:67|Input udma_req_wr_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10859:49:10859:61|Input udma_req_read is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10860:49:10860:62|Input udma_req_write is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10861:49:10861:61|Input udma_req_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10862:49:10862:63|Input udma_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10863:49:10863:60|Input udma_req_len is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10864:49:10864:64|Input udma_req_wr_data is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10865:49:10865:66|Input udma_req_wr_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10867:49:10867:63|Input udma_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10874:49:10874:70|Input tcm_dma_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10875:49:10875:70|Input tcm_tas_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10876:49:10876:65|Input tcm_tas_req_valid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10878:49:10878:70|Input tcm_tas_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10879:49:10879:70|Input tcm_tas_req_wr_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10880:49:10880:64|Input tcm_tas_req_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10881:49:10881:66|Input tcm_tas_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10882:49:10882:67|Input tcm_tas_req_wr_data is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10883:49:10883:69|Input tcm_tas_req_wr_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10885:49:10885:66|Input tcm_tas_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_subsys_tcm_Z12 (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_fixed_arb_3s .......
Finished optimization stage 2 on miv_rv32_fixed_arb_3s (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_rr_pri_arb_3s_1s_1s .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Trying to extract state machine for register hipri_req_ptr.
Extracted state machine for register hipri_req_ptr
State machine has 7 reachable states with original encodings of:
   001
   010
   011
   100
   101
   110
   111
Finished optimization stage 2 on miv_rv32_rr_pri_arb_3s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6231:6:6231:11|Trying to extract state machine for register gen_apb_byte_shim.apb_st.
Extracted state machine for register gen_apb_byte_shim.apb_st
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6063:49:6063:64|Input subsys_parity_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6070:49:6070:68|Input cpu_i_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6072:49:6072:64|Input cpu_i_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6074:49:6074:64|Input cpu_i_resp_ready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6080:49:6080:68|Input cpu_d_req_rd_byte_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6083:49:6083:64|Input cpu_d_req_addr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":6087:49:6087:64|Input cpu_d_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_subsys_apb_initiator_32s_1s_1_0_1_2_3_4_5 (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_fixed_arb_2s .......
Finished optimization stage 2 on miv_rv32_fixed_arb_2s (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_rr_pri_arb_2s_1s_1s .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10391:2:10391:7|Trying to extract state machine for register hipri_req_ptr.
Extracted state machine for register hipri_req_ptr
State machine has 3 reachable states with original encodings of:
   01
   10
   11
Finished optimization stage 2 on miv_rv32_rr_pri_arb_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_subsys_debug_1s .......
Finished optimization stage 2 on miv_rv32_subsys_debug_1s (CPU Time 0h:00m:00s, Memory Used current: 326MB peak: 345MB)
Running optimization stage 2 on miv_rv32_debug_du .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14736:0:14736:8|Trying to extract state machine for register debug_state.
Extracted state machine for register debug_state
State machine has 6 reachable states with original encodings of:
   000001
   000010
   000100
   001000
   010000
   100000
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":14337:0:14337:8|Trying to extract state machine for register command_reg_state.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":13800:39:13800:52|Input dmi_resp_ready is unused.
Finished optimization stage 2 on miv_rv32_debug_du (CPU Time 0h:00m:00s, Memory Used current: 327MB peak: 345MB)
Running optimization stage 2 on miv_rv32_debug_sba .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15192:0:15192:8|Trying to extract state machine for register sba_state.
Extracted state machine for register sba_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on miv_rv32_debug_sba (CPU Time 0h:00m:01s, Memory Used current: 343MB peak: 347MB)
Running optimization stage 2 on miv_rv32_debug_fifo_34s_1s_1s .......
@N: CL162 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15748:3:15748:11|Found a potential sequential shift genblk1.rst_synch_reg with address depth of 2 words and data bit width of 1.
@N: CL162 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15748:3:15748:11|Found a potential sequential shift genblk1.rst_synch_reg with address depth of 2 words and data bit width of 1.
Finished optimization stage 2 on miv_rv32_debug_fifo_34s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 347MB)
Running optimization stage 2 on miv_rv32_debug_fifo_41s_1s_1s .......
@N: CL162 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15748:3:15748:11|Found a potential sequential shift genblk1.rst_synch_reg with address depth of 2 words and data bit width of 1.
@N: CL162 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15748:3:15748:11|Found a potential sequential shift genblk1.rst_synch_reg with address depth of 2 words and data bit width of 1.
Finished optimization stage 2 on miv_rv32_debug_fifo_41s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 343MB peak: 347MB)
Running optimization stage 2 on miv_rv32_debug_dtm_jtag_1s .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16135:12:16135:20|Trying to extract state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat.
Extracted state machine for register gen_shift_register_active_high.gen_shift_register_active_low.dtmcs_dmistat
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":16013:12:16013:20|Trying to extract state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState.
Extracted state machine for register gen_current_state_register_active_high.gen_current_state_register_active_low.currTapState
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":15942:48:15942:60|Input dtm_req_ready is unused.
Finished optimization stage 2 on miv_rv32_debug_dtm_jtag_1s (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_ipcore_Z11 .......
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":191:50:191:60|Input m_timer_irq is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":227:50:227:72|Input tcm1_cpu_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":228:50:228:72|Input tcm1_dma_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":229:50:229:72|Input tcm1_tas_access_disable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":230:50:230:62|Input tcm_tas_paddr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":231:50:231:64|Input tcm_tas_paddr_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":232:50:232:62|Input tcm_tas_pprot is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":233:50:233:61|Input tcm_tas_psel is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":234:50:234:64|Input tcm_tas_penable is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":235:50:235:63|Input tcm_tas_pwrite is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":236:50:236:63|Input tcm_tas_pwdata is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":237:50:237:65|Input tcm_tas_pwdata_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":248:50:248:63|Input tcm1_ram_sb_in is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":252:50:252:60|Input axi_aclk_en is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":261:50:261:60|Input axi_arready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":264:50:264:58|Input axi_rresp is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":265:50:265:58|Input axi_rdata is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":266:50:266:58|Input axi_rlast is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":267:50:267:56|Input axi_rid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":269:50:269:59|Input axi_rvalid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":270:50:270:61|Input axi_r_data_p is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":280:50:280:60|Input axi_awready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":286:50:286:59|Input axi_wready is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":289:50:289:58|Input axi_bresp is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":290:50:290:56|Input axi_bid is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":292:50:292:59|Input axi_bvalid is unused.
Finished optimization stage 2 on miv_rv32_ipcore_Z11 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_subsys_interconnect_Z10 .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2494:49:2494:66|Input port bits 11 to 0 of cfg_apb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2495:49:2495:64|Input port bits 11 to 0 of cfg_apb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2496:49:2496:66|Input port bits 11 to 0 of cfg_ahb_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2497:49:2497:64|Input port bits 11 to 0 of cfg_ahb_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2500:49:2500:73|Input port bits 11 to 0 of cfg_subsys_cfg_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2501:49:2501:71|Input port bits 11 to 0 of cfg_subsys_cfg_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2502:49:2502:67|Input port bits 11 to 0 of cfg_tcm0_start_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2503:49:2503:65|Input port bits 11 to 0 of cfg_tcm0_end_addr[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2492:49:2492:66|Input cfg_axi_start_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2493:49:2493:64|Input cfg_axi_end_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2498:49:2498:72|Input cfg_udma_ctrl_start_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2499:49:2499:70|Input cfg_udma_ctrl_end_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2504:49:2504:67|Input cfg_tcm1_start_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2505:49:2505:65|Input cfg_tcm1_end_addr is unused.
@N: CL159 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":2575:49:2575:63|Input apb_trx_os_d_rd is unused.

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synlog\BaseDesign_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on miv_rv32_subsys_interconnect_Z10 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":4490:49:4490:71|Input port bits 3 to 1 of cpu_regs_req_wr_byte_en[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":4495:49:4495:68|Input port bits 31 to 3 of cpu_regs_req_wr_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on miv_rv32_subsys_regs_12s_0s_1s_0s_1_0s_50397384_7s_2s_1s (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_buffer_7s_2s_1s_1s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found RAM gen_buff_loop[0].buff_data, depth=2, width=7
Finished optimization stage 2 on miv_rv32_buffer_7s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_50397384 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_buffer_11s_2s_1s_1s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found RAM gen_buff_loop[0].buff_data, depth=2, width=11
Finished optimization stage 2 on miv_rv32_buffer_11s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_buffer_6s_2s_1s_1s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\subsys_merged\miv_rv32_subsys_merged.v":10047:4:10047:9|Found RAM gen_buff_loop[0].buff_data, depth=2, width=6
Finished optimization stage 2 on miv_rv32_buffer_6s_2s_1s_1s (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_hart_Z9 .......
Finished optimization stage 2 on miv_rv32_hart_Z9 (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_gpr_ram_array_32s_6s_32s .......
@W: CL247 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6360:31:6360:36|Input port bit 5 of waddr0[5:0] is unused

Finished optimization stage 2 on miv_rv32_gpr_ram_array_32s_6s_32s (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_gpr_ram_0s_0_0s_32s .......
Finished optimization stage 2 on miv_rv32_gpr_ram_0s_0_0s_32s (CPU Time 0h:00m:00s, Memory Used current: 341MB peak: 348MB)
Running optimization stage 2 on miv_rv32_expipe_Z8 .......
Finished optimization stage 2 on miv_rv32_expipe_Z8 (CPU Time 0h:00m:01s, Memory Used current: 338MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_18446744071562067968 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_0 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_30s_1s_536870913 (CPU Time 0h:00m:00s, Memory Used current: 338MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_privarch_Z7 .......
@W: CL247 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":1854:60:1854:72|Input port bit 1 of excpt_trigger[1:0] is unused

Finished optimization stage 2 on miv_rv32_csr_privarch_Z7 (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_32s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0 .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0 (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_31s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_31s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_0s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_3s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_3s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_gpr_state_reg_5s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_csr_decode_0s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_decode_0s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_priv_irq_3s_0_0 .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 31 to 25 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 21 to 12 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 10 to 8 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 6 to 4 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6887:43:6887:44|Input port bits 2 to 0 of ie[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":6896:43:6896:57|Input port bits 9 to 3 of sys_ext_irq_src[9:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on miv_rv32_priv_irq_3s_0_0 (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_irq_reg_0s .......
Finished optimization stage 2 on miv_rv32_irq_reg_0s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_bcu .......
Finished optimization stage 2 on miv_rv32_bcu (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_mul_2s_18446744073709551615s .......
@W: CL247 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11760:40:11760:47|Input port bit 0 of mul_type[5:0] is unused

Finished optimization stage 2 on miv_rv32_mul_2s_18446744073709551615s (CPU Time 0h:00m:00s, Memory Used current: 339MB peak: 357MB)
Running optimization stage 2 on miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 .......
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Optimizing register bit mul_div_cnt[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":11446:2:11446:7|Pruning register bits 31 to 6 of mul_div_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on miv_rv32_exu_1s_1s_1s_1s_2s_0s_0s_1_1_0 (CPU Time 0h:00m:01s, Memory Used current: 362MB peak: 375MB)
Running optimization stage 2 on miv_rv32_csr_decode_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_csr_decode_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 362MB peak: 375MB)
Running optimization stage 2 on miv_rv32_idecode_1_1s_1s_0s .......
Finished optimization stage 2 on miv_rv32_idecode_1_1s_1s_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on miv_rv32_lsu_32s_2s_1s_2s_2s .......
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Pruning register bit 3 of gen_req_buff_loop[1].req_buff_resp_fault[1][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Pruning register bit 3 of gen_req_buff_loop[0].req_buff_resp_fault[0][3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Optimizing register bit gen_req_buff_loop[0].req_buff_resp_fault[0][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Optimizing register bit gen_req_buff_loop[1].req_buff_resp_fault[1][1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Pruning register bit 1 of gen_req_buff_loop[0].req_buff_resp_fault[0][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":19324:4:19324:9|Pruning register bit 1 of gen_req_buff_loop[1].req_buff_resp_fault[1][2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on miv_rv32_lsu_32s_2s_1s_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 .......
Finished optimization stage 2 on miv_rv32_fetch_unit_32s_18446744071562067968_0s_3s_2s_3s_2s_2s_0s_1s_Z6 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s .......
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=16
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Found RAM gen_buff_loop[0].buff_entry_data_resp, depth=3, width=32
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2
@N: CL134 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18735:4:18735:9|Found RAM gen_buff_loop[0].buff_entry_error_resp, depth=3, width=2
@N: CL162 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microsemi\MiV\MIV_RV32\3.1.200\hart_merged\miv_rv32_hart_merged.v":18608:2:18608:7|Found a potential sequential shift buff_req_wr_ptr with address depth of 2 words and data bit width of 1.
Finished optimization stage 2 on miv_rv32_ifu_iab_32s_2s_3s_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_ESS_C0 .......
Finished optimization stage 2 on MIV_ESS_C0 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on plic_gateway_0s .......
Finished optimization stage 2 on plic_gateway_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on interrupt_pending_register_0s .......
Finished optimization stage 2 on interrupt_pending_register_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on interrupt_enable_register_0s .......
Finished optimization stage 2 on interrupt_enable_register_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_PLIC_2s_26s_0s .......
Finished optimization stage 2 on MIV_PLIC_2s_26s_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on interrupt_claim_complete_2s_0s .......
@W: CL279 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v":221:0:221:5|Pruning register bits 31 to 3 of plic_irq_id[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL189 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v":221:0:221:5|Register bit plic_irq_id[2] is always 0.
@W: CL260 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\interrupt_claim_complete.v":221:0:221:5|Pruning register bit 2 of plic_irq_id[2:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on interrupt_claim_complete_2s_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on apb_interface_0s_4096_8192_2097156 .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\Microchip\MiV\MIV_PLIC\2.0.100\core\apb_interface.v":63:23:63:34|Input port bits 31 to 24 of TARGET_PADDR[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on apb_interface_0s_4096_8192_2097156 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_ESS_RESET_CTRL_26s_32768s_0s .......
Finished optimization stage 2 on MIV_ESS_RESET_CTRL_26s_32768s_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on RESET_CTRL_32768s_0s .......
Finished optimization stage 2 on RESET_CTRL_32768s_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_ESS_APB_TO_APB_Z5 .......
Finished optimization stage 2 on MIV_ESS_APB_TO_APB_Z5 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_APB3_Z4 .......
Finished optimization stage 2 on MIV_APB3_Z4 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_APB3_MUXPTOB3 .......
Finished optimization stage 2 on MIV_APB3_MUXPTOB3 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 .......
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":104:20:104:24|Input port bits 1 to 0 of PADDR[4:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\CoreUARTapb.v":158:20:158:30|*Unassigned bits of controlReg3[2:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_CoreUARTapb_Z3 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s .......
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_COREUART_0s_0s_0s_26s_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s .......
@N: CL162 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":124:0:124:5|Found a potential sequential shift samples with address depth of 3 words and data bit width of 1.
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Rx_async.v":286:0:286:5|Trying to extract state machine for register rx_state.
Extracted state machine for register rx_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Rx_async_0s_0s_0s_1s_2s_3s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s .......
@N: CL201 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreUARTapb_0\rtl\vlog\core\Tx_async.v":119:0:119:5|Trying to extract state machine for register xmit_state.
Extracted state machine for register xmit_state
State machine has 6 reachable states with original encodings of:
   00000000000000000000000000000000
   00000000000000000000000000000001
   00000000000000000000000000000010
   00000000000000000000000000000011
   00000000000000000000000000000100
   00000000000000000000000000000101
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Tx_async_0s_0s_0s_1s_2s_3s_4s_5s_6s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s .......
Finished optimization stage 2 on MIV_ESS_C0_CoreUARTapb_0_Clock_gen_0s_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 .......
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":317:12:317:17|Found sequential shift xhdl1.GEN_BITS with address depth of 3 words and data bit width of 1.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":182:26:182:31|Input port bits 31 to 8 of PWDATA[31:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\MIV_ESS_C0\CoreGPIO_0\rtl\vlog\core\coregpio.v":186:26:186:32|Input port bits 5 to 4 of GPIO_IN[7:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on MIV_ESS_C0_CoreGPIO_0_CoreGPIO_Z2 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on CoreTimer_C0 .......
Finished optimization stage 2 on CoreTimer_C0 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on CoreTimer_32s_1s_19s_0s .......
Finished optimization stage 2 on CoreTimer_32s_1s_19s_0s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on CORERESET_PF_C0 .......
Finished optimization stage 2 on CORERESET_PF_C0 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF .......
@N: CL135 :"C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\component\work\CORERESET_PF_C0\CORERESET_PF_C0_0\core\corereset_pf.v":58:0:58:5|Found sequential shift dff with address depth of 16 words and data bit width of 1.
Finished optimization stage 2 on CORERESET_PF_C0_CORERESET_PF_C0_0_CORERESET_PF (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on CoreJTAGDebug_TRSTN_C0 .......
Finished optimization stage 2 on CoreJTAGDebug_TRSTN_C0 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on CLKINT .......
Finished optimization stage 2 on CLKINT (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 .......
Finished optimization stage 2 on COREJTAGDEBUG_UJ_JTAG_26s_0s_34s_85_0_0 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on BUFD .......
Finished optimization stage 2 on BUFD (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on corejtagdebug_bufd_34s .......
Finished optimization stage 2 on corejtagdebug_bufd_34s (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on UJTAG .......
Finished optimization stage 2 on UJTAG (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on COREJTAGDEBUG_Z1 .......
Finished optimization stage 2 on COREJTAGDEBUG_Z1 (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)
Running optimization stage 2 on CLKBUF .......
Finished optimization stage 2 on CLKBUF (CPU Time 0h:00m:00s, Memory Used current: 361MB peak: 375MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\polarfire-soc-discovery-kit-reference-design_REPO_N2\MPFS_DISCOVERY_MIV_RV32_CFG1\synthesis\synwork\layer0.duruntime


