<!doctype html><html lang=en-us><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,maximum-scale=1,user-scalable=no"><title>'nvvm' Dialect - MLIR</title><meta name=description content="Multi-Level IR Compiler Framework"><meta name=generator content="Hugo 0.119.0"><link href=https://mlir.llvm.org/index.xml rel=alternate type=application/rss+xml><link rel=canonical href=https://mlir.llvm.org/docs/Dialects/NVVMDialect/><link rel=stylesheet href=https://mlir.llvm.org/css/theme.css><script src=https://use.fontawesome.com/releases/v5.0.6/js/all.js></script>
<link rel=stylesheet href=https://mlir.llvm.org/css/chroma.min.css><script src=https://cdn.jsdelivr.net/npm/jquery@3.3.1/dist/jquery.min.js></script>
<script src=https://cdn.jsdelivr.net/npm/jquery.easing@1.4.1/jquery.easing.min.js></script>
<script src=https://mlir.llvm.org/js/bundle.js></script>
<script type=text/javascript src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.1/MathJax.js?config=TeX-AMS-MML_HTMLorMML"></script>
<script type=text/x-mathjax-config>
  MathJax.Hub.Config({
    tex2jax: {
      inlineMath: [['$', '$'] ],
      displayMath: [ ['$$','$$'], ["\\[","\\]"] ]
    }
  });
</script><link rel=apple-touch-icon sizes=180x180 href="/apple-touch-icon.png?v=1"><link rel=icon type=image/png sizes=32x32 href="/favicon-32x32.png?v=1"><link rel=icon type=image/png sizes=16x16 href="/favicon-16x16.png?v=1"><link rel=manifest href="/site.webmanifest?v=1"><link rel=mask-icon href="/safari-pinned-tab.svg?v=1" color=#3775e0><link rel="shortcut icon" href="/favicon.ico?v=1"><meta name=msapplication-TileColor content="#2d89ef"><meta name=theme-color content="#ffffff"><link rel=icon href=/favicon.svg type=image/svg+xml sizes=any><style>:root{}</style></head><body><div class=container><header><h1><div><img src=https://mlir.llvm.org//mlir-logo.png width=40px align=absmiddle>
MLIR</div></h1><p class=description>Multi-Level IR Compiler Framework</p></header><div class=global-menu><nav><ul><li class=parent><a href>Community<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=https://llvm.discourse.group/c/mlir/31>Forums</a></li><li class=child><a href=https://discord.gg/xS7Z362>Chat</a></li></ul></li><li><a href=/getting_started/Debugging/>Debugging Tips</a></li><li><a href=/getting_started/Faq/>FAQ</a></li><li class=parent><a href=https://github.com/llvm/llvm-project/tree/main/mlir>Source<i class="fas fa-angle-right"></i></a><ul class=sub-menu><li class=child><a href=/doxygen/>Doxygen</a></li><li class=child><a href=https://github.com/llvm/llvm-project/tree/main/mlir>GitHub</a></li></ul></li><li><a href="https://bugs.llvm.org/buglist.cgi?bug_status=__open__&amp;list_id=177877&amp;order=changeddate%20DESC%2Cpriority%2Cbug_severity&amp;product=MLIR&amp;query_format=specific">Bugs</a></li><li><a href=https://github.com/llvm/mlir-www/tree/main/website/static/LogoAssets>Logo Assets</a></li><li><a href=https://www.youtube.com/MLIRCompiler>Youtube Channel</a></li></ul></nav></div><div class=content-container><main><h1>'nvvm' Dialect</h1><p><nav id=TableOfContents><ul><li><a href=#operations>Operations</a><ul><li><a href=#nvvmbarwarpsync-nvvmsyncwarpop><code>nvvm.bar.warp.sync</code> (NVVM::SyncWarpOp)</a></li><li><a href=#nvvmbarrier-nvvmbarrierop><code>nvvm.barrier</code> (NVVM::BarrierOp)</a></li><li><a href=#nvvmbarrierarrive-nvvmbarrierarriveop><code>nvvm.barrier.arrive</code> (NVVM::BarrierArriveOp)</a></li><li><a href=#nvvmbarrier0-nvvmbarrier0op><code>nvvm.barrier0</code> (NVVM::Barrier0Op)</a></li><li><a href=#nvvmbreakpoint-nvvmbreakpoint><code>nvvm.breakpoint</code> (NVVM::Breakpoint)</a></li><li><a href=#nvvmclusterarrive-nvvmclusterarriveop><code>nvvm.cluster.arrive</code> (NVVM::ClusterArriveOp)</a></li><li><a href=#nvvmclusterarriverelaxed-nvvmclusterarriverelaxedop><code>nvvm.cluster.arrive.relaxed</code> (NVVM::ClusterArriveRelaxedOp)</a></li><li><a href=#nvvmclusterwait-nvvmclusterwaitop><code>nvvm.cluster.wait</code> (NVVM::ClusterWaitOp)</a></li><li><a href=#nvvmcpasyncbulkcommitgroup-nvvmcpasyncbulkcommitgroupop><code>nvvm.cp.async.bulk.commit.group</code> (NVVM::CpAsyncBulkCommitGroupOp)</a></li><li><a href=#nvvmcpasyncbulktensorglobalsharedcta-nvvmcpasyncbulktensorsharedctatoglobalop><code>nvvm.cp.async.bulk.tensor.global.shared.cta</code> (NVVM::CpAsyncBulkTensorSharedCTAToGlobalOp)</a></li><li><a href=#nvvmcpasyncbulktensorsharedclusterglobal-nvvmcpasyncbulktensorglobaltosharedclusterop><code>nvvm.cp.async.bulk.tensor.shared.cluster.global</code> (NVVM::CpAsyncBulkTensorGlobalToSharedClusterOp)</a></li><li><a href=#nvvmcpasyncbulkwait_group-nvvmcpasyncbulkwaitgroupop><code>nvvm.cp.async.bulk.wait_group</code> (NVVM::CpAsyncBulkWaitGroupOp)</a></li><li><a href=#nvvmcpasynccommitgroup-nvvmcpasynccommitgroupop><code>nvvm.cp.async.commit.group</code> (NVVM::CpAsyncCommitGroupOp)</a></li><li><a href=#nvvmcpasyncmbarrierarrive-nvvmcpasyncmbarrierarriveop><code>nvvm.cp.async.mbarrier.arrive</code> (NVVM::CpAsyncMBarrierArriveOp)</a></li><li><a href=#nvvmcpasyncmbarrierarriveshared-nvvmcpasyncmbarrierarrivesharedop><code>nvvm.cp.async.mbarrier.arrive.shared</code> (NVVM::CpAsyncMBarrierArriveSharedOp)</a></li><li><a href=#nvvmcpasyncsharedglobal-nvvmcpasyncop><code>nvvm.cp.async.shared.global</code> (NVVM::CpAsyncOp)</a></li><li><a href=#nvvmcpasyncwaitgroup-nvvmcpasyncwaitgroupop><code>nvvm.cp.async.wait.group</code> (NVVM::CpAsyncWaitGroupOp)</a></li><li><a href=#nvvmelectsync-nvvmelectsyncop><code>nvvm.elect.sync</code> (NVVM::ElectSyncOp)</a></li><li><a href=#nvvmfencembarrierinit-nvvmfencembarrierinitop><code>nvvm.fence.mbarrier.init</code> (NVVM::FenceMbarrierInitOp)</a></li><li><a href=#nvvmfenceproxy-nvvmfenceproxyop><code>nvvm.fence.proxy</code> (NVVM::FenceProxyOp)</a></li><li><a href=#nvvmfenceproxyacquire-nvvmfenceproxyacquireop><code>nvvm.fence.proxy.acquire</code> (NVVM::FenceProxyAcquireOp)</a></li><li><a href=#nvvmfenceproxyrelease-nvvmfenceproxyreleaseop><code>nvvm.fence.proxy.release</code> (NVVM::FenceProxyReleaseOp)</a></li><li><a href=#nvvmfencesccluster-nvvmfencescclusterop><code>nvvm.fence.sc.cluster</code> (NVVM::FenceScClusterOp)</a></li><li><a href=#nvvmldmatrix-nvvmldmatrixop><code>nvvm.ldmatrix</code> (NVVM::LdMatrixOp)</a></li><li><a href=#nvvmmbarrierarrive-nvvmmbarrierarriveop><code>nvvm.mbarrier.arrive</code> (NVVM::MBarrierArriveOp)</a></li><li><a href=#nvvmmbarrierarriveexpect_tx-nvvmmbarrierarriveexpecttxop><code>nvvm.mbarrier.arrive.expect_tx</code> (NVVM::MBarrierArriveExpectTxOp)</a></li><li><a href=#nvvmmbarrierarriveexpect_txshared-nvvmmbarrierarriveexpecttxsharedop><code>nvvm.mbarrier.arrive.expect_tx.shared</code> (NVVM::MBarrierArriveExpectTxSharedOp)</a></li><li><a href=#nvvmmbarrierarrivenocomplete-nvvmmbarrierarrivenocompleteop><code>nvvm.mbarrier.arrive.nocomplete</code> (NVVM::MBarrierArriveNocompleteOp)</a></li><li><a href=#nvvmmbarrierarrivenocompleteshared-nvvmmbarrierarrivenocompletesharedop><code>nvvm.mbarrier.arrive.nocomplete.shared</code> (NVVM::MBarrierArriveNocompleteSharedOp)</a></li><li><a href=#nvvmmbarrierarriveshared-nvvmmbarrierarrivesharedop><code>nvvm.mbarrier.arrive.shared</code> (NVVM::MBarrierArriveSharedOp)</a></li><li><a href=#nvvmmbarrierinit-nvvmmbarrierinitop><code>nvvm.mbarrier.init</code> (NVVM::MBarrierInitOp)</a></li><li><a href=#nvvmmbarrierinitshared-nvvmmbarrierinitsharedop><code>nvvm.mbarrier.init.shared</code> (NVVM::MBarrierInitSharedOp)</a></li><li><a href=#nvvmmbarrierinval-nvvmmbarrierinvalop><code>nvvm.mbarrier.inval</code> (NVVM::MBarrierInvalOp)</a></li><li><a href=#nvvmmbarrierinvalshared-nvvmmbarrierinvalsharedop><code>nvvm.mbarrier.inval.shared</code> (NVVM::MBarrierInvalSharedOp)</a></li><li><a href=#nvvmmbarriertestwait-nvvmmbarriertestwaitop><code>nvvm.mbarrier.test.wait</code> (NVVM::MBarrierTestWaitOp)</a></li><li><a href=#nvvmmbarriertestwaitshared-nvvmmbarriertestwaitsharedop><code>nvvm.mbarrier.test.wait.shared</code> (NVVM::MBarrierTestWaitSharedOp)</a></li><li><a href=#nvvmmbarriertry_waitparity-nvvmmbarriertrywaitparityop><code>nvvm.mbarrier.try_wait.parity</code> (NVVM::MBarrierTryWaitParityOp)</a></li><li><a href=#nvvmmbarriertry_waitparityshared-nvvmmbarriertrywaitparitysharedop><code>nvvm.mbarrier.try_wait.parity.shared</code> (NVVM::MBarrierTryWaitParitySharedOp)</a></li><li><a href=#nvvmmmasync-nvvmmmaop><code>nvvm.mma.sync</code> (NVVM::MmaOp)</a></li><li><a href=#nvvmprefetchtensormap-nvvmprefetchtensormapop><code>nvvm.prefetch.tensormap</code> (NVVM::PrefetchTensorMapOp)</a></li><li><a href=#nvvmrcpapproxftzf-nvvmrcpapproxftzf32op><code>nvvm.rcp.approx.ftz.f</code> (NVVM::RcpApproxFtzF32Op)</a></li><li><a href=#nvvmreadptxsregclock-nvvmclockop><code>nvvm.read.ptx.sreg.clock</code> (NVVM::ClockOp)</a></li><li><a href=#nvvmreadptxsregclock64-nvvmclock64op><code>nvvm.read.ptx.sreg.clock64</code> (NVVM::Clock64Op)</a></li><li><a href=#nvvmreadptxsregclusterctaidx-nvvmblockinclusteridxop><code>nvvm.read.ptx.sreg.cluster.ctaid.x</code> (NVVM::BlockInClusterIdXOp)</a></li><li><a href=#nvvmreadptxsregclusterctaidz-nvvmblockinclusteridzop><code>nvvm.read.ptx.sreg.cluster.ctaid.z</code> (NVVM::BlockInClusterIdZOp)</a></li><li><a href=#nvvmreadptxsregclusternctaidx-nvvmclusterdimblocksxop><code>nvvm.read.ptx.sreg.cluster.nctaid.x</code> (NVVM::ClusterDimBlocksXOp)</a></li><li><a href=#nvvmreadptxsregclusternctaidz-nvvmclusterdimblockszop><code>nvvm.read.ptx.sreg.cluster.nctaid.z</code> (NVVM::ClusterDimBlocksZOp)</a></li><li><a href=#nvvmreadptxsregclusteridx-nvvmclusteridxop><code>nvvm.read.ptx.sreg.clusterid.x</code> (NVVM::ClusterIdXOp)</a></li><li><a href=#nvvmreadptxsregclusteridz-nvvmclusteridzop><code>nvvm.read.ptx.sreg.clusterid.z</code> (NVVM::ClusterIdZOp)</a></li><li><a href=#nvvmreadptxsregctaidy-nvvmblockidyop><code>nvvm.read.ptx.sreg.ctaid.y</code> (NVVM::BlockIdYOp)</a></li><li><a href=#nvvmreadptxsreglaneid-nvvmlaneidop><code>nvvm.read.ptx.sreg.laneid</code> (NVVM::LaneIdOp)</a></li><li><a href=#nvvmreadptxsregnclusteridy-nvvmclusterdimyop><code>nvvm.read.ptx.sreg.nclusterid.y</code> (NVVM::ClusterDimYOp)</a></li><li><a href=#nvvmreadptxsregnctaidx-nvvmgriddimxop><code>nvvm.read.ptx.sreg.nctaid.x</code> (NVVM::GridDimXOp)</a></li><li><a href=#nvvmreadptxsregnctaidz-nvvmgriddimzop><code>nvvm.read.ptx.sreg.nctaid.z</code> (NVVM::GridDimZOp)</a></li><li><a href=#nvvmreadptxsregntidy-nvvmblockdimyop><code>nvvm.read.ptx.sreg.ntid.y</code> (NVVM::BlockDimYOp)</a></li><li><a href=#nvvmreadptxsregtidx-nvvmthreadidxop><code>nvvm.read.ptx.sreg.tid.x</code> (NVVM::ThreadIdXOp)</a></li><li><a href=#nvvmreadptxsregtidz-nvvmthreadidzop><code>nvvm.read.ptx.sreg.tid.z</code> (NVVM::ThreadIdZOp)</a></li><li><a href=#nvvmreduxsync-nvvmreduxop><code>nvvm.redux.sync</code> (NVVM::ReduxOp)</a></li><li><a href=#nvvmsetmaxregister-nvvmsetmaxregisterop><code>nvvm.setmaxregister</code> (NVVM::SetMaxRegisterOp)</a></li><li><a href=#nvvmshflsync-nvvmshflop><code>nvvm.shfl.sync</code> (NVVM::ShflOp)</a></li><li><a href=#nvvmstmatrix-nvvmstmatrixop><code>nvvm.stmatrix</code> (NVVM::StMatrixOp)</a></li><li><a href=#nvvmvoteballotsync-nvvmvoteballotop><code>nvvm.vote.ballot.sync</code> (NVVM::VoteBallotOp)</a></li><li><a href=#nvvmwgmmacommitgroupsyncaligned-nvvmwgmmagroupsyncalignedop><code>nvvm.wgmma.commit.group.sync.aligned</code> (NVVM::WgmmaGroupSyncAlignedOp)</a></li><li><a href=#nvvmwgmmafencealigned-nvvmwgmmafencealignedop><code>nvvm.wgmma.fence.aligned</code> (NVVM::WgmmaFenceAlignedOp)</a></li><li><a href=#nvvmwgmmamma_async-nvvmwgmmammaasyncop><code>nvvm.wgmma.mma_async</code> (NVVM::WgmmaMmaAsyncOp)</a></li><li><a href=#nvvmwgmmawaitgroupsyncaligned-nvvmwgmmawaitgroupsyncop><code>nvvm.wgmma.wait.group.sync.aligned</code> (NVVM::WgmmaWaitGroupSyncOp)</a></li><li><a href=#nvvmwmmaload-nvvmwmmaloadop><code>nvvm.wmma.load</code> (NVVM::WMMALoadOp)</a></li><li><a href=#nvvmwmmamma-nvvmwmmammaop><code>nvvm.wmma.mma</code> (NVVM::WMMAMmaOp)</a></li><li><a href=#nvvmwmmastore-nvvmwmmastoreop><code>nvvm.wmma.store</code> (NVVM::WMMAStoreOp)</a></li></ul></li><li><a href=#attributes-36>Attributes</a><ul><li><a href=#loadcachemodifierkindattr>LoadCacheModifierKindAttr</a></li><li><a href=#mmab1opattr>MMAB1OpAttr</a></li><li><a href=#mmafragattr>MMAFragAttr</a></li><li><a href=#mmaintoverflowattr>MMAIntOverflowAttr</a></li><li><a href=#mmalayoutattr>MMALayoutAttr</a></li><li><a href=#mmatypesattr>MMATypesAttr</a></li><li><a href=#memscopekindattr>MemScopeKindAttr</a></li><li><a href=#mmashapeattr>MMAShapeAttr</a></li><li><a href=#nvvmtargetattr>NVVMTargetAttr</a></li><li><a href=#proxykindattr>ProxyKindAttr</a></li><li><a href=#reduxkindattr>ReduxKindAttr</a></li><li><a href=#setmaxregisteractionattr>SetMaxRegisterActionAttr</a></li><li><a href=#sharedspaceattr>SharedSpaceAttr</a></li><li><a href=#shflkindattr>ShflKindAttr</a></li><li><a href=#wgmmascaleinattr>WGMMAScaleInAttr</a></li><li><a href=#wgmmascaleoutattr>WGMMAScaleOutAttr</a></li><li><a href=#wgmmatypesattr>WGMMATypesAttr</a></li></ul></li><li><a href=#enums>Enums</a><ul><li><a href=#loadcachemodifierkind>LoadCacheModifierKind</a></li><li><a href=#mmab1op>MMAB1Op</a></li><li><a href=#mmafrag>MMAFrag</a></li><li><a href=#mmaintoverflow>MMAIntOverflow</a></li><li><a href=#mmalayout>MMALayout</a></li><li><a href=#mmatypes>MMATypes</a></li><li><a href=#memscopekind>MemScopeKind</a></li><li><a href=#proxykind>ProxyKind</a></li><li><a href=#reduxkind>ReduxKind</a></li><li><a href=#setmaxregisteraction>SetMaxRegisterAction</a></li><li><a href=#sharedspace>SharedSpace</a></li><li><a href=#shflkind>ShflKind</a></li><li><a href=#wgmmascalein>WGMMAScaleIn</a></li><li><a href=#wgmmascaleout>WGMMAScaleOut</a></li><li><a href=#wgmmatypes>WGMMATypes</a></li></ul></li></ul></nav><h2 id=operations>Operations&nbsp;<a class=headline-hash href=#operations>¶</a></h2><p><a href=https://github.com/llvm/llvm-project/blob/main/mlir/include/mlir/Dialect/LLVMIR/NVVMOps.td>source</a></p><h3 id=nvvmbarwarpsync-nvvmsyncwarpop><code>nvvm.bar.warp.sync</code> (NVVM::SyncWarpOp)&nbsp;<a class=headline-hash href=#nvvmbarwarpsync-nvvmsyncwarpop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.bar.warp.sync` $mask attr-dict `:` type($mask)
</code></pre><h4 id=operands>Operands:&nbsp;<a class=headline-hash href=#operands>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmbarrier-nvvmbarrierop><code>nvvm.barrier</code> (NVVM::BarrierOp)&nbsp;<a class=headline-hash href=#nvvmbarrier-nvvmbarrierop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.barrier` (`id` `=` $barrierId^)? (`number_of_threads` `=` $numberOfThreads^)? attr-dict
</code></pre><p>Traits: <code>AttrSizedOperandSegments</code></p><h4 id=operands-1>Operands:&nbsp;<a class=headline-hash href=#operands-1>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>barrierId</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>numberOfThreads</code></td><td>32-bit signless integer</td></tr></tbody></table><h3 id=nvvmbarrierarrive-nvvmbarrierarriveop><code>nvvm.barrier.arrive</code> (NVVM::BarrierArriveOp)&nbsp;<a class=headline-hash href=#nvvmbarrierarrive-nvvmbarrierarriveop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.barrier.arrive` (`id` `=` $barrierId^)? `number_of_threads` `=` $numberOfThreads attr-dict
</code></pre><p>Thread that executes this op announces their arrival at the barrier with
given id and continue their execution.</p><p>The default barrier id is 0 that is similar to <code>nvvm.barrier</code> Op. When
<code>barrierId</code> is not present, the default barrier id is used.</p><p>[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-bar>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-bar</a>)</p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-2>Operands:&nbsp;<a class=headline-hash href=#operands-2>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>barrierId</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>numberOfThreads</code></td><td>32-bit signless integer</td></tr></tbody></table><h3 id=nvvmbarrier0-nvvmbarrier0op><code>nvvm.barrier0</code> (NVVM::Barrier0Op)&nbsp;<a class=headline-hash href=#nvvmbarrier0-nvvmbarrier0op>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.barrier0` attr-dict
</code></pre><h3 id=nvvmbreakpoint-nvvmbreakpoint><code>nvvm.breakpoint</code> (NVVM::Breakpoint)&nbsp;<a class=headline-hash href=#nvvmbreakpoint-nvvmbreakpoint>¶</a></h3><p><em>Breakpoint Op</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.breakpoint` attr-dict
</code></pre><p>Breakpoint suspends execution of the program for debugging.
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#miscellaneous-instructions-brkpt>For more information, see PTX ISA</a></p><h3 id=nvvmclusterarrive-nvvmclusterarriveop><code>nvvm.cluster.arrive</code> (NVVM::ClusterArriveOp)&nbsp;<a class=headline-hash href=#nvvmclusterarrive-nvvmclusterarriveop>¶</a></h3><p><em>Cluster Barrier Arrive Op</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cluster.arrive` attr-dict
</code></pre><p>The <code>cluster.arrive</code> can be used by the threads within the cluster for synchronization and
communication. The <code>cluster.arrive</code> instruction marks the warps&rsquo; arrival at the barrier
without causing the executing thread to wait for other participating threads.</p><p>The <code>aligned</code> attribute, when provided, generates the .aligned version of the PTX instruction.</p><p>[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-barrier-cluster>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-barrier-cluster</a>)</p><h4 id=attributes>Attributes:&nbsp;<a class=headline-hash href=#attributes>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>aligned</code></td><td>::mlir::UnitAttr</td><td>unit attribute</td></tr></table><h3 id=nvvmclusterarriverelaxed-nvvmclusterarriverelaxedop><code>nvvm.cluster.arrive.relaxed</code> (NVVM::ClusterArriveRelaxedOp)&nbsp;<a class=headline-hash href=#nvvmclusterarriverelaxed-nvvmclusterarriverelaxedop>¶</a></h3><p><em>Cluster Barrier Relaxed Arrive Op</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cluster.arrive.relaxed` attr-dict
</code></pre><p>The <code>cluster.arrive</code> can be used by the threads within the cluster for synchronization and
communication. The <code>cluster.arrive</code> instruction marks the warps&rsquo; arrival at the barrier
without causing the executing thread to wait for other participating threads.</p><p>The <code>aligned</code> attribute, when provided, generates the .aligned version of the PTX instruction.
The .relaxed qualifier on <code>cluster.arrive</code> specifies that there are no memory
ordering and visibility guarantees provided for the memory accesses performed prior to
<code>cluster.arrive</code>.</p><p>[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-barrier-cluster>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-barrier-cluster</a>)</p><h4 id=attributes-1>Attributes:&nbsp;<a class=headline-hash href=#attributes-1>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>aligned</code></td><td>::mlir::UnitAttr</td><td>unit attribute</td></tr></table><h3 id=nvvmclusterwait-nvvmclusterwaitop><code>nvvm.cluster.wait</code> (NVVM::ClusterWaitOp)&nbsp;<a class=headline-hash href=#nvvmclusterwait-nvvmclusterwaitop>¶</a></h3><p><em>Cluster Barrier Wait Op</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cluster.wait` attr-dict
</code></pre><p>The <code>cluster.wait</code> causes the executing thread to wait for all non-exited threads
of the cluster to perform <code>cluster.arrive</code>. The <code>aligned</code> attribute, when provided,
generates the .aligned version of the PTX instruction.</p><p>[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-barrier-cluster>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-barrier-cluster</a>)</p><h4 id=attributes-2>Attributes:&nbsp;<a class=headline-hash href=#attributes-2>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>aligned</code></td><td>::mlir::UnitAttr</td><td>unit attribute</td></tr></table><h3 id=nvvmcpasyncbulkcommitgroup-nvvmcpasyncbulkcommitgroupop><code>nvvm.cp.async.bulk.commit.group</code> (NVVM::CpAsyncBulkCommitGroupOp)&nbsp;<a class=headline-hash href=#nvvmcpasyncbulkcommitgroup-nvvmcpasyncbulkcommitgroupop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cp.async.bulk.commit.group` attr-dict
</code></pre><p>This Op commits all prior initiated but uncommitted cp.async.bulk
instructions into a cp.async.bulk-group.</p><p>[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk-commit-group>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk-commit-group</a>)</p><h3 id=nvvmcpasyncbulktensorglobalsharedcta-nvvmcpasyncbulktensorsharedctatoglobalop><code>nvvm.cp.async.bulk.tensor.global.shared.cta</code> (NVVM::CpAsyncBulkTensorSharedCTAToGlobalOp)&nbsp;<a class=headline-hash href=#nvvmcpasyncbulktensorglobalsharedcta-nvvmcpasyncbulktensorsharedctatoglobalop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cp.async.bulk.tensor.global.shared.cta` $tmaDescriptor `,`
              $srcMem `,`
              `box` `[`$coordinates `]`
              (`,` `predicate` `=` $predicate^)?
              attr-dict  `:` type(operands)
</code></pre><p>Traits: <code>AttrSizedOperandSegments</code></p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-3>Operands:&nbsp;<a class=headline-hash href=#operands-3>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>tmaDescriptor</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>srcMem</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>coordinates</code></td><td>variadic of 32-bit signless integer</td></tr><tr><td style=text-align:center><code>predicate</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=nvvmcpasyncbulktensorsharedclusterglobal-nvvmcpasyncbulktensorglobaltosharedclusterop><code>nvvm.cp.async.bulk.tensor.shared.cluster.global</code> (NVVM::CpAsyncBulkTensorGlobalToSharedClusterOp)&nbsp;<a class=headline-hash href=#nvvmcpasyncbulktensorsharedclusterglobal-nvvmcpasyncbulktensorglobaltosharedclusterop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cp.async.bulk.tensor.shared.cluster.global` $dstMem `,`
              $tmaDescriptor `,`
              $mbar `,`
              `box` `[`$coordinates `]`
              (`im2col` `[` $im2colOffsets^ `]` )?
              (`multicast_mask` `=` $multicastMask^ )?
              (`l2_cache_hint` `=` $l2CacheHint^ )?
              (`predicate` `=` $predicate^)?
              attr-dict  `:` type($dstMem) `,` type($tmaDescriptor)
</code></pre><p>Initiates an asynchronous copy operation on the tensor data from global
memory to shared memory.</p><p>The Op operates has two load modes:</p><ol><li><p>Tiled Mode: It&rsquo;s the default mode. The source multi-dimensional tensor
layout is preserved at the destination.</p></li><li><p>Im2col Mode: This mode is used when <code>im2colOffsets</code> operands are present.
the elements in the Bounding Box of the source tensor are rearranged into
columns at the destination. In this mode, the tensor has to be at least
3-dimensional.</p></li></ol><p>The <code>multicastMask</code> operand is optional. When it is present, the Op copies
data from global memory to shared memory of multiple CTAs in the cluster.
Operand <code>multicastMask</code> specifies the destination CTAs in the cluster such
that each bit position in the 16-bit <code>multicastMask</code> operand corresponds to
the <code>nvvm.read.ptx.sreg.ctaid</code> of the destination CTA.</p><p>The <code>l2CacheHint</code> operand is optional, and it is used to specify cache
eviction policy that may be used during the memory access.</p><p>[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk-tensor>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk-tensor</a>)</p><p>Traits: <code>AttrSizedOperandSegments</code></p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-4>Operands:&nbsp;<a class=headline-hash href=#operands-4>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>dstMem</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>tmaDescriptor</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>coordinates</code></td><td>variadic of 32-bit signless integer</td></tr><tr><td style=text-align:center><code>mbar</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>im2colOffsets</code></td><td>variadic of 16-bit signless integer</td></tr><tr><td style=text-align:center><code>multicastMask</code></td><td>16-bit signless integer</td></tr><tr><td style=text-align:center><code>l2CacheHint</code></td><td>64-bit signless integer</td></tr><tr><td style=text-align:center><code>predicate</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=nvvmcpasyncbulkwait_group-nvvmcpasyncbulkwaitgroupop><code>nvvm.cp.async.bulk.wait_group</code> (NVVM::CpAsyncBulkWaitGroupOp)&nbsp;<a class=headline-hash href=#nvvmcpasyncbulkwait_group-nvvmcpasyncbulkwaitgroupop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cp.async.bulk.wait_group` $group attr-dict
</code></pre><p>Op waits for completion of the most recent bulk async-groups.</p><p>The <code>$group</code> operand tells waiting has to be done until for $group or fewer
of the most recent bulk async-groups. If <code>$group</code> is 0, the op wait until
all the most recent bulk async-groups have completed.</p><p>The <code>$read</code> indicates that the waiting has to be done until all the bulk
async operations in the specified bulk async-group have completed reading
from their source locations.</p><p>[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk-wait-group>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#data-movement-and-conversion-instructions-cp-async-bulk-wait-group</a>)</p><h4 id=attributes-3>Attributes:&nbsp;<a class=headline-hash href=#attributes-3>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>group</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute whose minimum value is 0</td></tr><tr><td><code>read</code></td><td>::mlir::UnitAttr</td><td>unit attribute</td></tr></table><h3 id=nvvmcpasynccommitgroup-nvvmcpasynccommitgroupop><code>nvvm.cp.async.commit.group</code> (NVVM::CpAsyncCommitGroupOp)&nbsp;<a class=headline-hash href=#nvvmcpasynccommitgroup-nvvmcpasynccommitgroupop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cp.async.commit.group` attr-dict
</code></pre><h3 id=nvvmcpasyncmbarrierarrive-nvvmcpasyncmbarrierarriveop><code>nvvm.cp.async.mbarrier.arrive</code> (NVVM::CpAsyncMBarrierArriveOp)&nbsp;<a class=headline-hash href=#nvvmcpasyncmbarrierarrive-nvvmcpasyncmbarrierarriveop>¶</a></h3><p><em>NVVM Dialect Op for cp.async.mbarrier.arrive</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cp.async.mbarrier.arrive` $addr attr-dict `:` type(operands)
</code></pre><p>The <code>cp.async.mbarrier.arrive</code> Op makes the mbarrier object track
all prior cp.async operations initiated by the executing thread.
The <code>addr</code> operand specifies the address of the mbarrier object
in generic address space. The <code>noinc</code> attr impacts how the
mbarrier&rsquo;s state is updated.
[For more information, refer PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive</a>)</p><h4 id=attributes-4>Attributes:&nbsp;<a class=headline-hash href=#attributes-4>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>noinc</code></td><td>::mlir::IntegerAttr</td><td>1-bit signless integer attribute</td></tr></table><h4 id=operands-5>Operands:&nbsp;<a class=headline-hash href=#operands-5>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer type</td></tr></tbody></table><h3 id=nvvmcpasyncmbarrierarriveshared-nvvmcpasyncmbarrierarrivesharedop><code>nvvm.cp.async.mbarrier.arrive.shared</code> (NVVM::CpAsyncMBarrierArriveSharedOp)&nbsp;<a class=headline-hash href=#nvvmcpasyncmbarrierarriveshared-nvvmcpasyncmbarrierarrivesharedop>¶</a></h3><p><em>NVVM Dialect Op for cp.async.mbarrier.arrive.shared</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cp.async.mbarrier.arrive.shared` $addr attr-dict `:` type(operands)
</code></pre><p>The <code>cp.async.mbarrier.arrive.shared</code> Op makes the mbarrier object
track all prior cp.async operations initiated by the executing thread.
The <code>addr</code> operand specifies the address of the mbarrier object in
shared memory. The <code>noinc</code> attr impacts how the mbarrier&rsquo;s state
is updated. [For more information, refer PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-cp-async-mbarrier-arrive</a>)</p><h4 id=attributes-5>Attributes:&nbsp;<a class=headline-hash href=#attributes-5>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>noinc</code></td><td>::mlir::IntegerAttr</td><td>1-bit signless integer attribute</td></tr></table><h4 id=operands-6>Operands:&nbsp;<a class=headline-hash href=#operands-6>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer in address space 3</td></tr></tbody></table><h3 id=nvvmcpasyncsharedglobal-nvvmcpasyncop><code>nvvm.cp.async.shared.global</code> (NVVM::CpAsyncOp)&nbsp;<a class=headline-hash href=#nvvmcpasyncsharedglobal-nvvmcpasyncop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cp.async.shared.global` $dst `,` $src `,` $size `,` `cache` `=` $modifier (`,` $cpSize^)? attr-dict `:` type(operands)
</code></pre><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=attributes-6>Attributes:&nbsp;<a class=headline-hash href=#attributes-6>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>size</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>modifier</code></td><td>::mlir::NVVM::LoadCacheModifierKindAttr</td><td><details><summary>NVVM load cache modifier kind</summary><pre><code>Enum attribute of the different kinds of cache operators for load instructions.
<p>
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/#id62>For more information, see PTX ISA</a> <br>
</code></pre></p></details></td></tr></table><h4 id=operands-7>Operands:&nbsp;<a class=headline-hash href=#operands-7>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>dst</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>src</code></td><td>LLVM pointer in address space 1</td></tr><tr><td style=text-align:center><code>cpSize</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmcpasyncwaitgroup-nvvmcpasyncwaitgroupop><code>nvvm.cp.async.wait.group</code> (NVVM::CpAsyncWaitGroupOp)&nbsp;<a class=headline-hash href=#nvvmcpasyncwaitgroup-nvvmcpasyncwaitgroupop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.cp.async.wait.group` $n attr-dict
</code></pre><h4 id=attributes-7>Attributes:&nbsp;<a class=headline-hash href=#attributes-7>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>n</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr></table><h3 id=nvvmelectsync-nvvmelectsyncop><code>nvvm.elect.sync</code> (NVVM::ElectSyncOp)&nbsp;<a class=headline-hash href=#nvvmelectsync-nvvmelectsyncop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.elect.sync` attr-dict `-&gt;` type(results)
</code></pre><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=results>Results:&nbsp;<a class=headline-hash href=#results>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>pred</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=nvvmfencembarrierinit-nvvmfencembarrierinitop><code>nvvm.fence.mbarrier.init</code> (NVVM::FenceMbarrierInitOp)&nbsp;<a class=headline-hash href=#nvvmfencembarrierinit-nvvmfencembarrierinitop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.fence.mbarrier.init` attr-dict
</code></pre><p>Fence operation that applies on the prior nvvm.mbarrier.init
[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar</a>)</p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h3 id=nvvmfenceproxy-nvvmfenceproxyop><code>nvvm.fence.proxy</code> (NVVM::FenceProxyOp)&nbsp;<a class=headline-hash href=#nvvmfenceproxy-nvvmfenceproxyop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.fence.proxy` attr-dict
</code></pre><p>Fence operation with proxy to establish an ordering between memory accesses
that may happen through different proxies.
[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar</a>)</p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=attributes-8>Attributes:&nbsp;<a class=headline-hash href=#attributes-8>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>kind</code></td><td>::mlir::NVVM::ProxyKindAttr</td><td><details><summary>Proxy kind</summary><p>Enum cases:</p><ul><li>alias (<code>alias</code>)</li><li>async (<code>async</code>)</li><li>async.global (<code>async_global</code>)</li><li>async.shared (<code>async_shared</code>)</li><li>tensormap (<code>TENSORMAP</code>)</li><li>generic (<code>GENERIC</code>)</li></ul></details></td></tr><tr><td><code>space</code></td><td>::mlir::NVVM::SharedSpaceAttr</td><td><details><summary>Shared memory space</summary><p>Enum cases:</p><ul><li>cta (<code>shared_cta</code>)</li><li>cluster (<code>shared_cluster</code>)</li></ul></details></td></tr></table><h3 id=nvvmfenceproxyacquire-nvvmfenceproxyacquireop><code>nvvm.fence.proxy.acquire</code> (NVVM::FenceProxyAcquireOp)&nbsp;<a class=headline-hash href=#nvvmfenceproxyacquire-nvvmfenceproxyacquireop>¶</a></h3><p><em>Uni-directional proxy fence operation with acquire semantics</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.fence.proxy.acquire` $scope $addr `,` $size (`from_proxy` `=` $fromProxy^)? (`to_proxy` `=` $toProxy^)? attr-dict
</code></pre><p><code>fence.proxy.acquire</code> is a uni-directional fence used to establish ordering
between a prior memory access performed via the generic proxy and a
subsequent memory access performed via the tensormap proxy</p><p>The address operand <code>addr</code> and the operand <code>size</code> together specify the
memory range <code>[addr, addr+size)</code> on which the ordering guarantees on the
memory accesses across the proxies is to be provided. The only supported
value for the <code>size</code> operand is 128 and must be an immediate. Generic Addressing
is used unconditionally, and the address specified by the operand <code>addr</code> must
fall within the <code>.global</code> state space. Otherwise, the behavior is undefined
[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar</a>)</p><h4 id=attributes-9>Attributes:&nbsp;<a class=headline-hash href=#attributes-9>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>scope</code></td><td>::mlir::NVVM::MemScopeKindAttr</td><td><details><summary>NVVM Memory Scope kind</summary><p>Enum cases:</p><ul><li>cta (<code>CTA</code>)</li><li>cluster (<code>CLUSTER</code>)</li><li>gpu (<code>GPU</code>)</li><li>sys (<code>SYS</code>)</li></ul></details></td></tr><tr><td><code>fromProxy</code></td><td>::mlir::NVVM::ProxyKindAttr</td><td><details><summary>Proxy kind</summary><p>Enum cases:</p><ul><li>alias (<code>alias</code>)</li><li>async (<code>async</code>)</li><li>async.global (<code>async_global</code>)</li><li>async.shared (<code>async_shared</code>)</li><li>tensormap (<code>TENSORMAP</code>)</li><li>generic (<code>GENERIC</code>)</li></ul></details></td></tr><tr><td><code>toProxy</code></td><td>::mlir::NVVM::ProxyKindAttr</td><td><details><summary>Proxy kind</summary><p>Enum cases:</p><ul><li>alias (<code>alias</code>)</li><li>async (<code>async</code>)</li><li>async.global (<code>async_global</code>)</li><li>async.shared (<code>async_shared</code>)</li><li>tensormap (<code>TENSORMAP</code>)</li><li>generic (<code>GENERIC</code>)</li></ul></details></td></tr></table><h4 id=operands-8>Operands:&nbsp;<a class=headline-hash href=#operands-8>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer in address space 0</td></tr><tr><td style=text-align:center><code>size</code></td><td>32-bit signless integer</td></tr></tbody></table><h3 id=nvvmfenceproxyrelease-nvvmfenceproxyreleaseop><code>nvvm.fence.proxy.release</code> (NVVM::FenceProxyReleaseOp)&nbsp;<a class=headline-hash href=#nvvmfenceproxyrelease-nvvmfenceproxyreleaseop>¶</a></h3><p><em>Uni-directional proxy fence operation with release semantics</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.fence.proxy.release` $scope (`from_proxy` `=` $fromProxy^)? (`to_proxy` `=` $toProxy^)? attr-dict
</code></pre><p><code>fence.proxy.release</code> is a uni-directional fence used to establish ordering
between a prior memory access performed via the generic proxy and a
subsequent memory access performed via the tensormap proxy. <code>fence.proxy.release</code>
operation can form a release sequence that synchronizes with an acquire
sequence that contains the fence.proxy.acquire proxy fence operation
[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#parallel-synchronization-and-communication-instructions-membar</a>)</p><h4 id=attributes-10>Attributes:&nbsp;<a class=headline-hash href=#attributes-10>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>scope</code></td><td>::mlir::NVVM::MemScopeKindAttr</td><td><details><summary>NVVM Memory Scope kind</summary><p>Enum cases:</p><ul><li>cta (<code>CTA</code>)</li><li>cluster (<code>CLUSTER</code>)</li><li>gpu (<code>GPU</code>)</li><li>sys (<code>SYS</code>)</li></ul></details></td></tr><tr><td><code>fromProxy</code></td><td>::mlir::NVVM::ProxyKindAttr</td><td><details><summary>Proxy kind</summary><p>Enum cases:</p><ul><li>alias (<code>alias</code>)</li><li>async (<code>async</code>)</li><li>async.global (<code>async_global</code>)</li><li>async.shared (<code>async_shared</code>)</li><li>tensormap (<code>TENSORMAP</code>)</li><li>generic (<code>GENERIC</code>)</li></ul></details></td></tr><tr><td><code>toProxy</code></td><td>::mlir::NVVM::ProxyKindAttr</td><td><details><summary>Proxy kind</summary><p>Enum cases:</p><ul><li>alias (<code>alias</code>)</li><li>async (<code>async</code>)</li><li>async.global (<code>async_global</code>)</li><li>async.shared (<code>async_shared</code>)</li><li>tensormap (<code>TENSORMAP</code>)</li><li>generic (<code>GENERIC</code>)</li></ul></details></td></tr></table><h3 id=nvvmfencesccluster-nvvmfencescclusterop><code>nvvm.fence.sc.cluster</code> (NVVM::FenceScClusterOp)&nbsp;<a class=headline-hash href=#nvvmfencesccluster-nvvmfencescclusterop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.fence.sc.cluster` attr-dict
</code></pre><h3 id=nvvmldmatrix-nvvmldmatrixop><code>nvvm.ldmatrix</code> (NVVM::LdMatrixOp)&nbsp;<a class=headline-hash href=#nvvmldmatrix-nvvmldmatrixop>¶</a></h3><p><em>Cooperative matrix load</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.ldmatrix` $ptr attr-dict `:` functional-type($ptr, $res)
</code></pre><h4 id=attributes-11>Attributes:&nbsp;<a class=headline-hash href=#attributes-11>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>num</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>layout</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr></table><h4 id=operands-9>Operands:&nbsp;<a class=headline-hash href=#operands-9>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>ptr</code></td><td>LLVM pointer type</td></tr></tbody></table><h4 id=results-1>Results:&nbsp;<a class=headline-hash href=#results-1>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>any type</td></tr></tbody></table><h3 id=nvvmmbarrierarrive-nvvmmbarrierarriveop><code>nvvm.mbarrier.arrive</code> (NVVM::MBarrierArriveOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierarrive-nvvmmbarrierarriveop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.arrive` $addr attr-dict `:` type($addr) `-&gt;` type($res)
</code></pre><h4 id=operands-10>Operands:&nbsp;<a class=headline-hash href=#operands-10>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer type</td></tr></tbody></table><h4 id=results-2>Results:&nbsp;<a class=headline-hash href=#results-2>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmmbarrierarriveexpect_tx-nvvmmbarrierarriveexpecttxop><code>nvvm.mbarrier.arrive.expect_tx</code> (NVVM::MBarrierArriveExpectTxOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierarriveexpect_tx-nvvmmbarrierarriveexpecttxop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.arrive.expect_tx` $addr `,` $txcount (`,` `predicate` `=` $predicate^)? attr-dict `:` type(operands)
</code></pre><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-11>Operands:&nbsp;<a class=headline-hash href=#operands-11>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>txcount</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>predicate</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=nvvmmbarrierarriveexpect_txshared-nvvmmbarrierarriveexpecttxsharedop><code>nvvm.mbarrier.arrive.expect_tx.shared</code> (NVVM::MBarrierArriveExpectTxSharedOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierarriveexpect_txshared-nvvmmbarrierarriveexpecttxsharedop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.arrive.expect_tx.shared` $addr `,` $txcount (`,` `predicate` `=` $predicate^)? attr-dict `:` type(operands)
</code></pre><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-12>Operands:&nbsp;<a class=headline-hash href=#operands-12>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>txcount</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>predicate</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=nvvmmbarrierarrivenocomplete-nvvmmbarrierarrivenocompleteop><code>nvvm.mbarrier.arrive.nocomplete</code> (NVVM::MBarrierArriveNocompleteOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierarrivenocomplete-nvvmmbarrierarrivenocompleteop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.arrive.nocomplete` $addr `,` $count attr-dict `:` type(operands) `-&gt;` type($res)
</code></pre><h4 id=operands-13>Operands:&nbsp;<a class=headline-hash href=#operands-13>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>count</code></td><td>32-bit signless integer</td></tr></tbody></table><h4 id=results-3>Results:&nbsp;<a class=headline-hash href=#results-3>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmmbarrierarrivenocompleteshared-nvvmmbarrierarrivenocompletesharedop><code>nvvm.mbarrier.arrive.nocomplete.shared</code> (NVVM::MBarrierArriveNocompleteSharedOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierarrivenocompleteshared-nvvmmbarrierarrivenocompletesharedop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.arrive.nocomplete.shared` $addr `,` $count attr-dict `:` type(operands) `-&gt;` type($res)
</code></pre><h4 id=operands-14>Operands:&nbsp;<a class=headline-hash href=#operands-14>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>count</code></td><td>32-bit signless integer</td></tr></tbody></table><h4 id=results-4>Results:&nbsp;<a class=headline-hash href=#results-4>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmmbarrierarriveshared-nvvmmbarrierarrivesharedop><code>nvvm.mbarrier.arrive.shared</code> (NVVM::MBarrierArriveSharedOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierarriveshared-nvvmmbarrierarrivesharedop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.arrive.shared` $addr attr-dict `:` qualified(type($addr)) `-&gt;` type($res)
</code></pre><h4 id=operands-15>Operands:&nbsp;<a class=headline-hash href=#operands-15>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer in address space 3</td></tr></tbody></table><h4 id=results-5>Results:&nbsp;<a class=headline-hash href=#results-5>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmmbarrierinit-nvvmmbarrierinitop><code>nvvm.mbarrier.init</code> (NVVM::MBarrierInitOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierinit-nvvmmbarrierinitop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.init` $addr `,` $count (`,` `predicate` `=` $predicate^)? attr-dict `:` type(operands)
</code></pre><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-16>Operands:&nbsp;<a class=headline-hash href=#operands-16>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>count</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>predicate</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=nvvmmbarrierinitshared-nvvmmbarrierinitsharedop><code>nvvm.mbarrier.init.shared</code> (NVVM::MBarrierInitSharedOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierinitshared-nvvmmbarrierinitsharedop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.init.shared` $addr `,` $count (`,` `predicate` `=` $predicate^)? attr-dict `:` type(operands)
</code></pre><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-17>Operands:&nbsp;<a class=headline-hash href=#operands-17>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>count</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>predicate</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=nvvmmbarrierinval-nvvmmbarrierinvalop><code>nvvm.mbarrier.inval</code> (NVVM::MBarrierInvalOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierinval-nvvmmbarrierinvalop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.inval` $addr attr-dict `:` type(operands)
</code></pre><h4 id=operands-18>Operands:&nbsp;<a class=headline-hash href=#operands-18>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer type</td></tr></tbody></table><h3 id=nvvmmbarrierinvalshared-nvvmmbarrierinvalsharedop><code>nvvm.mbarrier.inval.shared</code> (NVVM::MBarrierInvalSharedOp)&nbsp;<a class=headline-hash href=#nvvmmbarrierinvalshared-nvvmmbarrierinvalsharedop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.inval.shared` $addr attr-dict `:` type(operands)
</code></pre><h4 id=operands-19>Operands:&nbsp;<a class=headline-hash href=#operands-19>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer in address space 3</td></tr></tbody></table><h3 id=nvvmmbarriertestwait-nvvmmbarriertestwaitop><code>nvvm.mbarrier.test.wait</code> (NVVM::MBarrierTestWaitOp)&nbsp;<a class=headline-hash href=#nvvmmbarriertestwait-nvvmmbarriertestwaitop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.test.wait` $addr `,` $state attr-dict `:` type(operands) `-&gt;` type($res)
</code></pre><h4 id=operands-20>Operands:&nbsp;<a class=headline-hash href=#operands-20>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>state</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results-6>Results:&nbsp;<a class=headline-hash href=#results-6>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmmbarriertestwaitshared-nvvmmbarriertestwaitsharedop><code>nvvm.mbarrier.test.wait.shared</code> (NVVM::MBarrierTestWaitSharedOp)&nbsp;<a class=headline-hash href=#nvvmmbarriertestwaitshared-nvvmmbarriertestwaitsharedop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.test.wait.shared` $addr `,` $state attr-dict `:` type(operands) `-&gt;` type($res)
</code></pre><h4 id=operands-21>Operands:&nbsp;<a class=headline-hash href=#operands-21>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>state</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results-7>Results:&nbsp;<a class=headline-hash href=#results-7>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmmbarriertry_waitparity-nvvmmbarriertrywaitparityop><code>nvvm.mbarrier.try_wait.parity</code> (NVVM::MBarrierTryWaitParityOp)&nbsp;<a class=headline-hash href=#nvvmmbarriertry_waitparity-nvvmmbarriertrywaitparityop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.try_wait.parity` $addr `,` $phase `,` $ticks attr-dict `:` type(operands)
</code></pre><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-22>Operands:&nbsp;<a class=headline-hash href=#operands-22>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>phase</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>ticks</code></td><td>32-bit signless integer</td></tr></tbody></table><h3 id=nvvmmbarriertry_waitparityshared-nvvmmbarriertrywaitparitysharedop><code>nvvm.mbarrier.try_wait.parity.shared</code> (NVVM::MBarrierTryWaitParitySharedOp)&nbsp;<a class=headline-hash href=#nvvmmbarriertry_waitparityshared-nvvmmbarriertrywaitparitysharedop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.mbarrier.try_wait.parity.shared` $addr `,` $phase `,` $ticks attr-dict `:` type(operands)
</code></pre><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-23>Operands:&nbsp;<a class=headline-hash href=#operands-23>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>addr</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>phase</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>ticks</code></td><td>32-bit signless integer</td></tr></tbody></table><h3 id=nvvmmmasync-nvvmmmaop><code>nvvm.mma.sync</code> (NVVM::MmaOp)&nbsp;<a class=headline-hash href=#nvvmmmasync-nvvmmmaop>¶</a></h3><p><em>Cooperative matrix-multiply and accumulate</em></p><p>The <code>nvvm.mma.sync</code> operation collectively performs the operation
<code>D = matmul(A, B) + C</code> using all threads in a warp.</p><p>All the threads in the warp must execute the same <code>mma.sync</code> operation.</p><p>For each possible multiplicand PTX data type, there are one or more possible
instruction shapes given as &ldquo;mMnNkK&rdquo;. The below table describes the posssibilities
as well as the types required for the operands. Note that the data type for
C (the accumulator) and D (the result) can vary independently when there are
multiple possibilities in the &ldquo;C/D Type&rdquo; column.</p><p>When an optional attribute cannot be immediately inferred from the types of
the operands and the result during parsing or validation, an error will be
raised.</p><p><code>b1Op</code> is only relevant when the binary (b1) type is given to
<code>multiplicandDataType</code>. It specifies how the multiply-and-acumulate is
performed and is either <code>xor_popc</code> or <code>and_poc</code>. The default is <code>xor_popc</code>.</p><p><code>intOverflowBehavior</code> is only relevant when the <code>multiplicandType</code> attribute
is one of <code>u8, s8, u4, s4</code>, this attribute describes how overflow is handled
in the accumulator. When the attribute is <code>satfinite</code>, the accumulator values
are clamped in the int32 range on overflow. This is the default behavior.
Alternatively, accumulator behavior <code>wrapped</code> can also be specified, in
which case overflow wraps from one end of the range to the other.</p><p><code>layoutA</code> and <code>layoutB</code> are required and should generally be set to
<code>#nvvm.mma_layout&lt;row></code> and <code>#nvvm.mma_layout&lt;col></code> respectively, but other
combinations are possible for certain layouts according to the table below.</p><pre tabindex=0><code>| A/B Type | Shape     | ALayout | BLayout | A Type   | B Type   | C/D Type          |
|----------|-----------|---------|---------|----------|----------|-------------------|
| f64      | .m8n8k4   | row     | col     | 1x f64   | 1x f64   | 2x f64            |
| f16      | .m8n8k4   | row/col | row/col | 2x f16x2 | 2x f16x2 | 4x f16x2 or 8xf32 |
|          | .m16n8k8  | row     | col     | 2x f16x2 | 1x f16x2 | 2x f16x2 or 4 f32 |
|          | .m16n8k16 | row     | col     | 4x f16x2 | 2x f16x2 | 2x f16x2 or 4 f32 |
| bf16     | .m16n8k8  | row     | col     | 2x f16x2 | 1x f16x2 | 2x f16x2 or 4 f32 |
|          | .m16n8k16 | row     | col     | 4x f16x2 | 2x f16x2 | 2x f16x2 or 4 f32 |
| tf32     | .m16n8k4  | row     | col     | 2x i32   | 1x i32   | 4x f32            |
|          | .m16n8k8  | row     | col     | 4x i32   | 2x i32   | 2x f16x2 or 4 f32 |
| u8/s8    | .m8n8k16  | row     | col     | 1x i32   | 1x i32   | 2x i32            |
|          | .m16n8k16 | row     | col     | 2x i32   | 1x i32   | 4x i32            |
|          | .m16n8k32 | row     | col     | 4x i32   | 2x i32   | 4x i32            |
| u4/s4    | .m8n8k32  | row     | col     | 1x i32   | 1x i32   | 2x i32            |
|          | m16n8k32  | row     | col     | 2x i32   | 1x i32   | 4x i32            |
|          | m16n8k64  | row     | col     | 4x i32   | 2x i32   | 4x i32            |
| b1       | m8n8k128  | row     | col     | 1x i32   | 1x i32   | 2x i32            |
|          | m16n8k128 | row     | col     | 2x i32   | 1x i32   | 4x i32            |
</code></pre><p>Example:</p><div class=highlight><pre tabindex=0 class=chroma><code class=language-mlir data-lang=mlir><span class=line><span class=cl>
</span></span><span class=line><span class=cl><span class=nv>%128</span> <span class=p>=</span> nvvm<span class=p>.</span>mma<span class=p>.</span>sync A<span class=p>[</span><span class=nv>%120</span><span class=p>,</span> <span class=nv>%121</span><span class=p>,</span> <span class=nv>%122</span><span class=p>,</span> <span class=nv>%123</span><span class=p>]</span>
</span></span><span class=line><span class=cl>                     B<span class=p>[</span><span class=nv>%124</span><span class=p>,</span> <span class=nv>%125</span><span class=p>]</span>
</span></span><span class=line><span class=cl>                     C<span class=p>[</span><span class=nv>%126</span><span class=p>,</span> <span class=nv>%127</span><span class=p>]</span>
</span></span><span class=line><span class=cl>                     <span class=p>{</span><span class=nl>layoutA =</span> <span class=nv>#nvvm.mma_layout</span><span class=p>&lt;</span>row<span class=p>&gt;,</span>
</span></span><span class=line><span class=cl>                      <span class=nl>layoutB =</span> <span class=nv>#nvvm.mma_layout</span><span class=p>&lt;</span>col<span class=p>&gt;,</span>
</span></span><span class=line><span class=cl>                      <span class=nl>shape =</span> <span class=p>{</span><span class=nl>k =</span> <span class=m>16</span> <span class=p>:</span> <span class=k>i32</span><span class=p>,</span> <span class=nl>m =</span> <span class=m>16</span> <span class=p>:</span> <span class=k>i32</span><span class=p>,</span> <span class=nl>n =</span> <span class=m>8</span> <span class=p>:</span> <span class=k>i32</span><span class=p>}}</span>
</span></span><span class=line><span class=cl>    <span class=p>:</span> <span class=p>(</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>2x</span><span class=k>f16</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2x</span><span class=k>f16</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2x</span><span class=k>f16</span><span class=p>&gt;)</span>
</span></span><span class=line><span class=cl>       <span class=p>-&gt;</span> <span class=p>!</span>llvm<span class=p>.</span>struct<span class=p>&lt;(</span><span class=kt>vector</span><span class=p>&lt;</span><span class=m>2x</span><span class=k>f16</span><span class=p>&gt;,</span> <span class=kt>vector</span><span class=p>&lt;</span><span class=m>2x</span><span class=k>f16</span><span class=p>&gt;)&gt;</span>
</span></span></code></pre></div><p>Traits: <code>AttrSizedOperandSegments</code></p><h4 id=attributes-12>Attributes:&nbsp;<a class=headline-hash href=#attributes-12>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>shape</code></td><td>::mlir::NVVM::MMAShapeAttr</td><td>Attribute for MMA operation shape.</td></tr><tr><td><code>b1Op</code></td><td>::mlir::NVVM::MMAB1OpAttr</td><td><details><summary>MMA binary operations</summary><p>Enum cases:</p><ul><li>none (<code>none</code>)</li><li>xor_popc (<code>xor_popc</code>)</li><li>and_popc (<code>and_popc</code>)</li></ul></details></td></tr><tr><td><code>intOverflowBehavior</code></td><td>::mlir::NVVM::MMAIntOverflowAttr</td><td><details><summary>MMA overflow options</summary><p>Enum cases:</p><ul><li>satfinite (<code>satfinite</code>)</li><li>wrapped (<code>wrapped</code>)</li></ul></details></td></tr><tr><td><code>layoutA</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr><tr><td><code>layoutB</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr><tr><td><code>multiplicandAPtxType</code></td><td>::mlir::NVVM::MMATypesAttr</td><td><details><summary>NVVM MMA types</summary><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>f32 (<code>f32</code>)</li><li>tf32 (<code>tf32</code>)</li><li>bf16 (<code>bf16</code>)</li><li>s8 (<code>s8</code>)</li><li>u8 (<code>u8</code>)</li><li>s32 (<code>s32</code>)</li><li>s4 (<code>s4</code>)</li><li>u4 (<code>u4</code>)</li><li>b1 (<code>b1</code>)</li><li>f64 (<code>f64</code>)</li></ul></details></td></tr><tr><td><code>multiplicandBPtxType</code></td><td>::mlir::NVVM::MMATypesAttr</td><td><details><summary>NVVM MMA types</summary><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>f32 (<code>f32</code>)</li><li>tf32 (<code>tf32</code>)</li><li>bf16 (<code>bf16</code>)</li><li>s8 (<code>s8</code>)</li><li>u8 (<code>u8</code>)</li><li>s32 (<code>s32</code>)</li><li>s4 (<code>s4</code>)</li><li>u4 (<code>u4</code>)</li><li>b1 (<code>b1</code>)</li><li>f64 (<code>f64</code>)</li></ul></details></td></tr></table><h4 id=operands-24>Operands:&nbsp;<a class=headline-hash href=#operands-24>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>operandA</code></td><td>variadic of LLVM dialect-compatible type</td></tr><tr><td style=text-align:center><code>operandB</code></td><td>variadic of LLVM dialect-compatible type</td></tr><tr><td style=text-align:center><code>operandC</code></td><td>variadic of LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results-8>Results:&nbsp;<a class=headline-hash href=#results-8>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM structure type</td></tr></tbody></table><h3 id=nvvmprefetchtensormap-nvvmprefetchtensormapop><code>nvvm.prefetch.tensormap</code> (NVVM::PrefetchTensorMapOp)&nbsp;<a class=headline-hash href=#nvvmprefetchtensormap-nvvmprefetchtensormapop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.prefetch.tensormap` $tmaDescriptor (`,` `predicate` `=` $predicate^)? attr-dict `:` type(operands)
</code></pre><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=operands-25>Operands:&nbsp;<a class=headline-hash href=#operands-25>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>tmaDescriptor</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>predicate</code></td><td>1-bit signless integer</td></tr></tbody></table><h3 id=nvvmrcpapproxftzf-nvvmrcpapproxftzf32op><code>nvvm.rcp.approx.ftz.f</code> (NVVM::RcpApproxFtzF32Op)&nbsp;<a class=headline-hash href=#nvvmrcpapproxftzf-nvvmrcpapproxftzf32op>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.rcp.approx.ftz.f` $arg attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=operands-26>Operands:&nbsp;<a class=headline-hash href=#operands-26>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>arg</code></td><td>32-bit float</td></tr></tbody></table><h4 id=results-9>Results:&nbsp;<a class=headline-hash href=#results-9>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>32-bit float</td></tr></tbody></table><h3 id=nvvmreadptxsregclock-nvvmclockop><code>nvvm.read.ptx.sreg.clock</code> (NVVM::ClockOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregclock-nvvmclockop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.clock` attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=results-10>Results:&nbsp;<a class=headline-hash href=#results-10>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregclock64-nvvmclock64op><code>nvvm.read.ptx.sreg.clock64</code> (NVVM::Clock64Op)&nbsp;<a class=headline-hash href=#nvvmreadptxsregclock64-nvvmclock64op>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.clock64` attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=results-11>Results:&nbsp;<a class=headline-hash href=#results-11>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregclusterctaidx-nvvmblockinclusteridxop><code>nvvm.read.ptx.sreg.cluster.ctaid.x</code> (NVVM::BlockInClusterIdXOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregclusterctaidx-nvvmblockinclusteridxop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.cluster.ctaid.x` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-13>Attributes:&nbsp;<a class=headline-hash href=#attributes-13>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.cluster.ctaid.y` (NVVM::BlockInClusterIdYOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.cluster.ctaid.y</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-12>Results:&nbsp;<a class=headline-hash href=#results-12>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregclusterctaidz-nvvmblockinclusteridzop><code>nvvm.read.ptx.sreg.cluster.ctaid.z</code> (NVVM::BlockInClusterIdZOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregclusterctaidz-nvvmblockinclusteridzop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.cluster.ctaid.z` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-14>Attributes:&nbsp;<a class=headline-hash href=#attributes-14>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.cluster.ctarank` (NVVM::ClusterId)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.cluster.ctarank</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-13>Results:&nbsp;<a class=headline-hash href=#results-13>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregclusternctaidx-nvvmclusterdimblocksxop><code>nvvm.read.ptx.sreg.cluster.nctaid.x</code> (NVVM::ClusterDimBlocksXOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregclusternctaidx-nvvmclusterdimblocksxop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.cluster.nctaid.x` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-15>Attributes:&nbsp;<a class=headline-hash href=#attributes-15>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.cluster.nctaid.y` (NVVM::ClusterDimBlocksYOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.cluster.nctaid.y</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-14>Results:&nbsp;<a class=headline-hash href=#results-14>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregclusternctaidz-nvvmclusterdimblockszop><code>nvvm.read.ptx.sreg.cluster.nctaid.z</code> (NVVM::ClusterDimBlocksZOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregclusternctaidz-nvvmclusterdimblockszop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.cluster.nctaid.z` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-16>Attributes:&nbsp;<a class=headline-hash href=#attributes-16>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.cluster.nctarank` (NVVM::ClusterDim)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.cluster.nctarank</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-15>Results:&nbsp;<a class=headline-hash href=#results-15>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregclusteridx-nvvmclusteridxop><code>nvvm.read.ptx.sreg.clusterid.x</code> (NVVM::ClusterIdXOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregclusteridx-nvvmclusteridxop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.clusterid.x` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-17>Attributes:&nbsp;<a class=headline-hash href=#attributes-17>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.clusterid.y` (NVVM::ClusterIdYOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.clusterid.y</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-16>Results:&nbsp;<a class=headline-hash href=#results-16>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregclusteridz-nvvmclusteridzop><code>nvvm.read.ptx.sreg.clusterid.z</code> (NVVM::ClusterIdZOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregclusteridz-nvvmclusteridzop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.clusterid.z` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-18>Attributes:&nbsp;<a class=headline-hash href=#attributes-18>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.ctaid.x` (NVVM::BlockIdXOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.ctaid.x</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-17>Results:&nbsp;<a class=headline-hash href=#results-17>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregctaidy-nvvmblockidyop><code>nvvm.read.ptx.sreg.ctaid.y</code> (NVVM::BlockIdYOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregctaidy-nvvmblockidyop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.ctaid.y` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-19>Attributes:&nbsp;<a class=headline-hash href=#attributes-19>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.ctaid.z` (NVVM::BlockIdZOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.ctaid.z</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-18>Results:&nbsp;<a class=headline-hash href=#results-18>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsreglaneid-nvvmlaneidop><code>nvvm.read.ptx.sreg.laneid</code> (NVVM::LaneIdOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsreglaneid-nvvmlaneidop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.laneid` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-20>Attributes:&nbsp;<a class=headline-hash href=#attributes-20>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.nclusterid.x` (NVVM::ClusterDimXOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.nclusterid.x</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-19>Results:&nbsp;<a class=headline-hash href=#results-19>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregnclusteridy-nvvmclusterdimyop><code>nvvm.read.ptx.sreg.nclusterid.y</code> (NVVM::ClusterDimYOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregnclusteridy-nvvmclusterdimyop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.nclusterid.y` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-21>Attributes:&nbsp;<a class=headline-hash href=#attributes-21>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.nclusterid.z` (NVVM::ClusterDimZOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.nclusterid.z</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-20>Results:&nbsp;<a class=headline-hash href=#results-20>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregnctaidx-nvvmgriddimxop><code>nvvm.read.ptx.sreg.nctaid.x</code> (NVVM::GridDimXOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregnctaidx-nvvmgriddimxop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.nctaid.x` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-22>Attributes:&nbsp;<a class=headline-hash href=#attributes-22>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.nctaid.y` (NVVM::GridDimYOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.nctaid.y</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-21>Results:&nbsp;<a class=headline-hash href=#results-21>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregnctaidz-nvvmgriddimzop><code>nvvm.read.ptx.sreg.nctaid.z</code> (NVVM::GridDimZOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregnctaidz-nvvmgriddimzop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.nctaid.z` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-23>Attributes:&nbsp;<a class=headline-hash href=#attributes-23>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.ntid.x` (NVVM::BlockDimXOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.ntid.x</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-22>Results:&nbsp;<a class=headline-hash href=#results-22>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregntidy-nvvmblockdimyop><code>nvvm.read.ptx.sreg.ntid.y</code> (NVVM::BlockDimYOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregntidy-nvvmblockdimyop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.ntid.y` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-24>Attributes:&nbsp;<a class=headline-hash href=#attributes-24>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.ntid.z` (NVVM::BlockDimZOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.ntid.z</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-23>Results:&nbsp;<a class=headline-hash href=#results-23>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregtidx-nvvmthreadidxop><code>nvvm.read.ptx.sreg.tid.x</code> (NVVM::ThreadIdXOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregtidx-nvvmthreadidxop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.tid.x` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-25>Attributes:&nbsp;<a class=headline-hash href=#attributes-25>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.tid.y` (NVVM::ThreadIdYOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.tid.y</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-24>Results:&nbsp;<a class=headline-hash href=#results-24>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreadptxsregtidz-nvvmthreadidzop><code>nvvm.read.ptx.sreg.tid.z</code> (NVVM::ThreadIdZOp)&nbsp;<a class=headline-hash href=#nvvmreadptxsregtidz-nvvmthreadidzop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.read.ptx.sreg.tid.z` (`range` $range^)? attr-dict `:` type($res)
</code></pre><p>Traits: <code>AlwaysSpeculatableImplTrait</code></p><p>Interfaces: <code>ConditionallySpeculatable</code>, <code>NoMemoryEffect (MemoryEffectOpInterface)</code></p><p>Effects: <code>MemoryEffects::Effect{}</code></p><h4 id=attributes-26>Attributes:&nbsp;<a class=headline-hash href=#attributes-26>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>range</code></td><td>::mlir::LLVM::ConstantRangeAttr</td><td><details><summary>A range of two integers, corresponding to LLVM's ConstantRange</summary><pre><code>A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.
<p>The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.</p>
<p><code>lower</code> and <code>upper</code> must have the same width.</p>
<p>Syntax:</p>
<pre tabindex=0><code>`&amp;lt;` `i`(width($lower)) $lower `,` $upper `&amp;gt;`
&lt;/code&gt;&lt;/pre&gt;

&lt;/details&gt;&lt;/td&gt;&lt;/tr&gt;
&lt;/table&gt;

#### Results:

| Result | Description |
| :----: | ----------- |
| `res` | LLVM dialect-compatible type


### `nvvm.read.ptx.sreg.warpsize` (NVVM::WarpSizeOp)

Syntax:
</code></pre><p>operation ::= <code>nvvm.read.ptx.sreg.warpsize</code> (<code>range</code> $range^)? attr-dict <code>:</code> type($res)</p><pre tabindex=0><code>

Traits: `AlwaysSpeculatableImplTrait`

Interfaces: `ConditionallySpeculatable`, `NoMemoryEffect (MemoryEffectOpInterface)`

Effects: `MemoryEffects::Effect{}`

#### Attributes:

&lt;table&gt;
&lt;tr&gt;&lt;th&gt;Attribute&lt;/th&gt;&lt;th&gt;MLIR Type&lt;/th&gt;&lt;th&gt;Description&lt;/th&gt;&lt;/tr&gt;
&lt;tr&gt;&lt;td&gt;&lt;code&gt;range&lt;/code&gt;&lt;/td&gt;&lt;td&gt;::mlir::LLVM::ConstantRangeAttr&lt;/td&gt;&lt;td&gt;&lt;details&gt;&lt;summary&gt;A range of two integers, corresponding to LLVM&#39;s ConstantRange&lt;/summary&gt;&lt;pre&gt;&lt;code&gt;A pair of two integers, mapping to the ConstantRange structure in LLVM IR,
which is allowed to wrap or be empty.

The range represented is [Lower, Upper), and is either signed or unsigned
depending on context.

`lower` and `upper` must have the same width.

Syntax:
</code></pre><p><code>&amp;lt;</code> <code>i</code>(width($lower)) $lower <code>,</code> $upper <code>&amp;gt;</code></code></pre></p></details></td></tr></table><h4 id=results-25>Results:&nbsp;<a class=headline-hash href=#results-25>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmreduxsync-nvvmreduxop><code>nvvm.redux.sync</code> (NVVM::ReduxOp)&nbsp;<a class=headline-hash href=#nvvmreduxsync-nvvmreduxop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.redux.sync` $kind $val `,` $mask_and_clamp  attr-dict `:` type($val) `-&gt;` type($res)
</code></pre><h4 id=attributes-27>Attributes:&nbsp;<a class=headline-hash href=#attributes-27>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>kind</code></td><td>::mlir::NVVM::ReduxKindAttr</td><td><details><summary>NVVM redux kind</summary><p>Enum cases:</p><ul><li>add (<code>ADD</code>)</li><li>and (<code>AND</code>)</li><li>max (<code>MAX</code>)</li><li>min (<code>MIN</code>)</li><li>or (<code>OR</code>)</li><li>umax (<code>UMAX</code>)</li><li>umin (<code>UMIN</code>)</li><li>xor (<code>XOR</code>)</li></ul></details></td></tr></table><h4 id=operands-27>Operands:&nbsp;<a class=headline-hash href=#operands-27>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>val</code></td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center><code>mask_and_clamp</code></td><td>32-bit signless integer</td></tr></tbody></table><h4 id=results-26>Results:&nbsp;<a class=headline-hash href=#results-26>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmsetmaxregister-nvvmsetmaxregisterop><code>nvvm.setmaxregister</code> (NVVM::SetMaxRegisterOp)&nbsp;<a class=headline-hash href=#nvvmsetmaxregister-nvvmsetmaxregisterop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.setmaxregister` $action $regCount attr-dict
</code></pre><h4 id=attributes-28>Attributes:&nbsp;<a class=headline-hash href=#attributes-28>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>regCount</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>action</code></td><td>::mlir::NVVM::SetMaxRegisterActionAttr</td><td><details><summary>NVVM set max register action</summary><p>Enum cases:</p><ul><li>decrease (<code>decrease</code>)</li><li>increase (<code>increase</code>)</li></ul></details></td></tr></table><h3 id=nvvmshflsync-nvvmshflop><code>nvvm.shfl.sync</code> (NVVM::ShflOp)&nbsp;<a class=headline-hash href=#nvvmshflsync-nvvmshflop>¶</a></h3><p><em>NVVM Dialect Op for shfl.sync</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.shfl.sync` $kind $thread_mask `,` $val `,` $offset `,` $mask_and_clamp  attr-dict
              `:` type($val) `-&gt;` type($res)
</code></pre><p>The <code>shfl.sync</code> Op implements data shuffle within threads of a warp.
The <code>thread_mask</code> denotes the threads participating in the Op where
the bit position corresponds to a particular thread’s laneid.
The <code>offset</code> specifies a source lane or source lane offset
(depending on <code>kind</code>). The <code>val</code> is the input value to be copied from
the source. The <code>mask_and_clamp</code> contains two packed values specifying
a mask for logically splitting warps into sub-segments and an upper bound
for clamping the source lane index.
[For more information, refer PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/#data-movement-and-conversion-instructions-shfl-sync>https://docs.nvidia.com/cuda/parallel-thread-execution/#data-movement-and-conversion-instructions-shfl-sync</a>)</p><h4 id=attributes-29>Attributes:&nbsp;<a class=headline-hash href=#attributes-29>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>kind</code></td><td>::mlir::NVVM::ShflKindAttr</td><td><details><summary>NVVM shuffle kind</summary><p>Enum cases:</p><ul><li>bfly (<code>bfly</code>)</li><li>up (<code>up</code>)</li><li>down (<code>down</code>)</li><li>idx (<code>idx</code>)</li></ul></details></td></tr><tr><td><code>return_value_and_is_valid</code></td><td>::mlir::UnitAttr</td><td>unit attribute</td></tr></table><h4 id=operands-28>Operands:&nbsp;<a class=headline-hash href=#operands-28>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>thread_mask</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>val</code></td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center><code>offset</code></td><td>32-bit signless integer</td></tr><tr><td style=text-align:center><code>mask_and_clamp</code></td><td>32-bit signless integer</td></tr></tbody></table><h4 id=results-27>Results:&nbsp;<a class=headline-hash href=#results-27>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmstmatrix-nvvmstmatrixop><code>nvvm.stmatrix</code> (NVVM::StMatrixOp)&nbsp;<a class=headline-hash href=#nvvmstmatrix-nvvmstmatrixop>¶</a></h3><p><em>Cooperative matrix store</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.stmatrix` $ptr `,` $sources attr-dict `:` type(operands)
</code></pre><p>Collectively store one or more matrices across all threads in a warp to the
location indicated by the address operand $ptr in shared memory.
[For more information, see PTX ISA]
(
<a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-store-instruction-stmatrix>https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#warp-level-matrix-store-instruction-stmatrix</a>)</p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=attributes-30>Attributes:&nbsp;<a class=headline-hash href=#attributes-30>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>layout</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr></table><h4 id=operands-29>Operands:&nbsp;<a class=headline-hash href=#operands-29>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>ptr</code></td><td>LLVM pointer in address space 3</td></tr><tr><td style=text-align:center><code>sources</code></td><td>variadic of 32-bit signless integer</td></tr></tbody></table><h3 id=nvvmvoteballotsync-nvvmvoteballotop><code>nvvm.vote.ballot.sync</code> (NVVM::VoteBallotOp)&nbsp;<a class=headline-hash href=#nvvmvoteballotsync-nvvmvoteballotop>¶</a></h3><h4 id=operands-30>Operands:&nbsp;<a class=headline-hash href=#operands-30>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>mask</code></td><td>LLVM dialect-compatible type</td></tr><tr><td style=text-align:center><code>pred</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results-28>Results:&nbsp;<a class=headline-hash href=#results-28>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM dialect-compatible type</td></tr></tbody></table><h3 id=nvvmwgmmacommitgroupsyncaligned-nvvmwgmmagroupsyncalignedop><code>nvvm.wgmma.commit.group.sync.aligned</code> (NVVM::WgmmaGroupSyncAlignedOp)&nbsp;<a class=headline-hash href=#nvvmwgmmacommitgroupsyncaligned-nvvmwgmmagroupsyncalignedop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.wgmma.commit.group.sync.aligned` attr-dict
</code></pre><p>Commits all prior uncommitted warpgroup level matrix multiplication operations.</p><p><a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#asynchronous-warpgroup-level-matrix-instructions-wgmma-commit-group>For more information, see PTX ISA</a></p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h3 id=nvvmwgmmafencealigned-nvvmwgmmafencealignedop><code>nvvm.wgmma.fence.aligned</code> (NVVM::WgmmaFenceAlignedOp)&nbsp;<a class=headline-hash href=#nvvmwgmmafencealigned-nvvmwgmmafencealignedop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.wgmma.fence.aligned` attr-dict
</code></pre><p>Enforce an ordering of register accesses between warpgroup level matrix
multiplication and other operations.</p><p><a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#asynchronous-warpgroup-level-matrix-instructions-wgmma-fence>For more information, see PTX ISA</a></p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h3 id=nvvmwgmmamma_async-nvvmwgmmammaasyncop><code>nvvm.wgmma.mma_async</code> (NVVM::WgmmaMmaAsyncOp)&nbsp;<a class=headline-hash href=#nvvmwgmmamma_async-nvvmwgmmammaasyncop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.wgmma.mma_async` $descriptorA `,` $descriptorB `,` $inouts `,` $shape `,`
              `D` `[` $typeD `,` $scaleD (`,` $satfinite^)? `]` `,`
              `A` `[` $typeA `,` $scaleA `,` $layoutA `]` `,`
              `B` `[` $typeB `,` $scaleB `,` $layoutB `]`
              attr-dict `:`
              type($inouts) `-&gt;` type($results)
</code></pre><p>The warpgroup (128 threads) level matrix multiply and accumulate operation
has either of the following forms, where matrix D is called accumulator:
D = A * B + D
D = A * B, where the input from accumulator D is disabled.</p><p>Supported shapes:</p><pre tabindex=0><code>|--------------|--------------|------------|--------------|---------------|
|              |              |            |              |f16+=e4m3*e4m3 |
|              |              |            |              |f16+=e5m2*e5m2 |
|f32+=tf32*tf32|f16+=f16 *f16 | s32+=s8*s8 |s32 += b1 * b1|f16+=e5m2*e4m3 |
|              |f32+=f16 *f16 | s32+=u8*u8 |              |f16+=e4m3*e5m2 |
|              |f32+=bf16*bf16| s32+=u8*u8 |              |f16+=e4m3*e5m2 |
|              |f32+=bf16*bf16| s32+=s8*u8 |              |f32+=e4m3*e4m3 |
|              |              | s32+=u8*s8 |              |f32+=e5m2*e5m2 |
|              |              |            |              |f32+=e4m3*e5m2 |
|              |              |            |              |f32+=e4m3*e5m2 |
|--------------|--------------|------------|--------------|---------------|
|   .m64n8k8   |  .m64n8k16   | .m64n8k32  | .m64n8k256   | .m64n8k32     |
|   .m64n16k8  |  .m64n16k16  | .m64n16k32 | .m64n16k256  | .m64n16k32    |
|   .m64n24k8  |  .m64n24k16  | .m64n24k32 | .m64n24k256  | .m64n24k32    |
|   .m64n32k8  |  .m64n32k16  | .m64n32k32 | .m64n32k256  | .m64n32k32    |
|   .m64n40k8  |  .m64n40k16  | .m64n48k32 | .m64n48k256  | .m64n40k32    |
|   .m64n48k8  |  .m64n48k16  | .m64n64k32 | .m64n64k256  | .m64n48k32    |
|   .m64n56k8  |  .m64n56k16  | .m64n80k32 | .m64n80k256  | .m64n56k32    |
|   .m64n64k8  |  .m64n64k16  | .m64n96k32 | .m64n96k256  | .m64n64k32    |
|   .m64n72k8  |  .m64n72k16  | .m64n112k32| .m64n112k256 | .m64n72k32    |
|   .m64n80k8  |  .m64n80k16  | .m64n128k32| .m64n128k256 | .m64n80k32    |
|   .m64n88k8  |  .m64n88k16  | .m64n144k32| .m64n144k256 | .m64n88k32    |
|   .m64n96k8  |  .m64n96k16  | .m64n160k32| .m64n160k256 | .m64n96k32    |
|   .m64n104k8 |  .m64n104k16 | .m64n176k32| .m64n176k256 | .m64n104k32   |
|   .m64n112k8 |  .m64n112k16 | .m64n192k32| .m64n192k256 | .m64n112k32   |
|   .m64n120k8 |  .m64n120k16 | .m64n208k32| .m64n208k256 | .m64n120k32   |
|   .m64n128k8 |  .m64n128k16 | .m64n224k32| .m64n224k256 | .m64n128k32   |
|   .m64n136k8 |  .m64n136k16 | .m64n240k32| .m64n240k256 | .m64n136k32   |
|   .m64n144k8 |  .m64n144k16 | .m64n256k32| .m64n256k256 | .m64n144k32   |
|   .m64n152k8 |  .m64n152k16 |            |              | .m64n152k32   |
|   .m64n160k8 |  .m64n160k16 |            |              | .m64n160k32   |
|   .m64n168k8 |  .m64n168k16 |            |              | .m64n168k32   |
|   .m64n176k8 |  .m64n176k16 |            |              | .m64n176k32   |
|   .m64n184k8 |  .m64n184k16 |            |              | .m64n184k32   |
|   .m64n192k8 |  .m64n192k16 |            |              | .m64n192k32   |
|   .m64n200k8 |  .m64n200k16 |            |              | .m64n200k32   |
|   .m64n208k8 |  .m64n208k16 |            |              | .m64n208k32   |
|   .m64n216k8 |  .m64n216k16 |            |              | .m64n216k32   |
|   .m64n224k8 |  .m64n224k16 |            |              | .m64n224k32   |
|   .m64n232k8 |  .m64n232k16 |            |              | .m64n232k32   |
|   .m64n240k8 |  .m64n240k16 |            |              | .m64n240k32   |
|   .m64n248k8 |  .m64n248k16 |            |              | .m64n248k32   |
|   .m64n256k8 |  .m64n256k16 |            |              | .m64n256k32   |
|--------------|--------------|------------|--------------|---------------|
</code></pre><p><a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#asynchronous-warpgroup-level-matrix-instructions>For more information, see PTX ISA</a></p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=attributes-31>Attributes:&nbsp;<a class=headline-hash href=#attributes-31>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>shape</code></td><td>::mlir::NVVM::MMAShapeAttr</td><td>Attribute for MMA operation shape.</td></tr><tr><td><code>typeA</code></td><td>::mlir::NVVM::WGMMATypesAttr</td><td><details><summary>NVVM WGMMA types</summary><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>tf32 (<code>tf32</code>)</li><li>u8 (<code>u8</code>)</li><li>s8 (<code>s8</code>)</li><li>b1 (<code>b1</code>)</li><li>bf16 (<code>bf16</code>)</li><li>e4m3 (<code>e4m3</code>)</li><li>e5m2 (<code>e5m2</code>)</li><li>f32 (<code>f32</code>)</li><li>s32 (<code>s32</code>)</li></ul></details></td></tr><tr><td><code>typeB</code></td><td>::mlir::NVVM::WGMMATypesAttr</td><td><details><summary>NVVM WGMMA types</summary><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>tf32 (<code>tf32</code>)</li><li>u8 (<code>u8</code>)</li><li>s8 (<code>s8</code>)</li><li>b1 (<code>b1</code>)</li><li>bf16 (<code>bf16</code>)</li><li>e4m3 (<code>e4m3</code>)</li><li>e5m2 (<code>e5m2</code>)</li><li>f32 (<code>f32</code>)</li><li>s32 (<code>s32</code>)</li></ul></details></td></tr><tr><td><code>typeD</code></td><td>::mlir::NVVM::WGMMATypesAttr</td><td><details><summary>NVVM WGMMA types</summary><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>tf32 (<code>tf32</code>)</li><li>u8 (<code>u8</code>)</li><li>s8 (<code>s8</code>)</li><li>b1 (<code>b1</code>)</li><li>bf16 (<code>bf16</code>)</li><li>e4m3 (<code>e4m3</code>)</li><li>e5m2 (<code>e5m2</code>)</li><li>f32 (<code>f32</code>)</li><li>s32 (<code>s32</code>)</li></ul></details></td></tr><tr><td><code>scaleD</code></td><td>::mlir::NVVM::WGMMAScaleOutAttr</td><td><details><summary>WGMMA input predicate</summary><p>Enum cases:</p><ul><li>zero (<code>zero</code>)</li><li>one (<code>one</code>)</li></ul></details></td></tr><tr><td><code>scaleA</code></td><td>::mlir::NVVM::WGMMAScaleInAttr</td><td><details><summary>WGMMA overflow options</summary><p>Enum cases:</p><ul><li>one (<code>one</code>)</li><li>neg (<code>neg</code>)</li></ul></details></td></tr><tr><td><code>scaleB</code></td><td>::mlir::NVVM::WGMMAScaleInAttr</td><td><details><summary>WGMMA overflow options</summary><p>Enum cases:</p><ul><li>one (<code>one</code>)</li><li>neg (<code>neg</code>)</li></ul></details></td></tr><tr><td><code>layoutA</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr><tr><td><code>layoutB</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr><tr><td><code>satfinite</code></td><td>::mlir::NVVM::MMAIntOverflowAttr</td><td><details><summary>MMA overflow options</summary><p>Enum cases:</p><ul><li>satfinite (<code>satfinite</code>)</li><li>wrapped (<code>wrapped</code>)</li></ul></details></td></tr></table><h4 id=operands-31>Operands:&nbsp;<a class=headline-hash href=#operands-31>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>inouts</code></td><td>LLVM structure type</td></tr><tr><td style=text-align:center><code>descriptorA</code></td><td>64-bit signless integer</td></tr><tr><td style=text-align:center><code>descriptorB</code></td><td>64-bit signless integer</td></tr></tbody></table><h4 id=results-29>Results:&nbsp;<a class=headline-hash href=#results-29>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>results</code></td><td>LLVM structure type</td></tr></tbody></table><h3 id=nvvmwgmmawaitgroupsyncaligned-nvvmwgmmawaitgroupsyncop><code>nvvm.wgmma.wait.group.sync.aligned</code> (NVVM::WgmmaWaitGroupSyncOp)&nbsp;<a class=headline-hash href=#nvvmwgmmawaitgroupsyncaligned-nvvmwgmmawaitgroupsyncop>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.wgmma.wait.group.sync.aligned` attr-dict $group
</code></pre><p>Signal the completion of a preceding warpgroup operation.</p><p><a href=https://docs.nvidia.com/cuda/parallel-thread-execution/index.html#asynchronous-warpgroup-level-matrix-instructions-wgmma-wait-group>For more information, see PTX ISA</a></p><p>Interfaces: <code>BasicPtxBuilderInterface</code></p><h4 id=attributes-32>Attributes:&nbsp;<a class=headline-hash href=#attributes-32>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>group</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr></table><h3 id=nvvmwmmaload-nvvmwmmaloadop><code>nvvm.wmma.load</code> (NVVM::WMMALoadOp)&nbsp;<a class=headline-hash href=#nvvmwmmaload-nvvmwmmaloadop>¶</a></h3><p><em>Warp synchronous matrix load</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.wmma.load` $ptr `,` $stride attr-dict `:` functional-type($ptr, $res)
</code></pre><h4 id=attributes-33>Attributes:&nbsp;<a class=headline-hash href=#attributes-33>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>m</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>n</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>k</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>layout</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr><tr><td><code>eltype</code></td><td>::mlir::NVVM::MMATypesAttr</td><td><details><summary>NVVM MMA types</summary><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>f32 (<code>f32</code>)</li><li>tf32 (<code>tf32</code>)</li><li>bf16 (<code>bf16</code>)</li><li>s8 (<code>s8</code>)</li><li>u8 (<code>u8</code>)</li><li>s32 (<code>s32</code>)</li><li>s4 (<code>s4</code>)</li><li>u4 (<code>u4</code>)</li><li>b1 (<code>b1</code>)</li><li>f64 (<code>f64</code>)</li></ul></details></td></tr><tr><td><code>frag</code></td><td>::mlir::NVVM::MMAFragAttr</td><td><details><summary>NVVM MMA frag type</summary><p>Enum cases:</p><ul><li>a (<code>a</code>)</li><li>b (<code>b</code>)</li><li>c (<code>c</code>)</li></ul></details></td></tr></table><h4 id=operands-32>Operands:&nbsp;<a class=headline-hash href=#operands-32>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>ptr</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>stride</code></td><td>32-bit signless integer</td></tr></tbody></table><h4 id=results-30>Results:&nbsp;<a class=headline-hash href=#results-30>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM structure type</td></tr></tbody></table><h3 id=nvvmwmmamma-nvvmwmmammaop><code>nvvm.wmma.mma</code> (NVVM::WMMAMmaOp)&nbsp;<a class=headline-hash href=#nvvmwmmamma-nvvmwmmammaop>¶</a></h3><p><em>Warp synchronous matrix-multiply accumulate using tensor cores.</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.wmma.mma` $args attr-dict `:` functional-type($args, $res)
</code></pre><h4 id=attributes-34>Attributes:&nbsp;<a class=headline-hash href=#attributes-34>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>m</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>n</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>k</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>layoutA</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr><tr><td><code>layoutB</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr><tr><td><code>eltypeA</code></td><td>::mlir::NVVM::MMATypesAttr</td><td><details><summary>NVVM MMA types</summary><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>f32 (<code>f32</code>)</li><li>tf32 (<code>tf32</code>)</li><li>bf16 (<code>bf16</code>)</li><li>s8 (<code>s8</code>)</li><li>u8 (<code>u8</code>)</li><li>s32 (<code>s32</code>)</li><li>s4 (<code>s4</code>)</li><li>u4 (<code>u4</code>)</li><li>b1 (<code>b1</code>)</li><li>f64 (<code>f64</code>)</li></ul></details></td></tr><tr><td><code>eltypeB</code></td><td>::mlir::NVVM::MMATypesAttr</td><td><details><summary>NVVM MMA types</summary><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>f32 (<code>f32</code>)</li><li>tf32 (<code>tf32</code>)</li><li>bf16 (<code>bf16</code>)</li><li>s8 (<code>s8</code>)</li><li>u8 (<code>u8</code>)</li><li>s32 (<code>s32</code>)</li><li>s4 (<code>s4</code>)</li><li>u4 (<code>u4</code>)</li><li>b1 (<code>b1</code>)</li><li>f64 (<code>f64</code>)</li></ul></details></td></tr></table><h4 id=operands-33>Operands:&nbsp;<a class=headline-hash href=#operands-33>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>args</code></td><td>variadic of LLVM dialect-compatible type</td></tr></tbody></table><h4 id=results-31>Results:&nbsp;<a class=headline-hash href=#results-31>¶</a></h4><table><thead><tr><th style=text-align:center>Result</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>res</code></td><td>LLVM structure type</td></tr></tbody></table><h3 id=nvvmwmmastore-nvvmwmmastoreop><code>nvvm.wmma.store</code> (NVVM::WMMAStoreOp)&nbsp;<a class=headline-hash href=#nvvmwmmastore-nvvmwmmastoreop>¶</a></h3><p><em>Warp synchronous matrix store</em></p><p>Syntax:</p><pre tabindex=0><code>operation ::= `nvvm.wmma.store` $ptr `,` $stride `,` $args attr-dict `:` qualified(type($ptr)) `,`
              type($args)
</code></pre><h4 id=attributes-35>Attributes:&nbsp;<a class=headline-hash href=#attributes-35>¶</a></h4><table><tr><th>Attribute</th><th>MLIR Type</th><th>Description</th></tr><tr><td><code>m</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>n</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>k</code></td><td>::mlir::IntegerAttr</td><td>32-bit signless integer attribute</td></tr><tr><td><code>layout</code></td><td>::mlir::NVVM::MMALayoutAttr</td><td><details><summary>NVVM MMA layout</summary><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul></details></td></tr><tr><td><code>eltype</code></td><td>::mlir::NVVM::MMATypesAttr</td><td><details><summary>NVVM MMA types</summary><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>f32 (<code>f32</code>)</li><li>tf32 (<code>tf32</code>)</li><li>bf16 (<code>bf16</code>)</li><li>s8 (<code>s8</code>)</li><li>u8 (<code>u8</code>)</li><li>s32 (<code>s32</code>)</li><li>s4 (<code>s4</code>)</li><li>u4 (<code>u4</code>)</li><li>b1 (<code>b1</code>)</li><li>f64 (<code>f64</code>)</li></ul></details></td></tr></table><h4 id=operands-34>Operands:&nbsp;<a class=headline-hash href=#operands-34>¶</a></h4><table><thead><tr><th style=text-align:center>Operand</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center><code>ptr</code></td><td>LLVM pointer type</td></tr><tr><td style=text-align:center><code>args</code></td><td>variadic of LLVM dialect-compatible type</td></tr><tr><td style=text-align:center><code>stride</code></td><td>32-bit signless integer</td></tr></tbody></table><h2 id=attributes-36>Attributes&nbsp;<a class=headline-hash href=#attributes-36>¶</a></h2><h3 id=loadcachemodifierkindattr>LoadCacheModifierKindAttr&nbsp;<a class=headline-hash href=#loadcachemodifierkindattr>¶</a></h3><p>NVVM load cache modifier kind</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.load_cache_modifier&lt;
  ::mlir::NVVM::LoadCacheModifierKind   # value
&gt;
</code></pre><p>Enum attribute of the different kinds of cache operators for load instructions.</p><p><a href=https://docs.nvidia.com/cuda/parallel-thread-execution/#id62>For more information, see PTX ISA</a></p><h4 id=parameters>Parameters:&nbsp;<a class=headline-hash href=#parameters>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::LoadCacheModifierKind</code></td><td>an enum of type LoadCacheModifierKind</td></tr></tbody></table><h3 id=mmab1opattr>MMAB1OpAttr&nbsp;<a class=headline-hash href=#mmab1opattr>¶</a></h3><p>MMA binary operations</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.mma_b1op&lt;
  ::mlir::NVVM::MMAB1Op   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>none (<code>none</code>)</li><li>xor_popc (<code>xor_popc</code>)</li><li>and_popc (<code>and_popc</code>)</li></ul><h4 id=parameters-1>Parameters:&nbsp;<a class=headline-hash href=#parameters-1>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::MMAB1Op</code></td><td>an enum of type MMAB1Op</td></tr></tbody></table><h3 id=mmafragattr>MMAFragAttr&nbsp;<a class=headline-hash href=#mmafragattr>¶</a></h3><p>NVVM MMA frag type</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.mma_frag&lt;
  ::mlir::NVVM::MMAFrag   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>a (<code>a</code>)</li><li>b (<code>b</code>)</li><li>c (<code>c</code>)</li></ul><h4 id=parameters-2>Parameters:&nbsp;<a class=headline-hash href=#parameters-2>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::MMAFrag</code></td><td>an enum of type MMAFrag</td></tr></tbody></table><h3 id=mmaintoverflowattr>MMAIntOverflowAttr&nbsp;<a class=headline-hash href=#mmaintoverflowattr>¶</a></h3><p>MMA overflow options</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.mma_int_overflow&lt;
  ::mlir::NVVM::MMAIntOverflow   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>satfinite (<code>satfinite</code>)</li><li>wrapped (<code>wrapped</code>)</li></ul><h4 id=parameters-3>Parameters:&nbsp;<a class=headline-hash href=#parameters-3>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::MMAIntOverflow</code></td><td>an enum of type MMAIntOverflow</td></tr></tbody></table><h3 id=mmalayoutattr>MMALayoutAttr&nbsp;<a class=headline-hash href=#mmalayoutattr>¶</a></h3><p>NVVM MMA layout</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.mma_layout&lt;
  ::mlir::NVVM::MMALayout   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>row (<code>row</code>)</li><li>col (<code>col</code>)</li></ul><h4 id=parameters-4>Parameters:&nbsp;<a class=headline-hash href=#parameters-4>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::MMALayout</code></td><td>an enum of type MMALayout</td></tr></tbody></table><h3 id=mmatypesattr>MMATypesAttr&nbsp;<a class=headline-hash href=#mmatypesattr>¶</a></h3><p>NVVM MMA types</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.mma_type&lt;
  ::mlir::NVVM::MMATypes   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>f32 (<code>f32</code>)</li><li>tf32 (<code>tf32</code>)</li><li>bf16 (<code>bf16</code>)</li><li>s8 (<code>s8</code>)</li><li>u8 (<code>u8</code>)</li><li>s32 (<code>s32</code>)</li><li>s4 (<code>s4</code>)</li><li>u4 (<code>u4</code>)</li><li>b1 (<code>b1</code>)</li><li>f64 (<code>f64</code>)</li></ul><h4 id=parameters-5>Parameters:&nbsp;<a class=headline-hash href=#parameters-5>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::MMATypes</code></td><td>an enum of type MMATypes</td></tr></tbody></table><h3 id=memscopekindattr>MemScopeKindAttr&nbsp;<a class=headline-hash href=#memscopekindattr>¶</a></h3><p>NVVM Memory Scope kind</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.mem_scope&lt;
  ::mlir::NVVM::MemScopeKind   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>cta (<code>CTA</code>)</li><li>cluster (<code>CLUSTER</code>)</li><li>gpu (<code>GPU</code>)</li><li>sys (<code>SYS</code>)</li></ul><h4 id=parameters-6>Parameters:&nbsp;<a class=headline-hash href=#parameters-6>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::MemScopeKind</code></td><td>an enum of type MemScopeKind</td></tr></tbody></table><h3 id=mmashapeattr>MMAShapeAttr&nbsp;<a class=headline-hash href=#mmashapeattr>¶</a></h3><p>Attribute for MMA operation shape.</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.shape&lt;
  int,   # m
  int,   # n
  int   # k
&gt;
</code></pre><h4 id=parameters-7>Parameters:&nbsp;<a class=headline-hash href=#parameters-7>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>m</td><td style=text-align:center><code>int</code></td><td></td></tr><tr><td style=text-align:center>n</td><td style=text-align:center><code>int</code></td><td></td></tr><tr><td style=text-align:center>k</td><td style=text-align:center><code>int</code></td><td></td></tr></tbody></table><h3 id=nvvmtargetattr>NVVMTargetAttr&nbsp;<a class=headline-hash href=#nvvmtargetattr>¶</a></h3><p>Syntax:</p><pre tabindex=0><code>#nvvm.target&lt;
  int,   # O
  ::llvm::StringRef,   # triple
  ::llvm::StringRef,   # chip
  ::llvm::StringRef,   # features
  DictionaryAttr,   # flags
  ArrayAttr   # link
&gt;
</code></pre><p>GPU target attribute for controlling compilation of NVIDIA targets. All
parameters decay into default values if not present.</p><p>Examples:</p><ol><li>Target with default values.</li></ol><pre tabindex=0><code>  gpu.module @mymodule [#nvvm.target] attributes {...} {
    ...
  }
</code></pre><ol start=2><li>Target with <code>sm_90</code> chip and fast math.</li></ol><pre tabindex=0><code>  gpu.module @mymodule [#nvvm.target&lt;chip = &#34;sm_90&#34;, flags = {fast}&gt;] {
    ...
  }
</code></pre><h4 id=parameters-8>Parameters:&nbsp;<a class=headline-hash href=#parameters-8>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>O</td><td style=text-align:center><code>int</code></td><td>Optimization level to apply.</td></tr><tr><td style=text-align:center>triple</td><td style=text-align:center><code>::llvm::StringRef</code></td><td>Target triple.</td></tr><tr><td style=text-align:center>chip</td><td style=text-align:center><code>::llvm::StringRef</code></td><td>Target chip.</td></tr><tr><td style=text-align:center>features</td><td style=text-align:center><code>::llvm::StringRef</code></td><td>Target chip features.</td></tr><tr><td style=text-align:center>flags</td><td style=text-align:center><code>DictionaryAttr</code></td><td>Target specific flags.</td></tr><tr><td style=text-align:center>link</td><td style=text-align:center><code>ArrayAttr</code></td><td>Files to link to the LLVM module.</td></tr></tbody></table><h3 id=proxykindattr>ProxyKindAttr&nbsp;<a class=headline-hash href=#proxykindattr>¶</a></h3><p>Proxy kind</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.proxy_kind&lt;
  ::mlir::NVVM::ProxyKind   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>alias (<code>alias</code>)</li><li>async (<code>async</code>)</li><li>async.global (<code>async_global</code>)</li><li>async.shared (<code>async_shared</code>)</li><li>tensormap (<code>TENSORMAP</code>)</li><li>generic (<code>GENERIC</code>)</li></ul><h4 id=parameters-9>Parameters:&nbsp;<a class=headline-hash href=#parameters-9>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::ProxyKind</code></td><td>an enum of type ProxyKind</td></tr></tbody></table><h3 id=reduxkindattr>ReduxKindAttr&nbsp;<a class=headline-hash href=#reduxkindattr>¶</a></h3><p>NVVM redux kind</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.redux_kind&lt;
  ::mlir::NVVM::ReduxKind   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>add (<code>ADD</code>)</li><li>and (<code>AND</code>)</li><li>max (<code>MAX</code>)</li><li>min (<code>MIN</code>)</li><li>or (<code>OR</code>)</li><li>umax (<code>UMAX</code>)</li><li>umin (<code>UMIN</code>)</li><li>xor (<code>XOR</code>)</li></ul><h4 id=parameters-10>Parameters:&nbsp;<a class=headline-hash href=#parameters-10>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::ReduxKind</code></td><td>an enum of type ReduxKind</td></tr></tbody></table><h3 id=setmaxregisteractionattr>SetMaxRegisterActionAttr&nbsp;<a class=headline-hash href=#setmaxregisteractionattr>¶</a></h3><p>NVVM set max register action</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.action&lt;
  ::mlir::NVVM::SetMaxRegisterAction   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>decrease (<code>decrease</code>)</li><li>increase (<code>increase</code>)</li></ul><h4 id=parameters-11>Parameters:&nbsp;<a class=headline-hash href=#parameters-11>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::SetMaxRegisterAction</code></td><td>an enum of type SetMaxRegisterAction</td></tr></tbody></table><h3 id=sharedspaceattr>SharedSpaceAttr&nbsp;<a class=headline-hash href=#sharedspaceattr>¶</a></h3><p>Shared memory space</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.shared_space&lt;
  ::mlir::NVVM::SharedSpace   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>cta (<code>shared_cta</code>)</li><li>cluster (<code>shared_cluster</code>)</li></ul><h4 id=parameters-12>Parameters:&nbsp;<a class=headline-hash href=#parameters-12>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::SharedSpace</code></td><td>an enum of type SharedSpace</td></tr></tbody></table><h3 id=shflkindattr>ShflKindAttr&nbsp;<a class=headline-hash href=#shflkindattr>¶</a></h3><p>NVVM shuffle kind</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.shfl_kind&lt;
  ::mlir::NVVM::ShflKind   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>bfly (<code>bfly</code>)</li><li>up (<code>up</code>)</li><li>down (<code>down</code>)</li><li>idx (<code>idx</code>)</li></ul><h4 id=parameters-13>Parameters:&nbsp;<a class=headline-hash href=#parameters-13>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::ShflKind</code></td><td>an enum of type ShflKind</td></tr></tbody></table><h3 id=wgmmascaleinattr>WGMMAScaleInAttr&nbsp;<a class=headline-hash href=#wgmmascaleinattr>¶</a></h3><p>WGMMA overflow options</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.wgmma_scale_in&lt;
  ::mlir::NVVM::WGMMAScaleIn   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>one (<code>one</code>)</li><li>neg (<code>neg</code>)</li></ul><h4 id=parameters-14>Parameters:&nbsp;<a class=headline-hash href=#parameters-14>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::WGMMAScaleIn</code></td><td>an enum of type WGMMAScaleIn</td></tr></tbody></table><h3 id=wgmmascaleoutattr>WGMMAScaleOutAttr&nbsp;<a class=headline-hash href=#wgmmascaleoutattr>¶</a></h3><p>WGMMA input predicate</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.wgmma_scale_out&lt;
  ::mlir::NVVM::WGMMAScaleOut   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>zero (<code>zero</code>)</li><li>one (<code>one</code>)</li></ul><h4 id=parameters-15>Parameters:&nbsp;<a class=headline-hash href=#parameters-15>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::WGMMAScaleOut</code></td><td>an enum of type WGMMAScaleOut</td></tr></tbody></table><h3 id=wgmmatypesattr>WGMMATypesAttr&nbsp;<a class=headline-hash href=#wgmmatypesattr>¶</a></h3><p>NVVM WGMMA types</p><p>Syntax:</p><pre tabindex=0><code>#nvvm.wgmma_type&lt;
  ::mlir::NVVM::WGMMATypes   # value
&gt;
</code></pre><p>Enum cases:</p><ul><li>f16 (<code>f16</code>)</li><li>tf32 (<code>tf32</code>)</li><li>u8 (<code>u8</code>)</li><li>s8 (<code>s8</code>)</li><li>b1 (<code>b1</code>)</li><li>bf16 (<code>bf16</code>)</li><li>e4m3 (<code>e4m3</code>)</li><li>e5m2 (<code>e5m2</code>)</li><li>f32 (<code>f32</code>)</li><li>s32 (<code>s32</code>)</li></ul><h4 id=parameters-16>Parameters:&nbsp;<a class=headline-hash href=#parameters-16>¶</a></h4><table><thead><tr><th style=text-align:center>Parameter</th><th style=text-align:center>C++ type</th><th>Description</th></tr></thead><tbody><tr><td style=text-align:center>value</td><td style=text-align:center><code>::mlir::NVVM::WGMMATypes</code></td><td>an enum of type WGMMATypes</td></tr></tbody></table><h2 id=enums>Enums&nbsp;<a class=headline-hash href=#enums>¶</a></h2><h3 id=loadcachemodifierkind>LoadCacheModifierKind&nbsp;<a class=headline-hash href=#loadcachemodifierkind>¶</a></h3><p>NVVM load cache modifier kind</p><h4 id=cases>Cases:&nbsp;<a class=headline-hash href=#cases>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>CA</td><td style=text-align:center><code>0</code></td><td>ca</td></tr><tr><td style=text-align:center>CG</td><td style=text-align:center><code>1</code></td><td>cg</td></tr><tr><td style=text-align:center>CS</td><td style=text-align:center><code>2</code></td><td>cs</td></tr><tr><td style=text-align:center>LU</td><td style=text-align:center><code>3</code></td><td>lu</td></tr><tr><td style=text-align:center>CV</td><td style=text-align:center><code>4</code></td><td>cv</td></tr></tbody></table><h3 id=mmab1op>MMAB1Op&nbsp;<a class=headline-hash href=#mmab1op>¶</a></h3><p>MMA binary operations</p><h4 id=cases-1>Cases:&nbsp;<a class=headline-hash href=#cases-1>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>none</td><td style=text-align:center><code>0</code></td><td>none</td></tr><tr><td style=text-align:center>xor_popc</td><td style=text-align:center><code>1</code></td><td>xor_popc</td></tr><tr><td style=text-align:center>and_popc</td><td style=text-align:center><code>2</code></td><td>and_popc</td></tr></tbody></table><h3 id=mmafrag>MMAFrag&nbsp;<a class=headline-hash href=#mmafrag>¶</a></h3><p>NVVM MMA frag type</p><h4 id=cases-2>Cases:&nbsp;<a class=headline-hash href=#cases-2>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>a</td><td style=text-align:center><code>0</code></td><td>a</td></tr><tr><td style=text-align:center>b</td><td style=text-align:center><code>1</code></td><td>b</td></tr><tr><td style=text-align:center>c</td><td style=text-align:center><code>2</code></td><td>c</td></tr></tbody></table><h3 id=mmaintoverflow>MMAIntOverflow&nbsp;<a class=headline-hash href=#mmaintoverflow>¶</a></h3><p>MMA overflow options</p><h4 id=cases-3>Cases:&nbsp;<a class=headline-hash href=#cases-3>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>satfinite</td><td style=text-align:center><code>1</code></td><td>satfinite</td></tr><tr><td style=text-align:center>wrapped</td><td style=text-align:center><code>0</code></td><td>wrapped</td></tr></tbody></table><h3 id=mmalayout>MMALayout&nbsp;<a class=headline-hash href=#mmalayout>¶</a></h3><p>NVVM MMA layout</p><h4 id=cases-4>Cases:&nbsp;<a class=headline-hash href=#cases-4>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>row</td><td style=text-align:center><code>0</code></td><td>row</td></tr><tr><td style=text-align:center>col</td><td style=text-align:center><code>1</code></td><td>col</td></tr></tbody></table><h3 id=mmatypes>MMATypes&nbsp;<a class=headline-hash href=#mmatypes>¶</a></h3><p>NVVM MMA types</p><h4 id=cases-5>Cases:&nbsp;<a class=headline-hash href=#cases-5>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>f16</td><td style=text-align:center><code>0</code></td><td>f16</td></tr><tr><td style=text-align:center>f32</td><td style=text-align:center><code>1</code></td><td>f32</td></tr><tr><td style=text-align:center>tf32</td><td style=text-align:center><code>2</code></td><td>tf32</td></tr><tr><td style=text-align:center>bf16</td><td style=text-align:center><code>9</code></td><td>bf16</td></tr><tr><td style=text-align:center>s8</td><td style=text-align:center><code>4</code></td><td>s8</td></tr><tr><td style=text-align:center>u8</td><td style=text-align:center><code>3</code></td><td>u8</td></tr><tr><td style=text-align:center>s32</td><td style=text-align:center><code>5</code></td><td>s32</td></tr><tr><td style=text-align:center>s4</td><td style=text-align:center><code>8</code></td><td>s4</td></tr><tr><td style=text-align:center>u4</td><td style=text-align:center><code>7</code></td><td>u4</td></tr><tr><td style=text-align:center>b1</td><td style=text-align:center><code>6</code></td><td>b1</td></tr><tr><td style=text-align:center>f64</td><td style=text-align:center><code>10</code></td><td>f64</td></tr></tbody></table><h3 id=memscopekind>MemScopeKind&nbsp;<a class=headline-hash href=#memscopekind>¶</a></h3><p>NVVM Memory Scope kind</p><h4 id=cases-6>Cases:&nbsp;<a class=headline-hash href=#cases-6>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>CTA</td><td style=text-align:center><code>0</code></td><td>cta</td></tr><tr><td style=text-align:center>CLUSTER</td><td style=text-align:center><code>1</code></td><td>cluster</td></tr><tr><td style=text-align:center>GPU</td><td style=text-align:center><code>2</code></td><td>gpu</td></tr><tr><td style=text-align:center>SYS</td><td style=text-align:center><code>3</code></td><td>sys</td></tr></tbody></table><h3 id=proxykind>ProxyKind&nbsp;<a class=headline-hash href=#proxykind>¶</a></h3><p>Proxy kind</p><h4 id=cases-7>Cases:&nbsp;<a class=headline-hash href=#cases-7>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>alias</td><td style=text-align:center><code>0</code></td><td>alias</td></tr><tr><td style=text-align:center>async</td><td style=text-align:center><code>1</code></td><td>async</td></tr><tr><td style=text-align:center>async_global</td><td style=text-align:center><code>2</code></td><td>async.global</td></tr><tr><td style=text-align:center>async_shared</td><td style=text-align:center><code>3</code></td><td>async.shared</td></tr><tr><td style=text-align:center>TENSORMAP</td><td style=text-align:center><code>4</code></td><td>tensormap</td></tr><tr><td style=text-align:center>GENERIC</td><td style=text-align:center><code>5</code></td><td>generic</td></tr></tbody></table><h3 id=reduxkind>ReduxKind&nbsp;<a class=headline-hash href=#reduxkind>¶</a></h3><p>NVVM redux kind</p><h4 id=cases-8>Cases:&nbsp;<a class=headline-hash href=#cases-8>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>ADD</td><td style=text-align:center><code>1</code></td><td>add</td></tr><tr><td style=text-align:center>AND</td><td style=text-align:center><code>2</code></td><td>and</td></tr><tr><td style=text-align:center>MAX</td><td style=text-align:center><code>3</code></td><td>max</td></tr><tr><td style=text-align:center>MIN</td><td style=text-align:center><code>4</code></td><td>min</td></tr><tr><td style=text-align:center>OR</td><td style=text-align:center><code>5</code></td><td>or</td></tr><tr><td style=text-align:center>UMAX</td><td style=text-align:center><code>6</code></td><td>umax</td></tr><tr><td style=text-align:center>UMIN</td><td style=text-align:center><code>7</code></td><td>umin</td></tr><tr><td style=text-align:center>XOR</td><td style=text-align:center><code>8</code></td><td>xor</td></tr></tbody></table><h3 id=setmaxregisteraction>SetMaxRegisterAction&nbsp;<a class=headline-hash href=#setmaxregisteraction>¶</a></h3><p>NVVM set max register action</p><h4 id=cases-9>Cases:&nbsp;<a class=headline-hash href=#cases-9>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>decrease</td><td style=text-align:center><code>1</code></td><td>decrease</td></tr><tr><td style=text-align:center>increase</td><td style=text-align:center><code>0</code></td><td>increase</td></tr></tbody></table><h3 id=sharedspace>SharedSpace&nbsp;<a class=headline-hash href=#sharedspace>¶</a></h3><p>Shared memory space</p><h4 id=cases-10>Cases:&nbsp;<a class=headline-hash href=#cases-10>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>shared_cta</td><td style=text-align:center><code>0</code></td><td>cta</td></tr><tr><td style=text-align:center>shared_cluster</td><td style=text-align:center><code>1</code></td><td>cluster</td></tr></tbody></table><h3 id=shflkind>ShflKind&nbsp;<a class=headline-hash href=#shflkind>¶</a></h3><p>NVVM shuffle kind</p><h4 id=cases-11>Cases:&nbsp;<a class=headline-hash href=#cases-11>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>bfly</td><td style=text-align:center><code>0</code></td><td>bfly</td></tr><tr><td style=text-align:center>up</td><td style=text-align:center><code>1</code></td><td>up</td></tr><tr><td style=text-align:center>down</td><td style=text-align:center><code>2</code></td><td>down</td></tr><tr><td style=text-align:center>idx</td><td style=text-align:center><code>3</code></td><td>idx</td></tr></tbody></table><h3 id=wgmmascalein>WGMMAScaleIn&nbsp;<a class=headline-hash href=#wgmmascalein>¶</a></h3><p>WGMMA overflow options</p><h4 id=cases-12>Cases:&nbsp;<a class=headline-hash href=#cases-12>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>one</td><td style=text-align:center><code>1</code></td><td>one</td></tr><tr><td style=text-align:center>neg</td><td style=text-align:center><code>-1</code></td><td>neg</td></tr></tbody></table><h3 id=wgmmascaleout>WGMMAScaleOut&nbsp;<a class=headline-hash href=#wgmmascaleout>¶</a></h3><p>WGMMA input predicate</p><h4 id=cases-13>Cases:&nbsp;<a class=headline-hash href=#cases-13>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>zero</td><td style=text-align:center><code>0</code></td><td>zero</td></tr><tr><td style=text-align:center>one</td><td style=text-align:center><code>1</code></td><td>one</td></tr></tbody></table><h3 id=wgmmatypes>WGMMATypes&nbsp;<a class=headline-hash href=#wgmmatypes>¶</a></h3><p>NVVM WGMMA types</p><h4 id=cases-14>Cases:&nbsp;<a class=headline-hash href=#cases-14>¶</a></h4><table><thead><tr><th style=text-align:center>Symbol</th><th style=text-align:center>Value</th><th>String</th></tr></thead><tbody><tr><td style=text-align:center>f16</td><td style=text-align:center><code>0</code></td><td>f16</td></tr><tr><td style=text-align:center>tf32</td><td style=text-align:center><code>1</code></td><td>tf32</td></tr><tr><td style=text-align:center>u8</td><td style=text-align:center><code>2</code></td><td>u8</td></tr><tr><td style=text-align:center>s8</td><td style=text-align:center><code>3</code></td><td>s8</td></tr><tr><td style=text-align:center>b1</td><td style=text-align:center><code>4</code></td><td>b1</td></tr><tr><td style=text-align:center>bf16</td><td style=text-align:center><code>5</code></td><td>bf16</td></tr><tr><td style=text-align:center>e4m3</td><td style=text-align:center><code>6</code></td><td>e4m3</td></tr><tr><td style=text-align:center>e5m2</td><td style=text-align:center><code>7</code></td><td>e5m2</td></tr><tr><td style=text-align:center>f32</td><td style=text-align:center><code>8</code></td><td>f32</td></tr><tr><td style=text-align:center>s32</td><td style=text-align:center><code>9</code></td><td>s32</td></tr></tbody></table><div class=edit-meta><br></div><nav class=pagination><a class="nav nav-prev" href=https://mlir.llvm.org/docs/Dialects/NVGPU/ title="'nvgpu' Dialect"><i class="fas fa-arrow-left" aria-hidden=true></i> Prev - 'nvgpu' Dialect</a>
<a class="nav nav-next" href=https://mlir.llvm.org/docs/Dialects/OpenMPDialect/ title="'omp' Dialect">Next - 'omp' Dialect <i class="fas fa-arrow-right" aria-hidden=true></i></a></nav><footer><p class=powered>Powered by <a href=https://gohugo.io>Hugo</a>. Theme by <a href=https://themes.gohugo.io/hugo-theme-techdoc/>TechDoc</a>. Designed by <a href=https://github.com/thingsym/hugo-theme-techdoc>Thingsym</a>.</p></footer></main><div class=sidebar><nav class=slide-menu><ul><li><a href=https://mlir.llvm.org/>Home</a></li><li><a href=https://mlir.llvm.org/users/>Users of MLIR</a></li><li><a href=https://mlir.llvm.org/pubs/>MLIR Related Publications</a></li><li><a href=https://mlir.llvm.org/talks/>Talks</a></li><li><a href=https://mlir.llvm.org/deprecation/>Deprecations & Current Refactoring</a></li><li class=has-sub-menu><a href=https://mlir.llvm.org/getting_started/>Getting Started<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/getting_started/ReportingIssues/>Reporting Issues</a></li><li><a href=https://mlir.llvm.org/getting_started/Debugging/>Debugging Tips</a></li><li><a href=https://mlir.llvm.org/getting_started/Faq/>FAQ</a></li><li><a href=https://mlir.llvm.org/getting_started/Contributing/>How to Contribute</a></li><li><a href=https://mlir.llvm.org/getting_started/DeveloperGuide/>Developer Guide</a></li><li><a href=https://mlir.llvm.org/getting_started/openprojects/>Open Projects</a></li><li><a href=https://mlir.llvm.org/getting_started/Glossary/>Glossary</a></li><li><a href=https://mlir.llvm.org/getting_started/TestingGuide/>Testing Guide</a></li></ul></li><li class="parent has-sub-menu"><a href=https://mlir.llvm.org/docs/>Code Documentation<span class="mark opened">-</span></a><ul class=sub-menu><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/Bindings/>Bindings<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Bindings/Python/>MLIR Python Bindings</a></li></ul></li><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/Tools/>Tools<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Tools/MLIRLSP/>MLIR : Language Server Protocol</a></li><li><a href=https://mlir.llvm.org/docs/Tools/mlir-reduce/>MLIR Reduce</a></li></ul></li><li><a href=https://mlir.llvm.org/docs/QuantPasses/></a></li><li><a href=https://mlir.llvm.org/docs/ActionTracing/>Action: Tracing and Debugging MLIR-based Compilers</a></li><li><a href=https://mlir.llvm.org/docs/BufferDeallocationInternals/>Buffer Deallocation - Internals</a></li><li><a href=https://mlir.llvm.org/docs/Bufferization/>Bufferization</a></li><li><a href=https://mlir.llvm.org/docs/DataLayout/>Data Layout Modeling</a></li><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/DefiningDialects/>Defining Dialects<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/DefiningDialects/Constraints/>Constraints</a></li><li><a href=https://mlir.llvm.org/docs/DefiningDialects/AttributesAndTypes/>Defining Dialect Attributes and Types</a></li><li><a href=https://mlir.llvm.org/docs/DefiningDialects/Operations/>Operation Definition Specification (ODS)</a></li></ul></li><li><a href=https://mlir.llvm.org/docs/Diagnostics/>Diagnostic Infrastructure</a></li><li><a href=https://mlir.llvm.org/docs/DialectConversion/>Dialect Conversion</a></li><li class="parent has-sub-menu"><a href=https://mlir.llvm.org/docs/Dialects/>Dialects<span class="mark opened">-</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Dialects/DLTITransformOps/></a></li><li><a href=https://mlir.llvm.org/docs/Dialects/OpenACCDialect/>'acc' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/Affine/>'affine' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/AMDGPU/>'amdgpu' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/AMX/>'amx' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/ArithOps/>'arith' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/ArmNeon/>'arm_neon' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/ArmSVE/>'arm_sve' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/ArmSME/>'ArmSME' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/AsyncDialect/>'async' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/BufferizationOps/>'bufferization' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/ControlFlowDialect/>'cf' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/ComplexOps/>'complex' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/DLTIDialect/>'dlti' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/EmitC/>'emitc' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/Func/>'func' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/GPU/>'gpu' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/IndexOps/>'index' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/IRDL/>'irdl' Dialect</a></li><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/Dialects/Linalg/>'linalg' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Dialects/Linalg/OpDSL/>Linalg OpDSL</a></li></ul></li><li><a href=https://mlir.llvm.org/docs/Dialects/LLVM/>'llvm' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/MathOps/>'math' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/MemRef/>'memref' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/Mesh/>'mesh' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/MLProgramOps/>'ml_program' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/MPI/>'mpi' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/NVGPU/>'nvgpu' Dialect</a></li><li class=active><a href=https://mlir.llvm.org/docs/Dialects/NVVMDialect/>'nvvm' Dialect</a></li><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/Dialects/OpenMPDialect/>'omp' Dialect<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Dialects/OpenMPDialect/ODS/>ODS Documentation</a></li></ul></li><li><a href=https://mlir.llvm.org/docs/Dialects/PDLInterpOps/>'pdl_interp' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/PDLOps/>'pdl' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/PolynomialDialect/>'polynomial' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/PtrOps/>'ptr' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/QuantDialect/>'quant' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/ROCDLDialect/>'rocdl' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/SCFDialect/>'scf' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/ShapeDialect/>'shape' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/SparseTensorOps/>'sparse_tensor' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/TensorOps/>'tensor' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/UBOps/>'ub' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/VCIXDialect/>'vcix' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/Vector/>'vector' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/X86Vector/>'x86vector' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/XeGPU/>'xegpu' Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/Builtin/>Builtin Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/MatchOpInterfaces/>OpInterface definitions</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/SPIR-V/>SPIR-V Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/TOSA/>Tensor Operator Set Architecture (TOSA) Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Dialects/Transform/>Transform Dialect</a></li></ul></li><li><a href=https://mlir.llvm.org/docs/Interfaces/>Interfaces</a></li><li><a href=https://mlir.llvm.org/docs/TargetLLVMIR/>LLVM IR Target</a></li><li><a href=https://mlir.llvm.org/docs/BytecodeFormat/>MLIR Bytecode Format</a></li><li><a href=https://mlir.llvm.org/docs/CAPI/>MLIR C API</a></li><li><a href=https://mlir.llvm.org/docs/LangRef/>MLIR Language Reference</a></li><li><a href=https://mlir.llvm.org/docs/ReleaseNotes/>MLIR Release Notes</a></li><li><a href=https://mlir.llvm.org/docs/Canonicalization/>Operation Canonicalization</a></li><li><a href=https://mlir.llvm.org/docs/OwnershipBasedBufferDeallocation/>Ownership-based Buffer Deallocation</a></li><li><a href=https://mlir.llvm.org/docs/PassManagement/>Pass Infrastructure</a></li><li><a href=https://mlir.llvm.org/docs/Passes/>Passes</a></li><li><a href=https://mlir.llvm.org/docs/PatternRewriter/>Pattern Rewriting : Generic DAG-to-DAG Rewriting</a></li><li><a href=https://mlir.llvm.org/docs/PDLL/>PDLL - PDL Language</a></li><li><a href=https://mlir.llvm.org/docs/Quantization/>Quantization</a></li><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/Rationale/>Rationale<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Rationale/RationaleGenericDAGRewriter/>Generic DAG Rewriter Infrastructure Rationale</a></li><li><a href=https://mlir.llvm.org/docs/Rationale/RationaleLinalgDialect/>Linalg Dialect Rationale: The Case For Compiler-Friendly Custom Operations</a></li><li><a href=https://mlir.llvm.org/docs/Rationale/Rationale/>MLIR Rationale</a></li><li><a href=https://mlir.llvm.org/docs/Rationale/MLIRForGraphAlgorithms/>MLIR: Incremental Application to Graph Algorithms in ML Frameworks</a></li><li><a href=https://mlir.llvm.org/docs/Rationale/RationaleSimplifiedPolyhedralForm/>MLIR: The case for a simplified polyhedral form</a></li><li><a href=https://mlir.llvm.org/docs/Rationale/SideEffectsAndSpeculation/>Side Effects & Speculation</a></li><li><a href=https://mlir.llvm.org/docs/Rationale/UsageOfConst/>Usage of 'const' in MLIR, for core IR types</a></li></ul></li><li><a href=https://mlir.llvm.org/docs/ShapeInference/>Shape Inference</a></li><li><a href=https://mlir.llvm.org/docs/SPIRVToLLVMDialectConversion/>SPIR-V Dialect to LLVM Dialect conversion manual</a></li><li><a href=https://mlir.llvm.org/docs/SymbolsAndSymbolTables/>Symbols and Symbol Tables</a></li><li><a href=https://mlir.llvm.org/docs/DeclarativeRewrites/>Table-driven Declarative Rewrite Rule (DRR)</a></li><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/Traits/>Traits<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Traits/Broadcastable/>The `Broadcastable` Trait</a></li></ul></li><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/Tutorials/>Tutorials<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Tutorials/CreatingADialect/>Creating a Dialect</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/QuickstartRewrites/>Quickstart tutorial to adding MLIR graph rewrite</a></li><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/Tutorials/Toy/>Toy Tutorial<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Tutorials/Toy/Ch-1/>Chapter 1: Toy Language and AST</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/Toy/Ch-2/>Chapter 2: Emitting Basic MLIR</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/Toy/Ch-3/>Chapter 3: High-level Language-Specific Analysis and Transformation</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/Toy/Ch-4/>Chapter 4: Enabling Generic Transformation with Interfaces</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/Toy/Ch-5/>Chapter 5: Partial Lowering to Lower-Level Dialects for Optimization</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/Toy/Ch-6/>Chapter 6: Lowering to LLVM and CodeGeneration</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/Toy/Ch-7/>Chapter 7: Adding a Composite Type to Toy</a></li></ul></li><li class=has-sub-menu><a href=https://mlir.llvm.org/docs/Tutorials/transform/>Transform Dialect Tutorial<span class="mark closed">+</span></a><ul class=sub-menu><li><a href=https://mlir.llvm.org/docs/Tutorials/transform/Ch0/>Chapter 0: A Primer on “Structured” Linalg Operations</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/transform/Ch1/>Chapter 1: Combining Existing Transformations</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/transform/Ch2/>Chapter 2: Adding a Simple New Transformation Operation</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/transform/Ch3/>Chapter 3: More than Simple Transform Operations</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/transform/Ch4/>Chapter 4: Matching Payload with Transform Operations</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/transform/ChH/>Chapter H: Reproducing Halide Schedule</a></li></ul></li><li><a href=https://mlir.llvm.org/docs/Tutorials/UnderstandingTheIRStructure/>Understanding the IR Structure</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/MlirOpt/>Using `mlir-opt`</a></li><li><a href=https://mlir.llvm.org/docs/Tutorials/DataFlowAnalysis/>Writing DataFlow Analyses in MLIR</a></li></ul></li></ul></li></ul></nav><div class=sidebar-footer></div></div></div><a href=# id=backtothetop-fixed class=backtothetop data-backtothetop-duration=600 data-backtothetop-easing=easeOutQuart data-backtothetop-fixed-fadein=1000 data-backtothetop-fixed-fadeout=1000 data-backtothetop-fixed-bottom=10 data-backtothetop-fixed-right=20><span class="fa-layers fa-fw"><i class="fas fa-circle"></i>
<i class="fas fa-arrow-circle-up"></i></span></a></div></body></html>