#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Tue May 30 23:57:32 2023
# Process ID: 7304
# Current directory: C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.runs/synth_1
# Command line: vivado.exe -log MIPS.vds -mode batch -messageDb vivado.pb -notrace -source MIPS.tcl
# Log file: C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.runs/synth_1/MIPS.vds
# Journal file: C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MIPS.tcl -notrace
Command: synth_design -top MIPS -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 263.637 ; gain = 92.066
---------------------------------------------------------------------------------
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/InstructuinFetch.vhd:63]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/InstructuinFetch.vhd:71]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/IF_ID.vhd:56]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/Afisor_7_segmente.vhd:48]
WARNING: [Synth 8-2551] possible infinite loop; process does not have a wait statement [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/Afisor_7_segmente.vhd:58]
INFO: [Synth 8-638] synthesizing module 'MIPS' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:15]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MPG.vhd:32' bound to instance 'MPG_map' of component 'MPG' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:203]
INFO: [Synth 8-638] synthesizing module 'MPG' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MPG.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'MPG' (1#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MPG.vhd:38]
INFO: [Synth 8-3491] module 'MPG' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MPG.vhd:32' bound to instance 'MPG2_map' of component 'MPG' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:204]
INFO: [Synth 8-3491] module 'InstructionFetch' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/InstructuinFetch.vhd:6' bound to instance 'INSTFETCH_map' of component 'InstructionFetch' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:215]
INFO: [Synth 8-638] synthesizing module 'InstructionFetch' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/InstructuinFetch.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'InstructionFetch' (2#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/InstructuinFetch.vhd:18]
INFO: [Synth 8-637] synthesizing blackbox instance 'IF_ID_map' of component 'IF_ID' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:218]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/IF_ID.vhd:6' bound to instance 'INSTRDECODER_map' of component 'InstructionDecoder' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:220]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/IF_ID.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (3#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/IF_ID.vhd:24]
INFO: [Synth 8-3491] module 'UC' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/UC.vhd:6' bound to instance 'MAINCONTROL_map' of component 'UC' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:221]
INFO: [Synth 8-638] synthesizing module 'UC' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/UC.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'UC' (4#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/UC.vhd:22]
INFO: [Synth 8-3491] module 'ID_EX' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/ID_EX.vhd:34' bound to instance 'ID_EX_map' of component 'ID_EX' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:223]
INFO: [Synth 8-638] synthesizing module 'ID_EX' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/ID_EX.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'ID_EX' (5#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/ID_EX.vhd:55]
INFO: [Synth 8-3491] module 'EX' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:6' bound to instance 'EXECUTIE_map' of component 'EX' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:225]
INFO: [Synth 8-638] synthesizing module 'EX' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:23]
WARNING: [Synth 8-614] signal 'func' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:28]
WARNING: [Synth 8-614] signal 'RD2' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:43]
WARNING: [Synth 8-614] signal 'Ext_Imm' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:56]
WARNING: [Synth 8-614] signal 'res' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'EX' (6#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:23]
INFO: [Synth 8-3491] module 'EX_MEM' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX_MEM.vhd:34' bound to instance 'EX_MEM_map' of component 'EX_MEM' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:228]
INFO: [Synth 8-638] synthesizing module 'EX_MEM' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX_MEM.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'EX_MEM' (7#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX_MEM.vhd:53]
INFO: [Synth 8-3491] module 'Unitatea_MEM' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/Unitatea_MEM.vhd:6' bound to instance 'MEMORY_map' of component 'Unitatea_MEM' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:230]
INFO: [Synth 8-638] synthesizing module 'Unitatea_MEM' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/Unitatea_MEM.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'Unitatea_MEM' (8#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/Unitatea_MEM.vhd:17]
INFO: [Synth 8-3491] module 'MEM_WB' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MEM_WB.vhd:34' bound to instance 'MEM_WB_map' of component 'MEM_WB' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:232]
INFO: [Synth 8-638] synthesizing module 'MEM_WB' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MEM_WB.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'MEM_WB' (9#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MEM_WB.vhd:47]
WARNING: [Synth 8-614] signal 'Instr' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:236]
WARNING: [Synth 8-614] signal 'PcPlus1' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:236]
WARNING: [Synth 8-614] signal 'RD1REG' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:236]
WARNING: [Synth 8-614] signal 'RD2REG' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:236]
WARNING: [Synth 8-614] signal 'ExtUnit_IMM' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:236]
WARNING: [Synth 8-614] signal 'AluRes' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:236]
WARNING: [Synth 8-614] signal 'MemoryMemData' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:236]
WARNING: [Synth 8-614] signal 'WDMemorie' is read in the process but is not in the sensitivity list [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:236]
INFO: [Synth 8-3491] module 'Afisor_7_segmente' declared at 'C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/Afisor_7_segmente.vhd:6' bound to instance 'SSD_map' of component 'Afisor_7_segmente' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:264]
INFO: [Synth 8-638] synthesizing module 'Afisor_7_segmente' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/Afisor_7_segmente.vhd:18]
INFO: [Synth 8-226] default block is never used [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/Afisor_7_segmente.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'Afisor_7_segmente' (10#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/Afisor_7_segmente.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'MIPS' (11#1) [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/MIPS.vhd:15]
WARNING: [Synth 8-3331] design MIPS has unconnected port led[4]
WARNING: [Synth 8-3331] design MIPS has unconnected port led[3]
WARNING: [Synth 8-3331] design MIPS has unconnected port led[2]
WARNING: [Synth 8-3331] design MIPS has unconnected port led[1]
WARNING: [Synth 8-3331] design MIPS has unconnected port led[0]
WARNING: [Synth 8-3331] design MIPS has unconnected port btn[4]
WARNING: [Synth 8-3331] design MIPS has unconnected port btn[3]
WARNING: [Synth 8-3331] design MIPS has unconnected port btn[2]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[15]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[14]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[13]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[12]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[11]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[10]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[9]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[8]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[4]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[3]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[2]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[1]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 299.910 ; gain = 128.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 299.910 ; gain = 128.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 299.910 ; gain = 128.340
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-5546] ROM "ROM" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:56]
WARNING: [Synth 8-327] inferring latch for variable 'Ext_Imm_reg' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/IF_ID.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'res_reg' [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/EX.vhd:58]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 315.984 ; gain = 144.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 11    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 5     
	                1 Bit    Registers := 7     
+---RAMs : 
	              256 Bit         RAMs := 1     
	              128 Bit         RAMs := 1     
+---Muxes : 
	  33 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 8     
	   8 Input     16 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MIPS 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
Module MPG 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module InstructionFetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	  33 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
Module InstructionDecoder 
Detailed RTL Component Info : 
+---RAMs : 
	              128 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module UC 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      1 Bit        Muxes := 6     
Module ID_EX 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 5     
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 2     
Module EX 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   8 Input     16 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
Module EX_MEM 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
Module Unitatea_MEM 
Detailed RTL Component Info : 
+---RAMs : 
	              256 Bit         RAMs := 1     
Module MEM_WB 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
Module Afisor_7_segmente 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 417.637 ; gain = 246.066
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'ID_EX_map/Instruction_out_reg' and it is trimmed from '16' to '10' bits. [C:/Users/Vladu/Desktop/AC/Vladut_Rad MIPS pipeline/MIPSpipeline/MIPSpipeline.srcs/sources_1/new/ID_EX.vhd:62]
WARNING: [Synth 8-3917] design MIPS has port led[7] driven by constant 0
WARNING: [Synth 8-3331] design MIPS has unconnected port led[4]
WARNING: [Synth 8-3331] design MIPS has unconnected port led[3]
WARNING: [Synth 8-3331] design MIPS has unconnected port led[2]
WARNING: [Synth 8-3331] design MIPS has unconnected port led[1]
WARNING: [Synth 8-3331] design MIPS has unconnected port led[0]
WARNING: [Synth 8-3331] design MIPS has unconnected port btn[4]
WARNING: [Synth 8-3331] design MIPS has unconnected port btn[3]
WARNING: [Synth 8-3331] design MIPS has unconnected port btn[2]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[15]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[14]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[13]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[12]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[11]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[10]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[9]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[8]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[4]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[3]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[2]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[1]
WARNING: [Synth 8-3331] design MIPS has unconnected port sw[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 418.895 ; gain = 247.324
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 418.895 ; gain = 247.324

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
warning: Removed RAM MEMORY_map/RAM_reg due to inactive write enable
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: 
+------------+-------------------------+-----------+----------------------+--------------+-------------------+
|Module Name | RTL Object              | Inference | Size (Depth x Width) | Primitives   | Hierarchical Name | 
+------------+-------------------------+-----------+----------------------+--------------+-------------------+
|MIPS        | INSTRDECODER_map/RF_reg | Implied   | 8 x 16               | RAM32M x 6   | MIPS/ram__2       | 
+------------+-------------------------+-----------+----------------------+--------------+-------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[13] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\INSTRDECODER_map/Ext_Imm_reg[13] ' (LD) to '\INSTRDECODER_map/Ext_Imm_reg[9] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[5] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[9] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\INSTRDECODER_map/Ext_Imm_reg[9] ' (LD) to '\INSTRDECODER_map/Ext_Imm_reg[15] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[1] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[15] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\INSTRDECODER_map/Ext_Imm_reg[15] ' (LD) to '\INSTRDECODER_map/Ext_Imm_reg[7] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[7] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\INSTRDECODER_map/Ext_Imm_reg[7] ' (LD) to '\INSTRDECODER_map/Ext_Imm_reg[11] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[11] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\INSTRDECODER_map/Ext_Imm_reg[11] ' (LD) to '\INSTRDECODER_map/Ext_Imm_reg[12] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[3] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[12] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\INSTRDECODER_map/Ext_Imm_reg[12] ' (LD) to '\INSTRDECODER_map/Ext_Imm_reg[8] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[4] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[8] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\INSTRDECODER_map/Ext_Imm_reg[8] ' (LD) to '\INSTRDECODER_map/Ext_Imm_reg[14] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[0] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[2] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[14] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[2] '
INFO: [Synth 8-3886] merging instance '\INSTRDECODER_map/Ext_Imm_reg[14] ' (LD) to '\INSTRDECODER_map/Ext_Imm_reg[10] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[6] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[2] '
INFO: [Synth 8-3886] merging instance '\MEM_WB_map/WriteData_out_reg[10] ' (FDE) to '\MEM_WB_map/WriteData_out_reg[2] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\MEM_WB_map/WriteData_out_reg[2] )
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Instruction_out_reg[4] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[4] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Instruction_out_reg[5] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[5] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Instruction_out_reg[6] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[6] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[12] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[7] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[15] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[7] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[13] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[7] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[14] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[7] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[7] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[8] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[8] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[9] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[11] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[9] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[9] ' (FDE) to '\ID_EX_map/Ext_imm_out_reg[10] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[0] ' (FDE) to '\ID_EX_map/Instruction_out_reg[0] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[3] ' (FDE) to '\ID_EX_map/Instruction_out_reg[3] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[1] ' (FDE) to '\ID_EX_map/Instruction_out_reg[1] '
INFO: [Synth 8-3886] merging instance '\ID_EX_map/Ext_imm_out_reg[2] ' (FDE) to '\ID_EX_map/Instruction_out_reg[2] '
WARNING: [Synth 8-3332] Sequential element (\INSTFETCH_map/PCout_reg_rep[7] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTFETCH_map/PCout_reg_rep[6] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTFETCH_map/PCout_reg_rep[5] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[15] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[14] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[13] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[12] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[11] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[10] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[9] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[8] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[7] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[6] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[5] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[4] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[3] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[2] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[1] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\INSTRDECODER_map/Ext_Imm_reg[0] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[15] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[14] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[13] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[12] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[11] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[9] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[8] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[7] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[15] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[14] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[13] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[12] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[11] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[10] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[9] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[8] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[7] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[6] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[5] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[4] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[3] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[2] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[1] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WriteData_out_reg[0] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[15] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[14] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[13] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[12] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[11] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[10] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[9] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[8] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[7] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[6] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[5] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[4] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[3] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[2] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[1] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/rd2_out_reg[0] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/WB_out_reg[0] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\EX_MEM_map/WB_out_reg[0] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\MEM_WB_map/WB_out_reg[0] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Instruction_out_reg[4] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Instruction_out_reg[5] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Instruction_out_reg[6] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[0] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[3] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[1] ) is unused and will be removed from module MIPS.
WARNING: [Synth 8-3332] Sequential element (\ID_EX_map/Ext_imm_out_reg[2] ) is unused and will be removed from module MIPS.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.375 ; gain = 271.805

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.375 ; gain = 271.805

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                 | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MIPS        | MEM_WB_map/WB_out_reg[1] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+--------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |IF_ID         |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |IF_ID_bbox |     1|
|2     |BUFG       |     1|
|3     |CARRY4     |    20|
|4     |LUT1       |    48|
|5     |LUT2       |    22|
|6     |LUT3       |    23|
|7     |LUT4       |    34|
|8     |LUT5       |    94|
|9     |LUT6       |    45|
|10    |MUXF7      |     4|
|11    |RAM32M     |     6|
|12    |SRL16E     |     1|
|13    |FDRE       |   181|
|14    |LD         |    16|
|15    |IBUF       |     6|
|16    |OBUF       |    22|
|17    |OBUFT      |     5|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+-------------------+------+
|      |Instance           |Module             |Cells |
+------+-------------------+-------------------+------+
|1     |top                |                   |   560|
|2     |  EXECUTIE_map     |EX                 |    67|
|3     |  EX_MEM_map       |EX_MEM             |    54|
|4     |  ID_EX_map        |ID_EX              |   154|
|5     |  INSTFETCH_map    |InstructionFetch   |    95|
|6     |  INSTRDECODER_map |InstructionDecoder |    12|
|7     |  MEM_WB_map       |MEM_WB             |    20|
|8     |  MPG2_map         |MPG                |     4|
|9     |  MPG_map          |MPG_0              |    47|
|10    |  SSD_map          |Afisor_7_segmente  |    41|
+------+-------------------+-------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 443.375 ; gain = 271.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 132 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 443.375 ; gain = 252.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 443.375 ; gain = 271.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 48 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 22 instances were transformed.
  LD => LDCE: 16 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 6 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 132 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 498.969 ; gain = 311.527
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 498.969 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 30 23:57:42 2023...
