+====================+===================+==================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                              |
+====================+===================+==================================================+
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][33]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][33]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][56]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][50]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][27]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][27]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][52]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][29]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][29]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][19]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][19]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][56]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][20]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][20]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][51]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][63]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][51]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][28]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][55]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][28]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][26]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][24]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][52]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][24]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][32]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][30]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][63]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][47]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][54]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][47]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][30]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][32]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][55]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][22]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][22]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][72]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][39]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][39]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][35]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][35]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][31]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][34]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][36]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][34]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][59]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][36]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][38]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][31]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][38]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][26]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][15]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][54]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][60]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][1]/D  |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][23]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][23]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][43]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][45]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][45]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][53]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][65]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][43]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][41]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][13]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][41]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][49]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][21]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][25]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][44]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][40]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][64]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][57]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][48]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][68]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][44]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][42]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][37]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][50]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][67]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][11]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][48]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][42]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][21]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][25]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][17]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][40]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][66]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][62]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][49]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][6]/D  |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][58]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][59]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][9]/D  |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][3]/D  |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][4]/D  |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][60]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][68]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][37]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_add][61]/D |
| clock              | clock             | u0/u0/u0/fp_fma_comp/r_1_reg[mantissa_mul][61]/D |
+--------------------+-------------------+--------------------------------------------------+
