Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu May  3 12:43:35 2018
| Host         : emuslu running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    68 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              68 |           24 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+-----------------+------------------+------------------+----------------+
|  Clock Signal  |  Enable Signal  | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+-----------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG | MEM[19]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[3]_i_1_n_0  |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[15]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[23]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[43]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[39]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[31]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[35]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[11]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[27]_i_1_n_0 |                  |                2 |              4 |
|  clk_IBUF_BUFG | MEM[51]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[7]_i_1_n_0  |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[63]_i_1_n_0 |                  |                1 |              4 |
|  clk_IBUF_BUFG | MEM[59]_i_1_n_0 |                  |                3 |              4 |
|  clk_IBUF_BUFG | MEM[47]_i_1_n_0 |                  |                2 |              4 |
|  clk_IBUF_BUFG | read_IBUF       |                  |                4 |              4 |
|  clk_IBUF_BUFG | MEM[55]_i_1_n_0 |                  |                1 |              4 |
+----------------+-----------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                    17 |
+--------+-----------------------+


