Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2014.1 (lin64) Build 881834 Fri Apr  4 14:00:25 MDT 2014
| Date             : Fri Apr 29 11:35:48 2016
| Host             : bdbm11 running 64-bit Ubuntu 14.04.3 LTS
| Command          : report_power -file mkBridge_power_routed.rpt -pb mkBridge_power_summary_routed.pb
| Design           : mkBridge
| Device           : xc7vx485tffg1761-2
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 3.119 |
| Dynamic (W)              | 2.837 |
| Device Static (W)        | 0.282 |
| Effective TJA (C/W)      | 1.1   |
| Max Ambient (C)          | 81.4  |
| Junction Temperature (C) | 28.6  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.103 |       46 |       --- |             --- |
| Slice Logic              |     0.017 |    38449 |       --- |             --- |
|   LUT as Logic           |     0.016 |    19406 |    303600 |            6.39 |
|   Register               |    <0.001 |    14484 |    607200 |            2.38 |
|   CARRY4                 |    <0.001 |      428 |     75900 |            0.56 |
|   LUT as Distributed RAM |    <0.001 |      338 |    130800 |            0.25 |
|   F7/F8 Muxes            |    <0.001 |      442 |    303600 |            0.14 |
|   Others                 |     0.000 |      312 |       --- |             --- |
|   BUFG                   |     0.000 |        2 |        32 |            6.25 |
|   LUT as Shift Register  |     0.000 |        1 |    130800 |           <0.01 |
| Signals                  |     0.034 |    31344 |       --- |             --- |
| Block RAM                |     0.040 |       14 |      1030 |            1.35 |
| MMCM                     |     0.435 |        4 |        14 |           28.57 |
| PCIE                     |     0.045 |        1 |         4 |           25.00 |
| I/O                      |     0.004 |       45 |       700 |            6.42 |
| GTX                      |     2.157 |        8 |        28 |           28.57 |
| Static Power             |     0.282 |          |           |                 |
| Total                    |     3.119 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.550 |       0.395 |      0.154 |
| Vccaux    |       1.800 |     0.277 |       0.239 |      0.038 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.007 |       0.003 |      0.004 |
| MGTAVcc   |       1.000 |     1.002 |       0.995 |      0.007 |
| MGTAVtt   |       1.200 |     0.821 |       0.813 |      0.008 |
| MGTVccaux |       1.800 |     0.021 |       0.021 |      0.000 |
| MGTZVccl  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZAVcc  |       1.075 |     0.000 |       0.000 |      0.000 |
| MGTZVcch  |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                            |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.1                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.2                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| Clock                            | Domain                                                                                            | Constraint (ns) |
+----------------------------------+---------------------------------------------------------------------------------------------------+-----------------+
| scemi_clkgen_pll$CLKOUT6         | scemi_clkgen_pll$CLKOUT6                                                                          |            10.0 |
| scemi_clkgen_pll$CLKOUT5         | scemi_clkgen_pll$CLKOUT5                                                                          |            10.0 |
| scemi_clkgen_pll$CLKOUT4         | scemi_clkgen_pll$CLKOUT4                                                                          |            10.0 |
| scemi_clkgen_pll$CLKOUT3B        | scemi_clkgen_pll$CLKOUT3B                                                                         |            10.0 |
| scemi_clkgen_pll$CLKOUT3         | scemi_clkgen_pll$CLKOUT3                                                                          |            10.0 |
| scemi_clkgen_pll$CLKOUT2B        | scemi_clkgen_pll$CLKOUT2B                                                                         |            10.0 |
| scemi_clkgen_pll$CLKOUT2         | scemi_clkgen_pll$CLKOUT2                                                                          |            10.0 |
| scemi_clkgen_pll$CLKOUT1B        | scemi_clkgen_pll$CLKOUT1B                                                                         |            10.0 |
| scemi_clkgen_pll$CLKOUT1         | scemi_clkgen_pll$CLKOUT1                                                                          |            10.0 |
| scemi_clkgen_pll$CLKOUT0B        | scemi_clkgen_pll$CLKOUT0B                                                                         |             8.0 |
| scemi_clkgen_pll$CLKFBOUT        | scemi_clkgen_pll$CLKFBOUT                                                                         |             4.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT6  | scemi_scemi_clkgen_mmcm$CLKOUT6                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT5  | scemi_scemi_clkgen_mmcm$CLKOUT5                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT4  | scemi_scemi_clkgen_mmcm$CLKOUT4                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT3B | scemi_scemi_clkgen_mmcm$CLKOUT3B                                                                  |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT3  | scemi_scemi_clkgen_mmcm$CLKOUT3                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT2B | scemi_scemi_clkgen_mmcm$CLKOUT2B                                                                  |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT2  | scemi_scemi_clkgen_mmcm$CLKOUT2                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT1B | scemi_scemi_clkgen_mmcm$CLKOUT1B                                                                  |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT1  | scemi_scemi_clkgen_mmcm$CLKOUT1                                                                   |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKOUT0B | scemi_scemi_clkgen_mmcm$CLKOUT0B                                                                  |            10.0 |
| scemi_scemi_clkgen_mmcm$CLKFBOUT | scemi_scemi_clkgen_mmcm$CLKFBOUT                                                                  |             8.0 |
| usrClk_mmcm_pll$CLKOUT6          | usrClk_mmcm_pll$CLKOUT6                                                                           |            10.0 |
| usrClk_mmcm_pll$CLKOUT5          | usrClk_mmcm_pll$CLKOUT5                                                                           |            10.0 |
| usrClk_mmcm_pll$CLKOUT4          | usrClk_mmcm_pll$CLKOUT4                                                                           |            10.0 |
| usrClk_mmcm_pll$CLKOUT3B         | usrClk_mmcm_pll$CLKOUT3B                                                                          |            10.0 |
| usrClk_mmcm_pll$CLKOUT3          | usrClk_mmcm_pll$CLKOUT3                                                                           |            10.0 |
| usrClk_mmcm_pll$CLKOUT2B         | usrClk_mmcm_pll$CLKOUT2B                                                                          |            10.0 |
| usrClk_mmcm_pll$CLKOUT2          | usrClk_mmcm_pll$CLKOUT2                                                                           |            10.0 |
| usrClk_mmcm_pll$CLKOUT1B         | usrClk_mmcm_pll$CLKOUT1B                                                                          |            10.0 |
| usrClk_mmcm_pll$CLKOUT1          | usrClk_mmcm_pll$CLKOUT1                                                                           |            10.0 |
| usrClk_mmcm_pll$CLKOUT0B         | usrClk_mmcm_pll$CLKOUT0B                                                                          |            10.0 |
| my_clk_usr                       | usrClk_mmcm_pll$CLKOUT0                                                                           |            10.0 |
| usrClk_mmcm_pll$CLKFBOUT         | usrClk_mmcm_pll$CLKFBOUT                                                                          |             5.0 |
| userclk2                         | scemi_pcie_ep/ext_clk.pipe_clock_i/userclk2                                                       |             4.0 |
| userclk1                         | scemi_pcie_ep/ext_clk.pipe_clock_i/userclk1                                                       |             4.0 |
| clk_250mhz                       | scemi_pcie_ep/ext_clk.pipe_clock_i/clk_250mhz                                                     |             4.0 |
| clk_125mhz                       | scemi_pcie_ep/ext_clk.pipe_clock_i/clk_125mhz                                                     |             8.0 |
| mmcm_fb                          | scemi_pcie_ep/ext_clk.pipe_clock_i/mmcm_fb                                                        |            10.0 |
| cclock                           | scemi_clk_port_scemi_clkgen/current_clk                                                           |            20.0 |
| uclock                           | scemi_uclkgen/current_clk                                                                         |            20.0 |
| core_clock                       | scemi_scemi_clkgen_mmcm$CLKOUT0                                                                   |            10.0 |
| noc_clk                          | scemi_clkgen_pll$CLKOUT0                                                                          |             8.0 |
| txoutclk                         | scemi_pcie_ep/pcie_7x_v1_10_i/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/PIPE_TXOUTCLK_OUT |            10.0 |
| sys_clk                          | sys_clk$O                                                                                         |             5.0 |
| pci_refclk                       | scemi_sys_clk_buf$O                                                                               |            10.0 |
+----------------------------------+---------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------+-----------+
| Name                                                           | Power (W) |
+----------------------------------------------------------------+-----------+
| mkBridge                                                       |     2.837 |
|   scemi_1_outFifo                                              |     0.005 |
|   scemi_bridge                                                 |     0.054 |
|     pbb_arbiter                                                |     0.010 |
|       tlp_out_cfg_fifo                                         |     0.003 |
|       tlp_out_dma_fifo                                         |     0.003 |
|       tlp_out_fifo                                             |     0.003 |
|     pbb_csr_clock_control                                      |    <0.001 |
|     pbb_csr_clock_status                                       |    <0.001 |
|     pbb_csr_intr_info                                          |     0.002 |
|     pbb_csr_rd_addr_queue                                      |     0.002 |
|     pbb_dispatcher                                             |     0.022 |
|       tlp_in_cfg_fifo                                          |     0.012 |
|       tlp_in_dma_fifo                                          |     0.007 |
|       tlp_in_fifo                                              |     0.004 |
|     pbb_dma_dont_wait_out                                      |    <0.001 |
|     pbb_dma_intr_info                                          |     0.001 |
|     pbb_dma_last_tag_queue                                     |    <0.001 |
|       arr_reg_0_31_0_4                                         |    <0.001 |
|     pbb_dma_msg_len_out                                        |    <0.001 |
|     pbb_dma_rd_buffer_queue_memory                             |    <0.001 |
|     pbb_dma_wr_buffer_queue_memory                             |    <0.001 |
|   scemi_clk_port_scemi_clkgen                                  |    <0.001 |
|   scemi_clk_port_scemi_rstgen_inv_rstgen                       |    <0.001 |
|     rstSync                                                    |    <0.001 |
|   scemi_clk_port_scemi_rstgen_rstgen                           |    <0.001 |
|   scemi_epReset125                                             |    <0.001 |
|   scemi_epReset250                                             |    <0.001 |
|   scemi_fToBridgeBeat                                          |    <0.001 |
|   scemi_inFifo                                                 |     0.005 |
|   scemi_init_state_msgFIFO                                     |     0.002 |
|     fifoMem_reg_0_7_0_5                                        |    <0.001 |
|     fifoMem_reg_0_7_12_17                                      |    <0.001 |
|     fifoMem_reg_0_7_18_23                                      |    <0.001 |
|     fifoMem_reg_0_7_24_29                                      |    <0.001 |
|     fifoMem_reg_0_7_30_35                                      |    <0.001 |
|     fifoMem_reg_0_7_36_41                                      |    <0.001 |
|     fifoMem_reg_0_7_42_47                                      |    <0.001 |
|     fifoMem_reg_0_7_48_53                                      |    <0.001 |
|     fifoMem_reg_0_7_54_59                                      |    <0.001 |
|     fifoMem_reg_0_7_60_65                                      |    <0.001 |
|     fifoMem_reg_0_7_66_71                                      |    <0.001 |
|     fifoMem_reg_0_7_6_11                                       |    <0.001 |
|     fifoMem_reg_0_7_72_73                                      |    <0.001 |
|   scemi_network_status                                         |    <0.001 |
|     rstSync                                                    |    <0.001 |
|   scemi_pcie_ep                                                |     2.385 |
|     ext_clk.pipe_clock_i                                       |     0.111 |
|     pcie_7x_v1_10_i                                            |     2.274 |
|       gt_top_i                                                 |     2.172 |
|         gt_rx_valid_filter[0].GT_RX_VALID_FILTER_7x_inst       |    <0.001 |
|         gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst       |    <0.001 |
|         gt_rx_valid_filter[2].GT_RX_VALID_FILTER_7x_inst       |    <0.001 |
|         gt_rx_valid_filter[3].GT_RX_VALID_FILTER_7x_inst       |    <0.001 |
|         gt_rx_valid_filter[4].GT_RX_VALID_FILTER_7x_inst       |    <0.001 |
|         gt_rx_valid_filter[5].GT_RX_VALID_FILTER_7x_inst       |    <0.001 |
|         gt_rx_valid_filter[6].GT_RX_VALID_FILTER_7x_inst       |    <0.001 |
|         gt_rx_valid_filter[7].GT_RX_VALID_FILTER_7x_inst       |    <0.001 |
|         pipe_wrapper_i                                         |     2.172 |
|           pipe_lane[0].gt_wrapper_i                            |     0.270 |
|           pipe_lane[0].pipe_drp.pipe_drp_i                     |     0.001 |
|           pipe_lane[0].pipe_eq.pipe_eq_i                       |     0.000 |
|             rxeq_scan_i                                        |     0.000 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_drp_i        |    <0.001 |
|           pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i    |    <0.001 |
|           pipe_lane[0].pipe_rate.pipe_rate_i                   |     0.000 |
|           pipe_lane[0].pipe_sync_i                             |     0.000 |
|           pipe_lane[0].pipe_user_i                             |    <0.001 |
|           pipe_lane[1].gt_wrapper_i                            |     0.270 |
|           pipe_lane[1].pipe_drp.pipe_drp_i                     |     0.001 |
|           pipe_lane[1].pipe_eq.pipe_eq_i                       |     0.000 |
|             rxeq_scan_i                                        |     0.000 |
|           pipe_lane[1].pipe_rate.pipe_rate_i                   |     0.000 |
|           pipe_lane[1].pipe_sync_i                             |     0.000 |
|           pipe_lane[1].pipe_user_i                             |    <0.001 |
|           pipe_lane[2].gt_wrapper_i                            |     0.270 |
|           pipe_lane[2].pipe_drp.pipe_drp_i                     |     0.001 |
|           pipe_lane[2].pipe_eq.pipe_eq_i                       |     0.000 |
|             rxeq_scan_i                                        |     0.000 |
|           pipe_lane[2].pipe_rate.pipe_rate_i                   |     0.000 |
|           pipe_lane[2].pipe_sync_i                             |     0.000 |
|           pipe_lane[2].pipe_user_i                             |    <0.001 |
|           pipe_lane[3].gt_wrapper_i                            |     0.270 |
|           pipe_lane[3].pipe_drp.pipe_drp_i                     |     0.001 |
|           pipe_lane[3].pipe_eq.pipe_eq_i                       |     0.000 |
|             rxeq_scan_i                                        |     0.000 |
|           pipe_lane[3].pipe_rate.pipe_rate_i                   |     0.000 |
|           pipe_lane[3].pipe_sync_i                             |     0.000 |
|           pipe_lane[3].pipe_user_i                             |    <0.001 |
|           pipe_lane[4].gt_wrapper_i                            |     0.270 |
|           pipe_lane[4].pipe_drp.pipe_drp_i                     |     0.001 |
|           pipe_lane[4].pipe_eq.pipe_eq_i                       |     0.000 |
|             rxeq_scan_i                                        |     0.000 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i        |    <0.001 |
|           pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i    |    <0.001 |
|           pipe_lane[4].pipe_rate.pipe_rate_i                   |     0.000 |
|           pipe_lane[4].pipe_sync_i                             |     0.000 |
|           pipe_lane[4].pipe_user_i                             |    <0.001 |
|           pipe_lane[5].gt_wrapper_i                            |     0.270 |
|           pipe_lane[5].pipe_drp.pipe_drp_i                     |     0.001 |
|           pipe_lane[5].pipe_eq.pipe_eq_i                       |     0.000 |
|             rxeq_scan_i                                        |     0.000 |
|           pipe_lane[5].pipe_rate.pipe_rate_i                   |     0.000 |
|           pipe_lane[5].pipe_sync_i                             |     0.000 |
|           pipe_lane[5].pipe_user_i                             |    <0.001 |
|           pipe_lane[6].gt_wrapper_i                            |     0.270 |
|           pipe_lane[6].pipe_drp.pipe_drp_i                     |     0.001 |
|           pipe_lane[6].pipe_eq.pipe_eq_i                       |     0.000 |
|             rxeq_scan_i                                        |     0.000 |
|           pipe_lane[6].pipe_rate.pipe_rate_i                   |     0.000 |
|           pipe_lane[6].pipe_sync_i                             |     0.000 |
|           pipe_lane[6].pipe_user_i                             |    <0.001 |
|           pipe_lane[7].gt_wrapper_i                            |     0.270 |
|           pipe_lane[7].pipe_drp.pipe_drp_i                     |     0.001 |
|           pipe_lane[7].pipe_eq.pipe_eq_i                       |     0.000 |
|             rxeq_scan_i                                        |     0.000 |
|           pipe_lane[7].pipe_rate.pipe_rate_i                   |     0.000 |
|           pipe_lane[7].pipe_sync_i                             |     0.000 |
|           pipe_lane[7].pipe_user_i                             |    <0.001 |
|           pipe_reset.pipe_reset_i                              |    <0.001 |
|           qpll_reset.qpll_reset_i                              |     0.000 |
|       pcie_top_i                                               |     0.102 |
|         axi_basic_top                                          |     0.006 |
|           rx_inst                                              |     0.004 |
|             rx_null_gen_inst                                   |    <0.001 |
|             rx_pipeline_inst                                   |     0.004 |
|           tx_inst                                              |     0.002 |
|             thrtl_ctl_enabled.tx_thrl_ctl_inst                 |    <0.001 |
|             tx_pipeline_inst                                   |     0.001 |
|         pcie_7x_i                                              |     0.095 |
|           pcie_bram_top                                        |     0.045 |
|             pcie_brams_rx                                      |     0.022 |
|               brams[0].ram                                     |     0.006 |
|                 use_tdp.ramb36                                 |     0.006 |
|               brams[1].ram                                     |     0.006 |
|                 use_tdp.ramb36                                 |     0.006 |
|               brams[2].ram                                     |     0.006 |
|                 use_tdp.ramb36                                 |     0.006 |
|               brams[3].ram                                     |     0.006 |
|                 use_tdp.ramb36                                 |     0.006 |
|             pcie_brams_tx                                      |     0.022 |
|               brams[0].ram                                     |     0.006 |
|                 use_tdp.ramb36                                 |     0.006 |
|               brams[1].ram                                     |     0.006 |
|                 use_tdp.ramb36                                 |     0.006 |
|               brams[2].ram                                     |     0.006 |
|                 use_tdp.ramb36                                 |     0.006 |
|               brams[3].ram                                     |     0.006 |
|                 use_tdp.ramb36                                 |     0.006 |
|         pcie_pipe_pipeline_i                                   |     0.000 |
|           pipe_2_lane.pipe_lane_1_i                            |     0.000 |
|           pipe_4_lane.pipe_lane_2_i                            |     0.000 |
|           pipe_4_lane.pipe_lane_3_i                            |     0.000 |
|           pipe_8_lane.pipe_lane_4_i                            |     0.000 |
|           pipe_8_lane.pipe_lane_5_i                            |     0.000 |
|           pipe_8_lane.pipe_lane_6_i                            |     0.000 |
|           pipe_8_lane.pipe_lane_7_i                            |     0.000 |
|           pipe_lane_0_i                                        |     0.000 |
|           pipe_misc_i                                          |     0.000 |
|   scemi_processor_req_inport_buffer_empty_sp                   |    <0.001 |
|   scemi_processor_req_inport_buffer_full_sp                    |    <0.001 |
|   scemi_processor_req_inport_ending_reset                      |    <0.001 |
|   scemi_processor_req_inport_next_sp                           |    <0.001 |
|   scemi_processor_req_inport_starting_reset                    |    <0.001 |
|   scemi_processor_req_inport_wait_sp                           |    <0.001 |
|   scemi_processor_req_res_fifo                                 |    <0.001 |
|     fifoMem_reg_0_1_0_5                                        |    <0.001 |
|     fifoMem_reg_0_1_12_17                                      |    <0.001 |
|     fifoMem_reg_0_1_18_23                                      |    <0.001 |
|     fifoMem_reg_0_1_24_29                                      |    <0.001 |
|     fifoMem_reg_0_1_30_35                                      |    <0.001 |
|     fifoMem_reg_0_1_36_41                                      |    <0.001 |
|     fifoMem_reg_0_1_42_47                                      |    <0.001 |
|     fifoMem_reg_0_1_48_48                                      |    <0.001 |
|     fifoMem_reg_0_1_6_11                                       |    <0.001 |
|   scemi_processor_resp_outport_ending_reset                    |    <0.001 |
|   scemi_processor_resp_outport_finished                        |    <0.001 |
|   scemi_processor_resp_outport_next                            |    <0.001 |
|   scemi_processor_resp_outport_starting_reset                  |    <0.001 |
|   scemi_processor_resp_res_fifo                                |    <0.001 |
|     fifoMem_reg_0_1_0_5                                        |    <0.001 |
|     fifoMem_reg_0_1_12_17                                      |    <0.001 |
|     fifoMem_reg_0_1_18_23                                      |    <0.001 |
|     fifoMem_reg_0_1_24_29                                      |    <0.001 |
|     fifoMem_reg_0_1_30_35                                      |    <0.001 |
|     fifoMem_reg_0_1_36_41                                      |    <0.001 |
|     fifoMem_reg_0_1_42_47                                      |    <0.001 |
|     fifoMem_reg_0_1_48_48                                      |    <0.001 |
|     fifoMem_reg_0_1_6_11                                       |    <0.001 |
|   scemi_rstgen_inv_rstgen                                      |    <0.001 |
|     rstSync                                                    |    <0.001 |
|   scemi_scemi_clkgen_fRequest                                  |     0.002 |
|   scemi_scemi_clkgen_fResponse                                 |    <0.001 |
|   scemi_setkey_inport_buffer_empty_sp                          |    <0.001 |
|   scemi_setkey_inport_buffer_full_sp                           |    <0.001 |
|   scemi_setkey_inport_ending_reset                             |    <0.001 |
|   scemi_setkey_inport_next_sp                                  |    <0.001 |
|   scemi_setkey_inport_starting_reset                           |    <0.001 |
|   scemi_setkey_inport_wait_sp                                  |    <0.001 |
|   scemi_setkey_res_fifo                                        |    <0.001 |
|     fifoMem_reg_0_1_0_5                                        |    <0.001 |
|     fifoMem_reg_0_1_12_17                                      |    <0.001 |
|     fifoMem_reg_0_1_18_23                                      |    <0.001 |
|     fifoMem_reg_0_1_24_29                                      |    <0.001 |
|     fifoMem_reg_0_1_30_35                                      |    <0.001 |
|     fifoMem_reg_0_1_36_41                                      |    <0.001 |
|     fifoMem_reg_0_1_42_47                                      |    <0.001 |
|     fifoMem_reg_0_1_48_53                                      |    <0.001 |
|     fifoMem_reg_0_1_54_59                                      |    <0.001 |
|     fifoMem_reg_0_1_60_65                                      |    <0.001 |
|     fifoMem_reg_0_1_66_71                                      |    <0.001 |
|     fifoMem_reg_0_1_6_11                                       |    <0.001 |
|     fifoMem_reg_0_1_72_77                                      |    <0.001 |
|     fifoMem_reg_0_1_78_83                                      |    <0.001 |
|     fifoMem_reg_0_1_84_89                                      |    <0.001 |
|     fifoMem_reg_0_1_90_95                                      |    <0.001 |
|     fifoMem_reg_0_1_96_96                                      |    <0.001 |
|   scemi_settabledut_dut_dutIfc_didreset                        |    <0.001 |
|   scemi_settabledut_dut_dutIfc_m_dut                           |     0.013 |
|     decrypt                                                    |     0.004 |
|       dec_ciphertextFIFO                                       |     0.002 |
|       dec_plaintextFIFO                                        |    <0.001 |
|     encrypt                                                    |     0.006 |
|       enc_ciphertextFIFO                                       |     0.002 |
|       enc_plaintextFIFO                                        |     0.003 |
|     fromSyncQ                                                  |    <0.001 |
|       fifoMem_reg_0_1_0_5                                      |    <0.001 |
|       fifoMem_reg_0_1_12_17                                    |    <0.001 |
|       fifoMem_reg_0_1_18_23                                    |    <0.001 |
|       fifoMem_reg_0_1_24_29                                    |    <0.001 |
|       fifoMem_reg_0_1_30_35                                    |    <0.001 |
|       fifoMem_reg_0_1_36_41                                    |    <0.001 |
|       fifoMem_reg_0_1_42_47                                    |    <0.001 |
|       fifoMem_reg_0_1_48_48                                    |    <0.001 |
|       fifoMem_reg_0_1_6_11                                     |    <0.001 |
|     rst_usr                                                    |    <0.001 |
|     toKeySyncQ                                                 |     0.001 |
|       fifoMem_reg_0_1_0_5                                      |    <0.001 |
|       fifoMem_reg_0_1_12_17                                    |    <0.001 |
|       fifoMem_reg_0_1_18_23                                    |    <0.001 |
|       fifoMem_reg_0_1_24_29                                    |    <0.001 |
|       fifoMem_reg_0_1_30_35                                    |    <0.001 |
|       fifoMem_reg_0_1_36_41                                    |    <0.001 |
|       fifoMem_reg_0_1_42_47                                    |    <0.001 |
|       fifoMem_reg_0_1_48_53                                    |    <0.001 |
|       fifoMem_reg_0_1_54_59                                    |    <0.001 |
|       fifoMem_reg_0_1_60_65                                    |    <0.001 |
|       fifoMem_reg_0_1_66_71                                    |    <0.001 |
|       fifoMem_reg_0_1_6_11                                     |    <0.001 |
|       fifoMem_reg_0_1_72_77                                    |    <0.001 |
|       fifoMem_reg_0_1_78_83                                    |    <0.001 |
|       fifoMem_reg_0_1_84_89                                    |    <0.001 |
|       fifoMem_reg_0_1_90_95                                    |    <0.001 |
|       fifoMem_reg_0_1_96_96                                    |    <0.001 |
|     toSyncQ                                                    |    <0.001 |
|       fifoMem_reg_0_1_0_5                                      |    <0.001 |
|       fifoMem_reg_0_1_12_17                                    |    <0.001 |
|       fifoMem_reg_0_1_18_23                                    |    <0.001 |
|       fifoMem_reg_0_1_24_29                                    |    <0.001 |
|       fifoMem_reg_0_1_30_35                                    |    <0.001 |
|       fifoMem_reg_0_1_36_41                                    |    <0.001 |
|       fifoMem_reg_0_1_42_47                                    |    <0.001 |
|       fifoMem_reg_0_1_48_48                                    |    <0.001 |
|       fifoMem_reg_0_1_6_11                                     |    <0.001 |
|   scemi_settabledut_dut_dutIfc_myrst                           |    <0.001 |
|     rstSync                                                    |    <0.001 |
|   scemi_settabledut_dut_prb_control_ackFifo                    |    <0.001 |
|   scemi_settabledut_dut_prb_control_control_in_buffer_empty_sp |    <0.001 |
|   scemi_settabledut_dut_prb_control_control_in_buffer_full_sp  |    <0.001 |
|   scemi_settabledut_dut_prb_control_control_in_ending_reset    |    <0.001 |
|   scemi_settabledut_dut_prb_control_control_in_next_sp         |    <0.001 |
|   scemi_settabledut_dut_prb_control_control_in_starting_reset  |    <0.001 |
|   scemi_settabledut_dut_prb_control_control_in_wait_sp         |    <0.001 |
|   scemi_settabledut_dut_prb_control_data_out_finished          |    <0.001 |
|   scemi_settabledut_dut_prb_control_data_out_next              |    <0.001 |
|   scemi_settabledut_dut_prb_control_enff                       |    <0.001 |
|   scemi_settabledut_softrst_req_inport_buffer_empty_sp         |    <0.001 |
|   scemi_settabledut_softrst_req_inport_buffer_full_sp          |    <0.001 |
|   scemi_settabledut_softrst_req_inport_ending_reset            |    <0.001 |
|   scemi_settabledut_softrst_req_inport_next_sp                 |    <0.001 |
|   scemi_settabledut_softrst_req_inport_starting_reset          |    <0.001 |
|   scemi_settabledut_softrst_req_inport_wait_sp                 |    <0.001 |
|   scemi_settabledut_softrst_req_res_fifo                       |    <0.001 |
|   scemi_settabledut_softrst_resp_outport_finished              |    <0.001 |
|   scemi_settabledut_softrst_resp_outport_next                  |    <0.001 |
|   scemi_settabledut_softrst_resp_res_fifo                      |    <0.001 |
|     fifoMem_reg_0_1_0_0                                        |    <0.001 |
|   scemi_shutdown_ctrl_in_buffer_empty_sp                       |    <0.001 |
|   scemi_shutdown_ctrl_in_buffer_full_sp                        |    <0.001 |
|   scemi_shutdown_ctrl_in_ending_reset                          |    <0.001 |
|   scemi_shutdown_ctrl_in_next_sp                               |    <0.001 |
|   scemi_shutdown_ctrl_in_starting_reset                        |    <0.001 |
|   scemi_shutdown_ctrl_in_wait_sp                               |    <0.001 |
|   scemi_shutdown_ctrl_out_finished                             |    <0.001 |
|   scemi_shutdown_ctrl_out_next                                 |    <0.001 |
|   scemi_uclkgen                                                |    <0.001 |
|   scemi_user_reset_half                                        |    <0.001 |
+----------------------------------------------------------------+-----------+


