{"metadata":{"symbolKind":"property","roleHeading":"Type Property","extendedModule":"CoreAVR","fragments":[{"kind":"keyword","text":"static"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"negativeFlag"},{"text":": ","kind":"text"},{"text":"Bool","kind":"typeIdentifier","preciseIdentifier":"s:Sb"}],"modules":[{"name":"CoreAVR"}],"externalID":"s:7CoreAVR10AVRCPUCorePAAE12negativeFlagSbvpZ::SYNTHESIZED::s:7CoreAVR7CPUCoreV","title":"negativeFlag","role":"symbol"},"abstract":[{"text":"Negative Flag","type":"text"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"text":" ","type":"text"},{"text":"N is bit 2 on SREG.","type":"text"}],"variants":[{"paths":["\/documentation\/coreavr\/cpucore-swift.struct\/negativeflag"],"traits":[{"interfaceLanguage":"swift"}]}],"sections":[],"hierarchy":{"paths":[["doc:\/\/CoreAVR\/documentation\/CoreAVR","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/AVRCPUCore-Implementations"]]},"kind":"symbol","schemaVersion":{"patch":0,"major":0,"minor":3},"identifier":{"url":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/negativeFlag","interfaceLanguage":"swift"},"primaryContentSections":[{"declarations":[{"tokens":[{"kind":"keyword","text":"static"},{"kind":"text","text":" "},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"negativeFlag","kind":"identifier"},{"text":": ","kind":"text"},{"text":"Bool","preciseIdentifier":"s:Sb","kind":"typeIdentifier"},{"kind":"text","text":" { "},{"text":"get","kind":"keyword"},{"text":" ","kind":"text"},{"text":"set","kind":"keyword"},{"text":" }","kind":"text"}],"platforms":["macOS"],"languages":["swift"]}],"kind":"declarations"},{"content":[{"text":"Discussion","level":2,"type":"heading","anchor":"discussion"},{"inlineContent":[{"type":"text","text":"The Negative Flag N indicates a negative result in an arithmetic or logic operation. See the “Instruction Set Description” for detailed information."}],"type":"paragraph"}],"kind":"content"}],"references":{"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct":{"identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct","title":"CPUCore","fragments":[{"text":"struct","kind":"keyword"},{"kind":"text","text":" "},{"kind":"identifier","text":"CPUCore"}],"navigatorTitle":[{"text":"CPUCore","kind":"identifier"}],"type":"topic","abstract":[],"role":"symbol","kind":"symbol","url":"\/documentation\/coreavr\/cpucore-swift.struct"},"doc://CoreAVR/documentation/CoreAVR":{"abstract":[],"type":"topic","role":"collection","title":"CoreAVR","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR","kind":"symbol","url":"\/documentation\/coreavr"},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/AVRCPUCore-Implementations":{"role":"collectionGroup","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/AVRCPUCore-Implementations","kind":"article","url":"\/documentation\/coreavr\/cpucore-swift.struct\/avrcpucore-implementations","title":"AVRCPUCore Implementations","type":"topic","abstract":[]},"doc://CoreAVR/documentation/CoreAVR/CPUCore-swift.struct/negativeFlag":{"role":"symbol","fragments":[{"text":"static","kind":"keyword"},{"text":" ","kind":"text"},{"text":"var","kind":"keyword"},{"text":" ","kind":"text"},{"text":"negativeFlag","kind":"identifier"},{"kind":"text","text":": "},{"kind":"typeIdentifier","text":"Bool","preciseIdentifier":"s:Sb"}],"title":"negativeFlag","identifier":"doc:\/\/CoreAVR\/documentation\/CoreAVR\/CPUCore-swift.struct\/negativeFlag","url":"\/documentation\/coreavr\/cpucore-swift.struct\/negativeflag","kind":"symbol","type":"topic","abstract":[{"type":"text","text":"Negative Flag"},{"type":"text","text":" "},{"type":"text","text":"See ATMega328p Datasheet Section 7.3.1."},{"text":" ","type":"text"},{"type":"text","text":"N is bit 2 on SREG."}]}}}