I 000051 55 793           1729210647851 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729210647852 2024.10.17 20:17:27)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 21207225237523377424347a782621272224772775)
	(_ent
		(_time 1729210647849)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1164          1729210647872 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729210647873 2024.10.17 20:17:27)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 31306235326633273436236b613765346737323767)
	(_ent
		(_time 1729210647870)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pcwrite 0 0 10(_ent(_in))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729210647887 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729210647888 2024.10.17 20:17:27)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 40411342431210564110541a154645474247404643)
	(_ent
		(_time 1729210647885)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2299          1729210647901 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729210647902 2024.10.17 20:17:27)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 50500a53050600465c54420a545651560355065653)
	(_ent
		(_time 1729210647899)
	)
	(_inst pc_mux_inst 0 86(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 95(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 104(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc 0 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid 1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid 1 0 62(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__115(_arch 1 0 115(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 793           1729210663849 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729210663850 2024.10.17 20:17:43)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code a1f7f0f6a3f5a3b7f4a4b4faf8a6a1a7a2a4f7a7f5)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1164          1729210663867 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729210663868 2024.10.17 20:17:43)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code b1e7e0e4b2e6b3a7b4b6a3ebe1b7e5b4e7b7b2b7e7)
	(_ent
		(_time 1729210647869)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pcwrite 0 0 10(_ent(_in))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729210663891 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729210663892 2024.10.17 20:17:43)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code c0969195c39290d6c190d49a95c6c5c7c2c7c0c6c3)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2299          1729210663917 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729210663918 2024.10.17 20:17:43)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code e0b7b8b3b5b6b0f6ece4f2bae4e6e1e6b3e5b6e6e3)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 86(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 95(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 104(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc 0 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid 1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid 1 0 62(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__115(_arch 1 0 115(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1597          1729210732299 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729210732300 2024.10.17 20:18:52)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 06520900555051110003145d5200050102000f0050)
	(_ent
		(_time 1729210732297)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1597          1729210764003 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729210764004 2024.10.17 20:19:24)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cecbc69bce9899d9c8cbdc959ac8cdc9cac8c7c898)
	(_ent
		(_time 1729210732296)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729210767624 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729210767625 2024.10.17 20:19:27)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code f7f3a1a7f3a3f5e1a2f2e2acaef0f7f1f4f2a1f1a3)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1164          1729210767640 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729210767641 2024.10.17 20:19:27)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 06050601025104100301145c560052035000050050)
	(_ent
		(_time 1729210647869)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pcwrite 0 0 10(_ent(_in))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729210767654 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729210767655 2024.10.17 20:19:27)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 16151611134446001746024c431013111411161015)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2299          1729210767667 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729210767668 2024.10.17 20:19:27)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 26242f22757076302a22347c222027207523702025)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 86(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 95(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 104(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc 0 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid 1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid 1 0 62(_arch(_uni))))
		(_prcs
			(line__114(_arch 0 0 114(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__115(_arch 1 0 115(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1597          1729210767681 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729210767682 2024.10.17 20:19:27)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 35373c30656362223330276e6133363231333c3363)
	(_ent
		(_time 1729210732296)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729210880318 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729210880319 2024.10.17 20:21:20)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 36673e33336234206333236d6f3136303533603062)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1164          1729210880337 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729210880338 2024.10.17 20:21:20)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 46174e45421144504341541c164012431040454010)
	(_ent
		(_time 1729210647869)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pcwrite 0 0 10(_ent(_in))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729210880357 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729210880358 2024.10.17 20:21:20)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 55045d56530705435405410f005350525752555356)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2301          1729210880373 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729210880374 2024.10.17 20:21:20)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 65356465353335733331773f616364633660336366)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc 0 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid 1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid 1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1597          1729210880394 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729210880395 2024.10.17 20:21:20)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 74247575252223637271662f2072777370727d7222)
	(_ent
		(_time 1729210732296)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729210882716 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729210882717 2024.10.17 20:21:22)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 8d8a8c83dad98f9bd88898d6d48a8d8b8e88db8bd9)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1164          1729210882740 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729210882741 2024.10.17 20:21:22)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code acabadfafdfbaebaa9abbef6fcaaf8a9faaaafaafa)
	(_ent
		(_time 1729210647869)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 10(_array -1((_dto i 15 i 0)))))
		(_port(_int pcwrite 0 0 10(_ent(_in))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729210882755 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729210882756 2024.10.17 20:21:22)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code bbbcbaefeae9ebadbaebafe1eebdbebcb9bcbbbdb8)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2301          1729210882767 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729210882768 2024.10.17 20:21:22)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code bbbdb3efbcedebadedefa9e1bfbdbabde8beedbdb8)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc 0 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid 1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid 1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1597          1729210882780 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729210882781 2024.10.17 20:21:22)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cbcdc39ecc9d9cdccdced9909fcdc8cccfcdc2cd9d)
	(_ent
		(_time 1729210732296)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1831          1729211457838 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729211457839 2024.10.17 20:30:57)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 2277232626757f3424223b7875242b2426242b2424)
	(_ent
		(_time 1729211457836)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000044 55 1165          1729211895922 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729211895923 2024.10.17 20:38:15)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 60606761623762766567723a306634653666636636)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 793           1729211935642 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729211935643 2024.10.17 20:38:55)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 8680848883d28490d38393dddf8186808583d080d2)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1165          1729211935665 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729211935666 2024.10.17 20:38:55)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code a6a0a4f0a2f1a4b0a3a1b4fcf6a0f2a3f0a0a5a0f0)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729211935680 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729211935681 2024.10.17 20:38:55)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code b5b3b7e1b3e7e5a3b4e5a1efe0b3b0b2b7b2b5b3b6)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2303          1729211935693 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729211935694 2024.10.17 20:38:55)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code c5c2ce90959395d39391d79fc1c3c4c396c093c3c6)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc -1 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid 1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid -1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1597          1729211935707 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729211935708 2024.10.17 20:38:55)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c5c2ce90959392d2c3c0d79e91c3c6c2c1c3ccc393)
	(_ent
		(_time 1729210732296)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(2))(_sens(0)(1))(_dssslsensitivity 1)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1831          1729211935721 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729211935722 2024.10.17 20:38:55)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code d5d2de87d68288c3d3d5cc8f82d3dcd3d1d3dcd3d3)
	(_ent
		(_time 1729211457835)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 1509          1729212200640 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729212200641 2024.10.17 20:43:20)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code aea9f3f9aef8f9b9abffbcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1729210732296)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1509          1729212236060 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729212236061 2024.10.17 20:43:56)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0c5b0d0a0a5a5b1b095d1e57580a0f0b080a050a5a)
	(_ent
		(_time 1729210732296)
	)
	(_object
		(_port(_int clock -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(2))(_sens(1))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 793           1729212347460 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729212347461 2024.10.17 20:45:47)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 3b39693e6a6f392d6e3e2e60623c3b3d383e6d3d6f)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1165          1729212347486 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729212347487 2024.10.17 20:45:47)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 4a481849191d485c4f4d58101a4c1e4f1c4c494c1c)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729212347512 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729212347513 2024.10.17 20:45:47)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 696b3b69633b397f68397d333c6f6c6e6b6e696f6a)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1468          1729212347541 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729212347542 2024.10.17 20:45:47)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 898ad287d5dfde9e8cd89bd2dd8f8a8e8d8f808fdf)
	(_ent
		(_time 1729212347539)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1831          1729212347580 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729212347581 2024.10.17 20:45:47)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code a8abf3ffa6fff5beaea8b1f2ffaea1aeacaea1aeae)
	(_ent
		(_time 1729211457835)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 793           1729212385943 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729212385944 2024.10.17 20:46:25)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 8fde8e81dadb8d99da8a9ad4d6888f898c8ad989db)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1165          1729212385960 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729212385961 2024.10.17 20:46:25)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 9fce9e91cbc89d899a988dc5cf99cb9ac9999c99c9)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729212385974 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729212385975 2024.10.17 20:46:25)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code aeffaff9f8fcfeb8affebaf4fba8aba9aca9aea8ad)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 1468          1729212385989 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729212385990 2024.10.17 20:46:25)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code aefea6f9aef8f9b9abffbcf5faa8ada9aaa8a7a8f8)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1831          1729212386002 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729212386003 2024.10.17 20:46:25)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code beeeb6eaede9e3a8b8bea7e4e9b8b7b8bab8b7b8b8)
	(_ent
		(_time 1729211457835)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 793           1729212433747 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729212433748 2024.10.17 20:47:13)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 44121746431046521141511f1d4344424741124210)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1165          1729212433769 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729212433770 2024.10.17 20:47:13)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 530500515204514556544109035507560555505505)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729212433786 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729212433787 2024.10.17 20:47:13)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 732520727321236572236729267576747174737570)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2499          1729212433799 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729212433800 2024.10.17 20:47:13)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 732429722525236522746129777572752076257570)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 143(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc -1 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid 1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid -1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1468          1729212433813 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729212433814 2024.10.17 20:47:13)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 82d5d88cd5d4d59587d390d9d684818586848b84d4)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1831          1729212433828 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729212433829 2024.10.17 20:47:13)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 92c5c89d96c5cf8494928bc8c5949b9496949b9494)
	(_ent
		(_time 1729211457835)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 793           1729212611604 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729212611605 2024.10.17 20:50:11)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 07060401035305115202125c5e0007010402510153)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000044 55 1165          1729212611624 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729212611625 2024.10.17 20:50:11)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 17161411124015011210054d471143124111141141)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000044 55 780           1729212611641 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729212611642 2024.10.17 20:50:11)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 26272522237476302776327c732023212421262025)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000051 55 2837          1729212611654 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729212611655 2024.10.17 20:50:11)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 36363c33656066206762246c323037306533603035)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 143(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 153(_ent . ifid)
		(_port
			((clk)(clock))
			((rst)(resetbar))
			((ifidwrite)(XXX_ifidwrite_to_ifid(0)))
			((ifidflush)(XXX_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc -1 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid 1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid -1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1468          1729212611670 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729212611671 2024.10.17 20:50:11)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 46464c44151011514317541d1240454142404f4010)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1831          1729212611685 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729212611686 2024.10.17 20:50:11)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 55555f565602084353554c0f02535c5351535c5353)
	(_ent
		(_time 1729211457835)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2837          1729212611703 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729212611704 2024.10.17 20:50:11)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 65656f65353335733431773f616364633660336366)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 143(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 153(_ent . ifid)
		(_port
			((clk)(clock))
			((rst)(resetbar))
			((ifidwrite)(XXX_ifidwrite_to_ifid(0)))
			((ifidflush)(XXX_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc -1 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid 1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid -1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000044 55 780           1729212659567 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729212659568 2024.10.17 20:50:59)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 686e3d68633a387e69387c323d6e6d6f6a6f686e6b)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729212659599 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729212659600 2024.10.17 20:50:59)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 8781d28882d08591828095ddd781d382d1818481d1)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 793           1729212659624 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729212659625 2024.10.17 20:50:59)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 9791c29893c39581c29282ccce9097919492c191c3)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1468          1729212659648 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729212659649 2024.10.17 20:50:59)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b6b1eae2e5e0e1a1b3e7a4ede2b0b5b1b2b0bfb0e0)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1831          1729212659672 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729212659673 2024.10.17 20:50:59)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code c6c19a93c6919bd0c0c6df9c91c0cfc0c2c0cfc0c0)
	(_ent
		(_time 1729211457835)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2835          1729212659694 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729212659695 2024.10.17 20:50:59)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code e5e2b9b6b5b3b5f3b4b3f7bfe1e3e4e3b6e0b3e3e6)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 143(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 153(_ent . ifid)
		(_port
			((clk)(clock))
			((rst)(resetbar))
			((ifidwrite)(XXX_ifidwrite_to_ifid))
			((ifidflush)(XXX_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc -1 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid -1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid -1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000044 55 780           1729213181902 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729213181903 2024.10.17 20:59:41)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code c0c6c695c39290d6c190d49a95c6c5c7c2c7c0c6c3)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729213181929 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729213181930 2024.10.17 20:59:41)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code dfd9d98c8b88ddc9dad8cd858fd98bda89d9dcd989)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 793           1729213181954 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729213181955 2024.10.17 20:59:41)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code efe9e9bcbabbedf9baeafab4b6e8efe9eceab9e9bb)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1468          1729213181977 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729213181978 2024.10.17 20:59:41)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0e0900080e5859190b5f1c555a080d090a08070858)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1831          1729213182001 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 20))
	(_version vf5)
	(_time 1729213182002 2024.10.17 20:59:41)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 1e1910194d494308181e0744491817181a18171818)
	(_ent
		(_time 1729211457835)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rst -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 21(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 2 0 21(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 22(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 3 0 22(_arch(_uni))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(8)(9))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__40(_arch 1 0 40(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(8)))))
			(line__41(_arch 2 0 41(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(9)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 3 -1)
)
I 000051 55 2835          1729213182027 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729213182028 2024.10.17 20:59:42)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 3d3a33383c6b6d2b6c6b2f67393b3c3b6e386b3b3e)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 143(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 153(_ent . ifid)
		(_port
			((clk)(clock))
			((rst)(resetbar))
			((ifidwrite)(XXX_ifidwrite_to_ifid))
			((ifidflush)(XXX_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc -1 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid -1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid -1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 2217          1729649819117 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1729649819118 2024.10.22 22:16:59)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code b1e5b9e5b6e6eca7b6bea8ebe6b7b8b7b5b7b8b7b7)
	(_ent
		(_time 1729649819115)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__58(_arch 1 0 58(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__59(_arch 2 0 59(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__60(_arch 3 0 60(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729649821937 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729649821938 2024.10.22 22:17:01)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code bde8eee9eaefedabbceda9e7e8bbb8babfbabdbbbe)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729649821970 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729649821971 2024.10.22 22:17:01)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code dc898f8f8d8bdecad9dbce868cda88d98adadfda8a)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 793           1729649821994 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729649821995 2024.10.22 22:17:01)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code ecb9bfbfbcb8eefab9e9f9b7b5ebeceaefe9baeab8)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1468          1729649822020 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729649822021 2024.10.22 22:17:02)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0b5f560d0c5d5c1c0e5a19505f0d080c0f0d020d5d)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2217          1729649822051 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1729649822052 2024.10.22 22:17:02)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 2a7e772e7d7d773c2d2533707d2c232c2e2c232c2c)
	(_ent
		(_time 1729649819114)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__58(_arch 1 0 58(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__59(_arch 2 0 59(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__60(_arch 3 0 60(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729649880523 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729649880524 2024.10.22 22:18:00)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 8fd98e81dadddf998edf9bd5da898a888d888f898c)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729649880538 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729649880539 2024.10.22 22:18:00)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 9fc99e91cbc89d899a988dc5cf99cb9ac9999c99c9)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 793           1729649880554 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729649880555 2024.10.22 22:18:00)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code aef8aff9f8faacb8fbabbbf5f7a9aea8adabf8a8fa)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1468          1729649880572 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729649880573 2024.10.22 22:18:00)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code bee9b6eabee8e9a9bbeface5eab8bdb9bab8b7b8e8)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2217          1729649903061 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1729649903062 2024.10.22 22:18:23)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code a2f2a2f5a6f5ffb4a5adbbf8f5a4aba4a6a4aba4a4)
	(_ent
		(_time 1729649903059)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__58(_arch 1 0 58(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__59(_arch 2 0 59(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__60(_arch 3 0 60(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729649905768 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729649905769 2024.10.22 22:18:25)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 31363534336361273061256b643734363336313732)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729649905785 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729649905786 2024.10.22 22:18:25)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 41464542421643574446531b114715441747424717)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 793           1729649905801 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 12))
	(_version vf5)
	(_time 1729649905802 2024.10.22 22:18:25)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 50575453530452460555450b095750565355065604)
	(_ent
		(_time 1729210647848)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 7(_ent(_in))))
		(_port(_int pcplusimm 0 0 7(_ent(_in))))
		(_port(_int pcsource 0 0 8(_ent(_out))))
		(_prcs
			(line__14(_arch 0 0 14(_assignment(_trgt(3))(_sens(0)(1)(2)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 1 -1)
)
I 000051 55 1468          1729649905815 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 13))
	(_version vf5)
	(_time 1729649905816 2024.10.22 22:18:25)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 60666d60353637776531723b346663676466696636)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 14(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 14(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 15(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__29(_arch 0 0 29(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2217          1729649905830 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 26))
	(_version vf5)
	(_time 1729649905831 2024.10.22 22:18:25)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 70767d7176272d66777f692a277679767476797676)
	(_ent
		(_time 1729649903058)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 27(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 28(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 28(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 29(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 29(_arch(_uni))))
		(_prcs
			(line__31(_arch 0 0 31(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__58(_arch 1 0 58(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__59(_arch 2 0 59(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__60(_arch 3 0 60(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2838          1729649936855 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729649936856 2024.10.22 22:18:56)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 9796ca98c5c1c781c6c185cd93919691c492c19194)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 143(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 153(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(XXX_ifidwrite_to_ifid))
			((ifidflush)(XXX_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc -1 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int XXX_ifidwrite_to_ifid -1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid -1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 2852          1729650161527 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729650161528 2024.10.22 22:22:41)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 37646c32656167216661256d333136316432613134)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 109(_ent . pc_mux)
		(_port
			((branch)(XXX_jumpbranchselect_to_pc_mux))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
			((pcplusimm)(XXX_jumpbranchdestinationselect_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 118(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc_4_adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 127(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(XXX_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 143(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 153(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(XXX_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int XXX_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 41(_array -1((_dto i 15 i 0)))))
		(_sig(_int XXX_jumpbranchdestinationselect_to_pc_mux 0 0 41(_arch(_uni))))
		(_sig(_int pc_4_adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 45(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 48(_arch(_uni))))
		(_sig(_int XXX_pcwrite_to_pc -1 0 49(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 54(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 59(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 59(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 60(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 61(_arch(_uni))))
		(_sig(_int XXX_ifidflush_to_ifid -1 0 62(_arch(_uni))))
		(_prcs
			(line__137(_arch 0 0 137(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(10))(_sens(8)))))
			(line__138(_arch 1 0 138(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(5))(_sens(8)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 2217          1729742769238 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 23))
	(_version vf5)
	(_time 1729742769239 2024.10.24 00:06:09)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 8b89d385dfdcd69d8c8492d1dc8d828d8f8d828d8d)
	(_ent
		(_time 1729649903058)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rd_out 2 0 17(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 24(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 24(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 25(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 25(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 26(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 26(_arch(_uni))))
		(_prcs
			(line__28(_arch 0 0 28(_prcs(_trgt(9)(10)(11))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__55(_arch 1 0 55(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(9)))))
			(line__56(_arch 2 0 56(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(10)))))
			(line__57(_arch 3 0 57(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(8))(_sens(11)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2468          1729743741292 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729743741293 2024.10.24 00:22:21)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code a9aef6fea6fef4bfa9adb0f3feafa0afadafa0afaf)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 4 -1)
)
I 000051 55 2650          1729743866481 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729743866482 2024.10.24 00:24:26)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code adabacfafffaf0bbadafb4f7faaba4aba9aba4abab)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000044 55 780           1729744855966 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729744855967 2024.10.24 00:40:55)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code d9dcd88bd38b89cfd889cd838cdfdcdedbded9dfda)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729744856001 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729744856002 2024.10.24 00:40:55)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code f8fdf9a9f2affaeefdffeaa2a8feacfdaefefbfeae)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729744856033 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729744856034 2024.10.24 00:40:56)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 181d1a1f134c1a0e4d180d43411f181e1b1d4e1e4c)
	(_ent
		(_time 1729744856031)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1468          1729744856065 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729744856066 2024.10.24 00:40:56)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 37333c32656160203266256c6331343033313e3161)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1729744856095 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729744856096 2024.10.24 00:40:56)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 56525d5556010b4056544f0c01505f5052505f5050)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2806          1729744856119 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 30))
	(_version vf5)
	(_time 1729744856120 2024.10.24 00:40:56)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 66626766363167716430743c61603561636033606f)
	(_ent
		(_time 1729744856117)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~12 0 7(_array -1((_dto i 6 i 0)))))
		(_port(_int opcode 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_in))))
		(_port(_int MemtoReg -1 0 13(_ent(_out))))
		(_port(_int RegWrite -1 0 14(_ent(_out))))
		(_port(_int MemRead -1 0 17(_ent(_out))))
		(_port(_int MemWrite -1 0 18(_ent(_out))))
		(_port(_int Branch -1 0 19(_ent(_out))))
		(_port(_int ALUSrc -1 0 22(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 23(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 2 0 23(_ent(_out))))
		(_port(_int if_flush -1 0 26(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 31(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 3 0 31(_arch(_uni))))
		(_sig(_int rs2 3 0 31(_arch(_uni))))
		(_sig(_int equal_bits 3 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 4 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(11))(_sens(1(d_19_15))))))
			(line__40(_arch 1 0 40(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(12))(_sens(1(d_24_20))))))
			(line__42(_arch 2 0 42(_prcs(_simple)(_trgt(10)(13)(14)(15)(16)(17)(18)(19)(20)(21))(_sens(0)(11)(12))(_read(13)(14)))))
			(line__99(_arch 3 0 99(_assignment(_trgt(3))(_sens(2)(15)))))
			(line__100(_arch 4 0 100(_assignment(_trgt(4))(_sens(2)(16)))))
			(line__101(_arch 5 0 101(_assignment(_trgt(5))(_sens(2)(17)))))
			(line__102(_arch 6 0 102(_assignment(_trgt(6))(_sens(2)(18)))))
			(line__103(_arch 7 0 103(_assignment(_trgt(7))(_sens(2)(19)))))
			(line__104(_arch 8 0 104(_assignment(_trgt(8))(_sens(2)(20)))))
			(line__105(_arch 9 0 105(_assignment(_trgt(9))(_sens(2)(21)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1563          1729744856145 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729744856146 2024.10.24 00:40:56)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 85818f8b81d38093868a97dfd080d3828083d0838c)
	(_ent
		(_time 1729744856143)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 2681          1729745120179 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729745120180 2024.10.24 00:45:20)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code e4e0eeb7b6b3e5f3e6eaf6bee3e2b7e3e1e2b1e2ed)
	(_ent
		(_time 1729745120177)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1224          1729745313045 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729745313046 2024.10.24 00:48:33)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 4f48144d4d184f594a1f5a154b4946491b491b4948)
	(_ent
		(_time 1729745313043)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729745318913 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729745318914 2024.10.24 00:48:38)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 3337313633646e2566317769633537353735363431)
	(_ent
		(_time 1729745318911)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729745321744 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729745321745 2024.10.24 00:48:41)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 4e4a184c1e191d584b4b57144c484b494c484b4849)
	(_ent
		(_time 1729745321742)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(9)(7)(8))(_sens(0)(1)(9)(2)(3)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729745909680 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729745909681 2024.10.24 00:58:29)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code e0e4e5b3e3b2b0f6e1b0f4bab5e6e5e7e2e7e0e6e3)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729745909693 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729745909694 2024.10.24 00:58:29)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code f0f4f5a1f2a7f2e6f5f7e2aaa0f6a4f5a6f6f3f6a6)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729745909707 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729745909708 2024.10.24 00:58:29)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code fffbfaafaaabfde9aaffeaa4a6f8fff9fcfaa9f9ab)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1468          1729745909719 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729745909720 2024.10.24 00:58:29)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 0f0a00090c5958180a5e1d545b090c080b09060959)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1729745909731 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729745909732 2024.10.24 00:58:29)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 1f1a10184f4842091f1d0645481916191b19161919)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2681          1729745909752 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729745909753 2024.10.24 00:58:29)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 2e2b2b2a2d792f392c203c7429287d292b287b2827)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1563          1729745909772 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729745909773 2024.10.24 00:58:29)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 3e3b303b6a683b283d312c646b3b68393b386b3837)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1729745909784 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729745909790 2024.10.24 00:58:29)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 5d58525e5d0a5d4b580d4807595b545b095b095b5a)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729745909812 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729745909813 2024.10.24 00:58:29)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 6d696b6d3a3a307b386f29373d6b696b696b686a6f)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729745909823 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729745909824 2024.10.24 00:58:29)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 7c78787d2a2b2f6a797965267e7a797b7e7a797a7b)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729899083927 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729899083928 2024.10.25 19:31:23)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code de88d98c888c8ec8df8eca848bd8dbd9dcd9ded8dd)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729899083956 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729899083957 2024.10.25 19:31:23)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code edbbeabfbbbaeffbe8eaffb7bdebb9e8bbebeeebbb)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729899083986 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729899083987 2024.10.25 19:31:23)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 0d5b050b5a590f1b580d1856540a0d0b0e085b0b59)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1468          1729899084013 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729899084014 2024.10.25 19:31:24)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 2c7b2d282a7a7b3b297d3e77782a2f2b282a252a7a)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1729899084042 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729899084043 2024.10.25 19:31:24)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 4b1c4a491f1c165d4b4952111c4d424d4f4d424d4d)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2681          1729899084077 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729899084078 2024.10.25 19:31:24)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 6a3d616a6d3d6b7d686478306d6c396d6f6c3f6c63)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1563          1729899084107 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729899084108 2024.10.25 19:31:24)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 8add8a84dadc8f9c898598d0df8fdc8d8f8cdf8c83)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1729899084135 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729899084136 2024.10.25 19:31:24)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code a9fea8fef4fea9bfacf9bcf3adafa0affdaffdafae)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729899084169 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729899084170 2024.10.25 19:31:24)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code c89ec09dc39f95de9dca8c9298cecccecccecdcfca)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729899084202 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729899084203 2024.10.25 19:31:24)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code e7b1edb4e5b0b4f1e2e2febde5e1e2e0e5e1e2e1e0)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729899284278 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729899284279 2024.10.25 19:34:44)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 76237077732426607726622c237073717471767075)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729899284298 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729899284299 2024.10.25 19:34:44)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 85d0838a82d28793808297dfd583d180d3838683d3)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729899284316 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729899284317 2024.10.25 19:34:44)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 95c0939a93c19783c09580cecc9295939690c393c1)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1468          1729899284334 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729899284335 2024.10.25 19:34:44)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b4e0bbe0e5e2e3a3b1e5a6efe0b2b7b3b0b2bdb2e2)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1729899284350 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729899284351 2024.10.25 19:34:44)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code c490cb91c69399d2c4c6dd9e93c2cdc2c0c2cdc2c2)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2681          1729899284376 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729899284377 2024.10.25 19:34:44)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code d387d6818684d2c4d1ddc189d4d580d4d6d586d5da)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1563          1729899284399 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729899284400 2024.10.25 19:34:44)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code f3a7fda3f1a5f6e5f0fce1a9a6f6a5f4f6f5a6f5fa)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1729899284418 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729899284419 2024.10.25 19:34:44)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 02560c04545502140752175806040b045604560405)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729899284441 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729899284442 2024.10.25 19:34:44)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 1247151513454f0447105648421416141614171510)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729899284454 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729899284455 2024.10.25 19:34:44)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 21742425257672372424387b232724262327242726)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729899299456 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729899299457 2024.10.25 19:34:59)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code b9e8b8edb3ebe9afb8e9ade3ecbfbcbebbbeb9bfba)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729899299473 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729899299474 2024.10.25 19:34:59)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code c998c89dc29ecbdfcccedb9399cf9dcc9fcfcacf9f)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729899299497 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729899299498 2024.10.25 19:34:59)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code e8b9e9bbe3bceafebde8fdb3b1efe8eeebedbeeebc)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1468          1729899299518 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729899299519 2024.10.25 19:34:59)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code f8a8f0a8a5aeafeffda9eaa3acfefbfffcfef1feae)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1729899299536 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729899299537 2024.10.25 19:34:59)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 17471c1016404a0117150e4d40111e1113111e1111)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2681          1729899299558 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729899299559 2024.10.25 19:34:59)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 27772623767026302529357d20217420222172212e)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1563          1729899299583 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729899299584 2024.10.25 19:34:59)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 46164c44411043504549541c13431041434013404f)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1729899299598 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729899299599 2024.10.25 19:34:59)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 56065d55040156405306430c52505f500250025051)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729899299623 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729899299624 2024.10.25 19:34:59)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 65346765633238733067213f356361636163606267)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729899299638 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729899299639 2024.10.25 19:34:59)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 752475747522266370706c2f777370727773707372)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729899638540 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729899638541 2024.10.25 19:40:38)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 4f491a4d1a1d1f594e1f5b151a494a484d484f494c)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729899638558 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729899638559 2024.10.25 19:40:38)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 5f590a5d0b085d495a584d050f590b5a09595c5909)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729899638574 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729899638575 2024.10.25 19:40:38)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 6e683b6e383a6c783b6e7b3537696e686d6b38683a)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1468          1729899638590 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729899638591 2024.10.25 19:40:38)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 7e79227f7e2829697b2f6c252a787d797a78777828)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1729899638609 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729899638610 2024.10.25 19:40:38)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 8e89d280ddd9d3988e8c97d4d98887888a88878888)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 2681          1729899638627 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729899638628 2024.10.25 19:40:38)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 9d9acb929fca9c8a9f938fc79a9bce9a989bc89b94)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1563          1729899638654 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729899638655 2024.10.25 19:40:38)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code bdbae0e9e8ebb8abbeb2afe7e8b8ebbab8bbe8bbb4)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1729899638669 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729899638670 2024.10.25 19:40:38)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code cccb9099cb9bccdac99cd996c8cac5ca98ca98cacb)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729899638701 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729899638702 2024.10.25 19:40:38)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code ebedbeb8babcb6fdbee9afb1bbedefedefedeeece9)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729899638724 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729899638725 2024.10.25 19:40:38)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 0b0d5f0d5c5c581d0e0e1251090d0e0c090d0e0d0c)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729899668052 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729899668053 2024.10.25 19:41:08)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 8b858a85dad9db9d8adb9fd1de8d8e8c898c8b8d88)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729899668066 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729899668067 2024.10.25 19:41:08)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 9b959a95cbcc998d9e9c89c1cb9dcf9ecd9d989dcd)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729899668082 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729899668083 2024.10.25 19:41:08)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code aaa4abfdf8fea8bcffaabff1f3adaaaca9affcacfe)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1468          1729899668098 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729899668099 2024.10.25 19:41:08)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code cac5c29fce9c9dddcf9bd8919eccc9cdceccc3cc9c)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1729899668113 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729899668114 2024.10.25 19:41:08)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code cac5c29f9d9d97dccac8d3909dccc3ccceccc3cccc)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 3089          1729899668126 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729899668127 2024.10.25 19:41:08)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code d9d6d18b858f89cf8888cb83dddfd8df8adc8fdfda)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 112(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 123(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 132(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 148(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 158(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_prcs
			(line__142(_arch 0 0 142(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__143(_arch 1 0 143(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 2681          1729899668153 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729899668154 2024.10.25 19:41:08)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code f9f6fba9a6aef8eefbf7eba3feffaafefcffacfff0)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1563          1729899668176 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729899668177 2024.10.25 19:41:08)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 0807020e015e0d1e0b071a525d0d5e0f0d0e5d0e01)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1729899668190 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729899668191 2024.10.25 19:41:08)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 1817131f444f180e1d480d421c1e111e4c1e4c1e1f)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729899668212 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729899668213 2024.10.25 19:41:08)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 3739353233606a216235736d673133313331323035)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729899668226 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729899668227 2024.10.25 19:41:08)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 474947454510145142425e1d454142404541424140)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000044 55 780           1729900385906 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729900385907 2024.10.25 19:53:05)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code afa0aaf8fafdffb9aeffbbf5faa9aaa8ada8afa9ac)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729900385923 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729900385924 2024.10.25 19:53:05)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code beb1bbebe9e9bca8bbb9ace4eeb8eabbe8b8bdb8e8)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729900385939 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729900385940 2024.10.25 19:53:05)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code cec1cb9b989accd89bcedb9597c9cec8cdcb98c89a)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 1468          1729900385960 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729900385961 2024.10.25 19:53:05)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code ede3e1beecbbbafae8bcffb6b9ebeeeae9ebe4ebbb)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 2650          1729900385975 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729900385976 2024.10.25 19:53:05)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code fdf3f1adafaaa0ebfdffe4a7aafbf4fbf9fbf4fbfb)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 3415          1729900385990 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729900385991 2024.10.25 19:53:05)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 0c02030a0a5a5c1a5c5e1e56080a0d0a5f095a0a0f)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 120(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 131(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 140(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 156(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 166(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 187(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(pc_imm))
			((immediate)(imm_out))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int pc_imm 1 0 77(_arch(_uni))))
		(_sig(_int imm_out 1 0 80(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__151(_arch 1 0 151(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 2681          1729900386010 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729900386011 2024.10.25 19:53:06)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 1c12191b194b1d0b1e120e461b1a4f1b191a491a15)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000051 55 1563          1729900386035 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729900386036 2024.10.25 19:53:06)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 2c2222287e7a293a2f233e7679297a2b292a792a25)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 1224          1729900386048 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729900386049 2024.10.25 19:53:06)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 3b35343e3d6c3b2d3e6b2e613f3d323d6f3d6f3d3c)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729900386071 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729900386072 2024.10.25 19:53:06)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 5a555c59080d074c0f581e000a5c5e5c5e5c5f5d58)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729900386086 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729900386087 2024.10.25 19:53:06)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 6a656e6a3e3d397c6f6f7330686c6f6d686c6f6c6d)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3415          1729900386102 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729900386103 2024.10.25 19:53:06)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 7a74757b7e2c2a6c2a2868207e7c7b7c297f2c7c79)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 120(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 131(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 140(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 156(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 166(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 187(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(pc_imm))
			((immediate)(imm_out))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int pc_imm 1 0 77(_arch(_uni))))
		(_sig(_int imm_out 1 0 80(_arch(_uni))))
		(_prcs
			(line__150(_arch 0 0 150(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__151(_arch 1 0 151(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 3973          1729901286299 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729901286300 2024.10.25 20:08:06)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code d5d6d587d58286c3d0d0cc8fd7d3d0d2d7d3d0d3d2)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(9)(7)(8))(_sens(0)(1)(9)(2)(3)(4)(5)(6))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 1563          1729901286329 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729901286330 2024.10.25 20:08:06)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code f4f6fea4f1a2f1e2f7fbe6aea1f1a2f3f1f2a1f2fd)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 2681          1729901286357 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729901286358 2024.10.25 20:08:06)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 1416141346431503161a064e13124713111241121d)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000044 55 780           1729901286380 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729901286381 2024.10.25 20:08:06)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 333030363361632532632769663536343134333530)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729901286405 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729901286406 2024.10.25 20:08:06)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 434040404214415546445119134517461545404515)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729901286430 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729901286431 2024.10.25 20:08:06)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 6261616263366074376277393b6562646167346436)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729901286448 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729901286449 2024.10.25 20:08:06)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 71737b7076262c677173682b267778777577787777)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729901286479 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729901286480 2024.10.25 20:08:06)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 91939b9ec5c7c68694c083cac597929695979897c7)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729901286501 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729901286502 2024.10.25 20:08:06)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code a0a2aaf7f4f7a0b6a5f0b5faa4a6a9a6f4a6f4a6a7)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729901286529 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729901286530 2024.10.25 20:08:06)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code c0c3c395c3979dd695c2849a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3798          1729901286553 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729901286554 2024.10.25 20:08:06)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code dfddd58ddc898fc98cdfcd85dbd9ded98cda89d9dc)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 123(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 134(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 143(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 159(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 169(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 190(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 198(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 77(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 78(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 83(_arch(_uni))))
		(_prcs
			(line__153(_arch 0 0 153(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__154(_arch 1 0 154(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1563          1729901427863 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729901427864 2024.10.25 20:10:27)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code d0d08a82d186d5c6d3dfc28a85d586d7d5d685d6d9)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 2681          1729901427886 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729901427887 2024.10.25 20:10:27)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code efefbebcefb8eef8ede1fdb5e8e9bce8eae9bae9e6)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000044 55 780           1729901427913 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729901427914 2024.10.25 20:10:27)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 0e0f5d08585c5e180f5e1a545b080b090c090e080d)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729901427927 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729901427928 2024.10.25 20:10:27)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 1e1f4d1849491c081b190c444e184a1b48181d1848)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729901427949 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729901427950 2024.10.25 20:10:27)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 2d2c7e297a792f3b782d3876742a2d2b2e287b2b79)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729901427963 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729901427964 2024.10.25 20:10:27)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 3d3d67386f6a602b3d3f24676a3b343b393b343b3b)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729901427985 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729901427986 2024.10.25 20:10:27)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 4d4d174f4c1b1a5a481c5f16194b4e4a494b444b1b)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729901427998 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729901427999 2024.10.25 20:10:27)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 5c5c065f5b0b5c4a590c4906585a555a085a085a5b)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729901428026 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729901428027 2024.10.25 20:10:28)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 7c7d2f7d2c2b216a297e38262c7a787a787a797b7e)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729901428045 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729901428046 2024.10.25 20:10:28)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 8b8ada85dcdcd89d8e8e92d1898d8e8c898d8e8d8c)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 3798          1729901428072 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729901428073 2024.10.25 20:10:28)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code aaaaf0fdaefcfabcf9a4b8f0aeacabacf9affcaca9)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 123(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 134(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 143(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 159(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 169(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 190(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 198(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 77(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 78(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 83(_arch(_uni))))
		(_prcs
			(line__153(_arch 0 0 153(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__154(_arch 1 0 154(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1563          1729901782562 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729901782563 2024.10.25 20:16:22)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 5f0d525c08095a495c504d050a5a09585a590a5956)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 2681          1729901782582 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729901782583 2024.10.25 20:16:22)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 6e3c686e6d396f796c607c3469683d696b683b6867)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000044 55 780           1729901782616 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729901782617 2024.10.25 20:16:22)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 9dce9892cacfcd8b9ccd89c7c89b989a9f9a9d9b9e)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729901782640 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729901782641 2024.10.25 20:16:22)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code adfea8fbfbfaafbba8aabff7fdabf9a8fbabaeabfb)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729901782659 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729901782660 2024.10.25 20:16:22)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code bdeeb8e9eae9bfabe8bda8e6e4babdbbbeb8ebbbe9)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729901782674 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729901782675 2024.10.25 20:16:22)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code cc9ec099999b91daccced5969bcac5cac8cac5caca)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729901782690 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729901782691 2024.10.25 20:16:22)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code dc8ed08eda8a8bcbd98dce8788dadfdbd8dad5da8a)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729901782705 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729901782706 2024.10.25 20:16:22)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code ebb9e7b8edbcebfdeebbfeb1efede2edbfedbfedec)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729901782733 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729901782734 2024.10.25 20:16:22)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 0b580d0d5a5c561d5e094f515b0d0f0d0f0d0e0c09)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729901782748 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729901782749 2024.10.25 20:16:22)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 1a491e1d4e4d490c1f1f0340181c1f1d181c1f1c1d)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 4844          1729901782764 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729901782765 2024.10.25 20:16:22)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 2a78252e2e7c7a3c2f2c292c6f707a2c792f7c2c292c7c)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 133(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 144(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 153(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 169(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 179(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 200(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 208(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 217(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(REGWRITE_TO_REGFILE))
			((readregister1)(READREGISTER1_TO_REGFILE))
			((readregister2)(READREGISTER2_TO_REGFILE))
			((writeregisteraddress)(WRITEREGISTERADDRESS_TO_REGFILE))
			((writedata)(WRITEDATA_TO_REGFILE))
			((readdata1)(READDATA1_FROM_REGFILE))
			((readdata2)(READDATA2_FROM_REGFILE))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 77(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 78(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 83(_arch(_uni))))
		(_sig(_int CLK_TO_REGFILE -1 0 86(_arch(_uni))))
		(_sig(_int RESETBAR_TO_REGFILE -1 0 87(_arch(_uni))))
		(_sig(_int REGWRITE_TO_REGFILE -1 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int READREGISTER1_TO_REGFILE 2 0 89(_arch(_uni))))
		(_sig(_int READREGISTER2_TO_REGFILE 2 0 90(_arch(_uni))))
		(_sig(_int WRITEREGISTERADDRESS_TO_REGFILE 2 0 91(_arch(_uni))))
		(_sig(_int WRITEDATA_TO_REGFILE 1 0 92(_arch(_uni))))
		(_sig(_int READDATA1_FROM_REGFILE 1 0 93(_arch(_uni))))
		(_sig(_int READDATA2_FROM_REGFILE 1 0 94(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__164(_arch 1 0 164(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 2 -1)
)
I 000051 55 1563          1729902287336 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729902287337 2024.10.25 20:24:47)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 2c222d287e7a293a2f233e7679297a2b292a792a25)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 2681          1729902287358 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729902287359 2024.10.25 20:24:47)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 3c323639396b3d2b3e322e663b3a6f3b393a693a35)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000044 55 780           1729902287391 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729902287392 2024.10.25 20:24:47)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 5b5452580a090b4d5a0b4f010e5d5e5c595c5b5d58)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729902287407 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729902287408 2024.10.25 20:24:47)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 6b64626a3b3c697d6e6c79313b6d3f6e3d6d686d3d)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729902287426 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729902287427 2024.10.25 20:24:47)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 8a858384d8de889cdf8a9fd1d38d8a8c898fdc8cde)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729902287455 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729902287456 2024.10.25 20:24:47)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 9997999696cec48f999b80c3ce9f909f9d9f909f9f)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729902287474 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729902287475 2024.10.25 20:24:47)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code b9b7b9ede5efeeaebce8abe2edbfbabebdbfb0bfef)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729902287498 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729902287499 2024.10.25 20:24:47)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code c8c6c89d949fc8decd98dd92cccec1ce9cce9ccecf)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729902287531 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729902287532 2024.10.25 20:24:47)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code e8e7e1bbe3bfb5febdeaacb2b8eeeceeeceeedefea)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729902287547 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729902287548 2024.10.25 20:24:47)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code f7f8fca7f5a0a4e1f2f2eeadf5f1f2f0f5f1f2f1f0)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5026          1729902287564 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729902287565 2024.10.25 20:24:47)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 07095f015551571102010405425d570154025101040151)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 133(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 144(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 153(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 169(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 179(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 200(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 208(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 217(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(READREGISTER1_TO_REGFILE))
			((readregister2)(READREGISTER2_TO_REGFILE))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 77(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 78(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 83(_arch(_uni))))
		(_sig(_int CLK_TO_REGFILE -1 0 86(_arch(_uni))))
		(_sig(_int RESETBAR_TO_REGFILE -1 0 87(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int READREGISTER1_TO_REGFILE 2 0 89(_arch(_uni))))
		(_sig(_int READREGISTER2_TO_REGFILE 2 0 90(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 91(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 92(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 93(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 94(_arch(_uni))))
		(_prcs
			(line__163(_arch 0 0 163(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__164(_arch 1 0 164(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__230(_arch 2 0 230(_assignment(_alias((registers_reg1out_to_idex)(registers_reg1out_to_idex)))(_trgt(26))(_sens(26)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 3 -1)
)
I 000051 55 1563          1729902523424 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729902523425 2024.10.25 20:28:43)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 5a5e51590a0c5f4c595548000f5f0c5d5f5c0f5c53)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000051 55 2681          1729902523443 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 29))
	(_version vf5)
	(_time 1729902523444 2024.10.25 20:28:43)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 797d7978262e786e7b776b237e7f2a7e7c7f2c7f70)
	(_ent
		(_time 1729745120176)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int MemtoReg -1 0 12(_ent(_out))))
		(_port(_int RegWrite -1 0 13(_ent(_out))))
		(_port(_int MemRead -1 0 16(_ent(_out))))
		(_port(_int MemWrite -1 0 17(_ent(_out))))
		(_port(_int Branch -1 0 18(_ent(_out))))
		(_port(_int ALUSrc -1 0 21(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 22(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 22(_ent(_out))))
		(_port(_int if_flush -1 0 25(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 30(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 30(_arch(_uni))))
		(_sig(_int rs2 2 0 30(_arch(_uni))))
		(_sig(_int equal_bits 2 0 31(_arch(_uni))))
		(_sig(_int branch_taken -1 0 32(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 35(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 35(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 35(_arch(_uni))))
		(_sig(_int int_Branch -1 0 35(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 35(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 36(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 36(_arch(_uni))))
		(_prcs
			(line__38(_arch 0 0 38(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(10))(_sens(0(d_19_15))))))
			(line__39(_arch 1 0 39(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(11))(_sens(0(d_24_20))))))
			(line__41(_arch 2 0 41(_prcs(_simple)(_trgt(9)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(10)(11))(_read(12)(13)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(2))(_sens(1)(14)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(3))(_sens(1)(15)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(4))(_sens(1)(16)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(5))(_sens(1)(17)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(6))(_sens(1)(18)))))
			(line__103(_arch 8 0 103(_assignment(_trgt(7))(_sens(1)(19)))))
			(line__104(_arch 9 0 104(_assignment(_trgt(8))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 10 -1)
)
I 000044 55 780           1729902523468 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729902523469 2024.10.25 20:28:43)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 898c8a8783dbd99f88d99dd3dc8f8c8e8b8e898f8a)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729902523482 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729902523483 2024.10.25 20:28:43)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 999c9a9792ce9b8f9c9e8bc3c99fcd9ccf9f9a9fcf)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729902523495 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729902523496 2024.10.25 20:28:43)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code a8adabffa3fcaabefda8bdf3f1afa8aeabadfeaefc)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729902523508 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729902523509 2024.10.25 20:28:43)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code b8bcb2ecb6efe5aeb8baa1e2efbeb1bebcbeb1bebe)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729902523523 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729902523524 2024.10.25 20:28:43)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c8ccc29d959e9fdfcd99da939ccecbcfcccec1ce9e)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729902523536 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729902523537 2024.10.25 20:28:43)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code d7d3dd858480d7c1d287c28dd3d1ded183d183d1d0)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729902523558 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729902523559 2024.10.25 20:28:43)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code e7e2e4b4e3b0baf1b2e5a3bdb7e1e3e1e3e1e2e0e5)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729902523572 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729902523573 2024.10.25 20:28:43)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code f6f3f7a6f5a1a5e0f3f3efacf4f0f3f1f4f0f3f0f1)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 5296          1729902523587 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729902523588 2024.10.25 20:28:43)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 06020b005550561003000551435c560055035000050050)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 136(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 147(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 156(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 172(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 182(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 203(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 211(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 220(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_registers))
			((readregister2)(ifid_rs2_to_registers))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 77(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 78(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 83(_arch(_uni))))
		(_sig(_int CLK_TO_REGFILE -1 0 86(_arch(_uni))))
		(_sig(_int RESETBAR_TO_REGFILE -1 0 87(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_registers 2 0 89(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 2 0 90(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 91(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 92(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 93(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 94(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 97(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 98(_arch(_uni))))
		(_prcs
			(line__166(_arch 0 0 166(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__167(_arch 1 0 167(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__235(_arch 2 0 235(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(28))(_sens(26)))))
			(line__236(_arch 3 0 236(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(29))(_sens(27)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 4 -1)
)
I 000051 55 1563          1729908952265 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729908952266 2024.10.25 22:15:52)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 0405590201520112070b165e51015203010251020d)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729908952281 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729908952282 2024.10.25 22:15:52)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 14144113134644021544004e411211131613141217)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729908952297 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729908952298 2024.10.25 22:15:52)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 24247121227326322123367e742270217222272272)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729908952321 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729908952322 2024.10.25 22:15:52)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 3333663633673125663326686a3433353036653567)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729908952337 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729908952338 2024.10.25 22:15:52)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 43421f4146141e5543415a1914454a4547454a4545)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729908952358 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729908952359 2024.10.25 22:15:52)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 62633e6235343575673370393664616566646b6434)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729908952377 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729908952378 2024.10.25 22:15:52)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 72732e73242572647722672876747b742674267475)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729908952400 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729908952401 2024.10.25 22:15:52)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 8181d48f83d6dc97d483c5dbd18785878587848683)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729908952413 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729908952414 2024.10.25 22:15:52)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 9191c69e95c6c287949488cb939794969397949796)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2455          1729908952434 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729908952435 2024.10.25 22:15:52)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code b0b1e6e4e6e7b1a7b2b0a2eab7b6e3b7b5b6e5b6b9)
	(_ent
		(_time 1729908952432)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32(_array -1((_dto i 4 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 2)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 5684          1729908952462 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729908952463 2024.10.25 22:15:52)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code cfce939acc999fd9cac9cfcd8a959fc99cca99c9ccc999)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 141(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 152(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 161(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 177(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 187(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 208(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 216(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 225(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_registers))
			((readregister2)(ifid_rs2_to_registers))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 77(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 78(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 83(_arch(_uni))))
		(_sig(_int CLK_TO_REGFILE -1 0 86(_arch(_uni))))
		(_sig(_int RESETBAR_TO_REGFILE -1 0 87(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_registers 2 0 89(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 2 0 90(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 91(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 92(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 93(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 94(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 97(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 98(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 99(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 100(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmuxto_controlunit -1 0 101(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__172(_arch 1 0 172(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__240(_arch 2 0 240(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(28))(_sens(26)))))
			(line__241(_arch 3 0 241(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(29))(_sens(27)))))
			(line__248(_arch 4 0 248(_assignment(_alias((controlunit_earlybranch_to_pcmux)(controlunit_earlybranchSOURCE_to_pcmux)))(_simpleassign BUF)(_trgt(6))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1563          1729908979992 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729908979993 2024.10.25 22:16:19)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 4b181249181d4e5d484459111e4e1d4c4e4d1e4d42)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729908980025 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729908980026 2024.10.25 22:16:20)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 6a383b6a38383a7c6b3a7e303f6c6f6d686d6a6c69)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729908980050 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729908980051 2024.10.25 22:16:20)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 8ad8db85d9dd889c8f8d98d0da8cde8fdc8c898cdc)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729908980072 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729908980073 2024.10.25 22:16:20)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code a9fbf8fea3fdabbffca9bcf2f0aea9afaaacffaffd)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(5)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729908980088 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729908980089 2024.10.25 22:16:20)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code b8ebe0ecb6efe5aeb8baa1e2efbeb1bebcbeb1bebe)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729908980106 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729908980107 2024.10.25 22:16:20)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code c89b909d959e9fdfcd99da939ccecbcfcccec1ce9e)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729908980124 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729908980125 2024.10.25 22:16:20)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code d88b808a848fd8cedd88cd82dcded1de8cde8cdedf)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729908980148 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729908980149 2024.10.25 22:16:20)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code e7b5b6b4e3b0baf1b2e5a3bdb7e1e3e1e3e1e2e0e5)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729908980163 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729908980164 2024.10.25 22:16:20)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code f7a5a4a7f5a0a4e1f2f2eeadf5f1f2f0f5f1f2f1f0)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2516          1729908980177 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729908980178 2024.10.25 22:16:20)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 07545601565006100507155d00015400020152010e)
	(_ent
		(_time 1729908952431)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 32(_array -1((_dto i 4 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 5684          1729908980206 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729908980207 2024.10.25 22:16:20)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 26757d227570763023202624637c762075237020252070)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 141(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 152(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 161(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 177(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 187(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 208(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 216(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 225(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_registers))
			((readregister2)(ifid_rs2_to_registers))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 77(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 78(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 83(_arch(_uni))))
		(_sig(_int CLK_TO_REGFILE -1 0 86(_arch(_uni))))
		(_sig(_int RESETBAR_TO_REGFILE -1 0 87(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_registers 2 0 89(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 2 0 90(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 91(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 92(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 93(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 94(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 97(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 98(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 99(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 100(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmuxto_controlunit -1 0 101(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__172(_arch 1 0 172(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__240(_arch 2 0 240(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(28))(_sens(26)))))
			(line__241(_arch 3 0 241(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(29))(_sens(27)))))
			(line__248(_arch 4 0 248(_assignment(_alias((controlunit_earlybranch_to_pcmux)(controlunit_earlybranchSOURCE_to_pcmux)))(_simpleassign BUF)(_trgt(6))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1563          1729908998650 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729908998651 2024.10.25 22:16:38)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 3b3e303e686d3e2d383429616e3e6d3c3e3d6e3d32)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729908998673 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729908998674 2024.10.25 22:16:38)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 4b4f48491a191b5d4a1b5f111e4d4e4c494c4b4d48)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729908998697 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729908998698 2024.10.25 22:16:38)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 6a6e696b393d687c6f6d78303a6c3e6f3c6c696c3c)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729908998719 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729908998720 2024.10.25 22:16:38)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 797d7a78732d7b6f2c796c22207e797f7a7c2f7f2d)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(5)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729908998738 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729908998739 2024.10.25 22:16:38)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 898c838786ded49f898b90d3de8f808f8d8f808f8f)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729908998758 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729908998759 2024.10.25 22:16:38)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 999c9396c5cfce8e9cc88bc2cd9f9a9e9d9f909fcf)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729908998774 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729908998775 2024.10.25 22:16:38)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code a8ada2fff4ffa8beadf8bdf2acaea1aefcaefcaeaf)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729908998801 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729908998802 2024.10.25 22:16:38)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code c8cccb9dc39f95de9dca8c9298cecccecccecdcfca)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729908998816 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729908998817 2024.10.25 22:16:38)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code d7d3d685d58084c1d2d2ce8dd5d1d2d0d5d1d2d1d0)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2518          1729908998839 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729908998840 2024.10.25 22:16:38)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code f6f3f6a6a6a1f7e1f4f6e4acf1f0a5f1f3f0a3f0ff)
	(_ent
		(_time 1729908952431)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 5684          1729908998873 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729908998874 2024.10.25 22:16:38)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 16131b114540460013101614534c461045134010151040)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 141(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 152(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 161(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 177(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 187(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(_open))
			((ifidpcout)(_open))
		)
	)
	(_inst imm_gen_inst 0 208(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 216(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 225(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_registers))
			((readregister2)(ifid_rs2_to_registers))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 73(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 77(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 78(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 83(_arch(_uni))))
		(_sig(_int CLK_TO_REGFILE -1 0 86(_arch(_uni))))
		(_sig(_int RESETBAR_TO_REGFILE -1 0 87(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 88(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 89(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_registers 2 0 89(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 2 0 90(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 91(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 92(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 93(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 94(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 97(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 98(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 99(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 100(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmuxto_controlunit -1 0 101(_arch(_uni))))
		(_prcs
			(line__171(_arch 0 0 171(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__172(_arch 1 0 172(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__240(_arch 2 0 240(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(28))(_sens(26)))))
			(line__241(_arch 3 0 241(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(29))(_sens(27)))))
			(line__248(_arch 4 0 248(_assignment(_alias((controlunit_earlybranch_to_pcmux)(controlunit_earlybranchSOURCE_to_pcmux)))(_simpleassign BUF)(_trgt(6))(_sens(31)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 5 -1)
)
I 000051 55 1563          1729910627973 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729910627974 2024.10.25 22:43:47)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code bbbde5efe8edbeadb8b4a9e1eebeedbcbebdeebdb2)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729910628009 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729910628010 2024.10.25 22:43:48)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code dbdc8d898a898bcdda8bcf818edddedcd9dcdbddd8)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729910628032 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729910628033 2024.10.25 22:43:48)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code fafdacaba9adf8ecfffde8a0aafcaeffacfcf9fcac)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729910628051 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729910628052 2024.10.25 22:43:48)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 0a0c0a0c585e081c5f0a1f51530d0a0c090f5c0c5e)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(5)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729910628070 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729910628071 2024.10.25 22:43:48)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 191e101e164e440f191b00434e1f101f1d1f101f1f)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729910628097 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729910628098 2024.10.25 22:43:48)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 383f313d656e6f2f3d692a636c3e3b3f3c3e313e6e)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729910628112 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729910628113 2024.10.25 22:43:48)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 484f414a141f485e4d185d124c4e414e1c4e1c4e4f)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729910628138 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729910628139 2024.10.25 22:43:48)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 6761676763303a713265233d376163616361626065)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729910628158 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729910628159 2024.10.25 22:43:48)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 777175767520246172726e2d757172707571727170)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2518          1729910628174 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729910628175 2024.10.25 22:43:48)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 87808489d6d08690858795dd8081d4808281d2818e)
	(_ent
		(_time 1729908952431)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 1563          1729913115092 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729913115093 2024.10.25 23:25:15)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 10161b1711461506131f024a451546171516451619)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729913115117 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729913115118 2024.10.25 23:25:15)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 20272324237270362170347a752625272227202623)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729913115138 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729913115139 2024.10.25 23:25:15)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 3f383c3b6b683d293a382d656f396b3a69393c3969)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729913115156 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729913115157 2024.10.25 23:25:15)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 4f484c4d1a1b4d591a4f5a1416484f494c4a19491b)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(5)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729913115171 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729913115172 2024.10.25 23:25:15)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 5f59555c0f0802495f5d4605085956595b59565959)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729913115188 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729913115189 2024.10.25 23:25:15)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 6e68646e6e3839796b3f7c353a686d696a68676838)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729913115203 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729913115204 2024.10.25 23:25:15)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 7e78747f7f297e687b2e6b247a7877782a782a7879)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729913115227 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729913115228 2024.10.25 23:25:15)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 8d8a8e83dadad09bd88fc9d7dd8b898b898b888a8f)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729913115242 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729913115243 2024.10.25 23:25:15)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 9d9a9c92cccace8b989884c79f9b989a9f9b989b9a)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2518          1729913115258 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729913115259 2024.10.25 23:25:15)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code adabadfaaffaacbaafadbff7aaabfeaaa8abf8aba4)
	(_ent
		(_time 1729908952431)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 1563          1729913139586 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729913139587 2024.10.25 23:25:39)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code b5b5bfe1b1e3b0a3b6baa7efe0b0e3b2b0b3e0b3bc)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729913139606 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729913139607 2024.10.25 23:25:39)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code d4d5d686d38684c2d584c08e81d2d1d3d6d3d4d2d7)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729913139620 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729913139621 2024.10.25 23:25:39)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code e4e5e6b6e2b3e6f2e1e3f6beb4e2b0e1b2e2e7e2b2)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729913139635 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729913139636 2024.10.25 23:25:39)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code f3f2f1a3f3a7f1e5a6f3e6a8aaf4f3f5f0f6a5f5a7)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(5)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729913139653 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729913139654 2024.10.25 23:25:39)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 0303090506545e1503011a5954050a0507050a0505)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729913139672 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729913139673 2024.10.25 23:25:39)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1313191445454404164201484715101417151a1545)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729913139692 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729913139693 2024.10.25 23:25:39)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 22222826747522342772377826242b247624762425)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729913139726 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729913139727 2024.10.25 23:25:39)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 4140424343161c571443051b114745474547444643)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729913139744 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729913139745 2024.10.25 23:25:39)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 61606061653632776464783b636764666367646766)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2518          1729913139763 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729913139764 2024.10.25 23:25:39)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 70707071262771677270622a777623777576257679)
	(_ent
		(_time 1729908952431)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 1563          1729913205015 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729913205016 2024.10.25 23:26:45)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 5252585151045744515d400807570455575407545b)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729913205033 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729913205034 2024.10.25 23:26:45)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 626360626330327463327638376467656065626461)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729913205046 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729913205047 2024.10.25 23:26:45)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 727370727225706477756028227426772474717424)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729913205063 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729913205064 2024.10.25 23:26:45)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 8180838f83d58397d48194dad88681878284d787d5)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729913205080 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729913205081 2024.10.25 23:26:45)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 91919a9e96c6cc87919388cbc69798979597989797)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729913205096 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729913205097 2024.10.25 23:26:45)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code a0a0abf7f5f6f7b7a5f1b2fbf4a6a3a7a4a6a9a6f6)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729913205111 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729913205112 2024.10.25 23:26:45)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code b0b0bbe4e4e7b0a6b5e0a5eab4b6b9b6e4b6e4b6b7)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729913205134 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729913205135 2024.10.25 23:26:45)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code c0c1c295c3979dd695c2849a90c6c4c6c4c6c5c7c2)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729913205148 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729913205149 2024.10.25 23:26:45)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code cfcecf9a9c989cd9cacad695cdc9cac8cdc9cac9c8)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2518          1729913205162 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729913205163 2024.10.25 23:26:45)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code dfdfde8ddf88dec8dddfcd85d8d98cd8dad98ad9d6)
	(_ent
		(_time 1729908952431)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 7318          1729913205186 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729913205187 2024.10.25 23:26:45)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code fefef5aefea8aee8fbf8f8fcbba4aef8adfba8f8fdf8a8)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 152(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 163(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 172(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 188(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 198(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_register))
		)
	)
	(_inst imm_gen_inst 0 225(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 233(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 242(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_registers))
			((readregister2)(ifid_rs2_to_registers))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 262(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_controlunit))
			((cntrlsigmux)(hazardunit_cntrlsigmuxto_controlunit))
			((rs1)(registers_reg1out_to_controlunit))
			((rs2)(registers_reg2out_to_controlunit))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_earlybranchSOURCE_to_pcmux))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 2 0 66(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 2 0 67(_arch(_uni))))
		(_sig(_int ifid_rd_to_register 2 0 68(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 69(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 0 0 70(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 79(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 83(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 84(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 89(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 92(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 2 0 93(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 2 0 94(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 95(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 96(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 97(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 98(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 102(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmuxto_controlunit -1 0 103(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 104(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 105(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 106(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 107(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 108(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 109(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 110(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 112(_array -1((_dto i 1 i 0)))))
		(_sig(_int contolunit_aluop_to_idex 3 0 112(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 113(_arch(_uni))))
		(_prcs
			(line__182(_arch 0 0 182(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__183(_arch 1 0 183(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__217(_arch 2 0 217(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(22))(_sens(19)))))
			(line__257(_arch 3 0 257(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(33))(_sens(29)))))
			(line__258(_arch 4 0 258(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(34))(_sens(30)))))
			(line__280(_arch 5 0 280(_assignment(_alias((controlunit_earlybranch_to_pcmux)(controlunit_earlybranchSOURCE_to_pcmux)))(_simpleassign BUF)(_trgt(6))(_sens(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 6 -1)
)
I 000051 55 1563          1729915826565 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729915826566 2024.10.26 00:10:26)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code bdbdb7e9e8ebb8abbeb2afe7e8b8ebbab8bbe8bbb4)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729915826583 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729915826584 2024.10.26 00:10:26)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code cdcccf989a9f9ddbcc9dd99798cbc8cacfcacdcbce)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729915826603 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729915826604 2024.10.26 00:10:26)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code ecedeebebdbbeefae9ebfeb6bceab8e9baeaefeaba)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729915826620 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729915826621 2024.10.26 00:10:26)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code fcfdfeacaca8feeaa9fce9a7a5fbfcfafff9aafaa8)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729915826636 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729915826637 2024.10.26 00:10:26)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 0b0b010d5f5c561d0b0912515c0d020d0f0d020d0d)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729915826652 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729915826653 2024.10.26 00:10:26)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 1b1b111c1c4d4c0c1e4a09404f1d181c1f1d121d4d)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729915826667 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729915826668 2024.10.26 00:10:26)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 2b2b212f2d7c2b3d2e7b3e712f2d222d7f2d7f2d2c)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729915826692 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729915826693 2024.10.26 00:10:26)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 3a3b393f686d672c6f387e606a3c3e3c3e3c3f3d38)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729915826706 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729915826707 2024.10.26 00:10:26)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 4a4b4b481e1d195c4f4f5310484c4f4d484c4f4c4d)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2518          1729915826720 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729915826721 2024.10.26 00:10:26)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 5959595a060e584e5b594b035e5f0a5e5c5f0c5f50)
	(_ent
		(_time 1729908952431)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 7453          1729915826744 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729915826745 2024.10.26 00:10:26)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code 79797378252f296f7c7f7f783c23297f2a7c2f7f7a7f2f)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 152(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 163(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 172(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 188(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 198(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_register))
		)
	)
	(_inst imm_gen_inst 0 226(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 236(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 245(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_registers))
			((readregister2)(ifid_rs2_to_registers))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 265(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_controlunit))
			((cntrlsigmux)(hazardunit_cntrlsigmuxto_controlunit))
			((rs1)(registers_reg1out_to_controlunit))
			((rs2)(registers_reg2out_to_controlunit))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_earlybranchSOURCE_to_pcmux))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 2 0 66(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 2 0 67(_arch(_uni))))
		(_sig(_int ifid_rd_to_register 2 0 68(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 69(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 0 0 70(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 79(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 83(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 84(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 89(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 92(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 2 0 93(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 2 0 94(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 95(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 96(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 97(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 98(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 102(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmuxto_controlunit -1 0 103(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 104(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 105(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 106(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 107(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 108(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 109(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 110(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 112(_array -1((_dto i 1 i 0)))))
		(_sig(_int contolunit_aluop_to_idex 3 0 112(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 113(_arch(_uni))))
		(_prcs
			(line__182(_arch 0 0 182(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__183(_arch 1 0 183(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__217(_arch 2 0 217(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(22))(_sens(19)))))
			(line__224(_arch 3 0 224(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(20))(_sens(18)))))
			(line__260(_arch 4 0 260(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(33))(_sens(29)))))
			(line__261(_arch 5 0 261(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(34))(_sens(30)))))
			(line__283(_arch 6 0 283(_assignment(_alias((controlunit_earlybranch_to_pcmux)(controlunit_earlybranchSOURCE_to_pcmux)))(_simpleassign BUF)(_trgt(6))(_sens(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 7 -1)
)
I 000051 55 1563          1729916562881 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729916562882 2024.10.26 00:22:42)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code f6f9aba6f1a0f3e0f5f9e4aca3f3a0f1f3f0a3f0ff)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(6)(7)(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
I 000044 55 780           1729916562900 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729916562901 2024.10.26 00:22:42)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 050b5303035755130455115f500300020702050306)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
I 000044 55 1165          1729916562915 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729916562916 2024.10.26 00:22:42)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 151b4313124217031012074f451341104313161343)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
I 000051 55 961           1729916562935 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729916562936 2024.10.26 00:22:42)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 343a6231336036226134216f6d3334323731623260)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(5)(2)(3)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
I 000051 55 2650          1729916562948 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729916562949 2024.10.26 00:22:42)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 444b1b464613195244465d1e13424d4240424d4242)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
I 000051 55 1468          1729916562970 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729916562971 2024.10.26 00:22:42)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 535c0c5005050444560241080755505457555a5505)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
I 000051 55 1224          1729916562985 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729916562986 2024.10.26 00:22:42)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 636c3c63343463756633763967656a653765376564)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000049 55 1092          1729916563009 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729916563010 2024.10.26 00:22:43)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 737d257273242e6526713729237577757775767471)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
I 000051 55 3973          1729916563022 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729916563023 2024.10.26 00:22:43)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 828cd68c85d5d19487879bd8808487858084878485)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
I 000051 55 2518          1729916563037 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729916563038 2024.10.26 00:22:43)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code 929dc79dc6c59385909280c89594c1959794c7949b)
	(_ent
		(_time 1729908952431)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
I 000051 55 7574          1729916563061 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729916563062 2024.10.26 00:22:43)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code b1beeee5e5e7e1a7b4b7b7e4f4ebe1b7e2b4e7b7b2b7e7)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 152(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 163(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 172(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 188(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 198(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_register))
		)
	)
	(_inst imm_gen_inst 0 226(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 239(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 250(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_registers))
			((readregister2)(ifid_rs2_to_registers))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 270(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_controlunit))
			((cntrlsigmux)(hazardunit_cntrlsigmuxto_controlunit))
			((rs1)(registers_reg1out_to_controlunit))
			((rs2)(registers_reg2out_to_controlunit))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_earlybranchSOURCE_to_pcmux))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 2 0 66(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 2 0 67(_arch(_uni))))
		(_sig(_int ifid_rd_to_register 2 0 68(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 69(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 0 0 70(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 79(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 83(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 84(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 89(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 92(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 2 0 93(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 2 0 94(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 95(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 96(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 97(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 98(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 102(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmuxto_controlunit -1 0 103(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 104(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 105(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 106(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 107(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 108(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 109(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 110(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 112(_array -1((_dto i 1 i 0)))))
		(_sig(_int contolunit_aluop_to_idex 3 0 112(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 113(_arch(_uni))))
		(_prcs
			(line__182(_arch 0 0 182(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__183(_arch 1 0 183(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__217(_arch 2 0 217(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(22))(_sens(19)))))
			(line__224(_arch 3 0 224(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(20))(_sens(18)))))
			(line__237(_arch 4 0 237(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(22))(_sens(19)))))
			(line__265(_arch 5 0 265(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(33))(_sens(29)))))
			(line__266(_arch 6 0 266(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(34))(_sens(30)))))
			(line__288(_arch 7 0 288(_assignment(_alias((controlunit_earlybranch_to_pcmux)(controlunit_earlybranchSOURCE_to_pcmux)))(_simpleassign BUF)(_trgt(6))(_sens(39)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 8 -1)
)
V 000051 55 1563          1729916660444 Behavioral
(_unit VHDL(hazard_unit 0 4(behavioral 0 15))
	(_version vf5)
	(_time 1729916660445 2024.10.26 00:24:20)
	(_source(\../src/hazardunit.vhd\))
	(_parameters tan)
	(_code 10174b1711461506131f024a451546171516451619)
	(_ent
		(_time 1729744856142)
	)
	(_object
		(_port(_int idexmemread -1 0 6(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 7(_array -1((_dto i 4 i 0)))))
		(_port(_int idexrd 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 8(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 9(_ent(_out))))
		(_port(_int pcwriteenable -1 0 10(_ent(_out))))
		(_port(_int ifidwriteenable -1 0 11(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 17(_array -1((_dto i 4 i 0)))))
		(_sig(_int rs1 2 0 17(_arch(_uni))))
		(_sig(_int rs2 2 0 18(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 19(_array -1((_dto i 6 i 0)))))
		(_sig(_int opcode 3 0 19(_arch(_uni))))
		(_prcs
			(line__22(_arch 0 0 22(_assignment(_alias((rs1)(instruction(d_19_15))))(_trgt(6))(_sens(2(d_19_15))))))
			(line__23(_arch 1 0 23(_assignment(_alias((rs2)(instruction(d_24_20))))(_trgt(7))(_sens(2(d_24_20))))))
			(line__24(_arch 2 0 24(_assignment(_alias((opcode)(instruction(d_6_0))))(_trgt(8))(_sens(2(d_6_0))))))
			(line__26(_arch 3 0 26(_prcs(_simple)(_trgt(3)(4)(5))(_sens(0)(1)(6)(7)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_model . Behavioral 4 -1)
)
V 000044 55 780           1729916660461 rtl
(_unit VHDL(pc4adder 0 6(rtl 0 13))
	(_version vf5)
	(_time 1729916660462 2024.10.26 00:24:20)
	(_source(\../src/pc4adder.vhd\))
	(_parameters tan)
	(_code 20267324237270362170347a752625272227202623)
	(_ent
		(_time 1729210647884)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 8(_ent(_in))))
		(_port(_int pcplus4 0 0 9(_ent(_out))))
		(_prcs
			(line__15(_arch 0 0 15(_assignment(_trgt(1))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . rtl 1 -1)
)
V 000044 55 1165          1729916660475 rtl
(_unit VHDL(program_counter 0 6(rtl 0 16))
	(_version vf5)
	(_time 1729916660476 2024.10.26 00:24:20)
	(_source(\../src/program_counter.vhd\))
	(_parameters tan)
	(_code 2f297c2a7b782d392a283d757f297b2a79292c2979)
	(_ent
		(_time 1729211857144)
	)
	(_object
		(_port(_int clk -1 0 8(_ent(_in)(_event))))
		(_port(_int reset -1 0 9(_ent(_in)(_event))))
		(_port(_int pcwrite -1 0 10(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 11(_array -1((_dto i 15 i 0)))))
		(_port(_int pcsource 0 0 11(_ent(_in))))
		(_port(_int pcout 0 0 12(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 17(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc_reg 1 0 17(_arch(_uni))))
		(_prcs
			(line__19(_arch 0 0 19(_prcs(_trgt(5))(_sens(0)(1)(2)(3))(_dssslsensitivity 2))))
			(line__32(_arch 1 0 32(_assignment(_alias((pcout)(pc_reg)))(_trgt(4))(_sens(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_static
		(33686018 33686018 33686018 33686018)
	)
	(_model . rtl 2 -1)
)
V 000051 55 961           1729916660491 behavioral
(_unit VHDL(pc_mux 0 4(behavioral 0 13))
	(_version vf5)
	(_time 1729916660492 2024.10.26 00:24:20)
	(_source(\../src/pc_mux.vhd\))
	(_parameters tan)
	(_code 3f396c3a6a6b3d296a3f2a6466383f393c3a69396b)
	(_ent
		(_time 1729744856030)
	)
	(_object
		(_port(_int branch -1 0 6(_ent(_in))))
		(_port(_int earlybranchcontrolunit -1 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pcplus4 0 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 8(_ent(_in))))
		(_port(_int pcsource 0 0 9(_ent(_out))))
		(_sig(_int control -1 0 14(_arch(_uni))))
		(_prcs
			(line__17(_arch 0 0 17(_assignment(_trgt(5))(_sens(0)(1)))))
			(line__19(_arch 1 0 19(_assignment(_trgt(4))(_sens(2)(3)(5)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(16843009 16843009 16843009 16843009)
	)
	(_model . behavioral 2 -1)
)
V 000051 55 2650          1729916660504 Behavioral
(_unit VHDL(ifid 0 7(behavioral 0 25))
	(_version vf5)
	(_time 1729916660505 2024.10.26 00:24:20)
	(_source(\../src/ifid.vhd\))
	(_parameters tan)
	(_code 4f48154d1f1812594f4d5615184946494b49464949)
	(_ent
		(_time 1729743730308)
	)
	(_object
		(_port(_int clk -1 0 9(_ent(_in)(_event))))
		(_port(_int rstbar -1 0 10(_ent(_in)(_event))))
		(_port(_int ifidwrite -1 0 11(_ent(_in))))
		(_port(_int ifidflush -1 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 13(_array -1((_dto i 15 i 0)))))
		(_port(_int pcout 0 0 13(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 14(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 14(_ent(_in))))
		(_port(_int ifidinstructionout 1 0 15(_ent(_out))))
		(_port(_int ifidpcout 0 0 16(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 17(_array -1((_dto i 4 i 0)))))
		(_port(_int rs1_out 2 0 17(_ent(_out))))
		(_port(_int rs2_out 2 0 18(_ent(_out))))
		(_port(_int rd_out 2 0 19(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 26(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_reg 3 0 26(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 27(_array -1((_dto i 15 i 0)))))
		(_sig(_int pcout_reg 4 0 27(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 28(_array -1((_dto i 4 i 0)))))
		(_sig(_int rdout_reg 5 0 28(_arch(_uni))))
		(_sig(_int rs1_reg 5 0 29(_arch(_uni))))
		(_sig(_int rs2_reg 5 0 30(_arch(_uni))))
		(_prcs
			(line__35(_arch 0 0 35(_prcs(_trgt(11)(12)(13)(14)(15))(_sens(0)(1)(2)(3)(4)(5))(_dssslsensitivity 2))))
			(line__67(_arch 1 0 67(_assignment(_alias((ifidinstructionout)(instruction_reg)))(_trgt(6))(_sens(11)))))
			(line__68(_arch 2 0 68(_assignment(_alias((ifidpcout)(pcout_reg)))(_trgt(7))(_sens(12)))))
			(line__69(_arch 3 0 69(_assignment(_alias((rd_out)(rdout_reg)))(_trgt(10))(_sens(13)))))
			(line__70(_arch 4 0 70(_assignment(_alias((rs1_out)(rs1_reg)))(_trgt(8))(_sens(14)))))
			(line__71(_arch 5 0 71(_assignment(_alias((rs2_out)(rs2_reg)))(_trgt(9))(_sens(15)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018)
		(33686018 2)
		(33686018 2)
		(33686018 2)
	)
	(_model . Behavioral 6 -1)
)
V 000051 55 1468          1729916660520 Behavioral
(_unit VHDL(instruction_memory 0 5(behavioral 0 12))
	(_version vf5)
	(_time 1729916660521 2024.10.26 00:24:20)
	(_source(\../src/instruction_memory.vhd\))
	(_parameters tan)
	(_code 5e59045d5e0809495b0f4c050a585d595a58575808)
	(_ent
		(_time 1729212347538)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 8(_array -1((_dto i 15 i 0)))))
		(_port(_int pc_address 0 0 8(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 9(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 1 0 9(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 13(_array -1((_dto i 31 i 0)))))
		(_type(_int memory_array 0 13(_array 2((_to i 0 i 255)))))
		(_cnst(_int mem 3 0 14(_arch((0(_string \"00000000000000000000000000000000"\))(1(_string \"00000000000100000000000000010011"\))(2(_string \"00000000001000000011111000110011"\))(3(_string \"00000000001000001000000000110011"\))(4(_string \"00000000000100000011111000110011"\))(5(_string \"00000000001000000100001000110011"\))(6(_string \"00000000001000000011111000110011"\))(7(_string \"00000000010000000000000001100111"\))(_others(_string \"00000000000000000000000000000000"\))))))
		(_prcs
			(line__28(_arch 0 0 28(_assignment(_trgt(1))(_sens(0))(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . Behavioral 1 -1)
)
V 000051 55 1224          1729916660533 Behavioral
(_unit VHDL(immgen 0 5(behavioral 0 14))
	(_version vf5)
	(_time 1729916660534 2024.10.26 00:24:20)
	(_source(\../src/immediategen.vhd\))
	(_parameters tan)
	(_code 6e69346e6f396e786b3e7b346a6867683a683a6869)
	(_ent
		(_time 1729745313042)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int pcadderimm 0 0 9(_ent(_out))))
		(_port(_int immediate 0 0 10(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 17(_array -1((_dto i 6 i 0)))))
		(_var(_int opcode 1 0 17(_prcs 0)))
		(_prcs
			(line__16(_arch 0 0 16(_prcs(_simple)(_trgt(1)(2))(_sens(0)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.SIGNED(1 SIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000049 55 1092          1729916660558 behavior
(_unit VHDL(pcimmadder 0 5(behavior 0 13))
	(_version vf5)
	(_time 1729916660559 2024.10.26 00:24:20)
	(_source(\../src/pcimmadder.vhd\))
	(_parameters tan)
	(_code 8d8bde83dadad09bd88fc9d7dd8b898b898b888a8f)
	(_ent
		(_time 1729745318910)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~12 0 7(_array -1((_dto i 15 i 0)))))
		(_port(_int pc 0 0 7(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 8(_array -1((_dto i 31 i 0)))))
		(_port(_int immediate 1 0 8(_ent(_in))))
		(_port(_int pcplusimm 0 0 9(_ent(_out))))
		(_type(_int ~UNSIGNED{31~downto~0}~13 0 16(_array -1((_dto i 31 i 0)))))
		(_var(_int temp_sum 2 0 16(_prcs 0)))
		(_prcs
			(line__15(_arch 0 0 15(_prcs(_simple)(_trgt(2))(_sens(0)(1)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
		(_type(_ext std.standard.NATURAL(2 NATURAL)))
		(_type(_ext ieee.std_logic_1164.STD_LOGIC_VECTOR(0 STD_LOGIC_VECTOR)))
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_model . behavior 1 -1)
)
V 000051 55 3973          1729916660576 Behavioral
(_unit VHDL(regfile 0 5(behavioral 0 19))
	(_version vf5)
	(_time 1729916660577 2024.10.26 00:24:20)
	(_source(\../src/registers.vhd\))
	(_parameters tan)
	(_code 9d9bcc92cccace8b989884c79f9b989a9f9b989b9a)
	(_ent
		(_time 1729745321741)
	)
	(_object
		(_port(_int clk -1 0 7(_ent(_in)(_event))))
		(_port(_int resetbar -1 0 8(_ent(_in)(_event))))
		(_port(_int regwrite -1 0 9(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 10(_array -1((_dto i 4 i 0)))))
		(_port(_int readregister1 0 0 10(_ent(_in))))
		(_port(_int readregister2 0 0 11(_ent(_in))))
		(_port(_int writeregisteraddress 0 0 12(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 13(_array -1((_dto i 31 i 0)))))
		(_port(_int writedata 1 0 13(_ent(_in))))
		(_port(_int readdata1 1 0 14(_ent(_out))))
		(_port(_int readdata2 1 0 15(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 20(_array -1((_dto i 31 i 0)))))
		(_type(_int reg_array 0 20(_array 2((_to i 0 i 31)))))
		(_sig(_int registers 3 0 21(_arch(_uni((_others(_others(i 2))))))))
		(_prcs
			(line__24(_arch 0 0 24(_prcs(_trgt(7)(8)(9))(_sens(0)(1)(2)(3)(4)(5)(6)(9))(_dssslsensitivity 2)(_mon))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ieee.std_logic_1164.STD_ULOGIC(0 STD_ULOGIC)))
		(_type(_ext ieee.NUMERIC_STD.UNSIGNED(1 UNSIGNED)))
	)
	(_split (9)
	)
	(_use(ieee(std_logic_1164))(ieee(NUMERIC_STD))(std(standard)))
	(_static
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 1 -1)
)
V 000051 55 2518          1729916660593 Behavioral
(_unit VHDL(controlunit 0 4(behavioral 0 31))
	(_version vf5)
	(_time 1729916660594 2024.10.26 00:24:20)
	(_source(\../src/control_unit.vhd\))
	(_parameters tan)
	(_code acabfcfba9fbadbbaeacbef6abaaffaba9aaf9aaa5)
	(_ent
		(_time 1729908952431)
	)
	(_object
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 7(_array -1((_dto i 31 i 0)))))
		(_port(_int instruction 0 0 7(_ent(_in))))
		(_port(_int cntrlsigmux -1 0 8(_ent(_in))))
		(_port(_int rs1 0 0 9(_ent(_in))))
		(_port(_int rs2 0 0 10(_ent(_in))))
		(_port(_int MemtoReg -1 0 14(_ent(_out))))
		(_port(_int RegWrite -1 0 15(_ent(_out))))
		(_port(_int MemRead -1 0 18(_ent(_out))))
		(_port(_int MemWrite -1 0 19(_ent(_out))))
		(_port(_int Branch -1 0 20(_ent(_out))))
		(_port(_int ALUSrc -1 0 23(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 24(_array -1((_dto i 1 i 0)))))
		(_port(_int ALUOp 1 0 24(_ent(_out))))
		(_port(_int if_flush -1 0 27(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 32(_array -1((_dto i 31 i 0)))))
		(_sig(_int equal_bits 2 0 32(_arch(_uni))))
		(_sig(_int branch_taken -1 0 33(_arch(_uni))))
		(_sig(_int int_MemtoReg -1 0 36(_arch(_uni))))
		(_sig(_int int_RegWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_MemRead -1 0 36(_arch(_uni))))
		(_sig(_int int_MemWrite -1 0 36(_arch(_uni))))
		(_sig(_int int_Branch -1 0 36(_arch(_uni))))
		(_sig(_int int_ALUSrc -1 0 36(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 37(_array -1((_dto i 1 i 0)))))
		(_sig(_int int_ALUOp 3 0 37(_arch(_uni))))
		(_prcs
			(line__39(_arch 0 0 39(_prcs(_simple)(_trgt(11)(12)(13)(14)(15)(16)(17)(18)(19)(20))(_sens(0)(2)(3))(_read(12)(13)))))
			(line__96(_arch 1 0 96(_assignment(_trgt(4))(_sens(1)(14)))))
			(line__97(_arch 2 0 97(_assignment(_trgt(5))(_sens(1)(15)))))
			(line__98(_arch 3 0 98(_assignment(_trgt(6))(_sens(1)(16)))))
			(line__99(_arch 4 0 99(_assignment(_trgt(7))(_sens(1)(17)))))
			(line__100(_arch 5 0 100(_assignment(_trgt(8))(_sens(1)(18)))))
			(line__101(_arch 6 0 101(_assignment(_trgt(9))(_sens(1)(19)))))
			(line__102(_arch 7 0 102(_assignment(_trgt(10))(_sens(1)(20)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard)))
	(_static
		(514)
		(33751810 197378)
		(33686018 197378)
		(33686274 197378)
		(33686275 197378)
		(515)
		(770)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
	)
	(_model . Behavioral 8 -1)
)
V 000051 55 7400          1729916660628 structural
(_unit VHDL(internal_connections 0 6(structural 0 23))
	(_version vf5)
	(_time 1729916660629 2024.10.26 00:24:20)
	(_source(\../src/internalconnections.vhd\))
	(_parameters tan)
	(_code cccb9699ca9a9cdac9caca9989969cca9fc99acacfca9a)
	(_ent
		(_time 1729210647898)
	)
	(_inst pc_mux_inst 0 152(_ent . pc_mux)
		(_port
			((branch)(branchand_jumpbranchselect_to_pc_mux))
			((earlybranchcontrolunit)(controlunit_earlybranch_to_pcmux))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
			((pcsource)(pc_mux_pcsource_to_pc))
		)
	)
	(_inst pc_4_adder_instance 0 163(_ent . pc4adder)
		(_port
			((pcout)(pc_pcout_to_pc4adder))
			((pcplus4)(pc4adder_pcplus4_to_pc_mux))
		)
	)
	(_inst pc_instance 0 172(_ent . program_counter)
		(_port
			((clk)(clock))
			((reset)(resetbar))
			((pcwrite)(hazardunit_pcwrite_to_pc))
			((pcsource)(pc_mux_pcsource_to_pc))
			((pcout)(pc_pcout_to_instruction_memory))
		)
	)
	(_inst instruction_memory_inst 0 188(_ent . instruction_memory)
		(_port
			((pc_address)(pc_pcout_to_instruction_memory))
			((instruction)(instruction_memory_instruction_to_ifid))
		)
	)
	(_inst ifid_instance 0 198(_ent . ifid)
		(_port
			((clk)(clock))
			((rstbar)(resetbar))
			((ifidwrite)(hazardunit_ifidwrite_to_ifid))
			((ifidflush)(controlunit_ifidflush_to_ifid))
			((pcout)(pc_pcout_to_ifid))
			((instruction)(instruction_memory_instruction_to_ifid))
			((ifidinstructionout)(ifid_instruction_to_OUT))
			((ifidpcout)(ifid_pcout_to_OUT))
			((rs1_out)(ifid_rs1_to_register))
			((rs2_out)(ifid_rs2_to_register))
			((rd_out)(ifid_rd_to_register))
		)
	)
	(_inst imm_gen_inst 0 226(_ent . ImmGen)
		(_port
			((instruction)(ifid_instruction_to_immediategen))
			((pcadderimm)(immediategen_immediate_to_pcimmadder))
			((immediate)(immediategen_immediate_to_idex))
		)
	)
	(_inst pcimmadder_inst 0 239(_ent . pcimmadder)
		(_port
			((pc)(ifid_pcout_to_pcimmadder))
			((immediate)(immediategen_immediate_to_pcimmadder))
			((pcplusimm)(pcplusimmadder_pcplusimm_to_pc_mux))
		)
	)
	(_inst REGFILE_INST 0 250(_ent . regfile)
		(_port
			((clk)(clock))
			((resetbar)(resetbar))
			((regwrite)(memwb_regwrite_to_registers))
			((readregister1)(ifid_rs1_to_registers))
			((readregister2)(ifid_rs2_to_registers))
			((writeregisteraddress)(memwb_regselect_to_registers))
			((writedata)(writebackmux_writedata_to_registers))
			((readdata1)(registers_reg1out_to_idex))
			((readdata2)(registers_reg2out_to_idex))
		)
	)
	(_inst CONTROLUNIT_INST 0 270(_ent . ControlUnit)
		(_port
			((instruction)(ifid_instruction_to_controlunit))
			((cntrlsigmux)(hazardunit_cntrlsigmuxto_controlunit))
			((rs1)(registers_reg1out_to_controlunit))
			((rs2)(registers_reg2out_to_controlunit))
			((MemtoReg)(controlunit_memtoreg_to_idex))
			((RegWrite)(controlunit_regwrite_to_idex))
			((MemRead)(controlunit_memread_to_idex))
			((MemWrite)(controlunit_memwrite_to_idex))
			((Branch)(controlunit_earlybranch_to_pcmux))
			((ALUSrc)(controlunit_alusource_to_idex))
			((ALUOp)(contolunit_aluop_to_idex))
			((if_flush)(controlunit_ifflush_to_ifid))
		)
	)
	(_object
		(_port(_int clock -1 0 10(_ent(_in))))
		(_port(_int resetbar -1 0 11(_ent(_in))))
		(_sig(_int branchand_jumpbranchselect_to_pc_mux -1 0 40(_arch(_uni))))
		(_sig(_int controlunit_earlybranchcontrol_to_pc_mux -1 0 41(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 42(_array -1((_dto i 15 i 0)))))
		(_sig(_int pc4adder_pcplus4_to_pc_mux 0 0 42(_arch(_uni))))
		(_sig(_int pcplusimmadder_pcplusimm_to_pc_mux 0 0 43(_arch(_uni))))
		(_sig(_int controlunit_earlybranch_to_pcmux -1 0 44(_arch(_uni))))
		(_sig(_int pc_pcout_to_pc4adder 0 0 48(_arch(_uni))))
		(_sig(_int pc_mux_pcsource_to_pc 0 0 51(_arch(_uni))))
		(_sig(_int hazardunit_pcwrite_to_pc -1 0 52(_arch(_uni))))
		(_sig(_int pc_pcout_to_instruction_memory 0 0 57(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 62(_array -1((_dto i 31 i 0)))))
		(_sig(_int instruction_memory_instruction_to_ifid 1 0 62(_arch(_uni))))
		(_sig(_int pc_pcout_to_ifid 0 0 63(_arch(_uni))))
		(_sig(_int hazardunit_ifidwrite_to_ifid -1 0 64(_arch(_uni))))
		(_sig(_int controlunit_ifidflush_to_ifid -1 0 65(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 66(_array -1((_dto i 4 i 0)))))
		(_sig(_int ifid_rs1_to_register 2 0 66(_arch(_uni))))
		(_sig(_int ifid_rs2_to_register 2 0 67(_arch(_uni))))
		(_sig(_int ifid_rd_to_register 2 0 68(_arch(_uni))))
		(_sig(_int ifid_instruction_to_OUT 1 0 69(_arch(_uni))))
		(_sig(_int ifid_pcout_to_OUT 0 0 70(_arch(_uni))))
		(_sig(_int ifid_instruction_to_immediategen 1 0 79(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_pcimmadder 1 0 83(_arch(_uni))))
		(_sig(_int ifid_pcout_to_pcimmadder 0 0 84(_arch(_uni))))
		(_sig(_int immediategen_immediate_to_idex 1 0 89(_arch(_uni))))
		(_sig(_int memwb_regwrite_to_registers -1 0 92(_arch(_uni))))
		(_sig(_int ifid_rs1_to_registers 2 0 93(_arch(_uni))))
		(_sig(_int ifid_rs2_to_registers 2 0 94(_arch(_uni))))
		(_sig(_int memwb_regselect_to_registers 2 0 95(_arch(_uni))))
		(_sig(_int writebackmux_writedata_to_registers 1 0 96(_arch(_uni))))
		(_sig(_int registers_reg1out_to_idex 1 0 97(_arch(_uni))))
		(_sig(_int registers_reg2out_to_idex 1 0 98(_arch(_uni))))
		(_sig(_int ifid_instruction_to_controlunit 1 0 102(_arch(_uni))))
		(_sig(_int hazardunit_cntrlsigmuxto_controlunit -1 0 103(_arch(_uni))))
		(_sig(_int registers_reg1out_to_controlunit 1 0 104(_arch(_uni))))
		(_sig(_int registers_reg2out_to_controlunit 1 0 105(_arch(_uni))))
		(_sig(_int controlunit_memtoreg_to_idex -1 0 106(_arch(_uni))))
		(_sig(_int controlunit_regwrite_to_idex -1 0 107(_arch(_uni))))
		(_sig(_int controlunit_memread_to_idex -1 0 108(_arch(_uni))))
		(_sig(_int controlunit_memwrite_to_idex -1 0 109(_arch(_uni))))
		(_sig(_int controlunit_earlybranchSOURCE_to_pcmux -1 0 110(_arch(_uni))))
		(_sig(_int controlunit_alusource_to_idex -1 0 111(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 112(_array -1((_dto i 1 i 0)))))
		(_sig(_int contolunit_aluop_to_idex 3 0 112(_arch(_uni))))
		(_sig(_int controlunit_ifflush_to_ifid -1 0 113(_arch(_uni))))
		(_prcs
			(line__182(_arch 0 0 182(_assignment(_alias((pc_pcout_to_ifid)(pc_pcout_to_instruction_memory)))(_trgt(12))(_sens(10)))))
			(line__183(_arch 1 0 183(_assignment(_alias((pc_pcout_to_pc4adder)(pc_pcout_to_instruction_memory)))(_trgt(7))(_sens(10)))))
			(line__217(_arch 2 0 217(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(22))(_sens(19)))))
			(line__224(_arch 3 0 224(_assignment(_alias((ifid_instruction_to_immediategen)(ifid_instruction_to_OUT)))(_trgt(20))(_sens(18)))))
			(line__237(_arch 4 0 237(_assignment(_alias((ifid_pcout_to_pcimmadder)(ifid_pcout_to_OUT)))(_trgt(22))(_sens(19)))))
			(line__265(_arch 5 0 265(_assignment(_alias((registers_reg1out_to_controlunit)(registers_reg1out_to_idex)))(_trgt(33))(_sens(29)))))
			(line__266(_arch 6 0 266(_assignment(_alias((registers_reg2out_to_controlunit)(registers_reg2out_to_idex)))(_trgt(34))(_sens(30)))))
		)
		(_type(_ext ieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(NUMERIC_STD)))
	(_model . structural 7 -1)
)
