\hypertarget{struct_l_p_c___s_s_p___type_def}{\section{\-L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-Type\-Def \-Struct \-Reference}
\label{struct_l_p_c___s_s_p___type_def}\index{\-L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-Type\-Def@{\-L\-P\-C\-\_\-\-S\-S\-P\-\_\-\-Type\-Def}}
}


\-Synchronous \-Serial \-Communication (\-S\-S\-P) register structure definition.  




{\ttfamily \#include $<$\-L\-P\-C17xx.\-h$>$}

\subsection*{\-Public \-Attributes}
\begin{DoxyCompactItemize}
\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_a32a68722d4e2c1b7dfc787c779a380a3}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-C\-R0}}\label{struct_l_p_c___s_s_p___type_def_a32a68722d4e2c1b7dfc787c779a380a3}

\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_a016ea63a8c118f5b75a64a6e5f81c984}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-C\-R1}}\label{struct_l_p_c___s_s_p___type_def_a016ea63a8c118f5b75a64a6e5f81c984}

\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_a305381985bf14d72c35b97ac3b56661e}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-R}}\label{struct_l_p_c___s_s_p___type_def_a305381985bf14d72c35b97ac3b56661e}

\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_a82edd1e82e00dbdc9db58e5173893d77}{\hyperlink{group___c_m_s_i_s__core__definitions_gaf63697ed9952cc71e1225efe205f6cd3}{\-\_\-\-\_\-\-I} uint32\-\_\-t {\bfseries \-S\-R}}\label{struct_l_p_c___s_s_p___type_def_a82edd1e82e00dbdc9db58e5173893d77}

\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_a454a4d1a09ccb43c3f3a8965a8b30087}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-C\-P\-S\-R}}\label{struct_l_p_c___s_s_p___type_def_a454a4d1a09ccb43c3f3a8965a8b30087}

\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_a61842512c283fb1c980ec6f04927a62c}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-I\-M\-S\-C}}\label{struct_l_p_c___s_s_p___type_def_a61842512c283fb1c980ec6f04927a62c}

\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_ac864a0884f6871821318720c8a7c06ef}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-R\-I\-S}}\label{struct_l_p_c___s_s_p___type_def_ac864a0884f6871821318720c8a7c06ef}

\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_a47daa783e72e341ffa762b8f89d32a74}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-M\-I\-S}}\label{struct_l_p_c___s_s_p___type_def_a47daa783e72e341ffa762b8f89d32a74}

\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_afd52865baab6eb928d86d2f79293df2d}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-I\-C\-R}}\label{struct_l_p_c___s_s_p___type_def_afd52865baab6eb928d86d2f79293df2d}

\item 
\hypertarget{struct_l_p_c___s_s_p___type_def_a94233394a593bf8de9a8497bf37cbc3c}{\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t {\bfseries \-D\-M\-A\-C\-R}}\label{struct_l_p_c___s_s_p___type_def_a94233394a593bf8de9a8497bf37cbc3c}

\end{DoxyCompactItemize}


\subsection{\-Detailed \-Description}
\-Synchronous \-Serial \-Communication (\-S\-S\-P) register structure definition. 

\-Definition at line 455 of file \-L\-P\-C17xx.\-h.



\-The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
\-C\-:/tesis/localwork/workspace/\-Flight\-Computer/src/board/\-L\-P\-C\-Xpresso/\-L\-P\-C17\-X\-X\-\_\-\-C\-M\-S\-I\-S\-\_\-\-Drivers/\-Core/\-C\-M3/\-Device\-Support/\-N\-X\-P/\-L\-P\-C17xx/\hyperlink{_l_p_c17xx_8h}{\-L\-P\-C17xx.\-h}\end{DoxyCompactItemize}
