Tiny Computer Architecture
By Amit Roy 
Date: 31-Aug, 2023
Email: amitrupu@gmail.com

For free Verilog-95 simulator, download and build Veriwell from https://sourceforge.net/projects/veriwell/
RTL source is in Verilog-95 inside src/v directory
For simulation, run: make program=<program_suffix> out=<suffix>

For VCS simulation, run: make compile=sim
RTL source is in SystemVerilog inside src/sv directory
