# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../../full_adder/full_adder.srcs/sources_1/new/full_adder.v" \
"../../../../../half_adder/half_adder.srcs/sources_1/new/half_adder.v" \
"../../../../ripple_carry_4bits_adder.srcs/sources_1/new/ripple_carry_4bit_adder.v" \
"../../../../ripple_carry_4bits_adder.srcs/sim_1/new/ripple_carry_4bit_adder_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
