/*
    This file was generated automatically by Alchitry Labs 2.0.30-BETA.
    Do not edit this file directly. Instead edit the original Lucid source.
    This is a temporary file and any changes made to it will be destroyed.
*/

module right_shifter (
        input wire [31:0] a,
        input wire [31:0] b,
        output reg [31:0] out
    );
    logic [4:0] M_mux_s0;
    logic [4:0][31:0] M_mux_i0;
    logic [4:0][31:0] M_mux_i1;
    logic [4:0][31:0] M_mux_out;
    
    genvar idx_0_1464706361;
    
    generate
        for (idx_0_1464706361 = 0; idx_0_1464706361 < 5; idx_0_1464706361 = idx_0_1464706361 + 1) begin: forLoop_idx_0_1464706361
            mux_2 mux (
                .s0(M_mux_s0[idx_0_1464706361]),
                .i0(M_mux_i0[idx_0_1464706361]),
                .i1(M_mux_i1[idx_0_1464706361]),
                .out(M_mux_out[idx_0_1464706361])
            );
        end
    endgenerate
    
    
    logic [31:0] wr;
    logic [31:0] xr;
    logic [31:0] yr;
    logic [31:0] zr;
    always @* begin
        M_mux_i0[1'h0] = a;
        M_mux_i1[1'h0] = {16'h0, a[5'h1f:5'h10]};
        M_mux_s0[1'h0] = b[3'h4];
        wr = M_mux_out[1'h0];
        M_mux_i0[1'h1] = wr;
        M_mux_i1[1'h1] = {8'h0, wr[5'h1f:4'h8]};
        M_mux_s0[1'h1] = b[2'h3];
        xr = M_mux_out[1'h1];
        M_mux_i0[2'h2] = xr;
        M_mux_i1[2'h2] = {4'h0, xr[5'h1f:3'h4]};
        M_mux_s0[2'h2] = b[2'h2];
        yr = M_mux_out[2'h2];
        M_mux_i0[2'h3] = yr;
        M_mux_i1[2'h3] = {2'h0, yr[5'h1f:2'h2]};
        M_mux_s0[2'h3] = b[1'h1];
        zr = M_mux_out[2'h3];
        M_mux_i0[3'h4] = zr;
        M_mux_i1[3'h4] = {1'h0, zr[5'h1f:1'h1]};
        M_mux_s0[3'h4] = b[1'h0];
        out = M_mux_out[3'h4];
    end
    
    
endmodule