$date
	Fri Jan 27 10:13:28 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module UartRxTest $end
$var wire 8 ! data [7:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ uart_rx $end
$scope module uart_rx_uut $end
$var wire 1 " clk $end
$var wire 1 % read $end
$var wire 1 # rst $end
$var wire 1 $ uart_rx $end
$var wire 8 & data [7:0] $end
$var wire 1 ' busy $end
$var parameter 32 ( BAUD $end
$var parameter 32 ) CLK_FREQUENCY_HZ $end
$var parameter 64 * DIV_COUNTER $end
$var parameter 32 + DIV_PER_BIT $end
$var parameter 32 , DIV_SAMPLE $end
$var parameter 64 - MAX_BAUD_COUNTER $end
$var parameter 32 . MID_POINT $end
$var reg 2 / baud_counter [1:0] $end
$var reg 4 0 bit_counter [3:0] $end
$var reg 1 1 clear_bit $end
$var reg 1 2 clear_sample $end
$var reg 10 3 data_register [9:0] $end
$var reg 1 4 inc_bit $end
$var reg 1 5 inc_sample $end
$var reg 2 6 next_state [1:0] $end
$var reg 2 7 sample_counter [1:0] $end
$var reg 1 8 shift $end
$var reg 2 9 state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b10 .
b10 -
b100 ,
b1010 +
b10 *
b1100100 )
b1010 (
$end
#0
$dumpvars
b10 9
x8
b0 7
b10 6
x5
x4
b0 3
x2
x1
b0 0
b0 /
0'
b0 &
z%
1$
1#
0"
b0 !
$end
#1
04
01
05
02
08
1"
#2
0"
0$
#3
1"
#4
0"
1$
#5
1"
#6
0"
