Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Mar 29 08:47:45 2018
| Host         : PCMICVFAT3 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file AXI_TX_CONTROLLER_v1_0_control_sets_placed.rpt
| Design       : AXI_TX_CONTROLLER_v1_0
| Device       : xc7vx485t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    57 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             520 |          131 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|       Clock Signal      |                                  Enable Signal                                 |                            Set/Reset Signal                           | Slice Load Count | Bel Load Count |
+-------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+
|  clk_40MHz_IBUF_BUFG    |                                                                                | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              1 |
|  clk_40MHz_IBUF_BUFG    |                                                                                |                                                                       |                2 |              3 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_awready0                               | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/axi_arready_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              4 |
|  s00_axi_aclk_IBUF_BUFG |                                                                                | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                3 |              6 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                      | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                      | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                      | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                      | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                      | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                      | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg8[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg8[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg8[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg8[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                1 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                        | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                       | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                2 |              8 |
|  clk_40MHz_IBUF_BUFG    |                                                                                | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/cnt[0]_i_1_n_0 |                8 |             32 |
|  clk_40MHz_IBUF_BUFG    | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/cnt_LV1A_reg[0]_i_1_n_0 | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |                8 |             32 |
|  s00_axi_aclk_IBUF_BUFG | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/slv_reg_rden__0                            | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |               15 |             32 |
|  clk_40MHz_IBUF_BUFG    | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/DELAY1_reg0             | AXI_TX_CONTROLLER_v1_0_S00_AXI_inst/counter_logic_inst/clear          |               14 |             64 |
+-------------------------+--------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 3      |                     1 |
| 4      |                     2 |
| 6      |                     1 |
| 8      |                    48 |
| 16+    |                     4 |
+--------+-----------------------+


