# tb.yml - Simulation Testbench Configuration

# List of Verilog testbenches (or other sources) needed for simulations.
sim.inputs.tb_input_files: [
  # BSG Modules
  "${bsg_root}/bsg_tag/bsg_tag_pkg.v",
  "${bsg_root}/bsg_misc/bsg_defines.v",
  "${bsg_root}/bsg_clk_gen/bsg_nonsynth_clk_watcher.v",
  "${bsg_root}/bsg_test/bsg_nonsynth_clock_gen.v",
  "${bsg_root}/bsg_test/bsg_nonsynth_reset_gen.v",
  "${bsg_root}/bsg_fsb/bsg_fsb_node_trace_replay.v",
  
  # Project Modules
  "v/bsg_tag_ram_pkg.v",
  "v/bsg_piso.v",
  "v/bsg_tag_trace_replay.v",
  "v/bsg_tag_ram_tb.v",
]
sim.inputs.tb_input_files_meta: [subst]

# Toplevel simulation module name
sim.inputs.tb_name: "bsg_tag_ram_tb"
sim.inputs.dut_path: "bsg_tag_ram_tb.DUT"

# Search directories for `include directives in simulations
sim.inputs.tb_incdir: [
  "${bsg_root}/bsg_misc",
  "${bsg_root}/bsg_tag",
  "${bsg_root}/hard/fakeram",
]
sim.inputs.tb_incdir_meta: [subst]

# Macro definitions for simulations
sim.inputs.tb_defines: [
  "BSG_TAG_CLOCK_PERIOD_PS=20000",
  "BSG_CORE_CLOCK_PERIOD_PS=10000",
]
sim.inputs.tb_defines_meta: [subst]

# List of trace files for the simulation
sim.inputs.trace_files: [
  "v/trace.tr"
]

