// Seed: 299938474
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_5;
  always @(id_3 or posedge 1'b0);
  always @(posedge 1 or posedge 1) begin
    $display(1);
  end
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output supply0 id_2,
    input wand id_3,
    input supply1 id_4
);
  wire id_6;
  module_0(
      id_6, id_6, id_6, id_6
  );
  initial begin
    id_0 <= id_4 - 1;
  end
endmodule
