Warning: Can't read link_library file 'dft_jtag.sldb'. (UID-3)
Warning: Can't read link_library file 'dft_lbist.sldb'. (UID-3)
Warning: Can't read link_library file 'dft_mbist.sldb'. (UID-3)
Information: Updating design information... (UID-85)
 
****************************************
Report : qor
Design : traditionalMac_v1
Version: T-2022.03-SP5
Date   : Fri Jan 30 12:10:25 2026
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              29.00
  Critical Path Length:          9.17
  Critical Path Slack:          13.56
  Critical Path Clk Period:     25.00
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          3
  Hierarchical Port Count:         98
  Leaf Cell Count:                280
  Buf/Inv Cell Count:              46
  Buf Cell Count:                   0
  Inv Cell Count:                  46
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       257
  Sequential Cell Count:           23
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      835.200008
  Noncombinational Area:   180.720002
  Buf/Inv Area:             49.680002
  Total Buffer Area:             0.00
  Total Inverter Area:          49.68
  Macro/Black Box Area:      0.000000
  Net Area:                  0.000000
  -----------------------------------
  Cell Area:              1015.920010
  Design Area:            1015.920010


  Design Rules
  -----------------------------------
  Total Number of Nets:           347
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: inlsrv3

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.08
  Logic Optimization:                  0.74
  Mapping Optimization:                4.37
  -----------------------------------------
  Overall Compile Time:               20.48
  Overall Compile Wall Clock Time:    17.34

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
