<h1 align="center">ê¹€ì„ì¤‘ â€¢ Kim EulJoong</h1>
<p align="center"><b>AI system semiconductor programming</b></p>

<p align="center">
  <a href="https://www.notion.so/2690f9de1fdd80e0908eed3fda2ed0b1">Portfolio</a> Â·
  <a href="mailto:kimeuljoong97@gmail.com">Email</a>
</p>

---

## ğŸ‘‹ About me
SoC/FPGA Â· ë°˜ë„ì²´ ì‹œìŠ¤í…œê³¼ AIë¥¼ ì‡ëŠ” í”„ë¡œì íŠ¸ë¥¼ ê¾¸ì¤€íˆ í•˜ê³  ìˆìŠµë‹ˆë‹¤.  
í•˜ë“œì›¨ì–´(Verilog/SystemVerilog, AXI/APB, RISC-V, VGA)ë¶€í„° íŒì›¨ì–´ ë° ì†Œí”„íŠ¸ì›¨ì–´(AI)ê¹Œì§€! 

### ğŸ“ Education
- **ë¬¼ë¦¬í•™ê³¼ & ì»´í“¨í„°ê³µí•™ê³¼** ë³µìˆ˜ì „ê³µ
- **ëŒ€í•œìƒê³µíšŒì˜ì†Œ ì„œìš¸ê¸°ìˆ êµìœ¡ì„¼í„° í•œêµ­íŒ¹ë¦¬ìŠ¤ì‚°ì—…í˜‘íšŒ ì£¼ê´€ AI ì‹œìŠ¤í…œ ë°˜ë„ì²´ 2ê¸°**

### ğŸ› ï¸ Skills
- **Hardware / SoC**
  - SystemVerilog/Verilog, AXI4 / APB, SV Verification, Vivado(2020.2), Synopsys, VCS/Verdi  
  - FPGA(Zybo Z7-20, Basys3), IP Integrator(Zybo), Custom Compiler(Layout)
- **Embedded / Firmware**
  - STM32 (C), Vitis, UART/I2C/SPI, GPIO/IRQ, ì‹¤ì‹œê°„ í”„ë¡œí† ì½œ êµ¬í˜„
- **AI / Vision & Data**
  - Python, OpenCV, YOLO(v5/v8), RandomForest, ë°ì´í„° ì „ì²˜ë¦¬Â·ë¼ë²¨ë§Â·ë¶„ë¥˜, Colab/Notebook
- **Software / Web**
  - Flask/FastAPI, React, SQL, ê°„ë‹¨í•œ ëŒ€ì‹œë³´ë“œÂ·REST API, Jupyter
- **Tools**
  - Git/GitHub, Notion, Jira, Matlab
- **OS**
  - Linux, Ubuntu
---

## ğŸ”§ Tech
`FPGA` `SystemVerilog` `Verilog` `C` `Python` `Colab` `Matlab` `Vitis` `STM32CubeIDE` `Vivado` `Synopsys` `VCS` `Verdi` `Custom Compiler` 
`AXI4` `APB` `RISC-V` `OpenCV` `React` `Flask` `SQL` `Jupyter` `Cortex-M3` `VGA`

---

## â­ Featured Projects
> ìì„¸í•œ ë‚´ìš©ê³¼ ë°ëª¨ëŠ” ê° ë ˆí¬ì—ì„œ í™•ì¸í•˜ì„¸ìš”.

- **VGA_Motion_Recognition_Game** â€” ìµœì¢… í”„ë¡œì íŠ¸(ëª¨ì…˜/ì˜ìƒ + VGA ì¶œë ¥)  
  https://github.com/KimEulJoong/VGA_Motion_Recognition_Game :contentReference[oaicite:1]{index=1}
- **512-point_FFT** - 512point FFT ì„¤ê³„
  https://github.com/KimEulJoong/FFT_Hardware :contentReference[oaicite:2]{index=2}
- **RV32I_CPU_APB_AXI4_LITE** â€” RISC-V RV32I ì½”ì–´ + APB/AXI4-Lite ì¸í„°í˜ì´ìŠ¤ ì‹¤ìŠµ  
  https://github.com/KimEulJoong/RV32I_CPU_APB_AXI4_LITE :contentReference[oaicite:3]{index=3}
- **AMBA-APB-AXI-Protocol** â€” AMBA APB/AXI í”„ë¡œí† ì½œ ê´€ë ¨ ìë£Œ/ì‹¤ìŠµ ì •ë¦¬  
  https://github.com/KimEulJoong/AMBA-APB-AXI-Protocol :contentReference[oaicite:4]{index=4}
- **FPGA_Basys3_comprehensive_control_system** - Basys3 ë° HC-SR04, DHT11 ì„¼ì„œ ê¸°ë°˜ ë™ì‘ ë° ì œì–´ ì¢…í•© ì‹œìŠ¤í…œ ì„¤ê³„
  https://github.com/KimEulJoong/verilog-basys3_project :contentReference[oaicite:5]{index=5}
- **Project_AI_Parking_Lot** â€” ì£¼ì°¨ì¥ AI í”„ë¡œì íŠ¸(ë²ˆí˜¸íŒ/ì ìœ  ì¸ì‹ ë“±)  
  https://github.com/KimEulJoong/Project_AI_Parking_Lot :contentReference[oaicite:6]{index=6}
- **face_attendance** Â· **faceattendance_front_react** â€” ì–¼êµ´ ì¸ì‹ ì¶œê²° ì‹œìŠ¤í…œ(ë°±ì—”ë“œ/í”„ë¡ íŠ¸)  
  https://github.com/KimEulJoong/face_attendance  
  https://github.com/KimEulJoong/faceattendance_front_react :contentReference[oaicite:7]{index=7}
  

---

## ğŸ—‚ More repositories
í•˜ë“œì›¨ì–´ Â· ì„ë² ë””ë“œ Â· AI/ë°ì´í„° ì‚¬ì´ë“œ ì‘ì—…ë“¤

- **verilog-basys3_project** Â· **VGA** Â· **Device_Lab** (C/Verilog ì‹¤ìŠµ ëª¨ìŒ) :contentReference[oaicite:7]{index=7}
- **Wine-Classification-AI** Â· **seoul_weather_5m** (ë¶„ë¥˜/ì‹œê³„ì—´ ë°ì´í„° íƒìƒ‰) :contentReference[oaicite:8]{index=8}
- **Predict_Web** Â· **da_design_server** (ì›¹/ì„œë²„ ì‚¬ì´ë“œ í† ì´) :contentReference[oaicite:9]{index=9}

ğŸ‘‰ ì „ì²´ ëª©ë¡: https://github.com/KimEulJoong?tab=repositories

---

## ğŸ“« Contact
- ì´ë©”ì¼: **kimeuljoong97@gmail.com**
- í¬íŠ¸í´ë¦¬ì˜¤: **https://KimEulJoong.github.io**
- Notion: https://www.notion.so/2690f9de1fdd80e0908eed3fda2ed0b1

---

<sub>â€» í”„ë¡œí•„ ìƒë‹¨ì— ì´ ì†Œê°œê°€ ë³´ì´ë ¤ë©´ ë ˆí¬ ì´ë¦„ì´ <code>KimEulJoong</code> ì´ì–´ì•¼ í•˜ê³ , ì´ íŒŒì¼ì´ ë ˆí¬ì˜ <code>README.md</code> ì—¬ì•¼ í•©ë‹ˆë‹¤.</sub>
