INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/OUTR_Controller/OUTR_Controller.srcs/sources_1/new/outr_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outr_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/OUTR_Controller/OUTR_Controller.srcs/sim_1/new/outr_controller_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_outr_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/HP/Desktop/up/OUTR_Controller/OUTR_Controller.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
