{"vcs1":{"timestamp_begin":1680402931.375238839, "rt":1.12, "ut":0.27, "st":0.13}}
{"vcselab":{"timestamp_begin":1680402932.522282158, "rt":1.41, "ut":0.21, "st":0.07}}
{"link":{"timestamp_begin":1680402933.950454445, "rt":0.22, "ut":0.06, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680402931.097016125}
{"VCS_COMP_START_TIME": 1680402931.097016125}
{"VCS_COMP_END_TIME": 1680402936.155405752}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 340124}}
{"stitch_vcselab": {"peak_mem": 239008}}
