----------
check_antennas
['-net', '-verbose']
['-net', '-report_file', '-report_violating_nets', '-verbose']
['-net', '-report_file', '-report_violating_nets', '-verbose']
['-net', '-verbose']
Help/Proc: False
Help/Rdme: True
Proc/Rdme: False
----------
density_fill
Success.
----------
macro_placement
Success.
----------
man
Success.
----------
initialize_floorplan
Success.
----------
make_tracks
Success.
----------
insert_tiecells
Success.
----------
tapcell
Success.
----------
cut_rows
Success.
----------
tapcell_ripup
Success.
----------
place_endcaps
Success.
----------
place_tapcells
Success.
----------
set_global_routing_layer_adjustment
Success.
----------
set_global_routing_region_adjustment
Success.
----------
set_routing_layers
['-clock', '-signal']
['-clock', '-max', '-signal']
['-clock', '-signal']
['-clock', '-max', '-signal']
Help/Proc: True
Help/Rdme: False
Proc/Rdme: False
----------
set_macro_extension
Success.
----------
set_pin_offset
Success.
----------
set_global_routing_random
Success.
----------
global_route
Success.
----------
repair_antennas
Success.
----------
set_nets_to_route
Success.
----------
read_guides
Success.
----------
draw_route_guides
Success.
----------
global_route_debug
Success.
----------
report_wire_length
Success.
----------
create_toolbar_button
Success.
----------
create_menu_item
Success.
----------
save_image
Success.
----------
save_clocktree_image
Success.
----------
select
Success.
----------
display_timing_cone
Success.
----------
focus_net
Success.
----------
pdngen
Success.
----------
set_voltage_domain
Success.
----------
define_pdn_grid
['-cells', '-default', '-existing', '-grid_over_boundary', '-grid_over_pg_pins', '-halo', '-instances', '-macro', '-name', '-obstructions', '-orient', '-pins', '-power_control', '-power_control_network', '-power_switch_cell', '-starts_with', '-voltage_domains']
['-cells', '-existing', '-halo', '-instances', '-macro', '-name', '-obstructions', '-orient', '-pins', '-power_control', '-power_control_network', '-power_switch_cell', '-voltage_domains']
['-cells', '-default', '-existing', '-grid_over_boundary', '-grid_over_pg_pins', '-halo', '-instances', '-macro', '-name', '-obstructions', '-orient', '-pins', '-power_control', '-power_control_network', '-power_switch_cell', '-starts_with', '-voltage_domains']
['-cells', '-default', '-existing', '-grid_over_boundary', '-grid_over_pg_pins', '-halo', '-instances', '-macro', '-name', '-obstructions', '-orient', '-pins', '-power_control', '-power_control_network', '-power_switch_cell', '-starts_with', '-voltage_domain']
['-cells', '-existing', '-halo', '-instances', '-macro', '-name', '-obstructions', '-orient', '-pins', '-power_control', '-power_control_network', '-power_switch_cell', '-voltage_domains']
['-cells', '-default', '-existing', '-grid_over_boundary', '-grid_over_pg_pins', '-halo', '-instances', '-macro', '-name', '-obstructions', '-orient', '-pins', '-power_control', '-power_control_network', '-power_switch_cell', '-starts_with', '-voltage_domain']
Help/Proc: False
Help/Rdme: False
Proc/Rdme: False
----------
define_power_switch_cell
Success.
----------
add_pdn_stripe
Success.
----------
add_pdn_ring
Success.
----------
add_pdn_connect
Success.
----------
add_sroute_connect
Success.
----------
repair_pdn_vias
Success.
----------
analyze_power_grid
Success.
----------
check_power_grid
Success.
----------
write_pg_spice
Success.
----------
set_pdnsim_net_voltage
Success.
----------
set_routing_alpha
Success.
----------
define_pin_shape_pattern
Success.
----------
set_io_pin_constraint
Success.
----------
set_pin_length
Success.
----------
set_pin_length_extension
Success.
----------
set_pin_thick_multiplier
Success.
----------
set_simulated_annealing
Success.
----------
simulated_annealing_debug
Success.
----------
place_pin
Success.
----------
write_pin_placement
Success.
----------
place_pins
Success.
----------
detailed_route
Success.
----------
detailed_route_debug
Success.
----------
pin_access
Success.
----------
configure_cts_characterization
Success.
----------
clock_tree_synthesis
Success.
----------
report_cts
Success.
----------
detailed_placement
Success.
----------
set_placement_padding
Success.
----------
filler_placement
Success.
----------
remove_fillers
Success.
----------
check_placement
Success.
----------
optimize_mirroring
Success.
----------
restructure
Success.
----------
global_placement
Success.
----------
cluster_flops
Success.
----------
rtl_macro_placer
Success.
----------
place_macro
Success.
----------
write_macro_placement
Success.
----------
triton_part_hypergraph
Success.
----------
evaluate_hypergraph_solution
Success.
----------
triton_part_design
Success.
----------
evaluate_part_design_solution
Success.
----------
write_partition_verilog
Success.
----------
read_partitioning
Success.
----------
preview_dft
Success.
----------
insert_dft
Success.
----------
set_dft_config
Success.
----------
report_dft_config
Success.
----------
read_upf
Success.
----------
create_power_domain
Success.
----------
create_logic_port
Success.
----------
create_power_switch
Success.
----------
set_isolation
Success.
----------
use_interface_cell
Success.
----------
set_domain_area
Success.
----------
map_power_switch
Success.
----------
make_io_bump_array
Success.
----------
remove_io_bump_array
Success.
----------
remove_io_bump
Success.
----------
assign_io_bump
Success.
----------
make_io_sites
['-corner_site', '-horizontal_site', '-offset', '-ring_index', '-rotation_corner', '-rotation_horizontal', '-rotation_vertical', '-vertical_site']
['-corner_site', '-horizontal_site', '-offset', '-ring_index', '-rotation', '-rotation_corner', '-rotation_horizontal', '-rotation_vertical', '-vertical_site']
['-corner_site', '-horizontal_site', '-offset', '-ring_index', '-rotation', '-rotation_corner', '-rotation_horizontal', '-rotation_vertical', '-vertical_site']
['-corner_site', '-horizontal_site', '-offset', '-ring_index', '-rotation_corner', '-rotation_horizontal', '-rotation_vertical', '-vertical_site']
Help/Proc: False
Help/Rdme: True
Proc/Rdme: False
----------
remove_io_rows
Success.
----------
place_corners
Success.
----------
place_pad
Success.
----------
place_io_fill
Success.
----------
connect_by_abutment
Success.
----------
place_bondpad
Success.
----------
place_io_terminals
Success.
----------
rdl_route
Success.
----------
define_process_corner
Success.
----------
extract_parasitics
Success.
----------
write_spef
Success.
----------
adjust_rc
Success.
----------
diff_spef
Success.
----------
bench_wires
Success.
----------
bench_verilog
Success.
----------
bench_read_spef
Success.
----------
write_rules
Success.
----------
set_layer_rc
Success.
----------
set_wire_rc
Success.
----------
estimate_parasitics
Success.
----------
set_dont_use
Success.
----------
unset_dont_use
Success.
----------
set_dont_touch
Success.
----------
unset_dont_touch
Success.
----------
buffer_ports
Success.
----------
remove_buffers
Success.
----------
repair_design
Success.
----------
repair_clock_nets
Success.
----------
repair_clock_inverters
Success.
----------
repair_tie_fanout
Success.
----------
repair_timing
Success.
----------
report_design_area
Success.
----------
report_floating_nets
Success.
----------
create_physical_cluster
Success.
----------
create_child_physical_clusters
Success.
----------
set_ndr_layer_rule
Success.
----------
set_ndr_rules
Success.
----------
create_ndr
Success.
----------
create_voltage_domain
Success.
----------
delete_physical_cluster
Success.
----------
delete_voltage_domain
Success.
----------
assign_power_net
Success.
----------
assign_ground_net
Success.
----------
add_to_physical_cluster
Success.
----------
remove_from_physical_cluster
Success.
----------
report_physical_clusters
Success.
----------
report_voltage_domains
Success.
----------
report_group
Success.
----------
write_guides
Success.
----------
Succeeded: 142 out of 146 tests.
