

================================================================
== Vivado HLS Report for 'copy_input_fmem2buff_5'
================================================================
* Date:           Sun Apr 28 15:50:18 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mobile_net_hls_v1
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.20|     3.675|        0.52|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   45|  869|   45|  869|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+
        |- Loop 1     |   44|  868| 22 ~ 434 |          -|          -|       2|    no    |
        | + Loop 1.1  |   20|  432|  5 ~ 27  |          -|          -| 4 ~ 16 |    no    |
        |  ++ zds1    |    1|   16|         1|          1|          1| 1 ~ 16 |    yes   |
        |  ++ zds3    |   17|   17|         3|          1|          1|      16|    yes   |
        |  ++ zds4    |    2|   17|         3|          1|          1| 1 ~ 16 |    yes   |
        |  ++ zds5    |   17|   17|         3|          1|          1|      16|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 36
* Pipeline : 4
  Pipeline-0 : II = 1, D = 3, States = { 11 12 13 }
  Pipeline-1 : II = 1, D = 3, States = { 22 23 24 }
  Pipeline-2 : II = 1, D = 3, States = { 32 33 34 }
  Pipeline-3 : II = 1, D = 1, States = { 35 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	25  / (tmp_92 & !tmp_590 & tmp_88)
	4  / (tmp_92 & !tmp_590 & !tmp_88 & !tmp_587)
	15  / (tmp_92 & !tmp_590 & !tmp_88 & tmp_587)
	35  / (tmp_92 & tmp_590)
	2  / (!tmp_92)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	14  / (exitcond)
	12  / (!exitcond)
12 --> 
	13  / true
13 --> 
	11  / true
14 --> 
	3  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	14  / (!tmp_102)
	23  / (tmp_102)
23 --> 
	24  / true
24 --> 
	22  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	14  / (exitcond6)
	33  / (!exitcond6)
33 --> 
	34  / true
34 --> 
	32  / true
35 --> 
	36  / (!tmp_95)
	35  / (tmp_95)
36 --> 
	14  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.77>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%cLoops_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %cLoops)"   --->   Operation 37 'read' 'cLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%rLoops_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %rLoops)"   --->   Operation 38 'read' 'rLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%nLoops_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %nLoops)"   --->   Operation 39 'read' 'nLoops_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%c_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %c)"   --->   Operation 40 'read' 'c_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%r_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %r)"   --->   Operation 41 'read' 'r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%n_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %n)"   --->   Operation 42 'read' 'n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%inputs_offset1_read = call i20 @_ssdm_op_Read.ap_auto.i20(i20 %inputs_offset1)"   --->   Operation 43 'read' 'inputs_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%inputs_offset_read = call i31 @_ssdm_op_Read.ap_auto.i31(i31 %inputs_offset)"   --->   Operation 44 'read' 'inputs_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%inputs_offset_cast = zext i31 %inputs_offset_read to i32"   --->   Operation 45 'zext' 'inputs_offset_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %input_cntl_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 46 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(half* %inputs, [6 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1048576, [6 x i8]* @p_str5, [7 x i8]* @p_str3, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_586 = trunc i6 %n_read to i5"   --->   Operation 50 'trunc' 'tmp_586' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp = call i19 @_ssdm_op_BitConcatenate.i19.i5.i14(i5 %tmp_586, i14 0)" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 51 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_cast = zext i19 %tmp to i20" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 52 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = call i15 @_ssdm_op_BitConcatenate.i15.i8.i7(i8 %r_read, i7 0)" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 53 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_cast_171 = zext i15 %tmp_s to i20" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 54 'zext' 'tmp_cast_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.88ns)   --->   "%base_addr1 = add i20 %tmp_cast, %tmp_cast_171" [mobile_net_hls_v1/conv.hpp:160]   --->   Operation 55 'add' 'base_addr1' <Predicate = true> <Delay = 0.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%c_cast7 = zext i8 %c_read to i20" [mobile_net_hls_v1/conv.hpp:161]   --->   Operation 56 'zext' 'c_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.89ns)   --->   "%base_addr2 = add i20 %c_cast7, %base_addr1" [mobile_net_hls_v1/conv.hpp:161]   --->   Operation 57 'add' 'base_addr2' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.84ns)   --->   "%tmp_88 = icmp eq i8 %c_read, 0" [mobile_net_hls_v1/conv.hpp:195]   --->   Operation 58 'icmp' 'tmp_88' <Predicate = true> <Delay = 0.84> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.76ns)   --->   "%tmp_89 = add i8 16, %c_read" [mobile_net_hls_v1/conv.hpp:205]   --->   Operation 59 'add' 'tmp_89' <Predicate = true> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_587 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_89, i32 7)" [mobile_net_hls_v1/conv.hpp:205]   --->   Operation 60 'bitselect' 'tmp_587' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%inputs_offset_cast_c = zext i20 %inputs_offset1_read to i21" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 61 'zext' 'inputs_offset_cast_c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_588 = trunc i8 %rLoops_read to i6" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 62 'trunc' 'tmp_588' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_589 = trunc i8 %cLoops_read to i6" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 63 'trunc' 'tmp_589' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_90 = zext i6 %tmp_589 to i32" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 64 'zext' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.65ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%base_addr1_d2 = phi i20 [ %base_addr1, %0 ], [ %base_addr1_d1_5, %11 ]"   --->   Operation 66 'phi' 'base_addr1_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%base_addr2_d2 = phi i20 [ %base_addr2, %0 ], [ %base_addr2_d1_4, %11 ]"   --->   Operation 67 'phi' 'base_addr2_d2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tn = phi i2 [ 0, %0 ], [ %tn_12, %11 ]"   --->   Operation 68 'phi' 'tn' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.44ns)   --->   "%exitcond1 = icmp eq i2 %tn, %nLoops_read" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 69 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.54ns)   --->   "%tn_12 = add i2 %tn, 1" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 70 'add' 'tn_12' <Predicate = true> <Delay = 0.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %12, label %2" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_91 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str258)" [mobile_net_hls_v1/conv.hpp:165]   --->   Operation 72 'specregionbegin' 'tmp_91' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:166]   --->   Operation 73 'speclooptripcount' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.65ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 74 'br' <Predicate = (!exitcond1)> <Delay = 0.65>
ST_2 : Operation 75 [1/1] (1.83ns)   --->   "%full_n_i18_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %input_cntl_V, i1 undef)" [mobile_net_hls_v1/conv.hpp:228]   --->   Operation 75 'nbwrite' 'full_n_i18_0' <Predicate = (exitcond1)> <Delay = 1.83> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 0> <FIFO>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "ret void" [mobile_net_hls_v1/conv.hpp:229]   --->   Operation 76 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.89>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%base_addr1_d = phi i20 [ %base_addr1_d2, %2 ], [ %base_addr1_d2_5, %.loopexit44 ]"   --->   Operation 77 'phi' 'base_addr1_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%base_addr2_d = phi i20 [ %base_addr2_d2, %2 ], [ %base_addr2_d2_4, %.loopexit44 ]"   --->   Operation 78 'phi' 'base_addr2_d' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tr = phi i5 [ 0, %2 ], [ %tr_5, %.loopexit44 ]"   --->   Operation 79 'phi' 'tr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tr_cast_cast9 = zext i5 %tr to i8" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 80 'zext' 'tr_cast_cast9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tr_cast_cast = zext i5 %tr to i6" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 81 'zext' 'tr_cast_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.78ns)   --->   "%tmp_92 = icmp slt i6 %tr_cast_cast, %tmp_588" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 82 'icmp' 'tmp_92' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 16, i64 11)"   --->   Operation 83 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.78ns)   --->   "%tr_5 = add i5 %tr, 1" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 84 'add' 'tr_5' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "br i1 %tmp_92, label %4, label %11" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 85 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_93 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str259)" [mobile_net_hls_v1/conv.hpp:170]   --->   Operation 86 'specregionbegin' 'tmp_93' <Predicate = (tmp_92)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.76ns)   --->   "%tmp_94 = add i8 %tr_cast_cast9, %r_read" [mobile_net_hls_v1/conv.hpp:173]   --->   Operation 87 'add' 'tmp_94' <Predicate = (tmp_92)> <Delay = 0.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_590 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp_94, i32 7)" [mobile_net_hls_v1/conv.hpp:173]   --->   Operation 88 'bitselect' 'tmp_590' <Predicate = (tmp_92)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %tmp_590, label %.preheader43.preheader, label %6" [mobile_net_hls_v1/conv.hpp:173]   --->   Operation 89 'br' <Predicate = (tmp_92)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "br i1 %tmp_88, label %.preheader40.preheader, label %8" [mobile_net_hls_v1/conv.hpp:195]   --->   Operation 90 'br' <Predicate = (tmp_92 & !tmp_590)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_98 = zext i20 %base_addr2_d to i21" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 91 'zext' 'tmp_98' <Predicate = (tmp_92 & !tmp_590 & !tmp_88)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.89ns)   --->   "%tmp_99 = add i21 %inputs_offset_cast_c, %tmp_98" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 92 'add' 'tmp_99' <Predicate = (tmp_92 & !tmp_590 & !tmp_88)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_244_cast = zext i21 %tmp_99 to i32" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 93 'zext' 'tmp_244_cast' <Predicate = (tmp_92 & !tmp_590 & !tmp_88)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (1.00ns)   --->   "%sum9 = add i32 %inputs_offset_cast, %tmp_244_cast" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 94 'add' 'sum9' <Predicate = (tmp_92 & !tmp_590 & !tmp_88)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%sum9_cast = zext i32 %sum9 to i64" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 95 'zext' 'sum9_cast' <Predicate = (tmp_92 & !tmp_590 & !tmp_88)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%inputs_addr_4 = getelementptr half* %inputs, i64 %sum9_cast" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 96 'getelementptr' 'inputs_addr_4' <Predicate = (tmp_92 & !tmp_590 & !tmp_88)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %tmp_587, label %.preheader39.preheader, label %.preheader.preheader" [mobile_net_hls_v1/conv.hpp:205]   --->   Operation 97 'br' <Predicate = (tmp_92 & !tmp_590 & !tmp_88)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_96 = zext i20 %base_addr1_d to i21" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 98 'zext' 'tmp_96' <Predicate = (tmp_92 & !tmp_590 & tmp_88)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.89ns)   --->   "%tmp_97 = add i21 %inputs_offset_cast_c, %tmp_96" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 99 'add' 'tmp_97' <Predicate = (tmp_92 & !tmp_590 & tmp_88)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_241_cast = zext i21 %tmp_97 to i32" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 100 'zext' 'tmp_241_cast' <Predicate = (tmp_92 & !tmp_590 & tmp_88)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.00ns)   --->   "%sum3 = add i32 %inputs_offset_cast, %tmp_241_cast" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 101 'add' 'sum3' <Predicate = (tmp_92 & !tmp_590 & tmp_88)> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%sum3_cast = zext i32 %sum3 to i64" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 102 'zext' 'sum3_cast' <Predicate = (tmp_92 & !tmp_590 & tmp_88)> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "%inputs_addr = getelementptr half* %inputs, i64 %sum3_cast" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 103 'getelementptr' 'inputs_addr' <Predicate = (tmp_92 & !tmp_590 & tmp_88)> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.65ns)   --->   "br label %.preheader43"   --->   Operation 104 'br' <Predicate = (tmp_92 & tmp_590)> <Delay = 0.65>
ST_3 : Operation 105 [1/1] (0.89ns)   --->   "%base_addr1_d1_5 = add i20 %base_addr1_d2, 16384" [mobile_net_hls_v1/conv.hpp:225]   --->   Operation 105 'add' 'base_addr1_d1_5' <Predicate = (!tmp_92)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.89ns)   --->   "%base_addr2_d1_4 = add i20 %base_addr2_d2, 16384" [mobile_net_hls_v1/conv.hpp:226]   --->   Operation 106 'add' 'base_addr2_d1_4' <Predicate = (!tmp_92)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%empty_176 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str258, i32 %tmp_91)" [mobile_net_hls_v1/conv.hpp:227]   --->   Operation 107 'specregionend' 'empty_176' <Predicate = (!tmp_92)> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "br label %1" [mobile_net_hls_v1/conv.hpp:164]   --->   Operation 108 'br' <Predicate = (!tmp_92)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.67>
ST_4 : Operation 109 [7/7] (3.67ns)   --->   "%inputs_addr_15_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 16)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 109 'readreq' 'inputs_addr_15_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.67>
ST_5 : Operation 110 [6/7] (3.67ns)   --->   "%inputs_addr_15_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 16)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 110 'readreq' 'inputs_addr_15_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.67>
ST_6 : Operation 111 [5/7] (3.67ns)   --->   "%inputs_addr_15_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 16)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 111 'readreq' 'inputs_addr_15_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.67>
ST_7 : Operation 112 [4/7] (3.67ns)   --->   "%inputs_addr_15_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 16)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 112 'readreq' 'inputs_addr_15_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.67>
ST_8 : Operation 113 [3/7] (3.67ns)   --->   "%inputs_addr_15_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 16)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 113 'readreq' 'inputs_addr_15_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.67>
ST_9 : Operation 114 [2/7] (3.67ns)   --->   "%inputs_addr_15_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 16)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 114 'readreq' 'inputs_addr_15_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 3.67>
ST_10 : Operation 115 [1/7] (3.67ns)   --->   "%inputs_addr_15_rd_re_1 = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 16)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 115 'readreq' 'inputs_addr_15_rd_re_1' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 116 [1/1] (0.65ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 116 'br' <Predicate = true> <Delay = 0.65>

State 11 <SV = 10> <Delay = 0.78>
ST_11 : Operation 117 [1/1] (0.00ns)   --->   "%i8 = phi i5 [ %i_3, %10 ], [ 0, %.preheader.preheader ]"   --->   Operation 117 'phi' 'i8' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 118 [1/1] (0.75ns)   --->   "%exitcond = icmp eq i5 %i8, -16" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 118 'icmp' 'exitcond' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 119 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 120 [1/1] (0.78ns)   --->   "%i_3 = add i5 %i8, 1" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 120 'add' 'i_3' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 121 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.loopexit.loopexit, label %10" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.67>
ST_12 : Operation 122 [1/1] (3.67ns)   --->   "%tmp_593 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_4)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 122 'read' 'tmp_593' <Predicate = (!exitcond)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.63>
ST_13 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str119) nounwind" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 123 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_104 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str119)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 124 'specregionbegin' 'tmp_104' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:218]   --->   Operation 125 'specpipeline' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (1.63ns)   --->   "%full_n_i16_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_593)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 126 'nbwrite' 'full_n_i16_0' <Predicate = (!exitcond)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%empty_174 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str119, i32 %tmp_104)" [mobile_net_hls_v1/conv.hpp:219]   --->   Operation 127 'specregionend' 'empty_174' <Predicate = (!exitcond)> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (0.00ns)   --->   "br label %.preheader" [mobile_net_hls_v1/conv.hpp:217]   --->   Operation 128 'br' <Predicate = (!exitcond)> <Delay = 0.00>

State 14 <SV = 11> <Delay = 0.89>
ST_14 : Operation 129 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 129 'br' <Predicate = (!tmp_590 & !tmp_88 & !tmp_587)> <Delay = 0.00>
ST_14 : Operation 130 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 130 'br' <Predicate = (!tmp_590 & !tmp_88 & tmp_587)> <Delay = 0.00>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "br label %.loopexit41"   --->   Operation 131 'br' <Predicate = (!tmp_590 & !tmp_88)> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (0.00ns)   --->   "br label %.loopexit41"   --->   Operation 132 'br' <Predicate = (!tmp_590 & tmp_88)> <Delay = 0.00>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "br label %.loopexit44"   --->   Operation 133 'br' <Predicate = (!tmp_590)> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (0.89ns)   --->   "%base_addr1_d2_5 = add i20 %base_addr1_d, 128" [mobile_net_hls_v1/conv.hpp:222]   --->   Operation 134 'add' 'base_addr1_d2_5' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.89ns)   --->   "%base_addr2_d2_4 = add i20 %base_addr2_d, 128" [mobile_net_hls_v1/conv.hpp:223]   --->   Operation 135 'add' 'base_addr2_d2_4' <Predicate = true> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 136 [1/1] (0.00ns)   --->   "%empty_175 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str259, i32 %tmp_93)" [mobile_net_hls_v1/conv.hpp:224]   --->   Operation 136 'specregionend' 'empty_175' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 137 [1/1] (0.00ns)   --->   "br label %3" [mobile_net_hls_v1/conv.hpp:169]   --->   Operation 137 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 3> <Delay = 3.67>
ST_15 : Operation 138 [7/7] (3.67ns)   --->   "%inputs_addr_15_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 %tmp_90)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 138 'readreq' 'inputs_addr_15_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 4> <Delay = 3.67>
ST_16 : Operation 139 [6/7] (3.67ns)   --->   "%inputs_addr_15_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 %tmp_90)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 139 'readreq' 'inputs_addr_15_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 5> <Delay = 3.67>
ST_17 : Operation 140 [5/7] (3.67ns)   --->   "%inputs_addr_15_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 %tmp_90)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 140 'readreq' 'inputs_addr_15_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 6> <Delay = 3.67>
ST_18 : Operation 141 [4/7] (3.67ns)   --->   "%inputs_addr_15_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 %tmp_90)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 141 'readreq' 'inputs_addr_15_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 19 <SV = 7> <Delay = 3.67>
ST_19 : Operation 142 [3/7] (3.67ns)   --->   "%inputs_addr_15_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 %tmp_90)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 142 'readreq' 'inputs_addr_15_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 20 <SV = 8> <Delay = 3.67>
ST_20 : Operation 143 [2/7] (3.67ns)   --->   "%inputs_addr_15_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 %tmp_90)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 143 'readreq' 'inputs_addr_15_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 21 <SV = 9> <Delay = 3.67>
ST_21 : Operation 144 [1/7] (3.67ns)   --->   "%inputs_addr_15_rd_re = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr_4, i32 %tmp_90)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 144 'readreq' 'inputs_addr_15_rd_re' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 145 [1/1] (0.65ns)   --->   "br label %.preheader39" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 145 'br' <Predicate = true> <Delay = 0.65>

State 22 <SV = 10> <Delay = 0.78>
ST_22 : Operation 146 [1/1] (0.00ns)   --->   "%i6 = phi i5 [ %i_2, %9 ], [ 0, %.preheader39.preheader ]"   --->   Operation 146 'phi' 'i6' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 147 [1/1] (0.00ns)   --->   "%i6_cast_cast = zext i5 %i6 to i6" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 147 'zext' 'i6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 148 [1/1] (0.78ns)   --->   "%tmp_102 = icmp slt i6 %i6_cast_cast, %tmp_589" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 148 'icmp' 'tmp_102' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 149 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 150 [1/1] (0.78ns)   --->   "%i_2 = add i5 %i6, 1" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 150 'add' 'i_2' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 151 [1/1] (0.00ns)   --->   "br i1 %tmp_102, label %9, label %.loopexit.loopexit16" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 151 'br' <Predicate = true> <Delay = 0.00>

State 23 <SV = 11> <Delay = 3.67>
ST_23 : Operation 152 [1/1] (3.67ns)   --->   "%tmp_592 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr_4)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 152 'read' 'tmp_592' <Predicate = (tmp_102)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 24 <SV = 12> <Delay = 1.63>
ST_24 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str117) nounwind" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 153 'specloopname' <Predicate = (tmp_102)> <Delay = 0.00>
ST_24 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_103 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str117)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 154 'specregionbegin' 'tmp_103' <Predicate = (tmp_102)> <Delay = 0.00>
ST_24 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:208]   --->   Operation 155 'specpipeline' <Predicate = (tmp_102)> <Delay = 0.00>
ST_24 : Operation 156 [1/1] (1.63ns)   --->   "%full_n_i12_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_592)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 156 'nbwrite' 'full_n_i12_0' <Predicate = (tmp_102)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_24 : Operation 157 [1/1] (0.00ns)   --->   "%empty_173 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str117, i32 %tmp_103)" [mobile_net_hls_v1/conv.hpp:209]   --->   Operation 157 'specregionend' 'empty_173' <Predicate = (tmp_102)> <Delay = 0.00>
ST_24 : Operation 158 [1/1] (0.00ns)   --->   "br label %.preheader39" [mobile_net_hls_v1/conv.hpp:207]   --->   Operation 158 'br' <Predicate = (tmp_102)> <Delay = 0.00>

State 25 <SV = 3> <Delay = 3.67>
ST_25 : Operation 159 [7/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 159 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 4> <Delay = 3.67>
ST_26 : Operation 160 [6/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 160 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 5> <Delay = 3.67>
ST_27 : Operation 161 [5/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 161 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 28 <SV = 6> <Delay = 3.67>
ST_28 : Operation 162 [4/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 162 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 29 <SV = 7> <Delay = 3.67>
ST_29 : Operation 163 [3/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 163 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 30 <SV = 8> <Delay = 3.67>
ST_30 : Operation 164 [2/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 164 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 31 <SV = 9> <Delay = 3.67>
ST_31 : Operation 165 [1/7] (3.67ns)   --->   "%inputs_addr_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.halfP(half* %inputs_addr, i32 16)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 165 'readreq' 'inputs_addr_rd_req' <Predicate = true> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 166 [1/1] (0.65ns)   --->   "br label %.preheader40" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 166 'br' <Predicate = true> <Delay = 0.65>

State 32 <SV = 10> <Delay = 0.78>
ST_32 : Operation 167 [1/1] (0.00ns)   --->   "%i5 = phi i5 [ %i_1, %7 ], [ 0, %.preheader40.preheader ]"   --->   Operation 167 'phi' 'i5' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 168 [1/1] (0.75ns)   --->   "%exitcond6 = icmp eq i5 %i5, -16" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 168 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 169 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 169 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 170 [1/1] (0.78ns)   --->   "%i_1 = add i5 %i5, 1" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 170 'add' 'i_1' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %.loopexit41.loopexit, label %7" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 171 'br' <Predicate = true> <Delay = 0.00>

State 33 <SV = 11> <Delay = 3.67>
ST_33 : Operation 172 [1/1] (3.67ns)   --->   "%tmp_591 = call half @_ssdm_op_Read.m_axi.halfP(half* %inputs_addr)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 172 'read' 'tmp_591' <Predicate = (!exitcond6)> <Delay = 3.67> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 34 <SV = 12> <Delay = 1.63>
ST_34 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str116) nounwind" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 173 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_101 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str116)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 174 'specregionbegin' 'tmp_101' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 175 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:202]   --->   Operation 175 'specpipeline' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 176 [1/1] (1.63ns)   --->   "%full_n_i10_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half %tmp_591)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 176 'nbwrite' 'full_n_i10_0' <Predicate = (!exitcond6)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_34 : Operation 177 [1/1] (0.00ns)   --->   "%empty_172 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str116, i32 %tmp_101)" [mobile_net_hls_v1/conv.hpp:203]   --->   Operation 177 'specregionend' 'empty_172' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_34 : Operation 178 [1/1] (0.00ns)   --->   "br label %.preheader40" [mobile_net_hls_v1/conv.hpp:201]   --->   Operation 178 'br' <Predicate = (!exitcond6)> <Delay = 0.00>

State 35 <SV = 3> <Delay = 1.63>
ST_35 : Operation 179 [1/1] (0.00ns)   --->   "%i = phi i5 [ %i_s, %5 ], [ 0, %.preheader43.preheader ]" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 179 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 180 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i to i6" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 180 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 181 [1/1] (0.78ns)   --->   "%tmp_95 = icmp slt i6 %i_cast, %tmp_589" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 181 'icmp' 'tmp_95' <Predicate = true> <Delay = 0.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 182 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 16, i64 0)"   --->   Operation 182 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 183 [1/1] (0.78ns)   --->   "%i_s = add i5 %i, 1" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 183 'add' 'i_s' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 184 [1/1] (0.00ns)   --->   "br i1 %tmp_95, label %5, label %.loopexit44.loopexit" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 184 'br' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 185 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str111) nounwind" [mobile_net_hls_v1/conv.hpp:177]   --->   Operation 185 'specloopname' <Predicate = (tmp_95)> <Delay = 0.00>
ST_35 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_100 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str111)" [mobile_net_hls_v1/conv.hpp:177]   --->   Operation 186 'specregionbegin' 'tmp_100' <Predicate = (tmp_95)> <Delay = 0.00>
ST_35 : Operation 187 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [mobile_net_hls_v1/conv.hpp:176]   --->   Operation 187 'specpipeline' <Predicate = (tmp_95)> <Delay = 0.00>
ST_35 : Operation 188 [1/1] (1.63ns)   --->   "%full_n_i_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %input_buffer_V, half 0x0)" [mobile_net_hls_v1/conv.hpp:177]   --->   Operation 188 'nbwrite' 'full_n_i_0' <Predicate = (tmp_95)> <Delay = 1.63> <Core = "FIFO_BRAM">   --->   Core 34 'FIFO_BRAM' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 0> <FIFO>
ST_35 : Operation 189 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str111, i32 %tmp_100)" [mobile_net_hls_v1/conv.hpp:177]   --->   Operation 189 'specregionend' 'empty' <Predicate = (tmp_95)> <Delay = 0.00>
ST_35 : Operation 190 [1/1] (0.00ns)   --->   "br label %.preheader43" [mobile_net_hls_v1/conv.hpp:175]   --->   Operation 190 'br' <Predicate = (tmp_95)> <Delay = 0.00>

State 36 <SV = 4> <Delay = 0.00>
ST_36 : Operation 191 [1/1] (0.00ns)   --->   "br label %.loopexit44"   --->   Operation 191 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inputs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ inputs_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputs_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_buffer_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ n]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ c]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cLoops]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_cntl_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
cLoops_read            (read             ) [ 0000000000000000000000000000000000000]
rLoops_read            (read             ) [ 0000000000000000000000000000000000000]
nLoops_read            (read             ) [ 0011111111111111111111111111111111111]
c_read                 (read             ) [ 0000000000000000000000000000000000000]
r_read                 (read             ) [ 0011111111111111111111111111111111111]
n_read                 (read             ) [ 0000000000000000000000000000000000000]
inputs_offset1_read    (read             ) [ 0000000000000000000000000000000000000]
inputs_offset_read     (read             ) [ 0000000000000000000000000000000000000]
inputs_offset_cast     (zext             ) [ 0011111111111111111111111111111111111]
StgValue_46            (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_47            (specinterface    ) [ 0000000000000000000000000000000000000]
StgValue_48            (specmemcore      ) [ 0000000000000000000000000000000000000]
StgValue_49            (specinterface    ) [ 0000000000000000000000000000000000000]
tmp_586                (trunc            ) [ 0000000000000000000000000000000000000]
tmp                    (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_cast               (zext             ) [ 0000000000000000000000000000000000000]
tmp_s                  (bitconcatenate   ) [ 0000000000000000000000000000000000000]
tmp_cast_171           (zext             ) [ 0000000000000000000000000000000000000]
base_addr1             (add              ) [ 0111111111111111111111111111111111111]
c_cast7                (zext             ) [ 0000000000000000000000000000000000000]
base_addr2             (add              ) [ 0111111111111111111111111111111111111]
tmp_88                 (icmp             ) [ 0011111111111111111111111111111111111]
tmp_89                 (add              ) [ 0000000000000000000000000000000000000]
tmp_587                (bitselect        ) [ 0011111111111111111111111111111111111]
inputs_offset_cast_c   (zext             ) [ 0011111111111111111111111111111111111]
tmp_588                (trunc            ) [ 0011111111111111111111111111111111111]
tmp_589                (trunc            ) [ 0011111111111111111111111111111111111]
tmp_90                 (zext             ) [ 0011111111111111111111111111111111111]
StgValue_65            (br               ) [ 0111111111111111111111111111111111111]
base_addr1_d2          (phi              ) [ 0011111111111111111111111111111111111]
base_addr2_d2          (phi              ) [ 0011111111111111111111111111111111111]
tn                     (phi              ) [ 0010000000000000000000000000000000000]
exitcond1              (icmp             ) [ 0011111111111111111111111111111111111]
tn_12                  (add              ) [ 0111111111111111111111111111111111111]
StgValue_71            (br               ) [ 0000000000000000000000000000000000000]
tmp_91                 (specregionbegin  ) [ 0001111111111111111111111111111111111]
StgValue_73            (speclooptripcount) [ 0000000000000000000000000000000000000]
StgValue_74            (br               ) [ 0011111111111111111111111111111111111]
full_n_i18_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
StgValue_76            (ret              ) [ 0000000000000000000000000000000000000]
base_addr1_d           (phi              ) [ 0001111111111111111111111111111111111]
base_addr2_d           (phi              ) [ 0001111111111111111111111111111111111]
tr                     (phi              ) [ 0001000000000000000000000000000000000]
tr_cast_cast9          (zext             ) [ 0000000000000000000000000000000000000]
tr_cast_cast           (zext             ) [ 0000000000000000000000000000000000000]
tmp_92                 (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_83            (speclooptripcount) [ 0000000000000000000000000000000000000]
tr_5                   (add              ) [ 0011111111111111111111111111111111111]
StgValue_85            (br               ) [ 0000000000000000000000000000000000000]
tmp_93                 (specregionbegin  ) [ 0000111111111111111111111111111111111]
tmp_94                 (add              ) [ 0000000000000000000000000000000000000]
tmp_590                (bitselect        ) [ 0011111111111111111111111111111111111]
StgValue_89            (br               ) [ 0000000000000000000000000000000000000]
StgValue_90            (br               ) [ 0000000000000000000000000000000000000]
tmp_98                 (zext             ) [ 0000000000000000000000000000000000000]
tmp_99                 (add              ) [ 0000000000000000000000000000000000000]
tmp_244_cast           (zext             ) [ 0000000000000000000000000000000000000]
sum9                   (add              ) [ 0000000000000000000000000000000000000]
sum9_cast              (zext             ) [ 0000000000000000000000000000000000000]
inputs_addr_4          (getelementptr    ) [ 0000111111111101111111111000000000000]
StgValue_97            (br               ) [ 0000000000000000000000000000000000000]
tmp_96                 (zext             ) [ 0000000000000000000000000000000000000]
tmp_97                 (add              ) [ 0000000000000000000000000000000000000]
tmp_241_cast           (zext             ) [ 0000000000000000000000000000000000000]
sum3                   (add              ) [ 0000000000000000000000000000000000000]
sum3_cast              (zext             ) [ 0000000000000000000000000000000000000]
inputs_addr            (getelementptr    ) [ 0000000000000000000000000111111111100]
StgValue_104           (br               ) [ 0011111111111111111111111111111111111]
base_addr1_d1_5        (add              ) [ 0111111111111111111111111111111111111]
base_addr2_d1_4        (add              ) [ 0111111111111111111111111111111111111]
empty_176              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_108           (br               ) [ 0111111111111111111111111111111111111]
inputs_addr_15_rd_re_1 (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_116           (br               ) [ 0011111111111111111111111111111111111]
i8                     (phi              ) [ 0000000000010000000000000000000000000]
exitcond               (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_119           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_3                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_121           (br               ) [ 0000000000000000000000000000000000000]
tmp_593                (read             ) [ 0000000000010100000000000000000000000]
StgValue_123           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_104                (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_125           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i16_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_174              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_128           (br               ) [ 0011111111111111111111111111111111111]
StgValue_129           (br               ) [ 0000000000000000000000000000000000000]
StgValue_130           (br               ) [ 0000000000000000000000000000000000000]
StgValue_131           (br               ) [ 0000000000000000000000000000000000000]
StgValue_132           (br               ) [ 0000000000000000000000000000000000000]
StgValue_133           (br               ) [ 0000000000000000000000000000000000000]
base_addr1_d2_5        (add              ) [ 0011111111111111111111111111111111111]
base_addr2_d2_4        (add              ) [ 0011111111111111111111111111111111111]
empty_175              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_137           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_15_rd_re   (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_145           (br               ) [ 0011111111111111111111111111111111111]
i6                     (phi              ) [ 0000000000000000000000100000000000000]
i6_cast_cast           (zext             ) [ 0000000000000000000000000000000000000]
tmp_102                (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_149           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_2                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_151           (br               ) [ 0000000000000000000000000000000000000]
tmp_592                (read             ) [ 0000000000000000000000101000000000000]
StgValue_153           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_103                (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_155           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i12_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_173              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_158           (br               ) [ 0011111111111111111111111111111111111]
inputs_addr_rd_req     (readreq          ) [ 0000000000000000000000000000000000000]
StgValue_166           (br               ) [ 0011111111111111111111111111111111111]
i5                     (phi              ) [ 0000000000000000000000000000000010000]
exitcond6              (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_169           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_1                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_171           (br               ) [ 0000000000000000000000000000000000000]
tmp_591                (read             ) [ 0000000000000000000000000000000010100]
StgValue_173           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_101                (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_175           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i10_0           (nbwrite          ) [ 0000000000000000000000000000000000000]
empty_172              (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_178           (br               ) [ 0011111111111111111111111111111111111]
i                      (phi              ) [ 0000000000000000000000000000000000010]
i_cast                 (zext             ) [ 0000000000000000000000000000000000000]
tmp_95                 (icmp             ) [ 0011111111111111111111111111111111111]
StgValue_182           (speclooptripcount) [ 0000000000000000000000000000000000000]
i_s                    (add              ) [ 0011111111111111111111111111111111111]
StgValue_184           (br               ) [ 0000000000000000000000000000000000000]
StgValue_185           (specloopname     ) [ 0000000000000000000000000000000000000]
tmp_100                (specregionbegin  ) [ 0000000000000000000000000000000000000]
StgValue_187           (specpipeline     ) [ 0000000000000000000000000000000000000]
full_n_i_0             (nbwrite          ) [ 0000000000000000000000000000000000000]
empty                  (specregionend    ) [ 0000000000000000000000000000000000000]
StgValue_190           (br               ) [ 0011111111111111111111111111111111111]
StgValue_191           (br               ) [ 0000000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inputs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inputs_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputs_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputs_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_buffer_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_buffer_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="n">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="r">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="nLoops">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nLoops"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="rLoops">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rLoops"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="cLoops">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cLoops"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_cntl_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_cntl_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i20"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i31"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str71"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i5.i14"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i15.i8.i7"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str258"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str259"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.halfP"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str119"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbWrite.ap_fifo.volatile.halfP"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str117"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str116"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str111"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1004" name="cLoops_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="8" slack="0"/>
<pin id="136" dir="0" index="1" bw="8" slack="0"/>
<pin id="137" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cLoops_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="rLoops_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="8" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rLoops_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="nLoops_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="2" slack="0"/>
<pin id="149" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nLoops_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="c_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="c_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="r_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="r_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="n_read_read_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="6" slack="0"/>
<pin id="166" dir="0" index="1" bw="6" slack="0"/>
<pin id="167" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="n_read/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="inputs_offset1_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="20" slack="0"/>
<pin id="172" dir="0" index="1" bw="20" slack="0"/>
<pin id="173" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset1_read/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="inputs_offset_read_read_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="31" slack="0"/>
<pin id="178" dir="0" index="1" bw="31" slack="0"/>
<pin id="179" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputs_offset_read/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="full_n_i18_0_nbwrite_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="1" slack="0"/>
<pin id="186" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i18_0/2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_readreq_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="0" index="1" bw="16" slack="1"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_15_rd_re_1/4 inputs_addr_15_rd_re/15 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_read_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="16" slack="0"/>
<pin id="199" dir="0" index="1" bw="16" slack="9"/>
<pin id="200" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_593/12 tmp_592/23 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_nbwrite_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="nbwrite(1153) " fcode="nbwrite"/>
<opset="full_n_i16_0/13 full_n_i12_0/24 full_n_i10_0/34 full_n_i_0/35 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_readreq_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="1"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="inputs_addr_rd_req/25 "/>
</bind>
</comp>

<comp id="216" class="1004" name="tmp_591_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="16" slack="0"/>
<pin id="218" dir="0" index="1" bw="16" slack="9"/>
<pin id="219" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_591/33 "/>
</bind>
</comp>

<comp id="222" class="1005" name="base_addr1_d2_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="20" slack="1"/>
<pin id="224" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="base_addr1_d2_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="20" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="20" slack="1"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d2/2 "/>
</bind>
</comp>

<comp id="232" class="1005" name="base_addr2_d2_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="20" slack="1"/>
<pin id="234" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2 (phireg) "/>
</bind>
</comp>

<comp id="235" class="1004" name="base_addr2_d2_phi_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="20" slack="1"/>
<pin id="237" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="2" bw="20" slack="1"/>
<pin id="239" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="4" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d2/2 "/>
</bind>
</comp>

<comp id="242" class="1005" name="tn_reg_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="1"/>
<pin id="244" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tn (phireg) "/>
</bind>
</comp>

<comp id="246" class="1004" name="tn_phi_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="1"/>
<pin id="248" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="249" dir="0" index="2" bw="2" slack="0"/>
<pin id="250" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tn/2 "/>
</bind>
</comp>

<comp id="253" class="1005" name="base_addr1_d_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="20" slack="9"/>
<pin id="255" dir="1" index="1" bw="20" slack="9"/>
</pin_list>
<bind>
<opset="base_addr1_d (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="base_addr1_d_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="20" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="20" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr1_d/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="base_addr2_d_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="20" slack="9"/>
<pin id="266" dir="1" index="1" bw="20" slack="9"/>
</pin_list>
<bind>
<opset="base_addr2_d (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="base_addr2_d_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="20" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="20" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="base_addr2_d/3 "/>
</bind>
</comp>

<comp id="275" class="1005" name="tr_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="1"/>
<pin id="277" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tr (phireg) "/>
</bind>
</comp>

<comp id="279" class="1004" name="tr_phi_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="1" slack="1"/>
<pin id="281" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="282" dir="0" index="2" bw="5" slack="0"/>
<pin id="283" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="284" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tr/3 "/>
</bind>
</comp>

<comp id="286" class="1005" name="i8_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="1"/>
<pin id="288" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i8 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="i8_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="0"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="1" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i8/11 "/>
</bind>
</comp>

<comp id="297" class="1005" name="i6_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="5" slack="1"/>
<pin id="299" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i6 (phireg) "/>
</bind>
</comp>

<comp id="301" class="1004" name="i6_phi_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="1" slack="1"/>
<pin id="305" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="306" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i6/22 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i5_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="5" slack="1"/>
<pin id="310" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i5 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="i5_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5/32 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="1"/>
<pin id="321" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="i_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="5" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/35 "/>
</bind>
</comp>

<comp id="330" class="1005" name="reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="1"/>
<pin id="332" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_593 tmp_592 "/>
</bind>
</comp>

<comp id="335" class="1004" name="inputs_offset_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="31" slack="0"/>
<pin id="337" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputs_offset_cast/1 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_586_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="6" slack="0"/>
<pin id="341" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_586/1 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="19" slack="0"/>
<pin id="345" dir="0" index="1" bw="5" slack="0"/>
<pin id="346" dir="0" index="2" bw="1" slack="0"/>
<pin id="347" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp_cast_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="19" slack="0"/>
<pin id="353" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="355" class="1004" name="tmp_s_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="15" slack="0"/>
<pin id="357" dir="0" index="1" bw="8" slack="0"/>
<pin id="358" dir="0" index="2" bw="1" slack="0"/>
<pin id="359" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp_cast_171_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="15" slack="0"/>
<pin id="365" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_171/1 "/>
</bind>
</comp>

<comp id="367" class="1004" name="base_addr1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="19" slack="0"/>
<pin id="369" dir="0" index="1" bw="15" slack="0"/>
<pin id="370" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1/1 "/>
</bind>
</comp>

<comp id="373" class="1004" name="c_cast7_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="0"/>
<pin id="375" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="c_cast7/1 "/>
</bind>
</comp>

<comp id="377" class="1004" name="base_addr2_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="20" slack="0"/>
<pin id="380" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_88_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_88/1 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_89_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="6" slack="0"/>
<pin id="391" dir="0" index="1" bw="8" slack="0"/>
<pin id="392" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_89/1 "/>
</bind>
</comp>

<comp id="395" class="1004" name="tmp_587_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="0"/>
<pin id="397" dir="0" index="1" bw="8" slack="0"/>
<pin id="398" dir="0" index="2" bw="4" slack="0"/>
<pin id="399" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_587/1 "/>
</bind>
</comp>

<comp id="403" class="1004" name="inputs_offset_cast_c_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="20" slack="0"/>
<pin id="405" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="inputs_offset_cast_c/1 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_588_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_588/1 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_589_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_589/1 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_90_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="6" slack="0"/>
<pin id="417" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90/1 "/>
</bind>
</comp>

<comp id="419" class="1004" name="exitcond1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="2" slack="0"/>
<pin id="421" dir="0" index="1" bw="2" slack="1"/>
<pin id="422" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="tn_12_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="2" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tn_12/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="tr_cast_cast9_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_cast_cast9/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="tr_cast_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="5" slack="0"/>
<pin id="436" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tr_cast_cast/3 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_92_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="5" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="2"/>
<pin id="441" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_92/3 "/>
</bind>
</comp>

<comp id="443" class="1004" name="tr_5_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="0"/>
<pin id="445" dir="0" index="1" bw="1" slack="0"/>
<pin id="446" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tr_5/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_94_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="5" slack="0"/>
<pin id="451" dir="0" index="1" bw="8" slack="2"/>
<pin id="452" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_94/3 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_590_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="8" slack="0"/>
<pin id="457" dir="0" index="2" bw="4" slack="0"/>
<pin id="458" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_590/3 "/>
</bind>
</comp>

<comp id="462" class="1004" name="tmp_98_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="20" slack="0"/>
<pin id="464" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_98/3 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_99_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="20" slack="2"/>
<pin id="468" dir="0" index="1" bw="20" slack="0"/>
<pin id="469" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_99/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_244_cast_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="21" slack="0"/>
<pin id="473" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_244_cast/3 "/>
</bind>
</comp>

<comp id="475" class="1004" name="sum9_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="31" slack="2"/>
<pin id="477" dir="0" index="1" bw="21" slack="0"/>
<pin id="478" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum9/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="sum9_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="0"/>
<pin id="482" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum9_cast/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="inputs_addr_4_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="16" slack="0"/>
<pin id="486" dir="0" index="1" bw="32" slack="0"/>
<pin id="487" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr_4/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_96_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="20" slack="0"/>
<pin id="492" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_96/3 "/>
</bind>
</comp>

<comp id="494" class="1004" name="tmp_97_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="20" slack="2"/>
<pin id="496" dir="0" index="1" bw="20" slack="0"/>
<pin id="497" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_97/3 "/>
</bind>
</comp>

<comp id="499" class="1004" name="tmp_241_cast_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="21" slack="0"/>
<pin id="501" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_241_cast/3 "/>
</bind>
</comp>

<comp id="503" class="1004" name="sum3_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="31" slack="2"/>
<pin id="505" dir="0" index="1" bw="21" slack="0"/>
<pin id="506" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum3/3 "/>
</bind>
</comp>

<comp id="508" class="1004" name="sum3_cast_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/3 "/>
</bind>
</comp>

<comp id="512" class="1004" name="inputs_addr_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="0" index="1" bw="32" slack="0"/>
<pin id="515" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputs_addr/3 "/>
</bind>
</comp>

<comp id="518" class="1004" name="base_addr1_d1_5_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="20" slack="1"/>
<pin id="520" dir="0" index="1" bw="16" slack="0"/>
<pin id="521" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d1_5/3 "/>
</bind>
</comp>

<comp id="524" class="1004" name="base_addr2_d1_4_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="20" slack="1"/>
<pin id="526" dir="0" index="1" bw="16" slack="0"/>
<pin id="527" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d1_4/3 "/>
</bind>
</comp>

<comp id="530" class="1004" name="exitcond_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="5" slack="0"/>
<pin id="532" dir="0" index="1" bw="5" slack="0"/>
<pin id="533" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="536" class="1004" name="i_3_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="5" slack="0"/>
<pin id="538" dir="0" index="1" bw="1" slack="0"/>
<pin id="539" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="542" class="1004" name="base_addr1_d2_5_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="20" slack="9"/>
<pin id="544" dir="0" index="1" bw="9" slack="0"/>
<pin id="545" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr1_d2_5/14 "/>
</bind>
</comp>

<comp id="548" class="1004" name="base_addr2_d2_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="20" slack="9"/>
<pin id="550" dir="0" index="1" bw="9" slack="0"/>
<pin id="551" dir="1" index="2" bw="20" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="base_addr2_d2_4/14 "/>
</bind>
</comp>

<comp id="554" class="1004" name="i6_cast_cast_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="5" slack="0"/>
<pin id="556" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i6_cast_cast/22 "/>
</bind>
</comp>

<comp id="558" class="1004" name="tmp_102_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="0"/>
<pin id="560" dir="0" index="1" bw="6" slack="10"/>
<pin id="561" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_102/22 "/>
</bind>
</comp>

<comp id="563" class="1004" name="i_2_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="0"/>
<pin id="565" dir="0" index="1" bw="1" slack="0"/>
<pin id="566" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/22 "/>
</bind>
</comp>

<comp id="569" class="1004" name="exitcond6_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="0"/>
<pin id="572" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/32 "/>
</bind>
</comp>

<comp id="575" class="1004" name="i_1_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="0" index="1" bw="1" slack="0"/>
<pin id="578" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/32 "/>
</bind>
</comp>

<comp id="581" class="1004" name="i_cast_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="5" slack="0"/>
<pin id="583" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/35 "/>
</bind>
</comp>

<comp id="585" class="1004" name="tmp_95_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="5" slack="0"/>
<pin id="587" dir="0" index="1" bw="6" slack="3"/>
<pin id="588" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_95/35 "/>
</bind>
</comp>

<comp id="590" class="1004" name="i_s_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="5" slack="0"/>
<pin id="592" dir="0" index="1" bw="1" slack="0"/>
<pin id="593" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/35 "/>
</bind>
</comp>

<comp id="596" class="1005" name="nLoops_read_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="2" slack="1"/>
<pin id="598" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="nLoops_read "/>
</bind>
</comp>

<comp id="601" class="1005" name="r_read_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="8" slack="2"/>
<pin id="603" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="r_read "/>
</bind>
</comp>

<comp id="606" class="1005" name="inputs_offset_cast_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="32" slack="2"/>
<pin id="608" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inputs_offset_cast "/>
</bind>
</comp>

<comp id="612" class="1005" name="base_addr1_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="20" slack="1"/>
<pin id="614" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="base_addr2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="20" slack="1"/>
<pin id="619" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="tmp_88_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="1" slack="2"/>
<pin id="624" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_88 "/>
</bind>
</comp>

<comp id="626" class="1005" name="tmp_587_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="2"/>
<pin id="628" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_587 "/>
</bind>
</comp>

<comp id="630" class="1005" name="inputs_offset_cast_c_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="21" slack="2"/>
<pin id="632" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="inputs_offset_cast_c "/>
</bind>
</comp>

<comp id="636" class="1005" name="tmp_588_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="2"/>
<pin id="638" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="tmp_588 "/>
</bind>
</comp>

<comp id="641" class="1005" name="tmp_589_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="6" slack="3"/>
<pin id="643" dir="1" index="1" bw="6" slack="3"/>
</pin_list>
<bind>
<opset="tmp_589 "/>
</bind>
</comp>

<comp id="647" class="1005" name="tmp_90_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="3"/>
<pin id="649" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_90 "/>
</bind>
</comp>

<comp id="655" class="1005" name="tn_12_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="2" slack="0"/>
<pin id="657" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="tn_12 "/>
</bind>
</comp>

<comp id="660" class="1005" name="tmp_92_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="1" slack="1"/>
<pin id="662" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_92 "/>
</bind>
</comp>

<comp id="664" class="1005" name="tr_5_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="0"/>
<pin id="666" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="tr_5 "/>
</bind>
</comp>

<comp id="669" class="1005" name="tmp_590_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="1" slack="1"/>
<pin id="671" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_590 "/>
</bind>
</comp>

<comp id="673" class="1005" name="inputs_addr_4_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="1"/>
<pin id="675" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr_4 "/>
</bind>
</comp>

<comp id="679" class="1005" name="inputs_addr_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="inputs_addr "/>
</bind>
</comp>

<comp id="685" class="1005" name="base_addr1_d1_5_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="20" slack="1"/>
<pin id="687" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d1_5 "/>
</bind>
</comp>

<comp id="690" class="1005" name="base_addr2_d1_4_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="20" slack="1"/>
<pin id="692" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d1_4 "/>
</bind>
</comp>

<comp id="695" class="1005" name="exitcond_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="699" class="1005" name="i_3_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="0"/>
<pin id="701" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="704" class="1005" name="base_addr1_d2_5_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="20" slack="1"/>
<pin id="706" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr1_d2_5 "/>
</bind>
</comp>

<comp id="709" class="1005" name="base_addr2_d2_4_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="20" slack="1"/>
<pin id="711" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="base_addr2_d2_4 "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_102_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_102 "/>
</bind>
</comp>

<comp id="718" class="1005" name="i_2_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="723" class="1005" name="exitcond6_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="1"/>
<pin id="725" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond6 "/>
</bind>
</comp>

<comp id="727" class="1005" name="i_1_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="5" slack="0"/>
<pin id="729" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="732" class="1005" name="tmp_591_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="16" slack="1"/>
<pin id="734" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_591 "/>
</bind>
</comp>

<comp id="740" class="1005" name="i_s_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="0"/>
<pin id="742" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="138"><net_src comp="22" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="22" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="24" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="14" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="22" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="12" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="10" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="168"><net_src comp="26" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="169"><net_src comp="8" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="174"><net_src comp="28" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="4" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="30" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="2" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="187"><net_src comp="84" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="189"><net_src comp="86" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="195"><net_src comp="104" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="42" pin="0"/><net_sink comp="190" pin=2"/></net>

<net id="201"><net_src comp="108" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="118" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="208"><net_src comp="6" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="214"><net_src comp="104" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="42" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="220"><net_src comp="108" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="132" pin="0"/><net_sink comp="202" pin=2"/></net>

<net id="231"><net_src comp="225" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="241"><net_src comp="235" pin="4"/><net_sink comp="232" pin=0"/></net>

<net id="245"><net_src comp="74" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="252"><net_src comp="242" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="262"><net_src comp="222" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="256" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="273"><net_src comp="232" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="267" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="278"><net_src comp="88" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="285"><net_src comp="275" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="88" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="300"><net_src comp="88" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="297" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="311"><net_src comp="88" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="88" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="197" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="330" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="338"><net_src comp="176" pin="2"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="164" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="348"><net_src comp="58" pin="0"/><net_sink comp="343" pin=0"/></net>

<net id="349"><net_src comp="339" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="343" pin=2"/></net>

<net id="354"><net_src comp="343" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="360"><net_src comp="62" pin="0"/><net_sink comp="355" pin=0"/></net>

<net id="361"><net_src comp="158" pin="2"/><net_sink comp="355" pin=1"/></net>

<net id="362"><net_src comp="64" pin="0"/><net_sink comp="355" pin=2"/></net>

<net id="366"><net_src comp="355" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="351" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="376"><net_src comp="152" pin="2"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="367" pin="2"/><net_sink comp="377" pin=1"/></net>

<net id="387"><net_src comp="152" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="66" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="393"><net_src comp="68" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="394"><net_src comp="152" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="400"><net_src comp="70" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="401"><net_src comp="389" pin="2"/><net_sink comp="395" pin=1"/></net>

<net id="402"><net_src comp="72" pin="0"/><net_sink comp="395" pin=2"/></net>

<net id="406"><net_src comp="170" pin="2"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="140" pin="2"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="134" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="411" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="246" pin="4"/><net_sink comp="419" pin=0"/></net>

<net id="428"><net_src comp="246" pin="4"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="76" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="433"><net_src comp="279" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="437"><net_src comp="279" pin="4"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="434" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="279" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="448"><net_src comp="96" pin="0"/><net_sink comp="443" pin=1"/></net>

<net id="453"><net_src comp="430" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="459"><net_src comp="70" pin="0"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="449" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="72" pin="0"/><net_sink comp="454" pin=2"/></net>

<net id="465"><net_src comp="267" pin="4"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="466" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="479"><net_src comp="471" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="483"><net_src comp="475" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="0" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="493"><net_src comp="256" pin="4"/><net_sink comp="490" pin=0"/></net>

<net id="498"><net_src comp="490" pin="1"/><net_sink comp="494" pin=1"/></net>

<net id="502"><net_src comp="494" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="507"><net_src comp="499" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="511"><net_src comp="503" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="516"><net_src comp="0" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="222" pin="1"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="100" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="528"><net_src comp="232" pin="1"/><net_sink comp="524" pin=0"/></net>

<net id="529"><net_src comp="100" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="534"><net_src comp="290" pin="4"/><net_sink comp="530" pin=0"/></net>

<net id="535"><net_src comp="106" pin="0"/><net_sink comp="530" pin=1"/></net>

<net id="540"><net_src comp="290" pin="4"/><net_sink comp="536" pin=0"/></net>

<net id="541"><net_src comp="96" pin="0"/><net_sink comp="536" pin=1"/></net>

<net id="546"><net_src comp="253" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="120" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="264" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="120" pin="0"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="301" pin="4"/><net_sink comp="554" pin=0"/></net>

<net id="562"><net_src comp="554" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="301" pin="4"/><net_sink comp="563" pin=0"/></net>

<net id="568"><net_src comp="96" pin="0"/><net_sink comp="563" pin=1"/></net>

<net id="573"><net_src comp="312" pin="4"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="106" pin="0"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="312" pin="4"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="96" pin="0"/><net_sink comp="575" pin=1"/></net>

<net id="584"><net_src comp="323" pin="4"/><net_sink comp="581" pin=0"/></net>

<net id="589"><net_src comp="581" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="594"><net_src comp="323" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="595"><net_src comp="96" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="146" pin="2"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="419" pin=1"/></net>

<net id="604"><net_src comp="158" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="609"><net_src comp="335" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="615"><net_src comp="367" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="620"><net_src comp="377" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="625"><net_src comp="383" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="629"><net_src comp="395" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="633"><net_src comp="403" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="635"><net_src comp="630" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="639"><net_src comp="407" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="644"><net_src comp="411" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="645"><net_src comp="641" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="646"><net_src comp="641" pin="1"/><net_sink comp="585" pin=1"/></net>

<net id="650"><net_src comp="415" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="658"><net_src comp="424" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="663"><net_src comp="438" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="667"><net_src comp="443" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="672"><net_src comp="454" pin="3"/><net_sink comp="669" pin=0"/></net>

<net id="676"><net_src comp="484" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="197" pin=1"/></net>

<net id="682"><net_src comp="512" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="688"><net_src comp="518" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="693"><net_src comp="524" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="694"><net_src comp="690" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="698"><net_src comp="530" pin="2"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="536" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="707"><net_src comp="542" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="712"><net_src comp="548" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="717"><net_src comp="558" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="721"><net_src comp="563" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="726"><net_src comp="569" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="730"><net_src comp="575" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="735"><net_src comp="216" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="743"><net_src comp="590" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="323" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_buffer_V | {13 24 34 35 }
	Port: input_cntl_V | {2 }
 - Input state : 
	Port: copy_input_fmem2buff.5 : inputs | {4 5 6 7 8 9 10 12 15 16 17 18 19 20 21 23 25 26 27 28 29 30 31 33 }
	Port: copy_input_fmem2buff.5 : inputs_offset | {1 }
	Port: copy_input_fmem2buff.5 : inputs_offset1 | {1 }
	Port: copy_input_fmem2buff.5 : n | {1 }
	Port: copy_input_fmem2buff.5 : r | {1 }
	Port: copy_input_fmem2buff.5 : c | {1 }
	Port: copy_input_fmem2buff.5 : nLoops | {1 }
	Port: copy_input_fmem2buff.5 : rLoops | {1 }
	Port: copy_input_fmem2buff.5 : cLoops | {1 }
  - Chain level:
	State 1
		tmp : 1
		tmp_cast : 2
		tmp_cast_171 : 1
		base_addr1 : 3
		base_addr2 : 4
		tmp_587 : 1
		tmp_90 : 1
	State 2
		exitcond1 : 1
		tn_12 : 1
		StgValue_71 : 2
	State 3
		tr_cast_cast9 : 1
		tr_cast_cast : 1
		tmp_92 : 2
		tr_5 : 1
		StgValue_85 : 3
		tmp_94 : 2
		tmp_590 : 3
		StgValue_89 : 4
		tmp_98 : 1
		tmp_99 : 2
		tmp_244_cast : 3
		sum9 : 4
		sum9_cast : 5
		inputs_addr_4 : 6
		tmp_96 : 1
		tmp_97 : 2
		tmp_241_cast : 3
		sum3 : 4
		sum3_cast : 5
		inputs_addr : 6
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		exitcond : 1
		i_3 : 1
		StgValue_121 : 2
	State 12
	State 13
		empty_174 : 1
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		i6_cast_cast : 1
		tmp_102 : 2
		i_2 : 1
		StgValue_151 : 3
	State 23
	State 24
		empty_173 : 1
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
		exitcond6 : 1
		i_1 : 1
		StgValue_171 : 2
	State 33
	State 34
		empty_172 : 1
	State 35
		i_cast : 1
		tmp_95 : 2
		i_s : 1
		StgValue_184 : 3
		empty : 1
	State 36


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |        base_addr1_fu_367        |    0    |    26   |
|          |        base_addr2_fu_377        |    0    |    27   |
|          |          tmp_89_fu_389          |    0    |    15   |
|          |           tn_12_fu_424          |    0    |    9    |
|          |           tr_5_fu_443           |    0    |    15   |
|          |          tmp_94_fu_449          |    0    |    15   |
|          |          tmp_99_fu_466          |    0    |    27   |
|          |           sum9_fu_475           |    0    |    38   |
|    add   |          tmp_97_fu_494          |    0    |    27   |
|          |           sum3_fu_503           |    0    |    38   |
|          |      base_addr1_d1_5_fu_518     |    0    |    27   |
|          |      base_addr2_d1_4_fu_524     |    0    |    27   |
|          |            i_3_fu_536           |    0    |    15   |
|          |      base_addr1_d2_5_fu_542     |    0    |    27   |
|          |      base_addr2_d2_4_fu_548     |    0    |    27   |
|          |            i_2_fu_563           |    0    |    15   |
|          |            i_1_fu_575           |    0    |    15   |
|          |            i_s_fu_590           |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          |          tmp_88_fu_383          |    0    |    11   |
|          |         exitcond1_fu_419        |    0    |    8    |
|          |          tmp_92_fu_438          |    0    |    11   |
|   icmp   |         exitcond_fu_530         |    0    |    11   |
|          |          tmp_102_fu_558         |    0    |    11   |
|          |         exitcond6_fu_569        |    0    |    11   |
|          |          tmp_95_fu_585          |    0    |    11   |
|----------|---------------------------------|---------|---------|
|          |     cLoops_read_read_fu_134     |    0    |    0    |
|          |     rLoops_read_read_fu_140     |    0    |    0    |
|          |     nLoops_read_read_fu_146     |    0    |    0    |
|          |        c_read_read_fu_152       |    0    |    0    |
|   read   |        r_read_read_fu_158       |    0    |    0    |
|          |        n_read_read_fu_164       |    0    |    0    |
|          | inputs_offset1_read_read_fu_170 |    0    |    0    |
|          |  inputs_offset_read_read_fu_176 |    0    |    0    |
|          |         grp_read_fu_197         |    0    |    0    |
|          |       tmp_591_read_fu_216       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  nbwrite |   full_n_i18_0_nbwrite_fu_182   |    0    |    0    |
|          |        grp_nbwrite_fu_202       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|  readreq |        grp_readreq_fu_190       |    0    |    0    |
|          |        grp_readreq_fu_209       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |    inputs_offset_cast_fu_335    |    0    |    0    |
|          |         tmp_cast_fu_351         |    0    |    0    |
|          |       tmp_cast_171_fu_363       |    0    |    0    |
|          |          c_cast7_fu_373         |    0    |    0    |
|          |   inputs_offset_cast_c_fu_403   |    0    |    0    |
|          |          tmp_90_fu_415          |    0    |    0    |
|          |       tr_cast_cast9_fu_430      |    0    |    0    |
|   zext   |       tr_cast_cast_fu_434       |    0    |    0    |
|          |          tmp_98_fu_462          |    0    |    0    |
|          |       tmp_244_cast_fu_471       |    0    |    0    |
|          |         sum9_cast_fu_480        |    0    |    0    |
|          |          tmp_96_fu_490          |    0    |    0    |
|          |       tmp_241_cast_fu_499       |    0    |    0    |
|          |         sum3_cast_fu_508        |    0    |    0    |
|          |       i6_cast_cast_fu_554       |    0    |    0    |
|          |          i_cast_fu_581          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |          tmp_586_fu_339         |    0    |    0    |
|   trunc  |          tmp_588_fu_407         |    0    |    0    |
|          |          tmp_589_fu_411         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_343           |    0    |    0    |
|          |           tmp_s_fu_355          |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|          tmp_587_fu_395         |    0    |    0    |
|          |          tmp_590_fu_454         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   479   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|   base_addr1_d1_5_reg_685  |   20   |
|   base_addr1_d2_5_reg_704  |   20   |
|    base_addr1_d2_reg_222   |   20   |
|    base_addr1_d_reg_253    |   20   |
|     base_addr1_reg_612     |   20   |
|   base_addr2_d1_4_reg_690  |   20   |
|   base_addr2_d2_4_reg_709  |   20   |
|    base_addr2_d2_reg_232   |   20   |
|    base_addr2_d_reg_264    |   20   |
|     base_addr2_reg_617     |   20   |
|      exitcond6_reg_723     |    1   |
|      exitcond_reg_695      |    1   |
|         i5_reg_308         |    5   |
|         i6_reg_297         |    5   |
|         i8_reg_286         |    5   |
|         i_1_reg_727        |    5   |
|         i_2_reg_718        |    5   |
|         i_3_reg_699        |    5   |
|          i_reg_319         |    5   |
|         i_s_reg_740        |    5   |
|    inputs_addr_4_reg_673   |   16   |
|     inputs_addr_reg_679    |   16   |
|inputs_offset_cast_c_reg_630|   21   |
| inputs_offset_cast_reg_606 |   32   |
|     nLoops_read_reg_596    |    2   |
|       r_read_reg_601       |    8   |
|           reg_330          |   16   |
|       tmp_102_reg_714      |    1   |
|       tmp_587_reg_626      |    1   |
|       tmp_588_reg_636      |    6   |
|       tmp_589_reg_641      |    6   |
|       tmp_590_reg_669      |    1   |
|       tmp_591_reg_732      |   16   |
|       tmp_88_reg_622       |    1   |
|       tmp_90_reg_647       |   32   |
|       tmp_92_reg_660       |    1   |
|        tn_12_reg_655       |    2   |
|         tn_reg_242         |    2   |
|        tr_5_reg_664        |    5   |
|         tr_reg_275         |    5   |
+----------------------------+--------+
|            Total           |   432  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
| grp_readreq_fu_190 |  p2  |   2  |   6  |   12   ||    9    |
| grp_nbwrite_fu_202 |  p2  |   3  |  16  |   48   ||    15   |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   60   || 1.33075 ||    24   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   479  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   24   |
|  Register |    -   |   432  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   432  |   503  |
+-----------+--------+--------+--------+
