0.6
2018.3
Dec  6 2018
23:39:36
/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_a/assign_2_a.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_a/assign_2_a.srcs/sim_1/new/tstb_RCA.v,1599830429,verilog,,,,tst,,,,,,,,
/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_a/assign_2_a.srcs/sources_1/new/RCA.v,1599830371,verilog,,/home/avijit/study_material/Computer_Ogranisation_Lab/projects/assign_2_a/assign_2_a.srcs/sim_1/new/tstb_RCA.v,,RCA;full_Adder,,,,,,,,
