initSidebarItems({"enum":[["PWRRST_A","Power interface reset"]],"struct":[["I2C1RST_W","Write proxy for field `I2C1RST`"],["I2C2RST_W","Write proxy for field `I2C2RST`"],["I2C3RST_W","Write proxy for field `I2C3RST`"],["PWRRST_W","Write proxy for field `PWRRST`"],["SPI2RST_W","Write proxy for field `SPI2RST`"],["SPI3RST_W","Write proxy for field `SPI3RST`"],["TIM2RST_W","Write proxy for field `TIM2RST`"],["TIM3RST_W","Write proxy for field `TIM3RST`"],["TIM4RST_W","Write proxy for field `TIM4RST`"],["TIM5RST_W","Write proxy for field `TIM5RST`"],["UART2RST_W","Write proxy for field `UART2RST`"],["WWDGRST_W","Write proxy for field `WWDGRST`"]],"type":[["I2C1RST_A","I2C 1 reset"],["I2C1RST_R","Reader of field `I2C1RST`"],["I2C2RST_A","I2C 2 reset"],["I2C2RST_R","Reader of field `I2C2RST`"],["I2C3RST_A","I2C3 reset"],["I2C3RST_R","Reader of field `I2C3RST`"],["PWRRST_R","Reader of field `PWRRST`"],["R","Reader of register APB1RSTR"],["SPI2RST_A","SPI 2 reset"],["SPI2RST_R","Reader of field `SPI2RST`"],["SPI3RST_A","SPI 3 reset"],["SPI3RST_R","Reader of field `SPI3RST`"],["TIM2RST_A","TIM2 reset"],["TIM2RST_R","Reader of field `TIM2RST`"],["TIM3RST_A","TIM3 reset"],["TIM3RST_R","Reader of field `TIM3RST`"],["TIM4RST_A","TIM4 reset"],["TIM4RST_R","Reader of field `TIM4RST`"],["TIM5RST_A","TIM5 reset"],["TIM5RST_R","Reader of field `TIM5RST`"],["UART2RST_A","USART 2 reset"],["UART2RST_R","Reader of field `UART2RST`"],["W","Writer for register APB1RSTR"],["WWDGRST_A","Window watchdog reset"],["WWDGRST_R","Reader of field `WWDGRST`"]]});