{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 03 09:55:13 2018 " "Info: Processing started: Fri Aug 03 09:55:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Telemetry_link -c Telemetry_link --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Telemetry_link -c Telemetry_link --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "rx_master_clk " "Info: Assuming node \"rx_master_clk\" is an undefined clock" {  } { { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rx_master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "reset " "Info: Assuming node \"reset\" is an undefined clock" {  } { { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "tx_master_clk " "Info: Assuming node \"tx_master_clk\" is an undefined clock" {  } { { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "tx_master_clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "22 " "Warning: Found 22 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x " "Info: Detected gated clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0 " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf " "Info: Detected ripple clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x " "Info: Detected gated clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x " "Info: Detected gated clock \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x\" as buffer" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0 " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0\" as buffer" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x " "Info: Detected gated clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x\" as buffer" {  } { { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf\" as buffer" {  } { { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x " "Info: Detected ripple clock \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x\" as buffer" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x " "Info: Detected gated clock \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x\" as buffer" {  } { { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst " "Info: Detected gated clock \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst\" as buffer" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "rx_master_clk register telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0 register telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf 73.54 MHz 13.598 ns Internal " "Info: Clock \"rx_master_clk\" has Internal fmax of 73.54 MHz between source register \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0\" and destination register \"telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf\" (period= 13.598 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.690 ns + Longest register register " "Info: + Longest register to register delay is 0.690 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0 1 REG LCFF_X76_Y16_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y16_N31; Fanout = 3; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.457 ns) + CELL(0.149 ns) 0.606 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf~feeder 2 COMB LCCOMB_X75_Y16_N14 1 " "Info: 2: + IC(0.457 ns) + CELL(0.149 ns) = 0.606 ns; Loc. = LCCOMB_X75_Y16_N14; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf~feeder'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.690 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf 3 REG LCFF_X75_Y16_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.690 ns; Loc. = LCFF_X75_Y16_N15; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 33.77 % ) " "Info: Total cell delay = 0.233 ns ( 33.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.457 ns ( 66.23 % ) " "Info: Total interconnect delay = 0.457 ns ( 66.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.690 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.457ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-5.895 ns - Smallest " "Info: - Smallest clock skew is -5.895 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rx_master_clk destination 3.085 ns + Shortest register " "Info: + Shortest clock path from clock \"rx_master_clk\" to destination register is 3.085 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rx_master_clk 1 CLK PIN_AB26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 3; CLK Node = 'rx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.716 ns) + CELL(0.537 ns) 3.085 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf 2 REG LCFF_X75_Y16_N15 2 " "Info: 2: + IC(1.716 ns) + CELL(0.537 ns) = 3.085 ns; Loc. = LCFF_X75_Y16_N15; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.253 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 44.38 % ) " "Info: Total cell delay = 1.369 ns ( 44.38 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.716 ns ( 55.62 % ) " "Info: Total interconnect delay = 1.716 ns ( 55.62 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.085 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rx_master_clk source 8.980 ns - Longest register " "Info: - Longest clock path from clock \"rx_master_clk\" to source register is 8.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rx_master_clk 1 CLK PIN_AB26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 3; CLK Node = 'rx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.718 ns) + CELL(0.787 ns) 3.337 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0 2 REG LCFF_X76_Y15_N1 2 " "Info: 2: + IC(1.718 ns) + CELL(0.787 ns) = 3.337 ns; Loc. = LCFF_X76_Y15_N1; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div1\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.505 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 4.409 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0 3 REG LCFF_X76_Y15_N31 2 " "Info: 3: + IC(0.285 ns) + CELL(0.787 ns) = 4.409 ns; Loc. = LCFF_X76_Y15_N31; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div2\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 5.625 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0 4 REG LCFF_X75_Y15_N5 2 " "Info: 4: + IC(0.429 ns) + CELL(0.787 ns) = 5.625 ns; Loc. = LCFF_X75_Y15_N5; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div3\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.787 ns) 6.696 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0 5 REG LCFF_X75_Y15_N1 2 " "Info: 5: + IC(0.284 ns) + CELL(0.787 ns) = 6.696 ns; Loc. = LCFF_X75_Y15_N1; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div4\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.071 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.676 ns) + CELL(0.787 ns) 8.159 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0 6 REG LCFF_X76_Y16_N5 2 " "Info: 6: + IC(0.676 ns) + CELL(0.787 ns) = 8.159 ns; Loc. = LCFF_X76_Y16_N5; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div5\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.463 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.284 ns) + CELL(0.537 ns) 8.980 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0 7 REG LCFF_X76_Y16_N31 3 " "Info: 7: + IC(0.284 ns) + CELL(0.537 ns) = 8.980 ns; Loc. = LCFF_X76_Y16_N31; Fanout = 3; REG Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|T_ff:div6\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.821 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.304 ns ( 59.06 % ) " "Info: Total cell delay = 5.304 ns ( 59.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.676 ns ( 40.94 % ) " "Info: Total interconnect delay = 3.676 ns ( 40.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} } { 0.000ns 0.000ns 1.718ns 0.285ns 0.429ns 0.284ns 0.676ns 0.284ns } { 0.000ns 0.832ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.085 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} } { 0.000ns 0.000ns 1.718ns 0.285ns 0.429ns 0.284ns 0.676ns 0.284ns } { 0.000ns 0.832ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 28 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.690 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.690 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf~feeder {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.457ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.085 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.085 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x_buf {} } { 0.000ns 0.000ns 1.716ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div1|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div2|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div3|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div4|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div5|q0 {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|T_ff:div6|q0 {} } { 0.000ns 0.000ns 1.718ns 0.285ns 0.429ns 0.284ns 0.676ns 0.284ns } { 0.000ns 0.832ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "reset register telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom1\|amp_bits\[0\] register telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[14\] 104.12 MHz 9.604 ns Internal " "Info: Clock \"reset\" has Internal fmax of 104.12 MHz between source register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom1\|amp_bits\[0\]\" and destination register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[14\]\" (period= 9.604 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.796 ns + Longest register register " "Info: + Longest register to register delay is 4.796 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom1\|amp_bits\[0\] 1 REG DSPMULT_X46_Y30_N0 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = DSPMULT_X46_Y30_N0; Fanout = 12; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom1\|amp_bits\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] } "NODE_NAME" } } { "lut_cos.vhd" "" { Text "C:/My_Projects/Telemetry/lut_cos.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.003 ns) 2.003 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|multiply:mul1\|lpm_mult:Mult0\|mult_dus:auto_generated\|mac_mult1 2 COMB DSPMULT_X46_Y30_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(2.003 ns) = 2.003 ns; Loc. = DSPMULT_X46_Y30_N0; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|multiply:mul1\|lpm_mult:Mult0\|mult_dus:auto_generated\|mac_mult1'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.003 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1 } "NODE_NAME" } } { "db/mult_dus.tdf" "" { Text "C:/My_Projects/Telemetry/db/mult_dus.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 2.227 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|multiply:mul1\|lpm_mult:Mult0\|mult_dus:auto_generated\|mac_out2 3 COMB DSPOUT_X46_Y30_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.224 ns) = 2.227 ns; Loc. = DSPOUT_X46_Y30_N2; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|multiply:mul1\|lpm_mult:Mult0\|mult_dus:auto_generated\|mac_out2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.224 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2 } "NODE_NAME" } } { "db/mult_dus.tdf" "" { Text "C:/My_Projects/Telemetry/db/mult_dus.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.671 ns) + CELL(0.393 ns) 3.291 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[0\]~16 4 COMB LCCOMB_X47_Y30_N0 2 " "Info: 4: + IC(0.671 ns) + CELL(0.393 ns) = 3.291 ns; Loc. = LCCOMB_X47_Y30_N0; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[0\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.064 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[0]~16 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.362 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[1\]~18 5 COMB LCCOMB_X47_Y30_N2 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 3.362 ns; Loc. = LCCOMB_X47_Y30_N2; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[1\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[0]~16 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[1]~18 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.433 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[2\]~20 6 COMB LCCOMB_X47_Y30_N4 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 3.433 ns; Loc. = LCCOMB_X47_Y30_N4; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[2\]~20'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[1]~18 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[2]~20 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.504 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[3\]~22 7 COMB LCCOMB_X47_Y30_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 3.504 ns; Loc. = LCCOMB_X47_Y30_N6; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[3\]~22'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[2]~20 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[3]~22 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.575 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[4\]~24 8 COMB LCCOMB_X47_Y30_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 3.575 ns; Loc. = LCCOMB_X47_Y30_N8; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[4\]~24'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[3]~22 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[4]~24 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.646 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[5\]~26 9 COMB LCCOMB_X47_Y30_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 3.646 ns; Loc. = LCCOMB_X47_Y30_N10; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[5\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[4]~24 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[5]~26 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.717 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[6\]~28 10 COMB LCCOMB_X47_Y30_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 3.717 ns; Loc. = LCCOMB_X47_Y30_N12; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[6\]~28'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[5]~26 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[6]~28 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.876 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[7\]~30 11 COMB LCCOMB_X47_Y30_N14 2 " "Info: 11: + IC(0.000 ns) + CELL(0.159 ns) = 3.876 ns; Loc. = LCCOMB_X47_Y30_N14; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[7\]~30'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[6]~28 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[7]~30 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.947 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[8\]~32 12 COMB LCCOMB_X47_Y30_N16 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.947 ns; Loc. = LCCOMB_X47_Y30_N16; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[8\]~32'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[7]~30 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[8]~32 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.018 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[9\]~34 13 COMB LCCOMB_X47_Y30_N18 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 4.018 ns; Loc. = LCCOMB_X47_Y30_N18; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[9\]~34'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[8]~32 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[9]~34 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.089 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[10\]~36 14 COMB LCCOMB_X47_Y30_N20 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 4.089 ns; Loc. = LCCOMB_X47_Y30_N20; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[10\]~36'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[9]~34 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[10]~36 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.160 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[11\]~38 15 COMB LCCOMB_X47_Y30_N22 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 4.160 ns; Loc. = LCCOMB_X47_Y30_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[11\]~38'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[10]~36 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[11]~38 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.231 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[12\]~40 16 COMB LCCOMB_X47_Y30_N24 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 4.231 ns; Loc. = LCCOMB_X47_Y30_N24; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[12\]~40'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[11]~38 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[12]~40 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.302 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[13\]~42 17 COMB LCCOMB_X47_Y30_N26 1 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 4.302 ns; Loc. = LCCOMB_X47_Y30_N26; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[13\]~42'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[12]~40 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[13]~42 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.712 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[14\]~43 18 COMB LCCOMB_X47_Y30_N28 1 " "Info: 18: + IC(0.000 ns) + CELL(0.410 ns) = 4.712 ns; Loc. = LCCOMB_X47_Y30_N28; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[14\]~43'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[13]~42 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14]~43 } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.796 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[14\] 19 REG LCFF_X47_Y30_N29 2 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 4.796 ns; Loc. = LCFF_X47_Y30_N29; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14]~43 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.125 ns ( 86.01 % ) " "Info: Total cell delay = 4.125 ns ( 86.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.671 ns ( 13.99 % ) " "Info: Total interconnect delay = 0.671 ns ( 13.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[0]~16 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[1]~18 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[2]~20 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[3]~22 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[4]~24 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[5]~26 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[6]~28 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[7]~30 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[8]~32 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[9]~34 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[10]~36 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[11]~38 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[12]~40 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[13]~42 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14]~43 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[0]~16 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[1]~18 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[2]~20 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[3]~22 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[4]~24 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[5]~26 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[6]~28 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[7]~30 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[8]~32 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[9]~34 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[10]~36 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[11]~38 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[12]~40 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[13]~42 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14]~43 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] {} } { 0.000ns 0.000ns 0.000ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.003ns 0.224ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.042 ns - Smallest " "Info: - Smallest clock skew is -0.042 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 9.721 ns + Shortest register " "Info: + Shortest clock path from clock \"reset\" to destination register is 9.721 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns reset 1 CLK PIN_L8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 67; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.682 ns) + CELL(0.271 ns) 4.765 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X76_Y16_N22 2 " "Info: 2: + IC(3.682 ns) + CELL(0.271 ns) = 4.765 ns; Loc. = LCCOMB_X76_Y16_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.000 ns) 7.943 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G6 63 " "Info: 3: + IC(3.178 ns) + CELL(0.000 ns) = 7.943 ns; Loc. = CLKCTRL_G6; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.241 ns) + CELL(0.537 ns) 9.721 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[14\] 4 REG LCFF_X47_Y30_N29 2 " "Info: 4: + IC(1.241 ns) + CELL(0.537 ns) = 9.721 ns; Loc. = LCFF_X47_Y30_N29; Fanout = 2; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|temp_sum\[14\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.778 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 16.66 % ) " "Info: Total cell delay = 1.620 ns ( 16.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.101 ns ( 83.34 % ) " "Info: Total interconnect delay = 8.101 ns ( 83.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.721 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.721 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.241ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 9.763 ns - Longest register " "Info: - Longest clock path from clock \"reset\" to source register is 9.763 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns reset 1 CLK PIN_L8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 67; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.682 ns) + CELL(0.271 ns) 4.765 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X76_Y16_N22 2 " "Info: 2: + IC(3.682 ns) + CELL(0.271 ns) = 4.765 ns; Loc. = LCCOMB_X76_Y16_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.000 ns) 7.943 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G6 63 " "Info: 3: + IC(3.178 ns) + CELL(0.000 ns) = 7.943 ns; Loc. = CLKCTRL_G6; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.177 ns) + CELL(0.643 ns) 9.763 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom1\|amp_bits\[0\] 4 REG DSPMULT_X46_Y30_N0 12 " "Info: 4: + IC(1.177 ns) + CELL(0.643 ns) = 9.763 ns; Loc. = DSPMULT_X46_Y30_N0; Fanout = 12; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|rx_carrier_gen:accumulator_rx_lo\|lut_cos:cos_rom1\|amp_bits\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] } "NODE_NAME" } } { "lut_cos.vhd" "" { Text "C:/My_Projects/Telemetry/lut_cos.vhd" 94 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.726 ns ( 17.68 % ) " "Info: Total cell delay = 1.726 ns ( 17.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.037 ns ( 82.32 % ) " "Info: Total interconnect delay = 8.037 ns ( 82.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.763 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.763 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.177ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.643ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.721 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.721 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.241ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.763 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.763 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.177ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.643ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "lut_cos.vhd" "" { Text "C:/My_Projects/Telemetry/lut_cos.vhd" 94 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "lut_cos.vhd" "" { Text "C:/My_Projects/Telemetry/lut_cos.vhd" 94 -1 0 } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 31 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.796 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[0]~16 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[1]~18 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[2]~20 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[3]~22 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[4]~24 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[5]~26 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[6]~28 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[7]~30 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[8]~32 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[9]~34 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[10]~36 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[11]~38 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[12]~40 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[13]~42 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14]~43 telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.796 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_mult1 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|multiply:mul1|lpm_mult:Mult0|mult_dus:auto_generated|mac_out2 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[0]~16 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[1]~18 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[2]~20 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[3]~22 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[4]~24 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[5]~26 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[6]~28 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[7]~30 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[8]~32 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[9]~34 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[10]~36 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[11]~38 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[12]~40 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[13]~42 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14]~43 {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] {} } { 0.000ns 0.000ns 0.000ns 0.671ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 2.003ns 0.224ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.721 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.721 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|temp_sum[14] {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.241ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.763 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.763 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|rx_carrier_gen:accumulator_rx_lo|lut_cos:cos_rom1|amp_bits[0] {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.177ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.643ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "tx_master_clk register telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0 register telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf 69.74 MHz 14.338 ns Internal " "Info: Clock \"tx_master_clk\" has Internal fmax of 69.74 MHz between source register \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0\" and destination register \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf\" (period= 14.338 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.825 ns + Longest register register " "Info: + Longest register to register delay is 0.825 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0 1 REG LCFF_X39_Y19_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y19_N15; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.459 ns) + CELL(0.366 ns) 0.825 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf 2 REG LCFF_X38_Y19_N1 1 " "Info: 2: + IC(0.459 ns) + CELL(0.366 ns) = 0.825 ns; Loc. = LCFF_X38_Y19_N1; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.366 ns ( 44.36 % ) " "Info: Total cell delay = 0.366 ns ( 44.36 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.459 ns ( 55.64 % ) " "Info: Total interconnect delay = 0.459 ns ( 55.64 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.825 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.459ns } { 0.000ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-6.130 ns - Smallest " "Info: - Smallest clock skew is -6.130 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tx_master_clk destination 5.391 ns + Shortest register " "Info: + Shortest clock path from clock \"tx_master_clk\" to destination register is 5.391 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns tx_master_clk 1 CLK PIN_AB25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 3; CLK Node = 'tx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.794 ns) + CELL(0.787 ns) 4.413 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf 2 REG LCFF_X39_Y19_N31 2 " "Info: 2: + IC(2.794 ns) + CELL(0.787 ns) = 4.413 ns; Loc. = LCFF_X39_Y19_N31; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.581 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.537 ns) 5.391 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf 3 REG LCFF_X38_Y19_N1 1 " "Info: 3: + IC(0.441 ns) + CELL(0.537 ns) = 5.391 ns; Loc. = LCFF_X38_Y19_N1; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.978 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.156 ns ( 39.99 % ) " "Info: Total cell delay = 2.156 ns ( 39.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.235 ns ( 60.01 % ) " "Info: Total interconnect delay = 3.235 ns ( 60.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.391 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.000ns 2.794ns 0.441ns } { 0.000ns 0.832ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tx_master_clk source 11.521 ns - Longest register " "Info: - Longest clock path from clock \"tx_master_clk\" to source register is 11.521 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns tx_master_clk 1 CLK PIN_AB25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 3; CLK Node = 'tx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.273 ns) + CELL(0.787 ns) 3.892 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0 2 REG LCFF_X63_Y19_N1 2 " "Info: 2: + IC(2.273 ns) + CELL(0.787 ns) = 3.892 ns; Loc. = LCFF_X63_Y19_N1; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div1\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.060 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 4.964 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0 3 REG LCFF_X63_Y19_N31 2 " "Info: 3: + IC(0.285 ns) + CELL(0.787 ns) = 4.964 ns; Loc. = LCFF_X63_Y19_N31; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div2\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.429 ns) + CELL(0.787 ns) 6.180 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0 4 REG LCFF_X62_Y19_N1 2 " "Info: 4: + IC(0.429 ns) + CELL(0.787 ns) = 6.180 ns; Loc. = LCFF_X62_Y19_N1; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div3\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.216 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 7.252 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0 5 REG LCFF_X62_Y19_N7 2 " "Info: 5: + IC(0.285 ns) + CELL(0.787 ns) = 7.252 ns; Loc. = LCFF_X62_Y19_N7; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div4\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.433 ns) + CELL(0.787 ns) 9.472 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0 6 REG LCFF_X40_Y19_N1 2 " "Info: 6: + IC(1.433 ns) + CELL(0.787 ns) = 9.472 ns; Loc. = LCFF_X40_Y19_N1; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div5\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.220 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.285 ns) + CELL(0.787 ns) 10.544 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0 7 REG LCFF_X40_Y19_N31 3 " "Info: 7: + IC(0.285 ns) + CELL(0.787 ns) = 10.544 ns; Loc. = LCFF_X40_Y19_N31; Fanout = 3; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div6\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.072 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.537 ns) 11.521 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0 8 REG LCFF_X39_Y19_N15 2 " "Info: 8: + IC(0.440 ns) + CELL(0.537 ns) = 11.521 ns; Loc. = LCFF_X39_Y19_N15; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|T_ff:div7\|q0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.977 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.091 ns ( 52.87 % ) " "Info: Total cell delay = 6.091 ns ( 52.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.430 ns ( 47.13 % ) " "Info: Total interconnect delay = 5.430 ns ( 47.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.521 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.521 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} } { 0.000ns 0.000ns 2.273ns 0.285ns 0.429ns 0.285ns 1.433ns 0.285ns 0.440ns } { 0.000ns 0.832ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.391 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.000ns 2.794ns 0.441ns } { 0.000ns 0.832ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.521 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.521 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} } { 0.000ns 0.000ns 2.273ns 0.285ns 0.429ns 0.285ns 1.433ns 0.285ns 0.440ns } { 0.000ns 0.832ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "t_ff.vhd" "" { Text "C:/My_Projects/Telemetry/t_ff.vhd" 28 -1 0 } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.825 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.825 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.459ns } { 0.000ns 0.366ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.391 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x_buf {} } { 0.000ns 0.000ns 2.794ns 0.441ns } { 0.000ns 0.832ns 0.787ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "11.521 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "11.521 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div1|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div2|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div3|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div4|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div5|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div6|q0 {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|T_ff:div7|q0 {} } { 0.000ns 0.000ns 2.273ns 0.285ns 0.429ns 0.285ns 1.433ns 0.285ns 0.440ns } { 0.000ns 0.832ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "rx_master_clk 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"rx_master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst rx_master_clk 3.157 ns " "Info: Found hold time violation between source  pin or register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x\" and destination pin or register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst\" for clock \"rx_master_clk\" (Hold time is 3.157 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.674 ns + Largest " "Info: + Largest clock skew is 3.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rx_master_clk destination 7.669 ns + Longest register " "Info: + Longest clock path from clock \"rx_master_clk\" to destination register is 7.669 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rx_master_clk 1 CLK PIN_AB26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 3; CLK Node = 'rx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.150 ns) 2.731 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X76_Y16_N22 2 " "Info: 2: + IC(1.749 ns) + CELL(0.150 ns) = 2.731 ns; Loc. = LCCOMB_X76_Y16_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.000 ns) 5.909 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G6 63 " "Info: 3: + IC(3.178 ns) + CELL(0.000 ns) = 5.909 ns; Loc. = CLKCTRL_G6; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.537 ns) 7.669 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 4 REG LCFF_X76_Y20_N23 1 " "Info: 4: + IC(1.223 ns) + CELL(0.537 ns) = 7.669 ns; Loc. = LCFF_X76_Y20_N23; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.519 ns ( 19.81 % ) " "Info: Total cell delay = 1.519 ns ( 19.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.150 ns ( 80.19 % ) " "Info: Total interconnect delay = 6.150 ns ( 80.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.749ns 3.178ns 1.223ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "rx_master_clk source 3.995 ns - Shortest register " "Info: - Shortest clock path from clock \"rx_master_clk\" to source register is 3.995 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns rx_master_clk 1 CLK PIN_AB26 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB26; Fanout = 3; CLK Node = 'rx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.150 ns) 2.731 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X76_Y16_N22 2 " "Info: 2: + IC(1.749 ns) + CELL(0.150 ns) = 2.731 ns; Loc. = LCCOMB_X76_Y16_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.899 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.537 ns) 3.995 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x 3 REG LCFF_X76_Y20_N13 1 " "Info: 3: + IC(0.727 ns) + CELL(0.537 ns) = 3.995 ns; Loc. = LCFF_X76_Y20_N13; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.519 ns ( 38.02 % ) " "Info: Total cell delay = 1.519 ns ( 38.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.476 ns ( 61.98 % ) " "Info: Total interconnect delay = 2.476 ns ( 61.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 1.749ns 0.727ns } { 0.000ns 0.832ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.749ns 3.178ns 1.223ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 1.749ns 0.727ns } { 0.000ns 0.832ns 0.150ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.533 ns - Shortest register register " "Info: - Shortest register to register delay is 0.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x 1 REG LCFF_X76_Y20_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y20_N13; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.150 ns) 0.449 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst 2 COMB LCCOMB_X76_Y20_N22 2 " "Info: 2: + IC(0.299 ns) + CELL(0.150 ns) = 0.449 ns; Loc. = LCCOMB_X76_Y20_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.533 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 3 REG LCFF_X76_Y20_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.533 ns; Loc. = LCFF_X76_Y20_N23; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.90 % ) " "Info: Total cell delay = 0.234 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.299 ns ( 56.10 % ) " "Info: Total interconnect delay = 0.299 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.669 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.669 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 1.749ns 3.178ns 1.223ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.995 ns" { rx_master_clk telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "3.995 ns" { rx_master_clk {} rx_master_clk~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 1.749ns 0.727ns } { 0.000ns 0.832ns 0.150ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "reset 3 " "Warning: Circuit may not operate. Detected 3 non-operational path(s) clocked by clock \"reset\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst reset 3.157 ns " "Info: Found hold time violation between source  pin or register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x\" and destination pin or register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst\" for clock \"reset\" (Hold time is 3.157 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.674 ns + Largest " "Info: + Largest clock skew is 3.674 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 9.703 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 9.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns reset 1 CLK PIN_L8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 67; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.682 ns) + CELL(0.271 ns) 4.765 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X76_Y16_N22 2 " "Info: 2: + IC(3.682 ns) + CELL(0.271 ns) = 4.765 ns; Loc. = LCCOMB_X76_Y16_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.000 ns) 7.943 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G6 63 " "Info: 3: + IC(3.178 ns) + CELL(0.000 ns) = 7.943 ns; Loc. = CLKCTRL_G6; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.537 ns) 9.703 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 4 REG LCFF_X76_Y20_N23 1 " "Info: 4: + IC(1.223 ns) + CELL(0.537 ns) = 9.703 ns; Loc. = LCFF_X76_Y20_N23; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 16.70 % ) " "Info: Total cell delay = 1.620 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.083 ns ( 83.30 % ) " "Info: Total interconnect delay = 8.083 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.223ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 6.029 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to source register is 6.029 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns reset 1 CLK PIN_L8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 67; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.682 ns) + CELL(0.271 ns) 4.765 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X76_Y16_N22 2 " "Info: 2: + IC(3.682 ns) + CELL(0.271 ns) = 4.765 ns; Loc. = LCCOMB_X76_Y16_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.537 ns) 6.029 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x 3 REG LCFF_X76_Y20_N13 1 " "Info: 3: + IC(0.727 ns) + CELL(0.537 ns) = 6.029 ns; Loc. = LCFF_X76_Y20_N13; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 26.87 % ) " "Info: Total cell delay = 1.620 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.409 ns ( 73.13 % ) " "Info: Total interconnect delay = 4.409 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 3.682ns 0.727ns } { 0.000ns 0.812ns 0.271ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.223ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 3.682ns 0.727ns } { 0.000ns 0.812ns 0.271ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.533 ns - Shortest register register " "Info: - Shortest register to register delay is 0.533 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x 1 REG LCFF_X76_Y20_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X76_Y20_N13; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.150 ns) 0.449 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst 2 COMB LCCOMB_X76_Y20_N22 2 " "Info: 2: + IC(0.299 ns) + CELL(0.150 ns) = 0.449 ns; Loc. = LCCOMB_X76_Y20_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.449 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.533 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 3 REG LCFF_X76_Y20_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.533 ns; Loc. = LCFF_X76_Y20_N23; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.90 % ) " "Info: Total cell delay = 0.234 ns ( 43.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.299 ns ( 56.10 % ) " "Info: Total interconnect delay = 0.299 ns ( 56.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.223ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.029 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.029 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} } { 0.000ns 0.000ns 3.682ns 0.727ns } { 0.000ns 0.812ns 0.271ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.533 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|delayed_clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.299ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "tx_master_clk 1 " "Warning: Circuit may not operate. Detected 1 non-operational path(s) clocked by clock \"tx_master_clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x tx_master_clk 755 ps " "Info: Found hold time violation between source  pin or register \"telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf\" and destination pin or register \"telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x\" for clock \"tx_master_clk\" (Hold time is 755 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.129 ns + Largest " "Info: + Largest clock skew is 3.129 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tx_master_clk destination 7.292 ns + Longest register " "Info: + Longest clock path from clock \"tx_master_clk\" to destination register is 7.292 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns tx_master_clk 1 CLK PIN_AB25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 3; CLK Node = 'tx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.597 ns) + CELL(0.150 ns) 3.579 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x 2 COMB LCCOMB_X40_Y19_N22 1 " "Info: 2: + IC(2.597 ns) + CELL(0.150 ns) = 3.579 ns; Loc. = LCCOMB_X40_Y19_N22; Fanout = 1; COMB Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.949 ns) + CELL(0.000 ns) 5.528 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x~clkctrl 3 COMB CLKCTRL_G15 21 " "Info: 3: + IC(1.949 ns) + CELL(0.000 ns) = 5.528 ns; Loc. = CLKCTRL_G15; Fanout = 21; COMB Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.949 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.227 ns) + CELL(0.537 ns) 7.292 ns telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x 4 REG LCFF_X44_Y29_N5 1 " "Info: 4: + IC(1.227 ns) + CELL(0.537 ns) = 7.292 ns; Loc. = LCFF_X44_Y29_N5; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "C:/My_Projects/Telemetry/phase_acc.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.519 ns ( 20.83 % ) " "Info: Total cell delay = 1.519 ns ( 20.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.773 ns ( 79.17 % ) " "Info: Total interconnect delay = 5.773 ns ( 79.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 0.000ns 2.597ns 1.949ns 1.227ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "tx_master_clk source 4.163 ns - Shortest register " "Info: - Shortest clock path from clock \"tx_master_clk\" to source register is 4.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns tx_master_clk 1 CLK PIN_AB25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 3; CLK Node = 'tx_master_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { tx_master_clk } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.794 ns) + CELL(0.537 ns) 4.163 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf 2 REG LCFF_X39_Y19_N31 2 " "Info: 2: + IC(2.794 ns) + CELL(0.537 ns) = 4.163 ns; Loc. = LCFF_X39_Y19_N31; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.331 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.369 ns ( 32.88 % ) " "Info: Total cell delay = 1.369 ns ( 32.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.794 ns ( 67.12 % ) " "Info: Total interconnect delay = 2.794 ns ( 67.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.163 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.163 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} } { 0.000ns 0.000ns 2.794ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 0.000ns 2.597ns 1.949ns 1.227ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.163 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.163 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} } { 0.000ns 0.000ns 2.794ns } { 0.000ns 0.832ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.390 ns - Shortest register register " "Info: - Shortest register to register delay is 2.390 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf 1 REG LCFF_X39_Y19_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X39_Y19_N31; Fanout = 2; REG Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.887 ns) + CELL(0.419 ns) 2.306 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x 2 COMB LCCOMB_X44_Y29_N4 3 " "Info: 2: + IC(1.887 ns) + CELL(0.419 ns) = 2.306 ns; Loc. = LCCOMB_X44_Y29_N4; Fanout = 3; COMB Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.390 ns telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x 3 REG LCFF_X44_Y29_N5 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.390 ns; Loc. = LCFF_X44_Y29_N5; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|phase_acc:DIGITAL_PHASE_GEN\|delayed_clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "phase_acc.vhd" "" { Text "C:/My_Projects/Telemetry/phase_acc.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.503 ns ( 21.05 % ) " "Info: Total cell delay = 0.503 ns ( 21.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.887 ns ( 78.95 % ) " "Info: Total interconnect delay = 1.887 ns ( 78.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 1.887ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "phase_acc.vhd" "" { Text "C:/My_Projects/Telemetry/phase_acc.vhd" 35 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.292 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.292 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_128x~clkctrl {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 0.000ns 2.597ns 1.949ns 1.227ns } { 0.000ns 0.832ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.163 ns" { tx_master_clk telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.163 ns" { tx_master_clk {} tx_master_clk~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} } { 0.000ns 0.000ns 2.794ns } { 0.000ns 0.832ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.390 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.390 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x_buf {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_2x {} telemetry_tx:TELE_TX|phase_acc:DIGITAL_PHASE_GEN|delayed_clk_2x {} } { 0.000ns 1.887ns 0.000ns } { 0.000ns 0.419ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf data_in reset 3.172 ns register " "Info: tsu for register \"telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf\" (data pin = \"data_in\", clock pin = \"reset\") is 3.172 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.694 ns + Longest pin register " "Info: + Longest pin to register delay is 7.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns data_in 1 PIN PIN_AA23 1 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AA23; Fanout = 1; PIN Node = 'data_in'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data_in } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.513 ns) + CELL(0.275 ns) 7.610 ns telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf~0 2 COMB LCCOMB_X38_Y19_N6 1 " "Info: 2: + IC(6.513 ns) + CELL(0.275 ns) = 7.610 ns; Loc. = LCCOMB_X38_Y19_N6; Fanout = 1; COMB Node = 'telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.788 ns" { data_in telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 } "NODE_NAME" } } { "manchester_encoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_encoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.694 ns telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf 3 REG LCFF_X38_Y19_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.694 ns; Loc. = LCFF_X38_Y19_N7; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "manchester_encoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_encoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.181 ns ( 15.35 % ) " "Info: Total cell delay = 1.181 ns ( 15.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.513 ns ( 84.65 % ) " "Info: Total interconnect delay = 6.513 ns ( 84.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.694 ns" { data_in telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.694 ns" { data_in {} data_in~combout {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf {} } { 0.000ns 0.000ns 6.513ns 0.000ns } { 0.000ns 0.822ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "manchester_encoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_encoder.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 4.486 ns - Shortest register " "Info: - Shortest clock path from clock \"reset\" to destination register is 4.486 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns reset 1 CLK PIN_L8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 67; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.754 ns) + CELL(0.150 ns) 3.716 ns telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x 2 COMB LCCOMB_X38_Y19_N0 2 " "Info: 2: + IC(2.754 ns) + CELL(0.150 ns) = 3.716 ns; Loc. = LCCOMB_X38_Y19_N0; Fanout = 2; COMB Node = 'telemetry_tx:TELE_TX\|clock_unit:CLK_DISTR\|clk_1x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.904 ns" { reset telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x } "NODE_NAME" } } { "clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/clock_unit.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.233 ns) + CELL(0.537 ns) 4.486 ns telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf 3 REG LCFF_X38_Y19_N7 1 " "Info: 3: + IC(0.233 ns) + CELL(0.537 ns) = 4.486 ns; Loc. = LCFF_X38_Y19_N7; Fanout = 1; REG Node = 'telemetry_tx:TELE_TX\|manchester_encoder:MAC_ENC\|din_buf'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.770 ns" { telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "manchester_encoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_encoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.499 ns ( 33.42 % ) " "Info: Total cell delay = 1.499 ns ( 33.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.987 ns ( 66.58 % ) " "Info: Total interconnect delay = 2.987 ns ( 66.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { reset telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { reset {} reset~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf {} } { 0.000ns 0.000ns 2.754ns 0.233ns } { 0.000ns 0.812ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.694 ns" { data_in telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.694 ns" { data_in {} data_in~combout {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf~0 {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf {} } { 0.000ns 0.000ns 6.513ns 0.000ns } { 0.000ns 0.822ns 0.275ns 0.084ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.486 ns" { reset telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.486 ns" { reset {} reset~combout {} telemetry_tx:TELE_TX|clock_unit:CLK_DISTR|clk_1x {} telemetry_tx:TELE_TX|manchester_encoder:MAC_ENC|din_buf {} } { 0.000ns 0.000ns 2.754ns 0.233ns } { 0.000ns 0.812ns 0.150ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "reset data_out telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2 14.890 ns register " "Info: tco from clock \"reset\" to destination pin \"data_out\" through register \"telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2\" is 14.890 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset source 9.209 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to source register is 9.209 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns reset 1 CLK PIN_L8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 67; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.662 ns) + CELL(0.271 ns) 4.745 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x 2 COMB LCCOMB_X76_Y20_N14 5 " "Info: 2: + IC(3.662 ns) + CELL(0.271 ns) = 4.745 ns; Loc. = LCCOMB_X76_Y20_N14; Fanout = 5; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.739 ns) + CELL(0.000 ns) 7.484 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x~clkctrl 3 COMB CLKCTRL_G5 2 " "Info: 3: + IC(2.739 ns) + CELL(0.000 ns) = 7.484 ns; Loc. = CLKCTRL_G5; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.739 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.188 ns) + CELL(0.537 ns) 9.209 ns telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2 4 REG LCFF_X74_Y16_N19 1 " "Info: 4: + IC(1.188 ns) + CELL(0.537 ns) = 9.209 ns; Loc. = LCFF_X74_Y16_N19; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.725 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 } "NODE_NAME" } } { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 17.59 % ) " "Info: Total cell delay = 1.620 ns ( 17.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.589 ns ( 82.41 % ) " "Info: Total interconnect delay = 7.589 ns ( 82.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.209 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.209 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 {} } { 0.000ns 0.000ns 3.662ns 2.739ns 1.188ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.431 ns + Longest register pin " "Info: + Longest register to pin delay is 5.431 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2 1 REG LCFF_X74_Y16_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X74_Y16_N19; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|mdi_buf2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 } "NODE_NAME" } } { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.709 ns) + CELL(0.419 ns) 1.128 ns telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|dout~0 2 COMB LCCOMB_X76_Y16_N16 1 " "Info: 2: + IC(0.709 ns) + CELL(0.419 ns) = 1.128 ns; Loc. = LCCOMB_X76_Y16_N16; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|dout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.128 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 } "NODE_NAME" } } { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(2.612 ns) 5.431 ns data_out 3 PIN PIN_AA24 0 " "Info: 3: + IC(1.691 ns) + CELL(2.612 ns) = 5.431 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'data_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.031 ns ( 55.81 % ) " "Info: Total cell delay = 3.031 ns ( 55.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.400 ns ( 44.19 % ) " "Info: Total interconnect delay = 2.400 ns ( 44.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.431 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 {} data_out {} } { 0.000ns 0.709ns 1.691ns } { 0.000ns 0.419ns 2.612ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.209 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.209 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x~clkctrl {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 {} } { 0.000ns 0.000ns 3.662ns 2.739ns 1.188ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.431 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.431 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|mdi_buf2 {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 {} data_out {} } { 0.000ns 0.709ns 1.691ns } { 0.000ns 0.419ns 2.612ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "reset data_out 13.036 ns Longest " "Info: Longest tpd from source pin \"reset\" to destination pin \"data_out\" is 13.036 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns reset 1 CLK PIN_L8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 67; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.650 ns) + CELL(0.271 ns) 8.733 ns telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|dout~0 2 COMB LCCOMB_X76_Y16_N16 1 " "Info: 2: + IC(7.650 ns) + CELL(0.271 ns) = 8.733 ns; Loc. = LCCOMB_X76_Y16_N16; Fanout = 1; COMB Node = 'telemetry_rx:TELE_RX\|manchester_decoder:umanchester_decoder\|dout~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.921 ns" { reset telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 } "NODE_NAME" } } { "manchester_decoder.vhd" "" { Text "C:/My_Projects/Telemetry/manchester_decoder.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.691 ns) + CELL(2.612 ns) 13.036 ns data_out 3 PIN PIN_AA24 0 " "Info: 3: + IC(1.691 ns) + CELL(2.612 ns) = 13.036 ns; Loc. = PIN_AA24; Fanout = 0; PIN Node = 'data_out'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.303 ns" { telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.695 ns ( 28.34 % ) " "Info: Total cell delay = 3.695 ns ( 28.34 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.341 ns ( 71.66 % ) " "Info: Total interconnect delay = 9.341 ns ( 71.66 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.036 ns" { reset telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 data_out } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.036 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|manchester_decoder:umanchester_decoder|dout~0 {} data_out {} } { 0.000ns 0.000ns 7.650ns 1.691ns } { 0.000ns 0.812ns 0.271ns 2.612ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst reset reset 4.602 ns register " "Info: th for register \"telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst\" (data pin = \"reset\", clock pin = \"reset\") is 4.602 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "reset destination 9.703 ns + Longest register " "Info: + Longest clock path from clock \"reset\" to destination register is 9.703 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns reset 1 CLK PIN_L8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 67; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.682 ns) + CELL(0.271 ns) 4.765 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x 2 COMB LCCOMB_X76_Y16_N22 2 " "Info: 2: + IC(3.682 ns) + CELL(0.271 ns) = 4.765 ns; Loc. = LCCOMB_X76_Y16_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.953 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.178 ns) + CELL(0.000 ns) 7.943 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl 3 COMB CLKCTRL_G6 63 " "Info: 3: + IC(3.178 ns) + CELL(0.000 ns) = 7.943 ns; Loc. = CLKCTRL_G6; Fanout = 63; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_128x~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.178 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.223 ns) + CELL(0.537 ns) 9.703 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 4 REG LCFF_X76_Y20_N23 1 " "Info: 4: + IC(1.223 ns) + CELL(0.537 ns) = 9.703 ns; Loc. = LCFF_X76_Y20_N23; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.760 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.620 ns ( 16.70 % ) " "Info: Total cell delay = 1.620 ns ( 16.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.083 ns ( 83.30 % ) " "Info: Total interconnect delay = 8.083 ns ( 83.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.223ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.367 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.367 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns reset 1 CLK PIN_L8 67 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 67; CLK Node = 'reset'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "Telemetry_link.vhd" "" { Text "C:/My_Projects/Telemetry/Telemetry_link.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.662 ns) + CELL(0.271 ns) 4.745 ns telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x 2 COMB LCCOMB_X76_Y20_N14 5 " "Info: 2: + IC(3.662 ns) + CELL(0.271 ns) = 4.745 ns; Loc. = LCCOMB_X76_Y20_N14; Fanout = 5; COMB Node = 'telemetry_rx:TELE_RX\|rx_clock_unit:RX_CLK_CKT\|clk_2x'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.933 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x } "NODE_NAME" } } { "rx_clock_unit.vhd" "" { Text "C:/My_Projects/Telemetry/rx_clock_unit.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.275 ns) 5.283 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst 3 COMB LCCOMB_X76_Y20_N22 2 " "Info: 3: + IC(0.263 ns) + CELL(0.275 ns) = 5.283 ns; Loc. = LCCOMB_X76_Y20_N22; Fanout = 2; COMB Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|local_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.538 ns" { telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst } "NODE_NAME" } } { "bfsk_demod.vhd" "" { Text "C:/My_Projects/Telemetry/bfsk_demod.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.367 ns telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst 4 REG LCFF_X76_Y20_N23 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 5.367 ns; Loc. = LCFF_X76_Y20_N23; Fanout = 1; REG Node = 'telemetry_rx:TELE_RX\|bfsk_demod:RX_DEMOD\|accumulate:acc1\|delayed_rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "accumulate.vhd" "" { Text "C:/My_Projects/Telemetry/accumulate.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.442 ns ( 26.87 % ) " "Info: Total cell delay = 1.442 ns ( 26.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.925 ns ( 73.13 % ) " "Info: Total interconnect delay = 3.925 ns ( 73.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.367 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.367 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 3.662ns 0.263ns 0.000ns } { 0.000ns 0.812ns 0.271ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "9.703 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "9.703 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_128x~clkctrl {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 3.682ns 3.178ns 1.223ns } { 0.000ns 0.812ns 0.271ns 0.000ns 0.537ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.367 ns" { reset telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "5.367 ns" { reset {} reset~combout {} telemetry_rx:TELE_RX|rx_clock_unit:RX_CLK_CKT|clk_2x {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|local_rst {} telemetry_rx:TELE_RX|bfsk_demod:RX_DEMOD|accumulate:acc1|delayed_rst {} } { 0.000ns 0.000ns 3.662ns 0.263ns 0.000ns } { 0.000ns 0.812ns 0.271ns 0.275ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 5 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 03 09:55:13 2018 " "Info: Processing ended: Fri Aug 03 09:55:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
