#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000023467dfaa00 .scope module, "top" "top" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /OUTPUT 1 "Data";
    .port_info 3 /INPUT 8 "N";
o0000023467e19498 .functor BUFZ 1, C4<z>; HiZ drive
v0000023467e6e1e0_0 .net "Clock", 0 0, o0000023467e19498;  0 drivers
v0000023467e6f540_0 .net "Data", 0 0, L_0000023467e6f2c0;  1 drivers
v0000023467e6ff40_0 .net "LoadC", 0 0, v0000023467e6c700_0;  1 drivers
v0000023467e6e140_0 .net "LoadN", 0 0, v0000023467e6efa0_0;  1 drivers
v0000023467e6fcc0_0 .net "MuxC", 0 0, v0000023467e6b800_0;  1 drivers
v0000023467e6ef00_0 .net "MuxN", 0 0, v0000023467e6c8e0_0;  1 drivers
o0000023467e192e8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000023467e6e960_0 .net "N", 7 0, o0000023467e192e8;  0 drivers
v0000023467e6ea00_0 .net "N0d0", 0 0, L_0000023467e6edc0;  1 drivers
v0000023467e6e820_0 .net "Nd0", 0 0, L_0000023467e6f4a0;  1 drivers
v0000023467e6fea0_0 .net "Out", 0 0, v0000023467e6e3c0_0;  1 drivers
o0000023467e19468 .functor BUFZ 1, C4<z>; HiZ drive
v0000023467e6e780_0 .net "Reset", 0 0, o0000023467e19468;  0 drivers
S_0000023467dfab90 .scope module, "dp" "dp" 2 9, 3 6 0, S_0000023467dfaa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "MuxN";
    .port_info 3 /INPUT 1 "LoadN";
    .port_info 4 /INPUT 1 "MuxC";
    .port_info 5 /INPUT 1 "LoadC";
    .port_info 6 /INPUT 1 "Out";
    .port_info 7 /INPUT 8 "N";
    .port_info 8 /OUTPUT 1 "Data";
    .port_info 9 /OUTPUT 1 "Nd0";
    .port_info 10 /OUTPUT 1 "N0d0";
v0000023467e6cf20_0 .net "C4", 0 0, L_0000023467e6f0e0;  1 drivers
v0000023467e6bf80_0 .net "Clock", 0 0, o0000023467e19498;  alias, 0 drivers
v0000023467e6be40_0 .net "Data", 0 0, L_0000023467e6f2c0;  alias, 1 drivers
v0000023467e6bee0_0 .net "LoadC", 0 0, v0000023467e6c700_0;  alias, 1 drivers
v0000023467e6cca0_0 .net "LoadN", 0 0, v0000023467e6efa0_0;  alias, 1 drivers
v0000023467e6b9e0_0 .net "MuxC", 0 0, v0000023467e6b800_0;  alias, 1 drivers
v0000023467e6cfc0_0 .net "MuxN", 0 0, v0000023467e6c8e0_0;  alias, 1 drivers
v0000023467e6c7a0_0 .net "N", 7 0, o0000023467e192e8;  alias, 0 drivers
v0000023467e6bbc0_0 .net "N0d0", 0 0, L_0000023467e6edc0;  alias, 1 drivers
v0000023467e6c480_0 .net "Nd0", 0 0, L_0000023467e6f4a0;  alias, 1 drivers
v0000023467e6cd40_0 .net "Out", 0 0, v0000023467e6e3c0_0;  alias, 1 drivers
v0000023467e6c340_0 .net "Reset", 0 0, o0000023467e19468;  alias, 0 drivers
L_00000234681f01a8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023467e6b580_0 .net/2u *"_ivl_10", 0 0, L_00000234681f01a8;  1 drivers
L_00000234681f01f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023467e6b4e0_0 .net/2u *"_ivl_12", 0 0, L_00000234681f01f0;  1 drivers
v0000023467e6bc60_0 .net *"_ivl_16", 31 0, L_0000023467e6f180;  1 drivers
L_00000234681f0238 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023467e6b760_0 .net *"_ivl_19", 23 0, L_00000234681f0238;  1 drivers
L_00000234681f0280 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023467e6c200_0 .net/2u *"_ivl_20", 31 0, L_00000234681f0280;  1 drivers
v0000023467e6c020_0 .net *"_ivl_22", 0 0, L_0000023467e6eaa0;  1 drivers
L_00000234681f02c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000023467e6b260_0 .net/2u *"_ivl_24", 0 0, L_00000234681f02c8;  1 drivers
L_00000234681f0310 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000023467e6b1c0_0 .net/2u *"_ivl_26", 0 0, L_00000234681f0310;  1 drivers
L_00000234681f0160 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v0000023467e6c0c0_0 .net/2u *"_ivl_6", 3 0, L_00000234681f0160;  1 drivers
v0000023467e6b620_0 .net *"_ivl_8", 0 0, L_0000023467e6f220;  1 drivers
v0000023467e6c160_0 .net "dp_C", 3 0, v0000023467e6cde0_0;  1 drivers
v0000023467e6bd00_0 .net "dp_MuxC", 3 0, L_0000023467e6e5a0;  1 drivers
v0000023467e6c520_0 .net "dp_MuxN", 7 0, L_0000023467e6e640;  1 drivers
v0000023467e6bb20_0 .net "dp_N", 7 0, v0000023467e6ce80_0;  1 drivers
v0000023467e6c5c0_0 .net "dp_shift", 7 0, v0000023467e6b120_0;  1 drivers
v0000023467e6c660_0 .net "dp_sum", 3 0, L_0000023467e6e460;  1 drivers
L_0000023467e6f220 .cmp/eq 4, v0000023467e6cde0_0, L_00000234681f0160;
L_0000023467e6f0e0 .functor MUXZ 1, L_00000234681f01f0, L_00000234681f01a8, L_0000023467e6f220, C4<>;
L_0000023467e6f180 .concat [ 8 24 0 0], v0000023467e6ce80_0, L_00000234681f0238;
L_0000023467e6eaa0 .cmp/eq 32, L_0000023467e6f180, L_00000234681f0280;
L_0000023467e6f4a0 .functor MUXZ 1, L_00000234681f0310, L_00000234681f02c8, L_0000023467e6eaa0, C4<>;
L_0000023467e6edc0 .part v0000023467e6ce80_0, 0, 1;
S_0000023467e11750 .scope module, "buffer" "tri_buffer" 3 55, 4 1 0, S_0000023467dfab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "E";
    .port_info 1 /INPUT 1 "D";
    .port_info 2 /OUTPUT 1 "Y";
P_0000023467e17f70 .param/l "n" 0 4 2, +C4<00000000000000000000000000000001>;
v0000023467df2030_0 .net "D", 0 0, L_0000023467e6f0e0;  alias, 1 drivers
v0000023467df2210_0 .net "E", 0 0, v0000023467e6e3c0_0;  alias, 1 drivers
v0000023467df2ad0_0 .net "Y", 0 0, L_0000023467e6f2c0;  alias, 1 drivers
o0000023467e19078 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0000023467df2490_0 name=_ivl_0
L_0000023467e6f2c0 .functor MUXZ 1, o0000023467e19078, L_0000023467e6f0e0, v0000023467e6e3c0_0, C4<>;
S_0000023467e118e0 .scope module, "muxC" "mux21" 3 22, 5 1 0, S_0000023467dfab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 4 "D1";
    .port_info 2 /INPUT 4 "D0";
    .port_info 3 /OUTPUT 4 "Y";
P_0000023467e17fb0 .param/l "n" 0 5 2, +C4<00000000000000000000000000000100>;
v0000023467df25d0_0 .net "D0", 3 0, L_0000023467e6e460;  alias, 1 drivers
L_00000234681f0088 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0000023467df2b70_0 .net "D1", 3 0, L_00000234681f0088;  1 drivers
v0000023467df2c10_0 .net "S", 0 0, v0000023467e6b800_0;  alias, 1 drivers
v0000023467df2cb0_0 .net "Y", 3 0, L_0000023467e6e5a0;  alias, 1 drivers
L_0000023467e6e5a0 .functor MUXZ 4, L_0000023467e6e460, L_00000234681f0088, v0000023467e6b800_0, C4<>;
S_0000023467e11a70 .scope module, "muxN" "mux21" 3 16, 5 1 0, S_0000023467dfab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "S";
    .port_info 1 /INPUT 8 "D1";
    .port_info 2 /INPUT 8 "D0";
    .port_info 3 /OUTPUT 8 "Y";
P_0000023467e17170 .param/l "n" 0 5 2, +C4<00000000000000000000000000001000>;
v0000023467df2d50_0 .net "D0", 7 0, v0000023467e6b120_0;  alias, 1 drivers
v0000023467df2e90_0 .net "D1", 7 0, o0000023467e192e8;  alias, 0 drivers
v0000023467df1f90_0 .net "S", 0 0, v0000023467e6c8e0_0;  alias, 1 drivers
v0000023467e6c980_0 .net "Y", 7 0, L_0000023467e6e640;  alias, 1 drivers
L_0000023467e6e640 .functor MUXZ 8, v0000023467e6b120_0, o0000023467e192e8, v0000023467e6c8e0_0, C4<>;
S_0000023467df6a60 .scope module, "regC" "register" 3 35, 6 1 0, S_0000023467dfab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 4 "D";
    .port_info 4 /OUTPUT 4 "Q";
P_0000023467e171f0 .param/l "n" 0 6 2, +C4<00000000000000000000000000000100>;
v0000023467e6c840_0 .net "D", 3 0, L_0000023467e6e5a0;  alias, 1 drivers
v0000023467e6cde0_0 .var "Q", 3 0;
v0000023467e6cb60_0 .net "clear", 0 0, o0000023467e19468;  alias, 0 drivers
v0000023467e6ca20_0 .net "clock", 0 0, o0000023467e19498;  alias, 0 drivers
v0000023467e6cc00_0 .net "load", 0 0, v0000023467e6c700_0;  alias, 1 drivers
E_0000023467e17230/0 .event negedge, v0000023467e6cb60_0;
E_0000023467e17230/1 .event posedge, v0000023467e6ca20_0;
E_0000023467e17230 .event/or E_0000023467e17230/0, E_0000023467e17230/1;
S_0000023467df6bf0 .scope module, "regN" "register" 3 28, 6 1 0, S_0000023467dfab90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 8 "D";
    .port_info 4 /OUTPUT 8 "Q";
P_0000023467e170b0 .param/l "n" 0 6 2, +C4<00000000000000000000000000001000>;
v0000023467e6b8a0_0 .net "D", 7 0, L_0000023467e6e640;  alias, 1 drivers
v0000023467e6ce80_0 .var "Q", 7 0;
v0000023467e6b940_0 .net "clear", 0 0, o0000023467e19468;  alias, 0 drivers
v0000023467e6b3a0_0 .net "clock", 0 0, o0000023467e19498;  alias, 0 drivers
v0000023467e6c3e0_0 .net "load", 0 0, v0000023467e6efa0_0;  alias, 1 drivers
S_0000023467df6d80 .scope module, "shift" "shifter" 3 42, 7 1 0, S_0000023467dfab90;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "s";
    .port_info 1 /INPUT 8 "date";
    .port_info 2 /OUTPUT 8 "outdate";
P_0000023467e17bb0 .param/l "n" 0 7 2, +C4<00000000000000000000000000001000>;
v0000023467e6c2a0_0 .net "date", 7 0, v0000023467e6ce80_0;  alias, 1 drivers
v0000023467e6b120_0 .var "outdate", 7 0;
L_00000234681f00d0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023467e6bda0_0 .net "s", 1 0, L_00000234681f00d0;  1 drivers
E_0000023467e171b0 .event anyedge, v0000023467e6ce80_0, v0000023467e6bda0_0;
S_0000023467df5bb0 .scope module, "sum" "adder" 3 47, 8 1 0, S_0000023467dfab90;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 4 "sum";
v0000023467e6ba80_0 .net "a", 3 0, v0000023467e6cde0_0;  alias, 1 drivers
L_00000234681f0118 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0000023467e6b440_0 .net "b", 3 0, L_00000234681f0118;  1 drivers
v0000023467e6cac0_0 .net "sum", 3 0, L_0000023467e6e460;  alias, 1 drivers
L_0000023467e6e460 .arith/sum 4, v0000023467e6cde0_0, L_00000234681f0118;
S_0000023467df5e50 .scope module, "fsm" "fsm" 2 22, 9 1 0, S_0000023467dfaa00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Clock";
    .port_info 1 /INPUT 1 "Reset";
    .port_info 2 /INPUT 1 "N0d0";
    .port_info 3 /INPUT 1 "Nd0";
    .port_info 4 /OUTPUT 1 "Nload";
    .port_info 5 /OUTPUT 1 "Cload";
    .port_info 6 /OUTPUT 1 "Out";
    .port_info 7 /OUTPUT 1 "MuxC";
    .port_info 8 /OUTPUT 1 "MuxN";
P_0000023467dee290 .param/l "s0" 0 9 6, +C4<00000000000000000000000000000000>;
P_0000023467dee2c8 .param/l "s1" 0 9 6, +C4<00000000000000000000000000000001>;
P_0000023467dee300 .param/l "s2" 0 9 6, +C4<00000000000000000000000000000010>;
P_0000023467dee338 .param/l "s3" 0 9 6, +C4<00000000000000000000000000000011>;
P_0000023467dee370 .param/l "s4" 0 9 6, +C4<00000000000000000000000000000100>;
v0000023467e6c700_0 .var "Cload", 0 0;
v0000023467e6b6c0_0 .net "Clock", 0 0, o0000023467e19498;  alias, 0 drivers
v0000023467e6b800_0 .var "MuxC", 0 0;
v0000023467e6c8e0_0 .var "MuxN", 0 0;
v0000023467e6e6e0_0 .net "N0d0", 0 0, L_0000023467e6edc0;  alias, 1 drivers
v0000023467e6fe00_0 .net "Nd0", 0 0, L_0000023467e6f4a0;  alias, 1 drivers
v0000023467e6efa0_0 .var "Nload", 0 0;
v0000023467e6e3c0_0 .var "Out", 0 0;
v0000023467e6ffe0_0 .net "Reset", 0 0, o0000023467e19468;  alias, 0 drivers
v0000023467e6fae0_0 .var "state", 2 0;
E_0000023467e175b0 .event anyedge, v0000023467e6fae0_0;
    .scope S_0000023467df6bf0;
T_0 ;
    %wait E_0000023467e17230;
    %load/vec4 v0000023467e6b940_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000023467e6ce80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023467e6c3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000023467e6b8a0_0;
    %assign/vec4 v0000023467e6ce80_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023467df6a60;
T_1 ;
    %wait E_0000023467e17230;
    %load/vec4 v0000023467e6cb60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023467e6cde0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023467e6cc00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %load/vec4 v0000023467e6c840_0;
    %assign/vec4 v0000023467e6cde0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023467df6d80;
T_2 ;
    %wait E_0000023467e171b0;
    %load/vec4 v0000023467e6bda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %jmp T_2.4;
T_2.0 ;
    %load/vec4 v0000023467e6c2a0_0;
    %store/vec4 v0000023467e6b120_0, 0, 8;
    %jmp T_2.4;
T_2.1 ;
    %load/vec4 v0000023467e6c2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000023467e6b120_0, 0, 8;
    %jmp T_2.4;
T_2.2 ;
    %load/vec4 v0000023467e6c2a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000023467e6b120_0, 0, 8;
    %jmp T_2.4;
T_2.3 ;
    %load/vec4 v0000023467e6c2a0_0;
    %parti/s 1, 0, 2;
    %load/vec4 v0000023467e6c2a0_0;
    %parti/s 7, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023467e6b120_0, 0, 8;
    %jmp T_2.4;
T_2.4 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000023467df5e50;
T_3 ;
    %wait E_0000023467e17230;
    %load/vec4 v0000023467e6ffe0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023467e6fae0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000023467e6fae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023467e6fae0_0, 0;
    %jmp T_3.8;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023467e6fae0_0, 0;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v0000023467e6fe00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.9, 8;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023467e6fae0_0, 0;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v0000023467e6e6e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.11, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0000023467e6fae0_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023467e6fae0_0, 0;
T_3.12 ;
T_3.10 ;
    %jmp T_3.8;
T_3.4 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0000023467e6fae0_0, 0;
    %jmp T_3.8;
T_3.5 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0000023467e6fae0_0, 0;
    %jmp T_3.8;
T_3.6 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0000023467e6fae0_0, 0;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000023467df5e50;
T_4 ;
    %wait E_0000023467e175b0;
    %load/vec4 v0000023467e6fae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6c700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6b800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6c8e0_0, 0;
    %jmp T_4.6;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023467e6efa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023467e6c700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6e3c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023467e6b800_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023467e6c8e0_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6c700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6b800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6c8e0_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023467e6efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6c700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6b800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6c8e0_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6efa0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023467e6c700_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6b800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6c8e0_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6efa0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6c700_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000023467e6e3c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6b800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023467e6c8e0_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "top.v";
    "./dp.v";
    "./tri_buffer.v";
    "./mux21.v";
    "./register.v";
    "./shifter.v";
    "./adder.v";
    "./fsm.v";
