// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2019_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcu250-figd2104-2L-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.149000,HLS_SYN_LAT=59068950,HLS_SYN_TPT=59068164,HLS_SYN_MEM=165,HLS_SYN_DSP=469,HLS_SYN_FF=27573,HLS_SYN_LUT=32052,HLS_VERSION=2019_2}" *)

module myproject (
        input_2_V_V_TDATA,
        layer71_out_V_V_TDATA,
        ap_clk,
        ap_rst_n,
        input_2_V_V_TVALID,
        input_2_V_V_TREADY,
        ap_start,
        layer71_out_V_V_TVALID,
        layer71_out_V_V_TREADY,
        ap_done,
        ap_ready,
        ap_idle
);


input  [15:0] input_2_V_V_TDATA;
output  [15:0] layer71_out_V_V_TDATA;
input   ap_clk;
input   ap_rst_n;
input   input_2_V_V_TVALID;
output   input_2_V_V_TREADY;
input   ap_start;
output   layer71_out_V_V_TVALID;
input   layer71_out_V_V_TREADY;
output   ap_done;
output   ap_ready;
output   ap_idle;

 reg    ap_rst_n_inv;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_start;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_done;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_continue;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_idle;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_ready;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_start_out;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_start_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_data_V_V_TREADY;
wire   [15:0] zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_res_V_V_din;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_res_V_V_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_start;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_done;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_continue;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_idle;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_ready;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_start_out;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_start_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_data_V_V_read;
wire   [15:0] conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_res_V_V_din;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_res_V_V_write;
wire    pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_start;
wire    pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_done;
wire    pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_continue;
wire    pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_idle;
wire    pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_ready;
wire    pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_start_out;
wire    pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_start_write;
wire    pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_data_V_V_read;
wire   [15:0] pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_res_V_V_din;
wire    pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_res_V_V_write;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_start;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_start_full_n;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_done;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_continue;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_idle;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_ready;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_start_out;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_start_write;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_data_V_V_read;
wire   [15:0] clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res1_V_V_din;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res1_V_V_write;
wire   [15:0] clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res2_V_V_din;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res2_V_V_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_start;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_done;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_continue;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_idle;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_ready;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_start_out;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_start_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_data_V_V_read;
wire   [15:0] normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_res_V_V_din;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_res_V_V_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_start;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_done;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_continue;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_idle;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_ready;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_start_out;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_start_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_data_V_V_read;
wire   [15:0] relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_res_V_V_din;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_res_V_V_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_start;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_done;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_continue;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_idle;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_ready;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_start_out;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_start_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_data_V_V_read;
wire   [15:0] zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_res_V_V_din;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_res_V_V_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_start;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_done;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_continue;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_idle;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_ready;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_start_out;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_start_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_data_V_V_read;
wire   [15:0] conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_res_V_V_din;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_res_V_V_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_start;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_done;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_continue;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_idle;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_ready;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_start_out;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_start_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_data_V_V_read;
wire   [15:0] normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_res_V_V_din;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_res_V_V_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_start;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_done;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_continue;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_idle;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_ready;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_start_out;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_start_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_data_V_V_read;
wire   [15:0] relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_res_V_V_din;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_res_V_V_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_start;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_done;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_continue;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_idle;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_ready;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_start_out;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_start_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_data_V_V_read;
wire   [15:0] zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_res_V_V_din;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_res_V_V_write;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_start;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_done;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_continue;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_idle;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_ready;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_start_out;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_start_write;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_data_V_V_read;
wire   [15:0] pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_res_V_V_din;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_res_V_V_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_start;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_done;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_continue;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_idle;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_ready;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_data_V_V_read;
wire   [15:0] conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_res_V_V_din;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_res_V_V_write;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_start;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_done;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_continue;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_idle;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_ready;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_start_out;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_start_write;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_data1_V_V_read;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_data2_V_V_read;
wire   [15:0] add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_res_V_V_din;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_res_V_V_write;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_start;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_start_full_n;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_done;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_continue;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_idle;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_ready;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_start_out;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_start_write;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_data_V_V_read;
wire   [15:0] clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res1_V_V_din;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res1_V_V_write;
wire   [15:0] clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res2_V_V_din;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res2_V_V_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_start;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_done;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_continue;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_idle;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_ready;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_start_out;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_start_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_data_V_V_read;
wire   [15:0] normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_res_V_V_din;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_res_V_V_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_start;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_done;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_continue;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_idle;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_ready;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_start_out;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_start_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_data_V_V_read;
wire   [15:0] relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_res_V_V_din;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_res_V_V_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_start;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_done;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_continue;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_idle;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_ready;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_start_out;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_start_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_data_V_V_read;
wire   [15:0] zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_res_V_V_din;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_res_V_V_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_start;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_done;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_continue;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_idle;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_ready;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_start_out;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_start_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_data_V_V_read;
wire   [15:0] conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_res_V_V_din;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_res_V_V_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_start;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_done;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_continue;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_idle;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_ready;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_start_out;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_start_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_data_V_V_read;
wire   [15:0] normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_res_V_V_din;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_res_V_V_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_start;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_done;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_continue;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_idle;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_ready;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_start_out;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_start_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_data_V_V_read;
wire   [15:0] relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_res_V_V_din;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_res_V_V_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_start;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_done;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_continue;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_idle;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_ready;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_start_out;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_start_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_data_V_V_read;
wire   [15:0] zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_res_V_V_din;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_res_V_V_write;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_start;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_done;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_continue;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_idle;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_ready;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_start_out;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_start_write;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_data_V_V_read;
wire   [15:0] pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_res_V_V_din;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_res_V_V_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_start;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_done;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_continue;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_idle;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_ready;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_data_V_V_read;
wire   [15:0] conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_res_V_V_din;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_res_V_V_write;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_start;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_done;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_continue;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_idle;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_ready;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_start_out;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_start_write;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_data1_V_V_read;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_data2_V_V_read;
wire   [15:0] add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_res_V_V_din;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_res_V_V_write;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_start;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_start_full_n;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_done;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_continue;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_idle;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_ready;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_start_out;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_start_write;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_data_V_V_read;
wire   [15:0] clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res1_V_V_din;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res1_V_V_write;
wire   [15:0] clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res2_V_V_din;
wire    clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res2_V_V_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_start;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_done;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_continue;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_idle;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_ready;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_start_out;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_start_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_data_V_V_read;
wire   [15:0] normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_res_V_V_din;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_res_V_V_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_start;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_done;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_continue;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_idle;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_ready;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_start_out;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_start_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_data_V_V_read;
wire   [15:0] relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_res_V_V_din;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_res_V_V_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_start;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_done;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_continue;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_idle;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_ready;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_start_out;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_start_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_data_V_V_read;
wire   [15:0] zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_res_V_V_din;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_res_V_V_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_start;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_done;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_continue;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_idle;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_ready;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_start_out;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_start_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_data_V_V_read;
wire   [15:0] conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_res_V_V_din;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_res_V_V_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_start;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_done;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_continue;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_idle;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_ready;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_start_out;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_start_write;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_data_V_V_read;
wire   [15:0] normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_res_V_V_din;
wire    normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_res_V_V_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_start;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_done;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_continue;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_idle;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_ready;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_start_out;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_start_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_data_V_V_read;
wire   [15:0] relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_res_V_V_din;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_res_V_V_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_start;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_done;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_continue;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_idle;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_ready;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_start_out;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_start_write;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_data_V_V_read;
wire   [15:0] zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_res_V_V_din;
wire    zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_res_V_V_write;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_start;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_done;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_continue;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_idle;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_ready;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_start_out;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_start_write;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_data_V_V_read;
wire   [15:0] pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_res_V_V_din;
wire    pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_res_V_V_write;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_start;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_done;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_continue;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_idle;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_ready;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_data_V_V_read;
wire   [15:0] conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_res_V_V_din;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_res_V_V_write;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_start;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_done;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_continue;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_idle;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_ready;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_start_out;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_start_write;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_data1_V_V_read;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_data2_V_V_read;
wire   [15:0] add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_res_V_V_din;
wire    add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_res_V_V_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_start;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_done;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_continue;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_idle;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_ready;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_start_out;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_start_write;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_data_V_V_read;
wire   [15:0] relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_res_V_V_din;
wire    relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_res_V_V_write;
wire    dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_start;
wire    dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_done;
wire    dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_continue;
wire    dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_idle;
wire    dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_ready;
wire    dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_start_out;
wire    dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_start_write;
wire    dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_data_V_V_read;
wire   [15:0] dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_res_V_V_din;
wire    dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_res_V_V_write;
wire    sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_start;
wire    sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_done;
wire    sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_continue;
wire    sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_idle;
wire    sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_ready;
wire    sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_start_out;
wire    sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_start_write;
wire    sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_data_V_V_read;
wire   [15:0] sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_res_V_V_din;
wire    sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_res_V_V_write;
wire    yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_start;
wire    yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_done;
wire    yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_continue;
wire    yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_idle;
wire    yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_ready;
wire    yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_data_V_V_read;
wire   [15:0] yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_res_V_V_TDATA;
wire    yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_res_V_V_TVALID;
wire    ap_sync_continue;
wire    layer75_out_V_V_full_n;
wire   [15:0] layer75_out_V_V_dout;
wire    layer75_out_V_V_empty_n;
wire    layer3_out_V_V_full_n;
wire   [15:0] layer3_out_V_V_dout;
wire    layer3_out_V_V_empty_n;
wire    layer6_out_V_V_full_n;
wire   [15:0] layer6_out_V_V_dout;
wire    layer6_out_V_V_empty_n;
wire    layer72_cpy1_V_V_full_n;
wire   [15:0] layer72_cpy1_V_V_dout;
wire    layer72_cpy1_V_V_empty_n;
wire    layer72_cpy2_V_V_full_n;
wire   [15:0] layer72_cpy2_V_V_dout;
wire    layer72_cpy2_V_V_empty_n;
wire    layer9_out_V_V_full_n;
wire   [15:0] layer9_out_V_V_dout;
wire    layer9_out_V_V_empty_n;
wire    layer11_out_V_V_full_n;
wire   [15:0] layer11_out_V_V_dout;
wire    layer11_out_V_V_empty_n;
wire    layer76_out_V_V_full_n;
wire   [15:0] layer76_out_V_V_dout;
wire    layer76_out_V_V_empty_n;
wire    layer13_out_V_V_full_n;
wire   [15:0] layer13_out_V_V_dout;
wire    layer13_out_V_V_empty_n;
wire    layer16_out_V_V_full_n;
wire   [15:0] layer16_out_V_V_dout;
wire    layer16_out_V_V_empty_n;
wire    layer18_out_V_V_full_n;
wire   [15:0] layer18_out_V_V_dout;
wire    layer18_out_V_V_empty_n;
wire    layer77_out_V_V_full_n;
wire   [15:0] layer77_out_V_V_dout;
wire    layer77_out_V_V_empty_n;
wire    layer82_out_V_V_full_n;
wire   [15:0] layer82_out_V_V_dout;
wire    layer82_out_V_V_empty_n;
wire    layer22_out_V_V_full_n;
wire   [15:0] layer22_out_V_V_dout;
wire    layer22_out_V_V_empty_n;
wire    layer26_out_V_V_full_n;
wire   [15:0] layer26_out_V_V_dout;
wire    layer26_out_V_V_empty_n;
wire    layer73_cpy1_V_V_full_n;
wire   [15:0] layer73_cpy1_V_V_dout;
wire    layer73_cpy1_V_V_empty_n;
wire    layer73_cpy2_V_V_full_n;
wire   [15:0] layer73_cpy2_V_V_dout;
wire    layer73_cpy2_V_V_empty_n;
wire    layer28_out_V_V_full_n;
wire   [15:0] layer28_out_V_V_dout;
wire    layer28_out_V_V_empty_n;
wire    layer30_out_V_V_full_n;
wire   [15:0] layer30_out_V_V_dout;
wire    layer30_out_V_V_empty_n;
wire    layer78_out_V_V_full_n;
wire   [15:0] layer78_out_V_V_dout;
wire    layer78_out_V_V_empty_n;
wire    layer32_out_V_V_full_n;
wire   [15:0] layer32_out_V_V_dout;
wire    layer32_out_V_V_empty_n;
wire    layer35_out_V_V_full_n;
wire   [15:0] layer35_out_V_V_dout;
wire    layer35_out_V_V_empty_n;
wire    layer37_out_V_V_full_n;
wire   [15:0] layer37_out_V_V_dout;
wire    layer37_out_V_V_empty_n;
wire    layer79_out_V_V_full_n;
wire   [15:0] layer79_out_V_V_dout;
wire    layer79_out_V_V_empty_n;
wire    layer83_out_V_V_full_n;
wire   [15:0] layer83_out_V_V_dout;
wire    layer83_out_V_V_empty_n;
wire    layer41_out_V_V_full_n;
wire   [15:0] layer41_out_V_V_dout;
wire    layer41_out_V_V_empty_n;
wire    layer45_out_V_V_full_n;
wire   [15:0] layer45_out_V_V_dout;
wire    layer45_out_V_V_empty_n;
wire    layer74_cpy1_V_V_full_n;
wire   [15:0] layer74_cpy1_V_V_dout;
wire    layer74_cpy1_V_V_empty_n;
wire    layer74_cpy2_V_V_full_n;
wire   [15:0] layer74_cpy2_V_V_dout;
wire    layer74_cpy2_V_V_empty_n;
wire    layer47_out_V_V_full_n;
wire   [15:0] layer47_out_V_V_dout;
wire    layer47_out_V_V_empty_n;
wire    layer49_out_V_V_full_n;
wire   [15:0] layer49_out_V_V_dout;
wire    layer49_out_V_V_empty_n;
wire    layer80_out_V_V_full_n;
wire   [15:0] layer80_out_V_V_dout;
wire    layer80_out_V_V_empty_n;
wire    layer51_out_V_V_full_n;
wire   [15:0] layer51_out_V_V_dout;
wire    layer51_out_V_V_empty_n;
wire    layer54_out_V_V_full_n;
wire   [15:0] layer54_out_V_V_dout;
wire    layer54_out_V_V_empty_n;
wire    layer56_out_V_V_full_n;
wire   [15:0] layer56_out_V_V_dout;
wire    layer56_out_V_V_empty_n;
wire    layer81_out_V_V_full_n;
wire   [15:0] layer81_out_V_V_dout;
wire    layer81_out_V_V_empty_n;
wire    layer84_out_V_V_full_n;
wire   [15:0] layer84_out_V_V_dout;
wire    layer84_out_V_V_empty_n;
wire    layer60_out_V_V_full_n;
wire   [15:0] layer60_out_V_V_dout;
wire    layer60_out_V_V_empty_n;
wire    layer64_out_V_V_full_n;
wire   [15:0] layer64_out_V_V_dout;
wire    layer64_out_V_V_empty_n;
wire    layer66_out_V_V_full_n;
wire   [15:0] layer66_out_V_V_dout;
wire    layer66_out_V_V_empty_n;
wire    layer68_out_V_V_full_n;
wire   [15:0] layer68_out_V_V_dout;
wire    layer68_out_V_V_empty_n;
wire    yolo_out_V_V_full_n;
wire   [15:0] yolo_out_V_V_dout;
wire    yolo_out_V_V_empty_n;
wire    ap_sync_done;
wire    ap_sync_ready;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_din;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_dout;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_empty_n;
wire   [0:0] start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_din;
wire    start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_full_n;
wire   [0:0] start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_dout;
wire    start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_empty_n;
wire   [0:0] start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_din;
wire    start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_full_n;
wire   [0:0] start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_dout;
wire    start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_empty_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_din;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_full_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_dout;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_empty_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_din;
wire    start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_dout;
wire    start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_empty_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_din;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_full_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_dout;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_din;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_dout;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_din;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_dout;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_empty_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_din;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_full_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_dout;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_empty_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_din;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_full_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_dout;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_din;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_dout;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_din;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_dout;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_empty_n;
wire   [0:0] start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_din;
wire    start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_full_n;
wire   [0:0] start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_dout;
wire    start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_empty_n;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_start_full_n;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_start_write;
wire   [0:0] start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_din;
wire    start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_full_n;
wire   [0:0] start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_dout;
wire    start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_empty_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_din;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_full_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_dout;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_empty_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_din;
wire    start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_dout;
wire    start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_empty_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_din;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_full_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_dout;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_din;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_dout;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_din;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_dout;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_empty_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_din;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_full_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_dout;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_empty_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_din;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_full_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_dout;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_din;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_dout;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_din;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_dout;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_empty_n;
wire   [0:0] start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_din;
wire    start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_full_n;
wire   [0:0] start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_dout;
wire    start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_empty_n;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_start_full_n;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_start_write;
wire   [0:0] start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_din;
wire    start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_full_n;
wire   [0:0] start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_dout;
wire    start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_empty_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_din;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_full_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_dout;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_empty_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_din;
wire    start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_full_n;
wire   [0:0] start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_dout;
wire    start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_empty_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_din;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_full_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_dout;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_din;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_dout;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_din;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_dout;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_empty_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_din;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_full_n;
wire   [0:0] start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_dout;
wire    start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_empty_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_din;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_full_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_dout;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_empty_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_din;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_full_n;
wire   [0:0] start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_dout;
wire    start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_empty_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_din;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_full_n;
wire   [0:0] start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_dout;
wire    start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_empty_n;
wire   [0:0] start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_din;
wire    start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_full_n;
wire   [0:0] start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_dout;
wire    start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_empty_n;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_start_full_n;
wire    conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_start_write;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_din;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_full_n;
wire   [0:0] start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_dout;
wire    start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_empty_n;
wire   [0:0] start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_din;
wire    start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_full_n;
wire   [0:0] start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_dout;
wire    start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_empty_n;
wire   [0:0] start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_din;
wire    start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_full_n;
wire   [0:0] start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_dout;
wire    start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_empty_n;
wire   [0:0] start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_din;
wire    start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_full_n;
wire   [0:0] start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_dout;
wire    start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_empty_n;
wire    yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_start_full_n;
wire    yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_start_write;

zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_s zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_full_n),
    .ap_done(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_done),
    .ap_continue(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_continue),
    .ap_idle(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_idle),
    .ap_ready(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_ready),
    .start_out(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_start_out),
    .start_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_start_write),
    .data_V_V_TDATA(input_2_V_V_TDATA),
    .data_V_V_TVALID(input_2_V_V_TVALID),
    .data_V_V_TREADY(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_data_V_V_TREADY),
    .res_V_V_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_res_V_V_din),
    .res_V_V_full_n(layer75_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_res_V_V_write)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_s conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_start),
    .start_full_n(start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_full_n),
    .ap_done(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_done),
    .ap_continue(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_continue),
    .ap_idle(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_idle),
    .ap_ready(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_ready),
    .start_out(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_start_out),
    .start_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_start_write),
    .data_V_V_dout(layer75_out_V_V_dout),
    .data_V_V_empty_n(layer75_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_res_V_V_din),
    .res_V_V_full_n(layer3_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_res_V_V_write)
);

pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_s pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_start),
    .start_full_n(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_full_n),
    .ap_done(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_done),
    .ap_continue(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_continue),
    .ap_idle(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_idle),
    .ap_ready(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_ready),
    .start_out(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_start_out),
    .start_write(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_start_write),
    .data_V_V_dout(layer3_out_V_V_dout),
    .data_V_V_empty_n(layer3_out_V_V_empty_n),
    .data_V_V_read(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_data_V_V_read),
    .res_V_V_din(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_res_V_V_din),
    .res_V_V_full_n(layer6_out_V_V_full_n),
    .res_V_V_write(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_res_V_V_write)
);

clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_s clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_start),
    .start_full_n(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_start_full_n),
    .ap_done(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_done),
    .ap_continue(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_continue),
    .ap_idle(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_idle),
    .ap_ready(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_ready),
    .start_out(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_start_out),
    .start_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_start_write),
    .data_V_V_dout(layer6_out_V_V_dout),
    .data_V_V_empty_n(layer6_out_V_V_empty_n),
    .data_V_V_read(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_data_V_V_read),
    .res1_V_V_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res1_V_V_din),
    .res1_V_V_full_n(layer72_cpy1_V_V_full_n),
    .res1_V_V_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res1_V_V_write),
    .res2_V_V_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res2_V_V_din),
    .res2_V_V_full_n(layer72_cpy2_V_V_full_n),
    .res2_V_V_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res2_V_V_write)
);

normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_s normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_start),
    .start_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_full_n),
    .ap_done(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_done),
    .ap_continue(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_continue),
    .ap_idle(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_idle),
    .ap_ready(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_ready),
    .start_out(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_start_out),
    .start_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_start_write),
    .data_V_V_dout(layer72_cpy1_V_V_dout),
    .data_V_V_empty_n(layer72_cpy1_V_V_empty_n),
    .data_V_V_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_data_V_V_read),
    .res_V_V_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_res_V_V_din),
    .res_V_V_full_n(layer9_out_V_V_full_n),
    .res_V_V_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_res_V_V_write)
);

relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_s relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_full_n),
    .ap_done(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_done),
    .ap_continue(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_continue),
    .ap_idle(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_idle),
    .ap_ready(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_ready),
    .start_out(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_start_out),
    .start_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_start_write),
    .data_V_V_dout(layer9_out_V_V_dout),
    .data_V_V_empty_n(layer9_out_V_V_empty_n),
    .data_V_V_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_data_V_V_read),
    .res_V_V_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_res_V_V_din),
    .res_V_V_full_n(layer11_out_V_V_full_n),
    .res_V_V_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_res_V_V_write)
);

zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_s zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_full_n),
    .ap_done(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_done),
    .ap_continue(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_continue),
    .ap_idle(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_idle),
    .ap_ready(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_ready),
    .start_out(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_start_out),
    .start_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_start_write),
    .data_V_V_dout(layer11_out_V_V_dout),
    .data_V_V_empty_n(layer11_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_res_V_V_din),
    .res_V_V_full_n(layer76_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_res_V_V_write)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_s conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_start),
    .start_full_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_full_n),
    .ap_done(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_done),
    .ap_continue(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_continue),
    .ap_idle(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_idle),
    .ap_ready(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_ready),
    .start_out(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_start_out),
    .start_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_start_write),
    .data_V_V_dout(layer76_out_V_V_dout),
    .data_V_V_empty_n(layer76_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_res_V_V_din),
    .res_V_V_full_n(layer13_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_res_V_V_write)
);

normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_s normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_start),
    .start_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_full_n),
    .ap_done(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_done),
    .ap_continue(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_continue),
    .ap_idle(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_idle),
    .ap_ready(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_ready),
    .start_out(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_start_out),
    .start_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_start_write),
    .data_V_V_dout(layer13_out_V_V_dout),
    .data_V_V_empty_n(layer13_out_V_V_empty_n),
    .data_V_V_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_data_V_V_read),
    .res_V_V_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_res_V_V_din),
    .res_V_V_full_n(layer16_out_V_V_full_n),
    .res_V_V_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_res_V_V_write)
);

relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_s relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_full_n),
    .ap_done(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_done),
    .ap_continue(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_continue),
    .ap_idle(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_idle),
    .ap_ready(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_ready),
    .start_out(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_start_out),
    .start_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_start_write),
    .data_V_V_dout(layer16_out_V_V_dout),
    .data_V_V_empty_n(layer16_out_V_V_empty_n),
    .data_V_V_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_data_V_V_read),
    .res_V_V_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_res_V_V_din),
    .res_V_V_full_n(layer18_out_V_V_full_n),
    .res_V_V_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_res_V_V_write)
);

zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_s zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_full_n),
    .ap_done(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_done),
    .ap_continue(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_continue),
    .ap_idle(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_idle),
    .ap_ready(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_ready),
    .start_out(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_start_out),
    .start_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_start_write),
    .data_V_V_dout(layer18_out_V_V_dout),
    .data_V_V_empty_n(layer18_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_res_V_V_din),
    .res_V_V_full_n(layer77_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_res_V_V_write)
);

pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_s pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_start),
    .start_full_n(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_full_n),
    .ap_done(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_ready),
    .start_out(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_start_out),
    .start_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_start_write),
    .data_V_V_dout(layer72_cpy2_V_V_dout),
    .data_V_V_empty_n(layer72_cpy2_V_V_empty_n),
    .data_V_V_read(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_data_V_V_read),
    .res_V_V_din(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_res_V_V_din),
    .res_V_V_full_n(layer82_out_V_V_full_n),
    .res_V_V_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_res_V_V_write)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_s conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_start),
    .ap_done(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_done),
    .ap_continue(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_continue),
    .ap_idle(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_idle),
    .ap_ready(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_ready),
    .data_V_V_dout(layer77_out_V_V_dout),
    .data_V_V_empty_n(layer77_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_res_V_V_din),
    .res_V_V_full_n(layer22_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_res_V_V_write)
);

add_ss_ap_fixed_ap_fixed_ap_fixed_config26_s add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_start),
    .start_full_n(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_full_n),
    .ap_done(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_done),
    .ap_continue(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_continue),
    .ap_idle(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_idle),
    .ap_ready(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_ready),
    .start_out(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_start_out),
    .start_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_start_write),
    .data1_V_V_dout(layer82_out_V_V_dout),
    .data1_V_V_empty_n(layer82_out_V_V_empty_n),
    .data1_V_V_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_data1_V_V_read),
    .data2_V_V_dout(layer22_out_V_V_dout),
    .data2_V_V_empty_n(layer22_out_V_V_empty_n),
    .data2_V_V_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_data2_V_V_read),
    .res_V_V_din(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_res_V_V_din),
    .res_V_V_full_n(layer26_out_V_V_full_n),
    .res_V_V_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_res_V_V_write)
);

clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_s clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_start),
    .start_full_n(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_start_full_n),
    .ap_done(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_done),
    .ap_continue(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_continue),
    .ap_idle(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_idle),
    .ap_ready(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_ready),
    .start_out(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_start_out),
    .start_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_start_write),
    .data_V_V_dout(layer26_out_V_V_dout),
    .data_V_V_empty_n(layer26_out_V_V_empty_n),
    .data_V_V_read(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_data_V_V_read),
    .res1_V_V_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res1_V_V_din),
    .res1_V_V_full_n(layer73_cpy1_V_V_full_n),
    .res1_V_V_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res1_V_V_write),
    .res2_V_V_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res2_V_V_din),
    .res2_V_V_full_n(layer73_cpy2_V_V_full_n),
    .res2_V_V_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res2_V_V_write)
);

normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_s normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_start),
    .start_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_full_n),
    .ap_done(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_done),
    .ap_continue(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_continue),
    .ap_idle(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_idle),
    .ap_ready(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_ready),
    .start_out(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_start_out),
    .start_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_start_write),
    .data_V_V_dout(layer73_cpy1_V_V_dout),
    .data_V_V_empty_n(layer73_cpy1_V_V_empty_n),
    .data_V_V_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_data_V_V_read),
    .res_V_V_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_res_V_V_din),
    .res_V_V_full_n(layer28_out_V_V_full_n),
    .res_V_V_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_res_V_V_write)
);

relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_s relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_full_n),
    .ap_done(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_done),
    .ap_continue(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_continue),
    .ap_idle(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_idle),
    .ap_ready(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_ready),
    .start_out(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_start_out),
    .start_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_start_write),
    .data_V_V_dout(layer28_out_V_V_dout),
    .data_V_V_empty_n(layer28_out_V_V_empty_n),
    .data_V_V_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_data_V_V_read),
    .res_V_V_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_res_V_V_din),
    .res_V_V_full_n(layer30_out_V_V_full_n),
    .res_V_V_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_res_V_V_write)
);

zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_s zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_full_n),
    .ap_done(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_done),
    .ap_continue(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_continue),
    .ap_idle(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_idle),
    .ap_ready(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_ready),
    .start_out(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_start_out),
    .start_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_start_write),
    .data_V_V_dout(layer30_out_V_V_dout),
    .data_V_V_empty_n(layer30_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_res_V_V_din),
    .res_V_V_full_n(layer78_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_res_V_V_write)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_s conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_start),
    .start_full_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_full_n),
    .ap_done(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_done),
    .ap_continue(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_continue),
    .ap_idle(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_idle),
    .ap_ready(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_ready),
    .start_out(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_start_out),
    .start_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_start_write),
    .data_V_V_dout(layer78_out_V_V_dout),
    .data_V_V_empty_n(layer78_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_res_V_V_din),
    .res_V_V_full_n(layer32_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_res_V_V_write)
);

normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_s normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_start),
    .start_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_full_n),
    .ap_done(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_done),
    .ap_continue(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_continue),
    .ap_idle(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_idle),
    .ap_ready(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_ready),
    .start_out(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_start_out),
    .start_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_start_write),
    .data_V_V_dout(layer32_out_V_V_dout),
    .data_V_V_empty_n(layer32_out_V_V_empty_n),
    .data_V_V_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_data_V_V_read),
    .res_V_V_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_res_V_V_din),
    .res_V_V_full_n(layer35_out_V_V_full_n),
    .res_V_V_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_res_V_V_write)
);

relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_s relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_full_n),
    .ap_done(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_done),
    .ap_continue(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_continue),
    .ap_idle(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_idle),
    .ap_ready(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_ready),
    .start_out(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_start_out),
    .start_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_start_write),
    .data_V_V_dout(layer35_out_V_V_dout),
    .data_V_V_empty_n(layer35_out_V_V_empty_n),
    .data_V_V_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_data_V_V_read),
    .res_V_V_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_res_V_V_din),
    .res_V_V_full_n(layer37_out_V_V_full_n),
    .res_V_V_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_res_V_V_write)
);

zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_s zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_full_n),
    .ap_done(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_done),
    .ap_continue(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_continue),
    .ap_idle(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_idle),
    .ap_ready(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_ready),
    .start_out(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_start_out),
    .start_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_start_write),
    .data_V_V_dout(layer37_out_V_V_dout),
    .data_V_V_empty_n(layer37_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_res_V_V_din),
    .res_V_V_full_n(layer79_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_res_V_V_write)
);

pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_s pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_start),
    .start_full_n(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_full_n),
    .ap_done(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_ready),
    .start_out(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_start_out),
    .start_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_start_write),
    .data_V_V_dout(layer73_cpy2_V_V_dout),
    .data_V_V_empty_n(layer73_cpy2_V_V_empty_n),
    .data_V_V_read(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_data_V_V_read),
    .res_V_V_din(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_res_V_V_din),
    .res_V_V_full_n(layer83_out_V_V_full_n),
    .res_V_V_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_res_V_V_write)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_s conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_start),
    .ap_done(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_done),
    .ap_continue(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_continue),
    .ap_idle(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_idle),
    .ap_ready(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_ready),
    .data_V_V_dout(layer79_out_V_V_dout),
    .data_V_V_empty_n(layer79_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_res_V_V_din),
    .res_V_V_full_n(layer41_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_res_V_V_write)
);

add_ss_ap_fixed_ap_fixed_ap_fixed_config45_s add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_start),
    .start_full_n(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_full_n),
    .ap_done(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_done),
    .ap_continue(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_continue),
    .ap_idle(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_idle),
    .ap_ready(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_ready),
    .start_out(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_start_out),
    .start_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_start_write),
    .data1_V_V_dout(layer83_out_V_V_dout),
    .data1_V_V_empty_n(layer83_out_V_V_empty_n),
    .data1_V_V_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_data1_V_V_read),
    .data2_V_V_dout(layer41_out_V_V_dout),
    .data2_V_V_empty_n(layer41_out_V_V_empty_n),
    .data2_V_V_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_data2_V_V_read),
    .res_V_V_din(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_res_V_V_din),
    .res_V_V_full_n(layer45_out_V_V_full_n),
    .res_V_V_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_res_V_V_write)
);

clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_s clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_start),
    .start_full_n(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_start_full_n),
    .ap_done(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_done),
    .ap_continue(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_continue),
    .ap_idle(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_idle),
    .ap_ready(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_ready),
    .start_out(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_start_out),
    .start_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_start_write),
    .data_V_V_dout(layer45_out_V_V_dout),
    .data_V_V_empty_n(layer45_out_V_V_empty_n),
    .data_V_V_read(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_data_V_V_read),
    .res1_V_V_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res1_V_V_din),
    .res1_V_V_full_n(layer74_cpy1_V_V_full_n),
    .res1_V_V_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res1_V_V_write),
    .res2_V_V_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res2_V_V_din),
    .res2_V_V_full_n(layer74_cpy2_V_V_full_n),
    .res2_V_V_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res2_V_V_write)
);

normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_s normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_start),
    .start_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_full_n),
    .ap_done(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_done),
    .ap_continue(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_continue),
    .ap_idle(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_idle),
    .ap_ready(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_ready),
    .start_out(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_start_out),
    .start_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_start_write),
    .data_V_V_dout(layer74_cpy1_V_V_dout),
    .data_V_V_empty_n(layer74_cpy1_V_V_empty_n),
    .data_V_V_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_data_V_V_read),
    .res_V_V_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_res_V_V_din),
    .res_V_V_full_n(layer47_out_V_V_full_n),
    .res_V_V_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_res_V_V_write)
);

relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_s relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_full_n),
    .ap_done(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_done),
    .ap_continue(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_continue),
    .ap_idle(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_idle),
    .ap_ready(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_ready),
    .start_out(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_start_out),
    .start_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_start_write),
    .data_V_V_dout(layer47_out_V_V_dout),
    .data_V_V_empty_n(layer47_out_V_V_empty_n),
    .data_V_V_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_data_V_V_read),
    .res_V_V_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_res_V_V_din),
    .res_V_V_full_n(layer49_out_V_V_full_n),
    .res_V_V_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_res_V_V_write)
);

zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_s zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_full_n),
    .ap_done(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_done),
    .ap_continue(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_continue),
    .ap_idle(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_idle),
    .ap_ready(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_ready),
    .start_out(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_start_out),
    .start_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_start_write),
    .data_V_V_dout(layer49_out_V_V_dout),
    .data_V_V_empty_n(layer49_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_res_V_V_din),
    .res_V_V_full_n(layer80_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_res_V_V_write)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_s conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_start),
    .start_full_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_full_n),
    .ap_done(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_done),
    .ap_continue(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_continue),
    .ap_idle(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_idle),
    .ap_ready(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_ready),
    .start_out(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_start_out),
    .start_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_start_write),
    .data_V_V_dout(layer80_out_V_V_dout),
    .data_V_V_empty_n(layer80_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_res_V_V_din),
    .res_V_V_full_n(layer51_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_res_V_V_write)
);

normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_s normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_start),
    .start_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_full_n),
    .ap_done(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_done),
    .ap_continue(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_continue),
    .ap_idle(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_idle),
    .ap_ready(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_ready),
    .start_out(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_start_out),
    .start_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_start_write),
    .data_V_V_dout(layer51_out_V_V_dout),
    .data_V_V_empty_n(layer51_out_V_V_empty_n),
    .data_V_V_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_data_V_V_read),
    .res_V_V_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_res_V_V_din),
    .res_V_V_full_n(layer54_out_V_V_full_n),
    .res_V_V_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_res_V_V_write)
);

relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_s relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_start),
    .start_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_full_n),
    .ap_done(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_done),
    .ap_continue(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_continue),
    .ap_idle(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_idle),
    .ap_ready(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_ready),
    .start_out(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_start_out),
    .start_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_start_write),
    .data_V_V_dout(layer54_out_V_V_dout),
    .data_V_V_empty_n(layer54_out_V_V_empty_n),
    .data_V_V_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_data_V_V_read),
    .res_V_V_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_res_V_V_din),
    .res_V_V_full_n(layer56_out_V_V_full_n),
    .res_V_V_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_res_V_V_write)
);

zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_s zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_start),
    .start_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_full_n),
    .ap_done(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_done),
    .ap_continue(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_continue),
    .ap_idle(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_idle),
    .ap_ready(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_ready),
    .start_out(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_start_out),
    .start_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_start_write),
    .data_V_V_dout(layer56_out_V_V_dout),
    .data_V_V_empty_n(layer56_out_V_V_empty_n),
    .data_V_V_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_data_V_V_read),
    .res_V_V_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_res_V_V_din),
    .res_V_V_full_n(layer81_out_V_V_full_n),
    .res_V_V_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_res_V_V_write)
);

pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_s pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_start),
    .start_full_n(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_full_n),
    .ap_done(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_done),
    .ap_continue(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_continue),
    .ap_idle(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_idle),
    .ap_ready(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_ready),
    .start_out(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_start_out),
    .start_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_start_write),
    .data_V_V_dout(layer74_cpy2_V_V_dout),
    .data_V_V_empty_n(layer74_cpy2_V_V_empty_n),
    .data_V_V_read(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_data_V_V_read),
    .res_V_V_din(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_res_V_V_din),
    .res_V_V_full_n(layer84_out_V_V_full_n),
    .res_V_V_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_res_V_V_write)
);

conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_s conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_start),
    .ap_done(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_done),
    .ap_continue(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_continue),
    .ap_idle(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_idle),
    .ap_ready(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_ready),
    .data_V_V_dout(layer81_out_V_V_dout),
    .data_V_V_empty_n(layer81_out_V_V_empty_n),
    .data_V_V_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_data_V_V_read),
    .res_V_V_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_res_V_V_din),
    .res_V_V_full_n(layer60_out_V_V_full_n),
    .res_V_V_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_res_V_V_write)
);

add_ss_ap_fixed_ap_fixed_ap_fixed_config64_s add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_start),
    .start_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_full_n),
    .ap_done(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_done),
    .ap_continue(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_continue),
    .ap_idle(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_idle),
    .ap_ready(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_ready),
    .start_out(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_start_out),
    .start_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_start_write),
    .data1_V_V_dout(layer84_out_V_V_dout),
    .data1_V_V_empty_n(layer84_out_V_V_empty_n),
    .data1_V_V_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_data1_V_V_read),
    .data2_V_V_dout(layer60_out_V_V_dout),
    .data2_V_V_empty_n(layer60_out_V_V_empty_n),
    .data2_V_V_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_data2_V_V_read),
    .res_V_V_din(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_res_V_V_din),
    .res_V_V_full_n(layer64_out_V_V_full_n),
    .res_V_V_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_res_V_V_write)
);

relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_s relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_start),
    .start_full_n(start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_full_n),
    .ap_done(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_done),
    .ap_continue(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_continue),
    .ap_idle(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_idle),
    .ap_ready(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_ready),
    .start_out(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_start_out),
    .start_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_start_write),
    .data_V_V_dout(layer64_out_V_V_dout),
    .data_V_V_empty_n(layer64_out_V_V_empty_n),
    .data_V_V_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_data_V_V_read),
    .res_V_V_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_res_V_V_din),
    .res_V_V_full_n(layer66_out_V_V_full_n),
    .res_V_V_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_res_V_V_write)
);

dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_s dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_start),
    .start_full_n(start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_full_n),
    .ap_done(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_done),
    .ap_continue(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_continue),
    .ap_idle(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_idle),
    .ap_ready(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_ready),
    .start_out(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_start_out),
    .start_write(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_start_write),
    .data_V_V_dout(layer66_out_V_V_dout),
    .data_V_V_empty_n(layer66_out_V_V_empty_n),
    .data_V_V_read(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_data_V_V_read),
    .res_V_V_din(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_res_V_V_din),
    .res_V_V_full_n(layer68_out_V_V_full_n),
    .res_V_V_write(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_res_V_V_write)
);

sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_s sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_start),
    .start_full_n(start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_full_n),
    .ap_done(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_done),
    .ap_continue(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_continue),
    .ap_idle(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_idle),
    .ap_ready(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_ready),
    .start_out(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_start_out),
    .start_write(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_start_write),
    .data_V_V_dout(layer68_out_V_V_dout),
    .data_V_V_empty_n(layer68_out_V_V_empty_n),
    .data_V_V_read(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_data_V_V_read),
    .res_V_V_din(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_res_V_V_din),
    .res_V_V_full_n(yolo_out_V_V_full_n),
    .res_V_V_write(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_res_V_V_write)
);

yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_s yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_start),
    .ap_done(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_done),
    .ap_continue(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_continue),
    .ap_idle(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_idle),
    .ap_ready(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_ready),
    .data_V_V_dout(yolo_out_V_V_dout),
    .data_V_V_empty_n(yolo_out_V_V_empty_n),
    .data_V_V_read(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_data_V_V_read),
    .res_V_V_TDATA(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_res_V_V_TDATA),
    .res_V_V_TVALID(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_res_V_V_TVALID),
    .res_V_V_TREADY(layer71_out_V_V_TREADY)
);

fifo_w16_d1_A layer75_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_res_V_V_din),
    .if_full_n(layer75_out_V_V_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_res_V_V_write),
    .if_dout(layer75_out_V_V_dout),
    .if_empty_n(layer75_out_V_V_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_data_V_V_read)
);

fifo_w16_d1_A layer3_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_res_V_V_din),
    .if_full_n(layer3_out_V_V_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_res_V_V_write),
    .if_dout(layer3_out_V_V_dout),
    .if_empty_n(layer3_out_V_V_empty_n),
    .if_read(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_data_V_V_read)
);

fifo_w16_d1_A layer6_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_res_V_V_din),
    .if_full_n(layer6_out_V_V_full_n),
    .if_write(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_res_V_V_write),
    .if_dout(layer6_out_V_V_dout),
    .if_empty_n(layer6_out_V_V_empty_n),
    .if_read(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_data_V_V_read)
);

fifo_w16_d1_A layer72_cpy1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res1_V_V_din),
    .if_full_n(layer72_cpy1_V_V_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res1_V_V_write),
    .if_dout(layer72_cpy1_V_V_dout),
    .if_empty_n(layer72_cpy1_V_V_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_data_V_V_read)
);

fifo_w16_d1_A layer72_cpy2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res2_V_V_din),
    .if_full_n(layer72_cpy2_V_V_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_res2_V_V_write),
    .if_dout(layer72_cpy2_V_V_dout),
    .if_empty_n(layer72_cpy2_V_V_empty_n),
    .if_read(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_data_V_V_read)
);

fifo_w16_d1_A layer9_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_res_V_V_din),
    .if_full_n(layer9_out_V_V_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_res_V_V_write),
    .if_dout(layer9_out_V_V_dout),
    .if_empty_n(layer9_out_V_V_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_data_V_V_read)
);

fifo_w16_d1_A layer11_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_res_V_V_din),
    .if_full_n(layer11_out_V_V_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_res_V_V_write),
    .if_dout(layer11_out_V_V_dout),
    .if_empty_n(layer11_out_V_V_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_data_V_V_read)
);

fifo_w16_d1_A layer76_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_res_V_V_din),
    .if_full_n(layer76_out_V_V_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_res_V_V_write),
    .if_dout(layer76_out_V_V_dout),
    .if_empty_n(layer76_out_V_V_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_data_V_V_read)
);

fifo_w16_d1_A layer13_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_res_V_V_din),
    .if_full_n(layer13_out_V_V_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_res_V_V_write),
    .if_dout(layer13_out_V_V_dout),
    .if_empty_n(layer13_out_V_V_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_data_V_V_read)
);

fifo_w16_d1_A layer16_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_res_V_V_din),
    .if_full_n(layer16_out_V_V_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_res_V_V_write),
    .if_dout(layer16_out_V_V_dout),
    .if_empty_n(layer16_out_V_V_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_data_V_V_read)
);

fifo_w16_d1_A layer18_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_res_V_V_din),
    .if_full_n(layer18_out_V_V_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_res_V_V_write),
    .if_dout(layer18_out_V_V_dout),
    .if_empty_n(layer18_out_V_V_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_data_V_V_read)
);

fifo_w16_d1_A layer77_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_res_V_V_din),
    .if_full_n(layer77_out_V_V_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_res_V_V_write),
    .if_dout(layer77_out_V_V_dout),
    .if_empty_n(layer77_out_V_V_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_data_V_V_read)
);

fifo_w16_d8192_A layer82_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_res_V_V_din),
    .if_full_n(layer82_out_V_V_full_n),
    .if_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_res_V_V_write),
    .if_dout(layer82_out_V_V_dout),
    .if_empty_n(layer82_out_V_V_empty_n),
    .if_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_data1_V_V_read)
);

fifo_w16_d1_A layer22_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_res_V_V_din),
    .if_full_n(layer22_out_V_V_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_res_V_V_write),
    .if_dout(layer22_out_V_V_dout),
    .if_empty_n(layer22_out_V_V_empty_n),
    .if_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_data2_V_V_read)
);

fifo_w16_d1_A layer26_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_res_V_V_din),
    .if_full_n(layer26_out_V_V_full_n),
    .if_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_res_V_V_write),
    .if_dout(layer26_out_V_V_dout),
    .if_empty_n(layer26_out_V_V_empty_n),
    .if_read(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_data_V_V_read)
);

fifo_w16_d1_A layer73_cpy1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res1_V_V_din),
    .if_full_n(layer73_cpy1_V_V_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res1_V_V_write),
    .if_dout(layer73_cpy1_V_V_dout),
    .if_empty_n(layer73_cpy1_V_V_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_data_V_V_read)
);

fifo_w16_d1_A layer73_cpy2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res2_V_V_din),
    .if_full_n(layer73_cpy2_V_V_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_res2_V_V_write),
    .if_dout(layer73_cpy2_V_V_dout),
    .if_empty_n(layer73_cpy2_V_V_empty_n),
    .if_read(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_data_V_V_read)
);

fifo_w16_d1_A layer28_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_res_V_V_din),
    .if_full_n(layer28_out_V_V_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_res_V_V_write),
    .if_dout(layer28_out_V_V_dout),
    .if_empty_n(layer28_out_V_V_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_data_V_V_read)
);

fifo_w16_d1_A layer30_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_res_V_V_din),
    .if_full_n(layer30_out_V_V_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_res_V_V_write),
    .if_dout(layer30_out_V_V_dout),
    .if_empty_n(layer30_out_V_V_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_data_V_V_read)
);

fifo_w16_d1_A layer78_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_res_V_V_din),
    .if_full_n(layer78_out_V_V_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_res_V_V_write),
    .if_dout(layer78_out_V_V_dout),
    .if_empty_n(layer78_out_V_V_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_data_V_V_read)
);

fifo_w16_d1_A layer32_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_res_V_V_din),
    .if_full_n(layer32_out_V_V_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_res_V_V_write),
    .if_dout(layer32_out_V_V_dout),
    .if_empty_n(layer32_out_V_V_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_data_V_V_read)
);

fifo_w16_d1_A layer35_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_res_V_V_din),
    .if_full_n(layer35_out_V_V_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_res_V_V_write),
    .if_dout(layer35_out_V_V_dout),
    .if_empty_n(layer35_out_V_V_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_data_V_V_read)
);

fifo_w16_d1_A layer37_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_res_V_V_din),
    .if_full_n(layer37_out_V_V_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_res_V_V_write),
    .if_dout(layer37_out_V_V_dout),
    .if_empty_n(layer37_out_V_V_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_data_V_V_read)
);

fifo_w16_d1_A layer79_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_res_V_V_din),
    .if_full_n(layer79_out_V_V_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_res_V_V_write),
    .if_dout(layer79_out_V_V_dout),
    .if_empty_n(layer79_out_V_V_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_data_V_V_read)
);

fifo_w16_d3072_A layer83_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_res_V_V_din),
    .if_full_n(layer83_out_V_V_full_n),
    .if_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_res_V_V_write),
    .if_dout(layer83_out_V_V_dout),
    .if_empty_n(layer83_out_V_V_empty_n),
    .if_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_data1_V_V_read)
);

fifo_w16_d1_A layer41_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_res_V_V_din),
    .if_full_n(layer41_out_V_V_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_res_V_V_write),
    .if_dout(layer41_out_V_V_dout),
    .if_empty_n(layer41_out_V_V_empty_n),
    .if_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_data2_V_V_read)
);

fifo_w16_d1_A layer45_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_res_V_V_din),
    .if_full_n(layer45_out_V_V_full_n),
    .if_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_res_V_V_write),
    .if_dout(layer45_out_V_V_dout),
    .if_empty_n(layer45_out_V_V_empty_n),
    .if_read(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_data_V_V_read)
);

fifo_w16_d1_A layer74_cpy1_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res1_V_V_din),
    .if_full_n(layer74_cpy1_V_V_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res1_V_V_write),
    .if_dout(layer74_cpy1_V_V_dout),
    .if_empty_n(layer74_cpy1_V_V_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_data_V_V_read)
);

fifo_w16_d1_A layer74_cpy2_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res2_V_V_din),
    .if_full_n(layer74_cpy2_V_V_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_res2_V_V_write),
    .if_dout(layer74_cpy2_V_V_dout),
    .if_empty_n(layer74_cpy2_V_V_empty_n),
    .if_read(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_data_V_V_read)
);

fifo_w16_d1_A layer47_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_res_V_V_din),
    .if_full_n(layer47_out_V_V_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_res_V_V_write),
    .if_dout(layer47_out_V_V_dout),
    .if_empty_n(layer47_out_V_V_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_data_V_V_read)
);

fifo_w16_d1_A layer49_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_res_V_V_din),
    .if_full_n(layer49_out_V_V_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_res_V_V_write),
    .if_dout(layer49_out_V_V_dout),
    .if_empty_n(layer49_out_V_V_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_data_V_V_read)
);

fifo_w16_d1_A layer80_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_res_V_V_din),
    .if_full_n(layer80_out_V_V_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_res_V_V_write),
    .if_dout(layer80_out_V_V_dout),
    .if_empty_n(layer80_out_V_V_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_data_V_V_read)
);

fifo_w16_d1_A layer51_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_res_V_V_din),
    .if_full_n(layer51_out_V_V_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_res_V_V_write),
    .if_dout(layer51_out_V_V_dout),
    .if_empty_n(layer51_out_V_V_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_data_V_V_read)
);

fifo_w16_d1_A layer54_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_res_V_V_din),
    .if_full_n(layer54_out_V_V_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_res_V_V_write),
    .if_dout(layer54_out_V_V_dout),
    .if_empty_n(layer54_out_V_V_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_data_V_V_read)
);

fifo_w16_d1_A layer56_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_res_V_V_din),
    .if_full_n(layer56_out_V_V_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_res_V_V_write),
    .if_dout(layer56_out_V_V_dout),
    .if_empty_n(layer56_out_V_V_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_data_V_V_read)
);

fifo_w16_d1_A layer81_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_res_V_V_din),
    .if_full_n(layer81_out_V_V_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_res_V_V_write),
    .if_dout(layer81_out_V_V_dout),
    .if_empty_n(layer81_out_V_V_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_data_V_V_read)
);

fifo_w16_d1024_A layer84_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_res_V_V_din),
    .if_full_n(layer84_out_V_V_full_n),
    .if_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_res_V_V_write),
    .if_dout(layer84_out_V_V_dout),
    .if_empty_n(layer84_out_V_V_empty_n),
    .if_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_data1_V_V_read)
);

fifo_w16_d1_A layer60_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_res_V_V_din),
    .if_full_n(layer60_out_V_V_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_res_V_V_write),
    .if_dout(layer60_out_V_V_dout),
    .if_empty_n(layer60_out_V_V_empty_n),
    .if_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_data2_V_V_read)
);

fifo_w16_d1_A layer64_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_res_V_V_din),
    .if_full_n(layer64_out_V_V_full_n),
    .if_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_res_V_V_write),
    .if_dout(layer64_out_V_V_dout),
    .if_empty_n(layer64_out_V_V_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_data_V_V_read)
);

fifo_w16_d1_A layer66_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_res_V_V_din),
    .if_full_n(layer66_out_V_V_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_res_V_V_write),
    .if_dout(layer66_out_V_V_dout),
    .if_empty_n(layer66_out_V_V_empty_n),
    .if_read(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_data_V_V_read)
);

fifo_w16_d1_A layer68_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_res_V_V_din),
    .if_full_n(layer68_out_V_V_full_n),
    .if_write(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_res_V_V_write),
    .if_dout(layer68_out_V_V_dout),
    .if_empty_n(layer68_out_V_V_empty_n),
    .if_read(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_data_V_V_read)
);

fifo_w16_d1_A yolo_out_V_V_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_res_V_V_din),
    .if_full_n(yolo_out_V_V_full_n),
    .if_write(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_res_V_V_write),
    .if_dout(yolo_out_V_V_dout),
    .if_empty_n(yolo_out_V_V_empty_n),
    .if_read(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_data_V_V_read)
);

start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confPgM start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confPgM_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_din),
    .if_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_start_write),
    .if_dout(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_ready)
);

start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_coQgW start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_coQgW_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_din),
    .if_full_n(start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_start_write),
    .if_dout(start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_dout),
    .if_empty_n(start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_empty_n),
    .if_read(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_ready)
);

start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16Rg6 start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16Rg6_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_din),
    .if_full_n(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_full_n),
    .if_write(pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_start_write),
    .if_dout(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_dout),
    .if_empty_n(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_empty_n),
    .if_read(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_ready)
);

start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confiShg start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confiShg_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_din),
    .if_full_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_start_write),
    .if_dout(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_dout),
    .if_empty_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_ready)
);

start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_confiThq start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_confiThq_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_ready)
);

start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confiUhA start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confiUhA_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_din),
    .if_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_start_write),
    .if_dout(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_dout),
    .if_empty_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_ready)
);

start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0 start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_din),
    .if_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_ready)
);

start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confVhK start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confVhK_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_din),
    .if_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_start_write),
    .if_dout(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_ready)
);

start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confiWhU start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confiWhU_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_din),
    .if_full_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_start_write),
    .if_dout(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_dout),
    .if_empty_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_ready)
);

start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confiXh4 start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confiXh4_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_din),
    .if_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_start_write),
    .if_dout(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_dout),
    .if_empty_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_ready)
);

start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0 start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_din),
    .if_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_ready)
);

start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confYie start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confYie_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_din),
    .if_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_start_write),
    .if_dout(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_ready)
);

start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0 start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_din),
    .if_full_n(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_full_n),
    .if_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_start_write),
    .if_dout(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_dout),
    .if_empty_n(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_empty_n),
    .if_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_ready)
);

start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_40Zio start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_40Zio_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_din),
    .if_full_n(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_full_n),
    .if_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_start_write),
    .if_dout(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_dout),
    .if_empty_n(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_empty_n),
    .if_read(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_ready)
);

start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confi0iy start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confi0iy_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_din),
    .if_full_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_start_write),
    .if_dout(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_dout),
    .if_empty_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_ready)
);

start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_confi1iI start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_confi1iI_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_ready)
);

start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confi2iS start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confi2iS_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_din),
    .if_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_start_write),
    .if_dout(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_dout),
    .if_empty_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_ready)
);

start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0 start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_din),
    .if_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_ready)
);

start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_conf3i2 start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_conf3i2_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_din),
    .if_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_start_write),
    .if_dout(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_ready)
);

start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confi4jc start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confi4jc_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_din),
    .if_full_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_start_write),
    .if_dout(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_dout),
    .if_empty_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_ready)
);

start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confi5jm start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confi5jm_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_din),
    .if_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_start_write),
    .if_dout(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_dout),
    .if_empty_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_ready)
);

start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0 start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_din),
    .if_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_ready)
);

start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_conf6jw start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_conf6jw_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_din),
    .if_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_start_write),
    .if_dout(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_ready)
);

start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0 start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_din),
    .if_full_n(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_full_n),
    .if_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_start_write),
    .if_dout(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_dout),
    .if_empty_n(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_empty_n),
    .if_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_ready)
);

start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_207jG start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_207jG_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_din),
    .if_full_n(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_full_n),
    .if_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_start_write),
    .if_dout(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_dout),
    .if_empty_n(start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_empty_n),
    .if_read(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_ready)
);

start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confi8jQ start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confi8jQ_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_din),
    .if_full_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_start_write),
    .if_dout(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_dout),
    .if_empty_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_ready)
);

start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_confi9j0 start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_confi9j0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_din),
    .if_full_n(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_full_n),
    .if_write(clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_start_write),
    .if_dout(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_dout),
    .if_empty_n(start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_empty_n),
    .if_read(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_ready)
);

start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confibak start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confibak_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_din),
    .if_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_start_write),
    .if_dout(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_dout),
    .if_empty_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_ready)
);

start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0 start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_din),
    .if_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_ready)
);

start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confbbk start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confbbk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_din),
    .if_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_start_write),
    .if_dout(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_ready)
);

start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confibck start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_confibck_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_din),
    .if_full_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_full_n),
    .if_write(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_start_write),
    .if_dout(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_dout),
    .if_empty_n(start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_empty_n),
    .if_read(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_ready)
);

start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confibdk start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confibdk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_din),
    .if_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_full_n),
    .if_write(normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_start_write),
    .if_dout(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_dout),
    .if_empty_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_ready)
);

start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0 start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_din),
    .if_full_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_start_write),
    .if_dout(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_dout),
    .if_empty_n(start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_empty_n),
    .if_read(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_ready)
);

start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confbek start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_confbek_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_din),
    .if_full_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_full_n),
    .if_write(zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_start_write),
    .if_dout(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_dout),
    .if_empty_n(start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_empty_n),
    .if_read(conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_ready)
);

start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0 start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_din),
    .if_full_n(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_full_n),
    .if_write(pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_start_write),
    .if_dout(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_dout),
    .if_empty_n(start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_empty_n),
    .if_read(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_ready)
);

start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confibfk start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_confibfk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_din),
    .if_full_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_full_n),
    .if_write(add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_start_write),
    .if_dout(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_dout),
    .if_empty_n(start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_empty_n),
    .if_read(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_ready)
);

start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0 start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_din),
    .if_full_n(start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_full_n),
    .if_write(relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_start_write),
    .if_dout(start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_dout),
    .if_empty_n(start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_empty_n),
    .if_read(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_ready)
);

start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0 start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_din),
    .if_full_n(start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_full_n),
    .if_write(dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_start_write),
    .if_dout(start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_dout),
    .if_empty_n(start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_empty_n),
    .if_read(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_ready)
);

start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ubgk start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ubgk_U(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .if_read_ce(1'b1),
    .if_write_ce(1'b1),
    .if_din(start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_din),
    .if_full_n(start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_full_n),
    .if_write(sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_start_write),
    .if_dout(start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_dout),
    .if_empty_n(start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_empty_n),
    .if_read(yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_ready)
);

assign add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_continue = 1'b1;

assign add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_start = start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_empty_n;

assign add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_continue = 1'b1;

assign add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_start = start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_empty_n;

assign add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_continue = 1'b1;

assign add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_start = start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_empty_n;

assign ap_done = yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_done;

assign ap_idle = (zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_idle & zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_idle & zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_idle & zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_idle & zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_idle & zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_idle & zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_idle & yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_idle & sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_idle & relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_idle & relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_idle & relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_idle & relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_idle & relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_idle & relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_idle & relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_idle & pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_idle & pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_idle & pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_idle & pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_idle & normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_idle & normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_idle & normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_idle & normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_idle & normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_idle & normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_idle & dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_idle & conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_idle & conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_idle & conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_idle & conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_idle & conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_idle & conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_idle & conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_idle & clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_idle & clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_idle & clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_idle & add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_ap_idle & add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_ap_idle & add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_ap_idle);

assign ap_ready = zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_ready;

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ap_sync_continue = 1'b1;

assign ap_sync_done = yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_done;

assign ap_sync_ready = zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_ready;

assign clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_continue = 1'b1;

assign clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_ap_start = start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_empty_n;

assign clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_start_full_n = (start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_full_n & start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_full_n);

assign clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_continue = 1'b1;

assign clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_ap_start = start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_empty_n;

assign clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_start_full_n = (start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_full_n & start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_full_n);

assign clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_continue = 1'b1;

assign clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_ap_start = start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_empty_n;

assign clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_start_full_n = (start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_full_n & start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_full_n);

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_continue = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_ap_start = start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_empty_n;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_continue = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_ap_start = start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_empty_n;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_start_full_n = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_start_write = 1'b0;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_continue = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_ap_start = start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_empty_n;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_continue = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_ap_start = start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_empty_n;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_continue = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_ap_start = start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_empty_n;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_start_full_n = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_start_write = 1'b0;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_continue = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_ap_start = start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_empty_n;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_continue = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_ap_start = start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_empty_n;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_start_full_n = 1'b1;

assign conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_start_write = 1'b0;

assign dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_continue = 1'b1;

assign dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_ap_start = start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_empty_n;

assign input_2_V_V_TREADY = zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_data_V_V_TREADY;

assign layer71_out_V_V_TDATA = yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_res_V_V_TDATA;

assign layer71_out_V_V_TVALID = yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_res_V_V_TVALID;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_continue = 1'b1;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_ap_start = start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_empty_n;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_continue = 1'b1;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_ap_start = start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_empty_n;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_continue = 1'b1;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_ap_start = start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_empty_n;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_continue = 1'b1;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_ap_start = start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_empty_n;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_continue = 1'b1;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_ap_start = start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_empty_n;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_continue = 1'b1;

assign normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_ap_start = start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_empty_n;

assign pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_continue = 1'b1;

assign pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_ap_start = start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_empty_n;

assign pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_continue = 1'b1;

assign pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_ap_start = start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_empty_n;

assign pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_continue = 1'b1;

assign pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_ap_start = start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_empty_n;

assign pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_continue = 1'b1;

assign pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_ap_start = start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_empty_n;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_continue = 1'b1;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_ap_start = start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_empty_n;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_continue = 1'b1;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_ap_start = start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_empty_n;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_continue = 1'b1;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_ap_start = start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_empty_n;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_continue = 1'b1;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_ap_start = start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_empty_n;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_continue = 1'b1;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_ap_start = start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_empty_n;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_continue = 1'b1;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_ap_start = start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_empty_n;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_continue = 1'b1;

assign relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_ap_start = start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_empty_n;

assign sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_continue = 1'b1;

assign sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_ap_start = start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_empty_n;

assign start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config26_U0_din = 1'b1;

assign start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config45_U0_din = 1'b1;

assign start_for_add_ss_ap_fixed_ap_fixed_ap_fixed_config64_U0_din = 1'b1;

assign start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_16384_U0_din = 1'b1;

assign start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_2048_U0_din = 1'b1;

assign start_for_clone_stream_ss_ap_fixed_ap_fixed_16_5_5_3_0_4096_U0_din = 1'b1;

assign start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config13_U0_din = 1'b1;

assign start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config22_U0_din = 1'b1;

assign start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config32_U0_din = 1'b1;

assign start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config3_U0_din = 1'b1;

assign start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config41_U0_din = 1'b1;

assign start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config51_U0_din = 1'b1;

assign start_for_conv_2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config60_U0_din = 1'b1;

assign start_for_dense_ss_ap_fixed_ap_fixed_16_5_5_3_0_config68_U0_din = 1'b1;

assign start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config16_U0_din = 1'b1;

assign start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config28_U0_din = 1'b1;

assign start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config35_U0_din = 1'b1;

assign start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config47_U0_din = 1'b1;

assign start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config54_U0_din = 1'b1;

assign start_for_normalize_ss_ap_fixed_ap_fixed_16_5_5_3_0_config9_U0_din = 1'b1;

assign start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config82_U0_din = 1'b1;

assign start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config83_U0_din = 1'b1;

assign start_for_pointwise_conv_2d_cl_ss_ap_fixed_ap_fixed_config84_U0_din = 1'b1;

assign start_for_pooling2d_cl_ss_ap_fixed_ap_fixed_16_5_5_3_0_config6_U0_din = 1'b1;

assign start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config11_U0_din = 1'b1;

assign start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config18_U0_din = 1'b1;

assign start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config30_U0_din = 1'b1;

assign start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config37_U0_din = 1'b1;

assign start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config49_U0_din = 1'b1;

assign start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config56_U0_din = 1'b1;

assign start_for_relu_ss_ap_fixed_ap_fixed_16_5_5_3_0_relu_config66_U0_din = 1'b1;

assign start_for_sigmoid_ss_ap_fixed_ap_fixed_sigmoid_config71_U0_din = 1'b1;

assign start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_din = 1'b1;

assign start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_din = 1'b1;

assign start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_din = 1'b1;

assign start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_din = 1'b1;

assign start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_din = 1'b1;

assign start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_din = 1'b1;

assign start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_din = 1'b1;

assign yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_continue = 1'b1;

assign yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_ap_start = start_for_yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_empty_n;

assign yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_start_full_n = 1'b1;

assign yolo_decode_ss_ap_fixed_ap_fixed_5ul_4ul_4ul_2ul_U0_start_write = 1'b0;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_continue = 1'b1;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config75_U0_ap_start = ap_start;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_continue = 1'b1;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_ap_start = start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config76_U0_empty_n;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_continue = 1'b1;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_ap_start = start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config77_U0_empty_n;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_continue = 1'b1;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_ap_start = start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config78_U0_empty_n;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_continue = 1'b1;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_ap_start = start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config79_U0_empty_n;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_continue = 1'b1;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_ap_start = start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config80_U0_empty_n;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_continue = 1'b1;

assign zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_ap_start = start_for_zeropad2d_cl_ss_ap_fixed_ap_fixed_config81_U0_empty_n;

endmodule //myproject
