|waveGameFinal
KEY[0] => LEDR[1].DATAIN
KEY[0] => selectedDirection.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => reset_n.IN5
CLOCK_50 => clock.IN5
HEX0[0] <= waveGameDatapath:gameDatapath.HEX0
HEX0[1] <= waveGameDatapath:gameDatapath.HEX0
HEX0[2] <= waveGameDatapath:gameDatapath.HEX0
HEX0[3] <= waveGameDatapath:gameDatapath.HEX0
HEX0[4] <= waveGameDatapath:gameDatapath.HEX0
HEX0[5] <= waveGameDatapath:gameDatapath.HEX0
HEX0[6] <= waveGameDatapath:gameDatapath.HEX0
HEX1[0] <= waveGameDatapath:gameDatapath.HEX1
HEX1[1] <= waveGameDatapath:gameDatapath.HEX1
HEX1[2] <= waveGameDatapath:gameDatapath.HEX1
HEX1[3] <= waveGameDatapath:gameDatapath.HEX1
HEX1[4] <= waveGameDatapath:gameDatapath.HEX1
HEX1[5] <= waveGameDatapath:gameDatapath.HEX1
HEX1[6] <= waveGameDatapath:gameDatapath.HEX1
HEX2[0] <= waveGameDatapath:gameDatapath.HEX2
HEX2[1] <= waveGameDatapath:gameDatapath.HEX2
HEX2[2] <= waveGameDatapath:gameDatapath.HEX2
HEX2[3] <= waveGameDatapath:gameDatapath.HEX2
HEX2[4] <= waveGameDatapath:gameDatapath.HEX2
HEX2[5] <= waveGameDatapath:gameDatapath.HEX2
HEX2[6] <= waveGameDatapath:gameDatapath.HEX2
HEX3[0] <= waveGameDatapath:gameDatapath.HEX3
HEX3[1] <= waveGameDatapath:gameDatapath.HEX3
HEX3[2] <= waveGameDatapath:gameDatapath.HEX3
HEX3[3] <= waveGameDatapath:gameDatapath.HEX3
HEX3[4] <= waveGameDatapath:gameDatapath.HEX3
HEX3[5] <= waveGameDatapath:gameDatapath.HEX3
HEX3[6] <= waveGameDatapath:gameDatapath.HEX3
HEX4[0] <= waveGameDatapath:gameDatapath.HEX4
HEX4[1] <= waveGameDatapath:gameDatapath.HEX4
HEX4[2] <= waveGameDatapath:gameDatapath.HEX4
HEX4[3] <= waveGameDatapath:gameDatapath.HEX4
HEX4[4] <= waveGameDatapath:gameDatapath.HEX4
HEX4[5] <= waveGameDatapath:gameDatapath.HEX4
HEX4[6] <= waveGameDatapath:gameDatapath.HEX4
HEX5[0] <= waveGameDatapath:gameDatapath.HEX5
HEX5[1] <= waveGameDatapath:gameDatapath.HEX5
HEX5[2] <= waveGameDatapath:gameDatapath.HEX5
HEX5[3] <= waveGameDatapath:gameDatapath.HEX5
HEX5[4] <= waveGameDatapath:gameDatapath.HEX5
HEX5[5] <= waveGameDatapath:gameDatapath.HEX5
HEX5[6] <= waveGameDatapath:gameDatapath.HEX5
VGA_CLK <= vga_adapter_new:VGA.VGA_CLK
VGA_HS <= vga_adapter_new:VGA.VGA_HS
VGA_VS <= vga_adapter_new:VGA.VGA_VS
VGA_BLANK_N <= vga_adapter_new:VGA.VGA_BLANK
VGA_SYNC_N <= vga_adapter_new:VGA.VGA_SYNC
VGA_R[0] <= vga_adapter_new:VGA.VGA_R
VGA_R[1] <= vga_adapter_new:VGA.VGA_R
VGA_R[2] <= vga_adapter_new:VGA.VGA_R
VGA_R[3] <= vga_adapter_new:VGA.VGA_R
VGA_R[4] <= vga_adapter_new:VGA.VGA_R
VGA_R[5] <= vga_adapter_new:VGA.VGA_R
VGA_R[6] <= vga_adapter_new:VGA.VGA_R
VGA_R[7] <= vga_adapter_new:VGA.VGA_R
VGA_G[0] <= vga_adapter_new:VGA.VGA_G
VGA_G[1] <= vga_adapter_new:VGA.VGA_G
VGA_G[2] <= vga_adapter_new:VGA.VGA_G
VGA_G[3] <= vga_adapter_new:VGA.VGA_G
VGA_G[4] <= vga_adapter_new:VGA.VGA_G
VGA_G[5] <= vga_adapter_new:VGA.VGA_G
VGA_G[6] <= vga_adapter_new:VGA.VGA_G
VGA_G[7] <= vga_adapter_new:VGA.VGA_G
VGA_B[0] <= vga_adapter_new:VGA.VGA_B
VGA_B[1] <= vga_adapter_new:VGA.VGA_B
VGA_B[2] <= vga_adapter_new:VGA.VGA_B
VGA_B[3] <= vga_adapter_new:VGA.VGA_B
VGA_B[4] <= vga_adapter_new:VGA.VGA_B
VGA_B[5] <= vga_adapter_new:VGA.VGA_B
VGA_B[6] <= vga_adapter_new:VGA.VGA_B
VGA_B[7] <= vga_adapter_new:VGA.VGA_B
LEDR[0] <= newDir.DB_MAX_OUTPUT_PORT_TYPE
LEDR[1] <= KEY[0].DB_MAX_OUTPUT_PORT_TYPE
LEDR[2] <= <GND>
LEDR[3] <= <GND>
LEDR[4] <= <GND>
LEDR[5] <= <GND>
LEDR[6] <= <GND>
LEDR[7] <= <GND>
LEDR[8] <= <GND>
LEDR[9] <= <GND>


|waveGameFinal|vga_adapter_new:VGA
resetn => resetn.IN1
clock => clock.IN2
frameBufferReadClock <= clock_25.DB_MAX_OUTPUT_PORT_TYPE
inputColour[0] => inputColour[0].IN1
inputColour[1] => inputColour[1].IN1
inputColour[2] => inputColour[2].IN1
outputColour[0] <= to_ctrl_colour[0].DB_MAX_OUTPUT_PORT_TYPE
outputColour[1] <= to_ctrl_colour[1].DB_MAX_OUTPUT_PORT_TYPE
outputColour[2] <= to_ctrl_colour[2].DB_MAX_OUTPUT_PORT_TYPE
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1
VGA_R[0] <= vga_controller:controller.VGA_R
VGA_R[1] <= vga_controller:controller.VGA_R
VGA_R[2] <= vga_controller:controller.VGA_R
VGA_R[3] <= vga_controller:controller.VGA_R
VGA_R[4] <= vga_controller:controller.VGA_R
VGA_R[5] <= vga_controller:controller.VGA_R
VGA_R[6] <= vga_controller:controller.VGA_R
VGA_R[7] <= vga_controller:controller.VGA_R
VGA_G[0] <= vga_controller:controller.VGA_G
VGA_G[1] <= vga_controller:controller.VGA_G
VGA_G[2] <= vga_controller:controller.VGA_G
VGA_G[3] <= vga_controller:controller.VGA_G
VGA_G[4] <= vga_controller:controller.VGA_G
VGA_G[5] <= vga_controller:controller.VGA_G
VGA_G[6] <= vga_controller:controller.VGA_G
VGA_G[7] <= vga_controller:controller.VGA_G
VGA_B[0] <= vga_controller:controller.VGA_B
VGA_B[1] <= vga_controller:controller.VGA_B
VGA_B[2] <= vga_controller:controller.VGA_B
VGA_B[3] <= vga_controller:controller.VGA_B
VGA_B[4] <= vga_controller:controller.VGA_B
VGA_B[5] <= vga_controller:controller.VGA_B
VGA_B[6] <= vga_controller:controller.VGA_B
VGA_B[7] <= vga_controller:controller.VGA_B
VGA_HS <= vga_controller:controller.VGA_HS
VGA_VS <= vga_controller:controller.VGA_VS
VGA_BLANK <= vga_controller:controller.VGA_BLANK
VGA_SYNC <= vga_controller:controller.VGA_SYNC
VGA_CLK <= vga_controller:controller.VGA_CLK


|waveGameFinal|vga_adapter_new:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|vga_adapter_new:VGA|altsyncram:VideoMemory
wren_a => altsyncram_m6m1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_m6m1:auto_generated.data_a[0]
data_a[1] => altsyncram_m6m1:auto_generated.data_a[1]
data_a[2] => altsyncram_m6m1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
address_a[0] => altsyncram_m6m1:auto_generated.address_a[0]
address_a[1] => altsyncram_m6m1:auto_generated.address_a[1]
address_a[2] => altsyncram_m6m1:auto_generated.address_a[2]
address_a[3] => altsyncram_m6m1:auto_generated.address_a[3]
address_a[4] => altsyncram_m6m1:auto_generated.address_a[4]
address_a[5] => altsyncram_m6m1:auto_generated.address_a[5]
address_a[6] => altsyncram_m6m1:auto_generated.address_a[6]
address_a[7] => altsyncram_m6m1:auto_generated.address_a[7]
address_a[8] => altsyncram_m6m1:auto_generated.address_a[8]
address_a[9] => altsyncram_m6m1:auto_generated.address_a[9]
address_a[10] => altsyncram_m6m1:auto_generated.address_a[10]
address_a[11] => altsyncram_m6m1:auto_generated.address_a[11]
address_a[12] => altsyncram_m6m1:auto_generated.address_a[12]
address_a[13] => altsyncram_m6m1:auto_generated.address_a[13]
address_a[14] => altsyncram_m6m1:auto_generated.address_a[14]
address_b[0] => altsyncram_m6m1:auto_generated.address_b[0]
address_b[1] => altsyncram_m6m1:auto_generated.address_b[1]
address_b[2] => altsyncram_m6m1:auto_generated.address_b[2]
address_b[3] => altsyncram_m6m1:auto_generated.address_b[3]
address_b[4] => altsyncram_m6m1:auto_generated.address_b[4]
address_b[5] => altsyncram_m6m1:auto_generated.address_b[5]
address_b[6] => altsyncram_m6m1:auto_generated.address_b[6]
address_b[7] => altsyncram_m6m1:auto_generated.address_b[7]
address_b[8] => altsyncram_m6m1:auto_generated.address_b[8]
address_b[9] => altsyncram_m6m1:auto_generated.address_b[9]
address_b[10] => altsyncram_m6m1:auto_generated.address_b[10]
address_b[11] => altsyncram_m6m1:auto_generated.address_b[11]
address_b[12] => altsyncram_m6m1:auto_generated.address_b[12]
address_b[13] => altsyncram_m6m1:auto_generated.address_b[13]
address_b[14] => altsyncram_m6m1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m6m1:auto_generated.clock0
clock1 => altsyncram_m6m1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_b[0] <= altsyncram_m6m1:auto_generated.q_b[0]
q_b[1] <= altsyncram_m6m1:auto_generated.q_b[1]
q_b[2] <= altsyncram_m6m1:auto_generated.q_b[2]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|waveGameFinal|vga_adapter_new:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => decode_7la:decode2.data[0]
address_a[13] => decode_7la:wren_decode_a.data[0]
address_a[14] => decode_7la:decode2.data[1]
address_a[14] => decode_7la:wren_decode_a.data[1]
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[2] => ram_block1a8.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[3] => ram_block1a8.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[4] => ram_block1a8.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[5] => ram_block1a8.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[6] => ram_block1a8.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[7] => ram_block1a8.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[8] => ram_block1a8.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[9] => ram_block1a8.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
address_b[10] => ram_block1a8.PORTBADDR10
address_b[11] => ram_block1a0.PORTBADDR11
address_b[11] => ram_block1a1.PORTBADDR11
address_b[11] => ram_block1a2.PORTBADDR11
address_b[11] => ram_block1a3.PORTBADDR11
address_b[11] => ram_block1a4.PORTBADDR11
address_b[11] => ram_block1a5.PORTBADDR11
address_b[11] => ram_block1a6.PORTBADDR11
address_b[11] => ram_block1a7.PORTBADDR11
address_b[11] => ram_block1a8.PORTBADDR11
address_b[12] => ram_block1a0.PORTBADDR12
address_b[12] => ram_block1a1.PORTBADDR12
address_b[12] => ram_block1a2.PORTBADDR12
address_b[12] => ram_block1a3.PORTBADDR12
address_b[12] => ram_block1a4.PORTBADDR12
address_b[12] => ram_block1a5.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_01a:rden_decode_b.data[0]
address_b[14] => address_reg_b[1].DATAIN
address_b[14] => decode_01a:rden_decode_b.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clock1 => out_address_reg_b[1].CLK
clock1 => out_address_reg_b[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_b[0] <= mux_ifb:mux3.result[0]
q_b[1] <= mux_ifb:mux3.result[1]
q_b[2] <= mux_ifb:mux3.result[2]
wren_a => decode_7la:decode2.enable
wren_a => decode_7la:wren_decode_a.enable


|waveGameFinal|vga_adapter_new:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|vga_adapter_new:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|vga_adapter_new:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:wren_decode_a
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|vga_adapter_new:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|waveGameFinal|vga_adapter_new:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1
clock_out <= altpll:altpll_component.clk


|waveGameFinal|vga_adapter_new:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => altpll_80u:auto_generated.inclk[0]
inclk[1] => altpll_80u:auto_generated.inclk[1]
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= clk[3].DB_MAX_OUTPUT_PORT_TYPE
clk[4] <= clk[4].DB_MAX_OUTPUT_PORT_TYPE
clk[5] <= clk[5].DB_MAX_OUTPUT_PORT_TYPE
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= <GND>
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|waveGameFinal|vga_adapter_new:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated
clk[0] <= generic_pll1.O_OUTCLK
clk[1] <= <GND>
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
fbout <= generic_pll1.O_FBOUTCLK
inclk[0] => generic_pll1.I_REFCLK
inclk[1] => ~NO_FANOUT~
locked <= generic_pll1.LOCKED


|waveGameFinal|vga_adapter_new:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[9].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[7].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[5].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[3].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[0] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_G[0].DATAIN
pixel_colour[1] => VGA_G[9].DATAIN
pixel_colour[1] => VGA_G[8].DATAIN
pixel_colour[1] => VGA_G[7].DATAIN
pixel_colour[1] => VGA_G[6].DATAIN
pixel_colour[1] => VGA_G[5].DATAIN
pixel_colour[1] => VGA_G[4].DATAIN
pixel_colour[1] => VGA_G[3].DATAIN
pixel_colour[1] => VGA_G[2].DATAIN
pixel_colour[1] => VGA_G[1].DATAIN
pixel_colour[2] => VGA_R[0].DATAIN
pixel_colour[2] => VGA_R[9].DATAIN
pixel_colour[2] => VGA_R[8].DATAIN
pixel_colour[2] => VGA_R[7].DATAIN
pixel_colour[2] => VGA_R[6].DATAIN
pixel_colour[2] => VGA_R[5].DATAIN
pixel_colour[2] => VGA_R[4].DATAIN
pixel_colour[2] => VGA_R[3].DATAIN
pixel_colour[2] => VGA_R[2].DATAIN
pixel_colour[2] => VGA_R[1].DATAIN
memory_address[0] <= vga_address_translator:controller_translator.mem_address
memory_address[1] <= vga_address_translator:controller_translator.mem_address
memory_address[2] <= vga_address_translator:controller_translator.mem_address
memory_address[3] <= vga_address_translator:controller_translator.mem_address
memory_address[4] <= vga_address_translator:controller_translator.mem_address
memory_address[5] <= vga_address_translator:controller_translator.mem_address
memory_address[6] <= vga_address_translator:controller_translator.mem_address
memory_address[7] <= vga_address_translator:controller_translator.mem_address
memory_address[8] <= vga_address_translator:controller_translator.mem_address
memory_address[9] <= vga_address_translator:controller_translator.mem_address
memory_address[10] <= vga_address_translator:controller_translator.mem_address
memory_address[11] <= vga_address_translator:controller_translator.mem_address
memory_address[12] <= vga_address_translator:controller_translator.mem_address
memory_address[13] <= vga_address_translator:controller_translator.mem_address
memory_address[14] <= vga_address_translator:controller_translator.mem_address
VGA_R[0] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[1] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[2] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[3] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[4] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[5] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[6] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[7] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[8] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_R[9] <= pixel_colour[2].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[0] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[1] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[2] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[3] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[4] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[5] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[6] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[7] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[8] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_G[9] <= pixel_colour[1].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[0] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[1] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[2] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[3] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[4] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[5] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[6] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[7] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[8] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_B[9] <= pixel_colour[0].DB_MAX_OUTPUT_PORT_TYPE
VGA_HS <= VGA_HS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_VS <= VGA_VS~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_BLANK <= VGA_BLANK~reg0.DB_MAX_OUTPUT_PORT_TYPE
VGA_SYNC <= <VCC>
VGA_CLK <= vga_clock.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|vga_adapter_new:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
mem_address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
mem_address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
mem_address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
mem_address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
mem_address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
mem_address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
mem_address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath
selectedDirection => selectedDirection.IN1
load_old_dir_reg => load_old_dir_reg.IN1
load_new_dir_reg => load_new_dir_reg.IN1
force_old_dir_0 => force_old_dir_0.IN1
force_new_dir_0 => force_new_dir_0.IN1
inc_yShip => inc_yShip.IN1
dec_yShip => dec_yShip.IN1
resetNumberGenerator => resetNumberGenerator.IN1
inc_upperHallTracerPos => inc_upperHallTracerPos.IN1
dec_upperHallTracerPos => dec_upperHallTracerPos.IN1
inc_lowerHallTracerPos => inc_lowerHallTracerPos.IN1
dec_lowerHallTracerPos => dec_lowerHallTracerPos.IN1
gameOver => _.IN1
clock => clock.IN6
reset_n => reset_n.IN6
oldDir <= register1bit:oldDirReg.Q
newDir <= w0.DB_MAX_OUTPUT_PORT_TYPE
shipYPos[0] <= yPosReg:shipPosition.yPos
shipYPos[1] <= yPosReg:shipPosition.yPos
shipYPos[2] <= yPosReg:shipPosition.yPos
shipYPos[3] <= yPosReg:shipPosition.yPos
shipYPos[4] <= yPosReg:shipPosition.yPos
shipYPos[5] <= yPosReg:shipPosition.yPos
shipYPos[6] <= yPosReg:shipPosition.yPos
upperTracerPos[0] <= hallwayTracerDatapath:hallTracerDatapath.upperTracerPos
upperTracerPos[1] <= hallwayTracerDatapath:hallTracerDatapath.upperTracerPos
upperTracerPos[2] <= hallwayTracerDatapath:hallTracerDatapath.upperTracerPos
upperTracerPos[3] <= hallwayTracerDatapath:hallTracerDatapath.upperTracerPos
upperTracerPos[4] <= hallwayTracerDatapath:hallTracerDatapath.upperTracerPos
upperTracerPos[5] <= hallwayTracerDatapath:hallTracerDatapath.upperTracerPos
upperTracerPos[6] <= hallwayTracerDatapath:hallTracerDatapath.upperTracerPos
lowerTracerPos[0] <= hallwayTracerDatapath:hallTracerDatapath.lowerTracerPos
lowerTracerPos[1] <= hallwayTracerDatapath:hallTracerDatapath.lowerTracerPos
lowerTracerPos[2] <= hallwayTracerDatapath:hallTracerDatapath.lowerTracerPos
lowerTracerPos[3] <= hallwayTracerDatapath:hallTracerDatapath.lowerTracerPos
lowerTracerPos[4] <= hallwayTracerDatapath:hallTracerDatapath.lowerTracerPos
lowerTracerPos[5] <= hallwayTracerDatapath:hallTracerDatapath.lowerTracerPos
lowerTracerPos[6] <= hallwayTracerDatapath:hallTracerDatapath.lowerTracerPos
upperTracerDir <= hallwayTracerDatapath:hallTracerDatapath.upperTracerDir
lowerTracerDir <= hallwayTracerDatapath:hallTracerDatapath.lowerTracerDir
gameTick <= gameTick_internal.DB_MAX_OUTPUT_PORT_TYPE
HEX0[0] <= scoreCounter:waveGameScoreCounter.HEX0
HEX0[1] <= scoreCounter:waveGameScoreCounter.HEX0
HEX0[2] <= scoreCounter:waveGameScoreCounter.HEX0
HEX0[3] <= scoreCounter:waveGameScoreCounter.HEX0
HEX0[4] <= scoreCounter:waveGameScoreCounter.HEX0
HEX0[5] <= scoreCounter:waveGameScoreCounter.HEX0
HEX0[6] <= scoreCounter:waveGameScoreCounter.HEX0
HEX1[0] <= scoreCounter:waveGameScoreCounter.HEX1
HEX1[1] <= scoreCounter:waveGameScoreCounter.HEX1
HEX1[2] <= scoreCounter:waveGameScoreCounter.HEX1
HEX1[3] <= scoreCounter:waveGameScoreCounter.HEX1
HEX1[4] <= scoreCounter:waveGameScoreCounter.HEX1
HEX1[5] <= scoreCounter:waveGameScoreCounter.HEX1
HEX1[6] <= scoreCounter:waveGameScoreCounter.HEX1
HEX2[0] <= scoreCounter:waveGameScoreCounter.HEX2
HEX2[1] <= scoreCounter:waveGameScoreCounter.HEX2
HEX2[2] <= scoreCounter:waveGameScoreCounter.HEX2
HEX2[3] <= scoreCounter:waveGameScoreCounter.HEX2
HEX2[4] <= scoreCounter:waveGameScoreCounter.HEX2
HEX2[5] <= scoreCounter:waveGameScoreCounter.HEX2
HEX2[6] <= scoreCounter:waveGameScoreCounter.HEX2
HEX3[0] <= scoreCounter:waveGameScoreCounter.HEX3
HEX3[1] <= scoreCounter:waveGameScoreCounter.HEX3
HEX3[2] <= scoreCounter:waveGameScoreCounter.HEX3
HEX3[3] <= scoreCounter:waveGameScoreCounter.HEX3
HEX3[4] <= scoreCounter:waveGameScoreCounter.HEX3
HEX3[5] <= scoreCounter:waveGameScoreCounter.HEX3
HEX3[6] <= scoreCounter:waveGameScoreCounter.HEX3
HEX4[0] <= scoreCounter:waveGameScoreCounter.HEX4
HEX4[1] <= scoreCounter:waveGameScoreCounter.HEX4
HEX4[2] <= scoreCounter:waveGameScoreCounter.HEX4
HEX4[3] <= scoreCounter:waveGameScoreCounter.HEX4
HEX4[4] <= scoreCounter:waveGameScoreCounter.HEX4
HEX4[5] <= scoreCounter:waveGameScoreCounter.HEX4
HEX4[6] <= scoreCounter:waveGameScoreCounter.HEX4
HEX5[0] <= scoreCounter:waveGameScoreCounter.HEX5
HEX5[1] <= scoreCounter:waveGameScoreCounter.HEX5
HEX5[2] <= scoreCounter:waveGameScoreCounter.HEX5
HEX5[3] <= scoreCounter:waveGameScoreCounter.HEX5
HEX5[4] <= scoreCounter:waveGameScoreCounter.HEX5
HEX5[5] <= scoreCounter:waveGameScoreCounter.HEX5
HEX5[6] <= scoreCounter:waveGameScoreCounter.HEX5


|waveGameFinal|waveGameDatapath:gameDatapath|gameClock:GC
clock => clock.IN2
reset_n => reset_n.IN2
gameTick <= RateDivider:FrameCounter.outputTick


|waveGameFinal|waveGameDatapath:gameDatapath|gameClock:GC|RateDivider:DelayCounter
D[0] => internalCounter.DATAB
D[0] => internalCounter.DATAB
D[1] => internalCounter.DATAB
D[1] => internalCounter.DATAB
D[2] => internalCounter.DATAB
D[2] => internalCounter.DATAB
D[3] => internalCounter.DATAB
D[3] => internalCounter.DATAB
D[4] => internalCounter.DATAB
D[4] => internalCounter.DATAB
D[5] => internalCounter.DATAB
D[5] => internalCounter.DATAB
D[6] => internalCounter.DATAB
D[6] => internalCounter.DATAB
D[7] => internalCounter.DATAB
D[7] => internalCounter.DATAB
D[8] => internalCounter.DATAB
D[8] => internalCounter.DATAB
D[9] => internalCounter.DATAB
D[9] => internalCounter.DATAB
D[10] => internalCounter.DATAB
D[10] => internalCounter.DATAB
D[11] => internalCounter.DATAB
D[11] => internalCounter.DATAB
D[12] => internalCounter.DATAB
D[12] => internalCounter.DATAB
D[13] => internalCounter.DATAB
D[13] => internalCounter.DATAB
D[14] => internalCounter.DATAB
D[14] => internalCounter.DATAB
D[15] => internalCounter.DATAB
D[15] => internalCounter.DATAB
D[16] => internalCounter.DATAB
D[16] => internalCounter.DATAB
D[17] => internalCounter.DATAB
D[17] => internalCounter.DATAB
D[18] => internalCounter.DATAB
D[18] => internalCounter.DATAB
D[19] => internalCounter.DATAB
D[19] => internalCounter.DATAB
D[20] => internalCounter.DATAB
D[20] => internalCounter.DATAB
D[21] => internalCounter.DATAB
D[21] => internalCounter.DATAB
D[22] => internalCounter.DATAB
D[22] => internalCounter.DATAB
D[23] => internalCounter.DATAB
D[23] => internalCounter.DATAB
D[24] => internalCounter.DATAB
D[24] => internalCounter.DATAB
D[25] => internalCounter.DATAB
D[25] => internalCounter.DATAB
D[26] => internalCounter.DATAB
D[26] => internalCounter.DATAB
clock => outputTick~reg0.CLK
clock => internalCounter[0].CLK
clock => internalCounter[1].CLK
clock => internalCounter[2].CLK
clock => internalCounter[3].CLK
clock => internalCounter[4].CLK
clock => internalCounter[5].CLK
clock => internalCounter[6].CLK
clock => internalCounter[7].CLK
clock => internalCounter[8].CLK
clock => internalCounter[9].CLK
clock => internalCounter[10].CLK
clock => internalCounter[11].CLK
clock => internalCounter[12].CLK
clock => internalCounter[13].CLK
clock => internalCounter[14].CLK
clock => internalCounter[15].CLK
clock => internalCounter[16].CLK
clock => internalCounter[17].CLK
clock => internalCounter[18].CLK
clock => internalCounter[19].CLK
clock => internalCounter[20].CLK
clock => internalCounter[21].CLK
clock => internalCounter[22].CLK
clock => internalCounter[23].CLK
clock => internalCounter[24].CLK
clock => internalCounter[25].CLK
clock => internalCounter[26].CLK
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => outputTick.OUTPUTSELECT
enable => outputTick.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
outputTick <= outputTick~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|gameClock:GC|RateDivider:FrameCounter
D[0] => internalCounter.DATAB
D[0] => internalCounter.DATAB
D[1] => internalCounter.DATAB
D[1] => internalCounter.DATAB
D[2] => internalCounter.DATAB
D[2] => internalCounter.DATAB
D[3] => internalCounter.DATAB
D[3] => internalCounter.DATAB
D[4] => internalCounter.DATAB
D[4] => internalCounter.DATAB
D[5] => internalCounter.DATAB
D[5] => internalCounter.DATAB
D[6] => internalCounter.DATAB
D[6] => internalCounter.DATAB
D[7] => internalCounter.DATAB
D[7] => internalCounter.DATAB
D[8] => internalCounter.DATAB
D[8] => internalCounter.DATAB
D[9] => internalCounter.DATAB
D[9] => internalCounter.DATAB
D[10] => internalCounter.DATAB
D[10] => internalCounter.DATAB
D[11] => internalCounter.DATAB
D[11] => internalCounter.DATAB
D[12] => internalCounter.DATAB
D[12] => internalCounter.DATAB
D[13] => internalCounter.DATAB
D[13] => internalCounter.DATAB
D[14] => internalCounter.DATAB
D[14] => internalCounter.DATAB
D[15] => internalCounter.DATAB
D[15] => internalCounter.DATAB
D[16] => internalCounter.DATAB
D[16] => internalCounter.DATAB
D[17] => internalCounter.DATAB
D[17] => internalCounter.DATAB
D[18] => internalCounter.DATAB
D[18] => internalCounter.DATAB
D[19] => internalCounter.DATAB
D[19] => internalCounter.DATAB
D[20] => internalCounter.DATAB
D[20] => internalCounter.DATAB
D[21] => internalCounter.DATAB
D[21] => internalCounter.DATAB
D[22] => internalCounter.DATAB
D[22] => internalCounter.DATAB
D[23] => internalCounter.DATAB
D[23] => internalCounter.DATAB
D[24] => internalCounter.DATAB
D[24] => internalCounter.DATAB
D[25] => internalCounter.DATAB
D[25] => internalCounter.DATAB
D[26] => internalCounter.DATAB
D[26] => internalCounter.DATAB
clock => outputTick~reg0.CLK
clock => internalCounter[0].CLK
clock => internalCounter[1].CLK
clock => internalCounter[2].CLK
clock => internalCounter[3].CLK
clock => internalCounter[4].CLK
clock => internalCounter[5].CLK
clock => internalCounter[6].CLK
clock => internalCounter[7].CLK
clock => internalCounter[8].CLK
clock => internalCounter[9].CLK
clock => internalCounter[10].CLK
clock => internalCounter[11].CLK
clock => internalCounter[12].CLK
clock => internalCounter[13].CLK
clock => internalCounter[14].CLK
clock => internalCounter[15].CLK
clock => internalCounter[16].CLK
clock => internalCounter[17].CLK
clock => internalCounter[18].CLK
clock => internalCounter[19].CLK
clock => internalCounter[20].CLK
clock => internalCounter[21].CLK
clock => internalCounter[22].CLK
clock => internalCounter[23].CLK
clock => internalCounter[24].CLK
clock => internalCounter[25].CLK
clock => internalCounter[26].CLK
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => internalCounter.OUTPUTSELECT
reset_n => outputTick.OUTPUTSELECT
enable => outputTick.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
enable => internalCounter.OUTPUTSELECT
outputTick <= outputTick~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|register1bit:oldDirReg
D => Q.DATAB
enable => Q.OUTPUTSELECT
force_0 => Q.OUTPUTSELECT
clock => Q~reg0.CLK
reset_n => Q.OUTPUTSELECT
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|register1bit:newDirReg
D => Q.DATAB
enable => Q.OUTPUTSELECT
force_0 => Q.OUTPUTSELECT
clock => Q~reg0.CLK
reset_n => Q.OUTPUTSELECT
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|yPosReg:shipPosition
initialValue[0] => yPos.DATAB
initialValue[1] => yPos.DATAB
initialValue[2] => yPos.DATAB
initialValue[3] => yPos.DATAB
initialValue[4] => yPos.DATAB
initialValue[5] => yPos.DATAB
initialValue[6] => yPos.DATAB
lowerBound[0] => LessThan1.IN7
lowerBound[1] => LessThan1.IN6
lowerBound[2] => LessThan1.IN5
lowerBound[3] => LessThan1.IN4
lowerBound[4] => LessThan1.IN3
lowerBound[5] => LessThan1.IN2
lowerBound[6] => LessThan1.IN1
upperBound[0] => LessThan0.IN7
upperBound[1] => LessThan0.IN6
upperBound[2] => LessThan0.IN5
upperBound[3] => LessThan0.IN4
upperBound[4] => LessThan0.IN3
upperBound[5] => LessThan0.IN2
upperBound[6] => LessThan0.IN1
inc => always0.IN1
dec => always0.IN1
clock => yPos[0]~reg0.CLK
clock => yPos[1]~reg0.CLK
clock => yPos[2]~reg0.CLK
clock => yPos[3]~reg0.CLK
clock => yPos[4]~reg0.CLK
clock => yPos[5]~reg0.CLK
clock => yPos[6]~reg0.CLK
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
yPos[0] <= yPos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[1] <= yPos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[2] <= yPos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[3] <= yPos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[4] <= yPos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[5] <= yPos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[6] <= yPos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath
gameTick => gameTick.IN2
resetNumberGenerator => resetNumberGenerator.IN1
inc_upperHallTracerPos => inc_upperHallTracerPos.IN1
dec_upperHallTracerPos => dec_upperHallTracerPos.IN1
inc_lowerHallTracerPos => inc_lowerHallTracerPos.IN1
dec_lowerHallTracerPos => dec_lowerHallTracerPos.IN1
clock => clock.IN6
reset_n => reset_n.IN6
upperTracerPos[0] <= upperTracerPos_internal[0].DB_MAX_OUTPUT_PORT_TYPE
upperTracerPos[1] <= upperTracerPos_internal[1].DB_MAX_OUTPUT_PORT_TYPE
upperTracerPos[2] <= upperTracerPos_internal[2].DB_MAX_OUTPUT_PORT_TYPE
upperTracerPos[3] <= upperTracerPos_internal[3].DB_MAX_OUTPUT_PORT_TYPE
upperTracerPos[4] <= upperTracerPos_internal[4].DB_MAX_OUTPUT_PORT_TYPE
upperTracerPos[5] <= upperTracerPos_internal[5].DB_MAX_OUTPUT_PORT_TYPE
upperTracerPos[6] <= upperTracerPos_internal[6].DB_MAX_OUTPUT_PORT_TYPE
lowerTracerPos[0] <= lowerTracerPos_internal[0].DB_MAX_OUTPUT_PORT_TYPE
lowerTracerPos[1] <= lowerTracerPos_internal[1].DB_MAX_OUTPUT_PORT_TYPE
lowerTracerPos[2] <= lowerTracerPos_internal[2].DB_MAX_OUTPUT_PORT_TYPE
lowerTracerPos[3] <= lowerTracerPos_internal[3].DB_MAX_OUTPUT_PORT_TYPE
lowerTracerPos[4] <= lowerTracerPos_internal[4].DB_MAX_OUTPUT_PORT_TYPE
lowerTracerPos[5] <= lowerTracerPos_internal[5].DB_MAX_OUTPUT_PORT_TYPE
lowerTracerPos[6] <= lowerTracerPos_internal[6].DB_MAX_OUTPUT_PORT_TYPE
upperTracerDir <= upperTracerDir_internal.DB_MAX_OUTPUT_PORT_TYPE
lowerTracerDir <= lowerTracerDir_internal.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|yPosReg:upperHallTracerPos
initialValue[0] => yPos.DATAB
initialValue[1] => yPos.DATAB
initialValue[2] => yPos.DATAB
initialValue[3] => yPos.DATAB
initialValue[4] => yPos.DATAB
initialValue[5] => yPos.DATAB
initialValue[6] => yPos.DATAB
lowerBound[0] => LessThan1.IN7
lowerBound[1] => LessThan1.IN6
lowerBound[2] => LessThan1.IN5
lowerBound[3] => LessThan1.IN4
lowerBound[4] => LessThan1.IN3
lowerBound[5] => LessThan1.IN2
lowerBound[6] => LessThan1.IN1
upperBound[0] => LessThan0.IN7
upperBound[1] => LessThan0.IN6
upperBound[2] => LessThan0.IN5
upperBound[3] => LessThan0.IN4
upperBound[4] => LessThan0.IN3
upperBound[5] => LessThan0.IN2
upperBound[6] => LessThan0.IN1
inc => always0.IN1
dec => always0.IN1
clock => yPos[0]~reg0.CLK
clock => yPos[1]~reg0.CLK
clock => yPos[2]~reg0.CLK
clock => yPos[3]~reg0.CLK
clock => yPos[4]~reg0.CLK
clock => yPos[5]~reg0.CLK
clock => yPos[6]~reg0.CLK
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
yPos[0] <= yPos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[1] <= yPos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[2] <= yPos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[3] <= yPos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[4] <= yPos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[5] <= yPos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[6] <= yPos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|yPosReg:lowerHallTracerPos
initialValue[0] => yPos.DATAB
initialValue[1] => yPos.DATAB
initialValue[2] => yPos.DATAB
initialValue[3] => yPos.DATAB
initialValue[4] => yPos.DATAB
initialValue[5] => yPos.DATAB
initialValue[6] => yPos.DATAB
lowerBound[0] => LessThan1.IN7
lowerBound[1] => LessThan1.IN6
lowerBound[2] => LessThan1.IN5
lowerBound[3] => LessThan1.IN4
lowerBound[4] => LessThan1.IN3
lowerBound[5] => LessThan1.IN2
lowerBound[6] => LessThan1.IN1
upperBound[0] => LessThan0.IN7
upperBound[1] => LessThan0.IN6
upperBound[2] => LessThan0.IN5
upperBound[3] => LessThan0.IN4
upperBound[4] => LessThan0.IN3
upperBound[5] => LessThan0.IN2
upperBound[6] => LessThan0.IN1
inc => always0.IN1
dec => always0.IN1
clock => yPos[0]~reg0.CLK
clock => yPos[1]~reg0.CLK
clock => yPos[2]~reg0.CLK
clock => yPos[3]~reg0.CLK
clock => yPos[4]~reg0.CLK
clock => yPos[5]~reg0.CLK
clock => yPos[6]~reg0.CLK
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
reset_n => yPos.OUTPUTSELECT
yPos[0] <= yPos[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[1] <= yPos[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[2] <= yPos[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[3] <= yPos[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[4] <= yPos[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[5] <= yPos[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
yPos[6] <= yPos[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|TflipFlop:upperHallTracerDir
T => Q.OUTPUTSELECT
clock => Q~reg0.CLK
reset_n => Q.OUTPUTSELECT
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|TflipFlop:lowerHallTracerDir
T => Q.OUTPUTSELECT
clock => Q~reg0.CLK
reset_n => Q.OUTPUTSELECT
Q <= Q~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|randomTickGenerator:tickGenerator
gameTick => gameTick.IN1
resetNumberGenerator => resetNumberGenerator.IN1
clock => clock.IN4
reset_n => reset_n.IN1
randomTick1 <= comparator26bit:comparator1.withinBounds
randomTick2 <= comparator26bit:comparator2.withinBounds


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|randomTickGenerator:tickGenerator|naturalNumberCounter26bit:seedGenerator
upperBound[0] => counterValue.DATAB
upperBound[0] => counterValue.DATAB
upperBound[1] => counterValue.DATAB
upperBound[1] => counterValue.DATAB
upperBound[2] => counterValue.DATAB
upperBound[2] => counterValue.DATAB
upperBound[3] => counterValue.DATAB
upperBound[3] => counterValue.DATAB
upperBound[4] => counterValue.DATAB
upperBound[4] => counterValue.DATAB
upperBound[5] => counterValue.DATAB
upperBound[5] => counterValue.DATAB
upperBound[6] => counterValue.DATAB
upperBound[6] => counterValue.DATAB
upperBound[7] => counterValue.DATAB
upperBound[7] => counterValue.DATAB
upperBound[8] => counterValue.DATAB
upperBound[8] => counterValue.DATAB
upperBound[9] => counterValue.DATAB
upperBound[9] => counterValue.DATAB
upperBound[10] => counterValue.DATAB
upperBound[10] => counterValue.DATAB
upperBound[11] => counterValue.DATAB
upperBound[11] => counterValue.DATAB
upperBound[12] => counterValue.DATAB
upperBound[12] => counterValue.DATAB
upperBound[13] => counterValue.DATAB
upperBound[13] => counterValue.DATAB
upperBound[14] => counterValue.DATAB
upperBound[14] => counterValue.DATAB
upperBound[15] => counterValue.DATAB
upperBound[15] => counterValue.DATAB
upperBound[16] => counterValue.DATAB
upperBound[16] => counterValue.DATAB
upperBound[17] => counterValue.DATAB
upperBound[17] => counterValue.DATAB
upperBound[18] => counterValue.DATAB
upperBound[18] => counterValue.DATAB
upperBound[19] => counterValue.DATAB
upperBound[19] => counterValue.DATAB
upperBound[20] => counterValue.DATAB
upperBound[20] => counterValue.DATAB
upperBound[21] => counterValue.DATAB
upperBound[21] => counterValue.DATAB
upperBound[22] => counterValue.DATAB
upperBound[22] => counterValue.DATAB
upperBound[23] => counterValue.DATAB
upperBound[23] => counterValue.DATAB
upperBound[24] => counterValue.DATAB
upperBound[24] => counterValue.DATAB
upperBound[25] => counterValue.DATAB
upperBound[25] => counterValue.DATAB
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
enable => counterValue.OUTPUTSELECT
clock => counterValue[0]~reg0.CLK
clock => counterValue[1]~reg0.CLK
clock => counterValue[2]~reg0.CLK
clock => counterValue[3]~reg0.CLK
clock => counterValue[4]~reg0.CLK
clock => counterValue[5]~reg0.CLK
clock => counterValue[6]~reg0.CLK
clock => counterValue[7]~reg0.CLK
clock => counterValue[8]~reg0.CLK
clock => counterValue[9]~reg0.CLK
clock => counterValue[10]~reg0.CLK
clock => counterValue[11]~reg0.CLK
clock => counterValue[12]~reg0.CLK
clock => counterValue[13]~reg0.CLK
clock => counterValue[14]~reg0.CLK
clock => counterValue[15]~reg0.CLK
clock => counterValue[16]~reg0.CLK
clock => counterValue[17]~reg0.CLK
clock => counterValue[18]~reg0.CLK
clock => counterValue[19]~reg0.CLK
clock => counterValue[20]~reg0.CLK
clock => counterValue[21]~reg0.CLK
clock => counterValue[22]~reg0.CLK
clock => counterValue[23]~reg0.CLK
clock => counterValue[24]~reg0.CLK
clock => counterValue[25]~reg0.CLK
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
reset_n => counterValue.OUTPUTSELECT
counterValue[0] <= counterValue[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[1] <= counterValue[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[2] <= counterValue[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[3] <= counterValue[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[4] <= counterValue[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[5] <= counterValue[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[6] <= counterValue[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[7] <= counterValue[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[8] <= counterValue[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[9] <= counterValue[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[10] <= counterValue[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[11] <= counterValue[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[12] <= counterValue[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[13] <= counterValue[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[14] <= counterValue[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[15] <= counterValue[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[16] <= counterValue[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[17] <= counterValue[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[18] <= counterValue[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[19] <= counterValue[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[20] <= counterValue[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[21] <= counterValue[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[22] <= counterValue[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[23] <= counterValue[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[24] <= counterValue[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
counterValue[25] <= counterValue[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|randomTickGenerator:tickGenerator|linearFeedbackShiftRegister26bit:RNG
initialFill[0] => randomNumber.DATAB
initialFill[1] => randomNumber.DATAB
initialFill[2] => randomNumber.DATAB
initialFill[3] => randomNumber.DATAB
initialFill[4] => randomNumber.DATAB
initialFill[5] => randomNumber.DATAB
initialFill[6] => randomNumber.DATAB
initialFill[7] => randomNumber.DATAB
initialFill[8] => randomNumber.DATAB
initialFill[9] => randomNumber.DATAB
initialFill[10] => randomNumber.DATAB
initialFill[11] => randomNumber.DATAB
initialFill[12] => randomNumber.DATAB
initialFill[13] => randomNumber.DATAB
initialFill[14] => randomNumber.DATAB
initialFill[15] => randomNumber.DATAB
initialFill[16] => randomNumber.DATAB
initialFill[17] => randomNumber.DATAB
initialFill[18] => randomNumber.DATAB
initialFill[19] => randomNumber.DATAB
initialFill[20] => randomNumber.DATAB
initialFill[21] => randomNumber.DATAB
initialFill[22] => randomNumber.DATAB
initialFill[23] => randomNumber.DATAB
initialFill[24] => randomNumber.DATAB
initialFill[25] => randomNumber.DATAB
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
resetNumberGenerator => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
generateNumber => randomNumber.OUTPUTSELECT
clock => randomNumber[0]~reg0.CLK
clock => randomNumber[1]~reg0.CLK
clock => randomNumber[2]~reg0.CLK
clock => randomNumber[3]~reg0.CLK
clock => randomNumber[4]~reg0.CLK
clock => randomNumber[5]~reg0.CLK
clock => randomNumber[6]~reg0.CLK
clock => randomNumber[7]~reg0.CLK
clock => randomNumber[8]~reg0.CLK
clock => randomNumber[9]~reg0.CLK
clock => randomNumber[10]~reg0.CLK
clock => randomNumber[11]~reg0.CLK
clock => randomNumber[12]~reg0.CLK
clock => randomNumber[13]~reg0.CLK
clock => randomNumber[14]~reg0.CLK
clock => randomNumber[15]~reg0.CLK
clock => randomNumber[16]~reg0.CLK
clock => randomNumber[17]~reg0.CLK
clock => randomNumber[18]~reg0.CLK
clock => randomNumber[19]~reg0.CLK
clock => randomNumber[20]~reg0.CLK
clock => randomNumber[21]~reg0.CLK
clock => randomNumber[22]~reg0.CLK
clock => randomNumber[23]~reg0.CLK
clock => randomNumber[24]~reg0.CLK
clock => randomNumber[25]~reg0.CLK
randomNumber[0] <= randomNumber[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[1] <= randomNumber[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[2] <= randomNumber[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[3] <= randomNumber[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[4] <= randomNumber[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[5] <= randomNumber[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[6] <= randomNumber[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[7] <= randomNumber[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[8] <= randomNumber[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[9] <= randomNumber[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[10] <= randomNumber[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[11] <= randomNumber[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[12] <= randomNumber[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[13] <= randomNumber[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[14] <= randomNumber[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[15] <= randomNumber[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[16] <= randomNumber[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[17] <= randomNumber[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[18] <= randomNumber[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[19] <= randomNumber[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[20] <= randomNumber[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[21] <= randomNumber[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[22] <= randomNumber[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[23] <= randomNumber[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[24] <= randomNumber[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
randomNumber[25] <= randomNumber[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|randomTickGenerator:tickGenerator|comparator26bit:comparator1
inputValue[0] => LessThan0.IN26
inputValue[0] => LessThan1.IN26
inputValue[1] => LessThan0.IN25
inputValue[1] => LessThan1.IN25
inputValue[2] => LessThan0.IN24
inputValue[2] => LessThan1.IN24
inputValue[3] => LessThan0.IN23
inputValue[3] => LessThan1.IN23
inputValue[4] => LessThan0.IN22
inputValue[4] => LessThan1.IN22
inputValue[5] => LessThan0.IN21
inputValue[5] => LessThan1.IN21
inputValue[6] => LessThan0.IN20
inputValue[6] => LessThan1.IN20
inputValue[7] => LessThan0.IN19
inputValue[7] => LessThan1.IN19
inputValue[8] => LessThan0.IN18
inputValue[8] => LessThan1.IN18
inputValue[9] => LessThan0.IN17
inputValue[9] => LessThan1.IN17
inputValue[10] => LessThan0.IN16
inputValue[10] => LessThan1.IN16
inputValue[11] => LessThan0.IN15
inputValue[11] => LessThan1.IN15
inputValue[12] => LessThan0.IN14
inputValue[12] => LessThan1.IN14
inputValue[13] => LessThan0.IN13
inputValue[13] => LessThan1.IN13
inputValue[14] => LessThan0.IN12
inputValue[14] => LessThan1.IN12
inputValue[15] => LessThan0.IN11
inputValue[15] => LessThan1.IN11
inputValue[16] => LessThan0.IN10
inputValue[16] => LessThan1.IN10
inputValue[17] => LessThan0.IN9
inputValue[17] => LessThan1.IN9
inputValue[18] => LessThan0.IN8
inputValue[18] => LessThan1.IN8
inputValue[19] => LessThan0.IN7
inputValue[19] => LessThan1.IN7
inputValue[20] => LessThan0.IN6
inputValue[20] => LessThan1.IN6
inputValue[21] => LessThan0.IN5
inputValue[21] => LessThan1.IN5
inputValue[22] => LessThan0.IN4
inputValue[22] => LessThan1.IN4
inputValue[23] => LessThan0.IN3
inputValue[23] => LessThan1.IN3
inputValue[24] => LessThan0.IN2
inputValue[24] => LessThan1.IN2
inputValue[25] => LessThan0.IN1
inputValue[25] => LessThan1.IN1
upperBound[0] => LessThan1.IN52
upperBound[1] => LessThan1.IN51
upperBound[2] => LessThan1.IN50
upperBound[3] => LessThan1.IN49
upperBound[4] => LessThan1.IN48
upperBound[5] => LessThan1.IN47
upperBound[6] => LessThan1.IN46
upperBound[7] => LessThan1.IN45
upperBound[8] => LessThan1.IN44
upperBound[9] => LessThan1.IN43
upperBound[10] => LessThan1.IN42
upperBound[11] => LessThan1.IN41
upperBound[12] => LessThan1.IN40
upperBound[13] => LessThan1.IN39
upperBound[14] => LessThan1.IN38
upperBound[15] => LessThan1.IN37
upperBound[16] => LessThan1.IN36
upperBound[17] => LessThan1.IN35
upperBound[18] => LessThan1.IN34
upperBound[19] => LessThan1.IN33
upperBound[20] => LessThan1.IN32
upperBound[21] => LessThan1.IN31
upperBound[22] => LessThan1.IN30
upperBound[23] => LessThan1.IN29
upperBound[24] => LessThan1.IN28
upperBound[25] => LessThan1.IN27
lowerBound[0] => LessThan0.IN52
lowerBound[1] => LessThan0.IN51
lowerBound[2] => LessThan0.IN50
lowerBound[3] => LessThan0.IN49
lowerBound[4] => LessThan0.IN48
lowerBound[5] => LessThan0.IN47
lowerBound[6] => LessThan0.IN46
lowerBound[7] => LessThan0.IN45
lowerBound[8] => LessThan0.IN44
lowerBound[9] => LessThan0.IN43
lowerBound[10] => LessThan0.IN42
lowerBound[11] => LessThan0.IN41
lowerBound[12] => LessThan0.IN40
lowerBound[13] => LessThan0.IN39
lowerBound[14] => LessThan0.IN38
lowerBound[15] => LessThan0.IN37
lowerBound[16] => LessThan0.IN36
lowerBound[17] => LessThan0.IN35
lowerBound[18] => LessThan0.IN34
lowerBound[19] => LessThan0.IN33
lowerBound[20] => LessThan0.IN32
lowerBound[21] => LessThan0.IN31
lowerBound[22] => LessThan0.IN30
lowerBound[23] => LessThan0.IN29
lowerBound[24] => LessThan0.IN28
lowerBound[25] => LessThan0.IN27
clock => withinBounds~reg0.CLK
withinBounds <= withinBounds~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|randomTickGenerator:tickGenerator|comparator26bit:comparator2
inputValue[0] => LessThan0.IN26
inputValue[0] => LessThan1.IN26
inputValue[1] => LessThan0.IN25
inputValue[1] => LessThan1.IN25
inputValue[2] => LessThan0.IN24
inputValue[2] => LessThan1.IN24
inputValue[3] => LessThan0.IN23
inputValue[3] => LessThan1.IN23
inputValue[4] => LessThan0.IN22
inputValue[4] => LessThan1.IN22
inputValue[5] => LessThan0.IN21
inputValue[5] => LessThan1.IN21
inputValue[6] => LessThan0.IN20
inputValue[6] => LessThan1.IN20
inputValue[7] => LessThan0.IN19
inputValue[7] => LessThan1.IN19
inputValue[8] => LessThan0.IN18
inputValue[8] => LessThan1.IN18
inputValue[9] => LessThan0.IN17
inputValue[9] => LessThan1.IN17
inputValue[10] => LessThan0.IN16
inputValue[10] => LessThan1.IN16
inputValue[11] => LessThan0.IN15
inputValue[11] => LessThan1.IN15
inputValue[12] => LessThan0.IN14
inputValue[12] => LessThan1.IN14
inputValue[13] => LessThan0.IN13
inputValue[13] => LessThan1.IN13
inputValue[14] => LessThan0.IN12
inputValue[14] => LessThan1.IN12
inputValue[15] => LessThan0.IN11
inputValue[15] => LessThan1.IN11
inputValue[16] => LessThan0.IN10
inputValue[16] => LessThan1.IN10
inputValue[17] => LessThan0.IN9
inputValue[17] => LessThan1.IN9
inputValue[18] => LessThan0.IN8
inputValue[18] => LessThan1.IN8
inputValue[19] => LessThan0.IN7
inputValue[19] => LessThan1.IN7
inputValue[20] => LessThan0.IN6
inputValue[20] => LessThan1.IN6
inputValue[21] => LessThan0.IN5
inputValue[21] => LessThan1.IN5
inputValue[22] => LessThan0.IN4
inputValue[22] => LessThan1.IN4
inputValue[23] => LessThan0.IN3
inputValue[23] => LessThan1.IN3
inputValue[24] => LessThan0.IN2
inputValue[24] => LessThan1.IN2
inputValue[25] => LessThan0.IN1
inputValue[25] => LessThan1.IN1
upperBound[0] => LessThan1.IN52
upperBound[1] => LessThan1.IN51
upperBound[2] => LessThan1.IN50
upperBound[3] => LessThan1.IN49
upperBound[4] => LessThan1.IN48
upperBound[5] => LessThan1.IN47
upperBound[6] => LessThan1.IN46
upperBound[7] => LessThan1.IN45
upperBound[8] => LessThan1.IN44
upperBound[9] => LessThan1.IN43
upperBound[10] => LessThan1.IN42
upperBound[11] => LessThan1.IN41
upperBound[12] => LessThan1.IN40
upperBound[13] => LessThan1.IN39
upperBound[14] => LessThan1.IN38
upperBound[15] => LessThan1.IN37
upperBound[16] => LessThan1.IN36
upperBound[17] => LessThan1.IN35
upperBound[18] => LessThan1.IN34
upperBound[19] => LessThan1.IN33
upperBound[20] => LessThan1.IN32
upperBound[21] => LessThan1.IN31
upperBound[22] => LessThan1.IN30
upperBound[23] => LessThan1.IN29
upperBound[24] => LessThan1.IN28
upperBound[25] => LessThan1.IN27
lowerBound[0] => LessThan0.IN52
lowerBound[1] => LessThan0.IN51
lowerBound[2] => LessThan0.IN50
lowerBound[3] => LessThan0.IN49
lowerBound[4] => LessThan0.IN48
lowerBound[5] => LessThan0.IN47
lowerBound[6] => LessThan0.IN46
lowerBound[7] => LessThan0.IN45
lowerBound[8] => LessThan0.IN44
lowerBound[9] => LessThan0.IN43
lowerBound[10] => LessThan0.IN42
lowerBound[11] => LessThan0.IN41
lowerBound[12] => LessThan0.IN40
lowerBound[13] => LessThan0.IN39
lowerBound[14] => LessThan0.IN38
lowerBound[15] => LessThan0.IN37
lowerBound[16] => LessThan0.IN36
lowerBound[17] => LessThan0.IN35
lowerBound[18] => LessThan0.IN34
lowerBound[19] => LessThan0.IN33
lowerBound[20] => LessThan0.IN32
lowerBound[21] => LessThan0.IN31
lowerBound[22] => LessThan0.IN30
lowerBound[23] => LessThan0.IN29
lowerBound[24] => LessThan0.IN28
lowerBound[25] => LessThan0.IN27
clock => withinBounds~reg0.CLK
withinBounds <= withinBounds~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|hallwayTracerDatapath:hallTracerDatapath|hallwayTracerDirectionUpdater:tracerDirectionUpdater
randomTick1 => toggleUpperTracerDir.DATAA
randomTick1 => toggleUpperTracerDir.DATAB
randomTick1 => toggleUpperTracerDir.DATAB
randomTick1 => toggleUpperTracerDir.DATAA
randomTick2 => toggleLowerTracerDir.DATAB
randomTick2 => toggleLowerTracerDir.DATAA
randomTick2 => toggleLowerTracerDir.DATAB
randomTick2 => toggleLowerTracerDir.DATAA
lowerTracerPos[0] => Add0.IN14
lowerTracerPos[0] => LessThan1.IN14
lowerTracerPos[1] => Add0.IN13
lowerTracerPos[1] => LessThan1.IN13
lowerTracerPos[2] => Add0.IN12
lowerTracerPos[2] => LessThan1.IN12
lowerTracerPos[3] => Add0.IN11
lowerTracerPos[3] => LessThan1.IN11
lowerTracerPos[4] => Add0.IN10
lowerTracerPos[4] => LessThan1.IN10
lowerTracerPos[5] => Add0.IN9
lowerTracerPos[5] => LessThan1.IN9
lowerTracerPos[6] => Add0.IN8
lowerTracerPos[6] => LessThan1.IN8
upperTracerPos[0] => Add0.IN7
upperTracerPos[0] => Equal0.IN31
upperTracerPos[1] => Add0.IN6
upperTracerPos[1] => Equal0.IN30
upperTracerPos[2] => Add0.IN5
upperTracerPos[2] => Equal0.IN29
upperTracerPos[3] => Add0.IN4
upperTracerPos[3] => Equal0.IN28
upperTracerPos[4] => Add0.IN3
upperTracerPos[4] => Equal0.IN27
upperTracerPos[5] => Add0.IN2
upperTracerPos[5] => Equal0.IN26
upperTracerPos[6] => Add0.IN1
upperTracerPos[6] => Equal0.IN25
lowerTracerDir => always0.IN1
lowerTracerDir => always0.IN0
upperTracerDir => always0.IN1
upperTracerDir => toggleUpperTracerDir.OUTPUTSELECT
upperTracerDir => toggleLowerTracerDir.OUTPUTSELECT
upperTracerDir => always0.IN1
enable => toggleUpperTracerDir.OUTPUTSELECT
enable => toggleLowerTracerDir.OUTPUTSELECT
enable => whoFlips.OUTPUTSELECT
clock => toggleLowerTracerDir~reg0.CLK
clock => toggleUpperTracerDir~reg0.CLK
clock => whoFlips.CLK
reset_n => whoFlips.OUTPUTSELECT
reset_n => toggleUpperTracerDir.OUTPUTSELECT
reset_n => toggleLowerTracerDir.OUTPUTSELECT
toggleUpperTracerDir <= toggleUpperTracerDir~reg0.DB_MAX_OUTPUT_PORT_TYPE
toggleLowerTracerDir <= toggleLowerTracerDir~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter
gameTick => gameTick.IN1
enable => enable.IN1
clock => clock.IN6
reset_n => reset_n.IN6
HEX0[0] <= BCD_to_HEX_Decoder:D0.HEX
HEX0[1] <= BCD_to_HEX_Decoder:D0.HEX
HEX0[2] <= BCD_to_HEX_Decoder:D0.HEX
HEX0[3] <= BCD_to_HEX_Decoder:D0.HEX
HEX0[4] <= BCD_to_HEX_Decoder:D0.HEX
HEX0[5] <= BCD_to_HEX_Decoder:D0.HEX
HEX0[6] <= BCD_to_HEX_Decoder:D0.HEX
HEX1[0] <= BCD_to_HEX_Decoder:D1.HEX
HEX1[1] <= BCD_to_HEX_Decoder:D1.HEX
HEX1[2] <= BCD_to_HEX_Decoder:D1.HEX
HEX1[3] <= BCD_to_HEX_Decoder:D1.HEX
HEX1[4] <= BCD_to_HEX_Decoder:D1.HEX
HEX1[5] <= BCD_to_HEX_Decoder:D1.HEX
HEX1[6] <= BCD_to_HEX_Decoder:D1.HEX
HEX2[0] <= BCD_to_HEX_Decoder:D2.HEX
HEX2[1] <= BCD_to_HEX_Decoder:D2.HEX
HEX2[2] <= BCD_to_HEX_Decoder:D2.HEX
HEX2[3] <= BCD_to_HEX_Decoder:D2.HEX
HEX2[4] <= BCD_to_HEX_Decoder:D2.HEX
HEX2[5] <= BCD_to_HEX_Decoder:D2.HEX
HEX2[6] <= BCD_to_HEX_Decoder:D2.HEX
HEX3[0] <= BCD_to_HEX_Decoder:D3.HEX
HEX3[1] <= BCD_to_HEX_Decoder:D3.HEX
HEX3[2] <= BCD_to_HEX_Decoder:D3.HEX
HEX3[3] <= BCD_to_HEX_Decoder:D3.HEX
HEX3[4] <= BCD_to_HEX_Decoder:D3.HEX
HEX3[5] <= BCD_to_HEX_Decoder:D3.HEX
HEX3[6] <= BCD_to_HEX_Decoder:D3.HEX
HEX4[0] <= BCD_to_HEX_Decoder:D4.HEX
HEX4[1] <= BCD_to_HEX_Decoder:D4.HEX
HEX4[2] <= BCD_to_HEX_Decoder:D4.HEX
HEX4[3] <= BCD_to_HEX_Decoder:D4.HEX
HEX4[4] <= BCD_to_HEX_Decoder:D4.HEX
HEX4[5] <= BCD_to_HEX_Decoder:D4.HEX
HEX4[6] <= BCD_to_HEX_Decoder:D4.HEX
HEX5[0] <= BCD_to_HEX_Decoder:D5.HEX
HEX5[1] <= BCD_to_HEX_Decoder:D5.HEX
HEX5[2] <= BCD_to_HEX_Decoder:D5.HEX
HEX5[3] <= BCD_to_HEX_Decoder:D5.HEX
HEX5[4] <= BCD_to_HEX_Decoder:D5.HEX
HEX5[5] <= BCD_to_HEX_Decoder:D5.HEX
HEX5[6] <= BCD_to_HEX_Decoder:D5.HEX


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|fourBit_Counter:C0
clock => atMax~reg0.CLK
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => atMax.OUTPUTSELECT
enable1 => always0.IN0
enable2 => always0.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atMax <= atMax~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|fourBit_Counter:C1
clock => atMax~reg0.CLK
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => atMax.OUTPUTSELECT
enable1 => always0.IN0
enable2 => always0.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atMax <= atMax~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|fourBit_Counter:C2
clock => atMax~reg0.CLK
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => atMax.OUTPUTSELECT
enable1 => always0.IN0
enable2 => always0.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atMax <= atMax~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|fourBit_Counter:C3
clock => atMax~reg0.CLK
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => atMax.OUTPUTSELECT
enable1 => always0.IN0
enable2 => always0.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atMax <= atMax~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|fourBit_Counter:C4
clock => atMax~reg0.CLK
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => atMax.OUTPUTSELECT
enable1 => always0.IN0
enable2 => always0.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atMax <= atMax~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|fourBit_Counter:C5
clock => atMax~reg0.CLK
clock => Q[0]~reg0.CLK
clock => Q[1]~reg0.CLK
clock => Q[2]~reg0.CLK
clock => Q[3]~reg0.CLK
clock => Q[4]~reg0.CLK
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => Q.OUTPUTSELECT
reset => atMax.OUTPUTSELECT
enable1 => always0.IN0
enable2 => always0.IN1
Q[0] <= Q[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
atMax <= atMax~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|BCD_to_HEX_Decoder:D0
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|BCD_to_HEX_Decoder:D1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|BCD_to_HEX_Decoder:D2
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|BCD_to_HEX_Decoder:D3
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|BCD_to_HEX_Decoder:D4
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGameDatapath:gameDatapath|scoreCounter:waveGameScoreCounter|BCD_to_HEX_Decoder:D5
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[0] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[1] => HEX.IN1
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[2] => HEX.IN0
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
C[3] => HEX.IN1
HEX[0] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[1] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[2] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[3] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[4] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[5] <= HEX.DB_MAX_OUTPUT_PORT_TYPE
HEX[6] <= HEX.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath
refX[0] => refX[0].IN5
refX[1] => refX[1].IN5
refX[2] => refX[2].IN5
refX[3] => refX[3].IN5
refX[4] => refX[4].IN5
refX[5] => refX[5].IN5
refX[6] => refX[6].IN5
refX[7] => refX[7].IN5
refY[0] => refY[0].IN5
refY[1] => refY[1].IN5
refY[2] => refY[2].IN5
refY[3] => refY[3].IN5
refY[4] => refY[4].IN5
refY[5] => refY[5].IN5
refY[6] => refY[6].IN5
newShipDir => newShipDir.IN1
start_upShip_clearer => start_upShip_clearer.IN1
start_upShip_drawer => start_upShip_drawer.IN1
start_downShip_clearer => start_downShip_clearer.IN1
start_downShip_drawer => start_downShip_drawer.IN1
upperTracerPos[0] => upperTracerPos[0].IN1
upperTracerPos[1] => upperTracerPos[1].IN1
upperTracerPos[2] => upperTracerPos[2].IN1
upperTracerPos[3] => upperTracerPos[3].IN1
upperTracerPos[4] => upperTracerPos[4].IN1
upperTracerPos[5] => upperTracerPos[5].IN1
upperTracerPos[6] => upperTracerPos[6].IN1
lowerTracerPos[0] => lowerTracerPos[0].IN1
lowerTracerPos[1] => lowerTracerPos[1].IN1
lowerTracerPos[2] => lowerTracerPos[2].IN1
lowerTracerPos[3] => lowerTracerPos[3].IN1
lowerTracerPos[4] => lowerTracerPos[4].IN1
lowerTracerPos[5] => lowerTracerPos[5].IN1
lowerTracerPos[6] => lowerTracerPos[6].IN1
start_hallwayDrawer => start_hallwayDrawer.IN1
start_screenSlider => start_screenSlider.IN1
start_collisionDetector => start_collisionDetector.IN1
start_gameOverScreenDrawer => start_gameOverScreenDrawer.IN1
readColour[0] => ~NO_FANOUT~
readColour[1] => ~NO_FANOUT~
readColour[2] => ~NO_FANOUT~
input_select_VGA[0] => input_select_VGA[0].IN1
input_select_VGA[1] => input_select_VGA[1].IN1
input_select_VGA[2] => input_select_VGA[2].IN1
input_select_VGA[3] => input_select_VGA[3].IN1
clock => clock.IN9
reset_n => reset_n.IN8
x[0] <= x_internal[0].DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x_internal[1].DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x_internal[2].DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x_internal[3].DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x_internal[4].DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x_internal[5].DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x_internal[6].DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x_internal[7].DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y_internal[0].DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y_internal[1].DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y_internal[2].DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y_internal[3].DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y_internal[4].DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y_internal[5].DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y_internal[6].DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour_internal[0].DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour_internal[1].DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour_internal[2].DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn_internal.DB_MAX_OUTPUT_PORT_TYPE
upClearer_done <= upClearer:shipUpTextureClearer.done
upDrawer_done <= upDrawer:shipUpTextureDrawer.done
downClearer_done <= downClearer:shipDownTextureClearer.done
downDrawer_done <= downDrawer:shipDownTextureDrawer.done
hallwayDrawer_done <= hallwayDrawer:waveGameHallwayDrawer.done
screenSlider_done <= screenSlider:waveGameScreenSlider.done
shipCollision <= collisionChecker:waveGameCollisionChecker.collision
collisionDetector_done <= collisionChecker:waveGameCollisionChecker.done
gameOverScreenDrawer_done <= gameOverScreenDrawer:waveGameGameOverScreenDrawer.done


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|upClearer:shipUpTextureClearer
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => writeEn.OUTPUTSELECT
start => done.OUTPUTSELECT
refX[0] => Add0.IN12
refX[1] => Add0.IN11
refX[2] => Add0.IN10
refX[3] => Add0.IN9
refX[4] => Add0.IN8
refX[5] => Add0.IN7
refX[6] => Add0.IN6
refX[7] => Add0.IN5
refY[0] => Add1.IN14
refY[1] => Add1.IN13
refY[2] => Add1.IN12
refY[3] => Add1.IN11
refY[4] => Add1.IN10
refY[5] => Add1.IN9
refY[6] => Add1.IN8
clock => done~reg0.CLK
clock => writeEn~reg0.CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => yIteration[0].CLK
clock => yIteration[1].CLK
clock => yIteration[2].CLK
clock => yIteration[3].CLK
clock => xIteration[0].CLK
clock => xIteration[1].CLK
clock => xIteration[2].CLK
clock => xIteration[3].CLK
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => writeEn.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|downClearer:shipDownTextureClearer
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => writeEn.OUTPUTSELECT
start => done.OUTPUTSELECT
refX[0] => Add0.IN12
refX[1] => Add0.IN11
refX[2] => Add0.IN10
refX[3] => Add0.IN9
refX[4] => Add0.IN8
refX[5] => Add0.IN7
refX[6] => Add0.IN6
refX[7] => Add0.IN5
refY[0] => Add1.IN10
refY[1] => Add1.IN9
refY[2] => Add1.IN8
refY[3] => Add1.IN7
refY[4] => Add1.IN6
refY[5] => Add1.IN5
refY[6] => Add1.IN4
clock => done~reg0.CLK
clock => writeEn~reg0.CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => yIteration[0].CLK
clock => yIteration[1].CLK
clock => yIteration[2].CLK
clock => yIteration[3].CLK
clock => xIteration[0].CLK
clock => xIteration[1].CLK
clock => xIteration[2].CLK
clock => xIteration[3].CLK
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => writeEn.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|upDrawer:shipUpTextureDrawer
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => colour.OUTPUTSELECT
start => colour.OUTPUTSELECT
start => colour.OUTPUTSELECT
start => writeEn.OUTPUTSELECT
start => done.OUTPUTSELECT
refX[0] => Add0.IN12
refX[1] => Add0.IN11
refX[2] => Add0.IN10
refX[3] => Add0.IN9
refX[4] => Add0.IN8
refX[5] => Add0.IN7
refX[6] => Add0.IN6
refX[7] => Add0.IN5
refY[0] => Add1.IN14
refY[1] => Add1.IN13
refY[2] => Add1.IN12
refY[3] => Add1.IN11
refY[4] => Add1.IN10
refY[5] => Add1.IN9
refY[6] => Add1.IN8
clock => done~reg0.CLK
clock => writeEn~reg0.CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => yIteration[0].CLK
clock => yIteration[1].CLK
clock => yIteration[2].CLK
clock => yIteration[3].CLK
clock => xIteration[0].CLK
clock => xIteration[1].CLK
clock => xIteration[2].CLK
clock => xIteration[3].CLK
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => writeEn.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|downDrawer:shipDownTextureDrawer
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => colour.OUTPUTSELECT
start => colour.OUTPUTSELECT
start => colour.OUTPUTSELECT
start => writeEn.OUTPUTSELECT
start => done.OUTPUTSELECT
refX[0] => Add0.IN12
refX[1] => Add0.IN11
refX[2] => Add0.IN10
refX[3] => Add0.IN9
refX[4] => Add0.IN8
refX[5] => Add0.IN7
refX[6] => Add0.IN6
refX[7] => Add0.IN5
refY[0] => Add1.IN10
refY[1] => Add1.IN9
refY[2] => Add1.IN8
refY[3] => Add1.IN7
refY[4] => Add1.IN6
refY[5] => Add1.IN5
refY[6] => Add1.IN4
clock => done~reg0.CLK
clock => writeEn~reg0.CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => yIteration[0].CLK
clock => yIteration[1].CLK
clock => yIteration[2].CLK
clock => yIteration[3].CLK
clock => xIteration[0].CLK
clock => xIteration[1].CLK
clock => xIteration[2].CLK
clock => xIteration[3].CLK
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => writeEn.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|hallwayDrawer:waveGameHallwayDrawer
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => firstTime.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => colour.OUTPUTSELECT
start => writeEn.OUTPUTSELECT
start => done.OUTPUTSELECT
columnSpecifier[0] => x.DATAB
columnSpecifier[1] => x.DATAB
columnSpecifier[2] => x.DATAB
columnSpecifier[3] => x.DATAB
columnSpecifier[4] => x.DATAB
columnSpecifier[5] => x.DATAB
columnSpecifier[6] => x.DATAB
columnSpecifier[7] => x.DATAB
upperTracerPos[0] => LessThan1.IN7
upperTracerPos[0] => Equal0.IN6
upperTracerPos[1] => LessThan1.IN6
upperTracerPos[1] => Equal0.IN5
upperTracerPos[2] => LessThan1.IN5
upperTracerPos[2] => Equal0.IN4
upperTracerPos[3] => LessThan1.IN4
upperTracerPos[3] => Equal0.IN3
upperTracerPos[4] => LessThan1.IN3
upperTracerPos[4] => Equal0.IN2
upperTracerPos[5] => LessThan1.IN2
upperTracerPos[5] => Equal0.IN1
upperTracerPos[6] => LessThan1.IN1
upperTracerPos[6] => Equal0.IN0
lowerTracerPos[0] => LessThan2.IN7
lowerTracerPos[0] => Equal1.IN6
lowerTracerPos[1] => LessThan2.IN6
lowerTracerPos[1] => Equal1.IN5
lowerTracerPos[2] => LessThan2.IN5
lowerTracerPos[2] => Equal1.IN4
lowerTracerPos[3] => LessThan2.IN4
lowerTracerPos[3] => Equal1.IN3
lowerTracerPos[4] => LessThan2.IN3
lowerTracerPos[4] => Equal1.IN2
lowerTracerPos[5] => LessThan2.IN2
lowerTracerPos[5] => Equal1.IN1
lowerTracerPos[6] => LessThan2.IN1
lowerTracerPos[6] => Equal1.IN0
clock => done~reg0.CLK
clock => writeEn~reg0.CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => firstTime.CLK
clock => yIteration[0].CLK
clock => yIteration[1].CLK
clock => yIteration[2].CLK
clock => yIteration[3].CLK
clock => yIteration[4].CLK
clock => yIteration[5].CLK
clock => yIteration[6].CLK
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => firstTime.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => colour.OUTPUTSELECT
reset_n => writeEn.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|screenSlider:waveGameScreenSlider
start => isReadCycle.OUTPUTSELECT
start => delayCounter.OUTPUTSELECT
start => delayCounter.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => writeColour.OUTPUTSELECT
start => writeColour.OUTPUTSELECT
start => writeColour.OUTPUTSELECT
start => writeEn.OUTPUTSELECT
start => done.OUTPUTSELECT
lowerXBound[0] => xIteration.DATAB
lowerXBound[0] => xIteration.DATAB
lowerXBound[1] => xIteration.DATAB
lowerXBound[1] => xIteration.DATAB
lowerXBound[2] => xIteration.DATAB
lowerXBound[2] => xIteration.DATAB
lowerXBound[3] => xIteration.DATAB
lowerXBound[3] => xIteration.DATAB
lowerXBound[4] => xIteration.DATAB
lowerXBound[4] => xIteration.DATAB
lowerXBound[5] => xIteration.DATAB
lowerXBound[5] => xIteration.DATAB
lowerXBound[6] => xIteration.DATAB
lowerXBound[6] => xIteration.DATAB
lowerXBound[7] => xIteration.DATAB
lowerXBound[7] => xIteration.DATAB
upperXBound[0] => Add0.IN16
upperXBound[0] => LessThan0.IN8
upperXBound[0] => LessThan2.IN16
upperXBound[1] => Add0.IN15
upperXBound[1] => LessThan0.IN7
upperXBound[1] => LessThan2.IN15
upperXBound[2] => Add0.IN14
upperXBound[2] => LessThan0.IN6
upperXBound[2] => LessThan2.IN14
upperXBound[3] => Add0.IN13
upperXBound[3] => LessThan0.IN5
upperXBound[3] => LessThan2.IN13
upperXBound[4] => Add0.IN12
upperXBound[4] => LessThan0.IN4
upperXBound[4] => LessThan2.IN12
upperXBound[5] => Add0.IN11
upperXBound[5] => LessThan0.IN3
upperXBound[5] => LessThan2.IN11
upperXBound[6] => Add0.IN10
upperXBound[6] => LessThan0.IN2
upperXBound[6] => LessThan2.IN10
upperXBound[7] => Add0.IN9
upperXBound[7] => LessThan0.IN1
upperXBound[7] => LessThan2.IN9
lowerYBound[0] => yIteration.DATAB
lowerYBound[1] => yIteration.DATAB
lowerYBound[2] => yIteration.DATAB
lowerYBound[3] => yIteration.DATAB
lowerYBound[4] => yIteration.DATAB
lowerYBound[5] => yIteration.DATAB
lowerYBound[6] => yIteration.DATAB
upperYBound[0] => Add1.IN14
upperYBound[0] => LessThan1.IN7
upperYBound[1] => Add1.IN13
upperYBound[1] => LessThan1.IN6
upperYBound[2] => Add1.IN12
upperYBound[2] => LessThan1.IN5
upperYBound[3] => Add1.IN11
upperYBound[3] => LessThan1.IN4
upperYBound[4] => Add1.IN10
upperYBound[4] => LessThan1.IN3
upperYBound[5] => Add1.IN9
upperYBound[5] => LessThan1.IN2
upperYBound[6] => Add1.IN8
upperYBound[6] => LessThan1.IN1
readColour[0] => writeColour.DATAB
readColour[1] => writeColour.DATAB
readColour[2] => writeColour.DATAB
clock => done~reg0.CLK
clock => writeEn~reg0.CLK
clock => writeColour[0]~reg0.CLK
clock => writeColour[1]~reg0.CLK
clock => writeColour[2]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => yIteration[0].CLK
clock => yIteration[1].CLK
clock => yIteration[2].CLK
clock => yIteration[3].CLK
clock => yIteration[4].CLK
clock => yIteration[5].CLK
clock => yIteration[6].CLK
clock => xIteration[0].CLK
clock => xIteration[1].CLK
clock => xIteration[2].CLK
clock => xIteration[3].CLK
clock => xIteration[4].CLK
clock => xIteration[5].CLK
clock => xIteration[6].CLK
clock => xIteration[7].CLK
clock => delayCounter[0].CLK
clock => delayCounter[1].CLK
clock => isReadCycle.CLK
reset_n => isReadCycle.OUTPUTSELECT
reset_n => delayCounter.OUTPUTSELECT
reset_n => delayCounter.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => writeColour.OUTPUTSELECT
reset_n => writeColour.OUTPUTSELECT
reset_n => writeColour.OUTPUTSELECT
reset_n => writeEn.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeColour[0] <= writeColour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeColour[1] <= writeColour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeColour[2] <= writeColour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|collisionChecker:waveGameCollisionChecker
start => delayCounter.OUTPUTSELECT
start => delayCounter.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => collision.OUTPUTSELECT
start => done.OUTPUTSELECT
refX[0] => Add4.IN12
refX[1] => Add4.IN11
refX[2] => Add4.IN10
refX[3] => Add4.IN9
refX[4] => Add4.IN8
refX[5] => Add4.IN7
refX[6] => Add4.IN6
refX[7] => Add4.IN5
refY[0] => Add0.IN10
refY[0] => Add5.IN14
refY[1] => Add0.IN9
refY[1] => Add5.IN13
refY[2] => Add0.IN8
refY[2] => Add5.IN12
refY[3] => Add0.IN7
refY[3] => Add5.IN11
refY[4] => Add0.IN6
refY[4] => Add5.IN10
refY[5] => Add0.IN5
refY[5] => Add5.IN9
refY[6] => Add0.IN4
refY[6] => Add5.IN8
newShipDir => y.OUTPUTSELECT
newShipDir => y.OUTPUTSELECT
newShipDir => y.OUTPUTSELECT
newShipDir => y.OUTPUTSELECT
newShipDir => y.OUTPUTSELECT
newShipDir => y.OUTPUTSELECT
newShipDir => y.OUTPUTSELECT
readColour[0] => Equal1.IN2
readColour[1] => Equal1.IN1
readColour[2] => Equal1.IN0
clock => done~reg0.CLK
clock => collision~reg0.CLK
clock => writeEn~reg0.CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => yIteration[0].CLK
clock => yIteration[1].CLK
clock => yIteration[2].CLK
clock => yIteration[3].CLK
clock => xIteration[0].CLK
clock => xIteration[1].CLK
clock => xIteration[2].CLK
clock => xIteration[3].CLK
clock => delayCounter[0].CLK
clock => delayCounter[1].CLK
reset_n => delayCounter.OUTPUTSELECT
reset_n => delayCounter.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => collision.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
collision <= collision~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|gameOverScreenDrawer:waveGameGameOverScreenDrawer
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => xIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => yIteration.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => x.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => y.OUTPUTSELECT
start => writeEn.OUTPUTSELECT
start => done.OUTPUTSELECT
lowerXBound[0] => xIteration.DATAB
lowerXBound[0] => xIteration.DATAB
lowerXBound[1] => xIteration.DATAB
lowerXBound[1] => xIteration.DATAB
lowerXBound[2] => xIteration.DATAB
lowerXBound[2] => xIteration.DATAB
lowerXBound[3] => xIteration.DATAB
lowerXBound[3] => xIteration.DATAB
lowerXBound[4] => xIteration.DATAB
lowerXBound[4] => xIteration.DATAB
lowerXBound[5] => xIteration.DATAB
lowerXBound[5] => xIteration.DATAB
lowerXBound[6] => xIteration.DATAB
lowerXBound[6] => xIteration.DATAB
lowerXBound[7] => xIteration.DATAB
lowerXBound[7] => xIteration.DATAB
upperXBound[0] => Add0.IN16
upperXBound[0] => LessThan0.IN8
upperXBound[0] => LessThan2.IN16
upperXBound[1] => Add0.IN15
upperXBound[1] => LessThan0.IN7
upperXBound[1] => LessThan2.IN15
upperXBound[2] => Add0.IN14
upperXBound[2] => LessThan0.IN6
upperXBound[2] => LessThan2.IN14
upperXBound[3] => Add0.IN13
upperXBound[3] => LessThan0.IN5
upperXBound[3] => LessThan2.IN13
upperXBound[4] => Add0.IN12
upperXBound[4] => LessThan0.IN4
upperXBound[4] => LessThan2.IN12
upperXBound[5] => Add0.IN11
upperXBound[5] => LessThan0.IN3
upperXBound[5] => LessThan2.IN11
upperXBound[6] => Add0.IN10
upperXBound[6] => LessThan0.IN2
upperXBound[6] => LessThan2.IN10
upperXBound[7] => Add0.IN9
upperXBound[7] => LessThan0.IN1
upperXBound[7] => LessThan2.IN9
lowerYBound[0] => yIteration.DATAB
lowerYBound[1] => yIteration.DATAB
lowerYBound[2] => yIteration.DATAB
lowerYBound[3] => yIteration.DATAB
lowerYBound[4] => yIteration.DATAB
lowerYBound[5] => yIteration.DATAB
lowerYBound[6] => yIteration.DATAB
upperYBound[0] => Add1.IN14
upperYBound[0] => LessThan1.IN7
upperYBound[1] => Add1.IN13
upperYBound[1] => LessThan1.IN6
upperYBound[2] => Add1.IN12
upperYBound[2] => LessThan1.IN5
upperYBound[3] => Add1.IN11
upperYBound[3] => LessThan1.IN4
upperYBound[4] => Add1.IN10
upperYBound[4] => LessThan1.IN3
upperYBound[5] => Add1.IN9
upperYBound[5] => LessThan1.IN2
upperYBound[6] => Add1.IN8
upperYBound[6] => LessThan1.IN1
clock => done~reg0.CLK
clock => writeEn~reg0.CLK
clock => colour[0]~reg0.CLK
clock => colour[1]~reg0.CLK
clock => colour[2]~reg0.CLK
clock => y[0]~reg0.CLK
clock => y[1]~reg0.CLK
clock => y[2]~reg0.CLK
clock => y[3]~reg0.CLK
clock => y[4]~reg0.CLK
clock => y[5]~reg0.CLK
clock => y[6]~reg0.CLK
clock => x[0]~reg0.CLK
clock => x[1]~reg0.CLK
clock => x[2]~reg0.CLK
clock => x[3]~reg0.CLK
clock => x[4]~reg0.CLK
clock => x[5]~reg0.CLK
clock => x[6]~reg0.CLK
clock => x[7]~reg0.CLK
clock => yIteration[0].CLK
clock => yIteration[1].CLK
clock => yIteration[2].CLK
clock => yIteration[3].CLK
clock => yIteration[4].CLK
clock => yIteration[5].CLK
clock => yIteration[6].CLK
clock => xIteration[0].CLK
clock => xIteration[1].CLK
clock => xIteration[2].CLK
clock => xIteration[3].CLK
clock => xIteration[4].CLK
clock => xIteration[5].CLK
clock => xIteration[6].CLK
clock => xIteration[7].CLK
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => xIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => yIteration.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => x.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => y.OUTPUTSELECT
reset_n => writeEn.OUTPUTSELECT
reset_n => done.OUTPUTSELECT
x[0] <= x[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= x[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= x[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= x[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= x[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= x[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= x[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= x[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= y[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= y[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= y[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= y[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= y[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= y[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= y[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= colour[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= colour[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= colour[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= writeEn~reg0.DB_MAX_OUTPUT_PORT_TYPE
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|muxInputSelectVGA:VGA_inputMux
x1[0] => Mux7.IN0
x1[0] => Mux7.IN1
x1[0] => Mux7.IN2
x1[0] => Mux7.IN3
x1[0] => Mux7.IN4
x1[1] => Mux6.IN0
x1[1] => Mux6.IN1
x1[1] => Mux6.IN2
x1[1] => Mux6.IN3
x1[1] => Mux6.IN4
x1[2] => Mux5.IN0
x1[2] => Mux5.IN1
x1[2] => Mux5.IN2
x1[2] => Mux5.IN3
x1[2] => Mux5.IN4
x1[3] => Mux4.IN0
x1[3] => Mux4.IN1
x1[3] => Mux4.IN2
x1[3] => Mux4.IN3
x1[3] => Mux4.IN4
x1[4] => Mux3.IN0
x1[4] => Mux3.IN1
x1[4] => Mux3.IN2
x1[4] => Mux3.IN3
x1[4] => Mux3.IN4
x1[5] => Mux2.IN0
x1[5] => Mux2.IN1
x1[5] => Mux2.IN2
x1[5] => Mux2.IN3
x1[5] => Mux2.IN4
x1[6] => Mux1.IN0
x1[6] => Mux1.IN1
x1[6] => Mux1.IN2
x1[6] => Mux1.IN3
x1[6] => Mux1.IN4
x1[7] => Mux0.IN0
x1[7] => Mux0.IN1
x1[7] => Mux0.IN2
x1[7] => Mux0.IN3
x1[7] => Mux0.IN4
x2[0] => Mux7.IN5
x2[1] => Mux6.IN5
x2[2] => Mux5.IN5
x2[3] => Mux4.IN5
x2[4] => Mux3.IN5
x2[5] => Mux2.IN5
x2[6] => Mux1.IN5
x2[7] => Mux0.IN5
x3[0] => Mux7.IN6
x3[1] => Mux6.IN6
x3[2] => Mux5.IN6
x3[3] => Mux4.IN6
x3[4] => Mux3.IN6
x3[5] => Mux2.IN6
x3[6] => Mux1.IN6
x3[7] => Mux0.IN6
x4[0] => Mux7.IN7
x4[1] => Mux6.IN7
x4[2] => Mux5.IN7
x4[3] => Mux4.IN7
x4[4] => Mux3.IN7
x4[5] => Mux2.IN7
x4[6] => Mux1.IN7
x4[7] => Mux0.IN7
x5[0] => Mux7.IN8
x5[1] => Mux6.IN8
x5[2] => Mux5.IN8
x5[3] => Mux4.IN8
x5[4] => Mux3.IN8
x5[5] => Mux2.IN8
x5[6] => Mux1.IN8
x5[7] => Mux0.IN8
x6[0] => Mux7.IN9
x6[1] => Mux6.IN9
x6[2] => Mux5.IN9
x6[3] => Mux4.IN9
x6[4] => Mux3.IN9
x6[5] => Mux2.IN9
x6[6] => Mux1.IN9
x6[7] => Mux0.IN9
x7[0] => Mux7.IN10
x7[1] => Mux6.IN10
x7[2] => Mux5.IN10
x7[3] => Mux4.IN10
x7[4] => Mux3.IN10
x7[5] => Mux2.IN10
x7[6] => Mux1.IN10
x7[7] => Mux0.IN10
x8[0] => Mux7.IN11
x8[1] => Mux6.IN11
x8[2] => Mux5.IN11
x8[3] => Mux4.IN11
x8[4] => Mux3.IN11
x8[5] => Mux2.IN11
x8[6] => Mux1.IN11
x8[7] => Mux0.IN11
x9[0] => Mux7.IN12
x9[1] => Mux6.IN12
x9[2] => Mux5.IN12
x9[3] => Mux4.IN12
x9[4] => Mux3.IN12
x9[5] => Mux2.IN12
x9[6] => Mux1.IN12
x9[7] => Mux0.IN12
x10[0] => Mux7.IN13
x10[1] => Mux6.IN13
x10[2] => Mux5.IN13
x10[3] => Mux4.IN13
x10[4] => Mux3.IN13
x10[5] => Mux2.IN13
x10[6] => Mux1.IN13
x10[7] => Mux0.IN13
x11[0] => Mux7.IN14
x11[1] => Mux6.IN14
x11[2] => Mux5.IN14
x11[3] => Mux4.IN14
x11[4] => Mux3.IN14
x11[5] => Mux2.IN14
x11[6] => Mux1.IN14
x11[7] => Mux0.IN14
x12[0] => Mux7.IN15
x12[1] => Mux6.IN15
x12[2] => Mux5.IN15
x12[3] => Mux4.IN15
x12[4] => Mux3.IN15
x12[5] => Mux2.IN15
x12[6] => Mux1.IN15
x12[7] => Mux0.IN15
y1[0] => Mux14.IN0
y1[0] => Mux14.IN1
y1[0] => Mux14.IN2
y1[0] => Mux14.IN3
y1[0] => Mux14.IN4
y1[1] => Mux13.IN0
y1[1] => Mux13.IN1
y1[1] => Mux13.IN2
y1[1] => Mux13.IN3
y1[1] => Mux13.IN4
y1[2] => Mux12.IN0
y1[2] => Mux12.IN1
y1[2] => Mux12.IN2
y1[2] => Mux12.IN3
y1[2] => Mux12.IN4
y1[3] => Mux11.IN0
y1[3] => Mux11.IN1
y1[3] => Mux11.IN2
y1[3] => Mux11.IN3
y1[3] => Mux11.IN4
y1[4] => Mux10.IN0
y1[4] => Mux10.IN1
y1[4] => Mux10.IN2
y1[4] => Mux10.IN3
y1[4] => Mux10.IN4
y1[5] => Mux9.IN0
y1[5] => Mux9.IN1
y1[5] => Mux9.IN2
y1[5] => Mux9.IN3
y1[5] => Mux9.IN4
y1[6] => Mux8.IN0
y1[6] => Mux8.IN1
y1[6] => Mux8.IN2
y1[6] => Mux8.IN3
y1[6] => Mux8.IN4
y2[0] => Mux14.IN5
y2[1] => Mux13.IN5
y2[2] => Mux12.IN5
y2[3] => Mux11.IN5
y2[4] => Mux10.IN5
y2[5] => Mux9.IN5
y2[6] => Mux8.IN5
y3[0] => Mux14.IN6
y3[1] => Mux13.IN6
y3[2] => Mux12.IN6
y3[3] => Mux11.IN6
y3[4] => Mux10.IN6
y3[5] => Mux9.IN6
y3[6] => Mux8.IN6
y4[0] => Mux14.IN7
y4[1] => Mux13.IN7
y4[2] => Mux12.IN7
y4[3] => Mux11.IN7
y4[4] => Mux10.IN7
y4[5] => Mux9.IN7
y4[6] => Mux8.IN7
y5[0] => Mux14.IN8
y5[1] => Mux13.IN8
y5[2] => Mux12.IN8
y5[3] => Mux11.IN8
y5[4] => Mux10.IN8
y5[5] => Mux9.IN8
y5[6] => Mux8.IN8
y6[0] => Mux14.IN9
y6[1] => Mux13.IN9
y6[2] => Mux12.IN9
y6[3] => Mux11.IN9
y6[4] => Mux10.IN9
y6[5] => Mux9.IN9
y6[6] => Mux8.IN9
y7[0] => Mux14.IN10
y7[1] => Mux13.IN10
y7[2] => Mux12.IN10
y7[3] => Mux11.IN10
y7[4] => Mux10.IN10
y7[5] => Mux9.IN10
y7[6] => Mux8.IN10
y8[0] => Mux14.IN11
y8[1] => Mux13.IN11
y8[2] => Mux12.IN11
y8[3] => Mux11.IN11
y8[4] => Mux10.IN11
y8[5] => Mux9.IN11
y8[6] => Mux8.IN11
y9[0] => Mux14.IN12
y9[1] => Mux13.IN12
y9[2] => Mux12.IN12
y9[3] => Mux11.IN12
y9[4] => Mux10.IN12
y9[5] => Mux9.IN12
y9[6] => Mux8.IN12
y10[0] => Mux14.IN13
y10[1] => Mux13.IN13
y10[2] => Mux12.IN13
y10[3] => Mux11.IN13
y10[4] => Mux10.IN13
y10[5] => Mux9.IN13
y10[6] => Mux8.IN13
y11[0] => Mux14.IN14
y11[1] => Mux13.IN14
y11[2] => Mux12.IN14
y11[3] => Mux11.IN14
y11[4] => Mux10.IN14
y11[5] => Mux9.IN14
y11[6] => Mux8.IN14
y12[0] => Mux14.IN15
y12[1] => Mux13.IN15
y12[2] => Mux12.IN15
y12[3] => Mux11.IN15
y12[4] => Mux10.IN15
y12[5] => Mux9.IN15
y12[6] => Mux8.IN15
colour1[0] => Mux17.IN0
colour1[0] => Mux17.IN1
colour1[0] => Mux17.IN2
colour1[0] => Mux17.IN3
colour1[0] => Mux17.IN4
colour1[1] => Mux16.IN0
colour1[1] => Mux16.IN1
colour1[1] => Mux16.IN2
colour1[1] => Mux16.IN3
colour1[1] => Mux16.IN4
colour1[2] => Mux15.IN0
colour1[2] => Mux15.IN1
colour1[2] => Mux15.IN2
colour1[2] => Mux15.IN3
colour1[2] => Mux15.IN4
colour2[0] => Mux17.IN5
colour2[1] => Mux16.IN5
colour2[2] => Mux15.IN5
colour3[0] => Mux17.IN6
colour3[1] => Mux16.IN6
colour3[2] => Mux15.IN6
colour4[0] => Mux17.IN7
colour4[1] => Mux16.IN7
colour4[2] => Mux15.IN7
colour5[0] => Mux17.IN8
colour5[1] => Mux16.IN8
colour5[2] => Mux15.IN8
colour6[0] => Mux17.IN9
colour6[1] => Mux16.IN9
colour6[2] => Mux15.IN9
colour7[0] => Mux17.IN10
colour7[1] => Mux16.IN10
colour7[2] => Mux15.IN10
colour8[0] => Mux17.IN11
colour8[1] => Mux16.IN11
colour8[2] => Mux15.IN11
colour9[0] => Mux17.IN12
colour9[1] => Mux16.IN12
colour9[2] => Mux15.IN12
colour10[0] => Mux17.IN13
colour10[1] => Mux16.IN13
colour10[2] => Mux15.IN13
colour11[0] => Mux17.IN14
colour11[1] => Mux16.IN14
colour11[2] => Mux15.IN14
colour12[0] => Mux17.IN15
colour12[1] => Mux16.IN15
colour12[2] => Mux15.IN15
writeEn1 => Mux18.IN0
writeEn1 => Mux18.IN1
writeEn1 => Mux18.IN2
writeEn1 => Mux18.IN3
writeEn1 => Mux18.IN4
writeEn2 => Mux18.IN5
writeEn3 => Mux18.IN6
writeEn4 => Mux18.IN7
writeEn5 => Mux18.IN8
writeEn6 => Mux18.IN9
writeEn7 => Mux18.IN10
writeEn8 => Mux18.IN11
writeEn9 => Mux18.IN12
writeEn10 => Mux18.IN13
writeEn11 => Mux18.IN14
writeEn12 => Mux18.IN15
select[0] => Mux0.IN19
select[0] => Mux1.IN19
select[0] => Mux2.IN19
select[0] => Mux3.IN19
select[0] => Mux4.IN19
select[0] => Mux5.IN19
select[0] => Mux6.IN19
select[0] => Mux7.IN19
select[0] => Mux8.IN19
select[0] => Mux9.IN19
select[0] => Mux10.IN19
select[0] => Mux11.IN19
select[0] => Mux12.IN19
select[0] => Mux13.IN19
select[0] => Mux14.IN19
select[0] => Mux15.IN19
select[0] => Mux16.IN19
select[0] => Mux17.IN19
select[0] => Mux18.IN19
select[1] => Mux0.IN18
select[1] => Mux1.IN18
select[1] => Mux2.IN18
select[1] => Mux3.IN18
select[1] => Mux4.IN18
select[1] => Mux5.IN18
select[1] => Mux6.IN18
select[1] => Mux7.IN18
select[1] => Mux8.IN18
select[1] => Mux9.IN18
select[1] => Mux10.IN18
select[1] => Mux11.IN18
select[1] => Mux12.IN18
select[1] => Mux13.IN18
select[1] => Mux14.IN18
select[1] => Mux15.IN18
select[1] => Mux16.IN18
select[1] => Mux17.IN18
select[1] => Mux18.IN18
select[2] => Mux0.IN17
select[2] => Mux1.IN17
select[2] => Mux2.IN17
select[2] => Mux3.IN17
select[2] => Mux4.IN17
select[2] => Mux5.IN17
select[2] => Mux6.IN17
select[2] => Mux7.IN17
select[2] => Mux8.IN17
select[2] => Mux9.IN17
select[2] => Mux10.IN17
select[2] => Mux11.IN17
select[2] => Mux12.IN17
select[2] => Mux13.IN17
select[2] => Mux14.IN17
select[2] => Mux15.IN17
select[2] => Mux16.IN17
select[2] => Mux17.IN17
select[2] => Mux18.IN17
select[3] => Mux0.IN16
select[3] => Mux1.IN16
select[3] => Mux2.IN16
select[3] => Mux3.IN16
select[3] => Mux4.IN16
select[3] => Mux5.IN16
select[3] => Mux6.IN16
select[3] => Mux7.IN16
select[3] => Mux8.IN16
select[3] => Mux9.IN16
select[3] => Mux10.IN16
select[3] => Mux11.IN16
select[3] => Mux12.IN16
select[3] => Mux13.IN16
select[3] => Mux14.IN16
select[3] => Mux15.IN16
select[3] => Mux16.IN16
select[3] => Mux17.IN16
select[3] => Mux18.IN16
x[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
x[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
x[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
x[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
x[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
x[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
x[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
x[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
y[0] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
y[1] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
y[2] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
y[3] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
y[4] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
y[5] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
y[6] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
colour[0] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
colour[1] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
colour[2] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
writeEn <= Mux18.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|addressTranslator:screenMirrorAddressTranslator
x[0] => address[0].DATAIN
x[1] => address[1].DATAIN
x[2] => address[2].DATAIN
x[3] => address[3].DATAIN
x[4] => address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4
address[0] <= x[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= x[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= x[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= x[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= x[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
address[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
address[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
address[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
address[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
address[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
address[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
address[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
address[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
address[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|ram19200x3:screenMirror
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
address[10] => address[10].IN1
address[11] => address[11].IN1
address[12] => address[12].IN1
address[13] => address[13].IN1
address[14] => address[14].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|ram19200x3:screenMirror|altsyncram:altsyncram_component
wren_a => altsyncram_vfm1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_vfm1:auto_generated.data_a[0]
data_a[1] => altsyncram_vfm1:auto_generated.data_a[1]
data_a[2] => altsyncram_vfm1:auto_generated.data_a[2]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_vfm1:auto_generated.address_a[0]
address_a[1] => altsyncram_vfm1:auto_generated.address_a[1]
address_a[2] => altsyncram_vfm1:auto_generated.address_a[2]
address_a[3] => altsyncram_vfm1:auto_generated.address_a[3]
address_a[4] => altsyncram_vfm1:auto_generated.address_a[4]
address_a[5] => altsyncram_vfm1:auto_generated.address_a[5]
address_a[6] => altsyncram_vfm1:auto_generated.address_a[6]
address_a[7] => altsyncram_vfm1:auto_generated.address_a[7]
address_a[8] => altsyncram_vfm1:auto_generated.address_a[8]
address_a[9] => altsyncram_vfm1:auto_generated.address_a[9]
address_a[10] => altsyncram_vfm1:auto_generated.address_a[10]
address_a[11] => altsyncram_vfm1:auto_generated.address_a[11]
address_a[12] => altsyncram_vfm1:auto_generated.address_a[12]
address_a[13] => altsyncram_vfm1:auto_generated.address_a[13]
address_a[14] => altsyncram_vfm1:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_vfm1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_vfm1:auto_generated.q_a[0]
q_a[1] <= altsyncram_vfm1:auto_generated.q_a[1]
q_a[2] <= altsyncram_vfm1:auto_generated.q_a[2]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|ram19200x3:screenMirror|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_7la:decode3.data[0]
address_a[13] => decode_01a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_7la:decode3.data[1]
address_a[14] => decode_01a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a3.PORTADATAIN
data_a[0] => ram_block1a6.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a4.PORTADATAIN
data_a[1] => ram_block1a7.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a5.PORTADATAIN
data_a[2] => ram_block1a8.PORTADATAIN
q_a[0] <= mux_ifb:mux2.result[0]
q_a[1] <= mux_ifb:mux2.result[1]
q_a[2] <= mux_ifb:mux2.result[2]
wren_a => decode_7la:decode3.enable


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|ram19200x3:screenMirror|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated|decode_7la:decode3
data[0] => w_anode105w[1].IN0
data[0] => w_anode118w[1].IN1
data[0] => w_anode126w[1].IN0
data[0] => w_anode134w[1].IN1
data[1] => w_anode105w[2].IN0
data[1] => w_anode118w[2].IN0
data[1] => w_anode126w[2].IN1
data[1] => w_anode134w[2].IN1
enable => w_anode105w[1].IN0
enable => w_anode118w[1].IN0
enable => w_anode126w[1].IN0
enable => w_anode134w[1].IN0
eq[0] <= w_anode105w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode118w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode126w[2].DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|ram19200x3:screenMirror|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated|decode_01a:rden_decode
data[0] => w_anode143w[1].IN0
data[0] => w_anode157w[1].IN1
data[0] => w_anode166w[1].IN0
data[0] => w_anode175w[1].IN1
data[1] => w_anode143w[2].IN0
data[1] => w_anode157w[2].IN0
data[1] => w_anode166w[2].IN1
data[1] => w_anode175w[2].IN1
eq[0] <= w_anode143w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode157w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode166w[2].DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsDatapath:graphicsDatapath|ram19200x3:screenMirror|altsyncram:altsyncram_component|altsyncram_vfm1:auto_generated|mux_ifb:mux2
data[0] => data0_wire[0].IN0
data[1] => data0_wire[1].IN0
data[2] => data0_wire[2].IN0
data[3] => data1_wire[0].IN0
data[4] => data1_wire[1].IN0
data[5] => data1_wire[2].IN0
data[6] => data2_wire[0].IN0
data[7] => data2_wire[1].IN0
data[8] => data2_wire[2].IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => data0_wire[2].IN0
sel[0] => data1_wire[2].IN1
sel[0] => data1_wire[1].IN1
sel[0] => data1_wire[0].IN1
sel[1] => data2_wire[2].IN1
sel[1] => data2_wire[1].IN1
sel[1] => data2_wire[0].IN1
sel[1] => _.IN0


|waveGameFinal|waveGameController:gameController
newDir => dec_yShip.DATAB
newDir => inc_yShip.DATAB
gameTick => Selector1.IN3
gameTick => Selector0.IN2
upperTracerDir => dec_upperHallTracerPos.DATAB
upperTracerDir => inc_upperHallTracerPos.DATAB
lowerTracerDir => dec_lowerHallTracerPos.DATAB
lowerTracerDir => inc_lowerHallTracerPos.DATAB
clock => current_state~1.DATAIN
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
_shipCleared => next_state.S_UPDATE_POS_SHIP.DATAB
_shipCleared => Selector1.IN1
_graphicsDone => next_state.S_UPDATE_OLD_DIR.DATAB
_graphicsDone => Selector2.IN2
load_old_dir_reg <= load_old_dir_reg.DB_MAX_OUTPUT_PORT_TYPE
load_new_dir_reg <= load_new_dir_reg.DB_MAX_OUTPUT_PORT_TYPE
force_old_dir_0 <= <GND>
force_new_dir_0 <= <GND>
inc_yShip <= inc_yShip.DB_MAX_OUTPUT_PORT_TYPE
dec_yShip <= dec_yShip.DB_MAX_OUTPUT_PORT_TYPE
inc_upperHallTracerPos <= inc_upperHallTracerPos.DB_MAX_OUTPUT_PORT_TYPE
dec_upperHallTracerPos <= dec_upperHallTracerPos.DB_MAX_OUTPUT_PORT_TYPE
inc_lowerHallTracerPos <= inc_lowerHallTracerPos.DB_MAX_OUTPUT_PORT_TYPE
dec_lowerHallTracerPos <= dec_lowerHallTracerPos.DB_MAX_OUTPUT_PORT_TYPE
_clearShip <= _clearShip.DB_MAX_OUTPUT_PORT_TYPE
_updateGraphics <= _updateGraphics.DB_MAX_OUTPUT_PORT_TYPE


|waveGameFinal|waveGraphicsController:graphicsController
newDir => Selector7.IN3
newDir => start_upShip_drawer.DATAB
newDir => start_downShip_drawer.DATAB
newDir => Selector8.IN3
oldDir => Selector1.IN3
oldDir => start_upShip_clearer.DATAB
oldDir => start_downShip_clearer.DATAB
oldDir => Selector2.IN3
upClearer_done => Selector3.IN3
upClearer_done => Selector1.IN1
upDrawer_done => Selector9.IN2
upDrawer_done => Selector7.IN1
downClearer_done => Selector3.IN4
downClearer_done => Selector2.IN1
downDrawer_done => Selector9.IN3
downDrawer_done => Selector8.IN1
hallwayDrawer_done => next_state.S_START_CHECK_COLLISION.DATAB
hallwayDrawer_done => Selector5.IN2
screenSlider_done => next_state.S_START_DRAW_HALLWAY.DATAB
screenSlider_done => Selector4.IN2
shipCollision => next_state.OUTPUTSELECT
shipCollision => next_state.OUTPUTSELECT
shipCollision => next_state.S_COLLISION_OCCURRED.DATAB
collisionDetector_done => next_state.DATAA
collisionDetector_done => next_state.DATAA
gameOverScreenDrawer_done => ~NO_FANOUT~
clock => current_state~1.DATAIN
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
reset_n => current_state.OUTPUTSELECT
_clearShip => next_state.S_START_CLEAR_SHIP.DATAB
_clearShip => Selector0.IN2
_updateGraphics => next_state.S_START_SLIDE_SCREEN.DATAB
_updateGraphics => Selector3.IN1
start_upShip_clearer <= start_upShip_clearer.DB_MAX_OUTPUT_PORT_TYPE
start_upShip_drawer <= start_upShip_drawer.DB_MAX_OUTPUT_PORT_TYPE
start_downShip_clearer <= start_downShip_clearer.DB_MAX_OUTPUT_PORT_TYPE
start_downShip_drawer <= start_downShip_drawer.DB_MAX_OUTPUT_PORT_TYPE
start_hallwayDrawer <= start_hallwayDrawer.DB_MAX_OUTPUT_PORT_TYPE
start_screenSlider <= start_screenSlider.DB_MAX_OUTPUT_PORT_TYPE
start_collisionDetector <= start_collisionDetector.DB_MAX_OUTPUT_PORT_TYPE
start_gameOverScreenDrawer <= start_gameOverScreenDrawer.DB_MAX_OUTPUT_PORT_TYPE
input_select_VGA[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
input_select_VGA[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
input_select_VGA[2] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
input_select_VGA[3] <= <GND>
_shipCleared <= _shipCleared.DB_MAX_OUTPUT_PORT_TYPE
_graphicsDone <= _graphicsDone.DB_MAX_OUTPUT_PORT_TYPE
gameOver <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE


