verilog xil_defaultlib --include "/home/psh/tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/3cbc" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/f0b6/hdl/verilog" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/0127/hdl/verilog" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/ec67/hdl" \
"../../../bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0_clk_wiz.v" \
"../../../bd/soc_stepper/ip/soc_stepper_clk_wiz_0/soc_stepper_clk_wiz_0.v" \
"../../../bd/soc_stepper/ip/soc_stepper_lmb_bram_0/sim/soc_stepper_lmb_bram_0.v" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/sim/bd_1f6c.v" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_0/sim/bd_1f6c_one_0.v" \

sv xil_defaultlib --include "/home/psh/tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/3cbc" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/f0b6/hdl/verilog" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/0127/hdl/verilog" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/ec67/hdl" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_2/sim/bd_1f6c_arinsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_3/sim/bd_1f6c_rinsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_4/sim/bd_1f6c_awinsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_5/sim/bd_1f6c_winsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_6/sim/bd_1f6c_binsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_7/sim/bd_1f6c_aroutsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_8/sim/bd_1f6c_routsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_9/sim/bd_1f6c_awoutsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_10/sim/bd_1f6c_woutsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_11/sim/bd_1f6c_boutsw_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_12/sim/bd_1f6c_arni_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_13/sim/bd_1f6c_rni_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_14/sim/bd_1f6c_awni_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_15/sim/bd_1f6c_wni_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_16/sim/bd_1f6c_bni_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_17/sim/bd_1f6c_s00mmu_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_18/sim/bd_1f6c_s00tr_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_19/sim/bd_1f6c_s00sic_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_20/sim/bd_1f6c_s00a2s_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_21/sim/bd_1f6c_sarn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_22/sim/bd_1f6c_srn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_23/sim/bd_1f6c_sawn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_24/sim/bd_1f6c_swn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_25/sim/bd_1f6c_sbn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_26/sim/bd_1f6c_m00s2a_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_27/sim/bd_1f6c_m00arn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_28/sim/bd_1f6c_m00rn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_29/sim/bd_1f6c_m00awn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_30/sim/bd_1f6c_m00wn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_31/sim/bd_1f6c_m00bn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_32/sim/bd_1f6c_m00e_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_33/sim/bd_1f6c_m01s2a_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_34/sim/bd_1f6c_m01arn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_35/sim/bd_1f6c_m01rn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_36/sim/bd_1f6c_m01awn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_37/sim/bd_1f6c_m01wn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_38/sim/bd_1f6c_m01bn_0.sv" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/bd_0/ip/ip_39/sim/bd_1f6c_m01e_0.sv" \

verilog xil_defaultlib --include "/home/psh/tools/Vivado/2024.2/data/xilinx_vip/include" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/3cbc" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/f0b6/hdl/verilog" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/0127/hdl/verilog" --include "../../../../project_9.gen/sources_1/bd/soc_stepper/ipshared/ec67/hdl" \
"../../../bd/soc_stepper/ip/soc_stepper_axi_smc_0/sim/soc_stepper_axi_smc_0.v" \
"../../../bd/soc_stepper/sim/soc_stepper.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
