--------------------------------------------------------------------------------
Release 13.4 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

D:\Xilinx\13.4\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml stage1.twx stage1.ncd -o stage1.twr stage1.pcf

Design file:              stage1.ncd
Physical constraint file: stage1.pcf
Device,package,speed:     xc6slx45,fgg484,C,-2 (PRODUCTION 1.21 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
clr         |    4.419(R)|      SLOW  |   -0.175(R)|      SLOW  |clk_BUFGP         |   0.000|
input_rdy   |    2.242(R)|      SLOW  |   -0.602(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<0>    |    3.816(R)|      SLOW  |   -0.156(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<1>    |    4.037(R)|      SLOW  |   -0.132(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<2>    |    3.614(R)|      SLOW  |   -0.291(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<3>    |    4.244(R)|      SLOW  |   -0.103(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<4>    |    3.973(R)|      SLOW  |   -0.200(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<5>    |    4.023(R)|      SLOW  |    0.118(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<6>    |    3.537(R)|      SLOW  |    0.190(R)|      SLOW  |clk_BUFGP         |   0.000|
instr<7>    |    3.882(R)|      SLOW  |    0.002(R)|      SLOW  |clk_BUFGP         |   0.000|
mdr_data<0> |    1.435(R)|      SLOW  |    0.080(R)|      SLOW  |clk_BUFGP         |   0.000|
out_dev_rdy |    2.972(R)|      SLOW  |   -0.357(R)|      SLOW  |clk_BUFGP         |   0.000|
out_recv    |    2.611(R)|      SLOW  |   -0.113(R)|      SLOW  |clk_BUFGP         |   0.000|
stg0_state  |    2.633(R)|      SLOW  |   -0.161(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
ctrl<1>     |        10.981(R)|      SLOW  |         4.560(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<2>     |        11.450(R)|      SLOW  |         4.906(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<3>     |        11.134(R)|      SLOW  |         4.598(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<4>     |        11.977(R)|      SLOW  |         4.546(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<5>     |        11.404(R)|      SLOW  |         5.066(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<6>     |        11.001(R)|      SLOW  |         4.588(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<7>     |        12.274(R)|      SLOW  |         4.697(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<8>     |        13.869(R)|      SLOW  |         4.513(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<9>     |         9.862(R)|      SLOW  |         4.156(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<10>    |        12.196(R)|      SLOW  |         4.513(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<11>    |        12.306(R)|      SLOW  |         4.697(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<12>    |        12.227(R)|      SLOW  |         4.565(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<13>    |         9.577(R)|      SLOW  |         3.984(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<14>    |        11.201(R)|      SLOW  |         4.384(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<15>    |        10.670(R)|      SLOW  |         4.301(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<16>    |        10.505(R)|      SLOW  |         4.420(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<17>    |        13.556(R)|      SLOW  |         4.347(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<18>    |        10.865(R)|      SLOW  |         4.579(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<19>    |        14.849(R)|      SLOW  |         5.114(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<21>    |         9.916(R)|      SLOW  |         4.183(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<22>    |        11.855(R)|      SLOW  |         4.349(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<23>    |        10.942(R)|      SLOW  |         4.423(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<24>    |         9.866(R)|      SLOW  |         4.159(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<25>    |        11.162(R)|      SLOW  |         4.569(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<27>    |         9.967(R)|      SLOW  |         4.229(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<28>    |        11.059(R)|      SLOW  |         4.733(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<29>    |        11.059(R)|      SLOW  |         4.733(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<30>    |        11.180(R)|      SLOW  |         4.733(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<31>    |        11.217(R)|      SLOW  |         4.707(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<32>    |        12.231(R)|      SLOW  |         4.434(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<33>    |        11.579(R)|      SLOW  |         5.044(R)|      FAST  |clk_BUFGP         |   0.000|
ctrl<34>    |        14.697(R)|      SLOW  |         5.023(R)|      FAST  |clk_BUFGP         |   0.000|
input_recv  |         9.910(R)|      SLOW  |         4.218(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.956|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Apr 16 23:57:44 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 279 MB



