// Define the generic PCIe f2h AXI interface
#define ADDR_WIDTH 32
#define ID_WIDTH 4
#define DATA_WIDTH 64
#define CLOCK_FROM_MASTER 1
