Feedback for el17yx

### Question 1 ###
Submitted file contents:
// DO NOT RENAME INPUTS OR OUTPUTS
CHIP q1 {
  IN a,b,c;
  OUT out;
  
  PARTS:
  // ADD YOUR CODE BELOW

  Not(in=b, out=notb);
  And(a=a, b=b, out=ab);
  And(a=ab, b=c, out=abc);
  Or(a=abc, b=notb, out=out);
  
  }

Simulating q1.hdl...
Complete!
Simulation output : End of script

Checking outputs...
Expected values:
|   a   |   b   |   c   |  out  |
|   0   |   0   |   0   |   1   |
|   0   |   0   |   1   |   1   |
|   0   |   1   |   0   |   0   |
|   0   |   1   |   1   |   0   |
|   1   |   0   |   0   |   1   |
|   1   |   0   |   1   |   1   |
|   1   |   1   |   0   |   0   |
|   1   |   1   |   1   |   1   |
Output values:
|   a   |   b   |   c   |  out  |
|   0   |   0   |   0   |   1   |
|   0   |   0   |   1   |   1   |
|   0   |   1   |   0   |   0   |
|   0   |   1   |   1   |   0   |
|   1   |   0   |   0   |   1   |
|   1   |   0   |   1   |   1   |
|   1   |   1   |   0   |   0   |
|   1   |   1   |   1   |   1   |
8 correct outputs!

Excellent! Well done!

### Question 2 ###
Submitted file contents:
// DO NOT RENAME INPUTS OR OUTPUTS
CHIP q2 {
  IN a[8],b[8];
  OUT out;
  
  PARTS:
  // ADD YOUR CODE BELOW
  Xor(a=a[0], b=b[0], out=o0);
  Xor(a=a[1], b=b[1], out=o1);
  Xor(a=a[2], b=b[2], out=o2);
  Xor(a=a[3], b=b[3], out=o3);
  Xor(a=a[4], b=b[4], out=o4);
  Xor(a=a[5], b=b[5], out=o5);
  Xor(a=a[6], b=b[6], out=o6);
  Xor(a=a[7], b=b[7], out=o7);

  Or(a=o0, b=o1, out=or1);
  Or(a=o2, b=o3, out=or2);
  Or(a=o4, b=o5, out=or3);
  Or(a=o6, b=o7, out=or4);
  
  Or(a=or1, b=or2, out=orr1);
  Or(a=or3, b=or4, out=orr2);

  Or(a=orr1, b=orr2, out=orrr);
  Not(in=orrr, out=out);
}

Simulating q2.hdl...
Complete!
Simulation output : End of script

Checking outputs...
Expected values:
|    a     |    b     |  out  |
| 11111111 | 11111111 |   1   |
| 11111110 | 11111110 |   1   |
| 01111111 | 01111111 |   1   |
| 00000000 | 00000000 |   1   |
| 10101010 | 11111111 |   0   |
| 00000000 | 11111111 |   0   |
| 11110111 | 11111111 |   0   |
| 00000001 | 00000000 |   0   |
Output values:
|    a     |    b     |  out  |
| 11111111 | 11111111 |   1   |
| 11111110 | 11111110 |   1   |
| 01111111 | 01111111 |   1   |
| 00000000 | 00000000 |   1   |
| 10101010 | 11111111 |   0   |
| 00000000 | 11111111 |   0   |
| 11110111 | 11111111 |   0   |
| 00000001 | 00000000 |   0   |
8 correct outputs!

Excellent! Well done!

### Question 3 ###
Submitted file contents:
// DO NOT RENAME INPUTS OR OUTPUTS
CHIP q3 {
  IN in[8];
  OUT out[8];
  
  PARTS:
  // ADD YOUR CODE BELOW
  Not16(in[0..7]=in, out[0..7]=notin);
  Inc16(in[0..7]=notin, out[0..7]=out);

}

Simulating q3.hdl...
Complete!
Simulation output : End of script

Checking outputs...
Expected values:
|    in    |   out    |
| 00000000 | 00000000 |
| 00000001 | 11111111 |
| 00000010 | 11111110 |
| 01111110 | 10000010 |
| 01111111 | 10000001 |
| 10000000 | 10000000 |
| 10000001 | 01111111 |
| 11111111 | 00000001 |
Output values:
|    in    |   out    |
| 00000000 | 00000000 |
| 00000001 | 11111111 |
| 00000010 | 11111110 |
| 01111110 | 10000010 |
| 01111111 | 10000001 |
| 10000000 | 10000000 |
| 10000001 | 01111111 |
| 11111111 | 00000001 |
8 correct outputs!

Excellent! Well done!

Total Score = 24
