<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="431" />
   <irq preferredWidth="34" />
   <export preferredWidth="138" />
   <inputclock preferredWidth="143" />
   <name preferredWidth="202" />
   <description preferredWidth="193" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="433" />
   <clocksource preferredWidth="431" />
   <frequency preferredWidth="423" />
  </columns>
 </clocktable>
 <window width="1599" height="818" x="0" y="0" />
 <library expandedCategories="Library,Project,Project/DTB" />
 <hdlexample language="VERILOG" />
 <generation path="_PROJECT_NAME_" />
</preferences>
