package require -exact qsys 15.0
set_module_property NAME result_buffer_internal
set_module_property VERSION 1.0
set_module_property INTERNAL true
set_module_property GROUP HLS
set_module_property DISPLAY_NAME result_buffer_internal
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_assignment hls.cosim.name {result_buffer}

#### Synthesis fileset
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL result_buffer_internal
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file dspba_library_package.vhd VHDL PATH windows64/lib/dspba/Libraries/vhdl/base/dspba_library_package.vhd
add_fileset_file dspba_library.vhd VHDL PATH windows64/lib/dspba/Libraries/vhdl/base/dspba_library.vhd
add_fileset_file acl_data_fifo.v SYSTEM_VERILOG PATH ip/acl_data_fifo.v
add_fileset_file acl_fifo.v SYSTEM_VERILOG PATH ip/acl_fifo.v
add_fileset_file acl_ll_fifo.v SYSTEM_VERILOG PATH ip/acl_ll_fifo.v
add_fileset_file acl_ll_ram_fifo.v SYSTEM_VERILOG PATH ip/acl_ll_ram_fifo.v
add_fileset_file acl_valid_fifo_counter.v SYSTEM_VERILOG PATH ip/acl_valid_fifo_counter.v
add_fileset_file acl_dspba_valid_fifo_counter.v SYSTEM_VERILOG PATH ip/acl_dspba_valid_fifo_counter.v
add_fileset_file acl_staging_reg.v SYSTEM_VERILOG PATH ip/acl_staging_reg.v
add_fileset_file hld_fifo.sv SYSTEM_VERILOG PATH ip/hld_fifo.sv
add_fileset_file hld_fifo_zero_width.sv SYSTEM_VERILOG PATH ip/hld_fifo_zero_width.sv
add_fileset_file acl_high_speed_fifo.sv SYSTEM_VERILOG PATH ip/acl_high_speed_fifo.sv
add_fileset_file acl_low_latency_fifo.sv SYSTEM_VERILOG PATH ip/acl_low_latency_fifo.sv
add_fileset_file acl_zero_latency_fifo.sv SYSTEM_VERILOG PATH ip/acl_zero_latency_fifo.sv
add_fileset_file acl_fanout_pipeline.sv SYSTEM_VERILOG PATH ip/acl_fanout_pipeline.sv
add_fileset_file acl_std_synchronizer_nocut.v SYSTEM_VERILOG PATH ip/acl_std_synchronizer_nocut.v
add_fileset_file acl_tessellated_incr_decr_threshold.sv SYSTEM_VERILOG PATH ip/acl_tessellated_incr_decr_threshold.sv
add_fileset_file acl_tessellated_incr_lookahead.sv SYSTEM_VERILOG PATH ip/acl_tessellated_incr_lookahead.sv
add_fileset_file acl_reset_handler.sv SYSTEM_VERILOG PATH ip/acl_reset_handler.sv
add_fileset_file acl_lfsr.sv SYSTEM_VERILOG PATH ip/acl_lfsr.sv
add_fileset_file acl_pop.v SYSTEM_VERILOG PATH ip/acl_pop.v
add_fileset_file acl_push.v SYSTEM_VERILOG PATH ip/acl_push.v
add_fileset_file acl_token_fifo_counter.v SYSTEM_VERILOG PATH ip/acl_token_fifo_counter.v
add_fileset_file acl_pipeline.v SYSTEM_VERILOG PATH ip/acl_pipeline.v
add_fileset_file acl_dspba_buffer.v SYSTEM_VERILOG PATH ip/acl_dspba_buffer.v
add_fileset_file acl_enable_sink.v SYSTEM_VERILOG PATH ip/acl_enable_sink.v
add_fileset_file st_top.v SYSTEM_VERILOG PATH ip/st_top.v
add_fileset_file ternary_add.v SYSTEM_VERILOG PATH ip/ternary_add.v
add_fileset_file six_three_comp.v SYSTEM_VERILOG PATH ip/six_three_comp.v
add_fileset_file thirtysix_six_comp.v SYSTEM_VERILOG PATH ip/thirtysix_six_comp.v
add_fileset_file lsu_top.v SYSTEM_VERILOG PATH ip/lsu_top.v
add_fileset_file lsu_permute_address.v SYSTEM_VERILOG PATH ip/lsu_permute_address.v
add_fileset_file lsu_pipelined.v SYSTEM_VERILOG PATH ip/lsu_pipelined.v
add_fileset_file lsu_enabled.v SYSTEM_VERILOG PATH ip/lsu_enabled.v
add_fileset_file lsu_basic_coalescer.v SYSTEM_VERILOG PATH ip/lsu_basic_coalescer.v
add_fileset_file lsu_simple.v SYSTEM_VERILOG PATH ip/lsu_simple.v
add_fileset_file lsu_streaming.v SYSTEM_VERILOG PATH ip/lsu_streaming.v
add_fileset_file lsu_burst_master.v SYSTEM_VERILOG PATH ip/lsu_burst_master.v
add_fileset_file lsu_bursting_load_stores.v SYSTEM_VERILOG PATH ip/lsu_bursting_load_stores.v
add_fileset_file lsu_non_aligned_write.v SYSTEM_VERILOG PATH ip/lsu_non_aligned_write.v
add_fileset_file lsu_read_cache.v SYSTEM_VERILOG PATH ip/lsu_read_cache.v
add_fileset_file lsu_atomic.v SYSTEM_VERILOG PATH ip/lsu_atomic.v
add_fileset_file lsu_prefetch_block.v SYSTEM_VERILOG PATH ip/lsu_prefetch_block.v
add_fileset_file lsu_wide_wrapper.v SYSTEM_VERILOG PATH ip/lsu_wide_wrapper.v
add_fileset_file lsu_streaming_prefetch.v SYSTEM_VERILOG PATH ip/lsu_streaming_prefetch.v
add_fileset_file acl_aligned_burst_coalesced_lsu.v SYSTEM_VERILOG PATH ip/acl_aligned_burst_coalesced_lsu.v
add_fileset_file acl_toggle_detect.v SYSTEM_VERILOG PATH ip/acl_toggle_detect.v
add_fileset_file acl_debug_mem.v SYSTEM_VERILOG PATH ip/acl_debug_mem.v
add_fileset_file lsu_burst_coalesced_pipelined_write.sv SYSTEM_VERILOG PATH ip/lsu_burst_coalesced_pipelined_write.sv
add_fileset_file lsu_burst_coalesced_pipelined_read.sv SYSTEM_VERILOG PATH ip/lsu_burst_coalesced_pipelined_read.sv
add_fileset_file acl_fifo_stall_valid_lookahead.sv SYSTEM_VERILOG PATH ip/acl_fifo_stall_valid_lookahead.sv
add_fileset_file acl_full_detector.v SYSTEM_VERILOG PATH ip/acl_full_detector.v
add_fileset_file acl_reset_wire.v SYSTEM_VERILOG PATH ip/acl_reset_wire.v
add_fileset_file result_buffer_function_wrapper.vhd VHDL PATH ip/result_buffer_function_wrapper.vhd
add_fileset_file result_buffer_function.vhd VHDL PATH ip/result_buffer_function.vhd
add_fileset_file bb_result_buffer_B0_runOnce.vhd VHDL PATH ip/bb_result_buffer_B0_runOnce.vhd
add_fileset_file bb_result_buffer_B0_runOnce_stall_region.vhd VHDL PATH ip/bb_result_buffer_B0_runOnce_stall_region.vhd
add_fileset_file i_acl_pop_i1_wt_limpop_result_buffer0.vhd VHDL PATH ip/i_acl_pop_i1_wt_limpop_result_buffer0.vhd
add_fileset_file i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd VHDL PATH ip/i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd
add_fileset_file i_acl_push_i1_wt_limpush_result_buffer2.vhd VHDL PATH ip/i_acl_push_i1_wt_limpush_result_buffer2.vhd
add_fileset_file i_acl_push_i1_wt_limpush_result_buffer_reg.vhd VHDL PATH ip/i_acl_push_i1_wt_limpush_result_buffer_reg.vhd
add_fileset_file result_buffer_B0_runOnce_merge_reg.vhd VHDL PATH ip/result_buffer_B0_runOnce_merge_reg.vhd
add_fileset_file result_buffer_B0_runOnce_branch.vhd VHDL PATH ip/result_buffer_B0_runOnce_branch.vhd
add_fileset_file result_buffer_B0_runOnce_merge.vhd VHDL PATH ip/result_buffer_B0_runOnce_merge.vhd
add_fileset_file bb_result_buffer_B1_start.vhd VHDL PATH ip/bb_result_buffer_B1_start.vhd
add_fileset_file bb_result_buffer_B1_start_stall_region.vhd VHDL PATH ip/bb_result_buffer_B1_start_stall_region.vhd
add_fileset_file i_iord_bl_result_in_unnamed_result_buffeA0Z_result_buffer13.vhd VHDL PATH ip/i_iord_bl_result_in_unnamed_result_buffeA0Z_result_buffer13.vhd
add_fileset_file i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd VHDL PATH ip/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd
add_fileset_file i_acl_sfc_exit_c0_wt_entry_result_bufferA0Z_result_buffer10.vhd VHDL PATH ip/i_acl_sfc_exit_c0_wt_entry_result_bufferA0Z_result_buffer10.vhd
add_fileset_file i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd VHDL PATH ip/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd
add_fileset_file i_acl_pipeline_keep_going_result_buffer6.vhd VHDL PATH ip/i_acl_pipeline_keep_going_result_buffer6.vhd
add_fileset_file i_acl_push_i1_notexitcond_result_buffer8.vhd VHDL PATH ip/i_acl_push_i1_notexitcond_result_buffer8.vhd
add_fileset_file i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd VHDL PATH ip/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd
add_fileset_file i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd VHDL PATH ip/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd
add_fileset_file i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd VHDL PATH ip/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd
add_fileset_file i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zer_full_detector.vhd VHDL PATH ip/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zer_full_detector.vhd
add_fileset_file i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd VHDL PATH ip/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd
add_fileset_file i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd VHDL PATH ip/i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd
add_fileset_file i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd VHDL PATH ip/i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd
add_fileset_file floatComponent_i_sfc_logic_c1_wt_entry_rA0Z463b0c2463a0455u.vhd VHDL PATH ip/floatComponent_i_sfc_logic_c1_wt_entry_rA0Z463b0c2463a0455u.vhd
add_fileset_file i_store_memdep_result_buffer65.vhd VHDL PATH ip/i_store_memdep_result_buffer65.vhd
add_fileset_file i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd VHDL PATH ip/i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd
add_fileset_file result_buffer_B1_start_merge_reg.vhd VHDL PATH ip/result_buffer_B1_start_merge_reg.vhd
add_fileset_file i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd VHDL PATH ip/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd
add_fileset_file i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd VHDL PATH ip/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd
add_fileset_file result_buffer_B1_start_branch.vhd VHDL PATH ip/result_buffer_B1_start_branch.vhd
add_fileset_file result_buffer_B1_start_merge.vhd VHDL PATH ip/result_buffer_B1_start_merge.vhd
add_fileset_file i_acl_pipeline_keep_going_result_buffer_sr.vhd VHDL PATH ip/i_acl_pipeline_keep_going_result_buffer_sr.vhd
add_fileset_file i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd VHDL PATH ip/i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd
add_fileset_file acl_avm_to_ic.v SYSTEM_VERILOG PATH ip/acl_avm_to_ic.v
add_fileset_file acl_mem1x.v SYSTEM_VERILOG PATH ip/acl_mem1x.v
add_fileset_file acl_mem_staging_reg.v SYSTEM_VERILOG PATH ip/acl_mem_staging_reg.v
add_fileset_file acl_ic_local_mem_router.v SYSTEM_VERILOG PATH ip/acl_ic_local_mem_router.v
add_fileset_file acl_ic_master_endpoint.v SYSTEM_VERILOG PATH ip/acl_ic_master_endpoint.v
add_fileset_file acl_arb_intf.v SYSTEM_VERILOG PATH ip/acl_arb_intf.v
add_fileset_file acl_ic_intf.v SYSTEM_VERILOG PATH ip/acl_ic_intf.v
add_fileset_file acl_ic_slave_endpoint.v SYSTEM_VERILOG PATH ip/acl_ic_slave_endpoint.v
add_fileset_file acl_ic_slave_rrp.v SYSTEM_VERILOG PATH ip/acl_ic_slave_rrp.v
add_fileset_file acl_ic_slave_wrp.v SYSTEM_VERILOG PATH ip/acl_ic_slave_wrp.v
add_fileset_file result_buffer_internal.v SYSTEM_VERILOG PATH result_buffer_internal.v

#### Simulation fileset
add_fileset SIM_VERILOG SIM_VERILOG "" ""
set_fileset_property SIM_VERILOG TOP_LEVEL result_buffer_internal
set_fileset_property SIM_VERILOG ENABLE_RELATIVE_INCLUDE_PATHS false
add_fileset_file dspba_library_package.vhd VHDL PATH windows64/lib/dspba/Libraries/vhdl/base/dspba_library_package.vhd
add_fileset_file dspba_library.vhd VHDL PATH windows64/lib/dspba/Libraries/vhdl/base/dspba_library.vhd
add_fileset_file acl_data_fifo.v SYSTEM_VERILOG PATH ip/acl_data_fifo.v
add_fileset_file acl_fifo.v SYSTEM_VERILOG PATH ip/acl_fifo.v
add_fileset_file acl_ll_fifo.v SYSTEM_VERILOG PATH ip/acl_ll_fifo.v
add_fileset_file acl_ll_ram_fifo.v SYSTEM_VERILOG PATH ip/acl_ll_ram_fifo.v
add_fileset_file acl_valid_fifo_counter.v SYSTEM_VERILOG PATH ip/acl_valid_fifo_counter.v
add_fileset_file acl_dspba_valid_fifo_counter.v SYSTEM_VERILOG PATH ip/acl_dspba_valid_fifo_counter.v
add_fileset_file acl_staging_reg.v SYSTEM_VERILOG PATH ip/acl_staging_reg.v
add_fileset_file hld_fifo.sv SYSTEM_VERILOG PATH ip/hld_fifo.sv
add_fileset_file hld_fifo_zero_width.sv SYSTEM_VERILOG PATH ip/hld_fifo_zero_width.sv
add_fileset_file acl_high_speed_fifo.sv SYSTEM_VERILOG PATH ip/acl_high_speed_fifo.sv
add_fileset_file acl_low_latency_fifo.sv SYSTEM_VERILOG PATH ip/acl_low_latency_fifo.sv
add_fileset_file acl_zero_latency_fifo.sv SYSTEM_VERILOG PATH ip/acl_zero_latency_fifo.sv
add_fileset_file acl_fanout_pipeline.sv SYSTEM_VERILOG PATH ip/acl_fanout_pipeline.sv
add_fileset_file acl_std_synchronizer_nocut.v SYSTEM_VERILOG PATH ip/acl_std_synchronizer_nocut.v
add_fileset_file acl_tessellated_incr_decr_threshold.sv SYSTEM_VERILOG PATH ip/acl_tessellated_incr_decr_threshold.sv
add_fileset_file acl_tessellated_incr_lookahead.sv SYSTEM_VERILOG PATH ip/acl_tessellated_incr_lookahead.sv
add_fileset_file acl_reset_handler.sv SYSTEM_VERILOG PATH ip/acl_reset_handler.sv
add_fileset_file acl_lfsr.sv SYSTEM_VERILOG PATH ip/acl_lfsr.sv
add_fileset_file acl_pop.v SYSTEM_VERILOG PATH ip/acl_pop.v
add_fileset_file acl_push.v SYSTEM_VERILOG PATH ip/acl_push.v
add_fileset_file acl_token_fifo_counter.v SYSTEM_VERILOG PATH ip/acl_token_fifo_counter.v
add_fileset_file acl_pipeline.v SYSTEM_VERILOG PATH ip/acl_pipeline.v
add_fileset_file acl_dspba_buffer.v SYSTEM_VERILOG PATH ip/acl_dspba_buffer.v
add_fileset_file acl_enable_sink.v SYSTEM_VERILOG PATH ip/acl_enable_sink.v
add_fileset_file st_top.v SYSTEM_VERILOG PATH ip/st_top.v
add_fileset_file ternary_add.v SYSTEM_VERILOG PATH ip/ternary_add.v
add_fileset_file six_three_comp.v SYSTEM_VERILOG PATH ip/six_three_comp.v
add_fileset_file thirtysix_six_comp.v SYSTEM_VERILOG PATH ip/thirtysix_six_comp.v
add_fileset_file lsu_top.v SYSTEM_VERILOG PATH ip/lsu_top.v
add_fileset_file lsu_permute_address.v SYSTEM_VERILOG PATH ip/lsu_permute_address.v
add_fileset_file lsu_pipelined.v SYSTEM_VERILOG PATH ip/lsu_pipelined.v
add_fileset_file lsu_enabled.v SYSTEM_VERILOG PATH ip/lsu_enabled.v
add_fileset_file lsu_basic_coalescer.v SYSTEM_VERILOG PATH ip/lsu_basic_coalescer.v
add_fileset_file lsu_simple.v SYSTEM_VERILOG PATH ip/lsu_simple.v
add_fileset_file lsu_streaming.v SYSTEM_VERILOG PATH ip/lsu_streaming.v
add_fileset_file lsu_burst_master.v SYSTEM_VERILOG PATH ip/lsu_burst_master.v
add_fileset_file lsu_bursting_load_stores.v SYSTEM_VERILOG PATH ip/lsu_bursting_load_stores.v
add_fileset_file lsu_non_aligned_write.v SYSTEM_VERILOG PATH ip/lsu_non_aligned_write.v
add_fileset_file lsu_read_cache.v SYSTEM_VERILOG PATH ip/lsu_read_cache.v
add_fileset_file lsu_atomic.v SYSTEM_VERILOG PATH ip/lsu_atomic.v
add_fileset_file lsu_prefetch_block.v SYSTEM_VERILOG PATH ip/lsu_prefetch_block.v
add_fileset_file lsu_wide_wrapper.v SYSTEM_VERILOG PATH ip/lsu_wide_wrapper.v
add_fileset_file lsu_streaming_prefetch.v SYSTEM_VERILOG PATH ip/lsu_streaming_prefetch.v
add_fileset_file acl_aligned_burst_coalesced_lsu.v SYSTEM_VERILOG PATH ip/acl_aligned_burst_coalesced_lsu.v
add_fileset_file acl_toggle_detect.v SYSTEM_VERILOG PATH ip/acl_toggle_detect.v
add_fileset_file acl_debug_mem.v SYSTEM_VERILOG PATH ip/acl_debug_mem.v
add_fileset_file lsu_burst_coalesced_pipelined_write.sv SYSTEM_VERILOG PATH ip/lsu_burst_coalesced_pipelined_write.sv
add_fileset_file lsu_burst_coalesced_pipelined_read.sv SYSTEM_VERILOG PATH ip/lsu_burst_coalesced_pipelined_read.sv
add_fileset_file acl_fifo_stall_valid_lookahead.sv SYSTEM_VERILOG PATH ip/acl_fifo_stall_valid_lookahead.sv
add_fileset_file acl_full_detector.v SYSTEM_VERILOG PATH ip/acl_full_detector.v
add_fileset_file acl_reset_wire.v SYSTEM_VERILOG PATH ip/acl_reset_wire.v
add_fileset_file result_buffer_function_wrapper.vhd VHDL PATH ip/result_buffer_function_wrapper.vhd
add_fileset_file result_buffer_function.vhd VHDL PATH ip/result_buffer_function.vhd
add_fileset_file bb_result_buffer_B0_runOnce.vhd VHDL PATH ip/bb_result_buffer_B0_runOnce.vhd
add_fileset_file bb_result_buffer_B0_runOnce_stall_region.vhd VHDL PATH ip/bb_result_buffer_B0_runOnce_stall_region.vhd
add_fileset_file i_acl_pop_i1_wt_limpop_result_buffer0.vhd VHDL PATH ip/i_acl_pop_i1_wt_limpop_result_buffer0.vhd
add_fileset_file i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd VHDL PATH ip/i_acl_pop_i1_wt_limpop_result_buffer_reg.vhd
add_fileset_file i_acl_push_i1_wt_limpush_result_buffer2.vhd VHDL PATH ip/i_acl_push_i1_wt_limpush_result_buffer2.vhd
add_fileset_file i_acl_push_i1_wt_limpush_result_buffer_reg.vhd VHDL PATH ip/i_acl_push_i1_wt_limpush_result_buffer_reg.vhd
add_fileset_file result_buffer_B0_runOnce_merge_reg.vhd VHDL PATH ip/result_buffer_B0_runOnce_merge_reg.vhd
add_fileset_file result_buffer_B0_runOnce_branch.vhd VHDL PATH ip/result_buffer_B0_runOnce_branch.vhd
add_fileset_file result_buffer_B0_runOnce_merge.vhd VHDL PATH ip/result_buffer_B0_runOnce_merge.vhd
add_fileset_file bb_result_buffer_B1_start.vhd VHDL PATH ip/bb_result_buffer_B1_start.vhd
add_fileset_file bb_result_buffer_B1_start_stall_region.vhd VHDL PATH ip/bb_result_buffer_B1_start_stall_region.vhd
add_fileset_file i_iord_bl_result_in_unnamed_result_buffeA0Z_result_buffer13.vhd VHDL PATH ip/i_iord_bl_result_in_unnamed_result_buffeA0Z_result_buffer13.vhd
add_fileset_file i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd VHDL PATH ip/i_sfc_c0_wt_entry_result_buffer_c0_enter_result_buffer.vhd
add_fileset_file i_acl_sfc_exit_c0_wt_entry_result_bufferA0Z_result_buffer10.vhd VHDL PATH ip/i_acl_sfc_exit_c0_wt_entry_result_bufferA0Z_result_buffer10.vhd
add_fileset_file i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd VHDL PATH ip/i_sfc_logic_c0_wt_entry_result_buffer_c0A0Zr_result_buffer4.vhd
add_fileset_file i_acl_pipeline_keep_going_result_buffer6.vhd VHDL PATH ip/i_acl_pipeline_keep_going_result_buffer6.vhd
add_fileset_file i_acl_push_i1_notexitcond_result_buffer8.vhd VHDL PATH ip/i_acl_push_i1_notexitcond_result_buffer8.vhd
add_fileset_file i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd VHDL PATH ip/i_sfc_c1_wt_entry_result_buffer_c1_enter_result_buffer.vhd
add_fileset_file i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd VHDL PATH ip/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Z_result_buffer67.vhd
add_fileset_file i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd VHDL PATH ip/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zffer69_data_fifo.vhd
add_fileset_file i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zer_full_detector.vhd VHDL PATH ip/i_acl_sfc_exit_c1_wt_entry_result_bufferA0Zer_full_detector.vhd
add_fileset_file i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd VHDL PATH ip/i_sfc_logic_c1_wt_entry_result_buffer_c1A0Z_result_buffer14.vhd
add_fileset_file i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd VHDL PATH ip/i_acl_pop_i32_count_result_buffer_4ha_adA0Z_result_buffer58.vhd
add_fileset_file i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd VHDL PATH ip/i_acl_push_i32_count_result_buffer_4ha_aA0Z_result_buffer60.vhd
add_fileset_file floatComponent_i_sfc_logic_c1_wt_entry_rA0Z463b0c2463a0455u.vhd VHDL PATH ip/floatComponent_i_sfc_logic_c1_wt_entry_rA0Z463b0c2463a0455u.vhd
add_fileset_file i_store_memdep_result_buffer65.vhd VHDL PATH ip/i_store_memdep_result_buffer65.vhd
add_fileset_file i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd VHDL PATH ip/i_syncbuf_result_buffer_sync_buffer_result_buffer62.vhd
add_fileset_file result_buffer_B1_start_merge_reg.vhd VHDL PATH ip/result_buffer_B1_start_merge_reg.vhd
add_fileset_file i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd VHDL PATH ip/i_iord_bl_do_unnamed_result_buffer1_result_buffer12.vhd
add_fileset_file i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd VHDL PATH ip/i_iowr_bl_return_unnamed_result_buffer4_result_buffer68.vhd
add_fileset_file result_buffer_B1_start_branch.vhd VHDL PATH ip/result_buffer_B1_start_branch.vhd
add_fileset_file result_buffer_B1_start_merge.vhd VHDL PATH ip/result_buffer_B1_start_merge.vhd
add_fileset_file i_acl_pipeline_keep_going_result_buffer_sr.vhd VHDL PATH ip/i_acl_pipeline_keep_going_result_buffer_sr.vhd
add_fileset_file i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd VHDL PATH ip/i_acl_pipeline_keep_going_result_buffer_valid_fifo.vhd
add_fileset_file acl_avm_to_ic.v SYSTEM_VERILOG PATH ip/acl_avm_to_ic.v
add_fileset_file acl_mem1x.v SYSTEM_VERILOG PATH ip/acl_mem1x.v
add_fileset_file acl_mem_staging_reg.v SYSTEM_VERILOG PATH ip/acl_mem_staging_reg.v
add_fileset_file acl_ic_local_mem_router.v SYSTEM_VERILOG PATH ip/acl_ic_local_mem_router.v
add_fileset_file acl_ic_master_endpoint.v SYSTEM_VERILOG PATH ip/acl_ic_master_endpoint.v
add_fileset_file acl_arb_intf.v SYSTEM_VERILOG PATH ip/acl_arb_intf.v
add_fileset_file acl_ic_intf.v SYSTEM_VERILOG PATH ip/acl_ic_intf.v
add_fileset_file acl_ic_slave_endpoint.v SYSTEM_VERILOG PATH ip/acl_ic_slave_endpoint.v
add_fileset_file acl_ic_slave_rrp.v SYSTEM_VERILOG PATH ip/acl_ic_slave_rrp.v
add_fileset_file acl_ic_slave_wrp.v SYSTEM_VERILOG PATH ip/acl_ic_slave_wrp.v
add_fileset_file result_buffer_internal.v SYSTEM_VERILOG PATH result_buffer_internal.v

#### Primary clock for the component
add_interface clock clock end
set_interface_property clock ENABLED true
set_interface_assignment clock hls.cosim.name {$clock}
add_interface_port clock clock clk input 1

#### Primary reset for the component
add_interface reset reset end
set_interface_property reset associatedClock clock
set_interface_assignment reset hls.cosim.name {$reset}
add_interface_port reset resetn reset_n input 1

#### Streaming interface for result_in
add_interface result_in avalon_streaming sink
set_interface_property result_in associatedClock clock
set_interface_property result_in associatedReset reset
set_interface_property result_in maxChannel 0
set_interface_property result_in readyLatency 0
set_interface_property result_in dataBitsPerSymbol 32
set_interface_property result_in firstSymbolInHighOrderBits false
set_interface_assignment result_in hls.cosim.name {result_in}
add_interface_port result_in result_in_data data input 32
add_interface_port result_in result_in_ready ready output 1
add_interface_port result_in result_in_valid valid input 1

#### The component invocation protocol interface (call)
add_interface call conduit sink
set_interface_property call associatedClock clock
set_interface_property call associatedReset reset
set_interface_assignment call hls.cosim.name {$call}
add_interface_port call start valid input 1
add_interface_port call busy stall output 1

#### The component return protocol interface (return)
add_interface return conduit source
set_interface_property return associatedClock clock
set_interface_property return associatedReset reset
set_interface_assignment return hls.cosim.name {$return}
add_interface_port return done valid output 1
add_interface_port return stall stall input 1

#### Slave interface avs_result_buffer
add_interface avs_result_buffer avalon end
set_interface_property avs_result_buffer ENABLED true
set_interface_property avs_result_buffer associatedClock clock
set_interface_property avs_result_buffer associatedReset reset
set_interface_property avs_result_buffer addressAlignment DYNAMIC
set_interface_property avs_result_buffer burstOnBurstBoundariesOnly false
set_interface_property avs_result_buffer explicitAddressSpan 0
set_interface_property avs_result_buffer holdTime 0
set_interface_property avs_result_buffer isMemoryDevice false
set_interface_property avs_result_buffer isNonVolatileStorage false
set_interface_property avs_result_buffer linewrapBursts false
set_interface_property avs_result_buffer maximumPendingReadTransactions 0
set_interface_property avs_result_buffer printableDevice false
set_interface_property avs_result_buffer readLatency 3
set_interface_property avs_result_buffer readWaitTime 0
set_interface_property avs_result_buffer setupTime 0
set_interface_property avs_result_buffer timingUnits Cycles
set_interface_property avs_result_buffer writeWaitTime 0
set_interface_assignment avs_result_buffer hls.cosim.name {result_buffer}
add_interface_port avs_result_buffer avs_result_buffer_read read input 1
add_interface_port avs_result_buffer avs_result_buffer_write write input 1
add_interface_port avs_result_buffer avs_result_buffer_address address input 9
add_interface_port avs_result_buffer avs_result_buffer_writedata writedata input 32
add_interface_port avs_result_buffer avs_result_buffer_byteenable byteenable input 4
add_interface_port avs_result_buffer avs_result_buffer_readdata readdata output 32

#### Quartus settings (QIP strings)
set_qip_strings { "set_instance_assignment -entity \"%entityName%\" -library \"%libraryName%\" -name AUTO_SHIFT_REGISTER_RECOGNITION OFF -to *_NO_SHIFT_REG*"  }
