$date
	Tue Jun  2 20:41:47 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module NAND $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * Y $end
$upscope $end
$scope module NOR $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOT $end
$var wire 1 . A $end
$var wire 1 / Y $end
$upscope $end
$scope module bancoPruebas $end
$var wire 1 0 validout $end
$var wire 2 1 valid [1:0] $end
$var wire 1 2 reset $end
$var wire 8 3 outs [7:0] $end
$var wire 8 4 out [7:0] $end
$var wire 8 5 in1 [7:0] $end
$var wire 8 6 in0 [7:0] $end
$var wire 1 7 clk $end
$scope module Tb $end
$var wire 1 0 validout $end
$var wire 8 8 outs [7:0] $end
$var wire 8 9 out [7:0] $end
$var reg 1 7 clk $end
$var reg 4 : count [3:0] $end
$var reg 8 ; in0 [7:0] $end
$var reg 8 < in1 [7:0] $end
$var reg 1 2 reset $end
$var reg 1 = test $end
$var reg 2 > valid [1:0] $end
$upscope $end
$scope module mux_behav $end
$var wire 1 7 clk $end
$var wire 8 ? in0 [7:0] $end
$var wire 8 @ in1 [7:0] $end
$var wire 1 2 reset $end
$var wire 2 A valid [1:0] $end
$var wire 1 B selector $end
$var reg 8 C out [7:0] $end
$var reg 1 D validout $end
$scope module sel $end
$var wire 1 7 clk $end
$var wire 1 2 reset $end
$var reg 1 B sel $end
$upscope $end
$upscope $end
$scope module mux_struct $end
$var wire 1 7 clk $end
$var wire 8 E in0 [7:0] $end
$var wire 8 F in1 [7:0] $end
$var wire 1 2 reset $end
$var wire 2 G valid [1:0] $end
$var wire 1 0 validout $end
$var wire 1 H selector_struct $end
$var wire 8 I out [7:0] $end
$var wire 8 J _05_ [7:0] $end
$var wire 8 K _04_ [7:0] $end
$var wire 1 L _03_ $end
$var wire 8 M _02_ [7:0] $end
$var wire 1 N _01_ $end
$var wire 8 O _00_ [7:0] $end
$scope module _40_ $end
$var wire 1 7 C $end
$var wire 1 N D $end
$var reg 1 P Q $end
$upscope $end
$scope module _41_ $end
$var wire 1 7 C $end
$var wire 1 Q D $end
$var reg 1 R Q $end
$upscope $end
$scope module _42_ $end
$var wire 1 7 C $end
$var wire 1 S D $end
$var reg 1 T Q $end
$upscope $end
$scope module _43_ $end
$var wire 1 7 C $end
$var wire 1 U D $end
$var reg 1 V Q $end
$upscope $end
$scope module _44_ $end
$var wire 1 7 C $end
$var wire 1 W D $end
$var reg 1 X Q $end
$upscope $end
$scope module _45_ $end
$var wire 1 7 C $end
$var wire 1 Y D $end
$var reg 1 Z Q $end
$upscope $end
$scope module _46_ $end
$var wire 1 7 C $end
$var wire 1 [ D $end
$var reg 1 \ Q $end
$upscope $end
$scope module _47_ $end
$var wire 1 7 C $end
$var wire 1 ] D $end
$var reg 1 ^ Q $end
$upscope $end
$scope module _48_ $end
$var wire 1 7 C $end
$var wire 1 _ D $end
$var reg 1 ` Q $end
$upscope $end
$scope module sel $end
$var wire 1 a _1_ $end
$var wire 1 7 clk $end
$var wire 1 2 reset $end
$var wire 1 H sel $end
$var wire 1 b _0_ $end
$scope module _4_ $end
$var wire 1 7 C $end
$var wire 1 b D $end
$var reg 1 H Q $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
xb
xa
x`
0_
x^
0]
x\
0[
xZ
0Y
xX
0W
xV
0U
xT
0S
xR
0Q
xP
b0 O
xN
b0 M
1L
b0 K
b0 J
bx I
xH
b11 G
b0 F
b0 E
xD
bx C
xB
b11 A
b0 @
b0 ?
b11 >
x=
b0 <
b0 ;
b0 :
bx 9
bx 8
07
b0 6
b0 5
bx 4
bx 3
x2
b11 1
x0
z/
z.
x-
z,
z+
x*
z)
z(
x'
z&
z%
z$
z#
z"
z!
$end
#2000
0N
0b
02
#5000
1a
0B
00
0P
0R
0T
0V
0X
0Z
0\
0^
b0 3
b0 8
b0 I
0`
0H
1=
0D
b0 4
b0 9
b0 C
17
#10000
07
#15000
17
#20000
07
#25000
17
#30000
07
#35000
17
#40000
07
#45000
17
#50000
07
#55000
17
#60000
07
#65000
17
#69000
1N
1b
12
#70000
07
#75000
0b
0a
1H
1P
1B
10
1D
17
#80000
07
#85000
1b
1a
0B
0H
17
#90000
07
#95000
0b
0a
1H
1B
17
#100000
07
#105000
1b
1a
0B
0H
17
#110000
07
#115000
0b
0a
1H
1B
17
#120000
07
#125000
1[
1]
1_
1Q
1S
1U
1W
1Y
b11111111 O
b11111111 M
1b
b11111111 J
b1 K
1a
0B
0H
b11111111 6
b11111111 ;
b11111111 ?
b11111111 E
b1 5
b1 <
b1 @
b1 F
17
#130000
07
#135000
0Q
0_
0]
0[
0Y
0W
0U
1S
b10 O
b11111110 J
b10 K
0b
0a
b10 M
b1 :
b11111110 6
b11111110 ;
b11111110 ?
b11111110 E
b10 5
b10 <
b10 @
b10 F
0=
1H
1`
1^
1\
1Z
1X
1V
1T
b11111111 3
b11111111 8
b11111111 I
1R
1B
b11111111 4
b11111111 9
b11111111 C
17
#140000
07
#145000
1Q
0S
1_
1]
1[
1Y
1W
1U
b11111101 O
1b
b11111101 J
b11 K
1a
b11111101 M
0B
0R
0V
0X
0Z
0\
0^
b10 3
b10 8
b10 I
0`
0H
1=
b11111101 6
b11111101 ;
b11111101 ?
b11111101 E
b11 5
b11 <
b11 @
b11 F
b10 4
b10 9
b10 C
17
#150000
07
#155000
0Q
0_
0]
0[
0Y
0W
1U
0S
b100 O
b11111100 J
b100 K
0b
0a
b100 M
b10 :
b11111100 6
b11111100 ;
b11111100 ?
b11111100 E
b100 5
b100 <
b100 @
b100 F
0=
1H
1`
1^
1\
1Z
1X
1V
0T
b11111101 3
b11111101 8
b11111101 I
1R
1B
b11111101 4
b11111101 9
b11111101 C
17
#160000
07
#165000
1Q
1S
0U
1_
1]
1[
1Y
1W
b11111011 O
1b
b11111011 J
b101 K
1a
b11111011 M
0B
0R
0X
0Z
0\
0^
b100 3
b100 8
b100 I
0`
0H
1=
b11111011 6
b11111011 ;
b11111011 ?
b11111011 E
b101 5
b101 <
b101 @
b101 F
b100 4
b100 9
b100 C
17
#170000
07
#175000
0Q
0_
0]
0[
0Y
0W
1U
1S
b110 O
b11111010 J
b110 K
0b
0a
b110 M
b11 :
b11111010 6
b11111010 ;
b11111010 ?
b11111010 E
b110 5
b110 <
b110 @
b110 F
0=
1H
1`
1^
1\
1Z
1X
0V
1T
b11111011 3
b11111011 8
b11111011 I
1R
1B
b11111011 4
b11111011 9
b11111011 C
17
#180000
07
#185000
1Q
0S
1_
1]
1[
1Y
1W
0U
b11111001 O
1b
b11111001 J
b111 K
1a
b11111001 M
0B
0R
1V
0X
0Z
0\
0^
b110 3
b110 8
b110 I
0`
0H
1=
b11111001 6
b11111001 ;
b11111001 ?
b11111001 E
b111 5
b111 <
b111 @
b111 F
b110 4
b110 9
b110 C
17
#190000
07
#195000
0Q
0_
0]
0[
0Y
1W
0U
0S
b1000 O
b11111000 J
b1000 K
0b
0a
b1000 M
b100 :
b11111000 6
b11111000 ;
b11111000 ?
b11111000 E
b1000 5
b1000 <
b1000 @
b1000 F
0=
1H
1`
1^
1\
1Z
1X
0V
0T
b11111001 3
b11111001 8
b11111001 I
1R
1B
b11111001 4
b11111001 9
b11111001 C
17
#200000
07
#205000
1Q
1S
1U
0W
1_
1]
1[
1Y
b11110111 O
1b
b11110111 J
b1001 K
1a
b11110111 M
0B
0R
0Z
0\
0^
b1000 3
b1000 8
b1000 I
0`
0H
1=
b11110111 6
b11110111 ;
b11110111 ?
b11110111 E
b1001 5
b1001 <
b1001 @
b1001 F
b1000 4
b1000 9
b1000 C
17
#210000
07
#215000
0Q
0_
0]
0[
0Y
1W
0U
1S
b1010 O
b11110110 J
b1010 K
0b
0a
b1010 M
b101 :
b11110110 6
b11110110 ;
b11110110 ?
b11110110 E
b1010 5
b1010 <
b1010 @
b1010 F
0=
1H
1`
1^
1\
1Z
0X
1V
1T
b11110111 3
b11110111 8
b11110111 I
1R
1B
b11110111 4
b11110111 9
b11110111 C
17
#220000
07
#225000
1Q
0S
1_
1]
1[
1Y
0W
1U
b11110101 O
1b
b11110101 J
b1011 K
1a
b11110101 M
0B
0R
0V
1X
0Z
0\
0^
b1010 3
b1010 8
b1010 I
0`
0H
1=
b11110101 6
b11110101 ;
b11110101 ?
b11110101 E
b1011 5
b1011 <
b1011 @
b1011 F
b1010 4
b1010 9
b1010 C
17
#230000
07
#235000
0Q
0_
0]
0[
0Y
1W
1U
0S
b1100 O
b11110100 J
b1100 K
0b
0a
b1100 M
b110 :
b11110100 6
b11110100 ;
b11110100 ?
b11110100 E
b1100 5
b1100 <
b1100 @
b1100 F
0=
1H
1`
1^
1\
1Z
0X
1V
0T
b11110101 3
b11110101 8
b11110101 I
1R
1B
b11110101 4
b11110101 9
b11110101 C
17
#240000
07
#245000
1Q
1S
0U
1_
1]
1[
1Y
0W
b11110011 O
1b
b11110011 J
b1101 K
1a
b11110011 M
0B
0R
1X
0Z
0\
0^
b1100 3
b1100 8
b1100 I
0`
0H
1=
b11110011 6
b11110011 ;
b11110011 ?
b11110011 E
b1101 5
b1101 <
b1101 @
b1101 F
b1100 4
b1100 9
b1100 C
17
#250000
07
#255000
0Q
0_
0]
0[
0Y
1W
1U
1S
b1110 O
b11110010 J
b1110 K
0b
0a
b1110 M
b111 :
b11110010 6
b11110010 ;
b11110010 ?
b11110010 E
b1110 5
b1110 <
b1110 @
b1110 F
0=
1H
1`
1^
1\
1Z
0X
0V
1T
b11110011 3
b11110011 8
b11110011 I
1R
1B
b11110011 4
b11110011 9
b11110011 C
17
#260000
07
#265000
1Q
0S
1_
1]
1[
1Y
0W
0U
b11110001 O
1b
b11110001 J
b1111 K
1a
b11110001 M
0B
0R
1V
1X
0Z
0\
0^
b1110 3
b1110 8
b1110 I
0`
0H
1=
b11110001 6
b11110001 ;
b11110001 ?
b11110001 E
b1111 5
b1111 <
b1111 @
b1111 F
b1110 4
b1110 9
b1110 C
17
#270000
07
#275000
0Q
0_
0]
0[
1Y
0W
0U
0S
b10000 O
b11110000 J
b10000 K
0b
0a
b10000 M
b1000 :
b11110000 6
b11110000 ;
b11110000 ?
b11110000 E
b10000 5
b10000 <
b10000 @
b10000 F
0=
1H
1`
1^
1\
1Z
0X
0V
0T
b11110001 3
b11110001 8
b11110001 I
1R
1B
b11110001 4
b11110001 9
b11110001 C
17
