Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (win64) Build 1733598 Wed Dec 14 22:35:39 MST 2016
| Date             : Sat Jan 11 16:31:57 2025
| Host             : LAPTOP-3JN8PSQD running 64-bit major release  (build 9200)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7k325tfbg676-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 3.169  |
| Dynamic (W)              | 2.955  |
| Device Static (W)        | 0.215  |
| Total Off-Chip Power (W) | 0.023  |
| Effective TJA (C/W)      | 1.9    |
| Max Ambient (C)          | 79.1   |
| Junction Temperature (C) | 30.9   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.168 |       15 |       --- |             --- |
| Slice Logic              |     0.092 |   110296 |       --- |             --- |
|   LUT as Logic           |     0.066 |    34469 |    203800 |           16.91 |
|   Register               |     0.011 |    51776 |    407600 |           12.70 |
|   LUT as Shift Register  |     0.007 |     4524 |     64000 |            7.07 |
|   CARRY4                 |     0.007 |     2466 |     50950 |            4.84 |
|   F7/F8 Muxes            |    <0.001 |     3371 |    203800 |            1.65 |
|   LUT as Distributed RAM |    <0.001 |       24 |     64000 |            0.04 |
|   Others                 |     0.000 |     6154 |       --- |             --- |
|   BUFG                   |     0.000 |        2 |        32 |            6.25 |
| Signals                  |     0.184 |    76568 |       --- |             --- |
| Block RAM                |     0.945 |      315 |       445 |           70.79 |
| MMCM                     |     0.106 |        1 |        10 |           10.00 |
| DSPs                     |     0.038 |       39 |       840 |            4.64 |
| I/O                      |     0.371 |       72 |       400 |           18.00 |
| GTX                      |     1.050 |        8 |         8 |          100.00 |
| Static Power             |     0.215 |          |           |                 |
| Total                    |     3.169 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.576 |       1.480 |      0.096 |
| Vccaux    |       1.800 |     0.113 |       0.084 |      0.029 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.189 |       0.188 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.091 |       0.077 |      0.014 |
| MGTAVcc   |       1.000 |     0.587 |       0.582 |      0.005 |
| MGTAVtt   |       1.200 |     0.294 |       0.289 |      0.005 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.9                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.4                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| Clock                                                                   | Domain                                                  | Constraint (ns) |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+
| ad9783_clk_o                                                            | iob_ad9783_clk_o_p                                      |            10.0 |
| adc0_dcq_clk                                                            | iob_adc_dclk_p                                          |            33.3 |
| clk_out1_clk_wiz_0                                                      | u_clock_module/u_clk_wiz_sysclk/inst/clk_out1_clk_wiz_0 |           100.0 |
| clk_out2_clk_wiz_0                                                      | u_clock_module/u_clk_wiz_sysclk/inst/clk_out2_clk_wiz_0 |            20.0 |
| clk_out3_clk_wiz_0                                                      | u_ad9783_inf/u_iob_module/iob_dac1_refclk_p             |            10.0 |
| clk_out3_clk_wiz_0                                                      | u_clock_module/u_clk_wiz_sysclk/inst/clk_out3_clk_wiz_0 |            10.0 |
| clk_out4_clk_wiz_0                                                      | u_clock_module/u_clk_wiz_sysclk/inst/clk_out4_clk_wiz_0 |             5.0 |
| clkfbout_clk_wiz_0                                                      | u_clock_module/u_clk_wiz_sysclk/inst/clkfbout_clk_wiz_0 |            20.0 |
| dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK | dbg_hub/inst/SWITCH_N_EXT_BSCAN.bscan_inst/tck_bs       |            33.0 |
| glblclk                                                                 | iob_glblclk_p                                           |            10.0 |
| gt_refclk                                                               | iob_refclk_p                                            |            10.0 |
| sys_clk                                                                 | iob_sys_clk                                             |            20.0 |
+-------------------------------------------------------------------------+---------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------------------------------------------------+-----------+
| Name                                                                                     | Power (W) |
+------------------------------------------------------------------------------------------+-----------+
| top                                                                                      |     2.955 |
|   dbg_hub                                                                                |     0.002 |
|     inst                                                                                 |     0.002 |
|       CORE_XSDB.UUT_MASTER                                                               |     0.002 |
|         U_ICON_INTERFACE                                                                 |     0.001 |
|           U_CMD1                                                                         |    <0.001 |
|           U_CMD2                                                                         |    <0.001 |
|           U_CMD3                                                                         |    <0.001 |
|           U_CMD4                                                                         |    <0.001 |
|           U_CMD5                                                                         |    <0.001 |
|           U_CMD6_RD                                                                      |    <0.001 |
|             U_RD_FIFO                                                                    |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_rdfifo_inst                                      |    <0.001 |
|                 inst_fifo_gen                                                            |    <0.001 |
|                   gconvfifo.rf                                                           |    <0.001 |
|                     grf.rf                                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                         gr1.gr1_int.rfwft                                                |    <0.001 |
|                         gras.rsts                                                        |    <0.001 |
|                         rpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                         gwas.wsts                                                        |    <0.001 |
|                         wpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                                              |    <0.001 |
|                         gdm.dm_gen.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                               |    <0.001 |
|                           RAM_reg_0_15_12_15                                             |    <0.001 |
|                           RAM_reg_0_15_6_11                                              |    <0.001 |
|                       rstblk                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |    <0.001 |
|           U_CMD6_WR                                                                      |    <0.001 |
|             U_WR_FIFO                                                                    |    <0.001 |
|               SUBCORE_FIFO.xsdbm_v2_0_2_wrfifo_inst                                      |    <0.001 |
|                 inst_fifo_gen                                                            |    <0.001 |
|                   gconvfifo.rf                                                           |    <0.001 |
|                     grf.rf                                                               |    <0.001 |
|                       gntv_or_sync_fifo.gcx.clkx                                         |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |    <0.001 |
|                         gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |    <0.001 |
|                       gntv_or_sync_fifo.gl0.rd                                           |    <0.001 |
|                         gras.rsts                                                        |    <0.001 |
|                         rpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.gl0.wr                                           |    <0.001 |
|                         gwas.wsts                                                        |    <0.001 |
|                         wpntr                                                            |    <0.001 |
|                       gntv_or_sync_fifo.mem                                              |    <0.001 |
|                         gdm.dm_gen.dm                                                    |    <0.001 |
|                           RAM_reg_0_15_0_5                                               |    <0.001 |
|                           RAM_reg_0_15_12_15                                             |    <0.001 |
|                           RAM_reg_0_15_6_11                                              |    <0.001 |
|                       rstblk                                                             |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |    <0.001 |
|                         ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |    <0.001 |
|           U_CMD7_CTL                                                                     |    <0.001 |
|           U_CMD7_STAT                                                                    |    <0.001 |
|           U_STATIC_STATUS                                                                |    <0.001 |
|         U_XSDB_ADDRESS_CONTROLLER                                                        |    <0.001 |
|         U_XSDB_BURST_WD_LEN_CONTROLLER                                                   |    <0.001 |
|         U_XSDB_BUS_CONTROLLER                                                            |    <0.001 |
|           U_RD_ABORT_FLAG                                                                |    <0.001 |
|           U_RD_REQ_FLAG                                                                  |    <0.001 |
|           U_TIMER                                                                        |    <0.001 |
|         U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                    |    <0.001 |
|           U_RD_DIN_BUS_MUX                                                               |    <0.001 |
|       CORE_XSDB.U_ICON                                                                   |    <0.001 |
|         U_CMD                                                                            |    <0.001 |
|         U_STAT                                                                           |    <0.001 |
|         U_SYNC                                                                           |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_inst                                                      |    <0.001 |
|       SWITCH_N_EXT_BSCAN.bscan_switch                                                    |    <0.001 |
|   u1_freq_calc                                                                           |    <0.001 |
|   u_ad9172_inf                                                                           |     1.112 |
|     u_dac_204b_cfg_module                                                                |    <0.001 |
|     u_dac_cfg_module                                                                     |     0.002 |
|       IOBUF_sda                                                                          |    <0.001 |
|       u_initial_dac                                                                      |    <0.001 |
|       u_spi_dac                                                                          |    <0.001 |
|     u_dac_data_reshape                                                                   |     0.007 |
|     u_design_1                                                                           |     1.070 |
|       u_jesd204_dac                                                                      |     0.017 |
|         inst                                                                             |     0.017 |
|           i_axi_lite_ipif                                                                |    <0.001 |
|             I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|               DATA_PHASE_WDT.I_DPTO_COUNTER                                              |    <0.001 |
|               I_DECODER                                                                  |    <0.001 |
|           i_jesd204_dac                                                                  |     0.015 |
|             i_tx                                                                         |     0.015 |
|               g_tx_lanes[0].i_tx_lane_32                                                 |     0.001 |
|               g_tx_lanes[1].i_tx_lane_32                                                 |    <0.001 |
|               g_tx_lanes[2].i_tx_lane_32                                                 |    <0.001 |
|               g_tx_lanes[3].i_tx_lane_32                                                 |    <0.001 |
|               g_tx_lanes[4].i_tx_lane_32                                                 |    <0.001 |
|               g_tx_lanes[5].i_tx_lane_32                                                 |    <0.001 |
|               g_tx_lanes[6].i_tx_lane_32                                                 |    <0.001 |
|               g_tx_lanes[7].i_tx_lane_32                                                 |     0.001 |
|               i_tx_counters_32                                                           |     0.003 |
|           i_jesd204_dac_reset_block                                                      |    <0.001 |
|             sync_core_rst                                                                |    <0.001 |
|             sync_gt_resetdone                                                            |    <0.001 |
|           i_register_decode                                                              |    <0.001 |
|           sync_D21_5_pattern_enable                                                      |    <0.001 |
|           sync_prbs_patterns_enable                                                      |    <0.001 |
|           sync_tx_sync                                                                   |    <0.001 |
|           sync_tx_sysref_captured                                                        |    <0.001 |
|       u_jesd204_phy_dac                                                                  |     1.053 |
|         inst                                                                             |     1.053 |
|           jesd204_phy_block_i                                                            |     1.053 |
|             jesd204_phy_dac_gt                                                           |     1.053 |
|               inst                                                                       |     1.053 |
|                 gt_rxresetfsm_i                                                          |    <0.001 |
|                   sync_RXRESETDONE                                                       |    <0.001 |
|                   sync_cplllock                                                          |    <0.001 |
|                   sync_data_valid                                                        |    <0.001 |
|                   sync_mmcm_lock_reclocked                                               |    <0.001 |
|                   sync_qplllock                                                          |    <0.001 |
|                 gt_txresetfsm_i                                                          |    <0.001 |
|                   sync_TXRESETDONE                                                       |    <0.001 |
|                   sync_cplllock                                                          |    <0.001 |
|                   sync_mmcm_lock_reclocked                                               |    <0.001 |
|                   sync_qplllock                                                          |    <0.001 |
|                   sync_run_phase_alignment_int                                           |    <0.001 |
|                   sync_time_out_wait_bypass                                              |    <0.001 |
|                   sync_tx_fsm_reset_done_int                                             |    <0.001 |
|                 jesd204_phy_dac_gt_i                                                     |     1.050 |
|                   cpll_railing0_i                                                        |    <0.001 |
|                   gt0_jesd204_phy_dac_gt_i                                               |     0.131 |
|                   gt1_jesd204_phy_dac_gt_i                                               |     0.131 |
|                   gt2_jesd204_phy_dac_gt_i                                               |     0.131 |
|                   gt3_jesd204_phy_dac_gt_i                                               |     0.131 |
|                   gt4_jesd204_phy_dac_gt_i                                               |     0.131 |
|                   gt5_jesd204_phy_dac_gt_i                                               |     0.131 |
|                   gt6_jesd204_phy_dac_gt_i                                               |     0.131 |
|                   gt7_jesd204_phy_dac_gt_i                                               |     0.131 |
|             sync_rx_pll_lock                                                             |    <0.001 |
|               cdc_i                                                                      |    <0.001 |
|             sync_rx_reset_all                                                            |    <0.001 |
|             sync_tx_chan_rst_done                                                        |    <0.001 |
|               cdc_i                                                                      |    <0.001 |
|             sync_tx_pll_lock                                                             |    <0.001 |
|               cdc_i                                                                      |    <0.001 |
|             sync_tx_reset_all                                                            |    <0.001 |
|               xpm_cdc_async_rst_inst                                                     |    <0.001 |
|             sync_tx_reset_data                                                           |    <0.001 |
|               xpm_cdc_async_rst_inst                                                     |    <0.001 |
|           jesd204_phy_gt_common_i                                                        |    <0.001 |
|             jesd204_0_common                                                             |    <0.001 |
|             jesd204_1_common                                                             |    <0.001 |
|     u_iob_module                                                                         |     0.027 |
|       clk_glbl_freq_calc                                                                 |    <0.001 |
|       clk_gtref_freq_calc                                                                |     0.001 |
|       clk_sysref_freq_calc                                                               |    <0.001 |
|     u_lmk_cfg_module                                                                     |     0.005 |
|       u_initial_lmk                                                                      |     0.001 |
|       u_spi                                                                              |     0.003 |
|     u_reset_control_dac                                                                  |    <0.001 |
|     u_reset_ctrl_global                                                                  |    <0.001 |
|   u_ad9783_inf                                                                           |     0.291 |
|     u_dac_cfg_module                                                                     |     0.001 |
|       u0_initial_dac                                                                     |    <0.001 |
|       u0_spi_dac                                                                         |     0.001 |
|         IOBUF_sda                                                                        |    <0.001 |
|       u_ctrl_smp                                                                         |    <0.001 |
|     u_iob_module                                                                         |     0.290 |
|   u_ad_inf                                                                               |     0.057 |
|     u_adc_cfg_module                                                                     |     0.001 |
|       u_initial_adc                                                                      |    <0.001 |
|       u_spi_adc                                                                          |    <0.001 |
|         IOBUF_sda                                                                        |    <0.001 |
|     u_adc_sample_interface                                                               |     0.033 |
|       u_ctrl_module                                                                      |    <0.001 |
|       u_iob_module_int                                                                   |     0.033 |
|     u_iob_module                                                                         |     0.022 |
|   u_clock_module                                                                         |     0.109 |
|     u_clk_wiz_sysclk                                                                     |     0.107 |
|       inst                                                                               |     0.107 |
|   u_dds_for_7_series_iq                                                                  |     1.269 |
|     u_dds0_16chl                                                                         |     0.578 |
|       dds_16chl_struct                                                                   |     0.578 |
|         sg_parallel_dds2                                                                 |     0.577 |
|           data_cvrt                                                                      |     0.002 |
|             latency_test.reg1                                                            |     0.002 |
|               has_only_1.srlc33e_array0                                                  |     0.002 |
|           dds0                                                                           |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds1                                                                           |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.032 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds10                                                                          |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds11                                                                          |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds12                                                                          |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds13                                                                          |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds14                                                                          |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds15                                                                          |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds2                                                                           |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds3                                                                           |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds4                                                                           |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds5                                                                           |     0.036 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.036 |
|               U0                                                                         |     0.036 |
|                 i_synth                                                                  |     0.036 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds6                                                                           |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds7                                                                           |     0.036 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.036 |
|               U0                                                                         |     0.036 |
|                 i_synth                                                                  |     0.036 |
|                   i_dds                                                                  |     0.036 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |     0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.034 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds8                                                                           |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds9                                                                           |     0.033 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.033 |
|               U0                                                                         |     0.033 |
|                 i_synth                                                                  |     0.033 |
|                   i_dds                                                                  |     0.033 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.032 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           phasic                                                                         |     0.017 |
|             addsub0                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub00                                                                     |     0.000 |
|               comp1.core_instance1                                                       |     0.000 |
|                 U0                                                                       |     0.000 |
|                   xst_addsub                                                             |     0.000 |
|                     i_baseblox.i_baseblox_addsub                                         |     0.000 |
|                       no_pipelining.the_addsub                                           |     0.000 |
|                         i_lut6.i_lut6_addsub                                             |     0.000 |
|                           i_q.i_simple.qreg                                              |     0.000 |
|             addsub1                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub10                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub11                                                                     |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub12                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub13                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub14                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub15                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub16                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub17                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub2                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub22                                                                     |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub3                                                                      |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub33                                                                     |    <0.001 |
|               comp2.core_instance2                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub4                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub44                                                                     |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub5                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub55                                                                     |    <0.001 |
|               comp2.core_instance2                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub6                                                                      |    <0.001 |
|               comp2.core_instance2                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub66                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub7                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub77                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub8                                                                      |    <0.001 |
|               comp2.core_instance2                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub88                                                                     |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub9                                                                      |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub99                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             cvrt0                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt1                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt10                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt11                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt12                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt13                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt14                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt15                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt2                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt3                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt4                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt5                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt6                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt7                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt8                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt9                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|           pinc_regsiter0                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter1                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter10                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter11                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter12                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter13                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter14                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter15                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter2                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter3                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter4                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter5                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter6                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter7                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter8                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter9                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter0                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter1                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter10                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter11                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter12                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter13                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter14                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter15                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter2                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter3                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter4                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter5                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter6                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter7                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter8                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter9                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_inverter                                                                   |    <0.001 |
|           rst_regsiter0                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter1                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter10                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter11                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter12                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter13                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter14                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter15                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter2                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter3                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter4                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter5                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter6                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter7                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter8                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter9                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|         shift                                                                            |     0.001 |
|     u_dds1_16chl                                                                         |     0.593 |
|       dds_16chl_struct                                                                   |     0.593 |
|         sg_parallel_dds2                                                                 |     0.589 |
|           data_cvrt                                                                      |     0.004 |
|             latency_test.reg1                                                            |     0.004 |
|               has_only_1.srlc33e_array0                                                  |     0.004 |
|           dds0                                                                           |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds1                                                                           |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds10                                                                          |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds11                                                                          |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds12                                                                          |     0.036 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.036 |
|               U0                                                                         |     0.036 |
|                 i_synth                                                                  |     0.036 |
|                   i_dds                                                                  |     0.036 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.034 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds13                                                                          |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.032 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds14                                                                          |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds15                                                                          |     0.036 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.036 |
|               U0                                                                         |     0.036 |
|                 i_synth                                                                  |     0.036 |
|                   i_dds                                                                  |     0.036 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.034 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds2                                                                           |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds3                                                                           |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds4                                                                           |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds5                                                                           |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |     0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds6                                                                           |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds7                                                                           |     0.035 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.035 |
|               U0                                                                         |     0.035 |
|                 i_synth                                                                  |     0.035 |
|                   i_dds                                                                  |     0.035 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds8                                                                           |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           dds9                                                                           |     0.034 |
|             dds_16chl_dds_compiler_v6_0_i0_instance                                      |     0.034 |
|               U0                                                                         |     0.034 |
|                 i_synth                                                                  |     0.034 |
|                   i_dds                                                                  |     0.034 |
|                     I_PHASEGEN.i_conventional_accum.i_accum                              |    <0.001 |
|                       i_common.i_stream_poff_gen.poff_channel_in                         |    <0.001 |
|                       i_fabric.i_common.i_phase_acc                                      |    <0.001 |
|                       i_fabric.i_one_channel.i_accum                                     |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_ph_adj_pipe               |    <0.001 |
|                     I_PHASEGEN.i_conventional_accum.i_fabric.i_phase_adj.i_phase_adj_add |    <0.001 |
|                     I_SINCOS.i_std_rom.i_rom                                             |     0.033 |
|                       i_rtl.i_quarter_table.i_addr_reg_c                                 |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_cardinal_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_cos_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ls                |    <0.001 |
|                       i_rtl.i_quarter_table.i_piped_map.i_original_sin_ms                |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_a                                  |    <0.001 |
|                       i_rtl.i_quarter_table.i_rom_reg_b                                  |    <0.001 |
|           phasic                                                                         |     0.020 |
|             addsub0                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub00                                                                     |     0.000 |
|               comp1.core_instance1                                                       |     0.000 |
|                 U0                                                                       |     0.000 |
|                   xst_addsub                                                             |     0.000 |
|                     i_baseblox.i_baseblox_addsub                                         |     0.000 |
|                       no_pipelining.the_addsub                                           |     0.000 |
|                         i_lut6.i_lut6_addsub                                             |     0.000 |
|                           i_q.i_simple.qreg                                              |     0.000 |
|             addsub1                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub10                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub11                                                                     |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub12                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub13                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub14                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub15                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub16                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub17                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub2                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub22                                                                     |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub3                                                                      |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub33                                                                     |    <0.001 |
|               comp2.core_instance2                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub4                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub44                                                                     |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub5                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub55                                                                     |    <0.001 |
|               comp2.core_instance2                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub6                                                                      |    <0.001 |
|               comp2.core_instance2                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub66                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub7                                                                      |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub77                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub8                                                                      |    <0.001 |
|               comp2.core_instance2                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub88                                                                     |    <0.001 |
|               comp0.core_instance0                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub9                                                                      |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             addsub99                                                                     |    <0.001 |
|               comp1.core_instance1                                                       |    <0.001 |
|                 U0                                                                       |    <0.001 |
|                   xst_addsub                                                             |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                         |    <0.001 |
|                       no_pipelining.the_addsub                                           |    <0.001 |
|                         i_lut6.i_lut6_addsub                                             |    <0.001 |
|                           i_q.i_simple.qreg                                              |    <0.001 |
|             cvrt0                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt1                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt10                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt11                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt12                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt13                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt14                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt15                                                                       |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt2                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt3                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt4                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt5                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt6                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt7                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt8                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|             cvrt9                                                                        |    <0.001 |
|               latency_test.reg1                                                          |    <0.001 |
|                 has_only_1.srlc33e_array0                                                |    <0.001 |
|           pinc_regsiter0                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter1                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter10                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter11                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter12                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter13                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter14                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter15                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter2                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter3                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter4                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter5                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter6                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter7                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter8                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           pinc_regsiter9                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter0                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter1                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter10                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter11                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter12                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter13                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter14                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter15                                                                |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter2                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter3                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter4                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter5                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter6                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter7                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter8                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           poff_regsiter9                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_inverter                                                                   |    <0.001 |
|           rst_regsiter0                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter1                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter10                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter11                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter12                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter13                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter14                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter15                                                                 |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter2                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter3                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter4                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter5                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter6                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter7                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter8                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|           rst_regsiter9                                                                  |    <0.001 |
|             synth_reg_inst                                                               |    <0.001 |
|               has_latency.fd_array[1].reg_comp_1                                         |    <0.001 |
|         shift                                                                            |     0.004 |
|     u_value_att_round[0].dac_value_att_round                                             |     0.002 |
|     u_value_att_round[10].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[11].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[12].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[13].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[14].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[15].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[16].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[17].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[18].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[19].dac_value_att_round                                            |     0.003 |
|     u_value_att_round[1].dac_value_att_round                                             |     0.002 |
|     u_value_att_round[20].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[21].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[22].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[23].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[24].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[25].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[26].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[27].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[28].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[29].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[2].dac_value_att_round                                             |     0.002 |
|     u_value_att_round[30].dac_value_att_round                                            |     0.003 |
|     u_value_att_round[31].dac_value_att_round                                            |     0.002 |
|     u_value_att_round[3].dac_value_att_round                                             |     0.003 |
|     u_value_att_round[4].dac_value_att_round                                             |     0.002 |
|     u_value_att_round[5].dac_value_att_round                                             |     0.002 |
|     u_value_att_round[6].dac_value_att_round                                             |     0.002 |
|     u_value_att_round[7].dac_value_att_round                                             |     0.002 |
|     u_value_att_round[8].dac_value_att_round                                             |     0.002 |
|     u_value_att_round[9].dac_value_att_round                                             |     0.002 |
|   u_ila_0                                                                                |     0.004 |
|     inst                                                                                 |     0.004 |
|       ila_core_inst                                                                      |     0.004 |
|         ila_trace_memory_inst                                                            |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                       |    <0.001 |
|             inst_blk_mem_gen                                                             |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                 valid.cstr                                                               |    <0.001 |
|                   ramloop[0].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[1].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[2].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[3].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|         u_ila_cap_ctrl                                                                   |    <0.001 |
|           U_CDONE                                                                        |    <0.001 |
|           U_NS0                                                                          |    <0.001 |
|           U_NS1                                                                          |    <0.001 |
|           u_cap_addrgen                                                                  |    <0.001 |
|             U_CMPRESET                                                                   |    <0.001 |
|             u_cap_sample_counter                                                         |    <0.001 |
|               U_SCE                                                                      |    <0.001 |
|               U_SCMPCE                                                                   |    <0.001 |
|               U_SCRST                                                                    |    <0.001 |
|               u_scnt_cmp                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|             u_cap_window_counter                                                         |    <0.001 |
|               U_WCE                                                                      |    <0.001 |
|               U_WHCMPCE                                                                  |    <0.001 |
|               U_WLCMPCE                                                                  |    <0.001 |
|               u_wcnt_hcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               u_wcnt_lcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|         u_ila_regs                                                                       |     0.003 |
|           MU_SRL[0].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                           |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                           |    <0.001 |
|           U_XSDB_SLAVE                                                                   |    <0.001 |
|           reg_15                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_16                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_17                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_18                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_19                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_1a                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_6                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_7                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_8                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_80                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_81                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_82                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_83                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_84                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_85                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_887                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_88d                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_890                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_9                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_srl_fff                                                                    |    <0.001 |
|           reg_stream_ffd                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_stream_ffe                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|         u_ila_reset_ctrl                                                                 |    <0.001 |
|           arm_detection_inst                                                             |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                   |    <0.001 |
|           halt_detection_inst                                                            |    <0.001 |
|         u_trig                                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                 |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|               DUT                                                                        |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|           U_TM                                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|         xsdb_memory_read_inst                                                            |    <0.001 |
|   u_ila_1                                                                                |     0.012 |
|     inst                                                                                 |     0.012 |
|       ila_core_inst                                                                      |     0.012 |
|         ila_trace_memory_inst                                                            |     0.003 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                       |     0.003 |
|             inst_blk_mem_gen                                                             |     0.003 |
|               gnbram.gnativebmg.native_blk_mem_gen                                       |     0.003 |
|                 valid.cstr                                                               |     0.003 |
|                   ramloop[0].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[1].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[2].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[3].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[4].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[5].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[6].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[7].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|         u_ila_cap_ctrl                                                                   |    <0.001 |
|           U_CDONE                                                                        |    <0.001 |
|           U_NS0                                                                          |    <0.001 |
|           U_NS1                                                                          |    <0.001 |
|           u_cap_addrgen                                                                  |    <0.001 |
|             U_CMPRESET                                                                   |    <0.001 |
|             u_cap_sample_counter                                                         |    <0.001 |
|               U_SCE                                                                      |    <0.001 |
|               U_SCMPCE                                                                   |    <0.001 |
|               U_SCRST                                                                    |    <0.001 |
|               u_scnt_cmp                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|             u_cap_window_counter                                                         |    <0.001 |
|               U_WCE                                                                      |    <0.001 |
|               U_WHCMPCE                                                                  |    <0.001 |
|               U_WLCMPCE                                                                  |    <0.001 |
|               u_wcnt_hcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               u_wcnt_lcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|         u_ila_regs                                                                       |     0.004 |
|           MU_SRL[0].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                           |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                           |    <0.001 |
|           U_XSDB_SLAVE                                                                   |    <0.001 |
|           reg_15                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_16                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_17                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_18                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_19                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_1a                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_6                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_7                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_8                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_80                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_81                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_82                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_83                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_84                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_85                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_887                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_88d                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_890                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_9                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_srl_fff                                                                    |    <0.001 |
|           reg_stream_ffd                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_stream_ffe                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|         u_ila_reset_ctrl                                                                 |    <0.001 |
|           arm_detection_inst                                                             |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                   |    <0.001 |
|           halt_detection_inst                                                            |    <0.001 |
|         u_trig                                                                           |     0.003 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                 |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|               DUT                                                                        |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|           U_TM                                                                           |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|         xsdb_memory_read_inst                                                            |    <0.001 |
|   u_ila_2                                                                                |     0.011 |
|     inst                                                                                 |     0.011 |
|       ila_core_inst                                                                      |     0.011 |
|         ila_trace_memory_inst                                                            |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                       |    <0.001 |
|             inst_blk_mem_gen                                                             |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                 valid.cstr                                                               |    <0.001 |
|                   ramloop[0].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[10].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[11].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[12].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[13].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[1].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[2].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[3].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[4].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[5].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[6].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[7].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[8].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[9].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|         u_ila_cap_ctrl                                                                   |    <0.001 |
|           U_CDONE                                                                        |    <0.001 |
|           U_NS0                                                                          |    <0.001 |
|           U_NS1                                                                          |    <0.001 |
|           u_cap_addrgen                                                                  |    <0.001 |
|             U_CMPRESET                                                                   |    <0.001 |
|             u_cap_sample_counter                                                         |    <0.001 |
|               U_SCE                                                                      |    <0.001 |
|               U_SCMPCE                                                                   |    <0.001 |
|               U_SCRST                                                                    |    <0.001 |
|               u_scnt_cmp                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|             u_cap_window_counter                                                         |    <0.001 |
|               U_WCE                                                                      |    <0.001 |
|               U_WHCMPCE                                                                  |    <0.001 |
|               U_WLCMPCE                                                                  |    <0.001 |
|               u_wcnt_hcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               u_wcnt_lcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|         u_ila_regs                                                                       |     0.008 |
|           MU_SRL[0].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[52].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[53].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[54].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[55].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[56].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[57].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[58].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[59].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[60].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[61].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[62].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[63].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[64].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[65].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[66].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[67].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[68].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[69].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[70].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[71].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[72].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[73].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[74].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[75].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[76].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[77].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[78].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[79].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[80].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[81].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[82].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[83].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[84].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[85].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[86].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[87].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[88].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[89].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[90].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[91].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[92].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[93].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[94].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[95].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[96].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                           |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                           |    <0.001 |
|           U_XSDB_SLAVE                                                                   |    <0.001 |
|           reg_15                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_16                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_17                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_18                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_19                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_1a                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_6                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_7                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_8                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_80                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_81                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_82                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_83                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_84                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_85                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_887                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_88d                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_890                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_9                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_srl_fff                                                                    |    <0.001 |
|           reg_stream_ffd                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_stream_ffe                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|         u_ila_reset_ctrl                                                                 |    <0.001 |
|           arm_detection_inst                                                             |     0.000 |
|           asyncrounous_transfer.arm_in_transfer_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                   |    <0.001 |
|           halt_detection_inst                                                            |     0.000 |
|         u_trig                                                                           |     0.002 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                 |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|               DUT                                                                        |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|           U_TM                                                                           |     0.002 |
|             N_DDR_MODE.G_NMU[0].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[45].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[46].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[47].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[48].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[49].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[50].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[51].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[52].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[53].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[54].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[55].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[56].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[57].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[58].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[59].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[60].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[61].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[62].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[63].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[64].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[65].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[66].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[67].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[68].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[69].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[70].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[71].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[72].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[73].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[74].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[75].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[76].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[77].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[78].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[79].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[80].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[81].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[82].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[83].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[84].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[85].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[86].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[87].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[88].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[89].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[90].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[91].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[92].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[93].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[94].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[95].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[96].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|         xsdb_memory_read_inst                                                            |    <0.001 |
|   u_ila_3                                                                                |     0.004 |
|     inst                                                                                 |     0.004 |
|       ila_core_inst                                                                      |     0.004 |
|         ila_trace_memory_inst                                                            |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                       |    <0.001 |
|             inst_blk_mem_gen                                                             |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                 valid.cstr                                                               |    <0.001 |
|                   ramloop[0].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[1].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[2].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|         u_ila_cap_ctrl                                                                   |    <0.001 |
|           U_CDONE                                                                        |    <0.001 |
|           U_NS0                                                                          |    <0.001 |
|           U_NS1                                                                          |    <0.001 |
|           u_cap_addrgen                                                                  |    <0.001 |
|             U_CMPRESET                                                                   |    <0.001 |
|             u_cap_sample_counter                                                         |    <0.001 |
|               U_SCE                                                                      |    <0.001 |
|               U_SCMPCE                                                                   |    <0.001 |
|               U_SCRST                                                                    |    <0.001 |
|               u_scnt_cmp                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|             u_cap_window_counter                                                         |    <0.001 |
|               U_WCE                                                                      |    <0.001 |
|               U_WHCMPCE                                                                  |    <0.001 |
|               U_WLCMPCE                                                                  |    <0.001 |
|               u_wcnt_hcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               u_wcnt_lcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|         u_ila_regs                                                                       |     0.001 |
|           MU_SRL[0].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                           |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                           |    <0.001 |
|           U_XSDB_SLAVE                                                                   |    <0.001 |
|           reg_15                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_16                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_17                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_18                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_19                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_1a                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_6                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_7                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_8                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_80                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_81                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_82                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_83                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_84                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_85                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_887                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_88d                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_890                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_9                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_srl_fff                                                                    |    <0.001 |
|           reg_stream_ffd                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_stream_ffe                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|         u_ila_reset_ctrl                                                                 |    <0.001 |
|           arm_detection_inst                                                             |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                   |    <0.001 |
|           halt_detection_inst                                                            |    <0.001 |
|         u_trig                                                                           |    <0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                 |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|               DUT                                                                        |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|           U_TM                                                                           |    <0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|         xsdb_memory_read_inst                                                            |    <0.001 |
|   u_ila_4                                                                                |     0.010 |
|     inst                                                                                 |     0.010 |
|       ila_core_inst                                                                      |     0.010 |
|         ila_trace_memory_inst                                                            |    <0.001 |
|           SUBCORE_RAM_BLK_MEM_1.trace_block_memory                                       |    <0.001 |
|             inst_blk_mem_gen                                                             |    <0.001 |
|               gnbram.gnativebmg.native_blk_mem_gen                                       |    <0.001 |
|                 valid.cstr                                                               |    <0.001 |
|                   ramloop[0].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[10].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[11].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[12].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[13].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[1].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[2].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[3].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[4].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[5].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[6].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[7].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[8].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[9].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|         u_ila_cap_ctrl                                                                   |    <0.001 |
|           U_CDONE                                                                        |    <0.001 |
|           U_NS0                                                                          |    <0.001 |
|           U_NS1                                                                          |    <0.001 |
|           u_cap_addrgen                                                                  |    <0.001 |
|             U_CMPRESET                                                                   |    <0.001 |
|             u_cap_sample_counter                                                         |    <0.001 |
|               U_SCE                                                                      |    <0.001 |
|               U_SCMPCE                                                                   |    <0.001 |
|               U_SCRST                                                                    |    <0.001 |
|               u_scnt_cmp                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|             u_cap_window_counter                                                         |    <0.001 |
|               U_WCE                                                                      |    <0.001 |
|               U_WHCMPCE                                                                  |    <0.001 |
|               U_WLCMPCE                                                                  |    <0.001 |
|               u_wcnt_hcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               u_wcnt_lcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|         u_ila_regs                                                                       |     0.007 |
|           MU_SRL[0].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[52].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[53].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[54].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[55].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[56].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[57].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[58].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[59].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[60].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[61].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[62].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[63].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[64].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[65].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[66].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[67].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[68].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[69].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[70].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[71].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[72].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[73].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[74].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[75].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[76].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[77].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[78].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[79].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[80].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[81].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[82].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[83].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                           |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                           |    <0.001 |
|           U_XSDB_SLAVE                                                                   |    <0.001 |
|           reg_15                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_16                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_17                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_18                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_19                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_1a                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_6                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_7                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_8                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_80                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_81                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_82                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_83                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_84                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_85                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_887                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_88d                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_890                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_9                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_srl_fff                                                                    |    <0.001 |
|           reg_stream_ffd                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_stream_ffe                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|         u_ila_reset_ctrl                                                                 |    <0.001 |
|           arm_detection_inst                                                             |     0.000 |
|           asyncrounous_transfer.arm_in_transfer_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                   |    <0.001 |
|           halt_detection_inst                                                            |     0.000 |
|         u_trig                                                                           |     0.001 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                 |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|               DUT                                                                        |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                            |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|           U_TM                                                                           |     0.001 |
|             N_DDR_MODE.G_NMU[0].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[45].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[46].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[47].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[48].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[49].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[50].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[51].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[52].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[53].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[54].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[55].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[56].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[57].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[58].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[59].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[60].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[61].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[62].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[63].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[64].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[65].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[66].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[67].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[68].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[69].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[70].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[71].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[72].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[73].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[74].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[75].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[76].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[77].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[78].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[79].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[80].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[81].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[82].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[83].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|         xsdb_memory_read_inst                                                            |    <0.001 |
|   u_ila_5                                                                                |     0.061 |
|     inst                                                                                 |     0.061 |
|       ila_core_inst                                                                      |     0.061 |
|         ila_trace_memory_inst                                                            |     0.018 |
|           SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory                                  |     0.008 |
|             inst_blk_mem_gen                                                             |     0.008 |
|               gnbram.gnativebmg.native_blk_mem_gen                                       |     0.008 |
|                 valid.cstr                                                               |     0.008 |
|                   ramloop[0].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[10].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[11].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[12].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[13].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[14].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[1].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[2].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[3].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[4].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[5].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[6].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[7].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[8].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[9].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|           SUBCORE_RAM.BLK_MEM_GEN[1].trace_block_memory                                  |     0.008 |
|             inst_blk_mem_gen                                                             |     0.008 |
|               gnbram.gnativebmg.native_blk_mem_gen                                       |     0.008 |
|                 valid.cstr                                                               |     0.008 |
|                   ramloop[0].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[10].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[11].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[12].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[13].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[14].ram.r                                                      |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[1].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[2].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[3].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[4].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[5].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[6].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[7].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[8].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[9].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|           SUBCORE_RAM.trace_block_memory                                                 |     0.002 |
|             inst_blk_mem_gen                                                             |     0.002 |
|               gnbram.gnativebmg.native_blk_mem_gen                                       |     0.002 |
|                 valid.cstr                                                               |     0.002 |
|                   ramloop[0].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[1].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[2].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|                   ramloop[3].ram.r                                                       |    <0.001 |
|                     prim_noinit.ram                                                      |    <0.001 |
|         u_ila_cap_ctrl                                                                   |     0.001 |
|           U_CDONE                                                                        |    <0.001 |
|           U_NS0                                                                          |    <0.001 |
|           U_NS1                                                                          |    <0.001 |
|           u_cap_addrgen                                                                  |    <0.001 |
|             U_CMPRESET                                                                   |    <0.001 |
|             u_cap_sample_counter                                                         |    <0.001 |
|               U_SCE                                                                      |    <0.001 |
|               U_SCMPCE                                                                   |    <0.001 |
|               U_SCRST                                                                    |    <0.001 |
|               u_scnt_cmp                                                                 |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|             u_cap_window_counter                                                         |    <0.001 |
|               U_WCE                                                                      |    <0.001 |
|               U_WHCMPCE                                                                  |    <0.001 |
|               U_WLCMPCE                                                                  |    <0.001 |
|               u_wcnt_hcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|               u_wcnt_lcmp                                                                |    <0.001 |
|                 allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                  |    <0.001 |
|                   DUT                                                                    |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|                     I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                         |    <0.001 |
|                       u_srlA                                                             |    <0.001 |
|                       u_srlB                                                             |    <0.001 |
|                       u_srlC                                                             |    <0.001 |
|                       u_srlD                                                             |    <0.001 |
|         u_ila_regs                                                                       |     0.006 |
|           MU_SRL[0].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[10].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[11].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[12].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[13].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[14].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[15].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[16].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[17].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[18].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[19].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[1].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[20].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[21].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[22].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[23].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[24].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[25].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[26].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[27].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[28].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[29].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[2].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[30].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[31].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[32].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[33].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[34].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[35].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[36].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[37].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[38].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[39].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[3].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[40].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[41].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[42].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[43].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[44].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[45].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[46].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[47].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[48].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[49].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[4].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[50].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[51].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[52].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[53].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[54].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[55].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[56].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[57].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[58].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[59].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[5].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[60].mu_srl_reg                                                          |    <0.001 |
|           MU_SRL[6].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[7].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[8].mu_srl_reg                                                           |    <0.001 |
|           MU_SRL[9].mu_srl_reg                                                           |    <0.001 |
|           TC_SRL[0].tc_srl_reg                                                           |    <0.001 |
|           U_XSDB_SLAVE                                                                   |    <0.001 |
|           reg_15                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_16                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_17                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_18                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_19                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_1a                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_6                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_7                                                                          |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_8                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_80                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_81                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_82                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_83                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_84                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_85                                                                         |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_887                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_88d                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_890                                                                        |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_9                                                                          |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|           reg_srl_fff                                                                    |    <0.001 |
|           reg_stream_ffd                                                                 |    <0.001 |
|             I_EN_CTL_EQ1.U_CTL                                                           |    <0.001 |
|           reg_stream_ffe                                                                 |    <0.001 |
|             I_EN_STAT_EQ1.U_STAT                                                         |    <0.001 |
|         u_ila_reset_ctrl                                                                 |    <0.001 |
|           arm_detection_inst                                                             |    <0.001 |
|           asyncrounous_transfer.arm_in_transfer_inst                                     |    <0.001 |
|           asyncrounous_transfer.arm_out_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_in_transfer_inst                                    |    <0.001 |
|           asyncrounous_transfer.halt_out_transfer_inst                                   |    <0.001 |
|           halt_detection_inst                                                            |    <0.001 |
|         u_trig                                                                           |     0.018 |
|           N_DDR_TC.N_DDR_TC_INST[0].U_TC                                                 |    <0.001 |
|             allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                      |    <0.001 |
|               DUT                                                                        |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|                 I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                             |    <0.001 |
|                   u_srlA                                                                 |    <0.001 |
|                   u_srlB                                                                 |    <0.001 |
|                   u_srlC                                                                 |    <0.001 |
|                   u_srlD                                                                 |    <0.001 |
|           U_TM                                                                           |     0.018 |
|             N_DDR_MODE.G_NMU[0].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[10].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[11].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[12].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[13].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[14].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[15].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[16].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[17].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[18].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[19].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[1].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[20].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[21].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[22].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[23].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[24].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[25].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[26].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[27].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[28].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[29].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[2].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[30].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[31].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[32].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[33].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[34].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[35].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[36].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[37].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[38].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[39].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[3].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[40].U_M                                                     |     0.004 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |     0.004 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[10].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[11].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[12].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[13].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[14].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[15].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[16].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[17].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[18].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[19].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[20].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[21].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[22].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[23].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[24].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[25].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[26].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[27].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[28].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[29].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[30].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[31].U_ALL_SRL_SLICE                          |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[4].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[5].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[6].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[7].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[8].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[9].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[41].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[42].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[43].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[44].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[45].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[46].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[47].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[48].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[49].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[4].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[2].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[3].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[50].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[51].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[52].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[53].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[54].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[55].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[56].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[57].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[58].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[59].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[5].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[60].U_M                                                     |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[6].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[7].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[8].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|             N_DDR_MODE.G_NMU[9].U_M                                                      |    <0.001 |
|               allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst                    |    <0.001 |
|                 DUT                                                                      |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|                   I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE                           |    <0.001 |
|                     u_srlA                                                               |    <0.001 |
|                     u_srlB                                                               |    <0.001 |
|                     u_srlC                                                               |    <0.001 |
|                     u_srlD                                                               |    <0.001 |
|         xsdb_memory_read_inst                                                            |     0.002 |
|   u_triangle_wave                                                                        |     0.002 |
|     u_blk_mem_gen_0                                                                      |    <0.001 |
|       U0                                                                                 |    <0.001 |
|         inst_blk_mem_gen                                                                 |    <0.001 |
|           gnbram.gnativebmg.native_blk_mem_gen                                           |    <0.001 |
|             valid.cstr                                                                   |    <0.001 |
|               ramloop[0].ram.r                                                           |    <0.001 |
|                 prim_init.ram                                                            |    <0.001 |
|   u_vio_2                                                                                |    <0.001 |
|     inst                                                                                 |    <0.001 |
|       DECODER_INST                                                                       |    <0.001 |
|       PROBE_IN_INST                                                                      |    <0.001 |
|       PROBE_OUT_ALL_INST                                                                 |    <0.001 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[10].PROBE_OUT0_INST                                                  |    <0.001 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[4].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[5].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[6].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[7].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[8].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[9].PROBE_OUT0_INST                                                   |    <0.001 |
|       PROBE_OUT_WIDTH_INST                                                               |    <0.001 |
|       U_XSDB_SLAVE                                                                       |    <0.001 |
|   u_vio_dac_vc_dds                                                                       |    <0.001 |
|     inst                                                                                 |    <0.001 |
|       DECODER_INST                                                                       |    <0.001 |
|       PROBE_OUT_ALL_INST                                                                 |    <0.001 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                                   |    <0.001 |
|       PROBE_OUT_WIDTH_INST                                                               |    <0.001 |
|       U_XSDB_SLAVE                                                                       |    <0.001 |
|   u_vio_dds_1                                                                            |     0.006 |
|     inst                                                                                 |     0.006 |
|       DECODER_INST                                                                       |    <0.001 |
|       PROBE_OUT_ALL_INST                                                                 |     0.006 |
|         G_PROBE_OUT[0].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[10].PROBE_OUT0_INST                                                  |    <0.001 |
|         G_PROBE_OUT[11].PROBE_OUT0_INST                                                  |    <0.001 |
|         G_PROBE_OUT[12].PROBE_OUT0_INST                                                  |     0.004 |
|         G_PROBE_OUT[1].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[2].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[3].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[4].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[5].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[6].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[7].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[8].PROBE_OUT0_INST                                                   |    <0.001 |
|         G_PROBE_OUT[9].PROBE_OUT0_INST                                                   |    <0.001 |
|       PROBE_OUT_WIDTH_INST                                                               |    <0.001 |
|       U_XSDB_SLAVE                                                                       |    <0.001 |
+------------------------------------------------------------------------------------------+-----------+


