ModuleName testdata
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 58
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 192 ,Y1: 544 ,X2: 232 ,Y2: 544
Edge X1: 192 ,Y1: 544 ,X2: 192 ,Y2: 624
Edge X1: 192 ,Y1: 624 ,X2: 448 ,Y2: 624
Edge X1: 192 ,Y1: 624 ,X2: 192 ,Y2: 696
Edge X1: 448 ,Y1: 544 ,X2: 448 ,Y2: 624
Edge X1: 448 ,Y1: 624 ,X2: 704 ,Y2: 624
Edge X1: 448 ,Y1: 544 ,X2: 472 ,Y2: 544
Edge X1: 704 ,Y1: 544 ,X2: 704 ,Y2: 624
Edge X1: 704 ,Y1: 544 ,X2: 728 ,Y2: 544
Edge X1: 160 ,Y1: 696 ,X2: 192 ,Y2: 696
Edge X1: 192 ,Y1: 696 ,X2: 256 ,Y2: 696
End
Branches
End
Wire Name: b2
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 424 ,Y1: 616 ,X2: 424 ,Y2: 696
Edge X1: 232 ,Y1: 616 ,X2: 424 ,Y2: 616
Edge X1: 424 ,Y1: 616 ,X2: 472 ,Y2: 616
Edge X1: 232 ,Y1: 568 ,X2: 232 ,Y2: 616
Edge X1: 472 ,Y1: 616 ,X2: 728 ,Y2: 616
Edge X1: 472 ,Y1: 568 ,X2: 472 ,Y2: 616
Edge X1: 728 ,Y1: 568 ,X2: 728 ,Y2: 616
End
Branches
End
Wire Name: b4
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 672 ,Y1: 520 ,X2: 688 ,Y2: 520
End
Branches
End
Wire Name: b5
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 928 ,Y1: 520 ,X2: 944 ,Y2: 520
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 736 ,Y1: 464 ,X2: 776 ,Y2: 464
Edge X1: 776 ,Y1: 464 ,X2: 776 ,Y2: 488
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 208 ,Y1: 464 ,X2: 280 ,Y2: 464
Edge X1: 280 ,Y1: 464 ,X2: 280 ,Y2: 488
End
Branches
End
Wire Name: b9
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 168 ,Y1: 264 ,X2: 240 ,Y2: 264
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 496 ,Y1: 376 ,X2: 512 ,Y2: 376
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 424 ,Y1: 368 ,X2: 432 ,Y2: 368
Edge X1: 424 ,Y1: 328 ,X2: 424 ,Y2: 368
Edge X1: 424 ,Y1: 288 ,X2: 424 ,Y2: 328
Edge X1: 424 ,Y1: 328 ,X2: 512 ,Y2: 328
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 624 ,Y1: 328 ,X2: 624 ,Y2: 464
Edge X1: 520 ,Y1: 464 ,X2: 624 ,Y2: 464
Edge X1: 520 ,Y1: 464 ,X2: 520 ,Y2: 488
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 648 ,X2: 208 ,Y2: 648
Edge X1: 160 ,Y1: 648 ,X2: 176 ,Y2: 648
Edge X1: 176 ,Y1: 440 ,X2: 176 ,Y2: 648
Edge X1: 208 ,Y1: 648 ,X2: 288 ,Y2: 648
Edge X1: 208 ,Y1: 648 ,X2: 208 ,Y2: 712
Edge X1: 288 ,Y1: 648 ,X2: 528 ,Y2: 648
Edge X1: 288 ,Y1: 600 ,X2: 288 ,Y2: 648
Edge X1: 528 ,Y1: 648 ,X2: 784 ,Y2: 648
Edge X1: 528 ,Y1: 600 ,X2: 528 ,Y2: 648
Edge X1: 784 ,Y1: 648 ,X2: 792 ,Y2: 648
Edge X1: 784 ,Y1: 600 ,X2: 784 ,Y2: 648
Edge X1: 208 ,Y1: 712 ,X2: 256 ,Y2: 712
Edge X1: 176 ,Y1: 440 ,X2: 568 ,Y2: 440
Edge X1: 568 ,Y1: 440 ,X2: 632 ,Y2: 440
Edge X1: 568 ,Y1: 424 ,X2: 568 ,Y2: 440
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 64 ,Y1: 656 ,X2: 96 ,Y2: 656
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 440 ,Y1: 232 ,X2: 440 ,Y2: 264
Edge X1: 48 ,Y1: 232 ,X2: 440 ,Y2: 232
Edge X1: 424 ,Y1: 264 ,X2: 440 ,Y2: 264
Edge X1: 440 ,Y1: 264 ,X2: 440 ,Y2: 312
Edge X1: 368 ,Y1: 312 ,X2: 440 ,Y2: 312
Edge X1: 368 ,Y1: 312 ,X2: 368 ,Y2: 384
Edge X1: 368 ,Y1: 384 ,X2: 432 ,Y2: 384
Edge X1: 48 ,Y1: 232 ,X2: 48 ,Y2: 640
Edge X1: 48 ,Y1: 640 ,X2: 96 ,Y2: 640
End
Branches
End
Wire Name: b13
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 280 ,Y1: 408 ,X2: 432 ,Y2: 408
Edge X1: 280 ,Y1: 328 ,X2: 280 ,Y2: 408
Edge X1: 432 ,Y1: 408 ,X2: 432 ,Y2: 496
Edge X1: 432 ,Y1: 496 ,X2: 432 ,Y2: 520
Edge X1: 432 ,Y1: 496 ,X2: 456 ,Y2: 496
End
Branches
End
End
Ports
Port Left: 64 Top: 656 ,Orientation: 0
Portname: rstgame ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 160 Top: 696 ,Orientation: 0
Portname: clk ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 688 Top: 520 ,Orientation: 0
Portname: data2 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
Port Left: 944 Top: 520 ,Orientation: 0
Portname: data3 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
Port Left: 208 Top: 464 ,Orientation: 0
Portname: stage1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 736 Top: 464 ,Orientation: 0
Portname: stage3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 168 Top: 264 ,Orientation: 0
Portname: button ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 456 Top: 496 ,Orientation: 0
Portname: data1 ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
1
,Width:
2
,RV:
0
End
Symbols
Symbol Left: 256 Top: 512
Name: s0
LibraryName: (NoLibraryName)
IpName: seq_register
SymbolParameters
End
Symbol Left: 496 Top: 512
Name: s1
LibraryName: (NoLibraryName)
IpName: seq_register
SymbolParameters
End
Symbol Left: 752 Top: 512
Name: s2
LibraryName: (NoLibraryName)
IpName: seq_register
SymbolParameters
End
Symbol Left: 280 Top: 688
Name: s3
LibraryName: (NoLibraryName)
IpName: twobitCounter
SymbolParameters
End
Symbol Left: 264 Top: 240
Name: s4
LibraryName: (NoLibraryName)
IpName: checkbutton
SymbolParameters
End
Symbol Left: 432 Top: 360
Name: s6
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 536 Top: 320
Name: s5
LibraryName: PNULib
IpName: PNU_DFF
SymbolParameters
End
Symbol Left: 96 Top: 632
Name: s7
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
