$date
	Sun Aug 07 11:51:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 1 ! s1 $end
$var wire 1 " co $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % cin $end
$scope module F1 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % cin $end
$var wire 1 " cout $end
$var wire 1 & s0 $end
$var wire 1 ' s1 $end
$var wire 1 ( s2 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1
0"
0!
0(
0&
0'
0%
0$
0#
#4
1!
1%
#7
1&
0%
1$
#10
1"
0!
1(
1%
#13
0"
1!
0(
0%
0$
1#
#16
1"
0!
1(
1%
#19
0(
0&
1'
0%
1$
#22
1!
1%
