--------------------------------------------------------------------------------
Release 14.1 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.1/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 20 -fastpaths -xml
fpgaTop.twx fpgaTop.ncd -o fpgaTop.twr fpgaTop.pcf

Design file:              fpgaTop.ncd
Physical constraint file: fpgaTop.pcf
Device,package,speed:     xc3sd3400a,fg676,-5 (PRODUCTION 1.34 2012-04-23)
Report level:             verbose report, limited to 20 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock gmii_rx_clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
gmii_rx_dv  |    0.163(R)|    0.711(R)|gmii_rx_clk_BUFGP |   0.000|
gmii_rxd<0> |   -0.140(R)|    0.958(R)|gmii_rx_clk_BUFGP |   0.000|
gmii_rxd<1> |   -0.252(R)|    1.046(R)|gmii_rx_clk_BUFGP |   0.000|
gmii_rxd<2> |   -0.324(R)|    1.110(R)|gmii_rx_clk_BUFGP |   0.000|
gmii_rxd<3> |   -0.162(R)|    0.980(R)|gmii_rx_clk_BUFGP |   0.000|
gmii_rxd<4> |    0.144(R)|    0.739(R)|gmii_rx_clk_BUFGP |   0.000|
gmii_rxd<5> |   -0.117(R)|    0.949(R)|gmii_rx_clk_BUFGP |   0.000|
gmii_rxd<6> |    0.709(R)|    0.274(R)|gmii_rx_clk_BUFGP |   0.000|
gmii_rxd<7> |    0.192(R)|    0.689(R)|gmii_rx_clk_BUFGP |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sys0_clkn
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
fpga_rstn   |   -0.765(R)|    2.534(R)|ftop/clkIn_O      |   0.000|
------------+------------+------------+------------------+--------+

Setup/Hold to clock sys0_clkp
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
fpga_rstn   |   -0.765(R)|    2.534(R)|ftop/clkIn_O      |   0.000|
------------+------------+------------+------------------+--------+

Clock gmii_sysclk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
gmii_gtx_clk|    6.073(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.073(F)|ftop/gmiixo_clk_O |   0.000|
gmii_tx_en  |    6.088(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.088(F)|ftop/gmiixo_clk_O |   0.000|
gmii_tx_er  |    6.073(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.073(F)|ftop/gmiixo_clk_O |   0.000|
gmii_txd<0> |    6.088(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.088(F)|ftop/gmiixo_clk_O |   0.000|
gmii_txd<1> |    6.096(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.096(F)|ftop/gmiixo_clk_O |   0.000|
gmii_txd<2> |    6.096(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.096(F)|ftop/gmiixo_clk_O |   0.000|
gmii_txd<3> |    6.035(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.035(F)|ftop/gmiixo_clk_O |   0.000|
gmii_txd<4> |    6.035(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.035(F)|ftop/gmiixo_clk_O |   0.000|
gmii_txd<5> |    6.046(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.046(F)|ftop/gmiixo_clk_O |   0.000|
gmii_txd<6> |    6.046(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.046(F)|ftop/gmiixo_clk_O |   0.000|
gmii_txd<7> |    6.050(R)|ftop/gmiixo_clk_O |   0.000|
            |    6.050(F)|ftop/gmiixo_clk_O |   0.000|
------------+------------+------------------+--------+

Clock sys0_clkn to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
debug<16>   |    8.727(R)|debug_20_OBUF     |   0.000|
debug<18>   |    8.897(R)|debug_22_OBUF     |   0.000|
debug<19>   |    7.983(R)|debug_22_OBUF     |   0.000|
debug<21>   |    8.024(R)|debug_20_OBUF     |   0.000|
debug<23>   |    9.391(R)|debug_22_OBUF     |   0.000|
gmii_led    |    8.509(R)|debug_22_OBUF     |   0.000|
gmii_rstn   |    9.589(R)|debug_20_OBUF     |   0.000|
led<1>      |    8.136(R)|debug_20_OBUF     |   0.000|
led<3>      |    7.791(R)|debug_20_OBUF     |   0.000|
led<4>      |    9.100(R)|debug_20_OBUF     |   0.000|
led<5>      |   10.185(R)|debug_20_OBUF     |   0.000|
mdio_mdc    |   10.000(R)|debug_22_OBUF     |   0.000|
mdio_mdd    |   11.066(R)|debug_22_OBUF     |   0.000|
------------+------------+------------------+--------+

Clock sys0_clkp to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
debug<16>   |    8.727(R)|debug_20_OBUF     |   0.000|
debug<18>   |    8.897(R)|debug_22_OBUF     |   0.000|
debug<19>   |    7.983(R)|debug_22_OBUF     |   0.000|
debug<21>   |    8.024(R)|debug_20_OBUF     |   0.000|
debug<23>   |    9.391(R)|debug_22_OBUF     |   0.000|
gmii_led    |    8.509(R)|debug_22_OBUF     |   0.000|
gmii_rstn   |    9.589(R)|debug_20_OBUF     |   0.000|
led<1>      |    8.136(R)|debug_20_OBUF     |   0.000|
led<3>      |    7.791(R)|debug_20_OBUF     |   0.000|
led<4>      |    9.100(R)|debug_20_OBUF     |   0.000|
led<5>      |   10.185(R)|debug_20_OBUF     |   0.000|
mdio_mdc    |   10.000(R)|debug_22_OBUF     |   0.000|
mdio_mdd    |   11.066(R)|debug_22_OBUF     |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock gmii_rx_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    6.933|         |         |         |
sys0_clkn      |    1.760|         |         |         |
sys0_clkp      |    1.760|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock gmii_sysclk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_sysclk    |    8.504|         |    3.429|         |
sys0_clkn      |    5.055|         |         |         |
sys0_clkp      |    5.055|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkn
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.237|         |         |         |
gmii_sysclk    |    5.584|         |         |         |
sys0_clkn      |    9.306|         |         |         |
sys0_clkp      |    9.306|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sys0_clkp
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
gmii_rx_clk    |    7.237|         |         |         |
gmii_sysclk    |    5.584|         |         |         |
sys0_clkn      |    9.306|         |         |         |
sys0_clkp      |    9.306|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
gmii_sysclk    |debug<17>      |    9.998|
sys0_clkn      |debug<20>      |    4.462|
sys0_clkn      |debug<22>      |    4.900|
sys0_clkp      |debug<20>      |    4.462|
sys0_clkp      |debug<22>      |    4.900|
---------------+---------------+---------+


Analysis completed Thu May 24 09:55:35 2012 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 493 MB



