{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1440127983738 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1440127983739 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 20 20:33:03 2015 " "Processing started: Thu Aug 20 20:33:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1440127983739 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1440127983739 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ADCinterface -c top_ADCinterface " "Command: quartus_map --read_settings_files=on --write_settings_files=off ADCinterface -c top_ADCinterface" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1440127983739 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1440127984777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "AMdemodulator/AMdemod.v 1 1 " "Found 1 design units, including 1 entities, in source file AMdemodulator/AMdemod.v" { { "Info" "ISGN_ENTITY_NAME" "1 AMdemod " "Found entity 1: AMdemod" {  } { { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/LO.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/LO.v" { { "Info" "ISGN_ENTITY_NAME" "1 LO " "Found entity 1: LO" {  } { { "IP/LO/synthesis/LO.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/LO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/LO_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/LO_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 LO_nco_ii_0 " "Found entity 1: LO_nco_ii_0" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "IP/LO/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_apr_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_axor_1p_lpm " "Found entity 1: cordic_axor_1p_lpm" {  } { { "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/dop_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/dop_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 dop_reg " "Found entity 1: dop_reg" {  } { { "IP/LO/synthesis/submodules/dop_reg.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/dop_reg.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cord_seg_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_seg_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_seg_sel " "Found entity 1: cord_seg_sel" {  } { { "IP/LO/synthesis/submodules/cord_seg_sel.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_seg_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "IP/LO/synthesis/submodules/asj_dxx_g.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cord_init.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_init " "Found entity 1: cord_init" {  } { { "IP/LO/synthesis/submodules/cord_init.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_init.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cord_2c.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_2c " "Found entity 1: cord_2c" {  } { { "IP/LO/synthesis/submodules/cord_2c.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_2c.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "IP/LO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "IP/LO/synthesis/submodules/asj_nco_isdr.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cord_fs.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cord_fs.v" { { "Info" "ISGN_ENTITY_NAME" "1 cord_fs " "Found entity 1: cord_fs" {  } { { "IP/LO/synthesis/submodules/cord_fs.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cord_fs.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "IP/LO/synthesis/submodules/asj_dxx.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_zxor_1p_lpm " "Found entity 1: cordic_zxor_1p_lpm" {  } { { "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/asj_crd_par.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/asj_crd_par.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_crd_par " "Found entity 1: asj_crd_par" {  } { { "IP/LO/synthesis/submodules/asj_crd_par.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_crd_par.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 cordic_sxor_1p_lpm " "Found entity 1: cordic_sxor_1p_lpm" {  } { { "IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_sxor_1p_lpm.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/cic.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/cic.v" { { "Info" "ISGN_ENTITY_NAME" "1 cic " "Found entity 1: cic" {  } { { "IP/CIC/cic/synthesis/cic.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/cic.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128004939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128004939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_math_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg (cic) " "Found design unit 1: auk_dspip_math_pkg (cic)" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005487 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg-body " "Found design unit 2: auk_dspip_math_pkg-body" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_math_pkg.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_text_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_text_pkg (cic) " "Found design unit 1: auk_dspip_text_pkg (cic)" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005489 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_text_pkg-body " "Found design unit 2: auk_dspip_text_pkg-body" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_text_pkg.vhd" 76 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg (cic) " "Found design unit 1: auk_dspip_lib_pkg (cic)" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_lib_pkg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller-struct" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005492 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller " "Found entity 1: auk_dspip_avalon_streaming_controller" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller_pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller_pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_pe-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_pe-struct" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller_pe.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller_pe.vhd" 83 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005493 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_pe " "Found entity 1: auk_dspip_avalon_streaming_controller_pe" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller_pe.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller_pe.vhd" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink-rtl" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005495 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink " "Found entity 1: auk_dspip_avalon_streaming_sink" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink-rtl" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 121 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005497 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink " "Found entity 1: auk_dspip_avalon_streaming_block_sink" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink_fftfprvs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink_fftfprvs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_sink_fftfprvs-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_sink_fftfprvs-rtl" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink_fftfprvs.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink_fftfprvs.vhd" 123 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005499 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_sink_fftfprvs " "Found entity 1: auk_dspip_avalon_streaming_block_sink_fftfprvs" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink_fftfprvs.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_sink_fftfprvs.vhd" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source-rtl" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 105 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005501 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source " "Found entity 1: auk_dspip_avalon_streaming_source" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_source.vhd" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_block_source-rtl " "Found design unit 1: auk_dspip_avalon_streaming_block_source-rtl" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005503 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_block_source " "Found entity 1: auk_dspip_avalon_streaming_block_source" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_block_source.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_delay-rtl " "Found design unit 1: auk_dspip_delay-rtl" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_delay.vhd" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005504 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_delay " "Found entity 1: auk_dspip_delay" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_delay.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_delay.vhd" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastaddsub-beh " "Found design unit 1: auk_dspip_fastaddsub-beh" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 87 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005505 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastaddsub " "Found entity 1: auk_dspip_fastaddsub" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_fastaddsub.vhd" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_fastadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_fastadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_fastadd-beh " "Found design unit 1: auk_dspip_fastadd-beh" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_fastadd.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005506 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_fastadd " "Found entity 1: auk_dspip_fastadd" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_fastadd.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_fastadd.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_pipelined_adder-rtl " "Found design unit 1: auk_dspip_pipelined_adder-rtl" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 80 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005508 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_pipelined_adder " "Found entity 1: auk_dspip_pipelined_adder" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_pipelined_adder.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_roundsat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_roundsat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat-beh " "Found design unit 1: auk_dspip_roundsat-beh" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_roundsat.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005510 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat " "Found entity 1: auk_dspip_roundsat" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_roundsat.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_roundsat.vhd" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv 1 0 " "Found 1 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dsp_cic_common_pkg (SystemVerilog) (cic) " "Found design unit 1: alt_dsp_cic_common_pkg (SystemVerilog) (cic)" {  } { { "IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_dsp_cic_common_pkg.sv" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_cic_lib_pkg (cic) " "Found design unit 1: auk_dspip_cic_lib_pkg (cic)" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_cic_lib_pkg.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_differentiator-SYN " "Found design unit 1: auk_dspip_differentiator-SYN" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005566 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_differentiator " "Found entity 1: auk_dspip_differentiator" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_downsample-SYN " "Found design unit 1: auk_dspip_downsample-SYN" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd" 61 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005583 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_downsample " "Found entity 1: auk_dspip_downsample" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_downsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_integrator-SYN " "Found design unit 1: auk_dspip_integrator-SYN" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005609 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_integrator " "Found entity 1: auk_dspip_integrator" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_upsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_upsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_upsample-SYN " "Found design unit 1: auk_dspip_upsample-SYN" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_upsample.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005625 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_upsample " "Found entity 1: auk_dspip_upsample" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_upsample.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_upsample.vhd" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_channel_buffer-SYN " "Found design unit 1: auk_dspip_channel_buffer-SYN" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005640 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_channel_buffer " "Found entity 1: auk_dspip_channel_buffer" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_channel_buffer.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/auk_dspip_variable_downsample.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/auk_dspip_variable_downsample.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_variable_downsample-SYN " "Found design unit 1: auk_dspip_variable_downsample-SYN" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_variable_downsample.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_variable_downsample.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005657 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_variable_downsample " "Found entity 1: auk_dspip_variable_downsample" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_variable_downsample.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_variable_downsample.vhd" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/alt_cic_int_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_int_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_siso " "Found entity 1: alt_cic_int_siso" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_int_siso.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_int_siso.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_siso " "Found entity 1: alt_cic_dec_siso" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/alt_cic_int_simo.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_int_simo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_int_simo " "Found entity 1: alt_cic_int_simo" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_int_simo.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_int_simo.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/alt_cic_dec_miso.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_dec_miso.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_dec_miso " "Found entity 1: alt_cic_dec_miso" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_dec_miso.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_miso.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_cic_core " "Found entity 1: alt_cic_core" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cic_cic_ii_0 " "Found entity 1: cic_cic_ii_0" {  } { { "IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_ADCinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file top_ADCinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_ADCinterface " "Found entity 1: top_ADCinterface" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/ADCinterface_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/ADCinterface_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys " "Found entity 1: ADCinterface_qsys" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0 " "Found entity 1: ADCinterface_qsys_mm_interconnect_0" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005899 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_rsp_mux" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_mux" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_cmd_demux" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005910 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005910 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005910 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005910 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005910 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1440128005916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005919 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1440128005920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADCinterface_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1440128005926 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADCinterface_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1440128005926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005927 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADCinterface_qsys_mm_interconnect_0_router_001 " "Found entity 2: ADCinterface_qsys_mm_interconnect_0_router_001" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005927 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel ADCinterface_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1440128005928 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel ADCinterface_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at ADCinterface_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1440128005928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: ADCinterface_qsys_mm_interconnect_0_router_default_decode" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005929 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADCinterface_qsys_mm_interconnect_0_router " "Found entity 2: ADCinterface_qsys_mm_interconnect_0_router" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0 " "Found entity 1: ADCinterface_qsys_master_0" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0_p2b_adapter " "Found entity 1: ADCinterface_qsys_master_0_p2b_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0_b2p_adapter " "Found entity 1: ADCinterface_qsys_master_0_b2p_adapter" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005953 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005953 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005953 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005953 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 614 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005953 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 684 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005953 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 838 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_packets_to_bytes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_bytes_to_packets.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface_qsys_master_0_timing_adt " "Found entity 1: ADCinterface_qsys_master_0_timing_adt" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005961 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005961 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ADCinterface_qsys/synthesis/submodules/ADCinterface.v 1 1 " "Found 1 design units, including 1 entities, in source file ADCinterface_qsys/synthesis/submodules/ADCinterface.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCinterface " "Found entity 1: ADCinterface" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IP/ADCstream.v 1 1 " "Found 1 design units, including 1 entities, in source file IP/ADCstream.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADCstream " "Found entity 1: ADCstream" {  } { { "IP/ADCstream.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/ADCstream.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128005972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128005972 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_ADCinterface " "Elaborating entity \"top_ADCinterface\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1440128006200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys ADCinterface_qsys:ADCinterface " "Elaborating entity \"ADCinterface_qsys\" for hierarchy \"ADCinterface_qsys:ADCinterface\"" {  } { { "top_ADCinterface.v" "ADCinterface" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface ADCinterface_qsys:ADCinterface\|ADCinterface:adcinterface_0 " "Elaborating entity \"ADCinterface\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface:adcinterface_0\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "adcinterface_0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006229 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mem_null ADCinterface.v(82) " "Verilog HDL or VHDL warning at ADCinterface.v(82): object \"mem_null\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1440128006230 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(106) " "Verilog HDL assignment warning at ADCinterface.v(106): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006231 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(108) " "Verilog HDL assignment warning at ADCinterface.v(108): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006231 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(109) " "Verilog HDL assignment warning at ADCinterface.v(109): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006231 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(110) " "Verilog HDL assignment warning at ADCinterface.v(110): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006231 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(111) " "Verilog HDL assignment warning at ADCinterface.v(111): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006231 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(112) " "Verilog HDL assignment warning at ADCinterface.v(112): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006231 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(113) " "Verilog HDL assignment warning at ADCinterface.v(113): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006232 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(114) " "Verilog HDL assignment warning at ADCinterface.v(114): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006232 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(115) " "Verilog HDL assignment warning at ADCinterface.v(115): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006232 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 ADCinterface.v(116) " "Verilog HDL assignment warning at ADCinterface.v(116): truncated value with size 16 to match size of target (8)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006232 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface.v(148) " "Verilog HDL assignment warning at ADCinterface.v(148): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006235 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface.v(203) " "Verilog HDL assignment warning at ADCinterface.v(203): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006239 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface.v(204) " "Verilog HDL assignment warning at ADCinterface.v(204): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006239 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem\[9..14\] 0 ADCinterface.v(78) " "Net \"mem\[9..14\]\" at ADCinterface.v(78) has no driver or initial value, using a default initial value '0'" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 78 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1440128006244 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SDIO ADCinterface.v(20) " "Output port \"ADC_SDIO\" at ADCinterface.v(20) has no driver" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1440128006244 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface:adcinterface_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0 ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0 " "Elaborating entity \"ADCinterface_qsys_master_0\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "master_0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006302 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006307 ""}  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128006307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006309 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006426 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128006431 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006431 ""}  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128006431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006512 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128006518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006518 ""}  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128006518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0_timing_adt ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_timing_adt:timing_adt " "Elaborating entity \"ADCinterface_qsys_master_0_timing_adt\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_timing_adt:timing_adt\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "timing_adt" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006575 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready ADCinterface_qsys_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1440128006575 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "fifo" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006580 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "b2p" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "p2b" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "transacto" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_avalon_packets_to_master.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0_b2p_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"ADCinterface_qsys_master_0_b2p_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "b2p_adapter" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006712 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel ADCinterface_qsys_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at ADCinterface_qsys_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1440128006712 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 ADCinterface_qsys_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at ADCinterface_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128006713 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_master_0:master_0|ADCinterface_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_master_0_p2b_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"ADCinterface_qsys_master_0_p2b_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|ADCinterface_qsys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "p2b_adapter" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" "rst_controller" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0 ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "ADCinterface_qsys/synthesis/ADCinterface_qsys.v" "mm_interconnect_0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/ADCinterface_qsys.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:master_0_master_translator\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "master_0_master_translator" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:adcinterface_0_avmm_control_translator\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_translator" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_agent" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:adcinterface_0_avmm_control_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:adcinterface_0_avmm_control_agent_rsp_fifo\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_agent_rsp_fifo" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "router" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 476 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128006993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router_default_decode ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router\|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router:router\|ADCinterface_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router_001 ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router_001\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "router_001" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_router_001_default_decode ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001\|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_router_001:router_001\|ADCinterface_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_router_001.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_burst_adapter" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:adcinterface_0_avmm_control_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_cmd_demux ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_cmd_mux ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_rsp_mux ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_rsp_width_adapter" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007082 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1440128007099 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1440128007100 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1440128007100 "|top_ADCinterface|ADCinterface_qsys:ADCinterface|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:adcinterface_0_avmm_control_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:adcinterface_0_avmm_control_cmd_width_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "adcinterface_0_avmm_control_cmd_width_adapter" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0.v" 771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_mm_interconnect_0:mm_interconnect_0\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/ADCinterface_qsys/synthesis/submodules/ADCinterface_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADCstream ADCstream:ADCstream " "Elaborating entity \"ADCstream\" for hierarchy \"ADCstream:ADCstream\"" {  } { { "top_ADCinterface.v" "ADCstream" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component " "Elaborating entity \"altddio_in\" for hierarchy \"ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\"" {  } { { "IP/ADCstream.v" "ALTDDIO_IN_component" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/ADCstream.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component " "Elaborated megafunction instantiation \"ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\"" {  } { { "IP/ADCstream.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/ADCstream.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128007319 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component " "Instantiated megafunction \"ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007320 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007320 ""}  } { { "IP/ADCstream.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/ADCstream.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128007320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_1af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_1af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_1af " "Found entity 1: ddio_in_1af" {  } { { "db/ddio_in_1af.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/ddio_in_1af.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128007378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128007378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_1af ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\|ddio_in_1af:auto_generated " "Elaborating entity \"ddio_in_1af\" for hierarchy \"ADCstream:ADCstream\|altddio_in:ALTDDIO_IN_component\|ddio_in_1af:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AMdemod AMdemod:AMdemod " "Elaborating entity \"AMdemod\" for hierarchy \"AMdemod:AMdemod\"" {  } { { "top_ADCinterface.v" "AMdemod" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 79 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007390 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 AMdemod.v(50) " "Verilog HDL assignment warning at AMdemod.v(50): truncated value with size 16 to match size of target (8)" {  } { { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128007392 "|top_ADCinterface|AMdemod:AMdemod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 AMdemod.v(51) " "Verilog HDL assignment warning at AMdemod.v(51): truncated value with size 16 to match size of target (8)" {  } { { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128007392 "|top_ADCinterface|AMdemod:AMdemod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 AMdemod.v(59) " "Verilog HDL assignment warning at AMdemod.v(59): truncated value with size 24 to match size of target (8)" {  } { { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128007392 "|top_ADCinterface|AMdemod:AMdemod"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 AMdemod.v(60) " "Verilog HDL assignment warning at AMdemod.v(60): truncated value with size 24 to match size of target (8)" {  } { { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1440128007392 "|top_ADCinterface|AMdemod:AMdemod"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LO AMdemod:AMdemod\|LO:LO " "Elaborating entity \"LO\" for hierarchy \"AMdemod:AMdemod\|LO:LO\"" {  } { { "AMdemodulator/AMdemod.v" "LO" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LO_nco_ii_0 AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0 " "Elaborating entity \"LO_nco_ii_0\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\"" {  } { { "IP/LO/synthesis/LO.v" "nco_ii_0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/LO.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_init AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_init:ci " "Elaborating entity \"cord_init\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_init:ci\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ci" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_fs AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_fs:cfs " "Elaborating entity \"cord_fs\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_fs:cfs\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "cfs" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_seg_sel AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_seg_sel:css " "Elaborating entity \"cord_seg_sel\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_seg_sel:css\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "css" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux000" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "IP/LO/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_hth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128007661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128007661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux001" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux002" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "IP/LO/synthesis/submodules/asj_dxx.v" "ux014" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "IP/LO/synthesis/submodules/asj_dxx.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128007712 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007712 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007712 ""}  } { { "IP/LO/synthesis/submodules/asj_dxx.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_dxx.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128007712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmh " "Found entity 1: add_sub_cmh" {  } { { "db/add_sub_cmh.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_cmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128007769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128007769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmh AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated " "Elaborating entity \"add_sub_cmh\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux0219" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u3" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" "u0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\"" {  } { { "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128007818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0 " "Instantiated megafunction \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007819 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007819 ""}  } { { "IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_zxor_1p_lpm.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128007819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkg " "Found entity 1: add_sub_fkg" {  } { { "db/add_sub_fkg.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_fkg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128007873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128007873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fkg AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_fkg:auto_generated " "Elaborating entity \"add_sub_fkg\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u3\|lpm_add_sub:u0\|add_sub_fkg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u4\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u4" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u5" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" "u0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007927 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\"" {  } { { "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128007938 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0 " "Instantiated megafunction \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007938 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007938 ""}  } { { "IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/cordic_axor_1p_lpm.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128007938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s0h " "Found entity 1: add_sub_s0h" {  } { { "db/add_sub_s0h.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_s0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128007990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128007990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s0h AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_s0h:auto_generated " "Elaborating entity \"add_sub_s0h\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u5\|lpm_add_sub:u0\|add_sub_s0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128007992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u6\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u6" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u7\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u7" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u8\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u8" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 369 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u9\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u9" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u10\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u10" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 379 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u11\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u11" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008101 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u12\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u12" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u13\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u13" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 394 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u14\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u14" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u15\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u15" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u16\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u16" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u17\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u17" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u18\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u18" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u19\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u19" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u20\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u20" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u21\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u21" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u22\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u22" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u23\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u23" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u24\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u24" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u25\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u25" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u26\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u26" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u27\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u27" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u28\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u28" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u29\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u29" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u30 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u30\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u30" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u31 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u31\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u31" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u32 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u32\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u32" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u33 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u33\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u33" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u34 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u34\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u34" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u35 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u35\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u35" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u36 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u36\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u36" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u37 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u37\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u37" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u38 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u38\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u38" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u39 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u39\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u39" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u40 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u40\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u40" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u41 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u41\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u41" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u42 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u42\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u42" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u43 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u43\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u43" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u44 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u44\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u44" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 549 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_zxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u45 " "Elaborating entity \"cordic_zxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_zxor_1p_lpm:u45\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u45" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_sxor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u46 " "Elaborating entity \"cordic_sxor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_sxor_1p_lpm:u46\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u46" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cordic_axor_1p_lpm AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u47 " "Elaborating entity \"cordic_axor_1p_lpm\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cordic_axor_1p_lpm:u47\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "u47" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cord_2c AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_2c:cordinv " "Elaborating entity \"cord_2c\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|cord_2c:cordinv\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "cordinv" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 578 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_crd_par AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_crd_par:ux005 " "Elaborating entity \"asj_crd_par\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_crd_par:ux005\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux005" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 591 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dop_reg AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|dop_reg:dop " "Elaborating entity \"dop_reg\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|dop_reg:dop\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "dop" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "IP/LO/synthesis/submodules/LO_nco_ii_0.v" "ux710isdr" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/LO_nco_ii_0.v" 612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "IP/LO/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008941 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "IP/LO/synthesis/submodules/asj_nco_isdr.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128008952 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008952 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128008952 ""}  } { { "IP/LO/synthesis/submodules/asj_nco_isdr.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/LO/synthesis/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128008952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cki " "Found entity 1: cntr_cki" {  } { { "db/cntr_cki.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_cki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128009005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128009005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_cki AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_cki:auto_generated " "Elaborating entity \"cntr_cki\" for hierarchy \"AMdemod:AMdemod\|LO:LO\|LO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_cki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic AMdemod:AMdemod\|cic:cic_1 " "Elaborating entity \"cic\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\"" {  } { { "AMdemodulator/AMdemod.v" "cic_1" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cic_cic_ii_0 AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0 " "Elaborating entity \"cic_cic_ii_0\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\"" {  } { { "IP/CIC/cic/synthesis/cic.v" "cic_ii_0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/cic.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_core AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core " "Elaborating entity \"alt_cic_core\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\"" {  } { { "IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" "core" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\"" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" "input_sink" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo " "Elaborating entity \"scfifo\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\"" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "\\normal_fifo:fifo_eab_on:in_fifo" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_agn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_agn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_agn1 " "Found entity 1: scfifo_agn1" {  } { { "db/scfifo_agn1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/scfifo_agn1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128009211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128009211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_agn1 AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated " "Elaborating entity \"scfifo_agn1\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_3re1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_3re1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_3re1 " "Found entity 1: a_dpfifo_3re1" {  } { { "db/a_dpfifo_3re1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128009222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128009222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_3re1 AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo " "Elaborating entity \"a_dpfifo_3re1\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\"" {  } { { "db/scfifo_agn1.tdf" "dpfifo" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/scfifo_agn1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_03m1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_03m1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_03m1 " "Found entity 1: altsyncram_03m1" {  } { { "db/altsyncram_03m1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_03m1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128009288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128009288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_03m1 AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram " "Elaborating entity \"altsyncram_03m1\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram\"" {  } { { "db/a_dpfifo_3re1.tdf" "FIFOram" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_2l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2l8 " "Found entity 1: cmpr_2l8" {  } { { "db/cmpr_2l8.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_2l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128009356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128009356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cmpr_2l8:almost_full_comparer " "Elaborating entity \"cmpr_2l8\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cmpr_2l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_3re1.tdf" "almost_full_comparer" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2l8 AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cmpr_2l8:two_comparison " "Elaborating entity \"cmpr_2l8\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cmpr_2l8:two_comparison\"" {  } { { "db/a_dpfifo_3re1.tdf" "two_comparison" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgb " "Found entity 1: cntr_fgb" {  } { { "db/cntr_fgb.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_fgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128009420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128009420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fgb AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cntr_fgb:rd_ptr_msb " "Elaborating entity \"cntr_fgb\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cntr_fgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_3re1.tdf" "rd_ptr_msb" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sg7 " "Found entity 1: cntr_sg7" {  } { { "db/cntr_sg7.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_sg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128009482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128009482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sg7 AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cntr_sg7:usedw_counter " "Elaborating entity \"cntr_sg7\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cntr_sg7:usedw_counter\"" {  } { { "db/a_dpfifo_3re1.tdf" "usedw_counter" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ggb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ggb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ggb " "Found entity 1: cntr_ggb" {  } { { "db/cntr_ggb.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_ggb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128009542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128009542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ggb AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cntr_ggb:wr_ptr " "Elaborating entity \"cntr_ggb\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|cntr_ggb:wr_ptr\"" {  } { { "db/a_dpfifo_3re1.tdf" "wr_ptr" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0 " "Elaborating entity \"auk_dspip_avalon_streaming_source\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_source:output_source_0\"" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" "output_source_0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller " "Elaborating entity \"auk_dspip_avalon_streaming_controller\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\"" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" "avalon_controller" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cic_dec_siso AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one " "Elaborating entity \"alt_cic_dec_siso\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\"" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" "dec_one" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_integrator AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration " "Elaborating entity \"auk_dspip_integrator\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\"" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" "integrator\[0\].integration" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\"" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_6oi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_6oi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_6oi " "Found entity 1: add_sub_6oi" {  } { { "db/add_sub_6oi.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_6oi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128009773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128009773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_6oi AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_6oi:auto_generated " "Elaborating entity \"add_sub_6oi\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|lpm_add_sub:\\glogic:integrator_pipeline_0_generate:u0\|add_sub_6oi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_delay AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1 " "Elaborating entity \"auk_dspip_delay\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_integrator:integrator\[0\].integration\|auk_dspip_delay:\\glogic:integrator_pipeline_0_generate:u1\"" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd" "\\glogic:integrator_pipeline_0_generate:u1" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_integrator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_downsample AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:first_dsample " "Elaborating entity \"auk_dspip_downsample\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_downsample:first_dsample\"" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" "first_dsample" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_channel_buffer AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator " "Elaborating entity \"auk_dspip_channel_buffer\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\"" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" "fifo_regulator" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128009983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_differentiator AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff " "Elaborating entity \"auk_dspip_differentiator\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\"" {  } { { "IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" "differentiate_stages\[0\].auk_dsp_diff" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_dec_siso.sv" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128010007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\|lpm_add_sub:u0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\|lpm_add_sub:u0\"" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd" "u0" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_differentiator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128010035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pi " "Found entity 1: add_sub_7pi" {  } { { "db/add_sub_7pi.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/add_sub_7pi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128010099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128010099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pi AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\|lpm_add_sub:u0\|add_sub_7pi:auto_generated " "Elaborating entity \"add_sub_7pi\" for hierarchy \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_differentiator:differentiate_stages\[0\].auk_dsp_diff\|lpm_add_sub:u0\|add_sub_7pi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128010100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4b84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4b84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4b84 " "Found entity 1: altsyncram_4b84" {  } { { "db/altsyncram_4b84.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_4b84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128016151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128016151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128016431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128016431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128016515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128016515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rai " "Found entity 1: cntr_rai" {  } { { "db/cntr_rai.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_rai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128016619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128016619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128016684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128016684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_a2j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128016770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128016770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a9i " "Found entity 1: cntr_a9i" {  } { { "db/cntr_a9i.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_a9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128016889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128016889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128016953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128016953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128017035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128017035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128017094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128017094 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128017509 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1440128017666 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.08.20.20:33:46 Progress: Loading sldc8f641fe/alt_sld_fab_wrapper_hw.tcl " "2015.08.20.20:33:46 Progress: Loading sldc8f641fe/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1440128026650 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1440128030827 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1440128031242 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1440128032358 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1440128032384 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1440128032425 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1440128032515 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1440128032521 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1440128032522 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1440128033303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc8f641fe/alt_sld_fab.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128033448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128033448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128033509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128033509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128033511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128033511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128033523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128033523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 166 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128033571 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128033571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128033571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/ip/sldc8f641fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128033592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128033592 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram\|q_b\[8\] " "Synthesized away node \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_03m1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_03m1.tdf" 296 2 0 } } { "db/a_dpfifo_3re1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 46 2 0 } } { "db/scfifo_agn1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/scfifo_agn1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" 187 0 0 } } { "IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" 213 0 0 } } { "IP/CIC/cic/synthesis/cic.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/cic.v" 31 0 0 } } { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 32 0 0 } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128035647 "|top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram\|q_b\[9\] " "Synthesized away node \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_03m1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_03m1.tdf" 328 2 0 } } { "db/a_dpfifo_3re1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 46 2 0 } } { "db/scfifo_agn1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/scfifo_agn1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" 187 0 0 } } { "IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" 213 0 0 } } { "IP/CIC/cic/synthesis/cic.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/cic.v" 31 0 0 } } { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 32 0 0 } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128035647 "|top_ADCinterface|AMdemod:AMdemod|cic:cic_1|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram\|q_b\[8\] " "Synthesized away node \"AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_03m1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_03m1.tdf" 296 2 0 } } { "db/a_dpfifo_3re1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 46 2 0 } } { "db/scfifo_agn1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/scfifo_agn1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" 187 0 0 } } { "IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" 213 0 0 } } { "IP/CIC/cic/synthesis/cic.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/cic.v" 31 0 0 } } { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 43 0 0 } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128035647 "|top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram\|q_b\[9\] " "Synthesized away node \"AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_sink:input_sink\|scfifo:\\normal_fifo:fifo_eab_on:in_fifo\|scfifo_agn1:auto_generated\|a_dpfifo_3re1:dpfifo\|altsyncram_03m1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_03m1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_03m1.tdf" 328 2 0 } } { "db/a_dpfifo_3re1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/a_dpfifo_3re1.tdf" 46 2 0 } } { "db/scfifo_agn1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/scfifo_agn1.tdf" 39 2 0 } } { "scfifo.tdf" "" { Text "/home/eric/altera/15.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } } { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_sink.vhd" 635 0 0 } } { "IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/alt_cic_core.sv" 187 0 0 } } { "IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/cic_cic_ii_0.sv" 213 0 0 } } { "IP/CIC/cic/synthesis/cic.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/cic.v" 31 0 0 } } { "AMdemodulator/AMdemod.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/AMdemodulator/AMdemod.v" 43 0 0 } } { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 79 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128035647 "|top_ADCinterface|AMdemod:AMdemod|cic:cic_2|cic_cic_ii_0:cic_ii_0|alt_cic_core:core|auk_dspip_avalon_streaming_sink:input_sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_agn1:auto_generated|a_dpfifo_3re1:dpfifo|altsyncram_03m1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1440128035647 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1440128035647 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128041223 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 56 " "Parameter WIDTH_A set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 1 " "Parameter WIDTHAD_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2 " "Parameter NUMWORDS_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 56 " "Parameter WIDTH_B set to 56" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 1 " "Parameter WIDTHAD_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2 " "Parameter NUMWORDS_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 60 " "Parameter WIDTH_A set to 60" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 1 " "Parameter WIDTHAD_A set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 2 " "Parameter NUMWORDS_A set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 60 " "Parameter WIDTH_B set to 60" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 1 " "Parameter WIDTHAD_B set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 2 " "Parameter NUMWORDS_B set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RDCONTROL_REG_B CLOCK0 " "Parameter RDCONTROL_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "LO:AM_gen\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|dxxpdo_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"LO:AM_gen\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|dxxpdo_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 35 " "Parameter TAP_DISTANCE set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1440128048092 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128048092 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1440128048092 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"ADCinterface_qsys:ADCinterface\|ADCinterface_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048141 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128048141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g0n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g0n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g0n1 " "Found entity 1: altsyncram_g0n1" {  } { { "db/altsyncram_g0n1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_g0n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128048201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128048201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128048234 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 56 " "Parameter \"WIDTH_A\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 56 " "Parameter \"WIDTH_B\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048235 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128048235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_osp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_osp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_osp1 " "Found entity 1: altsyncram_osp1" {  } { { "db/altsyncram_osp1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_osp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128048309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128048309 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128048388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|alt_cic_dec_siso:dec_one\|auk_dspip_channel_buffer:fifo_regulator\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 60 " "Parameter \"WIDTH_A\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 60 " "Parameter \"WIDTH_B\" = \"60\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RDCONTROL_REG_B CLOCK0 " "Parameter \"RDCONTROL_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048389 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128048389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esp1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esp1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esp1 " "Found entity 1: altsyncram_esp1" {  } { { "db/altsyncram_esp1.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_esp1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128048468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128048468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LO:AM_gen\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Elaborated megafunction instantiation \"LO:AM_gen\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128048549 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LO:AM_gen\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0 " "Instantiated megafunction \"LO:AM_gen\|LO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|altshift_taps:dxxpdo_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 35 " "Parameter \"TAP_DISTANCE\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048549 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128048549 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1440128048549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vuu " "Found entity 1: shift_taps_vuu" {  } { { "db/shift_taps_vuu.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/shift_taps_vuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128048602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128048602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vr91 " "Found entity 1: altsyncram_vr91" {  } { { "db/altsyncram_vr91.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/altsyncram_vr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128048668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128048668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_hjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_hjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_hjf " "Found entity 1: cntr_hjf" {  } { { "db/cntr_hjf.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cntr_hjf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128048730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128048730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/db/cmpr_e9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1440128048791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1440128048791 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "NCO Compiler " "\"NCO Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1440128050734 ""} { "Warning" "WSGN_FOUND_OCP_CORE" "CIC Compiler " "\"CIC Compiler\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Quartus II" 0 -1 1440128050734 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Quartus II" 0 -1 1440128050734 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "altera_cic_ii " "Messages from megafunction that supports OpenCore Plus feature altera_cic_ii" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1440128050981 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1440128050981 ""} { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "NCO MegaCore " "Messages from megafunction that supports OpenCore Plus feature NCO MegaCore" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The output signals fsin_o and fcos_o are forced low when the evaluation time expires " "The output signals fsin_o and fcos_o are forced low when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Quartus II" 0 -1 1440128050981 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Quartus II" 0 -1 1440128050981 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Quartus II" 0 -1 1440128050981 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Quartus II" 0 -1 1440128050981 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Quartus II" 0 -1 1440128050982 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1440128051017 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_adc_csbn VCC " "Pin \"adc_interface_adc_csbn\" is stuck at VCC" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_adc_csbn"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_adc_sdio GND " "Pin \"adc_interface_adc_sdio\" is stuck at GND" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_adc_sdio"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_adc_sclk GND " "Pin \"adc_interface_adc_sclk\" is stuck at GND" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_adc_sclk"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_adc_oen GND " "Pin \"adc_interface_adc_oen\" is stuck at GND" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_adc_oen"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_adc_sdon GND " "Pin \"adc_interface_adc_sdon\" is stuck at GND" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_adc_sdon"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_cha_3p5 VCC " "Pin \"adc_interface_cha_3p5\" is stuck at VCC" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_cha_3p5"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_cha_2x VCC " "Pin \"adc_interface_cha_2x\" is stuck at VCC" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_cha_2x"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_cha_8p5x VCC " "Pin \"adc_interface_cha_8p5x\" is stuck at VCC" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_cha_8p5x"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_cha_en GND " "Pin \"adc_interface_cha_en\" is stuck at GND" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_cha_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_chb_en GND " "Pin \"adc_interface_chb_en\" is stuck at GND" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_chb_en"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_chb_3p5x VCC " "Pin \"adc_interface_chb_3p5x\" is stuck at VCC" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_chb_3p5x"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_chb_2x VCC " "Pin \"adc_interface_chb_2x\" is stuck at VCC" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_chb_2x"} { "Warning" "WMLS_MLS_STUCK_PIN" "adc_interface_chb_8p5x VCC " "Pin \"adc_interface_chb_8p5x\" is stuck at VCC" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1440128057792 "|top_ADCinterface|adc_interface_chb_8p5x"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1440128057792 ""}
{ "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT_HDR" "" "Inserted logic cells for Maximum Fan-Out assignment" { { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|stall_reg " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"AMdemod:AMdemod\|cic:cic_1\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|stall_reg\"" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 86 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128062079 ""} { "Info" "IFTM_FTM_INSERTED_LCELL_TO_HONOR_MAX_FANOUT" "1 AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|stall_reg " "Inserted 1 logic cells for Maximum Fan-Out assignment on \"AMdemod:AMdemod\|cic:cic_2\|cic_cic_ii_0:cic_ii_0\|alt_cic_core:core\|auk_dspip_avalon_streaming_controller:avalon_controller\|stall_reg\"" {  } { { "IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/IP/CIC/cic/synthesis/submodules/auk_dspip_avalon_streaming_controller.vhd" 86 -1 0 } }  } 0 18058 "Inserted %1!d! logic cells for Maximum Fan-Out assignment on \"%2!s!\"" 0 0 "Quartus II" 0 -1 1440128062079 ""}  } {  } 0 18062 "Inserted logic cells for Maximum Fan-Out assignment" 0 0 "Quartus II" 0 -1 1440128062079 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "402 " "402 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1440128062458 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128063504 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/eric/Documents/Verilog_stuff/AMdemod/output_files/top_ADCinterface.map.smsg " "Generated suppressed messages file /home/eric/Documents/Verilog_stuff/AMdemod/output_files/top_ADCinterface.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1440128064154 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 249 329 0 0 80 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 249 of its 329 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 80 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1440128066900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "35 8 0 0 0 " "Adding 35 node(s), including 8 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1440128067734 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128067734 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttonsandswitches_b1 " "No output dependent on input pin \"buttonsandswitches_b1\"" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 24 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128070938 "|top_ADCinterface|buttonsandswitches_b1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttonsandswitches_b2 " "No output dependent on input pin \"buttonsandswitches_b2\"" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 25 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128070938 "|top_ADCinterface|buttonsandswitches_b2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttonsandswitches_sw1 " "No output dependent on input pin \"buttonsandswitches_sw1\"" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 26 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128070938 "|top_ADCinterface|buttonsandswitches_sw1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttonsandswitches_sw2 " "No output dependent on input pin \"buttonsandswitches_sw2\"" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128070938 "|top_ADCinterface|buttonsandswitches_sw2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "buttonsandswitches_sw3 " "No output dependent on input pin \"buttonsandswitches_sw3\"" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 28 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128070938 "|top_ADCinterface|buttonsandswitches_sw3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_clk " "No output dependent on input pin \"clk_clk\"" {  } { { "top_ADCinterface.v" "" { Text "/home/eric/Documents/Verilog_stuff/AMdemod/top_ADCinterface.v" 29 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1440128070938 "|top_ADCinterface|clk_clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1440128070938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13857 " "Implemented 13857 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1440128071030 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1440128071030 ""} { "Info" "ICUT_CUT_TM_LCELLS" "13504 " "Implemented 13504 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1440128071030 ""} { "Info" "ICUT_CUT_TM_RAMS" "292 " "Implemented 292 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1440128071030 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1440128071030 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1440128071030 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 64 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 64 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1399 " "Peak virtual memory: 1399 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1440128071291 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 20 20:34:31 2015 " "Processing ended: Thu Aug 20 20:34:31 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1440128071291 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:28 " "Elapsed time: 00:01:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1440128071291 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:30 " "Total CPU time (on all processors): 00:02:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1440128071291 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1440128071291 ""}
