/*COPYRIGHT**
    Copyright (C) 2019-2020 Intel Corporation.  All Rights Reserved.

    Permission is hereby granted, free of charge, to any person obtaining a copy
    of this software and associated documentation files (the "Software"), to deal
    in the Software without restriction, including without limitation the rights
    to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
    copies of the Software, and to permit persons to whom the Software is
    furnished to do so, subject to the following conditions:

    The above copyright notice and this permission notice shall be included in all
    copies or substantial portions of the Software.

    THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
    IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
    FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
    AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
    LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
    OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
    SOFTWARE.






**COPYRIGHT*/






#ifndef _PMU_INFO_MSR_H_INC_
#define _PMU_INFO_MSR_H_INC_


static PMU_MSR_INFO_NODE core_1[] = {
	{0xC1, 0, 0x3},	{0x1D9}, {0x3F1}, {0x309, 0, 0, 1},
	{0x30A, 0, 0, 1}, {0x30B, 0, 0, 1}, {0x345, 0, 0, 1}, {0x38D, 0, 0, 1},
	{0x38E}, {0x38F}, {0x390}, {0x1C8}, {0x3F7}, {0x600}, {0x1A0},
 	{0x186, 0, 0x3}, {0x1C9}, {0xCE}, {0x1A4}, {0x1A6}, {0x1A7}, {0x34},
	{0x0}
};

static PMU_MSR_INFO_NODE core_2[] = {
	{0xC5, 0, 0, 1}, {0xC6, 0, 0, 1}, {0xC7, 0, 0, 1}, {0xC8, 0, 0, 1},
	{0x3F6}, {0x18A, 0, 0x3, 1}, {0x1AD}, {0x1AE}, {0x0}
};

static PMU_MSR_INFO_NODE core_3[] = {
	{0x680, 0, 0xF}, {0x6C0, 0, 0xF}, {0x1B}, {0x0}
};

static PMU_MSR_INFO_NODE core_4[] = {
	{0x3F2}, {0x30C}, {0x329, 0, 0, 1}, {0x0}
};

static PMU_MSR_INFO_NODE core_5[] = {
	{0x40, 0, 0x7}, {0x60, 0, 0x7}, {0xCD}, {0x0}
};

static PMU_MSR_INFO_NODE core_6[] = {
	{0xDC0, 0, 0x1F}, {0x0}
};

static PMU_MSR_INFO_NODE core_7[] = {
	{0x690, 0, 0xF}, {0x6D0, 0, 0xF}, {0x0}
};

static PMU_MSR_INFO_NODE core_8[] = {
	{0x1AF}, {0x0}
};

static PMU_MSR_INFO_NODE uncore_1[] = {
	{0xC00}, {0x0},
};

static PMU_MSR_INFO_NODE uncore_2[] = {
	{0x700}, {0x702}, {0x0},
};

static PMU_MSR_INFO_NODE uncore_3[] = {
	{0x1F80}, {0x1F82}, {0x0}
};

static PMU_MSR_INFO_NODE uncore_4[] = {
	{0xE01, 0, 0x1}, {0x0}
};

static PMU_MSR_INFO_NODE uncore_5[] = {
    	{0x391, 0, 0x1}, {0x0}
};

static PMU_MSR_INFO_NODE cbox_1[] = {
	{0x396}, {0x0}
};

static PMU_MSR_INFO_NODE cbox_2[] = {
	{0xE00, 0, 0x6}, {0xE08, 0, 0x4}, {0xE10, 0, 0xB}, {0xE20, 0, 0xB},
	{0xE30, 0, 0xB}, {0xE40, 0, 0xB}, {0xE50, 0, 0xB}, {0xE60, 0, 0xB},
	{0xE70, 0, 0xB}, {0xE80, 0, 0xB}, {0xE90, 0, 0xB}, {0xEA0, 0, 0xB},
	{0xEB0, 0, 0xB}, {0xEC0, 0, 0xB}, {0xED0, 0, 0xB}, {0xEE0, 0, 0xB},
	{0xEF0, 0, 0xB}, {0xF00, 0, 0xB}, {0xF10, 0, 0xB}, {0xF20, 0, 0xB},
	{0xF30, 0, 0xB}, {0xF40, 0, 0xB}, {0xF50, 0, 0xB}, {0xF60, 0, 0xB},
	{0xF70, 0, 0xB}, {0x0}
};

static PMU_MSR_INFO_NODE cbox_3[] = {
	{0xD15}, {0xD35}, {0xD55}, {0xD75}, {0xD95}, {0xDB5}, {0xDD5}, {0xDF5},
	{0xE15}, {0xE35}, {0xE55}, {0xE75}, {0xE95}, {0xEB5}, {0xED5}, {0x0}
};

static PMU_MSR_INFO_NODE cbox_4[] = {
	{0xD1A}, {0xD3A}, {0xD5A}, {0xD7A}, {0xD9A}, {0xDBA}, {0xDDA}, {0xDFA},
	{0xE1A}, {0xE3A}, {0xE5A}, {0xE7A}, {0xE9A}, {0xEBA}, {0xEDA}, {0x0}
};

static PMU_MSR_INFO_NODE cbox_5[] = {
	{0xD04}, {0xD24}, {0xD44}, {0xD64}, {0xD84}, {0xDA4}, {0xDC4}, {0xDE4},
	{0xE04}, {0xE24}, {0xE44}, {0xE64}, {0xE84}, {0xEA4}, {0xEC4},
	{0xD10, 0, 0x3}, {0xD30, 0, 0x3}, {0xD50, 0, 0x3}, {0xD70, 0, 0x3},
	{0xD90, 0, 0x3}, {0xDB0, 0, 0x3}, {0xDD0, 0, 0x3}, {0xDF0, 0, 0x3},
	{0xE10, 0, 0x3}, {0xE30, 0, 0x3}, {0xE50, 0, 0x3}, {0xE70, 0, 0x3},
	{0xE90, 0, 0x3}, {0xEB0, 0, 0x3}, {0xED0, 0, 0x3}, {0xD14}, {0xD34},
	{0xD54}, {0xD74}, {0xD94}, {0xDB4}, {0xDD4}, {0xDF4}, {0xE14}, {0xE34},
	{0xE54}, {0xE74}, {0xE94}, {0xEB4}, {0xED4}, {0xD16, 0, 0x3},
	{0xD36, 0, 0x3}, {0xD56, 0, 0x3}, {0xD76, 0, 0x3}, {0xD96, 0, 0x3},
	{0xDB6, 0, 0x3}, {0xDD6, 0, 0x3}, {0xDF6, 0, 0x3}, {0xE16, 0, 0x3},
	{0xE36, 0, 0x3}, {0xE56, 0, 0x3}, {0xE76, 0, 0x3}, {0xE96, 0, 0x3},
	{0xEB6, 0, 0x3}, {0xED6, 0, 0x3}, {0}
};

static PMU_MSR_INFO_NODE cbox_6[] = {
	{0x700, 0, 0x4}, {0x708, 0, 0x4}, {0x710, 0, 0x4}, {0x718, 0, 0x4},
	{0x720, 0, 0x4}, {0x728, 0, 0x4}, {0x730, 0, 0x4}, {0x738, 0, 0x4},
	{0x0}
};

static PMU_MSR_INFO_NODE cbox_7[] = {
	{0x700, 0, 0x69}, {0xF70, 0, 0x9}, {0x0}
};

static PMU_MSR_INFO_NODE cbox_8[] = {
	{0x700, 0, 0x49}, {0x0}
};

static PMU_MSR_INFO_NODE cha_1[] = {
	{0xE00, 0, 0xB}, {0xE10, 0, 0xB}, {0xE20, 0, 0xB}, {0xE30, 0, 0xB},
	{0xE40, 0, 0xB}, {0xE50, 0, 0xB}, {0xE60, 0, 0xB}, {0xE70, 0, 0xB},
	{0xE80, 0, 0xB}, {0xE90, 0, 0xB}, {0xEA0, 0, 0xB}, {0xEB0, 0, 0xB},
	{0xEC0, 0, 0xB}, {0xED0, 0, 0xB}, {0xEE0, 0, 0xB}, {0xEF0, 0, 0xB},
	{0xF00, 0, 0xB}, {0xF10, 0, 0xB}, {0xF20, 0, 0xB}, {0xF30, 0, 0xB},
	{0xF40, 0, 0xB}, {0xF50, 0, 0xB}, {0xF60, 0, 0xB}, {0xF70, 0, 0xB},
	{0xF80, 0, 0xB}, {0xF90, 0, 0xB}, {0xFA0, 0, 0xB}, {0xFB0, 0, 0xB},
	{0x0}
};

static PMU_MSR_INFO_NODE cha_2[] = {
	{0xE00, 0, 0x1C8}, {0x0}
};

static PMU_MSR_INFO_NODE cha_4[] = {
	{0x1C00, 0, 0xB}, {0x1C10, 0, 0xB}, {0x1C20, 0, 0xB}, {0x1C30, 0, 0xB},
	{0x1C40, 0, 0xB}, {0x1C50, 0, 0xB}, {0x0}
};

static PMU_MSR_INFO_NODE iio_1[] = {
	{0xA40, 0, 0x5}, {0xA47, 0, 0x4}, {0xB00, 0, 0xF}, {0xA60, 0, 0x5},
	{0xA67, 0, 0x4}, {0xB10, 0, 0xF}, {0xA80, 0, 0x5}, {0xA87, 0, 0x4},
	{0xB20, 0, 0xF}, {0xAA0, 0, 0x5}, {0xAA7, 0, 0x4}, {0xB30, 0, 0xF},
	{0xAC0, 0, 0x5}, {0xAC7, 0, 0x4}, {0xB40, 0, 0xF}, {0x0},
};

static PMU_MSR_INFO_NODE iio_3[] = {
	{0x1E00, 0, 0x4}, {0x1E07, 0, 0x4}, {0x1F00, 0, 0xF}, {0x1E10, 0, 0x4},
	{0x1E17, 0, 0x4}, {0x1F10, 0, 0xF}, {0x1E20, 0, 0x4}, {0x1E27, 0, 0x4},
	{0x1F20, 0, 0xF}, {0x1E30, 0, 0x4}, {0x1E37, 0, 0x4}, {0x1F30, 0, 0xF},
	{0x1E40, 0, 0x4}, {0x1E47, 0, 0x4}, {0x1F40, 0, 0xF},
        {0x1EAC}, {0x1EBC}, {0x1ECC}, {0x1EDC}, {0x1EDC}, {0x1EEC}, {0x0}
};

static PMU_MSR_INFO_NODE irp_1[] = {
	{0xA58}, {0xA78}, {0xA98}, {0xAB8}, {0xAD8}, {0xA5B}, {0xA5C}, {0xA7B},
	{0xA7C}, {0xA9B}, {0xA9C}, {0xABB}, {0xABC}, {0xADB}, {0xADC}, {0xA5F},
	{0xA7F}, {0xA9F}, {0xABF}, {0xADF}, {0xA59}, {0xA5A}, {0xA79}, {0xA7A},
	{0xA99}, {0xA9A}, {0xAB9}, {0xABA}, {0xAD9}, {0xADA}, {0x0},
};

static PMU_MSR_INFO_NODE irp_3[] = {
	{0x1EA0}, {0x1EB0}, {0x1EC0}, {0x1ED0}, {0x1EE0}, {0x1EA8}, {0x1EA9},
	{0x1EB8}, {0x1EB9}, {0x1EC8}, {0x1EC9}, {0x1ED8}, {0x1ED9}, {0x1EE8},
	{0x1EE9}, {0x1EA7}, {0x1EB7}, {0x1EC7}, {0x1ED7}, {0x1EE7}, {0x1EA1},
	{0x1EA2}, {0x1EB1}, {0x1EB2}, {0x1EC1}, {0x1EC2}, {0x1ED1}, {0x1ED2},
	{0x1EE1}, {0x1EE2}, {0x0},
};

static PMU_MSR_INFO_NODE ncu_1[] = {
	{0x394}, {0x395}, {0x396}, {0x3B0, 0, 0x3}, {0x0}
};

static PMU_MSR_INFO_NODE pcu_1[] = {
	{0x715}, {0x717, 0, 4}, {0x711, 0, 4}, {0x710}, {0x100}, {0x0},
};

static PMU_MSR_INFO_NODE pcu_2[] = {
	{0x3FD}, {0x3FC}, {0x0},
};

static PMU_MSR_INFO_NODE pcu_4[] = {
	{0xC34}, {0xC36, 0, 4}, {0xC30, 0, 4}, {0xC24}, {0x0},
};

static PMU_MSR_INFO_NODE pcu_5[] = {
	{0x1EF5}, {0x1EF8, 0, 4}, {0x1EF1, 0, 4}, {0x1EF0}, {0x0},
};

static PMU_MSR_INFO_NODE power_1[] = {
	{0x198}, {0x19C}, {0x1A2}, {0x1B0}, {0x3F8}, {0x3F9}, {0x3FA}, {0x3FC},
	{0x3FD}, {0x60D}, {0x611}, {0x0},
};

static PMU_MSR_INFO_NODE power_2[] = {
	{0x639}, {0x0},
};

static PMU_MSR_INFO_NODE power_3[] = {
	{0x3FE}, {0x606}, {0x614}, {0x619}, {0x621}, {0x61D}, {0x0},
};

static PMU_MSR_INFO_NODE power_4[] = {
	{0x199}, {0x771}, {0x774}, {0x0},
};

static PMU_MSR_INFO_NODE power_5[] = {
	{0x660, 0, 0x5}, {0x0},
};

static PMU_MSR_INFO_NODE power_6[] = {
	{0x611}, {0x639}, {0x641}, {0x0},
};

static PMU_MSR_INFO_NODE power_7[] = {
	{0x60D}, {0x3F8}, {0x3F9}, {0x0},
};

static PMU_MSR_INFO_NODE power_8[] = {
	{0x3FA}, {0x3FC}, {0x3FD}, {0x0},
};

static PMU_MSR_INFO_NODE power_9[] = {
	{0x1A2}, {0x198}, {0x19C}, {0x611}, {0x0},
};

static PMU_MSR_INFO_NODE power_10[] = {
	{0x1B2}, {0x0},
};

static PMU_MSR_INFO_NODE power_11[] = {
	{0x19C}, {0x1B1}, {0x619}, {0x3FE}, {0x0},
};

static PMU_MSR_INFO_NODE power_12[] = {

	{0x19C}, {0x1B1}, {0x630}, {0x631}, {0x632},
	{0x619}, {0x3FE}, {0x0},
};

static PMU_MSR_INFO_NODE power_13[] = {
	{0x630}, {0x631}, {0x632}, {0x619}, {0x3FE}, {0x653}, {0x61D}, {0x655},
	{0x656}, {0x19C}, {0x0},
};

static PMU_MSR_INFO_NODE power_15[] = {
	{0x660}, {0x1B0}, {0x639}, {0x0},
};

static PMU_MSR_INFO_NODE power_16[] = {
	{0x661 , 0, 0x4}, {0x0},
};

static PMU_MSR_INFO_NODE power_18[] = {
	{0x606}, {0x1B0}, {0x614}, {0x619}, {0x0},
};

static PMU_MSR_INFO_NODE m2pcie_2[] = {
	{0x1E50, 0, 0x4}, {0x1E60, 0, 0x4}, {0x1E70, 0, 0x4}, {0x1E80, 0, 0x4},
	{0x1E90, 0, 0x4}, {0x1E57, 0, 0x4}, {0x1E67, 0, 0x4}, {0x1E77, 0, 0x4},
	{0x1E87, 0, 0x4}, {0x1E97, 0, 0x4}, {0x0}
};

static PMU_MSR_INFO_NODE sbox_1[] = {
	{0x720}, {0x72A}, {0x734}, {0x73E}, {0x721 , 0, 0x3}, {0x72B , 0, 0x3},
	{0x735 , 0, 0x3}, {0x73F , 0, 0x3}, {0x726 , 0, 0x3}, {0x730 , 0, 0x3},
	{0x73A , 0, 0x3}, {0x744 , 0, 0x3}, {0x0}
};

static PMU_MSR_INFO_NODE ubox_1[] = {
	{0xC14}, {0x620}, {0x703 , 0, 0x7}, {0x0},
};

static PMU_MSR_INFO_NODE ubox_2[] = {
	{0xC14}, {0x620}, {0x1F91 , 0, 0x3}, {0x1F98 , 0, 0x1}, {0x0},
};

static PMU_MSR_INFO_NODE ubox_3[] = {
	{0xC08}, {0xC09}, {0xC10}, {0xC11}, {0xC14}, {0xC16}, {0xC17}, {0x0},
};

static PMU_MSR_INFO_NODE rdt[] = {
        {0xC8D}, {0xC8E}, {0xC8F}, {0xD10}, {0xD11}, {0xD12}, {0xD13}, {0xC90},
        {0xC91}, {0xC92}, {0xC93}, {0}
};



static PMU_MSR_INFO_NODE *bdx_msr_list [] = {
	core_1, core_2, core_3, core_8,
	cbox_1, cbox_2, cbox_8,
	pcu_1, pcu_2,
	power_1, power_2, power_3, power_4,
	sbox_1,
	ubox_1,
	uncore_2,
	rdt,
	0
};

static PMU_MSR_INFO_NODE *skx_msr_list [] = {
	core_1, core_2, core_3, core_6, core_7,
	cha_1,
	iio_1,
	irp_1,
	pcu_1, pcu_2,
	power_1, power_2, power_3,
	ubox_1,
	uncore_2,
	0
};

static PMU_MSR_INFO_NODE *skl_msr_list[] = {
	core_1, core_2, core_3, core_6, core_7,
	cbox_1, cbox_7,
	ncu_1,
	power_6, power_7, power_8, power_13,
	uncore_4,
	0
};

static PMU_MSR_INFO_NODE *clx_msr_list[] = {
	core_1, core_2, core_3, core_6, core_7,
	cha_1,
	iio_1,
	irp_1,
	pcu_1, pcu_2,
	power_1, power_2, power_3, power_11,
	ubox_1,
	uncore_2,
	0
};

static PMU_MSR_INFO_NODE *hsw_msr_list [] = {
	core_1, core_2, core_3, core_8,
	cbox_1, cbox_8,
	ncu_1,
	power_6, power_7, power_8, power_11,
	uncore_5,
	0
};

static PMU_MSR_INFO_NODE *hsw_ult_msr_list [] = {
	core_1, core_2, core_3, core_8,
	cbox_1, cbox_8,
	ncu_1,
	power_6, power_7, power_8, power_12,
	uncore_5,
	0
};

static PMU_MSR_INFO_NODE *slm_msr_list [] = {
	core_1, core_5,
	power_8, power_9, power_15,
	0
};

static PMU_MSR_INFO_NODE *avt_msr_list [] = {
	core_1, core_5,
	power_1, power_2, power_5,
	0
};

static PMU_MSR_INFO_NODE *and_msr_list [] = {
	core_1, core_5,
	power_7, power_8, power_9, power_15, power_16,
	0
};

static PMU_MSR_INFO_NODE *bxt_msr_list [] = {
	core_1, core_3, core_6,
	power_8, power_9, power_15,
	0
};

static PMU_MSR_INFO_NODE *dnv_msr_list [] = {
	core_1, core_3, core_6,
	power_1, power_2, power_5,
	0
};

static PMU_MSR_INFO_NODE *gml_msr_list [] = {
	core_1, core_3, core_6,
	power_2, power_9,
	0
};

static PMU_MSR_INFO_NODE *jkt_msr_list [] = {
	core_1, core_2, core_3,
	cbox_1, cbox_3, cbox_5,
	pcu_2,  pcu_4,
	power_1, power_2, power_3,
	ubox_3,
	uncore_1,
	0
};

static PMU_MSR_INFO_NODE *ivt_msr_list [] = {
	core_1, core_2, core_3,
	cbox_1, cbox_4, cbox_5,
	pcu_2,  pcu_4,
	power_1, power_2, power_3,
	ubox_3,
	uncore_1,
	0
};

static PMU_MSR_INFO_NODE *hsx_msr_list [] = {
	core_1, core_2, core_3, core_8,
	cbox_1, cbox_2, cbox_8,
	pcu_1,  pcu_2,
	power_1, power_2, power_3,
	sbox_1,
	ubox_1,
	uncore_2,
	0
};

static PMU_MSR_INFO_NODE *icl_msr_list[] = {
	core_1, core_2, core_3, core_4, core_6, core_7,
	cbox_1, cbox_6,
	ncu_1,
	uncore_4,
	power_6, power_7, power_8, power_13,
	0
};

static PMU_MSR_INFO_NODE *snr_msr_list [] = {
	core_1, core_2, core_3, core_4, core_6, core_7,
	cha_4,
	iio_3,
	irp_3,
	pcu_2, pcu_5,
	m2pcie_2,
	ubox_2,
	uncore_3,
	power_1, power_2, power_3,
	0
};

static PMU_MSR_INFO_NODE *knl_msr_list [] = {
	core_1, core_2, core_3,
	cha_2,
	power_2, power_7, power_8, power_9, power_18,
	ubox_1,
	uncore_2,
	0
};

static PMU_MSR_INFO_NODE *snb_msr_list [] = {
	core_1, core_2, core_3,
	cbox_1, cbox_8,
	ncu_1,
	power_6, power_10,
	uncore_5,
	0
};

#endif

