// Seed: 2611588806
module module_0 #(
    parameter id_9 = 32'd39
) (
    input tri id_0,
    input supply0 id_1,
    output tri id_2,
    input wor id_3,
    input tri id_4,
    input wand id_5
    , id_8,
    output wand id_6
);
  wire _id_9;
  bit ["" >=  1 : id_9] id_10;
  assign module_1.id_0 = 0;
  logic [-1 : 1] id_11;
  always @(negedge -1)
    if (1 == 1) id_8 <= #id_11 id_4 && id_4;
    else id_10 <= -1'b0 - 1;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    input supply1 id_2,
    input wire id_3,
    input tri id_4
    , id_9,
    input supply1 id_5,
    input uwire id_6,
    output tri id_7
);
  always disable id_10;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_7,
      id_1,
      id_4,
      id_5,
      id_7
  );
endmodule
