
Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R) Premier
Build: O-2018.09-SP1
Install: /vol/synopsys/fpga/O-2018.09-SP1
OS: Red Hat Enterprise Linux 8.10 (Ootpa)
Hostname: moore.wot.eecs.northwestern.edu
max virtual memory: unlimited (bytes)
max user processes: 1028009
max stack size: 8388608 (bytes)


Implementation : rev_1

# Written on Tue Jan 21 22:03:51 2025

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      (none)

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                Requested     Requested     Clock        Clock                     Clock
Level     Clock                Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------------------------
0 -       matmul_top|clock     110.3 MHz     9.066         inferred     Autoconstr_clkgroup_0     162  
=======================================================================================================


Clock Load Summary
******************

                     Clock     Source          Clock Pin                   Non-clock Pin     Non-clock Pin
Clock                Load      Pin             Seq Example                 Seq Example       Comb Example 
----------------------------------------------------------------------------------------------------------
matmul_top|clock     162       clock(port)     c_inst.read_addr[5:0].C     -                 -            
==========================================================================================================
