{
    "code": "module state_machine (\n    input logic clk,\n    input logic rst_n,\n    output logic state\n);\n\n    typedef enum logic {OFF, ON} state_t;\n    state_t current_state, next_state;\n\n    // Synchronous reset and state transition\n    always @(posedge clk) begin\n        if (!rst_n) begin\n            current_state <= OFF; // Initialize to OFF state on reset\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    // Next state logic\n    always @(*) begin\n        case (current_state)\n            OFF: next_state = ON;\n            ON: next_state = OFF;\n            default: next_state = OFF; // Default case to handle unexpected states\n        endcase\n    end\n\n    // Output logic\n    assign state = (current_state == ON);\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "m"
    },
    "iterations_used": 3
}