# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/d989/Show.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_LedShow_0_0/sim/design_1_LedShow_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/6bb4/new/ram_reader.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_ram_reader_0_0/sim/design_1_ram_reader_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/cd9c/ID_selector.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_ID_selector_0_0/sim/design_1_ID_selector_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/e4f8/SM.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_SM_0_0/sim/design_1_SM_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/fbcf/state_init.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_state_init_0_0/sim/design_1_state_init_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/877c/state_wait.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_state_wait_0_0/sim/design_1_state_wait_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/42c0/state_results.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_state_results_0_0/sim/design_1_state_results_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/91b1/sources_1/new/Comparer.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_Comparer_0_0/sim/design_1_Comparer_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ipshared/1073/driver.srcs/sources_1/new/driver.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/ip/design_1_driver_0_0/sim/design_1_driver_0_0.vhd" \
"../../../../memorice.ip_user_files/bd/design_1/sim/design_1.vhd" \
"../../../../memorice.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd" \

# Do not sort compile order
nosort
