/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 * Tool: INTERNAL/regs/xgs/generate-chip.pl
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */

#include <bcmdrd/bcmdrd_types.h>
#include <bcmdrd/bcmdrd_chip.h>
#include <bcmdrd/bcmdrd_field.h>
#include <bcmdrd/chip/bcm56780_a0_defs.h>
#include <bcmdrd/chip/bcm56780_a0_sig.h>

/* Block types */
extern const char *bcm56780_a0_drd_blktype_names[];
extern const int bcm56780_a0_drd_blktype_start_idx[];

/* Block structures */
extern bcmdrd_block_t bcm56780_a0_drd_blocks[];

/* Symbol table */
#if BCMDRD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
extern bcmdrd_symbols_t bcm56780_a0_drd_symbols;
#endif

/* Declare function first to prevent compiler warnings */
extern uint32_t
bcm56780_a0_drd_blockport_addr(int block, int lane, uint32_t offset,
                               uint32_t idx);

/* Declare function first to prevent compiler warnings */
extern int
bcm56780_a0_drd_addr_decode(const bcmdrd_symbol_t *symbol,
                            int block, uint32_t addr,
                            uint32_t *idx, uint32_t *lane);

/* Declare function first to prevent compiler warnings */
extern bcmdrd_port_num_domain_t
bcm56780_a0_drd_port_num_domain(bcmdrd_sid_t sid, int blktype);

/* Declare function first to prevent compiler warnings */
extern int
bcm56780_a0_drd_blktype_from_porttype(bcmdrd_port_type_t ptype);

static bcmdrd_chip_param_t bcm56782_a0_chip_params[] = {
    { NULL }
};

static bcmdrd_chip_mod_t bcm56782_a0_chip_mods[] = {
    { .sid = MEMDB_EMTOP_MEM0m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM0_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM1m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM1_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM2m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM2_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM3m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM3_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM4m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM4_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM5m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM5_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM6m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM6_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM7m, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_MEM7_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_EMTOP_RAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_MEM0_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM0_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_MEM1_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM1_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_MEM2_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM2_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_MEM3_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM3_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_MEM4_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM4_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_MEM5_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM5_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_MEM6_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM6_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_MEM7_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_0_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1m, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_CAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_DATA_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_DATA_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_ONLYm, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_1_ONLY_SER_CONTROLr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_BIST_CONFIGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_BIST_DEBUGr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_MEM7_BIST_STATUSr, .valid = { true, 0 } },
    { .sid = MEMDB_TCAM_M_CTL_RAM_TM_CONTROLr, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B0m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B0_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B0_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B1m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B1_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B1_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B2_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B2_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B3m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B3_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B3_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B4m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B4_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B4_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B5m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B5_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_B5_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL2_SHARED_BANKS_CONTROLm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B0_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B1_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B2_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B3_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B4_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B5_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B6_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7_ECCm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7_ECC_2m, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7_SINGLEm, .valid = { true, 0 } },
    { .sid = M_DEFIP_ALPM_LEVEL3_B7_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_00_ACTION_TABLE_Am, .valid = { true, 0 } },
    { .sid = M_E2T_00_ACTION_TABLE_Bm, .valid = { true, 0 } },
    { .sid = M_E2T_00_HASH_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_00_HT_DEBUG_CMDm, .valid = { true, 0 } },
    { .sid = M_E2T_00_HT_DEBUG_KEYm, .valid = { true, 0 } },
    { .sid = M_E2T_00_HT_DEBUG_RESULTm, .valid = { true, 0 } },
    { .sid = M_E2T_00_KEY_ATTRIBUTESm, .valid = { true, 0 } },
    { .sid = M_E2T_00_RAM_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_00_REMAP_TABLE_Am, .valid = { true, 0 } },
    { .sid = M_E2T_00_REMAP_TABLE_Bm, .valid = { true, 0 } },
    { .sid = M_E2T_00_SHARED_BANKS_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_01_ACTION_TABLE_Am, .valid = { true, 0 } },
    { .sid = M_E2T_01_ACTION_TABLE_Bm, .valid = { true, 0 } },
    { .sid = M_E2T_01_HASH_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_01_HT_DEBUG_CMDm, .valid = { true, 0 } },
    { .sid = M_E2T_01_HT_DEBUG_KEYm, .valid = { true, 0 } },
    { .sid = M_E2T_01_HT_DEBUG_RESULTm, .valid = { true, 0 } },
    { .sid = M_E2T_01_KEY_ATTRIBUTESm, .valid = { true, 0 } },
    { .sid = M_E2T_01_RAM_CONTROLm, .valid = { true, 0 } },
    { .sid = M_E2T_01_REMAP_TABLE_Am, .valid = { true, 0 } },
    { .sid = M_E2T_01_REMAP_TABLE_Bm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B0_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B0_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B1_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B1_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B1_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B2_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B2_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B2_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B3_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B3_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B3_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B4_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B4_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B4_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B5_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B5_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B5_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B6_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B6_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B6_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B7_DOUBLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_ECCm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_ECC_2m, .valid = { true, 0 } },
    { .sid = M_E2T_B7_LPm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_QUADm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_SINGLEm, .valid = { true, 0 } },
    { .sid = M_E2T_B7_SINGLE_2m, .valid = { true, 0 } },
    { .sid = M_FT_COMMANDm, .valid = { true, 0 } },
    { .sid = M_FT_COMMAND_DATAm, .valid = { true, 0 } },
    { .sid = M_FT_GLOBAL_TABLE_CNTm, .valid = { true, 0 } },
    { .sid = M_FT_GLOBAL_TABLE_CONFIGm, .valid = { true, 0 } },
    { .sid = M_FT_GROUP_TABLE_CNTm, .valid = { true, 0 } },
    { .sid = M_FT_GROUP_TABLE_CONFIGm, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_CTRLr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_FAIL_COUNTERr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_INTR_ENABLEr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_INTR_STATUSr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_NOTIFY_FIFOm, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_NOTIFY_FIFO_PTRSr, .valid = { true, 0 } },
    { .sid = M_FT_LEARN_NOTIFY_FIFO_PTRS_DEBUGr, .valid = { true, 0 } },
    { .sid = M_LPM_IP_CONTROLm, .valid = { true, 0 } },
    { .sid = BCMDRD_INVALID_ID }
};

static bcmdrd_chip_profile_t bcm56782_a0_chip_profile = {
    bcm56782_a0_chip_params,
    bcm56782_a0_chip_mods
};

/* Declare function first to prevent compiler warnings */
extern uint32_t
bcm56780_a0_drd_pipe_info(const bcmdrd_chip_info_t *cinfo,
                          bcmdrd_pipe_info_t *pi,
                          bcmdrd_pipe_info_type_t pi_type);

/* Variable register array info */
extern bcmdrd_numel_info_t bcm56780_a0_drd_numel_info;

/* Chip information structure */
bcmdrd_chip_info_t bcm56782_a0_drd_chip_info = {

    /* Register file digest. */
    BCM56780_A0_SIGNATURE,

    /* HMI protocol (typically S-bus address format version). */
    4,

    /* HMI block (typically CMIC block number). */
    CMIC_BLOCK,

    /* Other (non-HMI) block types */
    20,
    bcm56780_a0_drd_blktype_names,
    bcm56780_a0_drd_blktype_start_idx,

    /* Other (non-HMI) blocks */
    45,
    bcm56780_a0_drd_blocks,

    /* Valid ports for this chip */
    {
        /* Valid physical ports for this chip */
        {{0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0xffffffff, 0x0000007f}},
        /* Valid logical ports for this chip */
        {{0xffffffff, 0xffffffff, 0x0000ffff}},
        /* Valid MMU ports for this chip */
        {{0x000fffff, 0x000fffff, 0x000fffff, 0x000fffff}}
    },

    /* Chip flags */
    BCMDRD_CHIP_FLAG_VARIANT |
    CHIP_FLAG_MACSEC |
    0,

#if BCMDRD_CONFIG_INCLUDE_CHIP_SYMBOLS == 1
    /* Use the static per-chip symbol tables */
    &bcm56780_a0_drd_symbols,
#endif

    /* Variable register array info */
    &bcm56780_a0_drd_numel_info,

    /* Chip profile */
    &bcm56782_a0_chip_profile,

    /* Address calculation override */
    bcm56780_a0_drd_blockport_addr,

    /* Address decoder override */
    bcm56780_a0_drd_addr_decode,

    /* Port number domain */
    bcm56780_a0_drd_port_num_domain,

    /* Get device-specific block type from generic port type */
    bcm56780_a0_drd_blktype_from_porttype,

    /* Pipe info */
    bcm56780_a0_drd_pipe_info

};
