{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1759245823155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1759245823156 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 30 09:23:43 2025 " "Processing started: Tue Sep 30 09:23:43 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1759245823156 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245823156 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245823156 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1759245823507 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1759245823507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245830946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245830946 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "part1.v " "Can't analyze file -- file part1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245830949 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dlatch.v " "Can't analyze file -- file dlatch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245830952 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "msdff.v " "Can't analyze file -- file msdff.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245830954 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dlatchv2.v " "Can't analyze file -- file dlatchv2.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245830957 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "petdff.v " "Can't analyze file -- file petdff.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245830959 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "netdff.v " "Can't analyze file -- file netdff.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1759245830962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/rslatch.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/rslatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 rslatch " "Found entity 1: rslatch" {  } { { "output_files/rslatch.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/rslatch.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245830963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245830963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dlatchv1.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dlatchv1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatchv1 " "Found entity 1: dlatchv1" {  } { { "output_files/dlatchv1.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/dlatchv1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245830965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245830965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/ms_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/ms_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 ms_dff " "Found entity 1: ms_dff" {  } { { "output_files/ms_dff.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/ms_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245830967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245830967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dlatch_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dlatch_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 dlatch_v2 " "Found entity 1: dlatch_v2" {  } { { "output_files/dlatch_v2.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/dlatch_v2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245830969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245830969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/pet_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/pet_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 pet_dff " "Found entity 1: pet_dff" {  } { { "output_files/pet_dff.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/pet_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245830970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245830970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/net_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/net_dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 net_dff " "Found entity 1: net_dff" {  } { { "output_files/net_dff.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/net_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245830972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245830972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hex_reg8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hex_reg8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_reg8bit " "Found entity 1: hex_reg8bit" {  } { { "output_files/hex_reg8bit.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex_reg8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245830973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245830973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/hex2dig_to7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/hex2dig_to7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex2dig_to7seg " "Found entity 1: hex2dig_to7seg" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1759245830976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245830976 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1759245831002 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main.v(4) " "Output port \"LEDR\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1759245831003 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_reg8bit hex_reg8bit:hr0 " "Elaborating entity \"hex_reg8bit\" for hierarchy \"hex_reg8bit:hr0\"" {  } { { "main.v" "hr0" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759245831003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex2dig_to7seg hex2dig_to7seg:hts0 " "Elaborating entity \"hex2dig_to7seg\" for hierarchy \"hex2dig_to7seg:hts0\"" {  } { { "main.v" "hts0" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759245831005 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(9) " "Verilog HDL assignment warning at hex2dig_to7seg.v(9): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(10) " "Verilog HDL assignment warning at hex2dig_to7seg.v(10): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(11) " "Verilog HDL assignment warning at hex2dig_to7seg.v(11): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(12) " "Verilog HDL assignment warning at hex2dig_to7seg.v(12): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(13) " "Verilog HDL assignment warning at hex2dig_to7seg.v(13): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(14) " "Verilog HDL assignment warning at hex2dig_to7seg.v(14): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(15) " "Verilog HDL assignment warning at hex2dig_to7seg.v(15): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(16) " "Verilog HDL assignment warning at hex2dig_to7seg.v(16): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(17) " "Verilog HDL assignment warning at hex2dig_to7seg.v(17): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(18) " "Verilog HDL assignment warning at hex2dig_to7seg.v(18): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(19) " "Verilog HDL assignment warning at hex2dig_to7seg.v(19): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831006 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(20) " "Verilog HDL assignment warning at hex2dig_to7seg.v(20): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831007 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(21) " "Verilog HDL assignment warning at hex2dig_to7seg.v(21): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831008 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(22) " "Verilog HDL assignment warning at hex2dig_to7seg.v(22): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831008 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(23) " "Verilog HDL assignment warning at hex2dig_to7seg.v(23): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831008 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(24) " "Verilog HDL assignment warning at hex2dig_to7seg.v(24): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831008 "|main|hex2dig_to7seg:hts0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 7 hex2dig_to7seg.v(25) " "Verilog HDL assignment warning at hex2dig_to7seg.v(25): truncated value with size 8 to match size of target (7)" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1759245831008 "|main|hex2dig_to7seg:hts0"}
{ "Error" "EVRFX_VERI_OPPOSITE_DIRECTION" "hex2dig_to7seg.v(27) " "Verilog HDL error at hex2dig_to7seg.v(27): part-select direction is opposite from prefix index direction" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 27 0 0 } }  } 0 10198 "Verilog HDL error at %1!s!: part-select direction is opposite from prefix index direction" 0 0 "Analysis & Synthesis" 0 -1 1759245831008 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "hex hex2dig_to7seg.v(2) " "HDL error at hex2dig_to7seg.v(2): see declaration for object \"hex\"" {  } { { "output_files/hex2dig_to7seg.v" "" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/output_files/hex2dig_to7seg.v" 2 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759245831009 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "hex2dig_to7seg:hts0 " "Can't elaborate user hierarchy \"hex2dig_to7seg:hts0\"" {  } { { "main.v" "hts0" { Text "C:/Users/Jackson.Hall/Desktop/QuartusLite/DE10_Board/Projects/Lab3/main.v" 49 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1759245831009 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 25 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4729 " "Peak virtual memory: 4729 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1759245831104 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 30 09:23:51 2025 " "Processing ended: Tue Sep 30 09:23:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1759245831104 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1759245831104 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1759245831104 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245831104 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 25 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 25 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1759245831724 ""}
