Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 10 02:21:00 2022
| Host         : DESKTOP-IFL7HB3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   331 |
|    Minimum number of control sets                        |   331 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   151 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   331 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |    11 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     5 |
| >= 14 to < 16      |     2 |
| >= 16              |   285 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             434 |          136 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             894 |          429 |
| Yes          | No                    | No                     |             853 |          315 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            4300 |         1925 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                    Enable Signal                                                                                   |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state127                                                                                                                                       | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                           |                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                   | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |              5 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                        | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/storemerge8_reg_5503[31]_i_2_n_14                                                                                                                        | design_1_i/nnlayer_0/inst/storemerge8_reg_5503[31]_i_1_n_14                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_ier12_out                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |              6 |         1.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state139                                                                                                                                       |                                                                                                                                                       |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_88_1_fu_5517/flow_control_loop_pipe_sequential_init_U/i_fu_46_reg[7]_i_4_0[0]                                            |                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/flow_control_loop_pipe_sequential_init_U/numOfOutputNeurons_read_reg_10841_reg[6][0]                        |                                                                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/output_V_addr_3_reg_136390                                                                                                                               |                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_NS_fsm[239]                                                                                                                                           |                                                                                                                                                       |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state5                                                                                                                                         |                                                                                                                                                       |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_NS_fsm[271]                                                                                                                                           |                                                                                                                                                       |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_NS_fsm[177]                                                                                                                                           |                                                                                                                                                       |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                             | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_activation                                                                                                                           | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state238                                                                                                                                       | design_1_i/nnlayer_0/inst/i_10_fu_19660                                                                                                               |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_46_1_fu_5527/overflow_4_fu_46                                                                                            | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_46_1_fu_5527/flow_control_loop_pipe_sequential_init_U/ap_loop_init                          |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/flow_control_loop_pipe_sequential_init_U/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535_ap_start_reg_reg_0[0] | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/flow_control_loop_pipe_sequential_init_U/SR[0]                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state239                                                                                                                                       |                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state273                                                                                                                                       | design_1_i/nnlayer_0/inst/ap_NS_fsm121_out                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state137                                                                                                                                       |                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state175                                                                                                                                       | design_1_i/nnlayer_0/inst/ap_NS_fsm14_out                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state136                                                                                                                                       |                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state271                                                                                                                                       |                                                                                                                                                       |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state269                                                                                                                                       | design_1_i/nnlayer_0/inst/ap_NS_fsm115_out                                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/udiv_26ns_26s_26_30_seq_1_U138/start0                                                                                                                    |                                                                                                                                                       |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/i_13_reg_137440                                                                                                                                          |                                                                                                                                                       |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm[3]_i_1_n_14                                                                                                                                    | design_1_i/nnlayer_0/inst/control_s_axi_U/ap_NS_fsm124_out                                                                                            |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_46_1_fu_5527/flow_control_loop_pipe_sequential_init_U/E[0]                                                               | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_46_1_fu_5527/flow_control_loop_pipe_sequential_init_U/SR[0]                                 |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_88_1_fu_5517/flow_control_loop_pipe_sequential_init_U/E[0]                                                               | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_88_1_fu_5517/flow_control_loop_pipe_sequential_init_U/SR[0]                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state144                                                                                                                                       |                                                                                                                                                       |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                7 |             10 |         1.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                           |                                                                                                                                                       |                5 |             12 |         2.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                     |                                                                                                                                                       |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                       |                                                                                                                                                       |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                           |                                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                 |                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                  |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                         |                                                                                                                                                       |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_21                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_26[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_117                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_27                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_29                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_125                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_22[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_39                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_50[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_18[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_32[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_35                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_36[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_118[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_124[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_33                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_122[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_24[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_15                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_116[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_20[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_37                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_47                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_49                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_127                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_14[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_119                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_31                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_123                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_41                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_12[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_2[15]_i_1_n_14                                                                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_25                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_28[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_40[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_42[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_46[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_5                                                                                                                              | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_121                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_45                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_19                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_120[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_17                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_3                                                                                                                              | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_34[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_38[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_30[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_114[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_13                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_75                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_66[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_82[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_61                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_98[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_88[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_70[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_94[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_67                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_73                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_95                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_62[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_59                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_77                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_63                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_84[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_81                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_89                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_90[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_92[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_7                                                                                                                              | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_9                                                                                                                              | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_91                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_96[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_69                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_93                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_97                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_53                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_55                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_56[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_74[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_54[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_6[15]_i_1_n_14                                                                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_71                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_78[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_58[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_85                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_86[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_64[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_80[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_87                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_8[15]_i_1_n_14                                                                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_60[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_99                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_79                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_76[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_52[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_83                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_57                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_65                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_51                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_68[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_72[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_numOfOutputNeurons[15]_i_1_n_14                                                                                                      | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/reg_58010                                                                                                                                                |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_117[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_0[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_107[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_109[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_10[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_102[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_106[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_1[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_11[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_111[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_108[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_112[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_115[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_12[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_118[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_114[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_116[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_101[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_104[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_120[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_124[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_125[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_126[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_121[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269][0]                                                                                       | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_13[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_105[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_110[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_123[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_14[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_100[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_103[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_113[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_119[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_122[0]                                                                                   | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_15[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_32[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_34[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               15 |             16 |         1.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_38[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_35[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_37[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_27[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_25[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_3[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_39[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_44[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_64[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_30[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_66[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_68[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_17[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_40[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_29[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_42[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_36[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_5[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_31[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_46[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_61[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_48[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_49[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_54[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_57[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_22[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_43[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_55[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_51[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_4[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_23[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_58[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_60[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_24[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_50[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_52[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_62[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_2[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_33[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_65[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_7[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_53[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_6[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_70[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_71[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_45[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_63[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_20[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_47[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_21[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_69[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_72[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_28[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_67[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_16[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_41[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_26[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_56[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_59[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_73[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_19[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_8[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_97[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_90[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_78[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_81[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_9[0]                                                                                     | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_98[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_94[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_75[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_88[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_96[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_95[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_99[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_83[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_84[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_77[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_80[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_89[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               11 |             16 |         1.45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_79[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_82[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               13 |             16 |         1.23 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_86[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_92[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_93[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_74[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_85[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_91[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_76[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               10 |             16 |         1.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_87[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |               14 |             16 |         1.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_48[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/aw_hs                                                                                                                                    |                                                                                                                                                       |               12 |             16 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_11                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state143                                                                                                                                       |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_110[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/grp_nnlayer_Pipeline_VITIS_LOOP_16_1_fu_5535/ap_CS_fsm_reg[269]_18[0]                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                9 |             16 |         1.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_112[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_111                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_106[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_109                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_113                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_1                                                                                                                              | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state142                                                                                                                                       |                                                                                                                                                       |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_100[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_0[15]_i_1_n_14                                                                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_101                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_102[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_104[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_105                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                            |                                                                                                                                                       |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_103                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/sdiv_24ns_17s_24_28_seq_1_U141/nnlayer_sdiv_24ns_17s_24_28_seq_1_divseq_u/E[0]                                                                           |                                                                                                                                                       |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_107                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U140/nnlayer_udiv_56ns_56ns_16_60_seq_1_divseq_u/E[0]                                                                         |                                                                                                                                                       |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_108[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_10[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_4[15]_i_1_n_14                                                                                                                 | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_23                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_43                                                                                                                             | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_44[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_126[15]_i_1_n_14                                                                                                               | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_115                                                                                                                            | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/int_input_16[15]_i_1_n_14                                                                                                                | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state240                                                                                                                                       |                                                                                                                                                       |                5 |             17 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state174                                                                                                                                       |                                                                                                                                                       |                7 |             18 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                            |                                                                                                                                                       |               16 |             21 |         1.31 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                              |                                                                                                                                                       |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state1                                                                                                                                         |                                                                                                                                                       |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/storemerge8_reg_5503[31]_i_2_n_14                                                                                                                        | design_1_i/nnlayer_0/inst/storemerge8_reg_5503[25]_i_1_n_14                                                                                           |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                    |                                                                                                                                                       |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/control_s_axi_U/rdata                                                                                                                                    |                                                                                                                                                       |               24 |             32 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/sdiv_24ns_17s_24_28_seq_1_U141/start0                                                                                                                    |                                                                                                                                                       |                9 |             34 |         3.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                       |                                                                                                                                                       |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                           |                                                                                                                                                       |               13 |             36 |         2.77 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                       |                                                                                                                                                       |               14 |             36 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                       |                                                                                                                                                       |               11 |             36 |         3.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm_state176                                                                                                                                       | design_1_i/nnlayer_0/inst/ap_NS_fsm14_out                                                                                                             |               11 |             40 |         3.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/ap_CS_fsm[3]_i_1_n_14                                                                                                                                    |                                                                                                                                                       |               16 |             43 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                         |                                                                                                                                                       |               16 |             45 |         2.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                  |                                                                                                                                                       |               16 |             45 |         2.81 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/trunc_ln1201_reg_136750                                                                                                                                  |                                                                                                                                                       |               14 |             48 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/nnlayer_0/inst/udiv_56ns_56ns_16_60_seq_1_U140/start0                                                                                                                   |                                                                                                                                                       |               21 |             72 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    |                                                                                                                                                       |              137 |            439 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                    | design_1_i/nnlayer_0/inst/ap_rst_n_inv                                                                                                                |              413 |            872 |         2.11 |
+-------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


