
Projet_hipp_fonctionnel_v1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d340  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000780  0800d4d0  0800d4d0  0001d4d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800dc50  0800dc50  0001dc50  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800dc54  0800dc54  0001dc54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000110  20000000  0800dc58  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00009d38  20000110  0800dd68  00020110  2**2
                  ALLOC
  7 ._user_heap_stack 00008000  20009e48  0800dd68  00029e48  2**0
                  ALLOC
  8 .ARM.attributes 0000002a  00000000  00000000  00020110  2**0
                  CONTENTS, READONLY
  9 .debug_info   000142af  00000000  00000000  0002013a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 00003be5  00000000  00000000  000343e9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000012d8  00000000  00000000  00037fd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_ranges 00001128  00000000  00000000  000392a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  0001edc8  00000000  00000000  0003a3d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   000222f9  00000000  00000000  00059198  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0009c6c6  00000000  00000000  0007b491  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000050  00000000  00000000  00117b57  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000057f8  00000000  00000000  00117ba8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000110 	.word	0x20000110
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800d4b8 	.word	0x0800d4b8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000114 	.word	0x20000114
 80001cc:	0800d4b8 	.word	0x0800d4b8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_frsub>:
 8000270:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000274:	e002      	b.n	800027c <__addsf3>
 8000276:	bf00      	nop

08000278 <__aeabi_fsub>:
 8000278:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800027c <__addsf3>:
 800027c:	0042      	lsls	r2, r0, #1
 800027e:	bf1f      	itttt	ne
 8000280:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000284:	ea92 0f03 	teqne	r2, r3
 8000288:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800028c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000290:	d06a      	beq.n	8000368 <__addsf3+0xec>
 8000292:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000296:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800029a:	bfc1      	itttt	gt
 800029c:	18d2      	addgt	r2, r2, r3
 800029e:	4041      	eorgt	r1, r0
 80002a0:	4048      	eorgt	r0, r1
 80002a2:	4041      	eorgt	r1, r0
 80002a4:	bfb8      	it	lt
 80002a6:	425b      	neglt	r3, r3
 80002a8:	2b19      	cmp	r3, #25
 80002aa:	bf88      	it	hi
 80002ac:	4770      	bxhi	lr
 80002ae:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80002b2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80002b6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80002ba:	bf18      	it	ne
 80002bc:	4240      	negne	r0, r0
 80002be:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002c2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80002c6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80002ca:	bf18      	it	ne
 80002cc:	4249      	negne	r1, r1
 80002ce:	ea92 0f03 	teq	r2, r3
 80002d2:	d03f      	beq.n	8000354 <__addsf3+0xd8>
 80002d4:	f1a2 0201 	sub.w	r2, r2, #1
 80002d8:	fa41 fc03 	asr.w	ip, r1, r3
 80002dc:	eb10 000c 	adds.w	r0, r0, ip
 80002e0:	f1c3 0320 	rsb	r3, r3, #32
 80002e4:	fa01 f103 	lsl.w	r1, r1, r3
 80002e8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002ec:	d502      	bpl.n	80002f4 <__addsf3+0x78>
 80002ee:	4249      	negs	r1, r1
 80002f0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002f4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002f8:	d313      	bcc.n	8000322 <__addsf3+0xa6>
 80002fa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002fe:	d306      	bcc.n	800030e <__addsf3+0x92>
 8000300:	0840      	lsrs	r0, r0, #1
 8000302:	ea4f 0131 	mov.w	r1, r1, rrx
 8000306:	f102 0201 	add.w	r2, r2, #1
 800030a:	2afe      	cmp	r2, #254	; 0xfe
 800030c:	d251      	bcs.n	80003b2 <__addsf3+0x136>
 800030e:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000312:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000316:	bf08      	it	eq
 8000318:	f020 0001 	biceq.w	r0, r0, #1
 800031c:	ea40 0003 	orr.w	r0, r0, r3
 8000320:	4770      	bx	lr
 8000322:	0049      	lsls	r1, r1, #1
 8000324:	eb40 0000 	adc.w	r0, r0, r0
 8000328:	3a01      	subs	r2, #1
 800032a:	bf28      	it	cs
 800032c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000330:	d2ed      	bcs.n	800030e <__addsf3+0x92>
 8000332:	fab0 fc80 	clz	ip, r0
 8000336:	f1ac 0c08 	sub.w	ip, ip, #8
 800033a:	ebb2 020c 	subs.w	r2, r2, ip
 800033e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000342:	bfaa      	itet	ge
 8000344:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000348:	4252      	neglt	r2, r2
 800034a:	4318      	orrge	r0, r3
 800034c:	bfbc      	itt	lt
 800034e:	40d0      	lsrlt	r0, r2
 8000350:	4318      	orrlt	r0, r3
 8000352:	4770      	bx	lr
 8000354:	f092 0f00 	teq	r2, #0
 8000358:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800035c:	bf06      	itte	eq
 800035e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000362:	3201      	addeq	r2, #1
 8000364:	3b01      	subne	r3, #1
 8000366:	e7b5      	b.n	80002d4 <__addsf3+0x58>
 8000368:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800036c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000370:	bf18      	it	ne
 8000372:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000376:	d021      	beq.n	80003bc <__addsf3+0x140>
 8000378:	ea92 0f03 	teq	r2, r3
 800037c:	d004      	beq.n	8000388 <__addsf3+0x10c>
 800037e:	f092 0f00 	teq	r2, #0
 8000382:	bf08      	it	eq
 8000384:	4608      	moveq	r0, r1
 8000386:	4770      	bx	lr
 8000388:	ea90 0f01 	teq	r0, r1
 800038c:	bf1c      	itt	ne
 800038e:	2000      	movne	r0, #0
 8000390:	4770      	bxne	lr
 8000392:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000396:	d104      	bne.n	80003a2 <__addsf3+0x126>
 8000398:	0040      	lsls	r0, r0, #1
 800039a:	bf28      	it	cs
 800039c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 80003a0:	4770      	bx	lr
 80003a2:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 80003a6:	bf3c      	itt	cc
 80003a8:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 80003ac:	4770      	bxcc	lr
 80003ae:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80003b2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80003b6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80003ba:	4770      	bx	lr
 80003bc:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80003c0:	bf16      	itet	ne
 80003c2:	4608      	movne	r0, r1
 80003c4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80003c8:	4601      	movne	r1, r0
 80003ca:	0242      	lsls	r2, r0, #9
 80003cc:	bf06      	itte	eq
 80003ce:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80003d2:	ea90 0f01 	teqeq	r0, r1
 80003d6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80003da:	4770      	bx	lr

080003dc <__aeabi_ui2f>:
 80003dc:	f04f 0300 	mov.w	r3, #0
 80003e0:	e004      	b.n	80003ec <__aeabi_i2f+0x8>
 80003e2:	bf00      	nop

080003e4 <__aeabi_i2f>:
 80003e4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80003e8:	bf48      	it	mi
 80003ea:	4240      	negmi	r0, r0
 80003ec:	ea5f 0c00 	movs.w	ip, r0
 80003f0:	bf08      	it	eq
 80003f2:	4770      	bxeq	lr
 80003f4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003f8:	4601      	mov	r1, r0
 80003fa:	f04f 0000 	mov.w	r0, #0
 80003fe:	e01c      	b.n	800043a <__aeabi_l2f+0x2a>

08000400 <__aeabi_ul2f>:
 8000400:	ea50 0201 	orrs.w	r2, r0, r1
 8000404:	bf08      	it	eq
 8000406:	4770      	bxeq	lr
 8000408:	f04f 0300 	mov.w	r3, #0
 800040c:	e00a      	b.n	8000424 <__aeabi_l2f+0x14>
 800040e:	bf00      	nop

08000410 <__aeabi_l2f>:
 8000410:	ea50 0201 	orrs.w	r2, r0, r1
 8000414:	bf08      	it	eq
 8000416:	4770      	bxeq	lr
 8000418:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800041c:	d502      	bpl.n	8000424 <__aeabi_l2f+0x14>
 800041e:	4240      	negs	r0, r0
 8000420:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000424:	ea5f 0c01 	movs.w	ip, r1
 8000428:	bf02      	ittt	eq
 800042a:	4684      	moveq	ip, r0
 800042c:	4601      	moveq	r1, r0
 800042e:	2000      	moveq	r0, #0
 8000430:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000434:	bf08      	it	eq
 8000436:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800043a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800043e:	fabc f28c 	clz	r2, ip
 8000442:	3a08      	subs	r2, #8
 8000444:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000448:	db10      	blt.n	800046c <__aeabi_l2f+0x5c>
 800044a:	fa01 fc02 	lsl.w	ip, r1, r2
 800044e:	4463      	add	r3, ip
 8000450:	fa00 fc02 	lsl.w	ip, r0, r2
 8000454:	f1c2 0220 	rsb	r2, r2, #32
 8000458:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800045c:	fa20 f202 	lsr.w	r2, r0, r2
 8000460:	eb43 0002 	adc.w	r0, r3, r2
 8000464:	bf08      	it	eq
 8000466:	f020 0001 	biceq.w	r0, r0, #1
 800046a:	4770      	bx	lr
 800046c:	f102 0220 	add.w	r2, r2, #32
 8000470:	fa01 fc02 	lsl.w	ip, r1, r2
 8000474:	f1c2 0220 	rsb	r2, r2, #32
 8000478:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800047c:	fa21 f202 	lsr.w	r2, r1, r2
 8000480:	eb43 0002 	adc.w	r0, r3, r2
 8000484:	bf08      	it	eq
 8000486:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800048a:	4770      	bx	lr

0800048c <__aeabi_fmul>:
 800048c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000490:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000494:	bf1e      	ittt	ne
 8000496:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800049a:	ea92 0f0c 	teqne	r2, ip
 800049e:	ea93 0f0c 	teqne	r3, ip
 80004a2:	d06f      	beq.n	8000584 <__aeabi_fmul+0xf8>
 80004a4:	441a      	add	r2, r3
 80004a6:	ea80 0c01 	eor.w	ip, r0, r1
 80004aa:	0240      	lsls	r0, r0, #9
 80004ac:	bf18      	it	ne
 80004ae:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 80004b2:	d01e      	beq.n	80004f2 <__aeabi_fmul+0x66>
 80004b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80004b8:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 80004bc:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 80004c0:	fba0 3101 	umull	r3, r1, r0, r1
 80004c4:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80004c8:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 80004cc:	bf3e      	ittt	cc
 80004ce:	0049      	lslcc	r1, r1, #1
 80004d0:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 80004d4:	005b      	lslcc	r3, r3, #1
 80004d6:	ea40 0001 	orr.w	r0, r0, r1
 80004da:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80004de:	2afd      	cmp	r2, #253	; 0xfd
 80004e0:	d81d      	bhi.n	800051e <__aeabi_fmul+0x92>
 80004e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80004e6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80004ea:	bf08      	it	eq
 80004ec:	f020 0001 	biceq.w	r0, r0, #1
 80004f0:	4770      	bx	lr
 80004f2:	f090 0f00 	teq	r0, #0
 80004f6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004fa:	bf08      	it	eq
 80004fc:	0249      	lsleq	r1, r1, #9
 80004fe:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000502:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000506:	3a7f      	subs	r2, #127	; 0x7f
 8000508:	bfc2      	ittt	gt
 800050a:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800050e:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000512:	4770      	bxgt	lr
 8000514:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000518:	f04f 0300 	mov.w	r3, #0
 800051c:	3a01      	subs	r2, #1
 800051e:	dc5d      	bgt.n	80005dc <__aeabi_fmul+0x150>
 8000520:	f112 0f19 	cmn.w	r2, #25
 8000524:	bfdc      	itt	le
 8000526:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 800052a:	4770      	bxle	lr
 800052c:	f1c2 0200 	rsb	r2, r2, #0
 8000530:	0041      	lsls	r1, r0, #1
 8000532:	fa21 f102 	lsr.w	r1, r1, r2
 8000536:	f1c2 0220 	rsb	r2, r2, #32
 800053a:	fa00 fc02 	lsl.w	ip, r0, r2
 800053e:	ea5f 0031 	movs.w	r0, r1, rrx
 8000542:	f140 0000 	adc.w	r0, r0, #0
 8000546:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800054a:	bf08      	it	eq
 800054c:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000550:	4770      	bx	lr
 8000552:	f092 0f00 	teq	r2, #0
 8000556:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800055a:	bf02      	ittt	eq
 800055c:	0040      	lsleq	r0, r0, #1
 800055e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000562:	3a01      	subeq	r2, #1
 8000564:	d0f9      	beq.n	800055a <__aeabi_fmul+0xce>
 8000566:	ea40 000c 	orr.w	r0, r0, ip
 800056a:	f093 0f00 	teq	r3, #0
 800056e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000572:	bf02      	ittt	eq
 8000574:	0049      	lsleq	r1, r1, #1
 8000576:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800057a:	3b01      	subeq	r3, #1
 800057c:	d0f9      	beq.n	8000572 <__aeabi_fmul+0xe6>
 800057e:	ea41 010c 	orr.w	r1, r1, ip
 8000582:	e78f      	b.n	80004a4 <__aeabi_fmul+0x18>
 8000584:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000588:	ea92 0f0c 	teq	r2, ip
 800058c:	bf18      	it	ne
 800058e:	ea93 0f0c 	teqne	r3, ip
 8000592:	d00a      	beq.n	80005aa <__aeabi_fmul+0x11e>
 8000594:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000598:	bf18      	it	ne
 800059a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800059e:	d1d8      	bne.n	8000552 <__aeabi_fmul+0xc6>
 80005a0:	ea80 0001 	eor.w	r0, r0, r1
 80005a4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005a8:	4770      	bx	lr
 80005aa:	f090 0f00 	teq	r0, #0
 80005ae:	bf17      	itett	ne
 80005b0:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 80005b4:	4608      	moveq	r0, r1
 80005b6:	f091 0f00 	teqne	r1, #0
 80005ba:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 80005be:	d014      	beq.n	80005ea <__aeabi_fmul+0x15e>
 80005c0:	ea92 0f0c 	teq	r2, ip
 80005c4:	d101      	bne.n	80005ca <__aeabi_fmul+0x13e>
 80005c6:	0242      	lsls	r2, r0, #9
 80005c8:	d10f      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005ca:	ea93 0f0c 	teq	r3, ip
 80005ce:	d103      	bne.n	80005d8 <__aeabi_fmul+0x14c>
 80005d0:	024b      	lsls	r3, r1, #9
 80005d2:	bf18      	it	ne
 80005d4:	4608      	movne	r0, r1
 80005d6:	d108      	bne.n	80005ea <__aeabi_fmul+0x15e>
 80005d8:	ea80 0001 	eor.w	r0, r0, r1
 80005dc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005e0:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005e4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005e8:	4770      	bx	lr
 80005ea:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005ee:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005f2:	4770      	bx	lr

080005f4 <__aeabi_fdiv>:
 80005f4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005f8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005fc:	bf1e      	ittt	ne
 80005fe:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000602:	ea92 0f0c 	teqne	r2, ip
 8000606:	ea93 0f0c 	teqne	r3, ip
 800060a:	d069      	beq.n	80006e0 <__aeabi_fdiv+0xec>
 800060c:	eba2 0203 	sub.w	r2, r2, r3
 8000610:	ea80 0c01 	eor.w	ip, r0, r1
 8000614:	0249      	lsls	r1, r1, #9
 8000616:	ea4f 2040 	mov.w	r0, r0, lsl #9
 800061a:	d037      	beq.n	800068c <__aeabi_fdiv+0x98>
 800061c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000620:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000624:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000628:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800062c:	428b      	cmp	r3, r1
 800062e:	bf38      	it	cc
 8000630:	005b      	lslcc	r3, r3, #1
 8000632:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000636:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 800063a:	428b      	cmp	r3, r1
 800063c:	bf24      	itt	cs
 800063e:	1a5b      	subcs	r3, r3, r1
 8000640:	ea40 000c 	orrcs.w	r0, r0, ip
 8000644:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000648:	bf24      	itt	cs
 800064a:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 800064e:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000652:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000656:	bf24      	itt	cs
 8000658:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 800065c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000660:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000664:	bf24      	itt	cs
 8000666:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800066a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800066e:	011b      	lsls	r3, r3, #4
 8000670:	bf18      	it	ne
 8000672:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000676:	d1e0      	bne.n	800063a <__aeabi_fdiv+0x46>
 8000678:	2afd      	cmp	r2, #253	; 0xfd
 800067a:	f63f af50 	bhi.w	800051e <__aeabi_fmul+0x92>
 800067e:	428b      	cmp	r3, r1
 8000680:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000684:	bf08      	it	eq
 8000686:	f020 0001 	biceq.w	r0, r0, #1
 800068a:	4770      	bx	lr
 800068c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000690:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000694:	327f      	adds	r2, #127	; 0x7f
 8000696:	bfc2      	ittt	gt
 8000698:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 800069c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80006a0:	4770      	bxgt	lr
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f04f 0300 	mov.w	r3, #0
 80006aa:	3a01      	subs	r2, #1
 80006ac:	e737      	b.n	800051e <__aeabi_fmul+0x92>
 80006ae:	f092 0f00 	teq	r2, #0
 80006b2:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 80006b6:	bf02      	ittt	eq
 80006b8:	0040      	lsleq	r0, r0, #1
 80006ba:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 80006be:	3a01      	subeq	r2, #1
 80006c0:	d0f9      	beq.n	80006b6 <__aeabi_fdiv+0xc2>
 80006c2:	ea40 000c 	orr.w	r0, r0, ip
 80006c6:	f093 0f00 	teq	r3, #0
 80006ca:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 80006ce:	bf02      	ittt	eq
 80006d0:	0049      	lsleq	r1, r1, #1
 80006d2:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 80006d6:	3b01      	subeq	r3, #1
 80006d8:	d0f9      	beq.n	80006ce <__aeabi_fdiv+0xda>
 80006da:	ea41 010c 	orr.w	r1, r1, ip
 80006de:	e795      	b.n	800060c <__aeabi_fdiv+0x18>
 80006e0:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80006e4:	ea92 0f0c 	teq	r2, ip
 80006e8:	d108      	bne.n	80006fc <__aeabi_fdiv+0x108>
 80006ea:	0242      	lsls	r2, r0, #9
 80006ec:	f47f af7d 	bne.w	80005ea <__aeabi_fmul+0x15e>
 80006f0:	ea93 0f0c 	teq	r3, ip
 80006f4:	f47f af70 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 80006f8:	4608      	mov	r0, r1
 80006fa:	e776      	b.n	80005ea <__aeabi_fmul+0x15e>
 80006fc:	ea93 0f0c 	teq	r3, ip
 8000700:	d104      	bne.n	800070c <__aeabi_fdiv+0x118>
 8000702:	024b      	lsls	r3, r1, #9
 8000704:	f43f af4c 	beq.w	80005a0 <__aeabi_fmul+0x114>
 8000708:	4608      	mov	r0, r1
 800070a:	e76e      	b.n	80005ea <__aeabi_fmul+0x15e>
 800070c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000710:	bf18      	it	ne
 8000712:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000716:	d1ca      	bne.n	80006ae <__aeabi_fdiv+0xba>
 8000718:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800071c:	f47f af5c 	bne.w	80005d8 <__aeabi_fmul+0x14c>
 8000720:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000724:	f47f af3c 	bne.w	80005a0 <__aeabi_fmul+0x114>
 8000728:	e75f      	b.n	80005ea <__aeabi_fmul+0x15e>
 800072a:	bf00      	nop

0800072c <__aeabi_f2iz>:
 800072c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000730:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000734:	d30f      	bcc.n	8000756 <__aeabi_f2iz+0x2a>
 8000736:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800073a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800073e:	d90d      	bls.n	800075c <__aeabi_f2iz+0x30>
 8000740:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000744:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000748:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 800074c:	fa23 f002 	lsr.w	r0, r3, r2
 8000750:	bf18      	it	ne
 8000752:	4240      	negne	r0, r0
 8000754:	4770      	bx	lr
 8000756:	f04f 0000 	mov.w	r0, #0
 800075a:	4770      	bx	lr
 800075c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8000760:	d101      	bne.n	8000766 <__aeabi_f2iz+0x3a>
 8000762:	0242      	lsls	r2, r0, #9
 8000764:	d105      	bne.n	8000772 <__aeabi_f2iz+0x46>
 8000766:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800076a:	bf08      	it	eq
 800076c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000770:	4770      	bx	lr
 8000772:	f04f 0000 	mov.w	r0, #0
 8000776:	4770      	bx	lr

08000778 <DEMO_accelerometer_close>:
	BSP_ACCELERO_output_on_opendrain();
	//BSP_ACCELERO_WakeUp();
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
}

void DEMO_accelerometer_close(void) {
 8000778:	b580      	push	{r7, lr}
 800077a:	af00      	add	r7, sp, #0
	DEMO_ACCELERO_SetPorts(PORTS_FOR_ACCELERO);
 800077c:	2000      	movs	r0, #0
 800077e:	f000 f80b 	bl	8000798 <DEMO_ACCELERO_SetPorts>
	BSP_ACCELERO_Init();
 8000782:	f000 fdb5 	bl	80012f0 <BSP_ACCELERO_Init>
	BSP_ACCELERO_output_on_opendrain();
 8000786:	f000 fe3f 	bl	8001408 <BSP_ACCELERO_output_on_opendrain>
	BSP_ACCELERO_DeInit();
 800078a:	f000 fe63 	bl	8001454 <BSP_ACCELERO_DeInit>
	DEMO_ACCELERO_SetPorts(PORTS_FOR_LCD);
 800078e:	2001      	movs	r0, #1
 8000790:	f000 f802 	bl	8000798 <DEMO_ACCELERO_SetPorts>
}
 8000794:	bf00      	nop
 8000796:	bd80      	pop	{r7, pc}

08000798 <DEMO_ACCELERO_SetPorts>:

/** @brief	Configure les ports du GPIO pour l'ecran LCD ou l'accelerometre
 * @func	void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd)
 * @param 	accelero_or_lcd element de l'enumeration accelero_or_lcd_e(peut etre PORTS_FOR_ACCELERO ou PORTS_FOR_LCD)
 */
void DEMO_ACCELERO_SetPorts(accelero_or_lcd_e accelero_or_lcd) {
 8000798:	b580      	push	{r7, lr}
 800079a:	b084      	sub	sp, #16
 800079c:	af02      	add	r7, sp, #8
 800079e:	4603      	mov	r3, r0
 80007a0:	71fb      	strb	r3, [r7, #7]
	if (accelero_or_lcd == PORTS_FOR_ACCELERO) {
 80007a2:	79fb      	ldrb	r3, [r7, #7]
 80007a4:	2b00      	cmp	r3, #0
 80007a6:	d114      	bne.n	80007d2 <DEMO_ACCELERO_SetPorts+0x3a>
		BSP_GPIO_PinCfg(GPIOA, (GPIO_PIN_6 | GPIO_PIN_7), GPIO_MODE_AF_PP,
 80007a8:	2305      	movs	r3, #5
 80007aa:	9301      	str	r3, [sp, #4]
 80007ac:	2301      	movs	r3, #1
 80007ae:	9300      	str	r3, [sp, #0]
 80007b0:	2302      	movs	r3, #2
 80007b2:	2202      	movs	r2, #2
 80007b4:	21c0      	movs	r1, #192	; 0xc0
 80007b6:	4813      	ldr	r0, [pc, #76]	; (8000804 <DEMO_ACCELERO_SetPorts+0x6c>)
 80007b8:	f001 f822 	bl	8001800 <BSP_GPIO_PinCfg>
				GPIO_PULLDOWN, GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 80007bc:	2300      	movs	r3, #0
 80007be:	9301      	str	r3, [sp, #4]
 80007c0:	2302      	movs	r3, #2
 80007c2:	9300      	str	r3, [sp, #0]
 80007c4:	2300      	movs	r3, #0
 80007c6:	2201      	movs	r2, #1
 80007c8:	2108      	movs	r1, #8
 80007ca:	480f      	ldr	r0, [pc, #60]	; (8000808 <DEMO_ACCELERO_SetPorts+0x70>)
 80007cc:	f001 f818 	bl	8001800 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
				GPIO_SPEED_MEDIUM, GPIO_AF13_DCMI);
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
				GPIO_SPEED_FAST, GPIO_AF12_FSMC);
	}
}
 80007d0:	e013      	b.n	80007fa <DEMO_ACCELERO_SetPorts+0x62>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLDOWN,
 80007d2:	230d      	movs	r3, #13
 80007d4:	9301      	str	r3, [sp, #4]
 80007d6:	2301      	movs	r3, #1
 80007d8:	9300      	str	r3, [sp, #0]
 80007da:	2302      	movs	r3, #2
 80007dc:	2202      	movs	r2, #2
 80007de:	2140      	movs	r1, #64	; 0x40
 80007e0:	4808      	ldr	r0, [pc, #32]	; (8000804 <DEMO_ACCELERO_SetPorts+0x6c>)
 80007e2:	f001 f80d 	bl	8001800 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOE, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_NOPULL,
 80007e6:	230c      	movs	r3, #12
 80007e8:	9301      	str	r3, [sp, #4]
 80007ea:	2302      	movs	r3, #2
 80007ec:	9300      	str	r3, [sp, #0]
 80007ee:	2300      	movs	r3, #0
 80007f0:	2202      	movs	r2, #2
 80007f2:	2108      	movs	r1, #8
 80007f4:	4804      	ldr	r0, [pc, #16]	; (8000808 <DEMO_ACCELERO_SetPorts+0x70>)
 80007f6:	f001 f803 	bl	8001800 <BSP_GPIO_PinCfg>
}
 80007fa:	bf00      	nop
 80007fc:	3708      	adds	r7, #8
 80007fe:	46bd      	mov	sp, r7
 8000800:	bd80      	pop	{r7, pc}
 8000802:	bf00      	nop
 8000804:	40020000 	.word	0x40020000
 8000808:	40021000 	.word	0x40021000

0800080c <NVIC_EnableIRQ>:

	 The function enables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	4603      	mov	r3, r0
 8000814:	71fb      	strb	r3, [r7, #7]
		/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 8000816:	79fb      	ldrb	r3, [r7, #7]
 8000818:	f003 031f 	and.w	r3, r3, #31
 800081c:	2201      	movs	r2, #1
 800081e:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 8000822:	4a05      	ldr	r2, [pc, #20]	; (8000838 <NVIC_EnableIRQ+0x2c>)
 8000824:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000828:	095b      	lsrs	r3, r3, #5
 800082a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800082e:	bf00      	nop
 8000830:	370c      	adds	r7, #12
 8000832:	46bd      	mov	sp, r7
 8000834:	bc80      	pop	{r7}
 8000836:	4770      	bx	lr
 8000838:	e000e100 	.word	0xe000e100

0800083c <Camera_init>:
 * @brief  initialize (private function)
 * @func int CameraToSRAM_init(void)
 * @param  None
 * @retval None
 */
static void Camera_init(void) {
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
	Delay(10);
 8000840:	200a      	movs	r0, #10
 8000842:	f001 fca5 	bl	8002190 <Delay>
	DCMI_Control_IO_Init();
 8000846:	f002 fbf5 	bl	8003034 <DCMI_Control_IO_Init>
	Delay(10);
 800084a:	200a      	movs	r0, #10
 800084c:	f001 fca0 	bl	8002190 <Delay>
}
 8000850:	bf00      	nop
 8000852:	bd80      	pop	{r7, pc}

08000854 <Camera_reset>:

/**
 * @brief  Reset de la camera
 *	@func void Camera_reset(void)
 */
void Camera_reset(void) {
 8000854:	b580      	push	{r7, lr}
 8000856:	af00      	add	r7, sp, #0
	DCMI_OV9655_hardware_reset();
 8000858:	f002 fc2c 	bl	80030b4 <DCMI_OV9655_hardware_reset>
}
 800085c:	bf00      	nop
 800085e:	bd80      	pop	{r7, pc}

08000860 <Camera_statemachine>:
 * @brief  Machine a etat qui copie l'image en RAM et l'envoie sur le LCD...
 * @func void statemachine (void)
 * @param  None
 * @retval
 */
running_e Camera_statemachine(bool_e ask_for_finish, CAMERA_mode_e mode) {
 8000860:	b580      	push	{r7, lr}
 8000862:	b08c      	sub	sp, #48	; 0x30
 8000864:	af00      	add	r7, sp, #0
 8000866:	6078      	str	r0, [r7, #4]
 8000868:	460b      	mov	r3, r1
 800086a:	70fb      	strb	r3, [r7, #3]
		IDLE,
		CLOSE
	} state_e;
	static bool_e asked_for_finish = FALSE;
	static state_e state = INIT;
	running_e ret = IN_PROGRESS;
 800086c:	2300      	movs	r3, #0
 800086e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char text[30];

	if (ask_for_finish)
 8000872:	687b      	ldr	r3, [r7, #4]
 8000874:	2b00      	cmp	r3, #0
 8000876:	d002      	beq.n	800087e <Camera_statemachine+0x1e>
		asked_for_finish = TRUE;
 8000878:	4b6f      	ldr	r3, [pc, #444]	; (8000a38 <Camera_statemachine+0x1d8>)
 800087a:	2201      	movs	r2, #1
 800087c:	601a      	str	r2, [r3, #0]
	switch (state) {
 800087e:	4b6f      	ldr	r3, [pc, #444]	; (8000a3c <Camera_statemachine+0x1dc>)
 8000880:	781b      	ldrb	r3, [r3, #0]
 8000882:	2b08      	cmp	r3, #8
 8000884:	f200 80cb 	bhi.w	8000a1e <Camera_statemachine+0x1be>
 8000888:	a201      	add	r2, pc, #4	; (adr r2, 8000890 <Camera_statemachine+0x30>)
 800088a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800088e:	bf00      	nop
 8000890:	080008b5 	.word	0x080008b5
 8000894:	080008e9 	.word	0x080008e9
 8000898:	080008fd 	.word	0x080008fd
 800089c:	08000915 	.word	0x08000915
 80008a0:	08000979 	.word	0x08000979
 80008a4:	0800099f 	.word	0x0800099f
 80008a8:	080009ad 	.word	0x080009ad
 80008ac:	080009fb 	.word	0x080009fb
 80008b0:	08000a0b 	.word	0x08000a0b
	case INIT:

		asked_for_finish = FALSE;
 80008b4:	4b60      	ldr	r3, [pc, #384]	; (8000a38 <Camera_statemachine+0x1d8>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	601a      	str	r2, [r3, #0]
		sprintf(text, "Initialize camera...");
 80008ba:	f107 0308 	add.w	r3, r7, #8
 80008be:	4960      	ldr	r1, [pc, #384]	; (8000a40 <Camera_statemachine+0x1e0>)
 80008c0:	4618      	mov	r0, r3
 80008c2:	f00b fff7 	bl	800c8b4 <siprintf>
		Camera_init();
 80008c6:	f7ff ffb9 	bl	800083c <Camera_init>
		if (DCMI_OV9655Config(mode) == 0x00)
 80008ca:	78fb      	ldrb	r3, [r7, #3]
 80008cc:	4618      	mov	r0, r3
 80008ce:	f000 f8c5 	bl	8000a5c <DCMI_OV9655Config>
 80008d2:	4603      	mov	r3, r0
 80008d4:	2b00      	cmp	r3, #0
 80008d6:	d103      	bne.n	80008e0 <Camera_statemachine+0x80>
			state = CAMERA_ENABLE;
 80008d8:	4b58      	ldr	r3, [pc, #352]	; (8000a3c <Camera_statemachine+0x1dc>)
 80008da:	2203      	movs	r2, #3
 80008dc:	701a      	strb	r2, [r3, #0]
		else
			state = FAIL_TO_INIT_CAMERA;
		break;
 80008de:	e0a5      	b.n	8000a2c <Camera_statemachine+0x1cc>
			state = FAIL_TO_INIT_CAMERA;
 80008e0:	4b56      	ldr	r3, [pc, #344]	; (8000a3c <Camera_statemachine+0x1dc>)
 80008e2:	2201      	movs	r2, #1
 80008e4:	701a      	strb	r2, [r3, #0]
		break;
 80008e6:	e0a1      	b.n	8000a2c <Camera_statemachine+0x1cc>
	case FAIL_TO_INIT_CAMERA:
		sprintf(text, "Fail to initialize camera");
 80008e8:	f107 0308 	add.w	r3, r7, #8
 80008ec:	4955      	ldr	r1, [pc, #340]	; (8000a44 <Camera_statemachine+0x1e4>)
 80008ee:	4618      	mov	r0, r3
 80008f0:	f00b ffe0 	bl	800c8b4 <siprintf>
		state = IDLE;
 80008f4:	4b51      	ldr	r3, [pc, #324]	; (8000a3c <Camera_statemachine+0x1dc>)
 80008f6:	2207      	movs	r2, #7
 80008f8:	701a      	strb	r2, [r3, #0]
		break;
 80008fa:	e097      	b.n	8000a2c <Camera_statemachine+0x1cc>
	case WAIT_DETECTION:
		if (asked_for_finish)
 80008fc:	4b4e      	ldr	r3, [pc, #312]	; (8000a38 <Camera_statemachine+0x1d8>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d003      	beq.n	800090c <Camera_statemachine+0xac>
			state = CLOSE;
 8000904:	4b4d      	ldr	r3, [pc, #308]	; (8000a3c <Camera_statemachine+0x1dc>)
 8000906:	2208      	movs	r2, #8
 8000908:	701a      	strb	r2, [r3, #0]
		else
			state = CAMERA_ENABLE;
		break;
 800090a:	e08f      	b.n	8000a2c <Camera_statemachine+0x1cc>
			state = CAMERA_ENABLE;
 800090c:	4b4b      	ldr	r3, [pc, #300]	; (8000a3c <Camera_statemachine+0x1dc>)
 800090e:	2203      	movs	r2, #3
 8000910:	701a      	strb	r2, [r3, #0]
		break;
 8000912:	e08b      	b.n	8000a2c <Camera_statemachine+0x1cc>

	case CAMERA_ENABLE:
		if (mode == MODE_CAMERA_TO_SRAM)
 8000914:	78fb      	ldrb	r3, [r7, #3]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d102      	bne.n	8000920 <Camera_statemachine+0xc0>
			NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 800091a:	2039      	movs	r0, #57	; 0x39
 800091c:	f7ff ff76 	bl	800080c <NVIC_EnableIRQ>

		__HAL_DCMI_ENABLE(&DCMI_HandleStructure);
 8000920:	4b49      	ldr	r3, [pc, #292]	; (8000a48 <Camera_statemachine+0x1e8>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	681a      	ldr	r2, [r3, #0]
 8000926:	4b48      	ldr	r3, [pc, #288]	; (8000a48 <Camera_statemachine+0x1e8>)
 8000928:	681b      	ldr	r3, [r3, #0]
 800092a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800092e:	601a      	str	r2, [r3, #0]
		__HAL_DMA_ENABLE(&DMA_HandleStructure);
 8000930:	4b46      	ldr	r3, [pc, #280]	; (8000a4c <Camera_statemachine+0x1ec>)
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	681a      	ldr	r2, [r3, #0]
 8000936:	4b45      	ldr	r3, [pc, #276]	; (8000a4c <Camera_statemachine+0x1ec>)
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	f042 0201 	orr.w	r2, r2, #1
 800093e:	601a      	str	r2, [r3, #0]

		if (mode == MODE_CAMERA_TO_SRAM) {
 8000940:	78fb      	ldrb	r3, [r7, #3]
 8000942:	2b00      	cmp	r3, #0
 8000944:	d107      	bne.n	8000956 <Camera_statemachine+0xf6>
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,
 8000946:	4a42      	ldr	r2, [pc, #264]	; (8000a50 <Camera_statemachine+0x1f0>)
 8000948:	f44f 5316 	mov.w	r3, #9600	; 0x2580
 800094c:	2100      	movs	r1, #0
 800094e:	483e      	ldr	r0, [pc, #248]	; (8000a48 <Camera_statemachine+0x1e8>)
 8000950:	f003 ff00 	bl	8004754 <HAL_DCMI_Start_DMA>
 8000954:	e005      	b.n	8000962 <Camera_statemachine+0x102>
					(uint32_t) dma_buffer, SIZE_DMA_TAB / 4) != HAL_OK) {
				// Erreur à gérer
			}
		} else {
			if (HAL_DCMI_Start_DMA(&DCMI_HandleStructure, DCMI_MODE_CONTINUOUS,FSMC_LCD_ADDRESS, 1) != HAL_OK) {
 8000956:	2301      	movs	r3, #1
 8000958:	4a3e      	ldr	r2, [pc, #248]	; (8000a54 <Camera_statemachine+0x1f4>)
 800095a:	2100      	movs	r1, #0
 800095c:	483a      	ldr	r0, [pc, #232]	; (8000a48 <Camera_statemachine+0x1e8>)
 800095e:	f003 fef9 	bl	8004754 <HAL_DCMI_Start_DMA>
				// Erreur à gérer
			}
		}

		if (mode == MODE_CAMERA_TO_SRAM)
 8000962:	78fb      	ldrb	r3, [r7, #3]
 8000964:	2b00      	cmp	r3, #0
 8000966:	d103      	bne.n	8000970 <Camera_statemachine+0x110>
			state = WAIT_FULL_TAB;
 8000968:	4b34      	ldr	r3, [pc, #208]	; (8000a3c <Camera_statemachine+0x1dc>)
 800096a:	2204      	movs	r2, #4
 800096c:	701a      	strb	r2, [r3, #0]
		else
			state = IDLE;

		break;
 800096e:	e05d      	b.n	8000a2c <Camera_statemachine+0x1cc>
			state = IDLE;
 8000970:	4b32      	ldr	r3, [pc, #200]	; (8000a3c <Camera_statemachine+0x1dc>)
 8000972:	2207      	movs	r2, #7
 8000974:	701a      	strb	r2, [r3, #0]
		break;
 8000976:	e059      	b.n	8000a2c <Camera_statemachine+0x1cc>

	case WAIT_FULL_TAB:
		if (asked_for_finish) {
 8000978:	4b2f      	ldr	r3, [pc, #188]	; (8000a38 <Camera_statemachine+0x1d8>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b00      	cmp	r3, #0
 800097e:	d003      	beq.n	8000988 <Camera_statemachine+0x128>
			state = CLOSE;
 8000980:	4b2e      	ldr	r3, [pc, #184]	; (8000a3c <Camera_statemachine+0x1dc>)
 8000982:	2208      	movs	r2, #8
 8000984:	701a      	strb	r2, [r3, #0]
		} else if (img_ready) {
			img_ready = FALSE;
			state = CAMERA_DISABLE;
		}
		break;
 8000986:	e04e      	b.n	8000a26 <Camera_statemachine+0x1c6>
		} else if (img_ready) {
 8000988:	4b33      	ldr	r3, [pc, #204]	; (8000a58 <Camera_statemachine+0x1f8>)
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	2b00      	cmp	r3, #0
 800098e:	d04a      	beq.n	8000a26 <Camera_statemachine+0x1c6>
			img_ready = FALSE;
 8000990:	4b31      	ldr	r3, [pc, #196]	; (8000a58 <Camera_statemachine+0x1f8>)
 8000992:	2200      	movs	r2, #0
 8000994:	601a      	str	r2, [r3, #0]
			state = CAMERA_DISABLE;
 8000996:	4b29      	ldr	r3, [pc, #164]	; (8000a3c <Camera_statemachine+0x1dc>)
 8000998:	2205      	movs	r2, #5
 800099a:	701a      	strb	r2, [r3, #0]
		break;
 800099c:	e043      	b.n	8000a26 <Camera_statemachine+0x1c6>

	case CAMERA_DISABLE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 800099e:	482a      	ldr	r0, [pc, #168]	; (8000a48 <Camera_statemachine+0x1e8>)
 80009a0:	f003 ff62 	bl	8004868 <HAL_DCMI_Stop>
		state = DATA_SENDING;
 80009a4:	4b25      	ldr	r3, [pc, #148]	; (8000a3c <Camera_statemachine+0x1dc>)
 80009a6:	2206      	movs	r2, #6
 80009a8:	701a      	strb	r2, [r3, #0]
		break;
 80009aa:	e03f      	b.n	8000a2c <Camera_statemachine+0x1cc>

	case DATA_SENDING:
		;
		uint16_t x, y;
		uint16_t index;
		for (y = 0; y < 240; y++) {
 80009ac:	2300      	movs	r3, #0
 80009ae:	857b      	strh	r3, [r7, #42]	; 0x2a
 80009b0:	e019      	b.n	80009e6 <Camera_statemachine+0x186>
			for (x = 0; x < 320; x++) {
 80009b2:	2300      	movs	r3, #0
 80009b4:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80009b6:	e00f      	b.n	80009d8 <Camera_statemachine+0x178>
				index = (y / 2) * 160 + (x / 2);
 80009b8:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80009ba:	085b      	lsrs	r3, r3, #1
 80009bc:	b29b      	uxth	r3, r3
 80009be:	461a      	mov	r2, r3
 80009c0:	0092      	lsls	r2, r2, #2
 80009c2:	4413      	add	r3, r2
 80009c4:	015b      	lsls	r3, r3, #5
 80009c6:	b29a      	uxth	r2, r3
 80009c8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80009ca:	085b      	lsrs	r3, r3, #1
 80009cc:	b29b      	uxth	r3, r3
 80009ce:	4413      	add	r3, r2
 80009d0:	853b      	strh	r3, [r7, #40]	; 0x28
			for (x = 0; x < 320; x++) {
 80009d2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80009d4:	3301      	adds	r3, #1
 80009d6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80009d8:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80009da:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80009de:	d3eb      	bcc.n	80009b8 <Camera_statemachine+0x158>
		for (y = 0; y < 240; y++) {
 80009e0:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80009e2:	3301      	adds	r3, #1
 80009e4:	857b      	strh	r3, [r7, #42]	; 0x2a
 80009e6:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80009e8:	2bef      	cmp	r3, #239	; 0xef
 80009ea:	d9e2      	bls.n	80009b2 <Camera_statemachine+0x152>
				//printf("%d",U16FROMU8(dma_buffer[2 * index + 1],dma_buffer[2 * index]));
			}
		}
		Delay(10);
 80009ec:	200a      	movs	r0, #10
 80009ee:	f001 fbcf 	bl	8002190 <Delay>
		state = WAIT_DETECTION;
 80009f2:	4b12      	ldr	r3, [pc, #72]	; (8000a3c <Camera_statemachine+0x1dc>)
 80009f4:	2202      	movs	r2, #2
 80009f6:	701a      	strb	r2, [r3, #0]
		break;
 80009f8:	e018      	b.n	8000a2c <Camera_statemachine+0x1cc>
	case IDLE:
		if (asked_for_finish)
 80009fa:	4b0f      	ldr	r3, [pc, #60]	; (8000a38 <Camera_statemachine+0x1d8>)
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	2b00      	cmp	r3, #0
 8000a00:	d013      	beq.n	8000a2a <Camera_statemachine+0x1ca>
			state = CLOSE;
 8000a02:	4b0e      	ldr	r3, [pc, #56]	; (8000a3c <Camera_statemachine+0x1dc>)
 8000a04:	2208      	movs	r2, #8
 8000a06:	701a      	strb	r2, [r3, #0]
		break;
 8000a08:	e00f      	b.n	8000a2a <Camera_statemachine+0x1ca>
	case CLOSE:
		HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000a0a:	480f      	ldr	r0, [pc, #60]	; (8000a48 <Camera_statemachine+0x1e8>)
 8000a0c:	f003 ff2c 	bl	8004868 <HAL_DCMI_Stop>
		ret = END_OK;
 8000a10:	2301      	movs	r3, #1
 8000a12:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		state = INIT;
 8000a16:	4b09      	ldr	r3, [pc, #36]	; (8000a3c <Camera_statemachine+0x1dc>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	701a      	strb	r2, [r3, #0]
		break;
 8000a1c:	e006      	b.n	8000a2c <Camera_statemachine+0x1cc>
	default:
		state = INIT;
 8000a1e:	4b07      	ldr	r3, [pc, #28]	; (8000a3c <Camera_statemachine+0x1dc>)
 8000a20:	2200      	movs	r2, #0
 8000a22:	701a      	strb	r2, [r3, #0]
		break;
 8000a24:	e002      	b.n	8000a2c <Camera_statemachine+0x1cc>
		break;
 8000a26:	bf00      	nop
 8000a28:	e000      	b.n	8000a2c <Camera_statemachine+0x1cc>
		break;
 8000a2a:	bf00      	nop

	}
	return ret;
 8000a2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a30:	4618      	mov	r0, r3
 8000a32:	3730      	adds	r7, #48	; 0x30
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	20009800 	.word	0x20009800
 8000a3c:	20009804 	.word	0x20009804
 8000a40:	0800d4d0 	.word	0x0800d4d0
 8000a44:	0800d4e8 	.word	0x0800d4e8
 8000a48:	20009734 	.word	0x20009734
 8000a4c:	20009774 	.word	0x20009774
 8000a50:	2000012c 	.word	0x2000012c
 8000a54:	60100000 	.word	0x60100000
 8000a58:	2000972c 	.word	0x2000972c

08000a5c <DCMI_OV9655Config>:
 *	@func uint8_t DCMI_OV9655Config(void)
 * @param  None
 * @retval 0x00 Camera module configured correctly
 *         0xFF Camera module configuration failed
 */
uint8_t DCMI_OV9655Config(CAMERA_mode_e mode) {
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b082      	sub	sp, #8
 8000a60:	af00      	add	r7, sp, #0
 8000a62:	4603      	mov	r3, r0
 8000a64:	71fb      	strb	r3, [r7, #7]
	/* I2C1 will be used for OV9655 camera configuration */
	I2C1_Config();
 8000a66:	f000 f82b 	bl	8000ac0 <I2C1_Config>

	/* Reset and check the presence of the OV9655 camera module */
	if (DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x80)) {
 8000a6a:	2280      	movs	r2, #128	; 0x80
 8000a6c:	2112      	movs	r1, #18
 8000a6e:	2060      	movs	r0, #96	; 0x60
 8000a70:	f000 f9bc 	bl	8000dec <DCMI_SingleRandomWrite>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <DCMI_OV9655Config+0x22>
		return (0xFF);
 8000a7a:	23ff      	movs	r3, #255	; 0xff
 8000a7c:	e01b      	b.n	8000ab6 <DCMI_OV9655Config+0x5a>
	}

	/* OV9655 Camera size setup */
	if (mode == MODE_CAMERA_TO_LCD)
 8000a7e:	79fb      	ldrb	r3, [r7, #7]
 8000a80:	2b01      	cmp	r3, #1
 8000a82:	d102      	bne.n	8000a8a <DCMI_OV9655Config+0x2e>
		DCMI_OV9655_QVGASizeSetup();	//240*320
 8000a84:	f002 fb3e 	bl	8003104 <DCMI_OV9655_QVGASizeSetup>
 8000a88:	e001      	b.n	8000a8e <DCMI_OV9655Config+0x32>
	else
		DCMI_OV9655_QQVGASizeSetup();	//120*160
 8000a8a:	f002 ffe8 	bl	8003a5e <DCMI_OV9655_QQVGASizeSetup>
	/* Set the RGB565 mode */
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM7, 0x63);
 8000a8e:	2263      	movs	r2, #99	; 0x63
 8000a90:	2112      	movs	r1, #18
 8000a92:	2060      	movs	r0, #96	; 0x60
 8000a94:	f000 f9aa 	bl	8000dec <DCMI_SingleRandomWrite>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM15, 0x10);
 8000a98:	2210      	movs	r2, #16
 8000a9a:	2140      	movs	r1, #64	; 0x40
 8000a9c:	2060      	movs	r0, #96	; 0x60
 8000a9e:	f000 f9a5 	bl	8000dec <DCMI_SingleRandomWrite>

	/* Invert the HRef signal*/
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, OV9655_COM10, 0x08);
 8000aa2:	2208      	movs	r2, #8
 8000aa4:	2115      	movs	r1, #21
 8000aa6:	2060      	movs	r0, #96	; 0x60
 8000aa8:	f000 f9a0 	bl	8000dec <DCMI_SingleRandomWrite>

	/* Configure the DCMI to interface with the OV9655 camera module */
	DCMI_Config(mode);
 8000aac:	79fb      	ldrb	r3, [r7, #7]
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f000 f864 	bl	8000b7c <DCMI_Config>

	return (0x00);
 8000ab4:	2300      	movs	r3, #0
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
	...

08000ac0 <I2C1_Config>:
 * @brief  Configures the I2C1 used for OV9655 camera module configuration.
 * @func void I2C1_Config(void)
 * @param  None
 * @retval None
 */
void I2C1_Config(void) {
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b084      	sub	sp, #16
 8000ac4:	af02      	add	r7, sp, #8

	I2C_HandleStructure.Instance = I2C1;
 8000ac6:	4b29      	ldr	r3, [pc, #164]	; (8000b6c <I2C1_Config+0xac>)
 8000ac8:	4a29      	ldr	r2, [pc, #164]	; (8000b70 <I2C1_Config+0xb0>)
 8000aca:	601a      	str	r2, [r3, #0]
	/* I2C1 clock enable */
	__HAL_RCC_I2C1_CLK_ENABLE();
 8000acc:	4b29      	ldr	r3, [pc, #164]	; (8000b74 <I2C1_Config+0xb4>)
 8000ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad0:	4a28      	ldr	r2, [pc, #160]	; (8000b74 <I2C1_Config+0xb4>)
 8000ad2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ad6:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad8:	4b26      	ldr	r3, [pc, #152]	; (8000b74 <I2C1_Config+0xb4>)
 8000ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000adc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000ae0:	607b      	str	r3, [r7, #4]
 8000ae2:	687b      	ldr	r3, [r7, #4]
	/* GPIOB clock enable */
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000ae4:	4b23      	ldr	r3, [pc, #140]	; (8000b74 <I2C1_Config+0xb4>)
 8000ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ae8:	4a22      	ldr	r2, [pc, #136]	; (8000b74 <I2C1_Config+0xb4>)
 8000aea:	f043 0302 	orr.w	r3, r3, #2
 8000aee:	6313      	str	r3, [r2, #48]	; 0x30
 8000af0:	4b20      	ldr	r3, [pc, #128]	; (8000b74 <I2C1_Config+0xb4>)
 8000af2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000af4:	f003 0302 	and.w	r3, r3, #2
 8000af8:	603b      	str	r3, [r7, #0]
 8000afa:	683b      	ldr	r3, [r7, #0]

	/* Connect I2C1 pins to AF4 ************************************************/
	/* Configure I2C1 GPIOs *****************************************************/
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_8 | GPIO_PIN_9, GPIO_MODE_AF_OD,
 8000afc:	2304      	movs	r3, #4
 8000afe:	9301      	str	r3, [sp, #4]
 8000b00:	2300      	movs	r3, #0
 8000b02:	9300      	str	r3, [sp, #0]
 8000b04:	2300      	movs	r3, #0
 8000b06:	2212      	movs	r2, #18
 8000b08:	f44f 7140 	mov.w	r1, #768	; 0x300
 8000b0c:	481a      	ldr	r0, [pc, #104]	; (8000b78 <I2C1_Config+0xb8>)
 8000b0e:	f000 fe77 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, GPIO_AF4_I2C1);

	/* Configure I2C1 ***********************************************************/
	/* I2C DeInit */
	if (HAL_I2C_DeInit(&I2C_HandleStructure) != HAL_OK) {
 8000b12:	4816      	ldr	r0, [pc, #88]	; (8000b6c <I2C1_Config+0xac>)
 8000b14:	f008 fce2 	bl	80094dc <HAL_I2C_DeInit>
		// Erreur à gérer
	}
	/* Enable the I2C peripheral */
	__HAL_I2C_ENABLE(&I2C_HandleStructure);
 8000b18:	4b14      	ldr	r3, [pc, #80]	; (8000b6c <I2C1_Config+0xac>)
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	4b13      	ldr	r3, [pc, #76]	; (8000b6c <I2C1_Config+0xac>)
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	f042 0201 	orr.w	r2, r2, #1
 8000b26:	601a      	str	r2, [r3, #0]

	/* Set the I2C structure parameters */
	I2C_HandleStructure.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000b28:	4b10      	ldr	r3, [pc, #64]	; (8000b6c <I2C1_Config+0xac>)
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	615a      	str	r2, [r3, #20]
	I2C_HandleStructure.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000b2e:	4b0f      	ldr	r3, [pc, #60]	; (8000b6c <I2C1_Config+0xac>)
 8000b30:	2200      	movs	r2, #0
 8000b32:	609a      	str	r2, [r3, #8]
	I2C_HandleStructure.Init.OwnAddress1 = 0xFE;
 8000b34:	4b0d      	ldr	r3, [pc, #52]	; (8000b6c <I2C1_Config+0xac>)
 8000b36:	22fe      	movs	r2, #254	; 0xfe
 8000b38:	60da      	str	r2, [r3, #12]
	I2C_HandleStructure.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000b3a:	4b0c      	ldr	r3, [pc, #48]	; (8000b6c <I2C1_Config+0xac>)
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	61da      	str	r2, [r3, #28]
	I2C_HandleStructure.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000b40:	4b0a      	ldr	r3, [pc, #40]	; (8000b6c <I2C1_Config+0xac>)
 8000b42:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000b46:	611a      	str	r2, [r3, #16]
	I2C_HandleStructure.Init.ClockSpeed = 30000;
 8000b48:	4b08      	ldr	r3, [pc, #32]	; (8000b6c <I2C1_Config+0xac>)
 8000b4a:	f247 5230 	movw	r2, #30000	; 0x7530
 8000b4e:	605a      	str	r2, [r3, #4]
	I2C_HandleStructure.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000b50:	4b06      	ldr	r3, [pc, #24]	; (8000b6c <I2C1_Config+0xac>)
 8000b52:	2200      	movs	r2, #0
 8000b54:	621a      	str	r2, [r3, #32]
	I2C_HandleStructure.Init.OwnAddress2 = 0xFE; ///----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
 8000b56:	4b05      	ldr	r3, [pc, #20]	; (8000b6c <I2C1_Config+0xac>)
 8000b58:	22fe      	movs	r2, #254	; 0xfe
 8000b5a:	619a      	str	r2, [r3, #24]

	/* Initialize the I2C peripheral w/ selected parameters */
	if (HAL_I2C_Init(&I2C_HandleStructure) != HAL_OK) {
 8000b5c:	4803      	ldr	r0, [pc, #12]	; (8000b6c <I2C1_Config+0xac>)
 8000b5e:	f008 fbe3 	bl	8009328 <HAL_I2C_Init>
		// Erreur à gérer
	}
}
 8000b62:	bf00      	nop
 8000b64:	3708      	adds	r7, #8
 8000b66:	46bd      	mov	sp, r7
 8000b68:	bd80      	pop	{r7, pc}
 8000b6a:	bf00      	nop
 8000b6c:	200097c4 	.word	0x200097c4
 8000b70:	40005400 	.word	0x40005400
 8000b74:	40023800 	.word	0x40023800
 8000b78:	40020400 	.word	0x40020400

08000b7c <DCMI_Config>:
 * @brief  Configures the DCMI to interface with the OV9655 camera module.
 * @func void DCMI_Config(void)
 * @param  None
 * @retval None
 */
void DCMI_Config(CAMERA_mode_e mode) {
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b08a      	sub	sp, #40	; 0x28
 8000b80:	af02      	add	r7, sp, #8
 8000b82:	4603      	mov	r3, r0
 8000b84:	71fb      	strb	r3, [r7, #7]
	/* Enable DCMI GPIOs clocks */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000b86:	4b80      	ldr	r3, [pc, #512]	; (8000d88 <DCMI_Config+0x20c>)
 8000b88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b8a:	4a7f      	ldr	r2, [pc, #508]	; (8000d88 <DCMI_Config+0x20c>)
 8000b8c:	f043 0301 	orr.w	r3, r3, #1
 8000b90:	6313      	str	r3, [r2, #48]	; 0x30
 8000b92:	4b7d      	ldr	r3, [pc, #500]	; (8000d88 <DCMI_Config+0x20c>)
 8000b94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b96:	f003 0301 	and.w	r3, r3, #1
 8000b9a:	61fb      	str	r3, [r7, #28]
 8000b9c:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000b9e:	4b7a      	ldr	r3, [pc, #488]	; (8000d88 <DCMI_Config+0x20c>)
 8000ba0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ba2:	4a79      	ldr	r2, [pc, #484]	; (8000d88 <DCMI_Config+0x20c>)
 8000ba4:	f043 0302 	orr.w	r3, r3, #2
 8000ba8:	6313      	str	r3, [r2, #48]	; 0x30
 8000baa:	4b77      	ldr	r3, [pc, #476]	; (8000d88 <DCMI_Config+0x20c>)
 8000bac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bae:	f003 0302 	and.w	r3, r3, #2
 8000bb2:	61bb      	str	r3, [r7, #24]
 8000bb4:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000bb6:	4b74      	ldr	r3, [pc, #464]	; (8000d88 <DCMI_Config+0x20c>)
 8000bb8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bba:	4a73      	ldr	r2, [pc, #460]	; (8000d88 <DCMI_Config+0x20c>)
 8000bbc:	f043 0304 	orr.w	r3, r3, #4
 8000bc0:	6313      	str	r3, [r2, #48]	; 0x30
 8000bc2:	4b71      	ldr	r3, [pc, #452]	; (8000d88 <DCMI_Config+0x20c>)
 8000bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bc6:	f003 0304 	and.w	r3, r3, #4
 8000bca:	617b      	str	r3, [r7, #20]
 8000bcc:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000bce:	4b6e      	ldr	r3, [pc, #440]	; (8000d88 <DCMI_Config+0x20c>)
 8000bd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bd2:	4a6d      	ldr	r2, [pc, #436]	; (8000d88 <DCMI_Config+0x20c>)
 8000bd4:	f043 0310 	orr.w	r3, r3, #16
 8000bd8:	6313      	str	r3, [r2, #48]	; 0x30
 8000bda:	4b6b      	ldr	r3, [pc, #428]	; (8000d88 <DCMI_Config+0x20c>)
 8000bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000bde:	f003 0310 	and.w	r3, r3, #16
 8000be2:	613b      	str	r3, [r7, #16]
 8000be4:	693b      	ldr	r3, [r7, #16]

	/* Enable DCMI clock */
	__HAL_RCC_DCMI_CLK_ENABLE();
 8000be6:	4b68      	ldr	r3, [pc, #416]	; (8000d88 <DCMI_Config+0x20c>)
 8000be8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bea:	4a67      	ldr	r2, [pc, #412]	; (8000d88 <DCMI_Config+0x20c>)
 8000bec:	f043 0301 	orr.w	r3, r3, #1
 8000bf0:	6353      	str	r3, [r2, #52]	; 0x34
 8000bf2:	4b65      	ldr	r3, [pc, #404]	; (8000d88 <DCMI_Config+0x20c>)
 8000bf4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000bf6:	f003 0301 	and.w	r3, r3, #1
 8000bfa:	60fb      	str	r3, [r7, #12]
 8000bfc:	68fb      	ldr	r3, [r7, #12]

	/* DCMI GPIO configuration **************************************************/
	/* D0 D1(PC6/7) */
	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000bfe:	230d      	movs	r3, #13
 8000c00:	9301      	str	r3, [sp, #4]
 8000c02:	2303      	movs	r3, #3
 8000c04:	9300      	str	r3, [sp, #0]
 8000c06:	2301      	movs	r3, #1
 8000c08:	2202      	movs	r2, #2
 8000c0a:	21c0      	movs	r1, #192	; 0xc0
 8000c0c:	485f      	ldr	r0, [pc, #380]	; (8000d8c <DCMI_Config+0x210>)
 8000c0e:	f000 fdf7 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D2..D4(PE0/1/4) D6/D7(PE5/6) */
	BSP_GPIO_PinCfg(GPIOE,
 8000c12:	230d      	movs	r3, #13
 8000c14:	9301      	str	r3, [sp, #4]
 8000c16:	2303      	movs	r3, #3
 8000c18:	9300      	str	r3, [sp, #0]
 8000c1a:	2301      	movs	r3, #1
 8000c1c:	2202      	movs	r2, #2
 8000c1e:	2173      	movs	r1, #115	; 0x73
 8000c20:	485b      	ldr	r0, [pc, #364]	; (8000d90 <DCMI_Config+0x214>)
 8000c22:	f000 fded 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6,
			GPIO_MODE_AF_PP, GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* D5(PB6), VSYNC(PB7) */
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6 | GPIO_PIN_7, GPIO_MODE_AF_PP,
 8000c26:	230d      	movs	r3, #13
 8000c28:	9301      	str	r3, [sp, #4]
 8000c2a:	2303      	movs	r3, #3
 8000c2c:	9300      	str	r3, [sp, #0]
 8000c2e:	2301      	movs	r3, #1
 8000c30:	2202      	movs	r2, #2
 8000c32:	21c0      	movs	r1, #192	; 0xc0
 8000c34:	4857      	ldr	r0, [pc, #348]	; (8000d94 <DCMI_Config+0x218>)
 8000c36:	f000 fde3 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* PCLK(PA6) HSYNC(PA4)*/
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_4 | GPIO_PIN_6, GPIO_MODE_AF_PP,
 8000c3a:	230d      	movs	r3, #13
 8000c3c:	9301      	str	r3, [sp, #4]
 8000c3e:	2303      	movs	r3, #3
 8000c40:	9300      	str	r3, [sp, #0]
 8000c42:	2301      	movs	r3, #1
 8000c44:	2202      	movs	r2, #2
 8000c46:	2150      	movs	r1, #80	; 0x50
 8000c48:	4853      	ldr	r0, [pc, #332]	; (8000d98 <DCMI_Config+0x21c>)
 8000c4a:	f000 fdd9 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_PULLUP, GPIO_SPEED_HIGH, GPIO_AF13_DCMI);

	/* DCMI configuration *******************************************************/
	DCMI_HandleStructure.Instance = DCMI;
 8000c4e:	4b53      	ldr	r3, [pc, #332]	; (8000d9c <DCMI_Config+0x220>)
 8000c50:	4a53      	ldr	r2, [pc, #332]	; (8000da0 <DCMI_Config+0x224>)
 8000c52:	601a      	str	r2, [r3, #0]

	HAL_DCMI_DeInit(&DCMI_HandleStructure);
 8000c54:	4851      	ldr	r0, [pc, #324]	; (8000d9c <DCMI_Config+0x220>)
 8000c56:	f003 fd54 	bl	8004702 <HAL_DCMI_DeInit>

	DCMI_HandleStructure.Init.SynchroMode = DCMI_SYNCHRO_HARDWARE;
 8000c5a:	4b50      	ldr	r3, [pc, #320]	; (8000d9c <DCMI_Config+0x220>)
 8000c5c:	2200      	movs	r2, #0
 8000c5e:	605a      	str	r2, [r3, #4]
	DCMI_HandleStructure.Init.PCKPolarity = DCMI_PCKPOLARITY_FALLING;
 8000c60:	4b4e      	ldr	r3, [pc, #312]	; (8000d9c <DCMI_Config+0x220>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	609a      	str	r2, [r3, #8]
	DCMI_HandleStructure.Init.VSPolarity = DCMI_VSPOLARITY_HIGH;
 8000c66:	4b4d      	ldr	r3, [pc, #308]	; (8000d9c <DCMI_Config+0x220>)
 8000c68:	2280      	movs	r2, #128	; 0x80
 8000c6a:	60da      	str	r2, [r3, #12]
	DCMI_HandleStructure.Init.HSPolarity = DCMI_HSPOLARITY_HIGH;
 8000c6c:	4b4b      	ldr	r3, [pc, #300]	; (8000d9c <DCMI_Config+0x220>)
 8000c6e:	2240      	movs	r2, #64	; 0x40
 8000c70:	611a      	str	r2, [r3, #16]
	DCMI_HandleStructure.Init.CaptureRate = DCMI_CR_ALL_FRAME;
 8000c72:	4b4a      	ldr	r3, [pc, #296]	; (8000d9c <DCMI_Config+0x220>)
 8000c74:	2200      	movs	r2, #0
 8000c76:	615a      	str	r2, [r3, #20]
	DCMI_HandleStructure.Init.ExtendedDataMode = DCMI_EXTEND_DATA_8B;
 8000c78:	4b48      	ldr	r3, [pc, #288]	; (8000d9c <DCMI_Config+0x220>)
 8000c7a:	2200      	movs	r2, #0
 8000c7c:	619a      	str	r2, [r3, #24]
	DCMI_HandleStructure.Init.JPEGMode = DCMI_JPEG_DISABLE;
 8000c7e:	4b47      	ldr	r3, [pc, #284]	; (8000d9c <DCMI_Config+0x220>)
 8000c80:	2200      	movs	r2, #0
 8000c82:	621a      	str	r2, [r3, #32]

	if (HAL_DCMI_Init(&DCMI_HandleStructure) != HAL_OK) {
 8000c84:	4845      	ldr	r0, [pc, #276]	; (8000d9c <DCMI_Config+0x220>)
 8000c86:	f003 fee3 	bl	8004a50 <HAL_DCMI_Init>
		// Erreur à gérer
	}

	/* Configures the DMA2 to transfer Data from DCMI to the LCD ****************/
	/* Enable DMA2 clock */
	__HAL_RCC_DMA2_CLK_ENABLE();
 8000c8a:	4b3f      	ldr	r3, [pc, #252]	; (8000d88 <DCMI_Config+0x20c>)
 8000c8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c8e:	4a3e      	ldr	r2, [pc, #248]	; (8000d88 <DCMI_Config+0x20c>)
 8000c90:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000c94:	6313      	str	r3, [r2, #48]	; 0x30
 8000c96:	4b3c      	ldr	r3, [pc, #240]	; (8000d88 <DCMI_Config+0x20c>)
 8000c98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c9a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000c9e:	60bb      	str	r3, [r7, #8]
 8000ca0:	68bb      	ldr	r3, [r7, #8]

	DMA_HandleStructure.Instance = DMA2_Stream1;
 8000ca2:	4b40      	ldr	r3, [pc, #256]	; (8000da4 <DCMI_Config+0x228>)
 8000ca4:	4a40      	ldr	r2, [pc, #256]	; (8000da8 <DCMI_Config+0x22c>)
 8000ca6:	601a      	str	r2, [r3, #0]

	/* DMA2 Stream1 Configuration */
	if (HAL_DMA_DeInit(&DMA_HandleStructure) != HAL_OK) {
 8000ca8:	483e      	ldr	r0, [pc, #248]	; (8000da4 <DCMI_Config+0x228>)
 8000caa:	f003 ffc9 	bl	8004c40 <HAL_DMA_DeInit>
		// Erreur à gérer
	}

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000cae:	79fb      	ldrb	r3, [r7, #7]
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d12a      	bne.n	8000d0a <DCMI_Config+0x18e>
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000cb4:	4b3b      	ldr	r3, [pc, #236]	; (8000da4 <DCMI_Config+0x228>)
 8000cb6:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000cba:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000cbc:	4b39      	ldr	r3, [pc, #228]	; (8000da4 <DCMI_Config+0x228>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000cc2:	4b38      	ldr	r3, [pc, #224]	; (8000da4 <DCMI_Config+0x228>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_ENABLE;
 8000cc8:	4b36      	ldr	r3, [pc, #216]	; (8000da4 <DCMI_Config+0x228>)
 8000cca:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000cce:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000cd0:	4b34      	ldr	r3, [pc, #208]	; (8000da4 <DCMI_Config+0x228>)
 8000cd2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000cd6:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000cd8:	4b32      	ldr	r3, [pc, #200]	; (8000da4 <DCMI_Config+0x228>)
 8000cda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000cde:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000ce0:	4b30      	ldr	r3, [pc, #192]	; (8000da4 <DCMI_Config+0x228>)
 8000ce2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000ce6:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000ce8:	4b2e      	ldr	r3, [pc, #184]	; (8000da4 <DCMI_Config+0x228>)
 8000cea:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cee:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000cf0:	4b2c      	ldr	r3, [pc, #176]	; (8000da4 <DCMI_Config+0x228>)
 8000cf2:	2204      	movs	r2, #4
 8000cf4:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000cf6:	4b2b      	ldr	r3, [pc, #172]	; (8000da4 <DCMI_Config+0x228>)
 8000cf8:	2203      	movs	r2, #3
 8000cfa:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000cfc:	4b29      	ldr	r3, [pc, #164]	; (8000da4 <DCMI_Config+0x228>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000d02:	4b28      	ldr	r3, [pc, #160]	; (8000da4 <DCMI_Config+0x228>)
 8000d04:	2200      	movs	r2, #0
 8000d06:	631a      	str	r2, [r3, #48]	; 0x30
 8000d08:	e028      	b.n	8000d5c <DCMI_Config+0x1e0>
	} else	//MODE_CAMERA_TO_LCD
	{
		DMA_HandleStructure.Init.Channel = DMA_CHANNEL_1;
 8000d0a:	4b26      	ldr	r3, [pc, #152]	; (8000da4 <DCMI_Config+0x228>)
 8000d0c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8000d10:	605a      	str	r2, [r3, #4]
		DMA_HandleStructure.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d12:	4b24      	ldr	r3, [pc, #144]	; (8000da4 <DCMI_Config+0x228>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	609a      	str	r2, [r3, #8]
		DMA_HandleStructure.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d18:	4b22      	ldr	r3, [pc, #136]	; (8000da4 <DCMI_Config+0x228>)
 8000d1a:	2200      	movs	r2, #0
 8000d1c:	60da      	str	r2, [r3, #12]
		DMA_HandleStructure.Init.MemInc = DMA_MINC_DISABLE;
 8000d1e:	4b21      	ldr	r3, [pc, #132]	; (8000da4 <DCMI_Config+0x228>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	611a      	str	r2, [r3, #16]
		DMA_HandleStructure.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000d24:	4b1f      	ldr	r3, [pc, #124]	; (8000da4 <DCMI_Config+0x228>)
 8000d26:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000d2a:	615a      	str	r2, [r3, #20]
		DMA_HandleStructure.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000d2c:	4b1d      	ldr	r3, [pc, #116]	; (8000da4 <DCMI_Config+0x228>)
 8000d2e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d32:	619a      	str	r2, [r3, #24]
		DMA_HandleStructure.Init.Mode = DMA_CIRCULAR;
 8000d34:	4b1b      	ldr	r3, [pc, #108]	; (8000da4 <DCMI_Config+0x228>)
 8000d36:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000d3a:	61da      	str	r2, [r3, #28]
		DMA_HandleStructure.Init.Priority = DMA_PRIORITY_HIGH;
 8000d3c:	4b19      	ldr	r3, [pc, #100]	; (8000da4 <DCMI_Config+0x228>)
 8000d3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000d42:	621a      	str	r2, [r3, #32]
		DMA_HandleStructure.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8000d44:	4b17      	ldr	r3, [pc, #92]	; (8000da4 <DCMI_Config+0x228>)
 8000d46:	2204      	movs	r2, #4
 8000d48:	625a      	str	r2, [r3, #36]	; 0x24
		DMA_HandleStructure.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8000d4a:	4b16      	ldr	r3, [pc, #88]	; (8000da4 <DCMI_Config+0x228>)
 8000d4c:	2203      	movs	r2, #3
 8000d4e:	629a      	str	r2, [r3, #40]	; 0x28
		DMA_HandleStructure.Init.MemBurst = DMA_MBURST_SINGLE;
 8000d50:	4b14      	ldr	r3, [pc, #80]	; (8000da4 <DCMI_Config+0x228>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	62da      	str	r2, [r3, #44]	; 0x2c
		DMA_HandleStructure.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8000d56:	4b13      	ldr	r3, [pc, #76]	; (8000da4 <DCMI_Config+0x228>)
 8000d58:	2200      	movs	r2, #0
 8000d5a:	631a      	str	r2, [r3, #48]	; 0x30
	}
	if (HAL_DMA_Init(&DMA_HandleStructure) != HAL_OK) {
 8000d5c:	4811      	ldr	r0, [pc, #68]	; (8000da4 <DCMI_Config+0x228>)
 8000d5e:	f003 ff05 	bl	8004b6c <HAL_DMA_Init>
		// Erreur à gérer
	}
	__HAL_LINKDMA(&DCMI_HandleStructure, DMA_Handle, DMA_HandleStructure);
 8000d62:	4b0e      	ldr	r3, [pc, #56]	; (8000d9c <DCMI_Config+0x220>)
 8000d64:	4a0f      	ldr	r2, [pc, #60]	; (8000da4 <DCMI_Config+0x228>)
 8000d66:	639a      	str	r2, [r3, #56]	; 0x38
 8000d68:	4b0e      	ldr	r3, [pc, #56]	; (8000da4 <DCMI_Config+0x228>)
 8000d6a:	4a0c      	ldr	r2, [pc, #48]	; (8000d9c <DCMI_Config+0x220>)
 8000d6c:	639a      	str	r2, [r3, #56]	; 0x38

	if (mode == MODE_CAMERA_TO_SRAM) {
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d104      	bne.n	8000d7e <DCMI_Config+0x202>
		/* configuration de l'interruption */
		/* activation de l'interruption du DMA */
		HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 1, 1);
 8000d74:	2201      	movs	r2, #1
 8000d76:	2101      	movs	r1, #1
 8000d78:	2039      	movs	r0, #57	; 0x39
 8000d7a:	f003 fc72 	bl	8004662 <HAL_NVIC_SetPriority>
	}

}
 8000d7e:	bf00      	nop
 8000d80:	3720      	adds	r7, #32
 8000d82:	46bd      	mov	sp, r7
 8000d84:	bd80      	pop	{r7, pc}
 8000d86:	bf00      	nop
 8000d88:	40023800 	.word	0x40023800
 8000d8c:	40020800 	.word	0x40020800
 8000d90:	40021000 	.word	0x40021000
 8000d94:	40020400 	.word	0x40020400
 8000d98:	40020000 	.word	0x40020000
 8000d9c:	20009734 	.word	0x20009734
 8000da0:	50050000 	.word	0x50050000
 8000da4:	20009774 	.word	0x20009774
 8000da8:	40026428 	.word	0x40026428

08000dac <DMA2_Stream1_IRQHandler>:
 * @brief  routine d'interruption du DMA levant une IT quand le buffer est à moitié rempli, et une IT quand le buffer est totalement rempli
 * @func void DMA2_Stream1_IRQHandler(void)
 * @param  None
 * @retval None
 */
void DMA2_Stream1_IRQHandler(void) {
 8000dac:	b580      	push	{r7, lr}
 8000dae:	af00      	add	r7, sp, #0
	HAL_DMA_IRQHandler(&DMA_HandleStructure);
 8000db0:	4802      	ldr	r0, [pc, #8]	; (8000dbc <DMA2_Stream1_IRQHandler+0x10>)
 8000db2:	f005 f8eb 	bl	8005f8c <HAL_DMA_IRQHandler>
}
 8000db6:	bf00      	nop
 8000db8:	bd80      	pop	{r7, pc}
 8000dba:	bf00      	nop
 8000dbc:	20009774 	.word	0x20009774

08000dc0 <HAL_DCMI_FrameEventCallback>:
 * @brief  Desactive le dcmi et les interruptions sur DMA2_Stream1_IRQn. Met img_ready a TRUE.
 * @func 	void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi)
 * @param  *hdcmi: Adresse du gestionnaire dcmi pour pouvoir le desactiver
 * @retval none
 */
void HAL_DCMI_FrameEventCallback(DCMI_HandleTypeDef *hdcmi) {
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
	img_ready = TRUE;
 8000dc8:	4b06      	ldr	r3, [pc, #24]	; (8000de4 <HAL_DCMI_FrameEventCallback+0x24>)
 8000dca:	2201      	movs	r2, #1
 8000dcc:	601a      	str	r2, [r3, #0]
	HAL_DCMI_Stop(&DCMI_HandleStructure);
 8000dce:	4806      	ldr	r0, [pc, #24]	; (8000de8 <HAL_DCMI_FrameEventCallback+0x28>)
 8000dd0:	f003 fd4a 	bl	8004868 <HAL_DCMI_Stop>
	HAL_NVIC_DisableIRQ(DMA2_Stream1_IRQn);
 8000dd4:	2039      	movs	r0, #57	; 0x39
 8000dd6:	f003 fc6e 	bl	80046b6 <HAL_NVIC_DisableIRQ>
}
 8000dda:	bf00      	nop
 8000ddc:	3708      	adds	r7, #8
 8000dde:	46bd      	mov	sp, r7
 8000de0:	bd80      	pop	{r7, pc}
 8000de2:	bf00      	nop
 8000de4:	2000972c 	.word	0x2000972c
 8000de8:	20009734 	.word	0x20009734

08000dec <DCMI_SingleRandomWrite>:
 * @param  Addr: OV9655 register address.
 * @param  Data: data to be written to the specific register
 * @retval 0x00 if write operation is OK.
 *         0xFF if timeout condition occured (device not connected or bus error).
 */
uint8_t DCMI_SingleRandomWrite(uint8_t Device, uint16_t Addr, uint8_t Data) {
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af04      	add	r7, sp, #16
 8000df2:	4603      	mov	r3, r0
 8000df4:	71fb      	strb	r3, [r7, #7]
 8000df6:	460b      	mov	r3, r1
 8000df8:	80bb      	strh	r3, [r7, #4]
 8000dfa:	4613      	mov	r3, r2
 8000dfc:	71bb      	strb	r3, [r7, #6]

	if (HAL_I2C_Mem_Write(&I2C_HandleStructure, (uint16_t) Device, Addr,
 8000dfe:	79fb      	ldrb	r3, [r7, #7]
 8000e00:	b299      	uxth	r1, r3
 8000e02:	88ba      	ldrh	r2, [r7, #4]
 8000e04:	2364      	movs	r3, #100	; 0x64
 8000e06:	9302      	str	r3, [sp, #8]
 8000e08:	2301      	movs	r3, #1
 8000e0a:	9301      	str	r3, [sp, #4]
 8000e0c:	1dbb      	adds	r3, r7, #6
 8000e0e:	9300      	str	r3, [sp, #0]
 8000e10:	2301      	movs	r3, #1
 8000e12:	4807      	ldr	r0, [pc, #28]	; (8000e30 <DCMI_SingleRandomWrite+0x44>)
 8000e14:	f008 fb9c 	bl	8009550 <HAL_I2C_Mem_Write>
 8000e18:	4603      	mov	r3, r0
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	d002      	beq.n	8000e24 <DCMI_SingleRandomWrite+0x38>
			I2C_MEMADD_SIZE_8BIT, &Data, 1, DCMI_TIMEOUT_MAX) != HAL_OK) {
		HAL_DCMI_ErrorCallback(&DCMI_HandleStructure);
 8000e1e:	4805      	ldr	r0, [pc, #20]	; (8000e34 <DCMI_SingleRandomWrite+0x48>)
 8000e20:	f000 f80a 	bl	8000e38 <HAL_DCMI_ErrorCallback>
		// Erreur à gérer
	}

	// If operation is OK, return 0 */
	return 0;
 8000e24:	2300      	movs	r3, #0
}
 8000e26:	4618      	mov	r0, r3
 8000e28:	3708      	adds	r7, #8
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	200097c4 	.word	0x200097c4
 8000e34:	20009734 	.word	0x20009734

08000e38 <HAL_DCMI_ErrorCallback>:
/**
 * @brief Permet de gerer une erreur dans le dcmi
 * @param *hdcmi: permet de recuperer l'erreur
 * @retval none
 */
void HAL_DCMI_ErrorCallback(DCMI_HandleTypeDef *hdcmi) {
 8000e38:	b480      	push	{r7}
 8000e3a:	b083      	sub	sp, #12
 8000e3c:	af00      	add	r7, sp, #0
 8000e3e:	6078      	str	r0, [r7, #4]
	// A écrire selon les besoins...
}
 8000e40:	bf00      	nop
 8000e42:	370c      	adds	r7, #12
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bc80      	pop	{r7}
 8000e48:	4770      	bx	lr
	...

08000e4c <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000e50:	4b15      	ldr	r3, [pc, #84]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e52:	4a16      	ldr	r2, [pc, #88]	; (8000eac <MX_SPI2_Init+0x60>)
 8000e54:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e56:	4b14      	ldr	r3, [pc, #80]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e58:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e5c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e5e:	4b12      	ldr	r3, [pc, #72]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e64:	4b10      	ldr	r3, [pc, #64]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000e6a:	4b0f      	ldr	r3, [pc, #60]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000e70:	4b0d      	ldr	r3, [pc, #52]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000e76:	4b0c      	ldr	r3, [pc, #48]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e78:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e7c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000e7e:	4b0a      	ldr	r3, [pc, #40]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e80:	2210      	movs	r2, #16
 8000e82:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e84:	4b08      	ldr	r3, [pc, #32]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e8a:	4b07      	ldr	r3, [pc, #28]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e90:	4b05      	ldr	r3, [pc, #20]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e92:	2200      	movs	r2, #0
 8000e94:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000e96:	4b04      	ldr	r3, [pc, #16]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e98:	220a      	movs	r2, #10
 8000e9a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000e9c:	4802      	ldr	r0, [pc, #8]	; (8000ea8 <MX_SPI2_Init+0x5c>)
 8000e9e:	f009 fab5 	bl	800a40c <HAL_SPI_Init>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ea2:	bf00      	nop
 8000ea4:	bd80      	pop	{r7, pc}
 8000ea6:	bf00      	nop
 8000ea8:	20009808 	.word	0x20009808
 8000eac:	40003800 	.word	0x40003800

08000eb0 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b08c      	sub	sp, #48	; 0x30
 8000eb4:	af02      	add	r7, sp, #8
 8000eb6:	6078      	str	r0, [r7, #4]
	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8000eb8:	4b47      	ldr	r3, [pc, #284]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000eba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ebc:	4a46      	ldr	r2, [pc, #280]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000ebe:	f043 0310 	orr.w	r3, r3, #16
 8000ec2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ec4:	4b44      	ldr	r3, [pc, #272]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec8:	f003 0310 	and.w	r3, r3, #16
 8000ecc:	627b      	str	r3, [r7, #36]	; 0x24
 8000ece:	6a7b      	ldr	r3, [r7, #36]	; 0x24
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000ed0:	4b41      	ldr	r3, [pc, #260]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000ed2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed4:	4a40      	ldr	r2, [pc, #256]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000ed6:	f043 0304 	orr.w	r3, r3, #4
 8000eda:	6313      	str	r3, [r2, #48]	; 0x30
 8000edc:	4b3e      	ldr	r3, [pc, #248]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ee0:	f003 0304 	and.w	r3, r3, #4
 8000ee4:	623b      	str	r3, [r7, #32]
 8000ee6:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8000ee8:	4b3b      	ldr	r3, [pc, #236]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000eea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eec:	4a3a      	ldr	r2, [pc, #232]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000eee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ef2:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef4:	4b38      	ldr	r3, [pc, #224]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000ef6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ef8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000efc:	61fb      	str	r3, [r7, #28]
 8000efe:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000f00:	4b35      	ldr	r3, [pc, #212]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f04:	4a34      	ldr	r2, [pc, #208]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f06:	f043 0301 	orr.w	r3, r3, #1
 8000f0a:	6313      	str	r3, [r2, #48]	; 0x30
 8000f0c:	4b32      	ldr	r3, [pc, #200]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f10:	f003 0301 	and.w	r3, r3, #1
 8000f14:	61bb      	str	r3, [r7, #24]
 8000f16:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8000f18:	4b2f      	ldr	r3, [pc, #188]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f1c:	4a2e      	ldr	r2, [pc, #184]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f1e:	f043 0302 	orr.w	r3, r3, #2
 8000f22:	6313      	str	r3, [r2, #48]	; 0x30
 8000f24:	4b2c      	ldr	r3, [pc, #176]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f28:	f003 0302 	and.w	r3, r3, #2
 8000f2c:	617b      	str	r3, [r7, #20]
 8000f2e:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8000f30:	4b29      	ldr	r3, [pc, #164]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f34:	4a28      	ldr	r2, [pc, #160]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f36:	f043 0308 	orr.w	r3, r3, #8
 8000f3a:	6313      	str	r3, [r2, #48]	; 0x30
 8000f3c:	4b26      	ldr	r3, [pc, #152]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000f40:	f003 0308 	and.w	r3, r3, #8
 8000f44:	613b      	str	r3, [r7, #16]
 8000f46:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_SPI2_CLK_ENABLE();
 8000f48:	4b23      	ldr	r3, [pc, #140]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f4c:	4a22      	ldr	r2, [pc, #136]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f4e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f52:	6413      	str	r3, [r2, #64]	; 0x40
 8000f54:	4b20      	ldr	r3, [pc, #128]	; (8000fd8 <HAL_SPI_MspInit+0x128>)
 8000f56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f58:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	68fb      	ldr	r3, [r7, #12]

	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_11, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 8000f60:	2300      	movs	r3, #0
 8000f62:	9301      	str	r3, [sp, #4]
 8000f64:	2302      	movs	r3, #2
 8000f66:	9300      	str	r3, [sp, #0]
 8000f68:	2300      	movs	r3, #0
 8000f6a:	2201      	movs	r2, #1
 8000f6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8000f70:	481a      	ldr	r0, [pc, #104]	; (8000fdc <HAL_SPI_MspInit+0x12c>)
 8000f72:	f000 fc45 	bl	8001800 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_12, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL, GPIO_SPEED_FAST, 0);
 8000f76:	2300      	movs	r3, #0
 8000f78:	9301      	str	r3, [sp, #4]
 8000f7a:	2302      	movs	r3, #2
 8000f7c:	9300      	str	r3, [sp, #0]
 8000f7e:	2300      	movs	r3, #0
 8000f80:	2201      	movs	r2, #1
 8000f82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f86:	4815      	ldr	r0, [pc, #84]	; (8000fdc <HAL_SPI_MspInit+0x12c>)
 8000f88:	f000 fc3a 	bl	8001800 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_13, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 8000f8c:	2305      	movs	r3, #5
 8000f8e:	9301      	str	r3, [sp, #4]
 8000f90:	2302      	movs	r3, #2
 8000f92:	9300      	str	r3, [sp, #0]
 8000f94:	2300      	movs	r3, #0
 8000f96:	2202      	movs	r2, #2
 8000f98:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f9c:	480f      	ldr	r0, [pc, #60]	; (8000fdc <HAL_SPI_MspInit+0x12c>)
 8000f9e:	f000 fc2f 	bl	8001800 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_14, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 8000fa2:	2305      	movs	r3, #5
 8000fa4:	9301      	str	r3, [sp, #4]
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	9300      	str	r3, [sp, #0]
 8000faa:	2300      	movs	r3, #0
 8000fac:	2202      	movs	r2, #2
 8000fae:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000fb2:	480a      	ldr	r0, [pc, #40]	; (8000fdc <HAL_SPI_MspInit+0x12c>)
 8000fb4:	f000 fc24 	bl	8001800 <BSP_GPIO_PinCfg>
	BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_15, GPIO_MODE_AF_PP, GPIO_NOPULL, GPIO_SPEED_FAST, GPIO_AF5_SPI2);
 8000fb8:	2305      	movs	r3, #5
 8000fba:	9301      	str	r3, [sp, #4]
 8000fbc:	2302      	movs	r3, #2
 8000fbe:	9300      	str	r3, [sp, #0]
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	2202      	movs	r2, #2
 8000fc4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000fc8:	4804      	ldr	r0, [pc, #16]	; (8000fdc <HAL_SPI_MspInit+0x12c>)
 8000fca:	f000 fc19 	bl	8001800 <BSP_GPIO_PinCfg>
}
 8000fce:	bf00      	nop
 8000fd0:	3728      	adds	r7, #40	; 0x28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	40023800 	.word	0x40023800
 8000fdc:	40020400 	.word	0x40020400

08000fe0 <main>:
 * @brief  Main program.
 * @func int main(void)
 * @param  None
 * @retval None
 */
int main(void) {
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	b08a      	sub	sp, #40	; 0x28
 8000fe4:	af00      	add	r7, sp, #0
	HAL_Init();
 8000fe6:	f003 f9e1 	bl	80043ac <HAL_Init>
	SYS_init();			//initialisation du systeme (horloge...)
 8000fea:	f000 fc25 	bl	8001838 <SYS_init>
	GPIO_Configure();	//Configuration des broches d'entree-sortie.
 8000fee:	f000 fba9 	bl	8001744 <GPIO_Configure>
	TIMER2_run_1ms();	//Lancement du timer 2 a une periode d'1ms.
 8000ff2:	f001 f905 	bl	8002200 <TIMER2_run_1ms>
	Camera_reset();
 8000ff6:	f7ff fc2d 	bl	8000854 <Camera_reset>

	//UART_init(UART2_ID,115200);	//Initialisation de l'USART2 (PA2=Tx, PA3=Rx, 115200 bauds/sec)
	UART_init(UART6_ID,115200);	//Initialisation de l'USART6 (PC6=Tx, PC7=Rx, 115200 bauds/sec)
 8000ffa:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
 8000ffe:	2005      	movs	r0, #5
 8001000:	f001 f96e 	bl	80022e0 <UART_init>

	UART_init(UART1_ID, 9600);
 8001004:	f44f 5116 	mov.w	r1, #9600	; 0x2580
 8001008:	2000      	movs	r0, #0
 800100a:	f001 f969 	bl	80022e0 <UART_init>
	SYS_set_std_usart(UART6_ID,UART6_ID,UART6_ID);
 800100e:	2205      	movs	r2, #5
 8001010:	2105      	movs	r1, #5
 8001012:	2005      	movs	r0, #5
 8001014:	f000 fd52 	bl	8001abc <SYS_set_std_usart>

	DEMO_accelerometer_close();	//On initialise l'accéléromètre pour configurer ses sorties en opendrain... pour qu'elles n'entrent pas en conflit avec la caméra !
 8001018:	f7ff fbae 	bl	8000778 <DEMO_accelerometer_close>

	MX_SPI2_Init(); // Initialisation SPI2
 800101c:	f7ff ff16 	bl	8000e4c <MX_SPI2_Init>
	uint8_t Address[]={0xEE, 0xDD, 0xCC, 0xBB, 0xAA};
 8001020:	4a16      	ldr	r2, [pc, #88]	; (800107c <main+0x9c>)
 8001022:	f107 0320 	add.w	r3, r7, #32
 8001026:	e892 0003 	ldmia.w	r2, {r0, r1}
 800102a:	6018      	str	r0, [r3, #0]
 800102c:	3304      	adds	r3, #4
 800102e:	7019      	strb	r1, [r3, #0]
	uint8_t data[32]="helloworld";
 8001030:	4a13      	ldr	r2, [pc, #76]	; (8001080 <main+0xa0>)
 8001032:	463b      	mov	r3, r7
 8001034:	ca07      	ldmia	r2, {r0, r1, r2}
 8001036:	c303      	stmia	r3!, {r0, r1}
 8001038:	801a      	strh	r2, [r3, #0]
 800103a:	3302      	adds	r3, #2
 800103c:	0c12      	lsrs	r2, r2, #16
 800103e:	701a      	strb	r2, [r3, #0]
 8001040:	f107 030b 	add.w	r3, r7, #11
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	605a      	str	r2, [r3, #4]
 800104a:	609a      	str	r2, [r3, #8]
 800104c:	60da      	str	r2, [r3, #12]
 800104e:	611a      	str	r2, [r3, #16]
 8001050:	751a      	strb	r2, [r3, #20]
	nrf24_Init();
 8001052:	f000 f8c3 	bl	80011dc <nrf24_Init>
	nrf24_TxMode(Address, 10);
 8001056:	f107 0320 	add.w	r3, r7, #32
 800105a:	210a      	movs	r1, #10
 800105c:	4618      	mov	r0, r3
 800105e:	f000 f8e1 	bl	8001224 <nrf24_TxMode>
	if(nrf24_Transmit(data) == 1){
 8001062:	463b      	mov	r3, r7
 8001064:	4618      	mov	r0, r3
 8001066:	f000 f903 	bl	8001270 <nrf24_Transmit>
		//L'info c'est bien envoyé
	}

	while (1) {
		Camera_statemachine(FALSE, MODE_CAMERA_TO_SRAM);
 800106a:	2100      	movs	r1, #0
 800106c:	2000      	movs	r0, #0
 800106e:	f7ff fbf7 	bl	8000860 <Camera_statemachine>
		if(nrf24_Transmit(data) == 1){
 8001072:	463b      	mov	r3, r7
 8001074:	4618      	mov	r0, r3
 8001076:	f000 f8fb 	bl	8001270 <nrf24_Transmit>
		Camera_statemachine(FALSE, MODE_CAMERA_TO_SRAM);
 800107a:	e7f6      	b.n	800106a <main+0x8a>
 800107c:	0800d504 	.word	0x0800d504
 8001080:	0800d50c 	.word	0x0800d50c

08001084 <selectCS>:
#define SPI_CS_PIN			GPIO_PIN_12

/**
 * @brief met le pin CS a 0
 */
void selectCS(void){
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_RESET);
 8001088:	2200      	movs	r2, #0
 800108a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800108e:	4802      	ldr	r0, [pc, #8]	; (8001098 <selectCS+0x14>)
 8001090:	f008 f920 	bl	80092d4 <HAL_GPIO_WritePin>
}
 8001094:	bf00      	nop
 8001096:	bd80      	pop	{r7, pc}
 8001098:	40020400 	.word	0x40020400

0800109c <unselectCS>:

/**
 * @brief met le pin CS a 1
 */
void unselectCS(void){
 800109c:	b580      	push	{r7, lr}
 800109e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CS_GPIO, SPI_CS_PIN, GPIO_PIN_SET);
 80010a0:	2201      	movs	r2, #1
 80010a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010a6:	4802      	ldr	r0, [pc, #8]	; (80010b0 <unselectCS+0x14>)
 80010a8:	f008 f914 	bl	80092d4 <HAL_GPIO_WritePin>
}
 80010ac:	bf00      	nop
 80010ae:	bd80      	pop	{r7, pc}
 80010b0:	40020400 	.word	0x40020400

080010b4 <enableCE>:

/**
 * @brief met le pin CE a 1
 */
void enableCE(void){
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_SET);
 80010b8:	2201      	movs	r2, #1
 80010ba:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010be:	4802      	ldr	r0, [pc, #8]	; (80010c8 <enableCE+0x14>)
 80010c0:	f008 f908 	bl	80092d4 <HAL_GPIO_WritePin>
}
 80010c4:	bf00      	nop
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	40020400 	.word	0x40020400

080010cc <disableCE>:

/**
 * @brief met le pin CE a 0
 */
void disableCE(void){
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SPI_CE_GPIO, SPI_CE_PIN, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010d6:	4802      	ldr	r0, [pc, #8]	; (80010e0 <disableCE+0x14>)
 80010d8:	f008 f8fc 	bl	80092d4 <HAL_GPIO_WritePin>
}
 80010dc:	bf00      	nop
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	40020400 	.word	0x40020400

080010e4 <nrf24_WriteReg>:
 * @brief Ecrit une valeur dans un registre du module
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 */
void nrf24_WriteReg(uint8_t Reg, uint8_t Data){
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b084      	sub	sp, #16
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	4603      	mov	r3, r0
 80010ec:	460a      	mov	r2, r1
 80010ee:	71fb      	strb	r3, [r7, #7]
 80010f0:	4613      	mov	r3, r2
 80010f2:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 80010f4:	79fb      	ldrb	r3, [r7, #7]
 80010f6:	f043 0320 	orr.w	r3, r3, #32
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	733b      	strb	r3, [r7, #12]
	buf[1]=Data;
 80010fe:	79bb      	ldrb	r3, [r7, #6]
 8001100:	737b      	strb	r3, [r7, #13]

	selectCS();
 8001102:	f7ff ffbf 	bl	8001084 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, buf, 2, 100);
 8001106:	f107 010c 	add.w	r1, r7, #12
 800110a:	2364      	movs	r3, #100	; 0x64
 800110c:	2202      	movs	r2, #2
 800110e:	4804      	ldr	r0, [pc, #16]	; (8001120 <nrf24_WriteReg+0x3c>)
 8001110:	f009 fa0f 	bl	800a532 <HAL_SPI_Transmit>
	unselectCS();
 8001114:	f7ff ffc2 	bl	800109c <unselectCS>
}
 8001118:	bf00      	nop
 800111a:	3710      	adds	r7, #16
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20009808 	.word	0x20009808

08001124 <nrf24_WriteRegMulti>:
 *
 * @param Reg : Registre a modifier
 * @param Data : Donnee a ecrire dans le registre
 * @param size : Taille de la donnee (en octets)
 */
void nrf24_WriteRegMulti(uint8_t Reg, uint8_t *Data, uint8_t size){
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	6039      	str	r1, [r7, #0]
 800112e:	71fb      	strb	r3, [r7, #7]
 8001130:	4613      	mov	r3, r2
 8001132:	71bb      	strb	r3, [r7, #6]
	uint8_t buf[2];
	buf[0]=Reg|1<<5;
 8001134:	79fb      	ldrb	r3, [r7, #7]
 8001136:	f043 0320 	orr.w	r3, r3, #32
 800113a:	b2db      	uxtb	r3, r3
 800113c:	733b      	strb	r3, [r7, #12]
	//buf[1]=Data;

	selectCS();
 800113e:	f7ff ffa1 	bl	8001084 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &buf[0], 1, 100);
 8001142:	f107 010c 	add.w	r1, r7, #12
 8001146:	2364      	movs	r3, #100	; 0x64
 8001148:	2201      	movs	r2, #1
 800114a:	4808      	ldr	r0, [pc, #32]	; (800116c <nrf24_WriteRegMulti+0x48>)
 800114c:	f009 f9f1 	bl	800a532 <HAL_SPI_Transmit>
	HAL_SPI_Transmit(SPI_PROTO, Data, size, 100);
 8001150:	79bb      	ldrb	r3, [r7, #6]
 8001152:	b29a      	uxth	r2, r3
 8001154:	2364      	movs	r3, #100	; 0x64
 8001156:	6839      	ldr	r1, [r7, #0]
 8001158:	4804      	ldr	r0, [pc, #16]	; (800116c <nrf24_WriteRegMulti+0x48>)
 800115a:	f009 f9ea 	bl	800a532 <HAL_SPI_Transmit>

	unselectCS();
 800115e:	f7ff ff9d 	bl	800109c <unselectCS>
}
 8001162:	bf00      	nop
 8001164:	3710      	adds	r7, #16
 8001166:	46bd      	mov	sp, r7
 8001168:	bd80      	pop	{r7, pc}
 800116a:	bf00      	nop
 800116c:	20009808 	.word	0x20009808

08001170 <nrf24_ReadReg>:
 * @brief lit la valeur d'un registre du module
 *
 * @param Reg : Registre ou l'on veut lire la valeur
 * @return la valeur du registre
 */
uint8_t nrf24_ReadReg(uint8_t Reg){
 8001170:	b580      	push	{r7, lr}
 8001172:	b084      	sub	sp, #16
 8001174:	af00      	add	r7, sp, #0
 8001176:	4603      	mov	r3, r0
 8001178:	71fb      	strb	r3, [r7, #7]
	uint8_t data=0;
 800117a:	2300      	movs	r3, #0
 800117c:	73fb      	strb	r3, [r7, #15]
	selectCS();
 800117e:	f7ff ff81 	bl	8001084 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &Reg, 1, 100);
 8001182:	1df9      	adds	r1, r7, #7
 8001184:	2364      	movs	r3, #100	; 0x64
 8001186:	2201      	movs	r2, #1
 8001188:	4808      	ldr	r0, [pc, #32]	; (80011ac <nrf24_ReadReg+0x3c>)
 800118a:	f009 f9d2 	bl	800a532 <HAL_SPI_Transmit>
	HAL_SPI_Receive(SPI_PROTO, &data, 1, 100);
 800118e:	f107 010f 	add.w	r1, r7, #15
 8001192:	2364      	movs	r3, #100	; 0x64
 8001194:	2201      	movs	r2, #1
 8001196:	4805      	ldr	r0, [pc, #20]	; (80011ac <nrf24_ReadReg+0x3c>)
 8001198:	f009 fb07 	bl	800a7aa <HAL_SPI_Receive>
	unselectCS();
 800119c:	f7ff ff7e 	bl	800109c <unselectCS>
	return data;
 80011a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3710      	adds	r7, #16
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20009808 	.word	0x20009808

080011b0 <nrfsendcmd>:
/**
 * @brief Envoie une commande au module
 *
 * @param cmd : Commande a envoyer (voir datasheet module pour liste des commandes)
 */
void nrfsendcmd(uint8_t cmd){
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b082      	sub	sp, #8
 80011b4:	af00      	add	r7, sp, #0
 80011b6:	4603      	mov	r3, r0
 80011b8:	71fb      	strb	r3, [r7, #7]
	selectCS();
 80011ba:	f7ff ff63 	bl	8001084 <selectCS>
	HAL_SPI_Transmit(SPI_PROTO, &cmd, 1, 100);
 80011be:	1df9      	adds	r1, r7, #7
 80011c0:	2364      	movs	r3, #100	; 0x64
 80011c2:	2201      	movs	r2, #1
 80011c4:	4804      	ldr	r0, [pc, #16]	; (80011d8 <nrfsendcmd+0x28>)
 80011c6:	f009 f9b4 	bl	800a532 <HAL_SPI_Transmit>
	unselectCS();
 80011ca:	f7ff ff67 	bl	800109c <unselectCS>
}
 80011ce:	bf00      	nop
 80011d0:	3708      	adds	r7, #8
 80011d2:	46bd      	mov	sp, r7
 80011d4:	bd80      	pop	{r7, pc}
 80011d6:	bf00      	nop
 80011d8:	20009808 	.word	0x20009808

080011dc <nrf24_Init>:

/**
 * @brief Initialise les diffï¿½rents registre du module
 */
void nrf24_Init(void){
 80011dc:	b580      	push	{r7, lr}
 80011de:	af00      	add	r7, sp, #0
	disableCE();
 80011e0:	f7ff ff74 	bl	80010cc <disableCE>
	nrf24_WriteReg(CONFIG, 0);
 80011e4:	2100      	movs	r1, #0
 80011e6:	2000      	movs	r0, #0
 80011e8:	f7ff ff7c 	bl	80010e4 <nrf24_WriteReg>
	nrf24_WriteReg(EN_AA, 0);
 80011ec:	2100      	movs	r1, #0
 80011ee:	2001      	movs	r0, #1
 80011f0:	f7ff ff78 	bl	80010e4 <nrf24_WriteReg>
	nrf24_WriteReg(EN_RXADDR, 0);
 80011f4:	2100      	movs	r1, #0
 80011f6:	2002      	movs	r0, #2
 80011f8:	f7ff ff74 	bl	80010e4 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_AW, 0x03);
 80011fc:	2103      	movs	r1, #3
 80011fe:	2003      	movs	r0, #3
 8001200:	f7ff ff70 	bl	80010e4 <nrf24_WriteReg>
	nrf24_WriteReg(SETUP_RETR, 0);
 8001204:	2100      	movs	r1, #0
 8001206:	2004      	movs	r0, #4
 8001208:	f7ff ff6c 	bl	80010e4 <nrf24_WriteReg>
	nrf24_WriteReg(RF_CH, 0);
 800120c:	2100      	movs	r1, #0
 800120e:	2005      	movs	r0, #5
 8001210:	f7ff ff68 	bl	80010e4 <nrf24_WriteReg>
	nrf24_WriteReg(RF_SETUP, 0x0E);
 8001214:	210e      	movs	r1, #14
 8001216:	2006      	movs	r0, #6
 8001218:	f7ff ff64 	bl	80010e4 <nrf24_WriteReg>
	enableCE();
 800121c:	f7ff ff4a 	bl	80010b4 <enableCE>
}
 8001220:	bf00      	nop
 8001222:	bd80      	pop	{r7, pc}

08001224 <nrf24_TxMode>:
 * @brief initialise le module en mode Tx (envoi de donnees)
 *
 * @param Address : l'adresse du module
 * @param channel : chaine du module (mettre a 10)
 */
void nrf24_TxMode(uint8_t *Address, uint8_t channel){
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	6078      	str	r0, [r7, #4]
 800122c:	460b      	mov	r3, r1
 800122e:	70fb      	strb	r3, [r7, #3]
	disableCE();
 8001230:	f7ff ff4c 	bl	80010cc <disableCE>
	nrf24_WriteReg(RF_CH, channel);
 8001234:	78fb      	ldrb	r3, [r7, #3]
 8001236:	4619      	mov	r1, r3
 8001238:	2005      	movs	r0, #5
 800123a:	f7ff ff53 	bl	80010e4 <nrf24_WriteReg>
	nrf24_WriteRegMulti(TX_ADDR, Address, 5);
 800123e:	2205      	movs	r2, #5
 8001240:	6879      	ldr	r1, [r7, #4]
 8001242:	2010      	movs	r0, #16
 8001244:	f7ff ff6e 	bl	8001124 <nrf24_WriteRegMulti>

	//power up the device
	uint8_t config = nrf24_ReadReg(CONFIG);
 8001248:	2000      	movs	r0, #0
 800124a:	f7ff ff91 	bl	8001170 <nrf24_ReadReg>
 800124e:	4603      	mov	r3, r0
 8001250:	73fb      	strb	r3, [r7, #15]
	config=config | (1<<1);
 8001252:	7bfb      	ldrb	r3, [r7, #15]
 8001254:	f043 0302 	orr.w	r3, r3, #2
 8001258:	73fb      	strb	r3, [r7, #15]
	nrf24_WriteReg(CONFIG, config);
 800125a:	7bfb      	ldrb	r3, [r7, #15]
 800125c:	4619      	mov	r1, r3
 800125e:	2000      	movs	r0, #0
 8001260:	f7ff ff40 	bl	80010e4 <nrf24_WriteReg>
	enableCE();
 8001264:	f7ff ff26 	bl	80010b4 <enableCE>
}
 8001268:	bf00      	nop
 800126a:	3710      	adds	r7, #16
 800126c:	46bd      	mov	sp, r7
 800126e:	bd80      	pop	{r7, pc}

08001270 <nrf24_Transmit>:
 * @brief envoie une donnee et confirme son envoi
 *
 * @param data : pointeur vers la donnee a envoyer (32 bits)
 * @return true : donnee bien envoyee; false : donnee non envoyee
 */
uint8_t nrf24_Transmit(uint8_t *data){
 8001270:	b580      	push	{r7, lr}
 8001272:	b084      	sub	sp, #16
 8001274:	af00      	add	r7, sp, #0
 8001276:	6078      	str	r0, [r7, #4]
	uint8_t cmdtosend = 0;
 8001278:	2300      	movs	r3, #0
 800127a:	737b      	strb	r3, [r7, #13]
	selectCS();
 800127c:	f7ff ff02 	bl	8001084 <selectCS>

	cmdtosend=W_TX_PAYLOAD;
 8001280:	23a0      	movs	r3, #160	; 0xa0
 8001282:	737b      	strb	r3, [r7, #13]
	HAL_SPI_Transmit(SPI_PROTO, &cmdtosend, 1, 100);
 8001284:	f107 010d 	add.w	r1, r7, #13
 8001288:	2364      	movs	r3, #100	; 0x64
 800128a:	2201      	movs	r2, #1
 800128c:	4817      	ldr	r0, [pc, #92]	; (80012ec <nrf24_Transmit+0x7c>)
 800128e:	f009 f950 	bl	800a532 <HAL_SPI_Transmit>

	HAL_SPI_Transmit(SPI_PROTO, data, 32, 100);
 8001292:	2364      	movs	r3, #100	; 0x64
 8001294:	2220      	movs	r2, #32
 8001296:	6879      	ldr	r1, [r7, #4]
 8001298:	4814      	ldr	r0, [pc, #80]	; (80012ec <nrf24_Transmit+0x7c>)
 800129a:	f009 f94a 	bl	800a532 <HAL_SPI_Transmit>

	unselectCS();
 800129e:	f7ff fefd 	bl	800109c <unselectCS>

	HAL_Delay(1);
 80012a2:	2001      	movs	r0, #1
 80012a4:	f003 f8d8 	bl	8004458 <HAL_Delay>
	uint8_t check = nrf24_ReadReg(RF_SETUP);
 80012a8:	2006      	movs	r0, #6
 80012aa:	f7ff ff61 	bl	8001170 <nrf24_ReadReg>
 80012ae:	4603      	mov	r3, r0
 80012b0:	73fb      	strb	r3, [r7, #15]
	uint8_t fifostatus = nrf24_ReadReg(FIFO_STATUS);
 80012b2:	2017      	movs	r0, #23
 80012b4:	f7ff ff5c 	bl	8001170 <nrf24_ReadReg>
 80012b8:	4603      	mov	r3, r0
 80012ba:	73bb      	strb	r3, [r7, #14]

	if((fifostatus&(1<<4)) && !(fifostatus&(1<<3))){
 80012bc:	7bbb      	ldrb	r3, [r7, #14]
 80012be:	f003 0310 	and.w	r3, r3, #16
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d00c      	beq.n	80012e0 <nrf24_Transmit+0x70>
 80012c6:	7bbb      	ldrb	r3, [r7, #14]
 80012c8:	f003 0308 	and.w	r3, r3, #8
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d107      	bne.n	80012e0 <nrf24_Transmit+0x70>
		cmdtosend = FLUSH_TX;
 80012d0:	23e1      	movs	r3, #225	; 0xe1
 80012d2:	737b      	strb	r3, [r7, #13]
		nrfsendcmd(cmdtosend);
 80012d4:	7b7b      	ldrb	r3, [r7, #13]
 80012d6:	4618      	mov	r0, r3
 80012d8:	f7ff ff6a 	bl	80011b0 <nrfsendcmd>

		return 1;
 80012dc:	2301      	movs	r3, #1
 80012de:	e000      	b.n	80012e2 <nrf24_Transmit+0x72>
	}
	else
		return 0;
 80012e0:	2300      	movs	r3, #0


}
 80012e2:	4618      	mov	r0, r3
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	20009808 	.word	0x20009808

080012f0 <BSP_ACCELERO_Init>:
/**
 * @brief  Setx Accelerometer Initialization.
 * @param  None
 * @retval ACCELERO_OK if no problem during initialization
 */
uint8_t BSP_ACCELERO_Init(void) {
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b086      	sub	sp, #24
 80012f4:	af00      	add	r7, sp, #0
	uint8_t ret = ACCELERO_ERROR;
 80012f6:	2301      	movs	r3, #1
 80012f8:	75fb      	strb	r3, [r7, #23]
	uint16_t ctrl = 0x0000;
 80012fa:	2300      	movs	r3, #0
 80012fc:	82bb      	strh	r3, [r7, #20]
	LIS302DL_InitTypeDef lis302dl_initstruct;
	LIS302DL_FilterConfigTypeDef lis302dl_filter = { 0, 0, 0 };
 80012fe:	2300      	movs	r3, #0
 8001300:	723b      	strb	r3, [r7, #8]
 8001302:	2300      	movs	r3, #0
 8001304:	727b      	strb	r3, [r7, #9]
 8001306:	2300      	movs	r3, #0
 8001308:	72bb      	strb	r3, [r7, #10]
	LIS3DSH_InitTypeDef l1s3dsh_InitStruct;

	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL) {
 800130a:	4b3c      	ldr	r3, [pc, #240]	; (80013fc <BSP_ACCELERO_Init+0x10c>)
 800130c:	685b      	ldr	r3, [r3, #4]
 800130e:	4798      	blx	r3
 8001310:	4603      	mov	r3, r0
 8001312:	2b3b      	cmp	r3, #59	; 0x3b
 8001314:	d138      	bne.n	8001388 <BSP_ACCELERO_Init+0x98>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis302dlDrv;
 8001316:	4b3a      	ldr	r3, [pc, #232]	; (8001400 <BSP_ACCELERO_Init+0x110>)
 8001318:	4a38      	ldr	r2, [pc, #224]	; (80013fc <BSP_ACCELERO_Init+0x10c>)
 800131a:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS302DL MEMS Accelerometer *********************/
		lis302dl_initstruct.Power_Mode = LIS302DL_LOWPOWERMODE_ACTIVE;
 800131c:	2340      	movs	r3, #64	; 0x40
 800131e:	733b      	strb	r3, [r7, #12]
		lis302dl_initstruct.Output_DataRate = LIS302DL_DATARATE_100;
 8001320:	2300      	movs	r3, #0
 8001322:	737b      	strb	r3, [r7, #13]
		lis302dl_initstruct.Axes_Enable = LIS302DL_XYZ_ENABLE;
 8001324:	2307      	movs	r3, #7
 8001326:	73bb      	strb	r3, [r7, #14]
		lis302dl_initstruct.Full_Scale = LIS302DL_FULLSCALE_2_3;
 8001328:	2300      	movs	r3, #0
 800132a:	73fb      	strb	r3, [r7, #15]
		lis302dl_initstruct.Self_Test = LIS302DL_SELFTEST_NORMAL;
 800132c:	2300      	movs	r3, #0
 800132e:	743b      	strb	r3, [r7, #16]

		/* Configure MEMS: data rate, power mode, full scale, self test and axes */
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001330:	7b7a      	ldrb	r2, [r7, #13]
				| lis302dl_initstruct.Power_Mode
 8001332:	7b3b      	ldrb	r3, [r7, #12]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001334:	4313      	orrs	r3, r2
 8001336:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 8001338:	7bfb      	ldrb	r3, [r7, #15]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 800133a:	4313      	orrs	r3, r2
 800133c:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Full_Scale | lis302dl_initstruct.Self_Test
 800133e:	7c3b      	ldrb	r3, [r7, #16]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001340:	4313      	orrs	r3, r2
 8001342:	b2da      	uxtb	r2, r3
				| lis302dl_initstruct.Axes_Enable);
 8001344:	7bbb      	ldrb	r3, [r7, #14]
		ctrl = (uint16_t) (lis302dl_initstruct.Output_DataRate
 8001346:	4313      	orrs	r3, r2
 8001348:	b2db      	uxtb	r3, r3
 800134a:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 800134c:	4b2c      	ldr	r3, [pc, #176]	; (8001400 <BSP_ACCELERO_Init+0x110>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	8aba      	ldrh	r2, [r7, #20]
 8001354:	4610      	mov	r0, r2
 8001356:	4798      	blx	r3

		/* MEMS High Pass Filter configuration */
		lis302dl_filter.HighPassFilter_Data_Selection =
 8001358:	2320      	movs	r3, #32
 800135a:	723b      	strb	r3, [r7, #8]
				LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER;
		lis302dl_filter.HighPassFilter_CutOff_Frequency =
 800135c:	2301      	movs	r3, #1
 800135e:	727b      	strb	r3, [r7, #9]
				LIS302DL_HIGHPASSFILTER_LEVEL_1;
		lis302dl_filter.HighPassFilter_Interrupt =
 8001360:	230c      	movs	r3, #12
 8001362:	72bb      	strb	r3, [r7, #10]
				LIS302DL_HIGHPASSFILTERINTERRUPT_1_2;

		/* Configure MEMS high pass filter cut-off level, interrupt and data selection bits */
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 8001364:	7a3a      	ldrb	r2, [r7, #8]
				| lis302dl_filter.HighPassFilter_CutOff_Frequency
 8001366:	7a7b      	ldrb	r3, [r7, #9]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 8001368:	4313      	orrs	r3, r2
 800136a:	b2da      	uxtb	r2, r3
				| lis302dl_filter.HighPassFilter_Interrupt);
 800136c:	7abb      	ldrb	r3, [r7, #10]
		ctrl = (uint8_t) (lis302dl_filter.HighPassFilter_Data_Selection
 800136e:	4313      	orrs	r3, r2
 8001370:	b2db      	uxtb	r3, r3
 8001372:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer LPF main parameters */
		AcceleroDrv->FilterConfig(ctrl);
 8001374:	4b22      	ldr	r3, [pc, #136]	; (8001400 <BSP_ACCELERO_Init+0x110>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	6a1b      	ldr	r3, [r3, #32]
 800137a:	8aba      	ldrh	r2, [r7, #20]
 800137c:	b2d2      	uxtb	r2, r2
 800137e:	4610      	mov	r0, r2
 8001380:	4798      	blx	r3

		ret = ACCELERO_OK;
 8001382:	2300      	movs	r3, #0
 8001384:	75fb      	strb	r3, [r7, #23]
 8001386:	e034      	b.n	80013f2 <BSP_ACCELERO_Init+0x102>
	} else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH) {
 8001388:	4b1e      	ldr	r3, [pc, #120]	; (8001404 <BSP_ACCELERO_Init+0x114>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	4798      	blx	r3
 800138e:	4603      	mov	r3, r0
 8001390:	2b3f      	cmp	r3, #63	; 0x3f
 8001392:	d12c      	bne.n	80013ee <BSP_ACCELERO_Init+0xfe>
		/* Initialize the accelerometer driver structure */
		AcceleroDrv = &Lis3dshDrv;
 8001394:	4b1a      	ldr	r3, [pc, #104]	; (8001400 <BSP_ACCELERO_Init+0x110>)
 8001396:	4a1b      	ldr	r2, [pc, #108]	; (8001404 <BSP_ACCELERO_Init+0x114>)
 8001398:	601a      	str	r2, [r3, #0]

		/* Set configuration of LIS3DSH MEMS Accelerometer **********************/
		l1s3dsh_InitStruct.Output_DataRate = LIS3DSH_DATARATE_100;
 800139a:	2360      	movs	r3, #96	; 0x60
 800139c:	703b      	strb	r3, [r7, #0]
		l1s3dsh_InitStruct.Axes_Enable = LIS3DSH_XYZ_ENABLE;
 800139e:	2307      	movs	r3, #7
 80013a0:	707b      	strb	r3, [r7, #1]
		l1s3dsh_InitStruct.SPI_Wire = LIS3DSH_SERIALINTERFACE_4WIRE;
 80013a2:	2300      	movs	r3, #0
 80013a4:	70bb      	strb	r3, [r7, #2]
		l1s3dsh_InitStruct.Self_Test = LIS3DSH_SELFTEST_NORMAL;
 80013a6:	2300      	movs	r3, #0
 80013a8:	70fb      	strb	r3, [r7, #3]
		l1s3dsh_InitStruct.Full_Scale = LIS3DSH_FULLSCALE_2;
 80013aa:	2300      	movs	r3, #0
 80013ac:	713b      	strb	r3, [r7, #4]
		l1s3dsh_InitStruct.Filter_BW = LIS3DSH_FILTER_BW_800;
 80013ae:	2300      	movs	r3, #0
 80013b0:	717b      	strb	r3, [r7, #5]

		/* Configure MEMS: power mode(ODR) and axes enable */
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 80013b2:	783a      	ldrb	r2, [r7, #0]
				| l1s3dsh_InitStruct.Axes_Enable);
 80013b4:	787b      	ldrb	r3, [r7, #1]
		ctrl = (uint16_t) (l1s3dsh_InitStruct.Output_DataRate
 80013b6:	4313      	orrs	r3, r2
 80013b8:	b2db      	uxtb	r3, r3
 80013ba:	82bb      	strh	r3, [r7, #20]

		/* Configure MEMS: full scale and self test */
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80013bc:	78ba      	ldrb	r2, [r7, #2]
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 80013be:	78fb      	ldrb	r3, [r7, #3]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80013c0:	4313      	orrs	r3, r2
 80013c2:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Self_Test | l1s3dsh_InitStruct.Full_Scale
 80013c4:	793b      	ldrb	r3, [r7, #4]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80013c6:	4313      	orrs	r3, r2
 80013c8:	b2da      	uxtb	r2, r3
				| l1s3dsh_InitStruct.Filter_BW) << 8);
 80013ca:	797b      	ldrb	r3, [r7, #5]
		ctrl |= (uint16_t) ((l1s3dsh_InitStruct.SPI_Wire
 80013cc:	4313      	orrs	r3, r2
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	b29b      	uxth	r3, r3
 80013d2:	021b      	lsls	r3, r3, #8
 80013d4:	b29a      	uxth	r2, r3
 80013d6:	8abb      	ldrh	r3, [r7, #20]
 80013d8:	4313      	orrs	r3, r2
 80013da:	82bb      	strh	r3, [r7, #20]

		/* Configure the accelerometer main parameters */
		AcceleroDrv->Init(ctrl);
 80013dc:	4b08      	ldr	r3, [pc, #32]	; (8001400 <BSP_ACCELERO_Init+0x110>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	8aba      	ldrh	r2, [r7, #20]
 80013e4:	4610      	mov	r0, r2
 80013e6:	4798      	blx	r3

		ret = ACCELERO_OK;
 80013e8:	2300      	movs	r3, #0
 80013ea:	75fb      	strb	r3, [r7, #23]
 80013ec:	e001      	b.n	80013f2 <BSP_ACCELERO_Init+0x102>
	}

	else {
		ret = ACCELERO_ERROR;
 80013ee:	2301      	movs	r3, #1
 80013f0:	75fb      	strb	r3, [r7, #23]
	}
	return ret;
 80013f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80013f4:	4618      	mov	r0, r3
 80013f6:	3718      	adds	r7, #24
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	20000034 	.word	0x20000034
 8001400:	20009860 	.word	0x20009860
 8001404:	20000064 	.word	0x20000064

08001408 <BSP_ACCELERO_output_on_opendrain>:
		LIS302DL_LowpowerCmd(LIS302DL_LOWPOWERMODE_POWERDOWN);
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		LIS3DSH_ODR_LowpowerCmd(LIS3DSH_DATARATE_POWERDOWN);
}

void BSP_ACCELERO_output_on_opendrain(void) {
 8001408:	b580      	push	{r7, lr}
 800140a:	b082      	sub	sp, #8
 800140c:	af00      	add	r7, sp, #0
	uint8_t tmp;
	tmp = 0xC0;
 800140e:	23c0      	movs	r3, #192	; 0xc0
 8001410:	71fb      	strb	r3, [r7, #7]
	if (Lis302dlDrv.ReadID() == I_AM_LIS302DL)
 8001412:	4b0e      	ldr	r3, [pc, #56]	; (800144c <BSP_ACCELERO_output_on_opendrain+0x44>)
 8001414:	685b      	ldr	r3, [r3, #4]
 8001416:	4798      	blx	r3
 8001418:	4603      	mov	r3, r0
 800141a:	2b3b      	cmp	r3, #59	; 0x3b
 800141c:	d106      	bne.n	800142c <BSP_ACCELERO_output_on_opendrain+0x24>
		ACCELERO_IO_Write(&tmp, LIS302DL_CTRL_REG3_ADDR, 1);
 800141e:	1dfb      	adds	r3, r7, #7
 8001420:	2201      	movs	r2, #1
 8001422:	2122      	movs	r1, #34	; 0x22
 8001424:	4618      	mov	r0, r3
 8001426:	f000 f921 	bl	800166c <ACCELERO_IO_Write>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);

}
 800142a:	e00b      	b.n	8001444 <BSP_ACCELERO_output_on_opendrain+0x3c>
	else if (Lis3dshDrv.ReadID() == I_AM_LIS3DSH)
 800142c:	4b08      	ldr	r3, [pc, #32]	; (8001450 <BSP_ACCELERO_output_on_opendrain+0x48>)
 800142e:	685b      	ldr	r3, [r3, #4]
 8001430:	4798      	blx	r3
 8001432:	4603      	mov	r3, r0
 8001434:	2b3f      	cmp	r3, #63	; 0x3f
 8001436:	d105      	bne.n	8001444 <BSP_ACCELERO_output_on_opendrain+0x3c>
		ACCELERO_IO_Write(&tmp, LIS3DSH_CTRL_REG3_ADDR, 1);
 8001438:	1dfb      	adds	r3, r7, #7
 800143a:	2201      	movs	r2, #1
 800143c:	2123      	movs	r1, #35	; 0x23
 800143e:	4618      	mov	r0, r3
 8001440:	f000 f914 	bl	800166c <ACCELERO_IO_Write>
}
 8001444:	bf00      	nop
 8001446:	3708      	adds	r7, #8
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}
 800144c:	20000034 	.word	0x20000034
 8001450:	20000064 	.word	0x20000064

08001454 <BSP_ACCELERO_DeInit>:
	if (AcceleroDrv->Reset != NULL) {
		AcceleroDrv->Reset();
	}
}

void BSP_ACCELERO_DeInit(void) {
 8001454:	b580      	push	{r7, lr}
 8001456:	af00      	add	r7, sp, #0
	if (AcceleroDrv->DeInit != NULL) {
 8001458:	4b05      	ldr	r3, [pc, #20]	; (8001470 <BSP_ACCELERO_DeInit+0x1c>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145e:	2b00      	cmp	r3, #0
 8001460:	d003      	beq.n	800146a <BSP_ACCELERO_DeInit+0x16>
		AcceleroDrv->DeInit();
 8001462:	4b03      	ldr	r3, [pc, #12]	; (8001470 <BSP_ACCELERO_DeInit+0x1c>)
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001468:	4798      	blx	r3
	}
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	20009860 	.word	0x20009860

08001474 <SPIx_Init>:
/**
 * @brief  SPIx Bus initialization
 * @param  None
 * @retval None
 */
static void SPIx_Init(void) {
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	if (HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET) {
 8001478:	4819      	ldr	r0, [pc, #100]	; (80014e0 <SPIx_Init+0x6c>)
 800147a:	f009 fd75 	bl	800af68 <HAL_SPI_GetState>
 800147e:	4603      	mov	r3, r0
 8001480:	2b00      	cmp	r3, #0
 8001482:	d12a      	bne.n	80014da <SPIx_Init+0x66>
		/* SPI configuration -----------------------------------------------------*/
		SpiHandle.Instance = DISCOVERY_SPIx;
 8001484:	4b16      	ldr	r3, [pc, #88]	; (80014e0 <SPIx_Init+0x6c>)
 8001486:	4a17      	ldr	r2, [pc, #92]	; (80014e4 <SPIx_Init+0x70>)
 8001488:	601a      	str	r2, [r3, #0]
		SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 800148a:	4b15      	ldr	r3, [pc, #84]	; (80014e0 <SPIx_Init+0x6c>)
 800148c:	2218      	movs	r2, #24
 800148e:	61da      	str	r2, [r3, #28]
		SpiHandle.Init.Direction = SPI_DIRECTION_2LINES;
 8001490:	4b13      	ldr	r3, [pc, #76]	; (80014e0 <SPIx_Init+0x6c>)
 8001492:	2200      	movs	r2, #0
 8001494:	609a      	str	r2, [r3, #8]
		SpiHandle.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001496:	4b12      	ldr	r3, [pc, #72]	; (80014e0 <SPIx_Init+0x6c>)
 8001498:	2200      	movs	r2, #0
 800149a:	615a      	str	r2, [r3, #20]
		SpiHandle.Init.CLKPolarity = SPI_POLARITY_LOW;
 800149c:	4b10      	ldr	r3, [pc, #64]	; (80014e0 <SPIx_Init+0x6c>)
 800149e:	2200      	movs	r2, #0
 80014a0:	611a      	str	r2, [r3, #16]
		SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80014a2:	4b0f      	ldr	r3, [pc, #60]	; (80014e0 <SPIx_Init+0x6c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	629a      	str	r2, [r3, #40]	; 0x28
		SpiHandle.Init.CRCPolynomial = 7;
 80014a8:	4b0d      	ldr	r3, [pc, #52]	; (80014e0 <SPIx_Init+0x6c>)
 80014aa:	2207      	movs	r2, #7
 80014ac:	62da      	str	r2, [r3, #44]	; 0x2c
		SpiHandle.Init.DataSize = SPI_DATASIZE_8BIT;
 80014ae:	4b0c      	ldr	r3, [pc, #48]	; (80014e0 <SPIx_Init+0x6c>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	60da      	str	r2, [r3, #12]
		SpiHandle.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80014b4:	4b0a      	ldr	r3, [pc, #40]	; (80014e0 <SPIx_Init+0x6c>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	621a      	str	r2, [r3, #32]
		SpiHandle.Init.NSS = SPI_NSS_SOFT;
 80014ba:	4b09      	ldr	r3, [pc, #36]	; (80014e0 <SPIx_Init+0x6c>)
 80014bc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80014c0:	619a      	str	r2, [r3, #24]
		SpiHandle.Init.TIMode = SPI_TIMODE_DISABLED;
 80014c2:	4b07      	ldr	r3, [pc, #28]	; (80014e0 <SPIx_Init+0x6c>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	625a      	str	r2, [r3, #36]	; 0x24
		SpiHandle.Init.Mode = SPI_MODE_MASTER;
 80014c8:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <SPIx_Init+0x6c>)
 80014ca:	f44f 7282 	mov.w	r2, #260	; 0x104
 80014ce:	605a      	str	r2, [r3, #4]

		SPIx_MspInit();
 80014d0:	f000 f844 	bl	800155c <SPIx_MspInit>
		HAL_SPI_Init(&SpiHandle);
 80014d4:	4802      	ldr	r0, [pc, #8]	; (80014e0 <SPIx_Init+0x6c>)
 80014d6:	f008 ff99 	bl	800a40c <HAL_SPI_Init>
	}
}
 80014da:	bf00      	nop
 80014dc:	bd80      	pop	{r7, pc}
 80014de:	bf00      	nop
 80014e0:	20009864 	.word	0x20009864
 80014e4:	40013000 	.word	0x40013000

080014e8 <SPIx_Deinit>:

static void SPIx_Deinit(void) {
 80014e8:	b580      	push	{r7, lr}
 80014ea:	af00      	add	r7, sp, #0
	SpiHandle.Instance = DISCOVERY_SPIx;
 80014ec:	4b03      	ldr	r3, [pc, #12]	; (80014fc <SPIx_Deinit+0x14>)
 80014ee:	4a04      	ldr	r2, [pc, #16]	; (8001500 <SPIx_Deinit+0x18>)
 80014f0:	601a      	str	r2, [r3, #0]
	HAL_SPI_DeInit(&SpiHandle);
 80014f2:	4802      	ldr	r0, [pc, #8]	; (80014fc <SPIx_Deinit+0x14>)
 80014f4:	f008 fff0 	bl	800a4d8 <HAL_SPI_DeInit>
}
 80014f8:	bf00      	nop
 80014fa:	bd80      	pop	{r7, pc}
 80014fc:	20009864 	.word	0x20009864
 8001500:	40013000 	.word	0x40013000

08001504 <SPIx_WriteRead>:
 * @brief  Sends a Byte through the SPI interface and return the Byte received 
 *         from the SPI bus.
 * @param  Byte: Byte send.
 * @retval The received byte value
 */
static uint8_t SPIx_WriteRead(uint8_t Byte) {
 8001504:	b580      	push	{r7, lr}
 8001506:	b086      	sub	sp, #24
 8001508:	af02      	add	r7, sp, #8
 800150a:	4603      	mov	r3, r0
 800150c:	71fb      	strb	r3, [r7, #7]
	uint8_t receivedbyte = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	73fb      	strb	r3, [r7, #15]

	/* Send a Byte through the SPI peripheral */
	/* Read byte from the SPI bus */
	if (HAL_SPI_TransmitReceive(&SpiHandle, (uint8_t*) &Byte,
 8001512:	4b0a      	ldr	r3, [pc, #40]	; (800153c <SPIx_WriteRead+0x38>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f107 020f 	add.w	r2, r7, #15
 800151a:	1df9      	adds	r1, r7, #7
 800151c:	9300      	str	r3, [sp, #0]
 800151e:	2301      	movs	r3, #1
 8001520:	4807      	ldr	r0, [pc, #28]	; (8001540 <SPIx_WriteRead+0x3c>)
 8001522:	f009 fac8 	bl	800aab6 <HAL_SPI_TransmitReceive>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d001      	beq.n	8001530 <SPIx_WriteRead+0x2c>
			(uint8_t*) &receivedbyte, 1, SpixTimeout) != HAL_OK) {
		SPIx_Error();
 800152c:	f000 f80a 	bl	8001544 <SPIx_Error>
	}

	return receivedbyte;
 8001530:	7bfb      	ldrb	r3, [r7, #15]
}
 8001532:	4618      	mov	r0, r3
 8001534:	3710      	adds	r7, #16
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20000018 	.word	0x20000018
 8001540:	20009864 	.word	0x20009864

08001544 <SPIx_Error>:
/**
 * @brief  SPIx error treatment function.
 * @param  None
 * @retval None
 */
static void SPIx_Error(void) {
 8001544:	b580      	push	{r7, lr}
 8001546:	af00      	add	r7, sp, #0
	/* De-initialize the SPI communication bus */
	HAL_SPI_DeInit(&SpiHandle);
 8001548:	4803      	ldr	r0, [pc, #12]	; (8001558 <SPIx_Error+0x14>)
 800154a:	f008 ffc5 	bl	800a4d8 <HAL_SPI_DeInit>

	/* Re-Initialize the SPI communication bus */
	SPIx_Init();
 800154e:	f7ff ff91 	bl	8001474 <SPIx_Init>
}
 8001552:	bf00      	nop
 8001554:	bd80      	pop	{r7, pc}
 8001556:	bf00      	nop
 8001558:	20009864 	.word	0x20009864

0800155c <SPIx_MspInit>:
/**
 * @brief  SPI MSP Init.
 * @param  hspi: SPI handle
 * @retval None
 */
static void SPIx_MspInit(void) {
 800155c:	b580      	push	{r7, lr}
 800155e:	b084      	sub	sp, #16
 8001560:	af02      	add	r7, sp, #8
	/* Enable the SPI peripheral */
	DISCOVERY_SPIx_CLK_ENABLE();
 8001562:	4b13      	ldr	r3, [pc, #76]	; (80015b0 <SPIx_MspInit+0x54>)
 8001564:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001566:	4a12      	ldr	r2, [pc, #72]	; (80015b0 <SPIx_MspInit+0x54>)
 8001568:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800156c:	6453      	str	r3, [r2, #68]	; 0x44
 800156e:	4b10      	ldr	r3, [pc, #64]	; (80015b0 <SPIx_MspInit+0x54>)
 8001570:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001572:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]

	/* Enable SCK, MOSI and MISO GPIO clocks */
	DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 800157a:	4b0d      	ldr	r3, [pc, #52]	; (80015b0 <SPIx_MspInit+0x54>)
 800157c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157e:	4a0c      	ldr	r2, [pc, #48]	; (80015b0 <SPIx_MspInit+0x54>)
 8001580:	f043 0301 	orr.w	r3, r3, #1
 8001584:	6313      	str	r3, [r2, #48]	; 0x30
 8001586:	4b0a      	ldr	r3, [pc, #40]	; (80015b0 <SPIx_MspInit+0x54>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	f003 0301 	and.w	r3, r3, #1
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]

	/* SPI SCK, MOSI, MISO pin configuration */
	BSP_GPIO_PinCfg(DISCOVERY_SPIx_GPIO_PORT,
 8001592:	2305      	movs	r3, #5
 8001594:	9301      	str	r3, [sp, #4]
 8001596:	2301      	movs	r3, #1
 8001598:	9300      	str	r3, [sp, #0]
 800159a:	2302      	movs	r3, #2
 800159c:	2202      	movs	r2, #2
 800159e:	21e0      	movs	r1, #224	; 0xe0
 80015a0:	4804      	ldr	r0, [pc, #16]	; (80015b4 <SPIx_MspInit+0x58>)
 80015a2:	f000 f92d 	bl	8001800 <BSP_GPIO_PinCfg>
			(DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MISO_PIN
					| DISCOVERY_SPIx_MOSI_PIN), GPIO_MODE_AF_PP, GPIO_PULLDOWN,
			GPIO_SPEED_MEDIUM, DISCOVERY_SPIx_AF);
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}
 80015ae:	bf00      	nop
 80015b0:	40023800 	.word	0x40023800
 80015b4:	40020000 	.word	0x40020000

080015b8 <ACCELERO_IO_Init>:
/**
 * @brief  Configures the Accelerometer SPI interface.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_Init(void) {
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b084      	sub	sp, #16
 80015bc:	af02      	add	r7, sp, #8
	/* Configure the Accelerometer Control pins --------------------------------*/
	/* Enable CS GPIO clock and configure GPIO pin for Accelerometer Chip select */
	ACCELERO_CS_GPIO_CLK_ENABLE();
 80015be:	4b10      	ldr	r3, [pc, #64]	; (8001600 <ACCELERO_IO_Init+0x48>)
 80015c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c2:	4a0f      	ldr	r2, [pc, #60]	; (8001600 <ACCELERO_IO_Init+0x48>)
 80015c4:	f043 0310 	orr.w	r3, r3, #16
 80015c8:	6313      	str	r3, [r2, #48]	; 0x30
 80015ca:	4b0d      	ldr	r3, [pc, #52]	; (8001600 <ACCELERO_IO_Init+0x48>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	f003 0310 	and.w	r3, r3, #16
 80015d2:	607b      	str	r3, [r7, #4]
 80015d4:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PIN for LIS Chip select */
	BSP_GPIO_PinCfg(ACCELERO_CS_GPIO_PORT, ACCELERO_CS_PIN, GPIO_MODE_OUTPUT_PP,
 80015d6:	2300      	movs	r3, #0
 80015d8:	9301      	str	r3, [sp, #4]
 80015da:	2301      	movs	r3, #1
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	2300      	movs	r3, #0
 80015e0:	2201      	movs	r2, #1
 80015e2:	2108      	movs	r1, #8
 80015e4:	4807      	ldr	r0, [pc, #28]	; (8001604 <ACCELERO_IO_Init+0x4c>)
 80015e6:	f000 f90b 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_MEDIUM, 0);

	/* Deselect: Chip Select high */
	ACCELERO_CS_HIGH();
 80015ea:	2201      	movs	r2, #1
 80015ec:	2108      	movs	r1, #8
 80015ee:	4805      	ldr	r0, [pc, #20]	; (8001604 <ACCELERO_IO_Init+0x4c>)
 80015f0:	f007 fe70 	bl	80092d4 <HAL_GPIO_WritePin>

	SPIx_Init();
 80015f4:	f7ff ff3e 	bl	8001474 <SPIx_Init>
}
 80015f8:	bf00      	nop
 80015fa:	3708      	adds	r7, #8
 80015fc:	46bd      	mov	sp, r7
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40023800 	.word	0x40023800
 8001604:	40021000 	.word	0x40021000

08001608 <ACCELERO_IO_DeInit>:

void ACCELERO_IO_DeInit(void) {
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
	SPIx_Deinit();
 800160c:	f7ff ff6c 	bl	80014e8 <SPIx_Deinit>
}
 8001610:	bf00      	nop
 8001612:	bd80      	pop	{r7, pc}

08001614 <ACCELERO_IO_ITConfig>:
 * @brief  Configures the Accelerometer INT2.
 *         EXTI0 is already used by user button so INT1 is not configured here.
 * @param  None
 * @retval None
 */
void ACCELERO_IO_ITConfig(void) {
 8001614:	b580      	push	{r7, lr}
 8001616:	b084      	sub	sp, #16
 8001618:	af02      	add	r7, sp, #8
	/* Enable INT2 GPIO clock and configure GPIO PINs to detect Interrupts */
	ACCELERO_INT_GPIO_CLK_ENABLE();
 800161a:	4b11      	ldr	r3, [pc, #68]	; (8001660 <ACCELERO_IO_ITConfig+0x4c>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a10      	ldr	r2, [pc, #64]	; (8001660 <ACCELERO_IO_ITConfig+0x4c>)
 8001620:	f043 0310 	orr.w	r3, r3, #16
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b0e      	ldr	r3, [pc, #56]	; (8001660 <ACCELERO_IO_ITConfig+0x4c>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f003 0310 	and.w	r3, r3, #16
 800162e:	607b      	str	r3, [r7, #4]
 8001630:	687b      	ldr	r3, [r7, #4]

	/* Configure GPIO PINs to detect Interrupts */
	BSP_GPIO_PinCfg(ACCELERO_INT_GPIO_PORT, ACCELERO_INT2_PIN,
 8001632:	2300      	movs	r3, #0
 8001634:	9301      	str	r3, [sp, #4]
 8001636:	2302      	movs	r3, #2
 8001638:	9300      	str	r3, [sp, #0]
 800163a:	2300      	movs	r3, #0
 800163c:	4a09      	ldr	r2, [pc, #36]	; (8001664 <ACCELERO_IO_ITConfig+0x50>)
 800163e:	2102      	movs	r1, #2
 8001640:	4809      	ldr	r0, [pc, #36]	; (8001668 <ACCELERO_IO_ITConfig+0x54>)
 8001642:	f000 f8dd 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_MODE_IT_RISING, GPIO_NOPULL, GPIO_SPEED_FAST, 0);

	/* Enable and set Accelerometer INT2 to the lowest priority */
	HAL_NVIC_SetPriority((IRQn_Type) ACCELERO_INT2_EXTI_IRQn, 0x0F, 0);
 8001646:	2200      	movs	r2, #0
 8001648:	210f      	movs	r1, #15
 800164a:	2007      	movs	r0, #7
 800164c:	f003 f809 	bl	8004662 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ((IRQn_Type) ACCELERO_INT2_EXTI_IRQn);
 8001650:	2007      	movs	r0, #7
 8001652:	f003 f822 	bl	800469a <HAL_NVIC_EnableIRQ>
}
 8001656:	bf00      	nop
 8001658:	3708      	adds	r7, #8
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	40023800 	.word	0x40023800
 8001664:	10110000 	.word	0x10110000
 8001668:	40021000 	.word	0x40021000

0800166c <ACCELERO_IO_Write>:
 * @param  WriteAddr: Accelerometer's internal address to write to.
 * @param  NumByteToWrite: Number of bytes to write.
 * @retval None
 */
void ACCELERO_IO_Write(uint8_t *pBuffer, uint8_t WriteAddr,
		uint16_t NumByteToWrite) {
 800166c:	b580      	push	{r7, lr}
 800166e:	b082      	sub	sp, #8
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
 8001674:	460b      	mov	r3, r1
 8001676:	70fb      	strb	r3, [r7, #3]
 8001678:	4613      	mov	r3, r2
 800167a:	803b      	strh	r3, [r7, #0]
	/* Configure the MS bit:
	 - When 0, the address will remain unchanged in multiple read/write commands.
	 - When 1, the address will be auto incremented in multiple read/write commands.
	 */
	if (NumByteToWrite > 0x01) {
 800167c:	883b      	ldrh	r3, [r7, #0]
 800167e:	2b01      	cmp	r3, #1
 8001680:	d903      	bls.n	800168a <ACCELERO_IO_Write+0x1e>
		WriteAddr |= (uint8_t) MULTIPLEBYTE_CMD;
 8001682:	78fb      	ldrb	r3, [r7, #3]
 8001684:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001688:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 800168a:	2200      	movs	r2, #0
 800168c:	2108      	movs	r1, #8
 800168e:	480f      	ldr	r0, [pc, #60]	; (80016cc <ACCELERO_IO_Write+0x60>)
 8001690:	f007 fe20 	bl	80092d4 <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(WriteAddr);
 8001694:	78fb      	ldrb	r3, [r7, #3]
 8001696:	4618      	mov	r0, r3
 8001698:	f7ff ff34 	bl	8001504 <SPIx_WriteRead>

	/* Send the data that will be written into the device (MSB First) */
	while (NumByteToWrite >= 0x01) {
 800169c:	e00a      	b.n	80016b4 <ACCELERO_IO_Write+0x48>
		SPIx_WriteRead(*pBuffer);
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	781b      	ldrb	r3, [r3, #0]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff ff2e 	bl	8001504 <SPIx_WriteRead>
		NumByteToWrite--;
 80016a8:	883b      	ldrh	r3, [r7, #0]
 80016aa:	3b01      	subs	r3, #1
 80016ac:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	3301      	adds	r3, #1
 80016b2:	607b      	str	r3, [r7, #4]
	while (NumByteToWrite >= 0x01) {
 80016b4:	883b      	ldrh	r3, [r7, #0]
 80016b6:	2b00      	cmp	r3, #0
 80016b8:	d1f1      	bne.n	800169e <ACCELERO_IO_Write+0x32>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 80016ba:	2201      	movs	r2, #1
 80016bc:	2108      	movs	r1, #8
 80016be:	4803      	ldr	r0, [pc, #12]	; (80016cc <ACCELERO_IO_Write+0x60>)
 80016c0:	f007 fe08 	bl	80092d4 <HAL_GPIO_WritePin>
}
 80016c4:	bf00      	nop
 80016c6:	3708      	adds	r7, #8
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd80      	pop	{r7, pc}
 80016cc:	40021000 	.word	0x40021000

080016d0 <ACCELERO_IO_Read>:
 * @param  ReadAddr: Accelerometer's internal address to read from.
 * @param  NumByteToRead: number of bytes to read from the Accelerometer.
 * @retval None
 */
void ACCELERO_IO_Read(uint8_t *pBuffer, uint8_t ReadAddr,
		uint16_t NumByteToRead) {
 80016d0:	b580      	push	{r7, lr}
 80016d2:	b082      	sub	sp, #8
 80016d4:	af00      	add	r7, sp, #0
 80016d6:	6078      	str	r0, [r7, #4]
 80016d8:	460b      	mov	r3, r1
 80016da:	70fb      	strb	r3, [r7, #3]
 80016dc:	4613      	mov	r3, r2
 80016de:	803b      	strh	r3, [r7, #0]
	if (NumByteToRead > 0x01) {
 80016e0:	883b      	ldrh	r3, [r7, #0]
 80016e2:	2b01      	cmp	r3, #1
 80016e4:	d904      	bls.n	80016f0 <ACCELERO_IO_Read+0x20>
		ReadAddr |= (uint8_t) (READWRITE_CMD | MULTIPLEBYTE_CMD);
 80016e6:	78fb      	ldrb	r3, [r7, #3]
 80016e8:	f063 033f 	orn	r3, r3, #63	; 0x3f
 80016ec:	70fb      	strb	r3, [r7, #3]
 80016ee:	e003      	b.n	80016f8 <ACCELERO_IO_Read+0x28>
	} else {
		ReadAddr |= (uint8_t) READWRITE_CMD;
 80016f0:	78fb      	ldrb	r3, [r7, #3]
 80016f2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80016f6:	70fb      	strb	r3, [r7, #3]
	}
	/* Set chip select Low at the start of the transmission */
	ACCELERO_CS_LOW();
 80016f8:	2200      	movs	r2, #0
 80016fa:	2108      	movs	r1, #8
 80016fc:	4810      	ldr	r0, [pc, #64]	; (8001740 <ACCELERO_IO_Read+0x70>)
 80016fe:	f007 fde9 	bl	80092d4 <HAL_GPIO_WritePin>

	/* Send the Address of the indexed register */
	SPIx_WriteRead(ReadAddr);
 8001702:	78fb      	ldrb	r3, [r7, #3]
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff fefd 	bl	8001504 <SPIx_WriteRead>

	/* Receive the data that will be read from the device (MSB First) */
	while (NumByteToRead > 0x00) {
 800170a:	e00c      	b.n	8001726 <ACCELERO_IO_Read+0x56>
		/* Send dummy byte (0x00) to generate the SPI clock to ACCELEROMETER (Slave device) */
		*pBuffer = SPIx_WriteRead(DUMMY_BYTE);
 800170c:	2000      	movs	r0, #0
 800170e:	f7ff fef9 	bl	8001504 <SPIx_WriteRead>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	701a      	strb	r2, [r3, #0]
		NumByteToRead--;
 800171a:	883b      	ldrh	r3, [r7, #0]
 800171c:	3b01      	subs	r3, #1
 800171e:	803b      	strh	r3, [r7, #0]
		pBuffer++;
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	3301      	adds	r3, #1
 8001724:	607b      	str	r3, [r7, #4]
	while (NumByteToRead > 0x00) {
 8001726:	883b      	ldrh	r3, [r7, #0]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d1ef      	bne.n	800170c <ACCELERO_IO_Read+0x3c>
	}

	/* Set chip select High at the end of the transmission */
	ACCELERO_CS_HIGH();
 800172c:	2201      	movs	r2, #1
 800172e:	2108      	movs	r1, #8
 8001730:	4803      	ldr	r0, [pc, #12]	; (8001740 <ACCELERO_IO_Read+0x70>)
 8001732:	f007 fdcf 	bl	80092d4 <HAL_GPIO_WritePin>
}
 8001736:	bf00      	nop
 8001738:	3708      	adds	r7, #8
 800173a:	46bd      	mov	sp, r7
 800173c:	bd80      	pop	{r7, pc}
 800173e:	bf00      	nop
 8001740:	40021000 	.word	0x40021000

08001744 <GPIO_Configure>:
/**
 * @brief	Configuration des entrees/sorties des broches du microcontroleur.
 * @func	void GPIO_COnfigure(void)
 * @post	Activation des horloges des peripheriques GPIO, configuration en entree ou en sortie des broches choisies.
 */
void GPIO_Configure(void) {
 8001744:	b580      	push	{r7, lr}
 8001746:	b088      	sub	sp, #32
 8001748:	af02      	add	r7, sp, #8
	//Activation des horloges des peropheriques GPIOx
	__HAL_RCC_GPIOA_CLK_ENABLE(); // Now defined in macros : stm32f4_hal_rcc.h (417)
 800174a:	4b2a      	ldr	r3, [pc, #168]	; (80017f4 <GPIO_Configure+0xb0>)
 800174c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174e:	4a29      	ldr	r2, [pc, #164]	; (80017f4 <GPIO_Configure+0xb0>)
 8001750:	f043 0301 	orr.w	r3, r3, #1
 8001754:	6313      	str	r3, [r2, #48]	; 0x30
 8001756:	4b27      	ldr	r3, [pc, #156]	; (80017f4 <GPIO_Configure+0xb0>)
 8001758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800175a:	f003 0301 	and.w	r3, r3, #1
 800175e:	617b      	str	r3, [r7, #20]
 8001760:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001762:	4b24      	ldr	r3, [pc, #144]	; (80017f4 <GPIO_Configure+0xb0>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	4a23      	ldr	r2, [pc, #140]	; (80017f4 <GPIO_Configure+0xb0>)
 8001768:	f043 0302 	orr.w	r3, r3, #2
 800176c:	6313      	str	r3, [r2, #48]	; 0x30
 800176e:	4b21      	ldr	r3, [pc, #132]	; (80017f4 <GPIO_Configure+0xb0>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	f003 0302 	and.w	r3, r3, #2
 8001776:	613b      	str	r3, [r7, #16]
 8001778:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 800177a:	4b1e      	ldr	r3, [pc, #120]	; (80017f4 <GPIO_Configure+0xb0>)
 800177c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800177e:	4a1d      	ldr	r2, [pc, #116]	; (80017f4 <GPIO_Configure+0xb0>)
 8001780:	f043 0304 	orr.w	r3, r3, #4
 8001784:	6313      	str	r3, [r2, #48]	; 0x30
 8001786:	4b1b      	ldr	r3, [pc, #108]	; (80017f4 <GPIO_Configure+0xb0>)
 8001788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178a:	f003 0304 	and.w	r3, r3, #4
 800178e:	60fb      	str	r3, [r7, #12]
 8001790:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001792:	4b18      	ldr	r3, [pc, #96]	; (80017f4 <GPIO_Configure+0xb0>)
 8001794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001796:	4a17      	ldr	r2, [pc, #92]	; (80017f4 <GPIO_Configure+0xb0>)
 8001798:	f043 0308 	orr.w	r3, r3, #8
 800179c:	6313      	str	r3, [r2, #48]	; 0x30
 800179e:	4b15      	ldr	r3, [pc, #84]	; (80017f4 <GPIO_Configure+0xb0>)
 80017a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017a2:	f003 0308 	and.w	r3, r3, #8
 80017a6:	60bb      	str	r3, [r7, #8]
 80017a8:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 80017aa:	4b12      	ldr	r3, [pc, #72]	; (80017f4 <GPIO_Configure+0xb0>)
 80017ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ae:	4a11      	ldr	r2, [pc, #68]	; (80017f4 <GPIO_Configure+0xb0>)
 80017b0:	f043 0310 	orr.w	r3, r3, #16
 80017b4:	6313      	str	r3, [r2, #48]	; 0x30
 80017b6:	4b0f      	ldr	r3, [pc, #60]	; (80017f4 <GPIO_Configure+0xb0>)
 80017b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ba:	f003 0310 	and.w	r3, r3, #16
 80017be:	607b      	str	r3, [r7, #4]
 80017c0:	687b      	ldr	r3, [r7, #4]

	//BOUTON
	BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_0, GPIO_MODE_INPUT, GPIO_NOPULL,
 80017c2:	2300      	movs	r3, #0
 80017c4:	9301      	str	r3, [sp, #4]
 80017c6:	2302      	movs	r3, #2
 80017c8:	9300      	str	r3, [sp, #0]
 80017ca:	2300      	movs	r3, #0
 80017cc:	2200      	movs	r2, #0
 80017ce:	2101      	movs	r1, #1
 80017d0:	4809      	ldr	r0, [pc, #36]	; (80017f8 <GPIO_Configure+0xb4>)
 80017d2:	f000 f815 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);

	BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_0, GPIO_MODE_OUTPUT_PP, GPIO_NOPULL,
 80017d6:	2300      	movs	r3, #0
 80017d8:	9301      	str	r3, [sp, #4]
 80017da:	2302      	movs	r3, #2
 80017dc:	9300      	str	r3, [sp, #0]
 80017de:	2300      	movs	r3, #0
 80017e0:	2201      	movs	r2, #1
 80017e2:	2101      	movs	r1, #1
 80017e4:	4805      	ldr	r0, [pc, #20]	; (80017fc <GPIO_Configure+0xb8>)
 80017e6:	f000 f80b 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_SPEED_FAST, 0);
}
 80017ea:	bf00      	nop
 80017ec:	3718      	adds	r7, #24
 80017ee:	46bd      	mov	sp, r7
 80017f0:	bd80      	pop	{r7, pc}
 80017f2:	bf00      	nop
 80017f4:	40023800 	.word	0x40023800
 80017f8:	40020000 	.word	0x40020000
 80017fc:	40020800 	.word	0x40020800

08001800 <BSP_GPIO_PinCfg>:
 * @param GPIO_Pull : GPIO_NOPULL, GPIO_PULLUP, GPIO_PULLDOWN
 * @param GPIO_Speed : GPIO_SPEED_LOW (2MHz), GPIO_SPEED_MEDIUM (25MHz), GPIO_SPEED_FAST (50MHz), GPIO_SPEED_HIGH (100MHz)
 * @param GPIO_Alternate : voir stm32f4xx_hal_gpio_ex.h (Uniquement pour GPIO_Mode = GPIO_MODE_AF_PP ou GPIO_MODE_AF_OD, mettre à 0 sinon
 */
void BSP_GPIO_PinCfg(GPIO_TypeDef *GPIOx, uint32_t GPIO_Pin, uint32_t GPIO_Mode,
		uint32_t GPIO_Pull, uint32_t GPIO_Speed, uint32_t GPIO_Alternate) {
 8001800:	b580      	push	{r7, lr}
 8001802:	b08a      	sub	sp, #40	; 0x28
 8001804:	af00      	add	r7, sp, #0
 8001806:	60f8      	str	r0, [r7, #12]
 8001808:	60b9      	str	r1, [r7, #8]
 800180a:	607a      	str	r2, [r7, #4]
 800180c:	603b      	str	r3, [r7, #0]
	GPIO_InitTypeDef GPIO_InitStructure;//Structure contenant les arguments de la fonction GPIO_Init

	GPIO_InitStructure.Pin = GPIO_Pin;
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	617b      	str	r3, [r7, #20]
	GPIO_InitStructure.Mode = GPIO_Mode;
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	61bb      	str	r3, [r7, #24]
	GPIO_InitStructure.Pull = GPIO_Pull;
 8001816:	683b      	ldr	r3, [r7, #0]
 8001818:	61fb      	str	r3, [r7, #28]
	GPIO_InitStructure.Speed = GPIO_Speed;
 800181a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800181c:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.Alternate = GPIO_Alternate;
 800181e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001820:	627b      	str	r3, [r7, #36]	; 0x24
	HAL_GPIO_Init(GPIOx, &GPIO_InitStructure);
 8001822:	f107 0314 	add.w	r3, r7, #20
 8001826:	4619      	mov	r1, r3
 8001828:	68f8      	ldr	r0, [r7, #12]
 800182a:	f007 fbb3 	bl	8008f94 <HAL_GPIO_Init>
}
 800182e:	bf00      	nop
 8001830:	3728      	adds	r7, #40	; 0x28
 8001832:	46bd      	mov	sp, r7
 8001834:	bd80      	pop	{r7, pc}
	...

08001838 <SYS_init>:

/*
 * @func SYS_init(void)
 * @brief	initialise les horloges du microcontroleur selon les fréquences indiquées en macro.
 */
void SYS_init(void) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b094      	sub	sp, #80	; 0x50
 800183c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStructure;
	RCC_ClkInitTypeDef RCC_ClkInitStructure;

	__HAL_RCC_PWR_CLK_ENABLE();
 800183e:	4b38      	ldr	r3, [pc, #224]	; (8001920 <SYS_init+0xe8>)
 8001840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001842:	4a37      	ldr	r2, [pc, #220]	; (8001920 <SYS_init+0xe8>)
 8001844:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001848:	6413      	str	r3, [r2, #64]	; 0x40
 800184a:	4b35      	ldr	r3, [pc, #212]	; (8001920 <SYS_init+0xe8>)
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001852:	60bb      	str	r3, [r7, #8]
 8001854:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001856:	4b33      	ldr	r3, [pc, #204]	; (8001924 <SYS_init+0xec>)
 8001858:	681b      	ldr	r3, [r3, #0]
 800185a:	4a32      	ldr	r2, [pc, #200]	; (8001924 <SYS_init+0xec>)
 800185c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001860:	6013      	str	r3, [r2, #0]
 8001862:	4b30      	ldr	r3, [pc, #192]	; (8001924 <SYS_init+0xec>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800186a:	607b      	str	r3, [r7, #4]
 800186c:	687b      	ldr	r3, [r7, #4]

	HAL_RCC_DeInit();
 800186e:	f008 f891 	bl	8009994 <HAL_RCC_DeInit>

	/* Oscillateur externe */
	//ErrorStatus HSEStartUpStatus;
	//RCC_HSEConfig(RCC_HSE_ON);
	//HSEStartUpStatus = RCC_WaitForHSEStartUp();
	RCC_OscInitStructure.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001872:	2301      	movs	r3, #1
 8001874:	623b      	str	r3, [r7, #32]
	RCC_OscInitStructure.HSEState = RCC_HSE_ON;
 8001876:	2301      	movs	r3, #1
 8001878:	627b      	str	r3, [r7, #36]	; 0x24

	RCC_OscInitStructure.PLL.PLLState = RCC_PLL_ON;
 800187a:	2302      	movs	r3, #2
 800187c:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStructure.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800187e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001882:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStructure.PLL.PLLM = PLLM1;
 8001884:	2308      	movs	r3, #8
 8001886:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStructure.PLL.PLLN = PLLN1;
 8001888:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800188c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStructure.PLL.PLLP = PLLP1;
 800188e:	2302      	movs	r3, #2
 8001890:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStructure.PLL.PLLQ = PLLQ1;
 8001892:	2307      	movs	r3, #7
 8001894:	64fb      	str	r3, [r7, #76]	; 0x4c

	if (HAL_RCC_OscConfig(&RCC_OscInitStructure) != HAL_OK) {
 8001896:	f107 0320 	add.w	r3, r7, #32
 800189a:	4618      	mov	r0, r3
 800189c:	f008 f8c4 	bl	8009a28 <HAL_RCC_OscConfig>
		// Erreur à gérer
	}

	//Voir page 60 du manuel de reference
	//FLASH_SetLatency(FLASH_WAIT_CYCLES);
	__HAL_FLASH_SET_LATENCY(FLASH_WAIT_CYCLES);
 80018a0:	4b21      	ldr	r3, [pc, #132]	; (8001928 <SYS_init+0xf0>)
 80018a2:	2205      	movs	r2, #5
 80018a4:	701a      	strb	r2, [r3, #0]

	//Défini la clock HSE pour avoir des valeurs correcte pour RCC_GetClocksFreq()
	RCC_SetHSEFreq(CPU_EXTERNAL_CLOCK_HZ);
 80018a6:	4821      	ldr	r0, [pc, #132]	; (800192c <SYS_init+0xf4>)
 80018a8:	f008 f8b0 	bl	8009a0c <RCC_SetHSEFreq>
	/* PCLK1 = HCLK/2, PCLK2 = HCLK | HCLK = SYSCLK */
	//Pour savoir si les valeurs sont correctes, veuillez changer HCLK_CHOOSEN_DIV, PCLK1_CHOOSEN_DIV et PCLK2_CHOOSEN_DIV. Une erreur de précompilation indiquera s'il y a un problème
	//RCC_HCLKConfig(RCC_SYSCLK_Div1);
	//RCC_PCLK1Config(RCC_HCLK_Div4);
	//RCC_PCLK2Config(RCC_HCLK_Div2);
	RCC_ClkInitStructure.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1
 80018ac:	230f      	movs	r3, #15
 80018ae:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_SYSCLK;
	RCC_ClkInitStructure.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018b0:	2300      	movs	r3, #0
 80018b2:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStructure.APB1CLKDivider = RCC_HCLK_DIV4;
 80018b4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018b8:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStructure.APB2CLKDivider = RCC_HCLK_DIV2;
 80018ba:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80018be:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStructure.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018c0:	2302      	movs	r3, #2
 80018c2:	613b      	str	r3, [r7, #16]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStructure, FLASH_WAIT_CYCLES)
 80018c4:	f107 030c 	add.w	r3, r7, #12
 80018c8:	2105      	movs	r1, #5
 80018ca:	4618      	mov	r0, r3
 80018cc:	f008 fb06 	bl	8009edc <HAL_RCC_ClockConfig>
	//while (RCC_GetFlagStatus(RCC_FLAG_PLLRDY) == RESET){}
	/* Select PLL as system clock source */
	//RCC_SYSCLKConfig(RCC_SYSCLKSource_PLLCLK);
	//while (RCC_GetSYSCLKSource() != 0x08){}

	SystemCoreClockUpdate();
 80018d0:	f00a f9d2 	bl	800bc78 <SystemCoreClockUpdate>

	//Pas de subpriority sur les interruptions
	//NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018d4:	2003      	movs	r0, #3
 80018d6:	f002 feb9 	bl	800464c <HAL_NVIC_SetPriorityGrouping>

	//Activation de l'exception Division par 0
	SCB->CCR |= SCB_CCR_DIV_0_TRP_Msk;	//
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <SYS_init+0xf8>)
 80018dc:	695b      	ldr	r3, [r3, #20]
 80018de:	4a14      	ldr	r2, [pc, #80]	; (8001930 <SYS_init+0xf8>)
 80018e0:	f043 0310 	orr.w	r3, r3, #16
 80018e4:	6153      	str	r3, [r2, #20]

	//Config LibC: no buffering
	setvbuf(stdout, NULL, _IONBF, 0);
 80018e6:	4b13      	ldr	r3, [pc, #76]	; (8001934 <SYS_init+0xfc>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	6898      	ldr	r0, [r3, #8]
 80018ec:	2300      	movs	r3, #0
 80018ee:	2202      	movs	r2, #2
 80018f0:	2100      	movs	r1, #0
 80018f2:	f00a ff19 	bl	800c728 <setvbuf>
	setvbuf(stderr, NULL, _IONBF, 0);
 80018f6:	4b0f      	ldr	r3, [pc, #60]	; (8001934 <SYS_init+0xfc>)
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	68d8      	ldr	r0, [r3, #12]
 80018fc:	2300      	movs	r3, #0
 80018fe:	2202      	movs	r2, #2
 8001900:	2100      	movs	r1, #0
 8001902:	f00a ff11 	bl	800c728 <setvbuf>
	setvbuf(stdin, NULL, _IONBF, 0);
 8001906:	4b0b      	ldr	r3, [pc, #44]	; (8001934 <SYS_init+0xfc>)
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	6858      	ldr	r0, [r3, #4]
 800190c:	2300      	movs	r3, #0
 800190e:	2202      	movs	r2, #2
 8001910:	2100      	movs	r1, #0
 8001912:	f00a ff09 	bl	800c728 <setvbuf>
}
 8001916:	bf00      	nop
 8001918:	3750      	adds	r7, #80	; 0x50
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}
 800191e:	bf00      	nop
 8001920:	40023800 	.word	0x40023800
 8001924:	40007000 	.word	0x40007000
 8001928:	40023c00 	.word	0x40023c00
 800192c:	007a1200 	.word	0x007a1200
 8001930:	e000ed00 	.word	0xe000ed00
 8001934:	200000ac 	.word	0x200000ac

08001938 <_exit>:

__attribute__((weak))
int _write(int file, char *ptr, int len);

__attribute__((weak))
void _exit(int status) {
 8001938:	b580      	push	{r7, lr}
 800193a:	b082      	sub	sp, #8
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
	_write(1, "exit", 4);
 8001940:	2204      	movs	r2, #4
 8001942:	4902      	ldr	r1, [pc, #8]	; (800194c <_exit+0x14>)
 8001944:	2001      	movs	r0, #1
 8001946:	f000 f915 	bl	8001b74 <_write>
	while (1) {
 800194a:	e7fe      	b.n	800194a <_exit+0x12>
 800194c:	0800d52c 	.word	0x0800d52c

08001950 <_close>:
		;
	}
}

__attribute__((weak))
int _close(int file) {
 8001950:	b480      	push	{r7}
 8001952:	b083      	sub	sp, #12
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
	return -1;
 8001958:	f04f 33ff 	mov.w	r3, #4294967295
}
 800195c:	4618      	mov	r0, r3
 800195e:	370c      	adds	r7, #12
 8001960:	46bd      	mov	sp, r7
 8001962:	bc80      	pop	{r7}
 8001964:	4770      	bx	lr

08001966 <_fstat>:
 Status of an open file. For consistency with other minimal implementations in these examples,
 all files are regarded as character special devices.
 The `sys/stat.h' header file required is distributed in the `include' subdirectory for this C library.
 */
__attribute__((weak))
int _fstat(int file, struct stat *st) {
 8001966:	b480      	push	{r7}
 8001968:	b083      	sub	sp, #12
 800196a:	af00      	add	r7, sp, #0
 800196c:	6078      	str	r0, [r7, #4]
 800196e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001970:	683b      	ldr	r3, [r7, #0]
 8001972:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001976:	605a      	str	r2, [r3, #4]
	return 0;
 8001978:	2300      	movs	r3, #0
}
 800197a:	4618      	mov	r0, r3
 800197c:	370c      	adds	r7, #12
 800197e:	46bd      	mov	sp, r7
 8001980:	bc80      	pop	{r7}
 8001982:	4770      	bx	lr

08001984 <_getpid>:
/*
 getpid
 Process-ID; this is sometimes used to generate strings unlikely to conflict with other processes. Minimal implementation, for a system without processes:
 */
__attribute__((weak))
int _getpid() {
 8001984:	b480      	push	{r7}
 8001986:	af00      	add	r7, sp, #0
	return 1;
 8001988:	2301      	movs	r3, #1
}
 800198a:	4618      	mov	r0, r3
 800198c:	46bd      	mov	sp, r7
 800198e:	bc80      	pop	{r7}
 8001990:	4770      	bx	lr

08001992 <_isatty>:
/*
 isatty
 Query whether output stream is a terminal. For consistency with the other minimal implementations,
 */
__attribute__((weak))
int _isatty(int file) {
 8001992:	b580      	push	{r7, lr}
 8001994:	b082      	sub	sp, #8
 8001996:	af00      	add	r7, sp, #0
 8001998:	6078      	str	r0, [r7, #4]
 800199a:	687b      	ldr	r3, [r7, #4]
	switch (file) {
 800199c:	2b02      	cmp	r3, #2
 800199e:	d801      	bhi.n	80019a4 <_isatty+0x12>
	case STDOUT_FILENO:
	case STDERR_FILENO:
	case STDIN_FILENO:
		return 1;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e005      	b.n	80019b0 <_isatty+0x1e>
	default:
		//errno = ENOTTY;
		errno = EBADF;
 80019a4:	f00a fa2c 	bl	800be00 <__errno>
 80019a8:	4603      	mov	r3, r0
 80019aa:	2209      	movs	r2, #9
 80019ac:	601a      	str	r2, [r3, #0]
		return 0;
 80019ae:	2300      	movs	r3, #0
	}
}
 80019b0:	4618      	mov	r0, r3
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <_kill>:
/*
 kill
 Send a signal. Minimal implementation:
 */
__attribute__((weak))
int _kill(int pid, int sig) {
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b082      	sub	sp, #8
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
 80019c0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80019c2:	f00a fa1d 	bl	800be00 <__errno>
 80019c6:	4603      	mov	r3, r0
 80019c8:	2216      	movs	r2, #22
 80019ca:	601a      	str	r2, [r3, #0]
	return (-1);
 80019cc:	f04f 33ff 	mov.w	r3, #4294967295
}
 80019d0:	4618      	mov	r0, r3
 80019d2:	3708      	adds	r7, #8
 80019d4:	46bd      	mov	sp, r7
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <_lseek>:
/*
 lseek
 Set position in a file. Minimal implementation:
 */
__attribute__((weak))
int _lseek(int file, int ptr, int dir) {
 80019d8:	b480      	push	{r7}
 80019da:	b085      	sub	sp, #20
 80019dc:	af00      	add	r7, sp, #0
 80019de:	60f8      	str	r0, [r7, #12]
 80019e0:	60b9      	str	r1, [r7, #8]
 80019e2:	607a      	str	r2, [r7, #4]
	return 0;
 80019e4:	2300      	movs	r3, #0
}
 80019e6:	4618      	mov	r0, r3
 80019e8:	3714      	adds	r7, #20
 80019ea:	46bd      	mov	sp, r7
 80019ec:	bc80      	pop	{r7}
 80019ee:	4770      	bx	lr

080019f0 <_sbrk>:
 sbrk
 Increase program data space.
 Malloc and related functions depend on this
 */
__attribute__((weak))
 caddr_t _sbrk(int incr) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	6078      	str	r0, [r7, #4]
	static int *heap_current = 0;
	static int *heap_end_address = 0;

	int *prev_heap_end;

	if (heap_current == 0)
 80019f8:	4b19      	ldr	r3, [pc, #100]	; (8001a60 <_sbrk+0x70>)
 80019fa:	681b      	ldr	r3, [r3, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d102      	bne.n	8001a06 <_sbrk+0x16>
		heap_current = &heap_start;
 8001a00:	4b17      	ldr	r3, [pc, #92]	; (8001a60 <_sbrk+0x70>)
 8001a02:	4a18      	ldr	r2, [pc, #96]	; (8001a64 <_sbrk+0x74>)
 8001a04:	601a      	str	r2, [r3, #0]

	if (heap_end_address == 0)
 8001a06:	4b18      	ldr	r3, [pc, #96]	; (8001a68 <_sbrk+0x78>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d102      	bne.n	8001a14 <_sbrk+0x24>
		heap_end_address = &heap_end;
 8001a0e:	4b16      	ldr	r3, [pc, #88]	; (8001a68 <_sbrk+0x78>)
 8001a10:	4a16      	ldr	r2, [pc, #88]	; (8001a6c <_sbrk+0x7c>)
 8001a12:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_current;
 8001a14:	4b12      	ldr	r3, [pc, #72]	; (8001a60 <_sbrk+0x70>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	60fb      	str	r3, [r7, #12]

	//char * stack = (char*) __get_MSP();

	if (heap_current + incr > heap_end_address) {
 8001a1a:	4b11      	ldr	r3, [pc, #68]	; (8001a60 <_sbrk+0x70>)
 8001a1c:	681a      	ldr	r2, [r3, #0]
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	441a      	add	r2, r3
 8001a24:	4b10      	ldr	r3, [pc, #64]	; (8001a68 <_sbrk+0x78>)
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	429a      	cmp	r2, r3
 8001a2a:	d90c      	bls.n	8001a46 <_sbrk+0x56>
		_write(STDERR_FILENO, "Heap overflow\n", 25);
 8001a2c:	2219      	movs	r2, #25
 8001a2e:	4910      	ldr	r1, [pc, #64]	; (8001a70 <_sbrk+0x80>)
 8001a30:	2002      	movs	r0, #2
 8001a32:	f000 f89f 	bl	8001b74 <_write>
		errno = ENOMEM;
 8001a36:	f00a f9e3 	bl	800be00 <__errno>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	220c      	movs	r2, #12
 8001a3e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001a40:	f04f 33ff 	mov.w	r3, #4294967295
 8001a44:	e007      	b.n	8001a56 <_sbrk+0x66>
	}

	heap_current += incr;
 8001a46:	4b06      	ldr	r3, [pc, #24]	; (8001a60 <_sbrk+0x70>)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	4413      	add	r3, r2
 8001a50:	4a03      	ldr	r2, [pc, #12]	; (8001a60 <_sbrk+0x70>)
 8001a52:	6013      	str	r3, [r2, #0]
	return (caddr_t) prev_heap_end;
 8001a54:	68fb      	ldr	r3, [r7, #12]
}
 8001a56:	4618      	mov	r0, r3
 8001a58:	3710      	adds	r7, #16
 8001a5a:	46bd      	mov	sp, r7
 8001a5c:	bd80      	pop	{r7, pc}
 8001a5e:	bf00      	nop
 8001a60:	20009900 	.word	0x20009900
 8001a64:	20009e48 	.word	0x20009e48
 8001a68:	20009908 	.word	0x20009908
 8001a6c:	2000de48 	.word	0x2000de48
 8001a70:	0800d534 	.word	0x0800d534

08001a74 <_sbrk_r>:

void* _sbrk_r(struct _reent *ptr, ptrdiff_t incr) {
 8001a74:	b580      	push	{r7, lr}
 8001a76:	b084      	sub	sp, #16
 8001a78:	af00      	add	r7, sp, #0
 8001a7a:	6078      	str	r0, [r7, #4]
 8001a7c:	6039      	str	r1, [r7, #0]
	char *ret;

	errno = 0;
 8001a7e:	f00a f9bf 	bl	800be00 <__errno>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2200      	movs	r2, #0
 8001a86:	601a      	str	r2, [r3, #0]
	if ((ret = (char*) (_sbrk(incr))) == (void*) -1 && errno != 0)
 8001a88:	6838      	ldr	r0, [r7, #0]
 8001a8a:	f7ff ffb1 	bl	80019f0 <_sbrk>
 8001a8e:	60f8      	str	r0, [r7, #12]
 8001a90:	68fb      	ldr	r3, [r7, #12]
 8001a92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001a96:	d10b      	bne.n	8001ab0 <_sbrk_r+0x3c>
 8001a98:	f00a f9b2 	bl	800be00 <__errno>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d005      	beq.n	8001ab0 <_sbrk_r+0x3c>
		ptr->_errno = errno;
 8001aa4:	f00a f9ac 	bl	800be00 <__errno>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	601a      	str	r2, [r3, #0]
	return ret;
 8001ab0:	68fb      	ldr	r3, [r7, #12]
}
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	3710      	adds	r7, #16
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
	...

08001abc <SYS_set_std_usart>:

 return (caddr_t) prev_heap;
 }
 */

void SYS_set_std_usart(uart_id_e in, uart_id_e out, uart_id_e err) {
 8001abc:	b480      	push	{r7}
 8001abe:	b083      	sub	sp, #12
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	4603      	mov	r3, r0
 8001ac4:	71fb      	strb	r3, [r7, #7]
 8001ac6:	460b      	mov	r3, r1
 8001ac8:	71bb      	strb	r3, [r7, #6]
 8001aca:	4613      	mov	r3, r2
 8001acc:	717b      	strb	r3, [r7, #5]
	stdin_usart = in;
 8001ace:	4a07      	ldr	r2, [pc, #28]	; (8001aec <SYS_set_std_usart+0x30>)
 8001ad0:	79fb      	ldrb	r3, [r7, #7]
 8001ad2:	7013      	strb	r3, [r2, #0]
	stdout_usart = out;
 8001ad4:	4a06      	ldr	r2, [pc, #24]	; (8001af0 <SYS_set_std_usart+0x34>)
 8001ad6:	79bb      	ldrb	r3, [r7, #6]
 8001ad8:	7013      	strb	r3, [r2, #0]
	stderr_usart = err;
 8001ada:	4a06      	ldr	r2, [pc, #24]	; (8001af4 <SYS_set_std_usart+0x38>)
 8001adc:	797b      	ldrb	r3, [r7, #5]
 8001ade:	7013      	strb	r3, [r2, #0]
}
 8001ae0:	bf00      	nop
 8001ae2:	370c      	adds	r7, #12
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bc80      	pop	{r7}
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	200098fa 	.word	0x200098fa
 8001af0:	200098f8 	.word	0x200098f8
 8001af4:	200098f9 	.word	0x200098f9

08001af8 <_read>:
 read
 Read a character to a file. `libc' subroutines will use this system routine for input from all files, including stdin
 Returns -1 on error or blocks until the number of characters have been read.
 */
__attribute__((weak))
int _read(int file, char *ptr, int len) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b088      	sub	sp, #32
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]
	int n;
	int num = 0;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61bb      	str	r3, [r7, #24]
	switch (file) {
 8001b08:	68fb      	ldr	r3, [r7, #12]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d122      	bne.n	8001b54 <_read+0x5c>
	case STDIN_FILENO:
		for (n = 0; n < len; n++) {
 8001b0e:	2300      	movs	r3, #0
 8001b10:	61fb      	str	r3, [r7, #28]
 8001b12:	e01a      	b.n	8001b4a <_read+0x52>
			/*while ((stdin_usart->SR & USART_FLAG_RXNE) == (uint16_t)RESET);
			 char c = (char)(stdin_usart->DR & (uint16_t)0x01FF);*/
			char c;
			while (!UART_data_ready(stdin_usart))
 8001b14:	bf00      	nop
 8001b16:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <_read+0x78>)
 8001b18:	781b      	ldrb	r3, [r3, #0]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f000 fc7c 	bl	8002418 <UART_data_ready>
 8001b20:	4603      	mov	r3, r0
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d0f7      	beq.n	8001b16 <_read+0x1e>
				;	//Blocant.
			c = UART_get_next_byte(stdin_usart);
 8001b26:	4b12      	ldr	r3, [pc, #72]	; (8001b70 <_read+0x78>)
 8001b28:	781b      	ldrb	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f000 fc92 	bl	8002454 <UART_get_next_byte>
 8001b30:	4603      	mov	r3, r0
 8001b32:	75fb      	strb	r3, [r7, #23]
			*ptr++ = c;
 8001b34:	68bb      	ldr	r3, [r7, #8]
 8001b36:	1c5a      	adds	r2, r3, #1
 8001b38:	60ba      	str	r2, [r7, #8]
 8001b3a:	7dfa      	ldrb	r2, [r7, #23]
 8001b3c:	701a      	strb	r2, [r3, #0]
			num++;
 8001b3e:	69bb      	ldr	r3, [r7, #24]
 8001b40:	3301      	adds	r3, #1
 8001b42:	61bb      	str	r3, [r7, #24]
		for (n = 0; n < len; n++) {
 8001b44:	69fb      	ldr	r3, [r7, #28]
 8001b46:	3301      	adds	r3, #1
 8001b48:	61fb      	str	r3, [r7, #28]
 8001b4a:	69fa      	ldr	r2, [r7, #28]
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	429a      	cmp	r2, r3
 8001b50:	dbe0      	blt.n	8001b14 <_read+0x1c>
		}
		break;
 8001b52:	e007      	b.n	8001b64 <_read+0x6c>
	default:
		errno = EBADF;
 8001b54:	f00a f954 	bl	800be00 <__errno>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	2209      	movs	r2, #9
 8001b5c:	601a      	str	r2, [r3, #0]
		return -1;
 8001b5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b62:	e000      	b.n	8001b66 <_read+0x6e>
	}
	return num;
 8001b64:	69bb      	ldr	r3, [r7, #24]
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3720      	adds	r7, #32
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}
 8001b6e:	bf00      	nop
 8001b70:	200098fa 	.word	0x200098fa

08001b74 <_write>:
 write
 Write a character to a file. `libc' subroutines will use this system routine for output to all files, including stdout
 Returns -1 on error or number of bytes sent
 */
__attribute__((weak))
int _write(int file, char *ptr, int len) {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b086      	sub	sp, #24
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	60f8      	str	r0, [r7, #12]
 8001b7c:	60b9      	str	r1, [r7, #8]
 8001b7e:	607a      	str	r2, [r7, #4]
	int n;
	switch (file) {
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2b01      	cmp	r3, #1
 8001b84:	d003      	beq.n	8001b8e <_write+0x1a>
 8001b86:	68fb      	ldr	r3, [r7, #12]
 8001b88:	2b02      	cmp	r3, #2
 8001b8a:	d014      	beq.n	8001bb6 <_write+0x42>
 8001b8c:	e027      	b.n	8001bde <_write+0x6a>
	case STDOUT_FILENO: /*stdout*/
		for (n = 0; n < len; n++) {
 8001b8e:	2300      	movs	r3, #0
 8001b90:	617b      	str	r3, [r7, #20]
 8001b92:	e00b      	b.n	8001bac <_write+0x38>
			//while ((stdout_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stdout_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stdout_usart, *ptr++);
 8001b94:	4b18      	ldr	r3, [pc, #96]	; (8001bf8 <_write+0x84>)
 8001b96:	7818      	ldrb	r0, [r3, #0]
 8001b98:	68bb      	ldr	r3, [r7, #8]
 8001b9a:	1c5a      	adds	r2, r3, #1
 8001b9c:	60ba      	str	r2, [r7, #8]
 8001b9e:	781b      	ldrb	r3, [r3, #0]
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	f000 fcb5 	bl	8002510 <UART_putc>
		for (n = 0; n < len; n++) {
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	3301      	adds	r3, #1
 8001baa:	617b      	str	r3, [r7, #20]
 8001bac:	697a      	ldr	r2, [r7, #20]
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	429a      	cmp	r2, r3
 8001bb2:	dbef      	blt.n	8001b94 <_write+0x20>
		}
		break;
 8001bb4:	e01b      	b.n	8001bee <_write+0x7a>
	case STDERR_FILENO: /* stderr */
		for (n = 0; n < len; n++) {
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	617b      	str	r3, [r7, #20]
 8001bba:	e00b      	b.n	8001bd4 <_write+0x60>
			//while ((stderr_usart->SR & USART_FLAG_TC) == (uint16_t)RESET);
			//stderr_usart->DR = (*ptr++ & (uint16_t)0x01FF);
			UART_putc(stderr_usart, *ptr++);
 8001bbc:	4b0f      	ldr	r3, [pc, #60]	; (8001bfc <_write+0x88>)
 8001bbe:	7818      	ldrb	r0, [r3, #0]
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	1c5a      	adds	r2, r3, #1
 8001bc4:	60ba      	str	r2, [r7, #8]
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	4619      	mov	r1, r3
 8001bca:	f000 fca1 	bl	8002510 <UART_putc>
		for (n = 0; n < len; n++) {
 8001bce:	697b      	ldr	r3, [r7, #20]
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	617b      	str	r3, [r7, #20]
 8001bd4:	697a      	ldr	r2, [r7, #20]
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	429a      	cmp	r2, r3
 8001bda:	dbef      	blt.n	8001bbc <_write+0x48>
		}
		break;
 8001bdc:	e007      	b.n	8001bee <_write+0x7a>
	default:
		errno = EBADF;
 8001bde:	f00a f90f 	bl	800be00 <__errno>
 8001be2:	4603      	mov	r3, r0
 8001be4:	2209      	movs	r2, #9
 8001be6:	601a      	str	r2, [r3, #0]
		return -1;
 8001be8:	f04f 33ff 	mov.w	r3, #4294967295
 8001bec:	e000      	b.n	8001bf0 <_write+0x7c>
	}
	return len;
 8001bee:	687b      	ldr	r3, [r7, #4]
}
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	3718      	adds	r7, #24
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	200098f8 	.word	0x200098f8
 8001bfc:	200098f9 	.word	0x200098f9

08001c00 <dump_trap_info>:
	debug_printf("ASSERT FAILED file : %s, line %ld\n", file, line);
	while (1)
		;
}

void dump_trap_info(uint32_t stack_ptr[], uint32_t lr) {
 8001c00:	b590      	push	{r4, r7, lr}
 8001c02:	b08d      	sub	sp, #52	; 0x34
 8001c04:	af02      	add	r7, sp, #8
 8001c06:	6078      	str	r0, [r7, #4]
 8001c08:	6039      	str	r1, [r7, #0]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_IPSR(void)
{
	uint32_t result;

	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001c0a:	f3ef 8305 	mrs	r3, IPSR
 8001c0e:	61fb      	str	r3, [r7, #28]
	return(result);
 8001c10:	69fb      	ldr	r3, [r7, #28]
	extern char _estack;	//Defined by the linker, end of stack

	debug_printf("FATAL Error ! Exception %ld\n", __get_IPSR() & 0xFF);
 8001c12:	b2db      	uxtb	r3, r3
 8001c14:	4619      	mov	r1, r3
 8001c16:	4880      	ldr	r0, [pc, #512]	; (8001e18 <dump_trap_info+0x218>)
 8001c18:	f00a fce4 	bl	800c5e4 <iprintf>
	 13 = Reserved
	 14 = PendSV
	 15 = SysTick
	 16 = IRQ0.
	 */
	if (lr & 0x00000008)
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	f003 0308 	and.w	r3, r3, #8
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d003      	beq.n	8001c2e <dump_trap_info+0x2e>
		debug_printf("CPU was in thread mode\n");
 8001c26:	487d      	ldr	r0, [pc, #500]	; (8001e1c <dump_trap_info+0x21c>)
 8001c28:	f00a fd76 	bl	800c718 <puts>
 8001c2c:	e002      	b.n	8001c34 <dump_trap_info+0x34>
	else
		debug_printf("CPU was in handler mode\n");
 8001c2e:	487c      	ldr	r0, [pc, #496]	; (8001e20 <dump_trap_info+0x220>)
 8001c30:	f00a fd72 	bl	800c718 <puts>

	int offset, i;
	offset = 0;
 8001c34:	2300      	movs	r3, #0
 8001c36:	627b      	str	r3, [r7, #36]	; 0x24

	debug_printf("CPU status was:\n");
 8001c38:	487a      	ldr	r0, [pc, #488]	; (8001e24 <dump_trap_info+0x224>)
 8001c3a:	f00a fd6d 	bl	800c718 <puts>
	debug_printf("-  R0: 0x%08lX  R1: 0x%08lX\n", stack_ptr[offset],
 8001c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c40:	009b      	lsls	r3, r3, #2
 8001c42:	687a      	ldr	r2, [r7, #4]
 8001c44:	4413      	add	r3, r2
 8001c46:	6819      	ldr	r1, [r3, #0]
 8001c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c4a:	3301      	adds	r3, #1
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	4413      	add	r3, r2
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	461a      	mov	r2, r3
 8001c56:	4874      	ldr	r0, [pc, #464]	; (8001e28 <dump_trap_info+0x228>)
 8001c58:	f00a fcc4 	bl	800c5e4 <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8001c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c5e:	3302      	adds	r3, #2
 8001c60:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("-  R2: 0x%08lX  R3: 0x%08lX\n", stack_ptr[offset],
 8001c62:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c64:	009b      	lsls	r3, r3, #2
 8001c66:	687a      	ldr	r2, [r7, #4]
 8001c68:	4413      	add	r3, r2
 8001c6a:	6819      	ldr	r1, [r3, #0]
 8001c6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c6e:	3301      	adds	r3, #1
 8001c70:	009b      	lsls	r3, r3, #2
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	4413      	add	r3, r2
 8001c76:	681b      	ldr	r3, [r3, #0]
 8001c78:	461a      	mov	r2, r3
 8001c7a:	486c      	ldr	r0, [pc, #432]	; (8001e2c <dump_trap_info+0x22c>)
 8001c7c:	f00a fcb2 	bl	800c5e4 <iprintf>
			stack_ptr[offset + 1]);
	offset += 2;
 8001c80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c82:	3302      	adds	r3, #2
 8001c84:	627b      	str	r3, [r7, #36]	; 0x24
	debug_printf("- R12: 0x%08lX\n", stack_ptr[offset++]);
 8001c86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c88:	1c5a      	adds	r2, r3, #1
 8001c8a:	627a      	str	r2, [r7, #36]	; 0x24
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	687a      	ldr	r2, [r7, #4]
 8001c90:	4413      	add	r3, r2
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	4619      	mov	r1, r3
 8001c96:	4866      	ldr	r0, [pc, #408]	; (8001e30 <dump_trap_info+0x230>)
 8001c98:	f00a fca4 	bl	800c5e4 <iprintf>
	debug_printf("- LR:   0x%08lX\n", stack_ptr[offset++]);
 8001c9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c9e:	1c5a      	adds	r2, r3, #1
 8001ca0:	627a      	str	r2, [r7, #36]	; 0x24
 8001ca2:	009b      	lsls	r3, r3, #2
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	4413      	add	r3, r2
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4619      	mov	r1, r3
 8001cac:	4861      	ldr	r0, [pc, #388]	; (8001e34 <dump_trap_info+0x234>)
 8001cae:	f00a fc99 	bl	800c5e4 <iprintf>
	debug_printf("- PC:   0x%08lX\n", stack_ptr[offset++]);
 8001cb2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cb4:	1c5a      	adds	r2, r3, #1
 8001cb6:	627a      	str	r2, [r7, #36]	; 0x24
 8001cb8:	009b      	lsls	r3, r3, #2
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	4413      	add	r3, r2
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4619      	mov	r1, r3
 8001cc2:	485d      	ldr	r0, [pc, #372]	; (8001e38 <dump_trap_info+0x238>)
 8001cc4:	f00a fc8e 	bl	800c5e4 <iprintf>
	debug_printf("- xPSR: 0x%08lX\n\n", stack_ptr[offset++]);
 8001cc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cca:	1c5a      	adds	r2, r3, #1
 8001ccc:	627a      	str	r2, [r7, #36]	; 0x24
 8001cce:	009b      	lsls	r3, r3, #2
 8001cd0:	687a      	ldr	r2, [r7, #4]
 8001cd2:	4413      	add	r3, r2
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4858      	ldr	r0, [pc, #352]	; (8001e3c <dump_trap_info+0x23c>)
 8001cda:	f00a fc83 	bl	800c5e4 <iprintf>
	if (lr & 0x00000010) {
 8001cde:	683b      	ldr	r3, [r7, #0]
 8001ce0:	f003 0310 	and.w	r3, r3, #16
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	f000 8091 	beq.w	8001e0c <dump_trap_info+0x20c>
		debug_printf("FPU status was:\n");
 8001cea:	4855      	ldr	r0, [pc, #340]	; (8001e40 <dump_trap_info+0x240>)
 8001cec:	f00a fd14 	bl	800c718 <puts>
		debug_printf(
 8001cf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cf2:	009b      	lsls	r3, r3, #2
 8001cf4:	687a      	ldr	r2, [r7, #4]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	6819      	ldr	r1, [r3, #0]
 8001cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cfc:	3301      	adds	r3, #1
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	687a      	ldr	r2, [r7, #4]
 8001d02:	4413      	add	r3, r2
 8001d04:	6818      	ldr	r0, [r3, #0]
 8001d06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d08:	3302      	adds	r3, #2
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	687a      	ldr	r2, [r7, #4]
 8001d0e:	4413      	add	r3, r2
 8001d10:	681c      	ldr	r4, [r3, #0]
 8001d12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d14:	3303      	adds	r3, #3
 8001d16:	009b      	lsls	r3, r3, #2
 8001d18:	687a      	ldr	r2, [r7, #4]
 8001d1a:	4413      	add	r3, r2
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	9300      	str	r3, [sp, #0]
 8001d20:	4623      	mov	r3, r4
 8001d22:	4602      	mov	r2, r0
 8001d24:	4847      	ldr	r0, [pc, #284]	; (8001e44 <dump_trap_info+0x244>)
 8001d26:	f00a fc5d 	bl	800c5e4 <iprintf>
				"-  S0: 0x%08lX   S1: 0x%08lX   S2: 0x%08lX   S3: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d2c:	3304      	adds	r3, #4
 8001d2e:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001d30:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d32:	009b      	lsls	r3, r3, #2
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	4413      	add	r3, r2
 8001d38:	6819      	ldr	r1, [r3, #0]
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	687a      	ldr	r2, [r7, #4]
 8001d42:	4413      	add	r3, r2
 8001d44:	6818      	ldr	r0, [r3, #0]
 8001d46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d48:	3302      	adds	r3, #2
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	687a      	ldr	r2, [r7, #4]
 8001d4e:	4413      	add	r3, r2
 8001d50:	681c      	ldr	r4, [r3, #0]
 8001d52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d54:	3303      	adds	r3, #3
 8001d56:	009b      	lsls	r3, r3, #2
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	4413      	add	r3, r2
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	9300      	str	r3, [sp, #0]
 8001d60:	4623      	mov	r3, r4
 8001d62:	4602      	mov	r2, r0
 8001d64:	4838      	ldr	r0, [pc, #224]	; (8001e48 <dump_trap_info+0x248>)
 8001d66:	f00a fc3d 	bl	800c5e4 <iprintf>
				"-  S4: 0x%08lX   S5: 0x%08lX   S6: 0x%08lX   S7: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001d6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d6c:	3304      	adds	r3, #4
 8001d6e:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001d70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	687a      	ldr	r2, [r7, #4]
 8001d76:	4413      	add	r3, r2
 8001d78:	6819      	ldr	r1, [r3, #0]
 8001d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d7c:	3301      	adds	r3, #1
 8001d7e:	009b      	lsls	r3, r3, #2
 8001d80:	687a      	ldr	r2, [r7, #4]
 8001d82:	4413      	add	r3, r2
 8001d84:	6818      	ldr	r0, [r3, #0]
 8001d86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d88:	3302      	adds	r3, #2
 8001d8a:	009b      	lsls	r3, r3, #2
 8001d8c:	687a      	ldr	r2, [r7, #4]
 8001d8e:	4413      	add	r3, r2
 8001d90:	681c      	ldr	r4, [r3, #0]
 8001d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d94:	3303      	adds	r3, #3
 8001d96:	009b      	lsls	r3, r3, #2
 8001d98:	687a      	ldr	r2, [r7, #4]
 8001d9a:	4413      	add	r3, r2
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	9300      	str	r3, [sp, #0]
 8001da0:	4623      	mov	r3, r4
 8001da2:	4602      	mov	r2, r0
 8001da4:	4829      	ldr	r0, [pc, #164]	; (8001e4c <dump_trap_info+0x24c>)
 8001da6:	f00a fc1d 	bl	800c5e4 <iprintf>
				"-  S8: 0x%08lX   S9: 0x%08lX  S10: 0x%08lX  S11: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001daa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dac:	3304      	adds	r3, #4
 8001dae:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf(
 8001db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001db2:	009b      	lsls	r3, r3, #2
 8001db4:	687a      	ldr	r2, [r7, #4]
 8001db6:	4413      	add	r3, r2
 8001db8:	6819      	ldr	r1, [r3, #0]
 8001dba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dbc:	3301      	adds	r3, #1
 8001dbe:	009b      	lsls	r3, r3, #2
 8001dc0:	687a      	ldr	r2, [r7, #4]
 8001dc2:	4413      	add	r3, r2
 8001dc4:	6818      	ldr	r0, [r3, #0]
 8001dc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc8:	3302      	adds	r3, #2
 8001dca:	009b      	lsls	r3, r3, #2
 8001dcc:	687a      	ldr	r2, [r7, #4]
 8001dce:	4413      	add	r3, r2
 8001dd0:	681c      	ldr	r4, [r3, #0]
 8001dd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd4:	3303      	adds	r3, #3
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	687a      	ldr	r2, [r7, #4]
 8001dda:	4413      	add	r3, r2
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	4623      	mov	r3, r4
 8001de2:	4602      	mov	r2, r0
 8001de4:	481a      	ldr	r0, [pc, #104]	; (8001e50 <dump_trap_info+0x250>)
 8001de6:	f00a fbfd 	bl	800c5e4 <iprintf>
				"- S12: 0x%08lX  S13: 0x%08lX  S14: 0x%08lX  S15: 0x%08lX\n",
				stack_ptr[offset], stack_ptr[offset + 1], stack_ptr[offset + 2],
				stack_ptr[offset + 3]);
		offset += 4;
 8001dea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dec:	3304      	adds	r3, #4
 8001dee:	627b      	str	r3, [r7, #36]	; 0x24
		debug_printf("- FPSCR: 0x%08lX\n", stack_ptr[offset++]);
 8001df0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df2:	1c5a      	adds	r2, r3, #1
 8001df4:	627a      	str	r2, [r7, #36]	; 0x24
 8001df6:	009b      	lsls	r3, r3, #2
 8001df8:	687a      	ldr	r2, [r7, #4]
 8001dfa:	4413      	add	r3, r2
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	4814      	ldr	r0, [pc, #80]	; (8001e54 <dump_trap_info+0x254>)
 8001e02:	f00a fbef 	bl	800c5e4 <iprintf>
		offset++; //empty value at end
 8001e06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e08:	3301      	adds	r3, #1
 8001e0a:	627b      	str	r3, [r7, #36]	; 0x24
	}

	debug_printf("Stack was: \n");
 8001e0c:	4812      	ldr	r0, [pc, #72]	; (8001e58 <dump_trap_info+0x258>)
 8001e0e:	f00a fc83 	bl	800c718 <puts>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 8001e12:	2300      	movs	r3, #0
 8001e14:	623b      	str	r3, [r7, #32]
 8001e16:	e03b      	b.n	8001e90 <dump_trap_info+0x290>
 8001e18:	0800d580 	.word	0x0800d580
 8001e1c:	0800d5a0 	.word	0x0800d5a0
 8001e20:	0800d5b8 	.word	0x0800d5b8
 8001e24:	0800d5d0 	.word	0x0800d5d0
 8001e28:	0800d5e0 	.word	0x0800d5e0
 8001e2c:	0800d600 	.word	0x0800d600
 8001e30:	0800d620 	.word	0x0800d620
 8001e34:	0800d630 	.word	0x0800d630
 8001e38:	0800d644 	.word	0x0800d644
 8001e3c:	0800d658 	.word	0x0800d658
 8001e40:	0800d66c 	.word	0x0800d66c
 8001e44:	0800d67c 	.word	0x0800d67c
 8001e48:	0800d6b8 	.word	0x0800d6b8
 8001e4c:	0800d6f4 	.word	0x0800d6f4
 8001e50:	0800d730 	.word	0x0800d730
 8001e54:	0800d76c 	.word	0x0800d76c
 8001e58:	0800d780 	.word	0x0800d780
		if (!((i + 1) % 4) && i)
 8001e5c:	6a3b      	ldr	r3, [r7, #32]
 8001e5e:	3301      	adds	r3, #1
 8001e60:	f003 0303 	and.w	r3, r3, #3
 8001e64:	2b00      	cmp	r3, #0
 8001e66:	d105      	bne.n	8001e74 <dump_trap_info+0x274>
 8001e68:	6a3b      	ldr	r3, [r7, #32]
 8001e6a:	2b00      	cmp	r3, #0
 8001e6c:	d002      	beq.n	8001e74 <dump_trap_info+0x274>
			debug_printf("\n");
 8001e6e:	200a      	movs	r0, #10
 8001e70:	f00a fbd0 	bl	800c614 <putchar>
		debug_printf("0x%08lX ", stack_ptr[offset++]);
 8001e74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e76:	1c5a      	adds	r2, r3, #1
 8001e78:	627a      	str	r2, [r7, #36]	; 0x24
 8001e7a:	009b      	lsls	r3, r3, #2
 8001e7c:	687a      	ldr	r2, [r7, #4]
 8001e7e:	4413      	add	r3, r2
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4619      	mov	r1, r3
 8001e84:	488f      	ldr	r0, [pc, #572]	; (80020c4 <dump_trap_info+0x4c4>)
 8001e86:	f00a fbad 	bl	800c5e4 <iprintf>
	for (i = 0; i < 32 && (char*) &(stack_ptr[offset]) < &_estack; i++) {
 8001e8a:	6a3b      	ldr	r3, [r7, #32]
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	623b      	str	r3, [r7, #32]
 8001e90:	6a3b      	ldr	r3, [r7, #32]
 8001e92:	2b1f      	cmp	r3, #31
 8001e94:	dc06      	bgt.n	8001ea4 <dump_trap_info+0x2a4>
 8001e96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	687a      	ldr	r2, [r7, #4]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	4a8a      	ldr	r2, [pc, #552]	; (80020c8 <dump_trap_info+0x4c8>)
 8001ea0:	4293      	cmp	r3, r2
 8001ea2:	d3db      	bcc.n	8001e5c <dump_trap_info+0x25c>
	}
	debug_printf("\n");
 8001ea4:	200a      	movs	r0, #10
 8001ea6:	f00a fbb5 	bl	800c614 <putchar>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001eaa:	f3ef 8305 	mrs	r3, IPSR
 8001eae:	61bb      	str	r3, [r7, #24]
	return(result);
 8001eb0:	69bb      	ldr	r3, [r7, #24]

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihdjcfc.html

	if ((__get_IPSR() & 0xFF) == 3) {
 8001eb2:	b2db      	uxtb	r3, r3
 8001eb4:	2b03      	cmp	r3, #3
 8001eb6:	d11b      	bne.n	8001ef0 <dump_trap_info+0x2f0>
		debug_printf("HardFault reason:\n");
 8001eb8:	4884      	ldr	r0, [pc, #528]	; (80020cc <dump_trap_info+0x4cc>)
 8001eba:	f00a fc2d 	bl	800c718 <puts>
		if (SCB->HFSR & SCB_HFSR_DEBUGEVT_Msk)
 8001ebe:	4b84      	ldr	r3, [pc, #528]	; (80020d0 <dump_trap_info+0x4d0>)
 8001ec0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	da02      	bge.n	8001ecc <dump_trap_info+0x2cc>
			debug_printf("- DEBUGEVT\n");
 8001ec6:	4883      	ldr	r0, [pc, #524]	; (80020d4 <dump_trap_info+0x4d4>)
 8001ec8:	f00a fc26 	bl	800c718 <puts>
		if (SCB->HFSR & SCB_HFSR_FORCED_Msk)
 8001ecc:	4b80      	ldr	r3, [pc, #512]	; (80020d0 <dump_trap_info+0x4d0>)
 8001ece:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ed0:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8001ed4:	2b00      	cmp	r3, #0
 8001ed6:	d002      	beq.n	8001ede <dump_trap_info+0x2de>
			debug_printf("- Fault escalated to a hard fault\n");
 8001ed8:	487f      	ldr	r0, [pc, #508]	; (80020d8 <dump_trap_info+0x4d8>)
 8001eda:	f00a fc1d 	bl	800c718 <puts>
		if (SCB->HFSR & SCB_HFSR_VECTTBL_Msk)
 8001ede:	4b7c      	ldr	r3, [pc, #496]	; (80020d0 <dump_trap_info+0x4d0>)
 8001ee0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001ee2:	f003 0302 	and.w	r3, r3, #2
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d002      	beq.n	8001ef0 <dump_trap_info+0x2f0>
			debug_printf("- Bus error on a vector read\n");
 8001eea:	487c      	ldr	r0, [pc, #496]	; (80020dc <dump_trap_info+0x4dc>)
 8001eec:	f00a fc14 	bl	800c718 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001ef0:	f3ef 8305 	mrs	r3, IPSR
 8001ef4:	617b      	str	r3, [r7, #20]
	return(result);
 8001ef6:	697b      	ldr	r3, [r7, #20]
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgghei

	if ((__get_IPSR() & 0xFF) == 4) {
 8001ef8:	b2db      	uxtb	r3, r3
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d13c      	bne.n	8001f78 <dump_trap_info+0x378>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x80)
 8001efe:	4b74      	ldr	r3, [pc, #464]	; (80020d0 <dump_trap_info+0x4d0>)
 8001f00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f02:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d006      	beq.n	8001f18 <dump_trap_info+0x318>
			debug_printf("MemManage fault at address 0x%08lX\n", SCB->MMFAR);
 8001f0a:	4b71      	ldr	r3, [pc, #452]	; (80020d0 <dump_trap_info+0x4d0>)
 8001f0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001f0e:	4619      	mov	r1, r3
 8001f10:	4873      	ldr	r0, [pc, #460]	; (80020e0 <dump_trap_info+0x4e0>)
 8001f12:	f00a fb67 	bl	800c5e4 <iprintf>
 8001f16:	e002      	b.n	8001f1e <dump_trap_info+0x31e>
		else
			debug_printf("MemManage fault\n");
 8001f18:	4872      	ldr	r0, [pc, #456]	; (80020e4 <dump_trap_info+0x4e4>)
 8001f1a:	f00a fbfd 	bl	800c718 <puts>

		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x01)
 8001f1e:	4b6c      	ldr	r3, [pc, #432]	; (80020d0 <dump_trap_info+0x4d0>)
 8001f20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d002      	beq.n	8001f30 <dump_trap_info+0x330>
			debug_printf("- Memory is not executable\n");
 8001f2a:	486f      	ldr	r0, [pc, #444]	; (80020e8 <dump_trap_info+0x4e8>)
 8001f2c:	f00a fbf4 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x02)
 8001f30:	4b67      	ldr	r3, [pc, #412]	; (80020d0 <dump_trap_info+0x4d0>)
 8001f32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f34:	f003 0302 	and.w	r3, r3, #2
 8001f38:	2b00      	cmp	r3, #0
 8001f3a:	d002      	beq.n	8001f42 <dump_trap_info+0x342>
			debug_printf("- Memory is not readable/writable\n");
 8001f3c:	486b      	ldr	r0, [pc, #428]	; (80020ec <dump_trap_info+0x4ec>)
 8001f3e:	f00a fbeb 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x08)
 8001f42:	4b63      	ldr	r3, [pc, #396]	; (80020d0 <dump_trap_info+0x4d0>)
 8001f44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f46:	f003 0308 	and.w	r3, r3, #8
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d002      	beq.n	8001f54 <dump_trap_info+0x354>
			debug_printf("- Exception when unstacking from exception\n");
 8001f4e:	4868      	ldr	r0, [pc, #416]	; (80020f0 <dump_trap_info+0x4f0>)
 8001f50:	f00a fbe2 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x10)
 8001f54:	4b5e      	ldr	r3, [pc, #376]	; (80020d0 <dump_trap_info+0x4d0>)
 8001f56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f58:	f003 0310 	and.w	r3, r3, #16
 8001f5c:	2b00      	cmp	r3, #0
 8001f5e:	d002      	beq.n	8001f66 <dump_trap_info+0x366>
			debug_printf("- Exception when stacking for an exception\n");
 8001f60:	4864      	ldr	r0, [pc, #400]	; (80020f4 <dump_trap_info+0x4f4>)
 8001f62:	f00a fbd9 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_MEMFAULTSR_Pos) & 0x20)
 8001f66:	4b5a      	ldr	r3, [pc, #360]	; (80020d0 <dump_trap_info+0x4d0>)
 8001f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f6a:	f003 0320 	and.w	r3, r3, #32
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d002      	beq.n	8001f78 <dump_trap_info+0x378>
			debug_printf(
 8001f72:	4861      	ldr	r0, [pc, #388]	; (80020f8 <dump_trap_info+0x4f8>)
 8001f74:	f00a fbd0 	bl	800c718 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f78:	f3ef 8305 	mrs	r3, IPSR
 8001f7c:	613b      	str	r3, [r7, #16]
	return(result);
 8001f7e:	693b      	ldr	r3, [r7, #16]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihbeigb

	if ((__get_IPSR() & 0xFF) == 5) {
 8001f80:	b2db      	uxtb	r3, r3
 8001f82:	2b05      	cmp	r3, #5
 8001f84:	d14c      	bne.n	8002020 <dump_trap_info+0x420>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x80)
 8001f86:	4b52      	ldr	r3, [pc, #328]	; (80020d0 <dump_trap_info+0x4d0>)
 8001f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001f8a:	0a1b      	lsrs	r3, r3, #8
 8001f8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d006      	beq.n	8001fa2 <dump_trap_info+0x3a2>
			debug_printf("BusFault fault at address 0x%08lX\n", SCB->BFAR);
 8001f94:	4b4e      	ldr	r3, [pc, #312]	; (80020d0 <dump_trap_info+0x4d0>)
 8001f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f98:	4619      	mov	r1, r3
 8001f9a:	4858      	ldr	r0, [pc, #352]	; (80020fc <dump_trap_info+0x4fc>)
 8001f9c:	f00a fb22 	bl	800c5e4 <iprintf>
 8001fa0:	e002      	b.n	8001fa8 <dump_trap_info+0x3a8>
		else
			debug_printf("BusFault fault\n");
 8001fa2:	4857      	ldr	r0, [pc, #348]	; (8002100 <dump_trap_info+0x500>)
 8001fa4:	f00a fbb8 	bl	800c718 <puts>

		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x01)
 8001fa8:	4b49      	ldr	r3, [pc, #292]	; (80020d0 <dump_trap_info+0x4d0>)
 8001faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fac:	0a1b      	lsrs	r3, r3, #8
 8001fae:	f003 0301 	and.w	r3, r3, #1
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d002      	beq.n	8001fbc <dump_trap_info+0x3bc>
			debug_printf("- Instruction bus error\n");
 8001fb6:	4853      	ldr	r0, [pc, #332]	; (8002104 <dump_trap_info+0x504>)
 8001fb8:	f00a fbae 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x02)
 8001fbc:	4b44      	ldr	r3, [pc, #272]	; (80020d0 <dump_trap_info+0x4d0>)
 8001fbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fc0:	0a1b      	lsrs	r3, r3, #8
 8001fc2:	f003 0302 	and.w	r3, r3, #2
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d002      	beq.n	8001fd0 <dump_trap_info+0x3d0>
			debug_printf("- Precise Data bus error\n");
 8001fca:	484f      	ldr	r0, [pc, #316]	; (8002108 <dump_trap_info+0x508>)
 8001fcc:	f00a fba4 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x04)
 8001fd0:	4b3f      	ldr	r3, [pc, #252]	; (80020d0 <dump_trap_info+0x4d0>)
 8001fd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd4:	0a1b      	lsrs	r3, r3, #8
 8001fd6:	f003 0304 	and.w	r3, r3, #4
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d002      	beq.n	8001fe4 <dump_trap_info+0x3e4>
			debug_printf("- Imprecise Data bus error\n");
 8001fde:	484b      	ldr	r0, [pc, #300]	; (800210c <dump_trap_info+0x50c>)
 8001fe0:	f00a fb9a 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x08)
 8001fe4:	4b3a      	ldr	r3, [pc, #232]	; (80020d0 <dump_trap_info+0x4d0>)
 8001fe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fe8:	0a1b      	lsrs	r3, r3, #8
 8001fea:	f003 0308 	and.w	r3, r3, #8
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d002      	beq.n	8001ff8 <dump_trap_info+0x3f8>
			debug_printf("- Exception when unstacking from exception\n");
 8001ff2:	483f      	ldr	r0, [pc, #252]	; (80020f0 <dump_trap_info+0x4f0>)
 8001ff4:	f00a fb90 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x10)
 8001ff8:	4b35      	ldr	r3, [pc, #212]	; (80020d0 <dump_trap_info+0x4d0>)
 8001ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffc:	0a1b      	lsrs	r3, r3, #8
 8001ffe:	f003 0310 	and.w	r3, r3, #16
 8002002:	2b00      	cmp	r3, #0
 8002004:	d002      	beq.n	800200c <dump_trap_info+0x40c>
			debug_printf("- Exception when stacking for an exception\n");
 8002006:	483b      	ldr	r0, [pc, #236]	; (80020f4 <dump_trap_info+0x4f4>)
 8002008:	f00a fb86 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_BUSFAULTSR_Pos) & 0x20)
 800200c:	4b30      	ldr	r3, [pc, #192]	; (80020d0 <dump_trap_info+0x4d0>)
 800200e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002010:	0a1b      	lsrs	r3, r3, #8
 8002012:	f003 0320 	and.w	r3, r3, #32
 8002016:	2b00      	cmp	r3, #0
 8002018:	d002      	beq.n	8002020 <dump_trap_info+0x420>
			debug_printf(
 800201a:	4837      	ldr	r0, [pc, #220]	; (80020f8 <dump_trap_info+0x4f8>)
 800201c:	f00a fb7c 	bl	800c718 <puts>
	__ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8002020:	f3ef 8305 	mrs	r3, IPSR
 8002024:	60fb      	str	r3, [r7, #12]
	return(result);
 8002026:	68fb      	ldr	r3, [r7, #12]
					"- Fault when floating-point lazy state preservation\n");
	}

	//See http://infocenter.arm.com/help/topic/com.arm.doc.dui0553a/Cihcfefj.html#Cihgbdbi

	if ((__get_IPSR() & 0xFF) == 6) {
 8002028:	b2db      	uxtb	r3, r3
 800202a:	2b06      	cmp	r3, #6
 800202c:	d142      	bne.n	80020b4 <dump_trap_info+0x4b4>
		debug_printf("UsageFault fault, return address: 0x%08lX\n",
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	3318      	adds	r3, #24
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4619      	mov	r1, r3
 8002036:	4836      	ldr	r0, [pc, #216]	; (8002110 <dump_trap_info+0x510>)
 8002038:	f00a fad4 	bl	800c5e4 <iprintf>
				stack_ptr[6]);

		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x001)
 800203c:	4b24      	ldr	r3, [pc, #144]	; (80020d0 <dump_trap_info+0x4d0>)
 800203e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002040:	0c1b      	lsrs	r3, r3, #16
 8002042:	f003 0301 	and.w	r3, r3, #1
 8002046:	2b00      	cmp	r3, #0
 8002048:	d002      	beq.n	8002050 <dump_trap_info+0x450>
			debug_printf("- Undefined instruction\n");
 800204a:	4832      	ldr	r0, [pc, #200]	; (8002114 <dump_trap_info+0x514>)
 800204c:	f00a fb64 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x002)
 8002050:	4b1f      	ldr	r3, [pc, #124]	; (80020d0 <dump_trap_info+0x4d0>)
 8002052:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002054:	0c1b      	lsrs	r3, r3, #16
 8002056:	f003 0302 	and.w	r3, r3, #2
 800205a:	2b00      	cmp	r3, #0
 800205c:	d002      	beq.n	8002064 <dump_trap_info+0x464>
			debug_printf("- Illegal use of the EPSR\n");
 800205e:	482e      	ldr	r0, [pc, #184]	; (8002118 <dump_trap_info+0x518>)
 8002060:	f00a fb5a 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x004)
 8002064:	4b1a      	ldr	r3, [pc, #104]	; (80020d0 <dump_trap_info+0x4d0>)
 8002066:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002068:	0c1b      	lsrs	r3, r3, #16
 800206a:	f003 0304 	and.w	r3, r3, #4
 800206e:	2b00      	cmp	r3, #0
 8002070:	d002      	beq.n	8002078 <dump_trap_info+0x478>
			debug_printf("- Illegal load of the PC\n");
 8002072:	482a      	ldr	r0, [pc, #168]	; (800211c <dump_trap_info+0x51c>)
 8002074:	f00a fb50 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x008)
 8002078:	4b15      	ldr	r3, [pc, #84]	; (80020d0 <dump_trap_info+0x4d0>)
 800207a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800207c:	0c1b      	lsrs	r3, r3, #16
 800207e:	f003 0308 	and.w	r3, r3, #8
 8002082:	2b00      	cmp	r3, #0
 8002084:	d002      	beq.n	800208c <dump_trap_info+0x48c>
			debug_printf("- Attempt to access a coprocessor but not present\n");
 8002086:	4826      	ldr	r0, [pc, #152]	; (8002120 <dump_trap_info+0x520>)
 8002088:	f00a fb46 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x100)
 800208c:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <dump_trap_info+0x4d0>)
 800208e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002090:	0c1b      	lsrs	r3, r3, #16
 8002092:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002096:	2b00      	cmp	r3, #0
 8002098:	d002      	beq.n	80020a0 <dump_trap_info+0x4a0>
			debug_printf("- Unaligned memory access\n");
 800209a:	4822      	ldr	r0, [pc, #136]	; (8002124 <dump_trap_info+0x524>)
 800209c:	f00a fb3c 	bl	800c718 <puts>
		if ((SCB->CFSR >> SCB_CFSR_USGFAULTSR_Pos) & 0x200)
 80020a0:	4b0b      	ldr	r3, [pc, #44]	; (80020d0 <dump_trap_info+0x4d0>)
 80020a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80020a4:	0c1b      	lsrs	r3, r3, #16
 80020a6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d002      	beq.n	80020b4 <dump_trap_info+0x4b4>
			debug_printf("- Divide by zero\n");
 80020ae:	481e      	ldr	r0, [pc, #120]	; (8002128 <dump_trap_info+0x528>)
 80020b0:	f00a fb32 	bl	800c718 <puts>
	}
	debug_printf("END of Fault Handler\n");
 80020b4:	481d      	ldr	r0, [pc, #116]	; (800212c <dump_trap_info+0x52c>)
 80020b6:	f00a fb2f 	bl	800c718 <puts>
}
 80020ba:	bf00      	nop
 80020bc:	372c      	adds	r7, #44	; 0x2c
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd90      	pop	{r4, r7, pc}
 80020c2:	bf00      	nop
 80020c4:	0800d78c 	.word	0x0800d78c
 80020c8:	20011e48 	.word	0x20011e48
 80020cc:	0800d798 	.word	0x0800d798
 80020d0:	e000ed00 	.word	0xe000ed00
 80020d4:	0800d7ac 	.word	0x0800d7ac
 80020d8:	0800d7b8 	.word	0x0800d7b8
 80020dc:	0800d7dc 	.word	0x0800d7dc
 80020e0:	0800d7fc 	.word	0x0800d7fc
 80020e4:	0800d820 	.word	0x0800d820
 80020e8:	0800d830 	.word	0x0800d830
 80020ec:	0800d84c 	.word	0x0800d84c
 80020f0:	0800d870 	.word	0x0800d870
 80020f4:	0800d89c 	.word	0x0800d89c
 80020f8:	0800d8c8 	.word	0x0800d8c8
 80020fc:	0800d8fc 	.word	0x0800d8fc
 8002100:	0800d920 	.word	0x0800d920
 8002104:	0800d930 	.word	0x0800d930
 8002108:	0800d948 	.word	0x0800d948
 800210c:	0800d964 	.word	0x0800d964
 8002110:	0800d980 	.word	0x0800d980
 8002114:	0800d9ac 	.word	0x0800d9ac
 8002118:	0800d9c4 	.word	0x0800d9c4
 800211c:	0800d9e0 	.word	0x0800d9e0
 8002120:	0800d9fc 	.word	0x0800d9fc
 8002124:	0800da30 	.word	0x0800da30
 8002128:	0800da4c 	.word	0x0800da4c
 800212c:	0800da60 	.word	0x0800da60

08002130 <BusFault_Handler>:

__attribute__((naked)) void Fault_Handler(void) {
	//On ne veux pas perdre l'état des registres, donc pas de C
	//l'attribut naked indique qu'on ne veux pas de prologue / epilogue générés par GCC
	__asm volatile
 8002130:	f01e 0f04 	tst.w	lr, #4
 8002134:	bf0c      	ite	eq
 8002136:	f3ef 8008 	mrseq	r0, MSP
 800213a:	f3ef 8009 	mrsne	r0, PSP
 800213e:	4671      	mov	r1, lr
 8002140:	f7ff bd5e 	b.w	8001c00 <dump_trap_info>
			"MRSEQ R0, MSP\n"//r0 = msp
			"MRSNE R0, PSP\n"//else r0 = psp
			"MOV R1, LR\n"
			"B dump_trap_info\n"
	);
}
 8002144:	bf00      	nop

08002146 <NMI_Handler>:
void HardFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void MemManage_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void BusFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));
void UsageFault_Handler(void) __attribute__((alias("Fault_Handler"))) __attribute__((unused));

void NMI_Handler(void) {
 8002146:	b480      	push	{r7}
 8002148:	af00      	add	r7, sp, #0
}
 800214a:	bf00      	nop
 800214c:	46bd      	mov	sp, r7
 800214e:	bc80      	pop	{r7}
 8002150:	4770      	bx	lr
	...

08002154 <SVC_Handler>:

void SVC_Handler(void) {
 8002154:	b580      	push	{r7, lr}
 8002156:	af00      	add	r7, sp, #0
	debug_printf("SVC interrupt: unimplemented\n");
 8002158:	4802      	ldr	r0, [pc, #8]	; (8002164 <SVC_Handler+0x10>)
 800215a:	f00a fadd 	bl	800c718 <puts>
}
 800215e:	bf00      	nop
 8002160:	bd80      	pop	{r7, pc}
 8002162:	bf00      	nop
 8002164:	0800da78 	.word	0x0800da78

08002168 <DebugMon_Handler>:

void DebugMon_Handler(void) {
 8002168:	b580      	push	{r7, lr}
 800216a:	af00      	add	r7, sp, #0
	debug_printf("DebugMon: unimplemented\n");
 800216c:	4802      	ldr	r0, [pc, #8]	; (8002178 <DebugMon_Handler+0x10>)
 800216e:	f00a fad3 	bl	800c718 <puts>
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
 8002176:	bf00      	nop
 8002178:	0800da98 	.word	0x0800da98

0800217c <PendSV_Handler>:

void PendSV_Handler(void) {
 800217c:	b580      	push	{r7, lr}
 800217e:	af00      	add	r7, sp, #0
	debug_printf("Pending SVC interrupt: unimplemented\n");
 8002180:	4802      	ldr	r0, [pc, #8]	; (800218c <PendSV_Handler+0x10>)
 8002182:	f00a fac9 	bl	800c718 <puts>
}
 8002186:	bf00      	nop
 8002188:	bd80      	pop	{r7, pc}
 800218a:	bf00      	nop
 800218c:	0800dab0 	.word	0x0800dab0

08002190 <Delay>:
 * @brief  Inserts a delay time.
 * @func void Delay(uint32_t wait_duration_ms)
 * @param  wait_duration_ms: specifies the delay time length, in milliseconds
 * @retval None
 */
void Delay(uint32_t wait_duration_ms) {
 8002190:	b580      	push	{r7, lr}
 8002192:	b084      	sub	sp, #16
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
	uint32_t tick;
	tick = HAL_GetTick();
 8002198:	f002 f954 	bl	8004444 <HAL_GetTick>
 800219c:	60f8      	str	r0, [r7, #12]
	while (HAL_GetTick() - tick < wait_duration_ms)
 800219e:	bf00      	nop
 80021a0:	f002 f950 	bl	8004444 <HAL_GetTick>
 80021a4:	4602      	mov	r2, r0
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	1ad3      	subs	r3, r2, r3
 80021aa:	687a      	ldr	r2, [r7, #4]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d8f7      	bhi.n	80021a0 <Delay+0x10>
		;
}
 80021b0:	bf00      	nop
 80021b2:	bf00      	nop
 80021b4:	3710      	adds	r7, #16
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
	...

080021bc <TIM2_IRQHandler>:
 * @func 	void TIM2_IRQHandler(void)
 * @pre		Cette fonction NE DOIT PAS être appelée directement par l'utilisateur...
 * @post	Acquittement du flag d'interruption, et appel de la fonction de l'utilisateur : TIMER2_user_handler_it_1ms()
 * @note	Nous n'avons PAS le choix du nom de cette fonction, c'est comme ça qu'elle est nommée dans le fichier startup.s !
 */
void TIM2_IRQHandler(void) {
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
	if (__HAL_TIM_GET_IT_SOURCE(&Tim2_Handle, TIM_IT_UPDATE) != RESET) //Si le flag est levé...
 80021c0:	4b0a      	ldr	r3, [pc, #40]	; (80021ec <TIM2_IRQHandler+0x30>)
 80021c2:	681b      	ldr	r3, [r3, #0]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	f003 0301 	and.w	r3, r3, #1
 80021ca:	2b01      	cmp	r3, #1
 80021cc:	d106      	bne.n	80021dc <TIM2_IRQHandler+0x20>
			{
		__HAL_TIM_CLEAR_IT(&Tim2_Handle, TIM_IT_UPDATE);//...On l'acquitte...
 80021ce:	4b07      	ldr	r3, [pc, #28]	; (80021ec <TIM2_IRQHandler+0x30>)
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f06f 0201 	mvn.w	r2, #1
 80021d6:	611a      	str	r2, [r3, #16]
		TIMER2_user_handler_it_1ms();//...Et on appelle la fonction qui nous intéresse
 80021d8:	f000 f80c 	bl	80021f4 <TIMER2_user_handler_it_1ms>
	}
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 80021dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021e0:	4803      	ldr	r0, [pc, #12]	; (80021f0 <TIM2_IRQHandler+0x34>)
 80021e2:	f007 f88f 	bl	8009304 <HAL_GPIO_TogglePin>
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	2000990c 	.word	0x2000990c
 80021f0:	40020c00 	.word	0x40020c00

080021f4 <TIMER2_user_handler_it_1ms>:

//L'attribut weak indique à l'éditeur de liens, lors de la compilation, que cette fonction sera ignorée s'il en existe une autre portant le même nom. Elle sera choisie par défaut d'autre fonction homonyme.
//Ainsi, si l'utilisateur définie sa propre TIMER2_user_handler_it_1ms(), elle sera appelée
//Sinon, aucun message d'erreur n'indiquera que cette fonction n'existe pas !
__weak void TIMER2_user_handler_it_1ms(void) {
 80021f4:	b480      	push	{r7}
 80021f6:	af00      	add	r7, sp, #0

}
 80021f8:	bf00      	nop
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bc80      	pop	{r7}
 80021fe:	4770      	bx	lr

08002200 <TIMER2_run_1ms>:
 * @brief	Initialisation et lancement du timer 2.
 * 			Cette fonction lance de timer 2 et le configure pour qu'il déclenche sa routine d'interruption toutes les ms.
 * @func 	void TIMER2_run_1ms(void)
 * @post	Le timer 2 et son horloge sont activés, ses interruptions autorisées, et son décompte lancé.
 */
void TIMER2_run_1ms(void) {
 8002200:	b580      	push	{r7, lr}
 8002202:	b082      	sub	sp, #8
 8002204:	af00      	add	r7, sp, #0
	// On active l'horloge du TIM2
	__HAL_RCC_TIM2_CLK_ENABLE();
 8002206:	4b1b      	ldr	r3, [pc, #108]	; (8002274 <TIMER2_run_1ms+0x74>)
 8002208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800220a:	4a1a      	ldr	r2, [pc, #104]	; (8002274 <TIMER2_run_1ms+0x74>)
 800220c:	f043 0301 	orr.w	r3, r3, #1
 8002210:	6413      	str	r3, [r2, #64]	; 0x40
 8002212:	4b18      	ldr	r3, [pc, #96]	; (8002274 <TIMER2_run_1ms+0x74>)
 8002214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002216:	f003 0301 	and.w	r3, r3, #1
 800221a:	607b      	str	r3, [r7, #4]
 800221c:	687b      	ldr	r3, [r7, #4]

	// On fixe les priorités des interruptions du timer2 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(TIM2_IRQn, 0, 1);
 800221e:	2201      	movs	r2, #1
 8002220:	2100      	movs	r1, #0
 8002222:	201c      	movs	r0, #28
 8002224:	f002 fa1d 	bl	8004662 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002228:	201c      	movs	r0, #28
 800222a:	f002 fa36 	bl	800469a <HAL_NVIC_EnableIRQ>

	// Time base configuration
	Tim2_Handle.Instance = TIM2; //On donne le timer 2 en instance à notre gestionnaire (Handle)
 800222e:	4b12      	ldr	r3, [pc, #72]	; (8002278 <TIMER2_run_1ms+0x78>)
 8002230:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002234:	601a      	str	r2, [r3, #0]
	Tim2_Handle.Init.Period = 1000; //period_us - période choisie en us : Min = 1us, Max = 65535 us
 8002236:	4b10      	ldr	r3, [pc, #64]	; (8002278 <TIMER2_run_1ms+0x78>)
 8002238:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800223c:	60da      	str	r2, [r3, #12]
	Tim2_Handle.Init.Prescaler = TIM2_3_4_5_6_7_12_13_14_CLK / (1000000) - 1; //divise notre clock de timer par 84 (afin d'augmenter la période maximale)
 800223e:	4b0e      	ldr	r3, [pc, #56]	; (8002278 <TIMER2_run_1ms+0x78>)
 8002240:	2253      	movs	r2, #83	; 0x53
 8002242:	605a      	str	r2, [r3, #4]
	Tim2_Handle.Init.ClockDivision = 0;
 8002244:	4b0c      	ldr	r3, [pc, #48]	; (8002278 <TIMER2_run_1ms+0x78>)
 8002246:	2200      	movs	r2, #0
 8002248:	611a      	str	r2, [r3, #16]
	Tim2_Handle.Init.CounterMode = TIM_COUNTERMODE_UP;
 800224a:	4b0b      	ldr	r3, [pc, #44]	; (8002278 <TIMER2_run_1ms+0x78>)
 800224c:	2200      	movs	r2, #0
 800224e:	609a      	str	r2, [r3, #8]

	// On applique les paramètres d'initialisation
	HAL_TIM_Base_Init(&Tim2_Handle);
 8002250:	4809      	ldr	r0, [pc, #36]	; (8002278 <TIMER2_run_1ms+0x78>)
 8002252:	f008 ff3a 	bl	800b0ca <HAL_TIM_Base_Init>

	// On autorise les interruptions
	HAL_TIM_Base_Start_IT(&Tim2_Handle);
 8002256:	4808      	ldr	r0, [pc, #32]	; (8002278 <TIMER2_run_1ms+0x78>)
 8002258:	f008 ff6b 	bl	800b132 <HAL_TIM_Base_Start_IT>

	// On lance le timer2
	__HAL_TIM_ENABLE(&Tim2_Handle);
 800225c:	4b06      	ldr	r3, [pc, #24]	; (8002278 <TIMER2_run_1ms+0x78>)
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	681a      	ldr	r2, [r3, #0]
 8002262:	4b05      	ldr	r3, [pc, #20]	; (8002278 <TIMER2_run_1ms+0x78>)
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	f042 0201 	orr.w	r2, r2, #1
 800226a:	601a      	str	r2, [r3, #0]
}
 800226c:	bf00      	nop
 800226e:	3708      	adds	r7, #8
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40023800 	.word	0x40023800
 8002278:	2000990c 	.word	0x2000990c

0800227c <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	4603      	mov	r3, r0
 8002284:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 8002286:	79fb      	ldrb	r3, [r7, #7]
 8002288:	f003 031f 	and.w	r3, r3, #31
 800228c:	2201      	movs	r2, #1
 800228e:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 8002292:	4a05      	ldr	r2, [pc, #20]	; (80022a8 <NVIC_EnableIRQ+0x2c>)
 8002294:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002298:	095b      	lsrs	r3, r3, #5
 800229a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800229e:	bf00      	nop
 80022a0:	370c      	adds	r7, #12
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	e000e100 	.word	0xe000e100

080022ac <NVIC_DisableIRQ>:

	 The function disables a device-specific interrupt in the NVIC interrupt controller.

	 \param [in]      IRQn  External interrupt number. Value cannot be negative.
	 */
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 80022ac:	b480      	push	{r7}
 80022ae:	b083      	sub	sp, #12
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	4603      	mov	r3, r0
 80022b4:	71fb      	strb	r3, [r7, #7]
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 80022b6:	79fb      	ldrb	r3, [r7, #7]
 80022b8:	f003 031f 	and.w	r3, r3, #31
 80022bc:	2201      	movs	r2, #1
 80022be:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 80022c2:	4a06      	ldr	r2, [pc, #24]	; (80022dc <NVIC_DisableIRQ+0x30>)
 80022c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022c8:	095b      	lsrs	r3, r3, #5
 80022ca:	3320      	adds	r3, #32
 80022cc:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bc80      	pop	{r7}
 80022d8:	4770      	bx	lr
 80022da:	bf00      	nop
 80022dc:	e000e100 	.word	0xe000e100

080022e0 <UART_init>:
 * 				UART5  : Rx=PD2 et Tx=PC12, 	init des horloges des GPIOC et D et de l'UART5.
 * 				USART6 : Rx=PC7 et Tx=PC6, 		init des horloges du GPIOC et de l'USART6.
 * 				La gestion des envois et reception se fait en interruption.
 *
 */
void UART_init(uart_id_e uart_id, uint32_t baudrate) {
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	4603      	mov	r3, r0
 80022e8:	6039      	str	r1, [r7, #0]
 80022ea:	71fb      	strb	r3, [r7, #7]
	assert(baudrate > 1000);
 80022ec:	683b      	ldr	r3, [r7, #0]
 80022ee:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80022f2:	d805      	bhi.n	8002300 <UART_init+0x20>
 80022f4:	4b3e      	ldr	r3, [pc, #248]	; (80023f0 <UART_init+0x110>)
 80022f6:	4a3f      	ldr	r2, [pc, #252]	; (80023f4 <UART_init+0x114>)
 80022f8:	215f      	movs	r1, #95	; 0x5f
 80022fa:	483f      	ldr	r0, [pc, #252]	; (80023f8 <UART_init+0x118>)
 80022fc:	f009 fd62 	bl	800bdc4 <__assert_func>
	assert(uart_id < UART_ID_NB);
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	2b05      	cmp	r3, #5
 8002304:	d905      	bls.n	8002312 <UART_init+0x32>
 8002306:	4b3d      	ldr	r3, [pc, #244]	; (80023fc <UART_init+0x11c>)
 8002308:	4a3a      	ldr	r2, [pc, #232]	; (80023f4 <UART_init+0x114>)
 800230a:	2160      	movs	r1, #96	; 0x60
 800230c:	483a      	ldr	r0, [pc, #232]	; (80023f8 <UART_init+0x118>)
 800230e:	f009 fd59 	bl	800bdc4 <__assert_func>

	buffer_rx_read_index[uart_id] = 0;
 8002312:	79fb      	ldrb	r3, [r7, #7]
 8002314:	4a3a      	ldr	r2, [pc, #232]	; (8002400 <UART_init+0x120>)
 8002316:	2100      	movs	r1, #0
 8002318:	54d1      	strb	r1, [r2, r3]
	buffer_rx_write_index[uart_id] = 0;
 800231a:	79fb      	ldrb	r3, [r7, #7]
 800231c:	4a39      	ldr	r2, [pc, #228]	; (8002404 <UART_init+0x124>)
 800231e:	2100      	movs	r1, #0
 8002320:	54d1      	strb	r1, [r2, r3]
	buffer_rx_data_ready[uart_id] = FALSE;
 8002322:	79fb      	ldrb	r3, [r7, #7]
 8002324:	4a38      	ldr	r2, [pc, #224]	; (8002408 <UART_init+0x128>)
 8002326:	2100      	movs	r1, #0
 8002328:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	 - Hardware flow control disabled (RTS and CTS signals)
	 - Receive and transmit enabled
	 - OverSampling: enable
	 */
	UART_HandleStructure[uart_id].Instance =
			(USART_TypeDef*) instance_array[uart_id];
 800232c:	79fa      	ldrb	r2, [r7, #7]
	UART_HandleStructure[uart_id].Instance =
 800232e:	79fb      	ldrb	r3, [r7, #7]
			(USART_TypeDef*) instance_array[uart_id];
 8002330:	4936      	ldr	r1, [pc, #216]	; (800240c <UART_init+0x12c>)
 8002332:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
	UART_HandleStructure[uart_id].Instance =
 8002336:	4936      	ldr	r1, [pc, #216]	; (8002410 <UART_init+0x130>)
 8002338:	019b      	lsls	r3, r3, #6
 800233a:	440b      	add	r3, r1
 800233c:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.BaudRate = baudrate;
 800233e:	79fb      	ldrb	r3, [r7, #7]
 8002340:	4a33      	ldr	r2, [pc, #204]	; (8002410 <UART_init+0x130>)
 8002342:	019b      	lsls	r3, r3, #6
 8002344:	4413      	add	r3, r2
 8002346:	3304      	adds	r3, #4
 8002348:	683a      	ldr	r2, [r7, #0]
 800234a:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.WordLength = UART_WORDLENGTH_8B;	//
 800234c:	79fb      	ldrb	r3, [r7, #7]
 800234e:	4a30      	ldr	r2, [pc, #192]	; (8002410 <UART_init+0x130>)
 8002350:	019b      	lsls	r3, r3, #6
 8002352:	4413      	add	r3, r2
 8002354:	3308      	adds	r3, #8
 8002356:	2200      	movs	r2, #0
 8002358:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.StopBits = UART_STOPBITS_1;	//
 800235a:	79fb      	ldrb	r3, [r7, #7]
 800235c:	4a2c      	ldr	r2, [pc, #176]	; (8002410 <UART_init+0x130>)
 800235e:	019b      	lsls	r3, r3, #6
 8002360:	4413      	add	r3, r2
 8002362:	330c      	adds	r3, #12
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Parity = UART_PARITY_NONE;	//
 8002368:	79fb      	ldrb	r3, [r7, #7]
 800236a:	4a29      	ldr	r2, [pc, #164]	; (8002410 <UART_init+0x130>)
 800236c:	019b      	lsls	r3, r3, #6
 800236e:	4413      	add	r3, r2
 8002370:	3310      	adds	r3, #16
 8002372:	2200      	movs	r2, #0
 8002374:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.HwFlowCtl = UART_HWCONTROL_NONE;	//
 8002376:	79fb      	ldrb	r3, [r7, #7]
 8002378:	4a25      	ldr	r2, [pc, #148]	; (8002410 <UART_init+0x130>)
 800237a:	019b      	lsls	r3, r3, #6
 800237c:	4413      	add	r3, r2
 800237e:	3318      	adds	r3, #24
 8002380:	2200      	movs	r2, #0
 8002382:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.Mode = UART_MODE_TX_RX;	//
 8002384:	79fb      	ldrb	r3, [r7, #7]
 8002386:	4a22      	ldr	r2, [pc, #136]	; (8002410 <UART_init+0x130>)
 8002388:	019b      	lsls	r3, r3, #6
 800238a:	4413      	add	r3, r2
 800238c:	3314      	adds	r3, #20
 800238e:	220c      	movs	r2, #12
 8002390:	601a      	str	r2, [r3, #0]
	UART_HandleStructure[uart_id].Init.OverSampling = UART_OVERSAMPLING_8;	//
 8002392:	79fb      	ldrb	r3, [r7, #7]
 8002394:	4a1e      	ldr	r2, [pc, #120]	; (8002410 <UART_init+0x130>)
 8002396:	019b      	lsls	r3, r3, #6
 8002398:	4413      	add	r3, r2
 800239a:	331c      	adds	r3, #28
 800239c:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80023a0:	601a      	str	r2, [r3, #0]

	/*On applique les parametres d'initialisation ci-dessus */
	HAL_UART_Init(&UART_HandleStructure[uart_id]);
 80023a2:	79fb      	ldrb	r3, [r7, #7]
 80023a4:	019b      	lsls	r3, r3, #6
 80023a6:	4a1a      	ldr	r2, [pc, #104]	; (8002410 <UART_init+0x130>)
 80023a8:	4413      	add	r3, r2
 80023aa:	4618      	mov	r0, r3
 80023ac:	f008 ff84 	bl	800b2b8 <HAL_UART_Init>

	/*Activation de l'UART */
	__HAL_UART_ENABLE(&UART_HandleStructure[uart_id]);
 80023b0:	79fb      	ldrb	r3, [r7, #7]
 80023b2:	4a17      	ldr	r2, [pc, #92]	; (8002410 <UART_init+0x130>)
 80023b4:	019b      	lsls	r3, r3, #6
 80023b6:	4413      	add	r3, r2
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	68da      	ldr	r2, [r3, #12]
 80023bc:	79fb      	ldrb	r3, [r7, #7]
 80023be:	4914      	ldr	r1, [pc, #80]	; (8002410 <UART_init+0x130>)
 80023c0:	019b      	lsls	r3, r3, #6
 80023c2:	440b      	add	r3, r1
 80023c4:	681b      	ldr	r3, [r3, #0]
 80023c6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023ca:	60da      	str	r2, [r3, #12]

	// On fixe les priorités des interruptions de usart6 PreemptionPriority = 0, SubPriority = 1 et on autorise les interruptions
	HAL_NVIC_SetPriority(nvic_irq_array[uart_id], 0, 1);
 80023cc:	79fb      	ldrb	r3, [r7, #7]
 80023ce:	4a11      	ldr	r2, [pc, #68]	; (8002414 <UART_init+0x134>)
 80023d0:	56d3      	ldrsb	r3, [r2, r3]
 80023d2:	2201      	movs	r2, #1
 80023d4:	2100      	movs	r1, #0
 80023d6:	4618      	mov	r0, r3
 80023d8:	f002 f943 	bl	8004662 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80023dc:	79fb      	ldrb	r3, [r7, #7]
 80023de:	4a0d      	ldr	r2, [pc, #52]	; (8002414 <UART_init+0x134>)
 80023e0:	56d3      	ldrsb	r3, [r2, r3]
 80023e2:	4618      	mov	r0, r3
 80023e4:	f002 f959 	bl	800469a <HAL_NVIC_EnableIRQ>
	//HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],&buffer_rx[uart_id][buffer_rx_write_index[uart_id]],1);	//Activation de la réception d'un caractère
}
 80023e8:	bf00      	nop
 80023ea:	3708      	adds	r7, #8
 80023ec:	46bd      	mov	sp, r7
 80023ee:	bd80      	pop	{r7, pc}
 80023f0:	0800dae0 	.word	0x0800dae0
 80023f4:	0800db24 	.word	0x0800db24
 80023f8:	0800daf0 	.word	0x0800daf0
 80023fc:	0800db0c 	.word	0x0800db0c
 8002400:	20009dd0 	.word	0x20009dd0
 8002404:	20009dc8 	.word	0x20009dc8
 8002408:	20009dd8 	.word	0x20009dd8
 800240c:	2000001c 	.word	0x2000001c
 8002410:	20009948 	.word	0x20009948
 8002414:	0800dad8 	.word	0x0800dad8

08002418 <UART_data_ready>:

/*
 * Retourne VRAI si un ou des caractères sont disponibles dans le buffer.
 * Retourne FAUX si aucun caractère n'est disponible dans le buffer (le buffer est vide)
 */
bool_e UART_data_ready(uart_id_e uart_id) {
 8002418:	b580      	push	{r7, lr}
 800241a:	b082      	sub	sp, #8
 800241c:	af00      	add	r7, sp, #0
 800241e:	4603      	mov	r3, r0
 8002420:	71fb      	strb	r3, [r7, #7]
	assert(uart_id < UART_ID_NB);
 8002422:	79fb      	ldrb	r3, [r7, #7]
 8002424:	2b05      	cmp	r3, #5
 8002426:	d905      	bls.n	8002434 <UART_data_ready+0x1c>
 8002428:	4b06      	ldr	r3, [pc, #24]	; (8002444 <UART_data_ready+0x2c>)
 800242a:	4a07      	ldr	r2, [pc, #28]	; (8002448 <UART_data_ready+0x30>)
 800242c:	218e      	movs	r1, #142	; 0x8e
 800242e:	4807      	ldr	r0, [pc, #28]	; (800244c <UART_data_ready+0x34>)
 8002430:	f009 fcc8 	bl	800bdc4 <__assert_func>
	return buffer_rx_data_ready[uart_id];
 8002434:	79fb      	ldrb	r3, [r7, #7]
 8002436:	4a06      	ldr	r2, [pc, #24]	; (8002450 <UART_data_ready+0x38>)
 8002438:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
}
 800243c:	4618      	mov	r0, r3
 800243e:	3708      	adds	r7, #8
 8002440:	46bd      	mov	sp, r7
 8002442:	bd80      	pop	{r7, pc}
 8002444:	0800db0c 	.word	0x0800db0c
 8002448:	0800db3c 	.word	0x0800db3c
 800244c:	0800daf0 	.word	0x0800daf0
 8002450:	20009dd8 	.word	0x20009dd8

08002454 <UART_get_next_byte>:

/*
 * @ret Retourne le prochain caractère reçu. Ou 0 si rien n'a été reçu.
 * @post 	Le caractère renvoyé par cette fonction ne sera plus renvoyé.
 */
uint8_t UART_get_next_byte(uart_id_e uart_id) {
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	4603      	mov	r3, r0
 800245c:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	assert(uart_id < UART_ID_NB);
 800245e:	79fb      	ldrb	r3, [r7, #7]
 8002460:	2b05      	cmp	r3, #5
 8002462:	d905      	bls.n	8002470 <UART_get_next_byte+0x1c>
 8002464:	4b22      	ldr	r3, [pc, #136]	; (80024f0 <UART_get_next_byte+0x9c>)
 8002466:	4a23      	ldr	r2, [pc, #140]	; (80024f4 <UART_get_next_byte+0xa0>)
 8002468:	2198      	movs	r1, #152	; 0x98
 800246a:	4823      	ldr	r0, [pc, #140]	; (80024f8 <UART_get_next_byte+0xa4>)
 800246c:	f009 fcaa 	bl	800bdc4 <__assert_func>

	if (!buffer_rx_data_ready[uart_id])	//N'est jamais sensé se produire si l'utilisateur vérifie que UART_data_ready() avant d'appeler UART_get_next_byte()
 8002470:	79fb      	ldrb	r3, [r7, #7]
 8002472:	4a22      	ldr	r2, [pc, #136]	; (80024fc <UART_get_next_byte+0xa8>)
 8002474:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d101      	bne.n	8002480 <UART_get_next_byte+0x2c>
		return 0;
 800247c:	2300      	movs	r3, #0
 800247e:	e033      	b.n	80024e8 <UART_get_next_byte+0x94>

	ret = buffer_rx[uart_id][buffer_rx_read_index[uart_id]];
 8002480:	79fb      	ldrb	r3, [r7, #7]
 8002482:	79fa      	ldrb	r2, [r7, #7]
 8002484:	491e      	ldr	r1, [pc, #120]	; (8002500 <UART_get_next_byte+0xac>)
 8002486:	5c8a      	ldrb	r2, [r1, r2]
 8002488:	4611      	mov	r1, r2
 800248a:	4a1e      	ldr	r2, [pc, #120]	; (8002504 <UART_get_next_byte+0xb0>)
 800248c:	01db      	lsls	r3, r3, #7
 800248e:	4413      	add	r3, r2
 8002490:	440b      	add	r3, r1
 8002492:	781b      	ldrb	r3, [r3, #0]
 8002494:	73fb      	strb	r3, [r7, #15]
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 8002496:	79fb      	ldrb	r3, [r7, #7]
 8002498:	4a19      	ldr	r2, [pc, #100]	; (8002500 <UART_get_next_byte+0xac>)
 800249a:	5cd3      	ldrb	r3, [r2, r3]
 800249c:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;
 800249e:	425a      	negs	r2, r3
 80024a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80024a4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80024a8:	bf58      	it	pl
 80024aa:	4253      	negpl	r3, r2
	buffer_rx_read_index[uart_id] = (buffer_rx_read_index[uart_id] + 1)
 80024ac:	79fa      	ldrb	r2, [r7, #7]
 80024ae:	b2d9      	uxtb	r1, r3
 80024b0:	4b13      	ldr	r3, [pc, #76]	; (8002500 <UART_get_next_byte+0xac>)
 80024b2:	5499      	strb	r1, [r3, r2]

	//Section critique durant laquelle on désactive les interruptions... pour éviter une mauvaise préemption.
	NVIC_DisableIRQ(nvic_irq_array[uart_id]);
 80024b4:	79fb      	ldrb	r3, [r7, #7]
 80024b6:	4a14      	ldr	r2, [pc, #80]	; (8002508 <UART_get_next_byte+0xb4>)
 80024b8:	56d3      	ldrsb	r3, [r2, r3]
 80024ba:	4618      	mov	r0, r3
 80024bc:	f7ff fef6 	bl	80022ac <NVIC_DisableIRQ>
	if (buffer_rx_write_index[uart_id] == buffer_rx_read_index[uart_id])
 80024c0:	79fb      	ldrb	r3, [r7, #7]
 80024c2:	4a12      	ldr	r2, [pc, #72]	; (800250c <UART_get_next_byte+0xb8>)
 80024c4:	5cd2      	ldrb	r2, [r2, r3]
 80024c6:	79fb      	ldrb	r3, [r7, #7]
 80024c8:	490d      	ldr	r1, [pc, #52]	; (8002500 <UART_get_next_byte+0xac>)
 80024ca:	5ccb      	ldrb	r3, [r1, r3]
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d104      	bne.n	80024da <UART_get_next_byte+0x86>
		buffer_rx_data_ready[uart_id] = FALSE;
 80024d0:	79fb      	ldrb	r3, [r7, #7]
 80024d2:	4a0a      	ldr	r2, [pc, #40]	; (80024fc <UART_get_next_byte+0xa8>)
 80024d4:	2100      	movs	r1, #0
 80024d6:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	NVIC_EnableIRQ(nvic_irq_array[uart_id]);
 80024da:	79fb      	ldrb	r3, [r7, #7]
 80024dc:	4a0a      	ldr	r2, [pc, #40]	; (8002508 <UART_get_next_byte+0xb4>)
 80024de:	56d3      	ldrsb	r3, [r2, r3]
 80024e0:	4618      	mov	r0, r3
 80024e2:	f7ff fecb 	bl	800227c <NVIC_EnableIRQ>
	return ret;
 80024e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80024e8:	4618      	mov	r0, r3
 80024ea:	3710      	adds	r7, #16
 80024ec:	46bd      	mov	sp, r7
 80024ee:	bd80      	pop	{r7, pc}
 80024f0:	0800db0c 	.word	0x0800db0c
 80024f4:	0800db4c 	.word	0x0800db4c
 80024f8:	0800daf0 	.word	0x0800daf0
 80024fc:	20009dd8 	.word	0x20009dd8
 8002500:	20009dd0 	.word	0x20009dd0
 8002504:	20009ac8 	.word	0x20009ac8
 8002508:	0800dad8 	.word	0x0800dad8
 800250c:	20009dc8 	.word	0x20009dc8

08002510 <UART_putc>:
 * @brief	Envoi un caractere sur l'USARTx. Fonction BLOCANTE si un caractere est deja en cours d'envoi.
 * @func 	void UART_putc(UART_HandleTypeDef * UART_Handle, char c)
 * @param	c : le caractere a envoyer
 * @param	USARTx : USART1, USART2 ou USART6
 */
void UART_putc(uart_id_e uart_id, uint8_t c) {
 8002510:	b580      	push	{r7, lr}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	4603      	mov	r3, r0
 8002518:	460a      	mov	r2, r1
 800251a:	71fb      	strb	r3, [r7, #7]
 800251c:	4613      	mov	r3, r2
 800251e:	71bb      	strb	r3, [r7, #6]
	HAL_StatusTypeDef state;
	assert(uart_id < UART_ID_NB);
 8002520:	79fb      	ldrb	r3, [r7, #7]
 8002522:	2b05      	cmp	r3, #5
 8002524:	d905      	bls.n	8002532 <UART_putc+0x22>
 8002526:	4b0c      	ldr	r3, [pc, #48]	; (8002558 <UART_putc+0x48>)
 8002528:	4a0c      	ldr	r2, [pc, #48]	; (800255c <UART_putc+0x4c>)
 800252a:	21c1      	movs	r1, #193	; 0xc1
 800252c:	480c      	ldr	r0, [pc, #48]	; (8002560 <UART_putc+0x50>)
 800252e:	f009 fc49 	bl	800bdc4 <__assert_func>
	do {
		state = HAL_UART_Transmit_IT(&UART_HandleStructure[uart_id], &c, 1);
 8002532:	79fb      	ldrb	r3, [r7, #7]
 8002534:	019b      	lsls	r3, r3, #6
 8002536:	4a0b      	ldr	r2, [pc, #44]	; (8002564 <UART_putc+0x54>)
 8002538:	4413      	add	r3, r2
 800253a:	1db9      	adds	r1, r7, #6
 800253c:	2201      	movs	r2, #1
 800253e:	4618      	mov	r0, r3
 8002540:	f008 ff03 	bl	800b34a <HAL_UART_Transmit_IT>
 8002544:	4603      	mov	r3, r0
 8002546:	73fb      	strb	r3, [r7, #15]
	} while (state == HAL_BUSY);
 8002548:	7bfb      	ldrb	r3, [r7, #15]
 800254a:	2b02      	cmp	r3, #2
 800254c:	d0f1      	beq.n	8002532 <UART_putc+0x22>
}
 800254e:	bf00      	nop
 8002550:	bf00      	nop
 8002552:	3710      	adds	r7, #16
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	0800db0c 	.word	0x0800db0c
 800255c:	0800db60 	.word	0x0800db60
 8002560:	0800daf0 	.word	0x0800daf0
 8002564:	20009948 	.word	0x20009948

08002568 <USART1_IRQHandler>:
	}
}

/////////////////  ROUTINES D'INTERRUPTION  //////////////////////////////

void USART1_IRQHandler(void) {
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART1_ID]);
 800256c:	4802      	ldr	r0, [pc, #8]	; (8002578 <USART1_IRQHandler+0x10>)
 800256e:	f008 ffb8 	bl	800b4e2 <HAL_UART_IRQHandler>
}
 8002572:	bf00      	nop
 8002574:	bd80      	pop	{r7, pc}
 8002576:	bf00      	nop
 8002578:	20009948 	.word	0x20009948

0800257c <USART2_IRQHandler>:

void USART2_IRQHandler(void) {
 800257c:	b580      	push	{r7, lr}
 800257e:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART2_ID]);
 8002580:	4802      	ldr	r0, [pc, #8]	; (800258c <USART2_IRQHandler+0x10>)
 8002582:	f008 ffae 	bl	800b4e2 <HAL_UART_IRQHandler>
}
 8002586:	bf00      	nop
 8002588:	bd80      	pop	{r7, pc}
 800258a:	bf00      	nop
 800258c:	20009988 	.word	0x20009988

08002590 <USART3_IRQHandler>:

void USART3_IRQHandler(void) {
 8002590:	b580      	push	{r7, lr}
 8002592:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART3_ID]);
 8002594:	4802      	ldr	r0, [pc, #8]	; (80025a0 <USART3_IRQHandler+0x10>)
 8002596:	f008 ffa4 	bl	800b4e2 <HAL_UART_IRQHandler>
}
 800259a:	bf00      	nop
 800259c:	bd80      	pop	{r7, pc}
 800259e:	bf00      	nop
 80025a0:	200099c8 	.word	0x200099c8

080025a4 <UART4_IRQHandler>:

void UART4_IRQHandler(void) {
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART4_ID]);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <UART4_IRQHandler+0x10>)
 80025aa:	f008 ff9a 	bl	800b4e2 <HAL_UART_IRQHandler>
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	20009a08 	.word	0x20009a08

080025b8 <UART5_IRQHandler>:

void UART5_IRQHandler(void) {
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART5_ID]);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <UART5_IRQHandler+0x10>)
 80025be:	f008 ff90 	bl	800b4e2 <HAL_UART_IRQHandler>
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	20009a48 	.word	0x20009a48

080025cc <USART6_IRQHandler>:

void USART6_IRQHandler(void) {
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
	HAL_UART_IRQHandler(&UART_HandleStructure[UART6_ID]);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <USART6_IRQHandler+0x10>)
 80025d2:	f008 ff86 	bl	800b4e2 <HAL_UART_IRQHandler>
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20009a88 	.word	0x20009a88

080025e0 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	6078      	str	r0, [r7, #4]
	uint8_t uart_id;
	if (huart->Instance == USART1)
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4a2a      	ldr	r2, [pc, #168]	; (8002698 <HAL_UART_RxCpltCallback+0xb8>)
 80025ee:	4293      	cmp	r3, r2
 80025f0:	d102      	bne.n	80025f8 <HAL_UART_RxCpltCallback+0x18>
		uart_id = UART1_ID;
 80025f2:	2300      	movs	r3, #0
 80025f4:	73fb      	strb	r3, [r7, #15]
 80025f6:	e026      	b.n	8002646 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART2)
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	4a27      	ldr	r2, [pc, #156]	; (800269c <HAL_UART_RxCpltCallback+0xbc>)
 80025fe:	4293      	cmp	r3, r2
 8002600:	d102      	bne.n	8002608 <HAL_UART_RxCpltCallback+0x28>
		uart_id = UART2_ID;
 8002602:	2301      	movs	r3, #1
 8002604:	73fb      	strb	r3, [r7, #15]
 8002606:	e01e      	b.n	8002646 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART3)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4a24      	ldr	r2, [pc, #144]	; (80026a0 <HAL_UART_RxCpltCallback+0xc0>)
 800260e:	4293      	cmp	r3, r2
 8002610:	d102      	bne.n	8002618 <HAL_UART_RxCpltCallback+0x38>
		uart_id = UART3_ID;
 8002612:	2302      	movs	r3, #2
 8002614:	73fb      	strb	r3, [r7, #15]
 8002616:	e016      	b.n	8002646 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART4)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a21      	ldr	r2, [pc, #132]	; (80026a4 <HAL_UART_RxCpltCallback+0xc4>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d102      	bne.n	8002628 <HAL_UART_RxCpltCallback+0x48>
		uart_id = UART4_ID;
 8002622:	2303      	movs	r3, #3
 8002624:	73fb      	strb	r3, [r7, #15]
 8002626:	e00e      	b.n	8002646 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == UART5)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a1e      	ldr	r2, [pc, #120]	; (80026a8 <HAL_UART_RxCpltCallback+0xc8>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d102      	bne.n	8002638 <HAL_UART_RxCpltCallback+0x58>
		uart_id = UART5_ID;
 8002632:	2304      	movs	r3, #4
 8002634:	73fb      	strb	r3, [r7, #15]
 8002636:	e006      	b.n	8002646 <HAL_UART_RxCpltCallback+0x66>
	else if (huart->Instance == USART6)
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4a1b      	ldr	r2, [pc, #108]	; (80026ac <HAL_UART_RxCpltCallback+0xcc>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d126      	bne.n	8002690 <HAL_UART_RxCpltCallback+0xb0>
		uart_id = UART6_ID;
 8002642:	2305      	movs	r3, #5
 8002644:	73fb      	strb	r3, [r7, #15]
	else
		return;

	buffer_rx_data_ready[uart_id] = TRUE;//Le buffer n'est pas (ou plus) vide.
 8002646:	7bfb      	ldrb	r3, [r7, #15]
 8002648:	4a19      	ldr	r2, [pc, #100]	; (80026b0 <HAL_UART_RxCpltCallback+0xd0>)
 800264a:	2101      	movs	r1, #1
 800264c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 8002650:	7bfb      	ldrb	r3, [r7, #15]
 8002652:	4a18      	ldr	r2, [pc, #96]	; (80026b4 <HAL_UART_RxCpltCallback+0xd4>)
 8002654:	5cd3      	ldrb	r3, [r2, r3]
 8002656:	3301      	adds	r3, #1
			% BUFFER_RX_SIZE;				//Déplacement pointeur en écriture
 8002658:	425a      	negs	r2, r3
 800265a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800265e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8002662:	bf58      	it	pl
 8002664:	4253      	negpl	r3, r2
	buffer_rx_write_index[uart_id] = (buffer_rx_write_index[uart_id] + 1)
 8002666:	7bfa      	ldrb	r2, [r7, #15]
 8002668:	b2d9      	uxtb	r1, r3
 800266a:	4b12      	ldr	r3, [pc, #72]	; (80026b4 <HAL_UART_RxCpltCallback+0xd4>)
 800266c:	5499      	strb	r1, [r3, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 800266e:	7bfb      	ldrb	r3, [r7, #15]
 8002670:	019b      	lsls	r3, r3, #6
 8002672:	4a11      	ldr	r2, [pc, #68]	; (80026b8 <HAL_UART_RxCpltCallback+0xd8>)
 8002674:	1898      	adds	r0, r3, r2
			&buffer_rx[uart_id][buffer_rx_write_index[uart_id]], 1);//Réactivation de la réception d'un caractère
 8002676:	7bfb      	ldrb	r3, [r7, #15]
 8002678:	7bfa      	ldrb	r2, [r7, #15]
 800267a:	490e      	ldr	r1, [pc, #56]	; (80026b4 <HAL_UART_RxCpltCallback+0xd4>)
 800267c:	5c8a      	ldrb	r2, [r1, r2]
	HAL_UART_Receive_IT(&UART_HandleStructure[uart_id],
 800267e:	01db      	lsls	r3, r3, #7
 8002680:	4413      	add	r3, r2
 8002682:	4a0e      	ldr	r2, [pc, #56]	; (80026bc <HAL_UART_RxCpltCallback+0xdc>)
 8002684:	4413      	add	r3, r2
 8002686:	2201      	movs	r2, #1
 8002688:	4619      	mov	r1, r3
 800268a:	f008 fec4 	bl	800b416 <HAL_UART_Receive_IT>
 800268e:	e000      	b.n	8002692 <HAL_UART_RxCpltCallback+0xb2>
		return;
 8002690:	bf00      	nop
}
 8002692:	3710      	adds	r7, #16
 8002694:	46bd      	mov	sp, r7
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40011000 	.word	0x40011000
 800269c:	40004400 	.word	0x40004400
 80026a0:	40004800 	.word	0x40004800
 80026a4:	40004c00 	.word	0x40004c00
 80026a8:	40005000 	.word	0x40005000
 80026ac:	40011400 	.word	0x40011400
 80026b0:	20009dd8 	.word	0x20009dd8
 80026b4:	20009dc8 	.word	0x20009dc8
 80026b8:	20009948 	.word	0x20009948
 80026bc:	20009ac8 	.word	0x20009ac8

080026c0 <HAL_UART_MspInit>:
//Callback called by hal_uart
/*Selon l'instance de l'UART, on defini les broches qui vont bien (voir la doc)*/
/* Remarque : pour la plupart des UART, plusieurs combinaisons de broches sont disponible. En cas de besoin, cette fonction peut être modifiée.
 * -> consultez le classeur Ports_STM32F4.
 */
void HAL_UART_MspInit(UART_HandleTypeDef *huart) {
 80026c0:	b580      	push	{r7, lr}
 80026c2:	b092      	sub	sp, #72	; 0x48
 80026c4:	af02      	add	r7, sp, #8
 80026c6:	6078      	str	r0, [r7, #4]

	if (huart->Instance == USART1) {
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	4a9e      	ldr	r2, [pc, #632]	; (8002948 <HAL_UART_MspInit+0x288>)
 80026ce:	4293      	cmp	r3, r2
 80026d0:	d12c      	bne.n	800272c <HAL_UART_MspInit+0x6c>
		__HAL_RCC_GPIOB_CLK_ENABLE();		//Horloge des broches a utiliser
 80026d2:	4b9e      	ldr	r3, [pc, #632]	; (800294c <HAL_UART_MspInit+0x28c>)
 80026d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026d6:	4a9d      	ldr	r2, [pc, #628]	; (800294c <HAL_UART_MspInit+0x28c>)
 80026d8:	f043 0302 	orr.w	r3, r3, #2
 80026dc:	6313      	str	r3, [r2, #48]	; 0x30
 80026de:	4b9b      	ldr	r3, [pc, #620]	; (800294c <HAL_UART_MspInit+0x28c>)
 80026e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026e2:	f003 0302 	and.w	r3, r3, #2
 80026e6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80026e8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80026ea:	2307      	movs	r3, #7
 80026ec:	9301      	str	r3, [sp, #4]
 80026ee:	2302      	movs	r3, #2
 80026f0:	9300      	str	r3, [sp, #0]
 80026f2:	2301      	movs	r3, #1
 80026f4:	2202      	movs	r2, #2
 80026f6:	2140      	movs	r1, #64	; 0x40
 80026f8:	4895      	ldr	r0, [pc, #596]	; (8002950 <HAL_UART_MspInit+0x290>)
 80026fa:	f7ff f881 	bl	8001800 <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOB, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80026fe:	2307      	movs	r3, #7
 8002700:	9301      	str	r3, [sp, #4]
 8002702:	2302      	movs	r3, #2
 8002704:	9300      	str	r3, [sp, #0]
 8002706:	2301      	movs	r3, #1
 8002708:	2202      	movs	r2, #2
 800270a:	2180      	movs	r1, #128	; 0x80
 800270c:	4890      	ldr	r0, [pc, #576]	; (8002950 <HAL_UART_MspInit+0x290>)
 800270e:	f7ff f877 	bl	8001800 <BSP_GPIO_PinCfg>
				GPIO_SPEED_FAST, GPIO_AF7_USART1); //Configure Rx as AF
		__HAL_RCC_USART1_CLK_ENABLE();		//Horloge du peripherique UART
 8002712:	4b8e      	ldr	r3, [pc, #568]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002714:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002716:	4a8d      	ldr	r2, [pc, #564]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002718:	f043 0310 	orr.w	r3, r3, #16
 800271c:	6453      	str	r3, [r2, #68]	; 0x44
 800271e:	4b8b      	ldr	r3, [pc, #556]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002720:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002722:	f003 0310 	and.w	r3, r3, #16
 8002726:	63bb      	str	r3, [r7, #56]	; 0x38
 8002728:	6bbb      	ldr	r3, [r7, #56]	; 0x38
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Tx as AF
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
				GPIO_SPEED_FAST, GPIO_AF8_USART6); //Configure Rx as AF
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
	}
}
 800272a:	e109      	b.n	8002940 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART2) {
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a88      	ldr	r2, [pc, #544]	; (8002954 <HAL_UART_MspInit+0x294>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d12c      	bne.n	8002790 <HAL_UART_MspInit+0xd0>
		__HAL_RCC_GPIOA_CLK_ENABLE();		//Horloge des broches a utiliser
 8002736:	4b85      	ldr	r3, [pc, #532]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273a:	4a84      	ldr	r2, [pc, #528]	; (800294c <HAL_UART_MspInit+0x28c>)
 800273c:	f043 0301 	orr.w	r3, r3, #1
 8002740:	6313      	str	r3, [r2, #48]	; 0x30
 8002742:	4b82      	ldr	r3, [pc, #520]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002746:	f003 0301 	and.w	r3, r3, #1
 800274a:	637b      	str	r3, [r7, #52]	; 0x34
 800274c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800274e:	2307      	movs	r3, #7
 8002750:	9301      	str	r3, [sp, #4]
 8002752:	2302      	movs	r3, #2
 8002754:	9300      	str	r3, [sp, #0]
 8002756:	2301      	movs	r3, #1
 8002758:	2202      	movs	r2, #2
 800275a:	2104      	movs	r1, #4
 800275c:	487e      	ldr	r0, [pc, #504]	; (8002958 <HAL_UART_MspInit+0x298>)
 800275e:	f7ff f84f 	bl	8001800 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOA, GPIO_PIN_3, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002762:	2307      	movs	r3, #7
 8002764:	9301      	str	r3, [sp, #4]
 8002766:	2302      	movs	r3, #2
 8002768:	9300      	str	r3, [sp, #0]
 800276a:	2301      	movs	r3, #1
 800276c:	2202      	movs	r2, #2
 800276e:	2108      	movs	r1, #8
 8002770:	4879      	ldr	r0, [pc, #484]	; (8002958 <HAL_UART_MspInit+0x298>)
 8002772:	f7ff f845 	bl	8001800 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART2_CLK_ENABLE();		//Horloge du peripherique UART
 8002776:	4b75      	ldr	r3, [pc, #468]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	4a74      	ldr	r2, [pc, #464]	; (800294c <HAL_UART_MspInit+0x28c>)
 800277c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002780:	6413      	str	r3, [r2, #64]	; 0x40
 8002782:	4b72      	ldr	r3, [pc, #456]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002786:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800278a:	633b      	str	r3, [r7, #48]	; 0x30
 800278c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 800278e:	e0d7      	b.n	8002940 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART3) {
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	681b      	ldr	r3, [r3, #0]
 8002794:	4a71      	ldr	r2, [pc, #452]	; (800295c <HAL_UART_MspInit+0x29c>)
 8002796:	4293      	cmp	r3, r2
 8002798:	d12e      	bne.n	80027f8 <HAL_UART_MspInit+0x138>
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 800279a:	4b6c      	ldr	r3, [pc, #432]	; (800294c <HAL_UART_MspInit+0x28c>)
 800279c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800279e:	4a6b      	ldr	r2, [pc, #428]	; (800294c <HAL_UART_MspInit+0x28c>)
 80027a0:	f043 0308 	orr.w	r3, r3, #8
 80027a4:	6313      	str	r3, [r2, #48]	; 0x30
 80027a6:	4b69      	ldr	r3, [pc, #420]	; (800294c <HAL_UART_MspInit+0x28c>)
 80027a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027aa:	f003 0308 	and.w	r3, r3, #8
 80027ae:	62fb      	str	r3, [r7, #44]	; 0x2c
 80027b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_8, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80027b2:	2307      	movs	r3, #7
 80027b4:	9301      	str	r3, [sp, #4]
 80027b6:	2302      	movs	r3, #2
 80027b8:	9300      	str	r3, [sp, #0]
 80027ba:	2301      	movs	r3, #1
 80027bc:	2202      	movs	r2, #2
 80027be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80027c2:	4867      	ldr	r0, [pc, #412]	; (8002960 <HAL_UART_MspInit+0x2a0>)
 80027c4:	f7ff f81c 	bl	8001800 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_9, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80027c8:	2307      	movs	r3, #7
 80027ca:	9301      	str	r3, [sp, #4]
 80027cc:	2302      	movs	r3, #2
 80027ce:	9300      	str	r3, [sp, #0]
 80027d0:	2301      	movs	r3, #1
 80027d2:	2202      	movs	r2, #2
 80027d4:	f44f 7100 	mov.w	r1, #512	; 0x200
 80027d8:	4861      	ldr	r0, [pc, #388]	; (8002960 <HAL_UART_MspInit+0x2a0>)
 80027da:	f7ff f811 	bl	8001800 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART3_CLK_ENABLE();		//Horloge du peripherique UART
 80027de:	4b5b      	ldr	r3, [pc, #364]	; (800294c <HAL_UART_MspInit+0x28c>)
 80027e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027e2:	4a5a      	ldr	r2, [pc, #360]	; (800294c <HAL_UART_MspInit+0x28c>)
 80027e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80027e8:	6413      	str	r3, [r2, #64]	; 0x40
 80027ea:	4b58      	ldr	r3, [pc, #352]	; (800294c <HAL_UART_MspInit+0x28c>)
 80027ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80027f2:	62bb      	str	r3, [r7, #40]	; 0x28
 80027f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 80027f6:	e0a3      	b.n	8002940 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART4) {
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a59      	ldr	r2, [pc, #356]	; (8002964 <HAL_UART_MspInit+0x2a4>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d12e      	bne.n	8002860 <HAL_UART_MspInit+0x1a0>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 8002802:	4b52      	ldr	r3, [pc, #328]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002804:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002806:	4a51      	ldr	r2, [pc, #324]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002808:	f043 0304 	orr.w	r3, r3, #4
 800280c:	6313      	str	r3, [r2, #48]	; 0x30
 800280e:	4b4f      	ldr	r3, [pc, #316]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002812:	f003 0304 	and.w	r3, r3, #4
 8002816:	627b      	str	r3, [r7, #36]	; 0x24
 8002818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_10, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800281a:	2307      	movs	r3, #7
 800281c:	9301      	str	r3, [sp, #4]
 800281e:	2302      	movs	r3, #2
 8002820:	9300      	str	r3, [sp, #0]
 8002822:	2301      	movs	r3, #1
 8002824:	2202      	movs	r2, #2
 8002826:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800282a:	484f      	ldr	r0, [pc, #316]	; (8002968 <HAL_UART_MspInit+0x2a8>)
 800282c:	f7fe ffe8 	bl	8001800 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_11, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002830:	2307      	movs	r3, #7
 8002832:	9301      	str	r3, [sp, #4]
 8002834:	2302      	movs	r3, #2
 8002836:	9300      	str	r3, [sp, #0]
 8002838:	2301      	movs	r3, #1
 800283a:	2202      	movs	r2, #2
 800283c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002840:	4849      	ldr	r0, [pc, #292]	; (8002968 <HAL_UART_MspInit+0x2a8>)
 8002842:	f7fe ffdd 	bl	8001800 <BSP_GPIO_PinCfg>
		__HAL_RCC_UART4_CLK_ENABLE();		//Horloge du peripherique UART
 8002846:	4b41      	ldr	r3, [pc, #260]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800284a:	4a40      	ldr	r2, [pc, #256]	; (800294c <HAL_UART_MspInit+0x28c>)
 800284c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8002850:	6413      	str	r3, [r2, #64]	; 0x40
 8002852:	4b3e      	ldr	r3, [pc, #248]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002856:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800285a:	623b      	str	r3, [r7, #32]
 800285c:	6a3b      	ldr	r3, [r7, #32]
}
 800285e:	e06f      	b.n	8002940 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == UART5) {
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a41      	ldr	r2, [pc, #260]	; (800296c <HAL_UART_MspInit+0x2ac>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d139      	bne.n	80028de <HAL_UART_MspInit+0x21e>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 800286a:	4b38      	ldr	r3, [pc, #224]	; (800294c <HAL_UART_MspInit+0x28c>)
 800286c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800286e:	4a37      	ldr	r2, [pc, #220]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002870:	f043 0304 	orr.w	r3, r3, #4
 8002874:	6313      	str	r3, [r2, #48]	; 0x30
 8002876:	4b35      	ldr	r3, [pc, #212]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287a:	f003 0304 	and.w	r3, r3, #4
 800287e:	61fb      	str	r3, [r7, #28]
 8002880:	69fb      	ldr	r3, [r7, #28]
		__HAL_RCC_GPIOD_CLK_ENABLE();		//Horloge des broches a utiliser
 8002882:	4b32      	ldr	r3, [pc, #200]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002886:	4a31      	ldr	r2, [pc, #196]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002888:	f043 0308 	orr.w	r3, r3, #8
 800288c:	6313      	str	r3, [r2, #48]	; 0x30
 800288e:	4b2f      	ldr	r3, [pc, #188]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002892:	f003 0308 	and.w	r3, r3, #8
 8002896:	61bb      	str	r3, [r7, #24]
 8002898:	69bb      	ldr	r3, [r7, #24]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_12, GPIO_MODE_AF_PP, GPIO_PULLUP,
 800289a:	2307      	movs	r3, #7
 800289c:	9301      	str	r3, [sp, #4]
 800289e:	2302      	movs	r3, #2
 80028a0:	9300      	str	r3, [sp, #0]
 80028a2:	2301      	movs	r3, #1
 80028a4:	2202      	movs	r2, #2
 80028a6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80028aa:	482f      	ldr	r0, [pc, #188]	; (8002968 <HAL_UART_MspInit+0x2a8>)
 80028ac:	f7fe ffa8 	bl	8001800 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOD, GPIO_PIN_2, GPIO_MODE_AF_PP, GPIO_PULLUP,
 80028b0:	2307      	movs	r3, #7
 80028b2:	9301      	str	r3, [sp, #4]
 80028b4:	2302      	movs	r3, #2
 80028b6:	9300      	str	r3, [sp, #0]
 80028b8:	2301      	movs	r3, #1
 80028ba:	2202      	movs	r2, #2
 80028bc:	2104      	movs	r1, #4
 80028be:	4828      	ldr	r0, [pc, #160]	; (8002960 <HAL_UART_MspInit+0x2a0>)
 80028c0:	f7fe ff9e 	bl	8001800 <BSP_GPIO_PinCfg>
		__HAL_RCC_UART5_CLK_ENABLE();		//Horloge du peripherique UART
 80028c4:	4b21      	ldr	r3, [pc, #132]	; (800294c <HAL_UART_MspInit+0x28c>)
 80028c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028c8:	4a20      	ldr	r2, [pc, #128]	; (800294c <HAL_UART_MspInit+0x28c>)
 80028ca:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80028ce:	6413      	str	r3, [r2, #64]	; 0x40
 80028d0:	4b1e      	ldr	r3, [pc, #120]	; (800294c <HAL_UART_MspInit+0x28c>)
 80028d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028d4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80028d8:	617b      	str	r3, [r7, #20]
 80028da:	697b      	ldr	r3, [r7, #20]
}
 80028dc:	e030      	b.n	8002940 <HAL_UART_MspInit+0x280>
	} else if (huart->Instance == USART6) {
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	4a23      	ldr	r2, [pc, #140]	; (8002970 <HAL_UART_MspInit+0x2b0>)
 80028e4:	4293      	cmp	r3, r2
 80028e6:	d12b      	bne.n	8002940 <HAL_UART_MspInit+0x280>
		__HAL_RCC_GPIOC_CLK_ENABLE();		//Horloge des broches a utiliser
 80028e8:	4b18      	ldr	r3, [pc, #96]	; (800294c <HAL_UART_MspInit+0x28c>)
 80028ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ec:	4a17      	ldr	r2, [pc, #92]	; (800294c <HAL_UART_MspInit+0x28c>)
 80028ee:	f043 0304 	orr.w	r3, r3, #4
 80028f2:	6313      	str	r3, [r2, #48]	; 0x30
 80028f4:	4b15      	ldr	r3, [pc, #84]	; (800294c <HAL_UART_MspInit+0x28c>)
 80028f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028f8:	f003 0304 	and.w	r3, r3, #4
 80028fc:	613b      	str	r3, [r7, #16]
 80028fe:	693b      	ldr	r3, [r7, #16]
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_6, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002900:	2308      	movs	r3, #8
 8002902:	9301      	str	r3, [sp, #4]
 8002904:	2302      	movs	r3, #2
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	2301      	movs	r3, #1
 800290a:	2202      	movs	r2, #2
 800290c:	2140      	movs	r1, #64	; 0x40
 800290e:	4816      	ldr	r0, [pc, #88]	; (8002968 <HAL_UART_MspInit+0x2a8>)
 8002910:	f7fe ff76 	bl	8001800 <BSP_GPIO_PinCfg>
		BSP_GPIO_PinCfg(GPIOC, GPIO_PIN_7, GPIO_MODE_AF_PP, GPIO_PULLUP,
 8002914:	2308      	movs	r3, #8
 8002916:	9301      	str	r3, [sp, #4]
 8002918:	2302      	movs	r3, #2
 800291a:	9300      	str	r3, [sp, #0]
 800291c:	2301      	movs	r3, #1
 800291e:	2202      	movs	r2, #2
 8002920:	2180      	movs	r1, #128	; 0x80
 8002922:	4811      	ldr	r0, [pc, #68]	; (8002968 <HAL_UART_MspInit+0x2a8>)
 8002924:	f7fe ff6c 	bl	8001800 <BSP_GPIO_PinCfg>
		__HAL_RCC_USART6_CLK_ENABLE();		//Horloge du peripherique UART
 8002928:	4b08      	ldr	r3, [pc, #32]	; (800294c <HAL_UART_MspInit+0x28c>)
 800292a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292c:	4a07      	ldr	r2, [pc, #28]	; (800294c <HAL_UART_MspInit+0x28c>)
 800292e:	f043 0320 	orr.w	r3, r3, #32
 8002932:	6453      	str	r3, [r2, #68]	; 0x44
 8002934:	4b05      	ldr	r3, [pc, #20]	; (800294c <HAL_UART_MspInit+0x28c>)
 8002936:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002938:	f003 0320 	and.w	r3, r3, #32
 800293c:	60fb      	str	r3, [r7, #12]
 800293e:	68fb      	ldr	r3, [r7, #12]
}
 8002940:	bf00      	nop
 8002942:	3740      	adds	r7, #64	; 0x40
 8002944:	46bd      	mov	sp, r7
 8002946:	bd80      	pop	{r7, pc}
 8002948:	40011000 	.word	0x40011000
 800294c:	40023800 	.word	0x40023800
 8002950:	40020400 	.word	0x40020400
 8002954:	40004400 	.word	0x40004400
 8002958:	40020000 	.word	0x40020000
 800295c:	40004800 	.word	0x40004800
 8002960:	40020c00 	.word	0x40020c00
 8002964:	40004c00 	.word	0x40004c00
 8002968:	40020800 	.word	0x40020800
 800296c:	40005000 	.word	0x40005000
 8002970:	40011400 	.word	0x40011400

08002974 <Systick_init>:

//Tableau de pointeurs sur fonctions qui doivent être appelées périodiquement (1ms) par l'IT systick.
static callback_fun_t callback_functions[MAX_CALLBACK_FUNCTION_NB];
static bool_e initialized = FALSE;

void Systick_init(void) {
 8002974:	b480      	push	{r7}
 8002976:	b083      	sub	sp, #12
 8002978:	af00      	add	r7, sp, #0
	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 800297a:	2300      	movs	r3, #0
 800297c:	71fb      	strb	r3, [r7, #7]
 800297e:	e007      	b.n	8002990 <Systick_init+0x1c>
		callback_functions[i] = NULL;
 8002980:	79fb      	ldrb	r3, [r7, #7]
 8002982:	4a09      	ldr	r2, [pc, #36]	; (80029a8 <Systick_init+0x34>)
 8002984:	2100      	movs	r1, #0
 8002986:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++)
 800298a:	79fb      	ldrb	r3, [r7, #7]
 800298c:	3301      	adds	r3, #1
 800298e:	71fb      	strb	r3, [r7, #7]
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	2b0f      	cmp	r3, #15
 8002994:	d9f4      	bls.n	8002980 <Systick_init+0xc>
	initialized = TRUE;
 8002996:	4b05      	ldr	r3, [pc, #20]	; (80029ac <Systick_init+0x38>)
 8002998:	2201      	movs	r2, #1
 800299a:	601a      	str	r2, [r3, #0]
}
 800299c:	bf00      	nop
 800299e:	370c      	adds	r7, #12
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bc80      	pop	{r7}
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	20009df0 	.word	0x20009df0
 80029ac:	20009e30 	.word	0x20009e30

080029b0 <SysTick_Handler>:

//Routine d'interruption appelée automatiquement à chaque ms.
void SysTick_Handler(void) {
 80029b0:	b580      	push	{r7, lr}
 80029b2:	b082      	sub	sp, #8
 80029b4:	af00      	add	r7, sp, #0
	//On se doit de faire appel aux deux fonctions de la HAL...
	HAL_IncTick();
 80029b6:	f001 fd37 	bl	8004428 <HAL_IncTick>
	HAL_SYSTICK_IRQHandler();
 80029ba:	f001 fe96 	bl	80046ea <HAL_SYSTICK_IRQHandler>

	if (!initialized)
 80029be:	4b0f      	ldr	r3, [pc, #60]	; (80029fc <SysTick_Handler+0x4c>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d101      	bne.n	80029ca <SysTick_Handler+0x1a>
		Systick_init();
 80029c6:	f7ff ffd5 	bl	8002974 <Systick_init>

	uint8_t i;
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 80029ca:	2300      	movs	r3, #0
 80029cc:	71fb      	strb	r3, [r7, #7]
 80029ce:	e00d      	b.n	80029ec <SysTick_Handler+0x3c>
		if (callback_functions[i])
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	4a0b      	ldr	r2, [pc, #44]	; (8002a00 <SysTick_Handler+0x50>)
 80029d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d004      	beq.n	80029e6 <SysTick_Handler+0x36>
			(*callback_functions[i])();		//Appels des fonctions.
 80029dc:	79fb      	ldrb	r3, [r7, #7]
 80029de:	4a08      	ldr	r2, [pc, #32]	; (8002a00 <SysTick_Handler+0x50>)
 80029e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80029e4:	4798      	blx	r3
	for (i = 0; i < MAX_CALLBACK_FUNCTION_NB; i++) {
 80029e6:	79fb      	ldrb	r3, [r7, #7]
 80029e8:	3301      	adds	r3, #1
 80029ea:	71fb      	strb	r3, [r7, #7]
 80029ec:	79fb      	ldrb	r3, [r7, #7]
 80029ee:	2b0f      	cmp	r3, #15
 80029f0:	d9ee      	bls.n	80029d0 <SysTick_Handler+0x20>
	}
}
 80029f2:	bf00      	nop
 80029f4:	bf00      	nop
 80029f6:	3708      	adds	r7, #8
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bd80      	pop	{r7, pc}
 80029fc:	20009e30 	.word	0x20009e30
 8002a00:	20009df0 	.word	0x20009df0

08002a04 <LIS302DL_Init>:
  * @brief  Set LIS302DL Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS302DL_Init(uint16_t InitStruct)
{
 8002a04:	b580      	push	{r7, lr}
 8002a06:	b084      	sub	sp, #16
 8002a08:	af00      	add	r7, sp, #0
 8002a0a:	4603      	mov	r3, r0
 8002a0c:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002a0e:	2300      	movs	r3, #0
 8002a10:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002a12:	f7fe fdd1 	bl	80015b8 <ACCELERO_IO_Init>

  ctrl = (uint8_t) InitStruct;
 8002a16:	88fb      	ldrh	r3, [r7, #6]
 8002a18:	b2db      	uxtb	r3, r3
 8002a1a:	73fb      	strb	r3, [r7, #15]

  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002a1c:	f107 030f 	add.w	r3, r7, #15
 8002a20:	2201      	movs	r2, #1
 8002a22:	2120      	movs	r1, #32
 8002a24:	4618      	mov	r0, r3
 8002a26:	f7fe fe21 	bl	800166c <ACCELERO_IO_Write>
}
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}

08002a32 <LIS302DL_ReadID>:
  * @brief  Read LIS302DL device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS302DL_ReadID(void)
{
 8002a32:	b580      	push	{r7, lr}
 8002a34:	b082      	sub	sp, #8
 8002a36:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002a38:	2300      	movs	r3, #0
 8002a3a:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002a3c:	f7fe fdbc 	bl	80015b8 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS302DL_WHO_AM_I_ADDR, 1);
 8002a40:	1dfb      	adds	r3, r7, #7
 8002a42:	2201      	movs	r2, #1
 8002a44:	210f      	movs	r1, #15
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fe fe42 	bl	80016d0 <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8002a4c:	79fb      	ldrb	r3, [r7, #7]
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	3708      	adds	r7, #8
 8002a52:	46bd      	mov	sp, r7
 8002a54:	bd80      	pop	{r7, pc}

08002a56 <LIS302DL_FilterConfig>:
  * @brief  Set LIS302DL Internal High Pass Filter configuration.
  * @param  FilterStruct: contains data for filter config
  * @retval None
  */
void LIS302DL_FilterConfig(uint8_t FilterStruct)
{
 8002a56:	b580      	push	{r7, lr}
 8002a58:	b084      	sub	sp, #16
 8002a5a:	af00      	add	r7, sp, #0
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	71fb      	strb	r3, [r7, #7]
  uint8_t ctrl = 0x00;
 8002a60:	2300      	movs	r3, #0
 8002a62:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002a64:	f107 030f 	add.w	r3, r7, #15
 8002a68:	2201      	movs	r2, #1
 8002a6a:	2121      	movs	r1, #33	; 0x21
 8002a6c:	4618      	mov	r0, r3
 8002a6e:	f7fe fe2f 	bl	80016d0 <ACCELERO_IO_Read>

  /* Clear high pass filter cut-off level, interrupt and data selection bits */
  ctrl &= (uint8_t)~(LIS302DL_FILTEREDDATASELECTION_OUTPUTREGISTER | \
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	f023 032f 	bic.w	r3, r3, #47	; 0x2f
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	73fb      	strb	r3, [r7, #15]
                     LIS302DL_HIGHPASSFILTER_LEVEL_3 | \
                     LIS302DL_HIGHPASSFILTERINTERRUPT_1_2);

  ctrl |= FilterStruct;
 8002a7c:	7bfa      	ldrb	r2, [r7, #15]
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG2_ADDR, 1);
 8002a86:	f107 030f 	add.w	r3, r7, #15
 8002a8a:	2201      	movs	r2, #1
 8002a8c:	2121      	movs	r1, #33	; 0x21
 8002a8e:	4618      	mov	r0, r3
 8002a90:	f7fe fdec 	bl	800166c <ACCELERO_IO_Write>
}
 8002a94:	bf00      	nop
 8002a96:	3710      	adds	r7, #16
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	bd80      	pop	{r7, pc}

08002a9c <LIS302DL_InterruptConfig>:
  * @param  LIS302DL_InterruptConfig_TypeDef: pointer to a LIS302DL_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS302DL Interrupt.
  * @retval None
  */
void LIS302DL_InterruptConfig(LIS302DL_InterruptConfigTypeDef *LIS302DL_IntConfigStruct)
{
 8002a9c:	b580      	push	{r7, lr}
 8002a9e:	b084      	sub	sp, #16
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	73fb      	strb	r3, [r7, #15]
  
  /* Read CLICK_CFG register */
  ACCELERO_IO_Read(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002aa8:	f107 030f 	add.w	r3, r7, #15
 8002aac:	2201      	movs	r2, #1
 8002aae:	2138      	movs	r1, #56	; 0x38
 8002ab0:	4618      	mov	r0, r3
 8002ab2:	f7fe fe0d 	bl	80016d0 <ACCELERO_IO_Read>
  
  /* Configure latch Interrupt request, click interrupts and double click interrupts */                   
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	781a      	ldrb	r2, [r3, #0]
                   LIS302DL_IntConfigStruct->SingleClick_Axes | \
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	785b      	ldrb	r3, [r3, #1]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002abe:	4313      	orrs	r3, r2
 8002ac0:	b2da      	uxtb	r2, r3
                   LIS302DL_IntConfigStruct->DoubleClick_Axes);
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS302DL_IntConfigStruct->Latch_Request| \
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	b2db      	uxtb	r3, r3
 8002aca:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CLICK_CFG register */
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002acc:	f107 030f 	add.w	r3, r7, #15
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	2138      	movs	r1, #56	; 0x38
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7fe fdc9 	bl	800166c <ACCELERO_IO_Write>
}
 8002ada:	bf00      	nop
 8002adc:	3710      	adds	r7, #16
 8002ade:	46bd      	mov	sp, r7
 8002ae0:	bd80      	pop	{r7, pc}

08002ae2 <LIS302DL_Click_IntConfig>:
  * @brief  Set LIS302DL Interrupt configuration
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntConfig(void)
{
 8002ae2:	b580      	push	{r7, lr}
 8002ae4:	b082      	sub	sp, #8
 8002ae6:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002ae8:	2300      	movs	r3, #0
 8002aea:	71fb      	strb	r3, [r7, #7]
  LIS302DL_InterruptConfigTypeDef   LIS302DL_InterruptStruct;
  
  ACCELERO_IO_ITConfig();
 8002aec:	f7fe fd92 	bl	8001614 <ACCELERO_IO_ITConfig>
  
  /* Set configuration of Internal High Pass Filter of LIS302DL */
  LIS302DL_InterruptStruct.Latch_Request = LIS302DL_INTERRUPTREQUEST_LATCHED;
 8002af0:	2340      	movs	r3, #64	; 0x40
 8002af2:	713b      	strb	r3, [r7, #4]
  LIS302DL_InterruptStruct.SingleClick_Axes = LIS302DL_CLICKINTERRUPT_Z_ENABLE;
 8002af4:	2310      	movs	r3, #16
 8002af6:	717b      	strb	r3, [r7, #5]
  LIS302DL_InterruptStruct.DoubleClick_Axes = LIS302DL_DOUBLECLICKINTERRUPT_Z_ENABLE;
 8002af8:	2320      	movs	r3, #32
 8002afa:	71bb      	strb	r3, [r7, #6]
  LIS302DL_InterruptConfig(&LIS302DL_InterruptStruct);
 8002afc:	1d3b      	adds	r3, r7, #4
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff ffcc 	bl	8002a9c <LIS302DL_InterruptConfig>
  
  /* Configure Interrupt control register: enable Click interrupt on INT1 and
  INT2 on Z axis high event */
  ctrl = 0x3F;
 8002b04:	233f      	movs	r3, #63	; 0x3f
 8002b06:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CTRL_REG3_ADDR, 1);
 8002b08:	1dfb      	adds	r3, r7, #7
 8002b0a:	2201      	movs	r2, #1
 8002b0c:	2122      	movs	r1, #34	; 0x22
 8002b0e:	4618      	mov	r0, r3
 8002b10:	f7fe fdac 	bl	800166c <ACCELERO_IO_Write>
  
  /* Enable Interrupt generation on click on Z axis */
  ctrl = 0x50;
 8002b14:	2350      	movs	r3, #80	; 0x50
 8002b16:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_CFG_REG_ADDR, 1);
 8002b18:	1dfb      	adds	r3, r7, #7
 8002b1a:	2201      	movs	r2, #1
 8002b1c:	2138      	movs	r1, #56	; 0x38
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f7fe fda4 	bl	800166c <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on X/Y axis (10 x 0.5g) */
  ctrl = 0xAA;
 8002b24:	23aa      	movs	r3, #170	; 0xaa
 8002b26:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSY_X_REG_ADDR, 1);
 8002b28:	1dfb      	adds	r3, r7, #7
 8002b2a:	2201      	movs	r2, #1
 8002b2c:	213b      	movs	r1, #59	; 0x3b
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fe fd9c 	bl	800166c <ACCELERO_IO_Write>
  
  /* Configure Click Threshold on Z axis (10 x 0.5g) */
  ctrl = 0x0A;
 8002b34:	230a      	movs	r3, #10
 8002b36:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_THSZ_REG_ADDR, 1);
 8002b38:	1dfb      	adds	r3, r7, #7
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	213c      	movs	r1, #60	; 0x3c
 8002b3e:	4618      	mov	r0, r3
 8002b40:	f7fe fd94 	bl	800166c <ACCELERO_IO_Write>
  
  /* Enable interrupt on Y axis high event */
  ctrl = 0x4C;
 8002b44:	234c      	movs	r3, #76	; 0x4c
 8002b46:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_FF_WU_CFG1_REG_ADDR, 1);
 8002b48:	1dfb      	adds	r3, r7, #7
 8002b4a:	2201      	movs	r2, #1
 8002b4c:	2130      	movs	r1, #48	; 0x30
 8002b4e:	4618      	mov	r0, r3
 8002b50:	f7fe fd8c 	bl	800166c <ACCELERO_IO_Write>
  
  /* Configure Time Limit */
  ctrl = 0x03;
 8002b54:	2303      	movs	r3, #3
 8002b56:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_TIMELIMIT_REG_ADDR, 1);
 8002b58:	1dfb      	adds	r3, r7, #7
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	213d      	movs	r1, #61	; 0x3d
 8002b5e:	4618      	mov	r0, r3
 8002b60:	f7fe fd84 	bl	800166c <ACCELERO_IO_Write>
  
  /* Configure Latency */
  ctrl = 0x7F;
 8002b64:	237f      	movs	r3, #127	; 0x7f
 8002b66:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_LATENCY_REG_ADDR, 1);
 8002b68:	1dfb      	adds	r3, r7, #7
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	213e      	movs	r1, #62	; 0x3e
 8002b6e:	4618      	mov	r0, r3
 8002b70:	f7fe fd7c 	bl	800166c <ACCELERO_IO_Write>
  
  /* Configure Click Window */
  ctrl = 0x7F;
 8002b74:	237f      	movs	r3, #127	; 0x7f
 8002b76:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS302DL_CLICK_WINDOW_REG_ADDR, 1);
 8002b78:	1dfb      	adds	r3, r7, #7
 8002b7a:	2201      	movs	r2, #1
 8002b7c:	213f      	movs	r1, #63	; 0x3f
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f7fe fd74 	bl	800166c <ACCELERO_IO_Write>
}
 8002b84:	bf00      	nop
 8002b86:	3708      	adds	r7, #8
 8002b88:	46bd      	mov	sp, r7
 8002b8a:	bd80      	pop	{r7, pc}

08002b8c <LIS302DL_Click_IntClear>:
  * @brief  Clear LIS302DL click Interrupt 
  * @param  None
  * @retval None
  */
void LIS302DL_Click_IntClear(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
  uint8_t buffer[6], clickreg = 0;
 8002b92:	2300      	movs	r3, #0
 8002b94:	71fb      	strb	r3, [r7, #7]

  /* Read click and status registers if the available MEMS Accelerometer is LIS302DL */
  ACCELERO_IO_Read(&clickreg, LIS302DL_CLICK_SRC_REG_ADDR, 1); 
 8002b96:	1dfb      	adds	r3, r7, #7
 8002b98:	2201      	movs	r2, #1
 8002b9a:	2139      	movs	r1, #57	; 0x39
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	f7fe fd97 	bl	80016d0 <ACCELERO_IO_Read>
  ACCELERO_IO_Read(buffer, LIS302DL_STATUS_REG_ADDR, 6);
 8002ba2:	f107 0308 	add.w	r3, r7, #8
 8002ba6:	2206      	movs	r2, #6
 8002ba8:	2127      	movs	r1, #39	; 0x27
 8002baa:	4618      	mov	r0, r3
 8002bac:	f7fe fd90 	bl	80016d0 <ACCELERO_IO_Read>
}
 8002bb0:	bf00      	nop
 8002bb2:	3710      	adds	r7, #16
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}

08002bb8 <LIS302DL_RebootCmd>:
  * @brief  Reboot memory content of LIS302DL.
  * @param  None
  * @retval None
  */
void LIS302DL_RebootCmd(void)
{
 8002bb8:	b580      	push	{r7, lr}
 8002bba:	b082      	sub	sp, #8
 8002bbc:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG2 register */
  ACCELERO_IO_Read(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002bbe:	1dfb      	adds	r3, r7, #7
 8002bc0:	2201      	movs	r2, #1
 8002bc2:	2121      	movs	r1, #33	; 0x21
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7fe fd83 	bl	80016d0 <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS302DL_BOOT_REBOOTMEMORY;
 8002bca:	79fb      	ldrb	r3, [r7, #7]
 8002bcc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&tmpreg, LIS302DL_CTRL_REG2_ADDR, 1);
 8002bd4:	1dfb      	adds	r3, r7, #7
 8002bd6:	2201      	movs	r2, #1
 8002bd8:	2121      	movs	r1, #33	; 0x21
 8002bda:	4618      	mov	r0, r3
 8002bdc:	f7fe fd46 	bl	800166c <ACCELERO_IO_Write>
}
 8002be0:	bf00      	nop
 8002be2:	3708      	adds	r7, #8
 8002be4:	46bd      	mov	sp, r7
 8002be6:	bd80      	pop	{r7, pc}

08002be8 <LIS302DL_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit rappresentation)
  * @param  pfData: Data out pointer
  * @retval None
  */
void LIS302DL_ReadACC(int16_t *pData)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b088      	sub	sp, #32
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  int16_t pnRawData[3];
  uint8_t sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002bf0:	2312      	movs	r3, #18
 8002bf2:	77fb      	strb	r3, [r7, #31]
  uint8_t crtl, i = 0x00;
 8002bf4:	2300      	movs	r3, #0
 8002bf6:	77bb      	strb	r3, [r7, #30]
  
  ACCELERO_IO_Read(&crtl, LIS302DL_CTRL_REG1_ADDR, 1);
 8002bf8:	f107 030f 	add.w	r3, r7, #15
 8002bfc:	2201      	movs	r2, #1
 8002bfe:	2120      	movs	r1, #32
 8002c00:	4618      	mov	r0, r3
 8002c02:	f7fe fd65 	bl	80016d0 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)buffer, LIS302DL_OUT_X_ADDR, 6);
 8002c06:	f107 0318 	add.w	r3, r7, #24
 8002c0a:	2206      	movs	r2, #6
 8002c0c:	2129      	movs	r1, #41	; 0x29
 8002c0e:	4618      	mov	r0, r3
 8002c10:	f7fe fd5e 	bl	80016d0 <ACCELERO_IO_Read>
  
  for(i=0; i<3; i++)
 8002c14:	2300      	movs	r3, #0
 8002c16:	77bb      	strb	r3, [r7, #30]
 8002c18:	e00f      	b.n	8002c3a <LIS302DL_ReadACC+0x52>
  {
    pnRawData[i] = buffer[2*i];
 8002c1a:	7fbb      	ldrb	r3, [r7, #30]
 8002c1c:	005b      	lsls	r3, r3, #1
 8002c1e:	3320      	adds	r3, #32
 8002c20:	443b      	add	r3, r7
 8002c22:	f913 2c08 	ldrsb.w	r2, [r3, #-8]
 8002c26:	7fbb      	ldrb	r3, [r7, #30]
 8002c28:	b212      	sxth	r2, r2
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	3320      	adds	r3, #32
 8002c2e:	443b      	add	r3, r7
 8002c30:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8002c34:	7fbb      	ldrb	r3, [r7, #30]
 8002c36:	3301      	adds	r3, #1
 8002c38:	77bb      	strb	r3, [r7, #30]
 8002c3a:	7fbb      	ldrb	r3, [r7, #30]
 8002c3c:	2b02      	cmp	r3, #2
 8002c3e:	d9ec      	bls.n	8002c1a <LIS302DL_ReadACC+0x32>
  }
  
  switch(crtl & LIS302DL_FULLSCALE_9_2) 
 8002c40:	7bfb      	ldrb	r3, [r7, #15]
 8002c42:	f003 0320 	and.w	r3, r3, #32
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d002      	beq.n	8002c50 <LIS302DL_ReadACC+0x68>
 8002c4a:	2b20      	cmp	r3, #32
 8002c4c:	d003      	beq.n	8002c56 <LIS302DL_ReadACC+0x6e>
  case LIS302DL_FULLSCALE_9_2:
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
    break;
    
  default:
    break;
 8002c4e:	e005      	b.n	8002c5c <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_2_3G;
 8002c50:	2312      	movs	r3, #18
 8002c52:	77fb      	strb	r3, [r7, #31]
    break;
 8002c54:	e002      	b.n	8002c5c <LIS302DL_ReadACC+0x74>
    sensitivity = LIS302DL_SENSITIVITY_9_2G;
 8002c56:	2348      	movs	r3, #72	; 0x48
 8002c58:	77fb      	strb	r3, [r7, #31]
    break;
 8002c5a:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	77bb      	strb	r3, [r7, #30]
 8002c60:	e014      	b.n	8002c8c <LIS302DL_ReadACC+0xa4>
  {
    pData[i]=(pnRawData[i] * sensitivity);
 8002c62:	7fbb      	ldrb	r3, [r7, #30]
 8002c64:	005b      	lsls	r3, r3, #1
 8002c66:	3320      	adds	r3, #32
 8002c68:	443b      	add	r3, r7
 8002c6a:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8002c6e:	b29a      	uxth	r2, r3
 8002c70:	7ffb      	ldrb	r3, [r7, #31]
 8002c72:	b29b      	uxth	r3, r3
 8002c74:	fb12 f303 	smulbb	r3, r2, r3
 8002c78:	b299      	uxth	r1, r3
 8002c7a:	7fbb      	ldrb	r3, [r7, #30]
 8002c7c:	005b      	lsls	r3, r3, #1
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	4413      	add	r3, r2
 8002c82:	b20a      	sxth	r2, r1
 8002c84:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8002c86:	7fbb      	ldrb	r3, [r7, #30]
 8002c88:	3301      	adds	r3, #1
 8002c8a:	77bb      	strb	r3, [r7, #30]
 8002c8c:	7fbb      	ldrb	r3, [r7, #30]
 8002c8e:	2b02      	cmp	r3, #2
 8002c90:	d9e7      	bls.n	8002c62 <LIS302DL_ReadACC+0x7a>
  }
}
 8002c92:	bf00      	nop
 8002c94:	bf00      	nop
 8002c96:	3720      	adds	r7, #32
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	bd80      	pop	{r7, pc}

08002c9c <LIS3DSH_Init>:
  * @brief  Set LIS3DSH Initialization.
  * @param  InitStruct: contains mask of different init parameters
  * @retval None
  */
void LIS3DSH_Init(uint16_t InitStruct)
{
 8002c9c:	b580      	push	{r7, lr}
 8002c9e:	b084      	sub	sp, #16
 8002ca0:	af00      	add	r7, sp, #0
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	73fb      	strb	r3, [r7, #15]
  
  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002caa:	f7fe fc85 	bl	80015b8 <ACCELERO_IO_Init>

  /* Configure MEMS: power mode(ODR) and axes enable */
  ctrl = (uint8_t) (InitStruct);
 8002cae:	88fb      	ldrh	r3, [r7, #6]
 8002cb0:	b2db      	uxtb	r3, r3
 8002cb2:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG4 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG4_ADDR, 1);
 8002cb4:	f107 030f 	add.w	r3, r7, #15
 8002cb8:	2201      	movs	r2, #1
 8002cba:	2120      	movs	r1, #32
 8002cbc:	4618      	mov	r0, r3
 8002cbe:	f7fe fcd5 	bl	800166c <ACCELERO_IO_Write>
  
  /* Configure MEMS: full scale and self test */
  ctrl = (uint8_t) (InitStruct >> 8);
 8002cc2:	88fb      	ldrh	r3, [r7, #6]
 8002cc4:	0a1b      	lsrs	r3, r3, #8
 8002cc6:	b29b      	uxth	r3, r3
 8002cc8:	b2db      	uxtb	r3, r3
 8002cca:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG5 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG5_ADDR, 1);
 8002ccc:	f107 030f 	add.w	r3, r7, #15
 8002cd0:	2201      	movs	r2, #1
 8002cd2:	2124      	movs	r1, #36	; 0x24
 8002cd4:	4618      	mov	r0, r3
 8002cd6:	f7fe fcc9 	bl	800166c <ACCELERO_IO_Write>
}
 8002cda:	bf00      	nop
 8002cdc:	3710      	adds	r7, #16
 8002cde:	46bd      	mov	sp, r7
 8002ce0:	bd80      	pop	{r7, pc}

08002ce2 <LIS3DSH_ReadID>:
  * @brief  Read LIS3DSH device ID.
  * @param  None
  * @retval The Device ID (two bytes).
  */
uint8_t LIS3DSH_ReadID(void)
{
 8002ce2:	b580      	push	{r7, lr}
 8002ce4:	b082      	sub	sp, #8
 8002ce6:	af00      	add	r7, sp, #0
  uint8_t tmp = 0;
 8002ce8:	2300      	movs	r3, #0
 8002cea:	71fb      	strb	r3, [r7, #7]

  /* Configure the low level interface */
  ACCELERO_IO_Init();
 8002cec:	f7fe fc64 	bl	80015b8 <ACCELERO_IO_Init>

  /* Read WHO_AM_I register */
  ACCELERO_IO_Read(&tmp, LIS3DSH_WHO_AM_I_ADDR, 1);
 8002cf0:	1dfb      	adds	r3, r7, #7
 8002cf2:	2201      	movs	r2, #1
 8002cf4:	210f      	movs	r1, #15
 8002cf6:	4618      	mov	r0, r3
 8002cf8:	f7fe fcea 	bl	80016d0 <ACCELERO_IO_Read>
  
  /* Return the ID */
  return (uint16_t)tmp;
 8002cfc:	79fb      	ldrb	r3, [r7, #7]
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	3708      	adds	r7, #8
 8002d02:	46bd      	mov	sp, r7
 8002d04:	bd80      	pop	{r7, pc}

08002d06 <LIS3DSH_InterruptConfig>:
  * @param  LIS3DSH_InterruptConfig_TypeDef: pointer to a LIS3DSH_InterruptConfig_TypeDef 
  *         structure that contains the configuration setting for the LIS3DSH Interrupt.
  * @retval None
  */
void LIS3DSH_InterruptConfig(LIS3DSH_InterruptConfigTypeDef *LIS3DSH_IntConfigStruct)
{
 8002d06:	b580      	push	{r7, lr}
 8002d08:	b084      	sub	sp, #16
 8002d0a:	af00      	add	r7, sp, #0
 8002d0c:	6078      	str	r0, [r7, #4]
  uint8_t ctrl = 0x00;
 8002d0e:	2300      	movs	r3, #0
 8002d10:	73fb      	strb	r3, [r7, #15]
  
  /* Configure Interrupt Selection , Request and Signal */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	785a      	ldrb	r2, [r3, #1]
                   LIS3DSH_IntConfigStruct->Interrupt_Request | \
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	781b      	ldrb	r3, [r3, #0]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	b2da      	uxtb	r2, r3
                   LIS3DSH_IntConfigStruct->Interrupt_Signal);
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	789b      	ldrb	r3, [r3, #2]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->Interrupt_Selection_Enable | \
 8002d22:	4313      	orrs	r3, r2
 8002d24:	b2db      	uxtb	r3, r3
 8002d26:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG3 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG3_ADDR, 1);
 8002d28:	f107 030f 	add.w	r3, r7, #15
 8002d2c:	2201      	movs	r2, #1
 8002d2e:	2123      	movs	r1, #35	; 0x23
 8002d30:	4618      	mov	r0, r3
 8002d32:	f7fe fc9b 	bl	800166c <ACCELERO_IO_Write>
  
  /* Configure State Machine 1 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	78da      	ldrb	r2, [r3, #3]
                   LIS3DSH_IntConfigStruct->State_Machine1_Interrupt);
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	791b      	ldrb	r3, [r3, #4]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine1_Enable | \
 8002d3e:	4313      	orrs	r3, r2
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG1 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG1_ADDR, 1);
 8002d44:	f107 030f 	add.w	r3, r7, #15
 8002d48:	2201      	movs	r2, #1
 8002d4a:	2121      	movs	r1, #33	; 0x21
 8002d4c:	4618      	mov	r0, r3
 8002d4e:	f7fe fc8d 	bl	800166c <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 */                   
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	795a      	ldrb	r2, [r3, #5]
                   LIS3DSH_IntConfigStruct->State_Machine2_Interrupt);
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	799b      	ldrb	r3, [r3, #6]
  ctrl = (uint8_t)(LIS3DSH_IntConfigStruct->State_Machine2_Enable | \
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	b2db      	uxtb	r3, r3
 8002d5e:	73fb      	strb	r3, [r7, #15]
  
  /* Write value to MEMS CTRL_REG2 register */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_CTRL_REG2_ADDR, 1);
 8002d60:	f107 030f 	add.w	r3, r7, #15
 8002d64:	2201      	movs	r2, #1
 8002d66:	2122      	movs	r1, #34	; 0x22
 8002d68:	4618      	mov	r0, r3
 8002d6a:	f7fe fc7f 	bl	800166c <ACCELERO_IO_Write>
}
 8002d6e:	bf00      	nop
 8002d70:	3710      	adds	r7, #16
 8002d72:	46bd      	mov	sp, r7
 8002d74:	bd80      	pop	{r7, pc}

08002d76 <LIS3DSH_Click_IntConfig>:
  * @brief  Set LIS3DSH for click detection
  * @param  None
  * @retval None
  */
void LIS3DSH_Click_IntConfig(void)
{
 8002d76:	b580      	push	{r7, lr}
 8002d78:	b082      	sub	sp, #8
 8002d7a:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	71fb      	strb	r3, [r7, #7]
  LIS3DSH_InterruptConfigTypeDef   LIS3DSH_InterruptStruct; 

  ACCELERO_IO_ITConfig();
 8002d80:	f7fe fc48 	bl	8001614 <ACCELERO_IO_ITConfig>

  /* Set LIS3DSH Interrupt configuration */
  LIS3DSH_InterruptStruct.Interrupt_Selection_Enable = LIS3DSH_INTERRUPT_2_ENABLE;
 8002d84:	2300      	movs	r3, #0
 8002d86:	707b      	strb	r3, [r7, #1]
  LIS3DSH_InterruptStruct.Interrupt_Request = LIS3DSH_INTERRUPT_REQUEST_LATCHED;
 8002d88:	2300      	movs	r3, #0
 8002d8a:	703b      	strb	r3, [r7, #0]
  LIS3DSH_InterruptStruct.Interrupt_Signal = LIS3DSH_INTERRUPT_SIGNAL_HIGH;
 8002d8c:	2340      	movs	r3, #64	; 0x40
 8002d8e:	70bb      	strb	r3, [r7, #2]
  LIS3DSH_InterruptStruct.State_Machine1_Enable = LIS3DSH_SM_DISABLE;
 8002d90:	2300      	movs	r3, #0
 8002d92:	70fb      	strb	r3, [r7, #3]
  LIS3DSH_InterruptStruct.State_Machine2_Enable = LIS3DSH_SM_ENABLE;
 8002d94:	2301      	movs	r3, #1
 8002d96:	717b      	strb	r3, [r7, #5]
  LIS3DSH_InterruptStruct.State_Machine2_Interrupt = LIS3DSH_SM_INT1;
 8002d98:	2300      	movs	r3, #0
 8002d9a:	71bb      	strb	r3, [r7, #6]
  LIS3DSH_InterruptConfig(&LIS3DSH_InterruptStruct);
 8002d9c:	463b      	mov	r3, r7
 8002d9e:	4618      	mov	r0, r3
 8002da0:	f7ff ffb1 	bl	8002d06 <LIS3DSH_InterruptConfig>
    
  /* Set LIS3DSH State Machines configuration */
  ctrl=0x03; 
 8002da4:	2303      	movs	r3, #3
 8002da6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM2_1_L_ADDR,1);
 8002da8:	1dfb      	adds	r3, r7, #7
 8002daa:	2201      	movs	r2, #1
 8002dac:	2152      	movs	r1, #82	; 0x52
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7fe fc5c 	bl	800166c <ACCELERO_IO_Write>
  ctrl=0xC8; 
 8002db4:	23c8      	movs	r3, #200	; 0xc8
 8002db6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_TIM1_1_L_ADDR,1);
 8002db8:	1dfb      	adds	r3, r7, #7
 8002dba:	2201      	movs	r2, #1
 8002dbc:	2154      	movs	r1, #84	; 0x54
 8002dbe:	4618      	mov	r0, r3
 8002dc0:	f7fe fc54 	bl	800166c <ACCELERO_IO_Write>
  ctrl=0x45; 
 8002dc4:	2345      	movs	r3, #69	; 0x45
 8002dc6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_THRS2_1_ADDR,1);
 8002dc8:	1dfb      	adds	r3, r7, #7
 8002dca:	2201      	movs	r2, #1
 8002dcc:	2156      	movs	r1, #86	; 0x56
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7fe fc4c 	bl	800166c <ACCELERO_IO_Write>
  ctrl=0xFC; 
 8002dd4:	23fc      	movs	r3, #252	; 0xfc
 8002dd6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_MASK1_A_ADDR,1);
 8002dd8:	1dfb      	adds	r3, r7, #7
 8002dda:	2201      	movs	r2, #1
 8002ddc:	215a      	movs	r1, #90	; 0x5a
 8002dde:	4618      	mov	r0, r3
 8002de0:	f7fe fc44 	bl	800166c <ACCELERO_IO_Write>
  ctrl=0xA1; 
 8002de4:	23a1      	movs	r3, #161	; 0xa1
 8002de6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT1_ADDR,1);
 8002de8:	1dfb      	adds	r3, r7, #7
 8002dea:	2201      	movs	r2, #1
 8002dec:	215b      	movs	r1, #91	; 0x5b
 8002dee:	4618      	mov	r0, r3
 8002df0:	f7fe fc3c 	bl	800166c <ACCELERO_IO_Write>
  ctrl=0x01; 
 8002df4:	2301      	movs	r3, #1
 8002df6:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_PR1_ADDR,1);
 8002df8:	1dfb      	adds	r3, r7, #7
 8002dfa:	2201      	movs	r2, #1
 8002dfc:	215c      	movs	r1, #92	; 0x5c
 8002dfe:	4618      	mov	r0, r3
 8002e00:	f7fe fc34 	bl	800166c <ACCELERO_IO_Write>

  ACCELERO_IO_Write(&ctrl, LIS3DSH_SETT2_ADDR,1);
 8002e04:	1dfb      	adds	r3, r7, #7
 8002e06:	2201      	movs	r2, #1
 8002e08:	217b      	movs	r1, #123	; 0x7b
 8002e0a:	4618      	mov	r0, r3
 8002e0c:	f7fe fc2e 	bl	800166c <ACCELERO_IO_Write>
  
  /* Configure State Machine 2 to detect single click */
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_1_ADDR,1);
 8002e10:	1dfb      	adds	r3, r7, #7
 8002e12:	2201      	movs	r2, #1
 8002e14:	2160      	movs	r1, #96	; 0x60
 8002e16:	4618      	mov	r0, r3
 8002e18:	f7fe fc28 	bl	800166c <ACCELERO_IO_Write>
  ctrl=0x06; 
 8002e1c:	2306      	movs	r3, #6
 8002e1e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_2_ADDR,1);
 8002e20:	1dfb      	adds	r3, r7, #7
 8002e22:	2201      	movs	r2, #1
 8002e24:	2161      	movs	r1, #97	; 0x61
 8002e26:	4618      	mov	r0, r3
 8002e28:	f7fe fc20 	bl	800166c <ACCELERO_IO_Write>
  ctrl=0x28; 
 8002e2c:	2328      	movs	r3, #40	; 0x28
 8002e2e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_3_ADDR,1);
 8002e30:	1dfb      	adds	r3, r7, #7
 8002e32:	2201      	movs	r2, #1
 8002e34:	2162      	movs	r1, #98	; 0x62
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7fe fc18 	bl	800166c <ACCELERO_IO_Write>
  ctrl=0x11; 
 8002e3c:	2311      	movs	r3, #17
 8002e3e:	71fb      	strb	r3, [r7, #7]
  ACCELERO_IO_Write(&ctrl, LIS3DSH_ST2_4_ADDR,1);
 8002e40:	1dfb      	adds	r3, r7, #7
 8002e42:	2201      	movs	r2, #1
 8002e44:	2163      	movs	r1, #99	; 0x63
 8002e46:	4618      	mov	r0, r3
 8002e48:	f7fe fc10 	bl	800166c <ACCELERO_IO_Write>
}
 8002e4c:	bf00      	nop
 8002e4e:	3708      	adds	r7, #8
 8002e50:	46bd      	mov	sp, r7
 8002e52:	bd80      	pop	{r7, pc}

08002e54 <LIS3DSH_RebootCmd>:
  * @brief  Reboot memory content of LIS3DSH.
  * @param  None
  * @retval None
  */
void LIS3DSH_RebootCmd(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
  uint8_t tmpreg;
  /* Read CTRL_REG6 register */
  ACCELERO_IO_Read(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002e5a:	1dfb      	adds	r3, r7, #7
 8002e5c:	2201      	movs	r2, #1
 8002e5e:	2125      	movs	r1, #37	; 0x25
 8002e60:	4618      	mov	r0, r3
 8002e62:	f7fe fc35 	bl	80016d0 <ACCELERO_IO_Read>
  
  /* Enable or Disable the reboot memory */
  tmpreg |= LIS3DSH_BOOT_FORCED;
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002e6c:	b2db      	uxtb	r3, r3
 8002e6e:	71fb      	strb	r3, [r7, #7]
  
  /* Write value to MEMS CTRL_REG6 register */
  ACCELERO_IO_Write(&tmpreg, LIS3DSH_CTRL_REG6_ADDR, 1);
 8002e70:	1dfb      	adds	r3, r7, #7
 8002e72:	2201      	movs	r2, #1
 8002e74:	2125      	movs	r1, #37	; 0x25
 8002e76:	4618      	mov	r0, r3
 8002e78:	f7fe fbf8 	bl	800166c <ACCELERO_IO_Write>
}
 8002e7c:	bf00      	nop
 8002e7e:	3708      	adds	r7, #8
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}

08002e84 <LIS3DSH_ReadACC>:
  *         ACC[mg]=SENSITIVITY* (out_h*256+out_l)/16 (12 bit representation).
  * @param  pointer on floating buffer.
  * @retval None
  */
void LIS3DSH_ReadACC(int16_t *pData)
{
 8002e84:	b590      	push	{r4, r7, lr}
 8002e86:	b089      	sub	sp, #36	; 0x24
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  int8_t buffer[6];
  uint8_t crtl, i = 0x00;
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	77fb      	strb	r3, [r7, #31]
  float sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8002e90:	4b63      	ldr	r3, [pc, #396]	; (8003020 <LIS3DSH_ReadACC+0x19c>)
 8002e92:	61bb      	str	r3, [r7, #24]
  float valueinfloat = 0;
 8002e94:	f04f 0300 	mov.w	r3, #0
 8002e98:	617b      	str	r3, [r7, #20]
  
  ACCELERO_IO_Read(&crtl, LIS3DSH_CTRL_REG5_ADDR, 1);  
 8002e9a:	f107 030b 	add.w	r3, r7, #11
 8002e9e:	2201      	movs	r2, #1
 8002ea0:	2124      	movs	r1, #36	; 0x24
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7fe fc14 	bl	80016d0 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[0], LIS3DSH_OUT_X_L_ADDR, 1);
 8002ea8:	f107 030c 	add.w	r3, r7, #12
 8002eac:	2201      	movs	r2, #1
 8002eae:	2128      	movs	r1, #40	; 0x28
 8002eb0:	4618      	mov	r0, r3
 8002eb2:	f7fe fc0d 	bl	80016d0 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[1], LIS3DSH_OUT_X_H_ADDR, 1);
 8002eb6:	f107 030c 	add.w	r3, r7, #12
 8002eba:	3301      	adds	r3, #1
 8002ebc:	2201      	movs	r2, #1
 8002ebe:	2129      	movs	r1, #41	; 0x29
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f7fe fc05 	bl	80016d0 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[2], LIS3DSH_OUT_Y_L_ADDR, 1);
 8002ec6:	f107 030c 	add.w	r3, r7, #12
 8002eca:	3302      	adds	r3, #2
 8002ecc:	2201      	movs	r2, #1
 8002ece:	212a      	movs	r1, #42	; 0x2a
 8002ed0:	4618      	mov	r0, r3
 8002ed2:	f7fe fbfd 	bl	80016d0 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[3], LIS3DSH_OUT_Y_H_ADDR, 1);
 8002ed6:	f107 030c 	add.w	r3, r7, #12
 8002eda:	3303      	adds	r3, #3
 8002edc:	2201      	movs	r2, #1
 8002ede:	212b      	movs	r1, #43	; 0x2b
 8002ee0:	4618      	mov	r0, r3
 8002ee2:	f7fe fbf5 	bl	80016d0 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[4], LIS3DSH_OUT_Z_L_ADDR, 1);
 8002ee6:	f107 030c 	add.w	r3, r7, #12
 8002eea:	3304      	adds	r3, #4
 8002eec:	2201      	movs	r2, #1
 8002eee:	212c      	movs	r1, #44	; 0x2c
 8002ef0:	4618      	mov	r0, r3
 8002ef2:	f7fe fbed 	bl	80016d0 <ACCELERO_IO_Read>
  ACCELERO_IO_Read((uint8_t*)&buffer[5], LIS3DSH_OUT_Z_H_ADDR, 1);
 8002ef6:	f107 030c 	add.w	r3, r7, #12
 8002efa:	3305      	adds	r3, #5
 8002efc:	2201      	movs	r2, #1
 8002efe:	212d      	movs	r1, #45	; 0x2d
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7fe fbe5 	bl	80016d0 <ACCELERO_IO_Read>
  
  switch(crtl & LIS3DSH__FULLSCALE_SELECTION) 
 8002f06:	7afb      	ldrb	r3, [r7, #11]
 8002f08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002f0c:	2b20      	cmp	r3, #32
 8002f0e:	d854      	bhi.n	8002fba <LIS3DSH_ReadACC+0x136>
 8002f10:	a201      	add	r2, pc, #4	; (adr r2, 8002f18 <LIS3DSH_ReadACC+0x94>)
 8002f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f16:	bf00      	nop
 8002f18:	08002f9d 	.word	0x08002f9d
 8002f1c:	08002fbb 	.word	0x08002fbb
 8002f20:	08002fbb 	.word	0x08002fbb
 8002f24:	08002fbb 	.word	0x08002fbb
 8002f28:	08002fbb 	.word	0x08002fbb
 8002f2c:	08002fbb 	.word	0x08002fbb
 8002f30:	08002fbb 	.word	0x08002fbb
 8002f34:	08002fbb 	.word	0x08002fbb
 8002f38:	08002fa3 	.word	0x08002fa3
 8002f3c:	08002fbb 	.word	0x08002fbb
 8002f40:	08002fbb 	.word	0x08002fbb
 8002f44:	08002fbb 	.word	0x08002fbb
 8002f48:	08002fbb 	.word	0x08002fbb
 8002f4c:	08002fbb 	.word	0x08002fbb
 8002f50:	08002fbb 	.word	0x08002fbb
 8002f54:	08002fbb 	.word	0x08002fbb
 8002f58:	08002fa9 	.word	0x08002fa9
 8002f5c:	08002fbb 	.word	0x08002fbb
 8002f60:	08002fbb 	.word	0x08002fbb
 8002f64:	08002fbb 	.word	0x08002fbb
 8002f68:	08002fbb 	.word	0x08002fbb
 8002f6c:	08002fbb 	.word	0x08002fbb
 8002f70:	08002fbb 	.word	0x08002fbb
 8002f74:	08002fbb 	.word	0x08002fbb
 8002f78:	08002faf 	.word	0x08002faf
 8002f7c:	08002fbb 	.word	0x08002fbb
 8002f80:	08002fbb 	.word	0x08002fbb
 8002f84:	08002fbb 	.word	0x08002fbb
 8002f88:	08002fbb 	.word	0x08002fbb
 8002f8c:	08002fbb 	.word	0x08002fbb
 8002f90:	08002fbb 	.word	0x08002fbb
 8002f94:	08002fbb 	.word	0x08002fbb
 8002f98:	08002fb5 	.word	0x08002fb5
  {
    /* FS bit = 000 ==> Sensitivity typical value = 0.06milligals/digit */ 
  case LIS3DSH_FULLSCALE_2:
    sensitivity = LIS3DSH_SENSITIVITY_0_06G;
 8002f9c:	4b20      	ldr	r3, [pc, #128]	; (8003020 <LIS3DSH_ReadACC+0x19c>)
 8002f9e:	61bb      	str	r3, [r7, #24]
    break;
 8002fa0:	e00c      	b.n	8002fbc <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 001 ==> Sensitivity typical value = 0.12milligals/digit */ 
  case LIS3DSH_FULLSCALE_4:
    sensitivity = LIS3DSH_SENSITIVITY_0_12G;
 8002fa2:	4b20      	ldr	r3, [pc, #128]	; (8003024 <LIS3DSH_ReadACC+0x1a0>)
 8002fa4:	61bb      	str	r3, [r7, #24]
    break;
 8002fa6:	e009      	b.n	8002fbc <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 010 ==> Sensitivity typical value = 0.18milligals/digit */ 
  case LIS3DSH_FULLSCALE_6:
    sensitivity = LIS3DSH_SENSITIVITY_0_18G;
 8002fa8:	4b1f      	ldr	r3, [pc, #124]	; (8003028 <LIS3DSH_ReadACC+0x1a4>)
 8002faa:	61bb      	str	r3, [r7, #24]
    break;
 8002fac:	e006      	b.n	8002fbc <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 011 ==> Sensitivity typical value = 0.24milligals/digit */ 
  case LIS3DSH_FULLSCALE_8:
    sensitivity = LIS3DSH_SENSITIVITY_0_24G;
 8002fae:	4b1f      	ldr	r3, [pc, #124]	; (800302c <LIS3DSH_ReadACC+0x1a8>)
 8002fb0:	61bb      	str	r3, [r7, #24]
    break;
 8002fb2:	e003      	b.n	8002fbc <LIS3DSH_ReadACC+0x138>
    
    /* FS bit = 100 ==> Sensitivity typical value = 0.73milligals/digit */ 
  case LIS3DSH_FULLSCALE_16:
    sensitivity = LIS3DSH_SENSITIVITY_0_73G;
 8002fb4:	4b1e      	ldr	r3, [pc, #120]	; (8003030 <LIS3DSH_ReadACC+0x1ac>)
 8002fb6:	61bb      	str	r3, [r7, #24]
    break;
 8002fb8:	e000      	b.n	8002fbc <LIS3DSH_ReadACC+0x138>
    
  default:
    break;
 8002fba:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8002fbc:	2300      	movs	r3, #0
 8002fbe:	77fb      	strb	r3, [r7, #31]
 8002fc0:	e025      	b.n	800300e <LIS3DSH_ReadACC+0x18a>
  {
    valueinfloat = ((buffer[2*i+1] << 8) + buffer[2*i]) * sensitivity;
 8002fc2:	7ffb      	ldrb	r3, [r7, #31]
 8002fc4:	005b      	lsls	r3, r3, #1
 8002fc6:	3301      	adds	r3, #1
 8002fc8:	3320      	adds	r3, #32
 8002fca:	443b      	add	r3, r7
 8002fcc:	f913 3c14 	ldrsb.w	r3, [r3, #-20]
 8002fd0:	021b      	lsls	r3, r3, #8
 8002fd2:	7ffa      	ldrb	r2, [r7, #31]
 8002fd4:	0052      	lsls	r2, r2, #1
 8002fd6:	3220      	adds	r2, #32
 8002fd8:	443a      	add	r2, r7
 8002fda:	f912 2c14 	ldrsb.w	r2, [r2, #-20]
 8002fde:	4413      	add	r3, r2
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7fd f9ff 	bl	80003e4 <__aeabi_i2f>
 8002fe6:	4603      	mov	r3, r0
 8002fe8:	4619      	mov	r1, r3
 8002fea:	69b8      	ldr	r0, [r7, #24]
 8002fec:	f7fd fa4e 	bl	800048c <__aeabi_fmul>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	617b      	str	r3, [r7, #20]
    pData[i] = (int16_t)valueinfloat;
 8002ff4:	7ffb      	ldrb	r3, [r7, #31]
 8002ff6:	005b      	lsls	r3, r3, #1
 8002ff8:	687a      	ldr	r2, [r7, #4]
 8002ffa:	18d4      	adds	r4, r2, r3
 8002ffc:	6978      	ldr	r0, [r7, #20]
 8002ffe:	f7fd fb95 	bl	800072c <__aeabi_f2iz>
 8003002:	4603      	mov	r3, r0
 8003004:	b21b      	sxth	r3, r3
 8003006:	8023      	strh	r3, [r4, #0]
  for(i=0; i<3; i++)
 8003008:	7ffb      	ldrb	r3, [r7, #31]
 800300a:	3301      	adds	r3, #1
 800300c:	77fb      	strb	r3, [r7, #31]
 800300e:	7ffb      	ldrb	r3, [r7, #31]
 8003010:	2b02      	cmp	r3, #2
 8003012:	d9d6      	bls.n	8002fc2 <LIS3DSH_ReadACC+0x13e>
  }
}
 8003014:	bf00      	nop
 8003016:	bf00      	nop
 8003018:	3724      	adds	r7, #36	; 0x24
 800301a:	46bd      	mov	sp, r7
 800301c:	bd90      	pop	{r4, r7, pc}
 800301e:	bf00      	nop
 8003020:	3d75c28f 	.word	0x3d75c28f
 8003024:	3df5c28f 	.word	0x3df5c28f
 8003028:	3e3851ec 	.word	0x3e3851ec
 800302c:	3e75c28f 	.word	0x3e75c28f
 8003030:	3f3ae148 	.word	0x3f3ae148

08003034 <DCMI_Control_IO_Init>:
 * @brief	Init DCMI module power control
 * @func	void DCMI_Control_IO_Init(void)
 * @param 	none
 * @retval	none
 */
void DCMI_Control_IO_Init(void) {
 8003034:	b580      	push	{r7, lr}
 8003036:	b084      	sub	sp, #16
 8003038:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800303a:	4b1c      	ldr	r3, [pc, #112]	; (80030ac <DCMI_Control_IO_Init+0x78>)
 800303c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800303e:	4a1b      	ldr	r2, [pc, #108]	; (80030ac <DCMI_Control_IO_Init+0x78>)
 8003040:	f043 0308 	orr.w	r3, r3, #8
 8003044:	6313      	str	r3, [r2, #48]	; 0x30
 8003046:	4b19      	ldr	r3, [pc, #100]	; (80030ac <DCMI_Control_IO_Init+0x78>)
 8003048:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800304a:	f003 0308 	and.w	r3, r3, #8
 800304e:	607b      	str	r3, [r7, #4]
 8003050:	687b      	ldr	r3, [r7, #4]

	/* camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 8003052:	2300      	movs	r3, #0
 8003054:	9301      	str	r3, [sp, #4]
 8003056:	2300      	movs	r3, #0
 8003058:	9300      	str	r3, [sp, #0]
 800305a:	2300      	movs	r3, #0
 800305c:	2201      	movs	r2, #1
 800305e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003062:	4813      	ldr	r0, [pc, #76]	; (80030b0 <DCMI_Control_IO_Init+0x7c>)
 8003064:	f7fe fbcc 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/*Reset camera*/
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_RESET);
 8003068:	2200      	movs	r2, #0
 800306a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800306e:	4810      	ldr	r0, [pc, #64]	; (80030b0 <DCMI_Control_IO_Init+0x7c>)
 8003070:	f006 f930 	bl	80092d4 <HAL_GPIO_WritePin>
	Delay(10);
 8003074:	200a      	movs	r0, #10
 8003076:	f7ff f88b 	bl	8002190 <Delay>
	HAL_GPIO_WritePin(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_PIN_SET);
 800307a:	2201      	movs	r2, #1
 800307c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003080:	480b      	ldr	r0, [pc, #44]	; (80030b0 <DCMI_Control_IO_Init+0x7c>)
 8003082:	f006 f927 	bl	80092d4 <HAL_GPIO_WritePin>

	/* camera PWR EN pin configuration */
	BSP_GPIO_PinCfg(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_MODE_OUTPUT_PP,
 8003086:	2300      	movs	r3, #0
 8003088:	9301      	str	r3, [sp, #4]
 800308a:	2300      	movs	r3, #0
 800308c:	9300      	str	r3, [sp, #0]
 800308e:	2300      	movs	r3, #0
 8003090:	2201      	movs	r2, #1
 8003092:	2140      	movs	r1, #64	; 0x40
 8003094:	4806      	ldr	r0, [pc, #24]	; (80030b0 <DCMI_Control_IO_Init+0x7c>)
 8003096:	f7fe fbb3 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 800309a:	2200      	movs	r2, #0
 800309c:	2140      	movs	r1, #64	; 0x40
 800309e:	4804      	ldr	r0, [pc, #16]	; (80030b0 <DCMI_Control_IO_Init+0x7c>)
 80030a0:	f006 f918 	bl	80092d4 <HAL_GPIO_WritePin>
}
 80030a4:	bf00      	nop
 80030a6:	3708      	adds	r7, #8
 80030a8:	46bd      	mov	sp, r7
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	40023800 	.word	0x40023800
 80030b0:	40020c00 	.word	0x40020c00

080030b4 <DCMI_OV9655_hardware_reset>:
 * @brief	Reset of the DCMI_OV9655
 * @func	void DCMI_OV9655_hardware_reset(void)
 * @param	none
 * @retval	none
 */
void DCMI_OV9655_hardware_reset(void) {
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af02      	add	r7, sp, #8
	/* Enable GPIOD clocks */
	__HAL_RCC_GPIOD_CLK_ENABLE();
 80030ba:	4b10      	ldr	r3, [pc, #64]	; (80030fc <DCMI_OV9655_hardware_reset+0x48>)
 80030bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030be:	4a0f      	ldr	r2, [pc, #60]	; (80030fc <DCMI_OV9655_hardware_reset+0x48>)
 80030c0:	f043 0308 	orr.w	r3, r3, #8
 80030c4:	6313      	str	r3, [r2, #48]	; 0x30
 80030c6:	4b0d      	ldr	r3, [pc, #52]	; (80030fc <DCMI_OV9655_hardware_reset+0x48>)
 80030c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030ca:	f003 0308 	and.w	r3, r3, #8
 80030ce:	607b      	str	r3, [r7, #4]
 80030d0:	687b      	ldr	r3, [r7, #4]

	/* Camera RST pin configuration */
	BSP_GPIO_PinCfg(CAMERA_RST_PORT, CAMERA_RST_PIN, GPIO_MODE_OUTPUT_PP,
 80030d2:	2300      	movs	r3, #0
 80030d4:	9301      	str	r3, [sp, #4]
 80030d6:	2300      	movs	r3, #0
 80030d8:	9300      	str	r3, [sp, #0]
 80030da:	2300      	movs	r3, #0
 80030dc:	2201      	movs	r2, #1
 80030de:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80030e2:	4807      	ldr	r0, [pc, #28]	; (8003100 <DCMI_OV9655_hardware_reset+0x4c>)
 80030e4:	f7fe fb8c 	bl	8001800 <BSP_GPIO_PinCfg>
			GPIO_NOPULL, GPIO_SPEED_LOW, 0);

	/* Reset camera*/
	HAL_GPIO_WritePin(CAMERA_PWR_EN_PORT, CAMERA_PWR_EN_PIN, GPIO_PIN_RESET);
 80030e8:	2200      	movs	r2, #0
 80030ea:	2140      	movs	r1, #64	; 0x40
 80030ec:	4804      	ldr	r0, [pc, #16]	; (8003100 <DCMI_OV9655_hardware_reset+0x4c>)
 80030ee:	f006 f8f1 	bl	80092d4 <HAL_GPIO_WritePin>
}
 80030f2:	bf00      	nop
 80030f4:	3708      	adds	r7, #8
 80030f6:	46bd      	mov	sp, r7
 80030f8:	bd80      	pop	{r7, pc}
 80030fa:	bf00      	nop
 80030fc:	40023800 	.word	0x40023800
 8003100:	40020c00 	.word	0x40020c00

08003104 <DCMI_OV9655_QVGASizeSetup>:
/**
 * @brief  Set the QVGA size(240*320).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QVGASizeSetup(void) {
 8003104:	b580      	push	{r7, lr}
 8003106:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 8003108:	2002      	movs	r0, #2
 800310a:	f7ff f841 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 800310e:	2200      	movs	r2, #0
 8003110:	2100      	movs	r1, #0
 8003112:	2060      	movs	r0, #96	; 0x60
 8003114:	f7fd fe6a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003118:	2002      	movs	r0, #2
 800311a:	f7ff f839 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 800311e:	2280      	movs	r2, #128	; 0x80
 8003120:	2101      	movs	r1, #1
 8003122:	2060      	movs	r0, #96	; 0x60
 8003124:	f7fd fe62 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003128:	2002      	movs	r0, #2
 800312a:	f7ff f831 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 800312e:	2280      	movs	r2, #128	; 0x80
 8003130:	2102      	movs	r1, #2
 8003132:	2060      	movs	r0, #96	; 0x60
 8003134:	f7fd fe5a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003138:	2002      	movs	r0, #2
 800313a:	f7ff f829 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 800313e:	2202      	movs	r2, #2
 8003140:	2103      	movs	r1, #3
 8003142:	2060      	movs	r0, #96	; 0x60
 8003144:	f7fd fe52 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003148:	2002      	movs	r0, #2
 800314a:	f7ff f821 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 800314e:	2203      	movs	r2, #3
 8003150:	2104      	movs	r1, #4
 8003152:	2060      	movs	r0, #96	; 0x60
 8003154:	f7fd fe4a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003158:	2002      	movs	r0, #2
 800315a:	f7ff f819 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 800315e:	2201      	movs	r2, #1
 8003160:	2109      	movs	r1, #9
 8003162:	2060      	movs	r0, #96	; 0x60
 8003164:	f7fd fe42 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003168:	2002      	movs	r0, #2
 800316a:	f7ff f811 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 800316e:	2257      	movs	r2, #87	; 0x57
 8003170:	210b      	movs	r1, #11
 8003172:	2060      	movs	r0, #96	; 0x60
 8003174:	f7fd fe3a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003178:	2002      	movs	r0, #2
 800317a:	f7ff f809 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 800317e:	2261      	movs	r2, #97	; 0x61
 8003180:	210e      	movs	r1, #14
 8003182:	2060      	movs	r0, #96	; 0x60
 8003184:	f7fd fe32 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003188:	2002      	movs	r0, #2
 800318a:	f7ff f801 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 800318e:	2240      	movs	r2, #64	; 0x40
 8003190:	210f      	movs	r1, #15
 8003192:	2060      	movs	r0, #96	; 0x60
 8003194:	f7fd fe2a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003198:	2002      	movs	r0, #2
 800319a:	f7fe fff9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 800319e:	2201      	movs	r2, #1
 80031a0:	2111      	movs	r1, #17
 80031a2:	2060      	movs	r0, #96	; 0x60
 80031a4:	f7fd fe22 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031a8:	2002      	movs	r0, #2
 80031aa:	f7fe fff1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 80031ae:	2262      	movs	r2, #98	; 0x62
 80031b0:	2112      	movs	r1, #18
 80031b2:	2060      	movs	r0, #96	; 0x60
 80031b4:	f7fd fe1a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031b8:	2002      	movs	r0, #2
 80031ba:	f7fe ffe9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 80031be:	22c7      	movs	r2, #199	; 0xc7
 80031c0:	2113      	movs	r1, #19
 80031c2:	2060      	movs	r0, #96	; 0x60
 80031c4:	f7fd fe12 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031c8:	2002      	movs	r0, #2
 80031ca:	f7fe ffe1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 80031ce:	223a      	movs	r2, #58	; 0x3a
 80031d0:	2114      	movs	r1, #20
 80031d2:	2060      	movs	r0, #96	; 0x60
 80031d4:	f7fd fe0a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031d8:	2002      	movs	r0, #2
 80031da:	f7fe ffd9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 80031de:	2224      	movs	r2, #36	; 0x24
 80031e0:	2116      	movs	r1, #22
 80031e2:	2060      	movs	r0, #96	; 0x60
 80031e4:	f7fd fe02 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031e8:	2002      	movs	r0, #2
 80031ea:	f7fe ffd1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 80031ee:	2218      	movs	r2, #24
 80031f0:	2117      	movs	r1, #23
 80031f2:	2060      	movs	r0, #96	; 0x60
 80031f4:	f7fd fdfa 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80031f8:	2002      	movs	r0, #2
 80031fa:	f7fe ffc9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 80031fe:	2204      	movs	r2, #4
 8003200:	2118      	movs	r1, #24
 8003202:	2060      	movs	r0, #96	; 0x60
 8003204:	f7fd fdf2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003208:	2002      	movs	r0, #2
 800320a:	f7fe ffc1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 800320e:	2201      	movs	r2, #1
 8003210:	2119      	movs	r1, #25
 8003212:	2060      	movs	r0, #96	; 0x60
 8003214:	f7fd fdea 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003218:	2002      	movs	r0, #2
 800321a:	f7fe ffb9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 800321e:	2281      	movs	r2, #129	; 0x81
 8003220:	211a      	movs	r1, #26
 8003222:	2060      	movs	r0, #96	; 0x60
 8003224:	f7fd fde2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003228:	2002      	movs	r0, #2
 800322a:	f7fe ffb1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x00); /*0x20*/
 800322e:	2200      	movs	r2, #0
 8003230:	211e      	movs	r1, #30
 8003232:	2060      	movs	r0, #96	; 0x60
 8003234:	f7fd fdda 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003238:	2002      	movs	r0, #2
 800323a:	f7fe ffa9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 800323e:	223c      	movs	r2, #60	; 0x3c
 8003240:	2124      	movs	r1, #36	; 0x24
 8003242:	2060      	movs	r0, #96	; 0x60
 8003244:	f7fd fdd2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003248:	2002      	movs	r0, #2
 800324a:	f7fe ffa1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 800324e:	2236      	movs	r2, #54	; 0x36
 8003250:	2125      	movs	r1, #37	; 0x25
 8003252:	2060      	movs	r0, #96	; 0x60
 8003254:	f7fd fdca 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003258:	2002      	movs	r0, #2
 800325a:	f7fe ff99 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 800325e:	2272      	movs	r2, #114	; 0x72
 8003260:	2126      	movs	r1, #38	; 0x26
 8003262:	2060      	movs	r0, #96	; 0x60
 8003264:	f7fd fdc2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003268:	2002      	movs	r0, #2
 800326a:	f7fe ff91 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 800326e:	2208      	movs	r2, #8
 8003270:	2127      	movs	r1, #39	; 0x27
 8003272:	2060      	movs	r0, #96	; 0x60
 8003274:	f7fd fdba 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003278:	2002      	movs	r0, #2
 800327a:	f7fe ff89 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 800327e:	2208      	movs	r2, #8
 8003280:	2128      	movs	r1, #40	; 0x28
 8003282:	2060      	movs	r0, #96	; 0x60
 8003284:	f7fd fdb2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003288:	2002      	movs	r0, #2
 800328a:	f7fe ff81 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 800328e:	2215      	movs	r2, #21
 8003290:	2129      	movs	r1, #41	; 0x29
 8003292:	2060      	movs	r0, #96	; 0x60
 8003294:	f7fd fdaa 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003298:	2002      	movs	r0, #2
 800329a:	f7fe ff79 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 800329e:	2200      	movs	r2, #0
 80032a0:	212a      	movs	r1, #42	; 0x2a
 80032a2:	2060      	movs	r0, #96	; 0x60
 80032a4:	f7fd fda2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032a8:	2002      	movs	r0, #2
 80032aa:	f7fe ff71 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 80032ae:	2200      	movs	r2, #0
 80032b0:	212b      	movs	r1, #43	; 0x2b
 80032b2:	2060      	movs	r0, #96	; 0x60
 80032b4:	f7fd fd9a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032b8:	2002      	movs	r0, #2
 80032ba:	f7fe ff69 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 80032be:	2208      	movs	r2, #8
 80032c0:	212c      	movs	r1, #44	; 0x2c
 80032c2:	2060      	movs	r0, #96	; 0x60
 80032c4:	f7fd fd92 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032c8:	2002      	movs	r0, #2
 80032ca:	f7fe ff61 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0x12);
 80032ce:	2212      	movs	r2, #18
 80032d0:	2132      	movs	r1, #50	; 0x32
 80032d2:	2060      	movs	r0, #96	; 0x60
 80032d4:	f7fd fd8a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032d8:	2002      	movs	r0, #2
 80032da:	f7fe ff59 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 80032de:	2200      	movs	r2, #0
 80032e0:	2133      	movs	r1, #51	; 0x33
 80032e2:	2060      	movs	r0, #96	; 0x60
 80032e4:	f7fd fd82 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032e8:	2002      	movs	r0, #2
 80032ea:	f7fe ff51 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 80032ee:	223f      	movs	r2, #63	; 0x3f
 80032f0:	2134      	movs	r1, #52	; 0x34
 80032f2:	2060      	movs	r0, #96	; 0x60
 80032f4:	f7fd fd7a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80032f8:	2002      	movs	r0, #2
 80032fa:	f7fe ff49 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 80032fe:	2200      	movs	r2, #0
 8003300:	2135      	movs	r1, #53	; 0x35
 8003302:	2060      	movs	r0, #96	; 0x60
 8003304:	f7fd fd72 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003308:	2002      	movs	r0, #2
 800330a:	f7fe ff41 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 800330e:	223a      	movs	r2, #58	; 0x3a
 8003310:	2136      	movs	r1, #54	; 0x36
 8003312:	2060      	movs	r0, #96	; 0x60
 8003314:	f7fd fd6a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003318:	2002      	movs	r0, #2
 800331a:	f7fe ff39 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 800331e:	2272      	movs	r2, #114	; 0x72
 8003320:	2138      	movs	r1, #56	; 0x38
 8003322:	2060      	movs	r0, #96	; 0x60
 8003324:	f7fd fd62 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003328:	2002      	movs	r0, #2
 800332a:	f7fe ff31 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 800332e:	2257      	movs	r2, #87	; 0x57
 8003330:	2139      	movs	r1, #57	; 0x39
 8003332:	2060      	movs	r0, #96	; 0x60
 8003334:	f7fd fd5a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003338:	2002      	movs	r0, #2
 800333a:	f7fe ff29 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 800333e:	22cc      	movs	r2, #204	; 0xcc
 8003340:	213a      	movs	r1, #58	; 0x3a
 8003342:	2060      	movs	r0, #96	; 0x60
 8003344:	f7fd fd52 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003348:	2002      	movs	r0, #2
 800334a:	f7fe ff21 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 800334e:	2204      	movs	r2, #4
 8003350:	213b      	movs	r1, #59	; 0x3b
 8003352:	2060      	movs	r0, #96	; 0x60
 8003354:	f7fd fd4a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003358:	2002      	movs	r0, #2
 800335a:	f7fe ff19 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 800335e:	2299      	movs	r2, #153	; 0x99
 8003360:	213d      	movs	r1, #61	; 0x3d
 8003362:	2060      	movs	r0, #96	; 0x60
 8003364:	f7fd fd42 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003368:	2002      	movs	r0, #2
 800336a:	f7fe ff11 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x02);
 800336e:	2202      	movs	r2, #2
 8003370:	213e      	movs	r1, #62	; 0x3e
 8003372:	2060      	movs	r0, #96	; 0x60
 8003374:	f7fd fd3a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003378:	2002      	movs	r0, #2
 800337a:	f7fe ff09 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 800337e:	22c1      	movs	r2, #193	; 0xc1
 8003380:	213f      	movs	r1, #63	; 0x3f
 8003382:	2060      	movs	r0, #96	; 0x60
 8003384:	f7fd fd32 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003388:	2002      	movs	r0, #2
 800338a:	f7fe ff01 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 800338e:	22c0      	movs	r2, #192	; 0xc0
 8003390:	2140      	movs	r1, #64	; 0x40
 8003392:	2060      	movs	r0, #96	; 0x60
 8003394:	f7fd fd2a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003398:	2002      	movs	r0, #2
 800339a:	f7fe fef9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 800339e:	2241      	movs	r2, #65	; 0x41
 80033a0:	2141      	movs	r1, #65	; 0x41
 80033a2:	2060      	movs	r0, #96	; 0x60
 80033a4:	f7fd fd22 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033a8:	2002      	movs	r0, #2
 80033aa:	f7fe fef1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 80033ae:	22c0      	movs	r2, #192	; 0xc0
 80033b0:	2142      	movs	r1, #66	; 0x42
 80033b2:	2060      	movs	r0, #96	; 0x60
 80033b4:	f7fd fd1a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033b8:	2002      	movs	r0, #2
 80033ba:	f7fe fee9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 80033be:	220a      	movs	r2, #10
 80033c0:	2143      	movs	r1, #67	; 0x43
 80033c2:	2060      	movs	r0, #96	; 0x60
 80033c4:	f7fd fd12 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033c8:	2002      	movs	r0, #2
 80033ca:	f7fe fee1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 80033ce:	22f0      	movs	r2, #240	; 0xf0
 80033d0:	2144      	movs	r1, #68	; 0x44
 80033d2:	2060      	movs	r0, #96	; 0x60
 80033d4:	f7fd fd0a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033d8:	2002      	movs	r0, #2
 80033da:	f7fe fed9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 80033de:	2246      	movs	r2, #70	; 0x46
 80033e0:	2145      	movs	r1, #69	; 0x45
 80033e2:	2060      	movs	r0, #96	; 0x60
 80033e4:	f7fd fd02 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033e8:	2002      	movs	r0, #2
 80033ea:	f7fe fed1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 80033ee:	2262      	movs	r2, #98	; 0x62
 80033f0:	2146      	movs	r1, #70	; 0x46
 80033f2:	2060      	movs	r0, #96	; 0x60
 80033f4:	f7fd fcfa 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80033f8:	2002      	movs	r0, #2
 80033fa:	f7fe fec9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 80033fe:	222a      	movs	r2, #42	; 0x2a
 8003400:	2147      	movs	r1, #71	; 0x47
 8003402:	2060      	movs	r0, #96	; 0x60
 8003404:	f7fd fcf2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003408:	2002      	movs	r0, #2
 800340a:	f7fe fec1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 800340e:	223c      	movs	r2, #60	; 0x3c
 8003410:	2148      	movs	r1, #72	; 0x48
 8003412:	2060      	movs	r0, #96	; 0x60
 8003414:	f7fd fcea 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003418:	2002      	movs	r0, #2
 800341a:	f7fe feb9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 800341e:	22fc      	movs	r2, #252	; 0xfc
 8003420:	214a      	movs	r1, #74	; 0x4a
 8003422:	2060      	movs	r0, #96	; 0x60
 8003424:	f7fd fce2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003428:	2002      	movs	r0, #2
 800342a:	f7fe feb1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 800342e:	22fc      	movs	r2, #252	; 0xfc
 8003430:	214b      	movs	r1, #75	; 0x4b
 8003432:	2060      	movs	r0, #96	; 0x60
 8003434:	f7fd fcda 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003438:	2002      	movs	r0, #2
 800343a:	f7fe fea9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 800343e:	227f      	movs	r2, #127	; 0x7f
 8003440:	214c      	movs	r1, #76	; 0x4c
 8003442:	2060      	movs	r0, #96	; 0x60
 8003444:	f7fd fcd2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003448:	2002      	movs	r0, #2
 800344a:	f7fe fea1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 800344e:	227f      	movs	r2, #127	; 0x7f
 8003450:	214d      	movs	r1, #77	; 0x4d
 8003452:	2060      	movs	r0, #96	; 0x60
 8003454:	f7fd fcca 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003458:	2002      	movs	r0, #2
 800345a:	f7fe fe99 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 800345e:	227f      	movs	r2, #127	; 0x7f
 8003460:	214e      	movs	r1, #78	; 0x4e
 8003462:	2060      	movs	r0, #96	; 0x60
 8003464:	f7fd fcc2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003468:	2002      	movs	r0, #2
 800346a:	f7fe fe91 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 800346e:	2298      	movs	r2, #152	; 0x98
 8003470:	214f      	movs	r1, #79	; 0x4f
 8003472:	2060      	movs	r0, #96	; 0x60
 8003474:	f7fd fcba 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003478:	2002      	movs	r0, #2
 800347a:	f7fe fe89 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 800347e:	2298      	movs	r2, #152	; 0x98
 8003480:	2150      	movs	r1, #80	; 0x50
 8003482:	2060      	movs	r0, #96	; 0x60
 8003484:	f7fd fcb2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003488:	2002      	movs	r0, #2
 800348a:	f7fe fe81 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 800348e:	2200      	movs	r2, #0
 8003490:	2151      	movs	r1, #81	; 0x51
 8003492:	2060      	movs	r0, #96	; 0x60
 8003494:	f7fd fcaa 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003498:	2002      	movs	r0, #2
 800349a:	f7fe fe79 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 800349e:	2228      	movs	r2, #40	; 0x28
 80034a0:	2152      	movs	r1, #82	; 0x52
 80034a2:	2060      	movs	r0, #96	; 0x60
 80034a4:	f7fd fca2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034a8:	2002      	movs	r0, #2
 80034aa:	f7fe fe71 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 80034ae:	2270      	movs	r2, #112	; 0x70
 80034b0:	2153      	movs	r1, #83	; 0x53
 80034b2:	2060      	movs	r0, #96	; 0x60
 80034b4:	f7fd fc9a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034b8:	2002      	movs	r0, #2
 80034ba:	f7fe fe69 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 80034be:	2298      	movs	r2, #152	; 0x98
 80034c0:	2154      	movs	r1, #84	; 0x54
 80034c2:	2060      	movs	r0, #96	; 0x60
 80034c4:	f7fd fc92 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034c8:	2002      	movs	r0, #2
 80034ca:	f7fe fe61 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 80034ce:	221a      	movs	r2, #26
 80034d0:	2158      	movs	r1, #88	; 0x58
 80034d2:	2060      	movs	r0, #96	; 0x60
 80034d4:	f7fd fc8a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034d8:	2002      	movs	r0, #2
 80034da:	f7fe fe59 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 80034de:	2285      	movs	r2, #133	; 0x85
 80034e0:	2159      	movs	r1, #89	; 0x59
 80034e2:	2060      	movs	r0, #96	; 0x60
 80034e4:	f7fd fc82 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034e8:	2002      	movs	r0, #2
 80034ea:	f7fe fe51 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 80034ee:	22a9      	movs	r2, #169	; 0xa9
 80034f0:	215a      	movs	r1, #90	; 0x5a
 80034f2:	2060      	movs	r0, #96	; 0x60
 80034f4:	f7fd fc7a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80034f8:	2002      	movs	r0, #2
 80034fa:	f7fe fe49 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 80034fe:	2264      	movs	r2, #100	; 0x64
 8003500:	215b      	movs	r1, #91	; 0x5b
 8003502:	2060      	movs	r0, #96	; 0x60
 8003504:	f7fd fc72 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003508:	2002      	movs	r0, #2
 800350a:	f7fe fe41 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 800350e:	2284      	movs	r2, #132	; 0x84
 8003510:	215c      	movs	r1, #92	; 0x5c
 8003512:	2060      	movs	r0, #96	; 0x60
 8003514:	f7fd fc6a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003518:	2002      	movs	r0, #2
 800351a:	f7fe fe39 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 800351e:	2253      	movs	r2, #83	; 0x53
 8003520:	215d      	movs	r1, #93	; 0x5d
 8003522:	2060      	movs	r0, #96	; 0x60
 8003524:	f7fd fc62 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003528:	2002      	movs	r0, #2
 800352a:	f7fe fe31 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 800352e:	220e      	movs	r2, #14
 8003530:	215e      	movs	r1, #94	; 0x5e
 8003532:	2060      	movs	r0, #96	; 0x60
 8003534:	f7fd fc5a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003538:	2002      	movs	r0, #2
 800353a:	f7fe fe29 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 800353e:	22f0      	movs	r2, #240	; 0xf0
 8003540:	215f      	movs	r1, #95	; 0x5f
 8003542:	2060      	movs	r0, #96	; 0x60
 8003544:	f7fd fc52 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003548:	2002      	movs	r0, #2
 800354a:	f7fe fe21 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 800354e:	22f0      	movs	r2, #240	; 0xf0
 8003550:	2160      	movs	r1, #96	; 0x60
 8003552:	2060      	movs	r0, #96	; 0x60
 8003554:	f7fd fc4a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003558:	2002      	movs	r0, #2
 800355a:	f7fe fe19 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 800355e:	22f0      	movs	r2, #240	; 0xf0
 8003560:	2161      	movs	r1, #97	; 0x61
 8003562:	2060      	movs	r0, #96	; 0x60
 8003564:	f7fd fc42 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003568:	2002      	movs	r0, #2
 800356a:	f7fe fe11 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 800356e:	2200      	movs	r2, #0
 8003570:	2162      	movs	r1, #98	; 0x62
 8003572:	2060      	movs	r0, #96	; 0x60
 8003574:	f7fd fc3a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003578:	2002      	movs	r0, #2
 800357a:	f7fe fe09 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 800357e:	2200      	movs	r2, #0
 8003580:	2163      	movs	r1, #99	; 0x63
 8003582:	2060      	movs	r0, #96	; 0x60
 8003584:	f7fd fc32 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003588:	2002      	movs	r0, #2
 800358a:	f7fe fe01 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 800358e:	2202      	movs	r2, #2
 8003590:	2164      	movs	r1, #100	; 0x64
 8003592:	2060      	movs	r0, #96	; 0x60
 8003594:	f7fd fc2a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003598:	2002      	movs	r0, #2
 800359a:	f7fe fdf9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 800359e:	2220      	movs	r2, #32
 80035a0:	2165      	movs	r1, #101	; 0x65
 80035a2:	2060      	movs	r0, #96	; 0x60
 80035a4:	f7fd fc22 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035a8:	2002      	movs	r0, #2
 80035aa:	f7fe fdf1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 80035ae:	2200      	movs	r2, #0
 80035b0:	2166      	movs	r1, #102	; 0x66
 80035b2:	2060      	movs	r0, #96	; 0x60
 80035b4:	f7fd fc1a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035b8:	2002      	movs	r0, #2
 80035ba:	f7fe fde9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 80035be:	220a      	movs	r2, #10
 80035c0:	2169      	movs	r1, #105	; 0x69
 80035c2:	2060      	movs	r0, #96	; 0x60
 80035c4:	f7fd fc12 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035c8:	2002      	movs	r0, #2
 80035ca:	f7fe fde1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 80035ce:	225a      	movs	r2, #90	; 0x5a
 80035d0:	216b      	movs	r1, #107	; 0x6b
 80035d2:	2060      	movs	r0, #96	; 0x60
 80035d4:	f7fd fc0a 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035d8:	2002      	movs	r0, #2
 80035da:	f7fe fdd9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 80035de:	2204      	movs	r2, #4
 80035e0:	216c      	movs	r1, #108	; 0x6c
 80035e2:	2060      	movs	r0, #96	; 0x60
 80035e4:	f7fd fc02 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035e8:	2002      	movs	r0, #2
 80035ea:	f7fe fdd1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 80035ee:	2255      	movs	r2, #85	; 0x55
 80035f0:	216d      	movs	r1, #109	; 0x6d
 80035f2:	2060      	movs	r0, #96	; 0x60
 80035f4:	f7fd fbfa 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80035f8:	2002      	movs	r0, #2
 80035fa:	f7fe fdc9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 80035fe:	2200      	movs	r2, #0
 8003600:	216e      	movs	r1, #110	; 0x6e
 8003602:	2060      	movs	r0, #96	; 0x60
 8003604:	f7fd fbf2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003608:	2002      	movs	r0, #2
 800360a:	f7fe fdc1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 800360e:	229d      	movs	r2, #157	; 0x9d
 8003610:	216f      	movs	r1, #111	; 0x6f
 8003612:	2060      	movs	r0, #96	; 0x60
 8003614:	f7fd fbea 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003618:	2002      	movs	r0, #2
 800361a:	f7fe fdb9 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 800361e:	2221      	movs	r2, #33	; 0x21
 8003620:	2170      	movs	r1, #112	; 0x70
 8003622:	2060      	movs	r0, #96	; 0x60
 8003624:	f7fd fbe2 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003628:	2002      	movs	r0, #2
 800362a:	f7fe fdb1 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 800362e:	2278      	movs	r2, #120	; 0x78
 8003630:	2171      	movs	r1, #113	; 0x71
 8003632:	2060      	movs	r0, #96	; 0x60
 8003634:	f7fd fbda 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003638:	2002      	movs	r0, #2
 800363a:	f7fe fda9 	bl	8002190 <Delay>
	Delay(TIMEOUT);
 800363e:	2002      	movs	r0, #2
 8003640:	f7fe fda6 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x11);
 8003644:	2211      	movs	r2, #17
 8003646:	2172      	movs	r1, #114	; 0x72
 8003648:	2060      	movs	r0, #96	; 0x60
 800364a:	f7fd fbcf 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 800364e:	2002      	movs	r0, #2
 8003650:	f7fe fd9e 	bl	8002190 <Delay>
	Delay(TIMEOUT);
 8003654:	2002      	movs	r0, #2
 8003656:	f7fe fd9b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x01);
 800365a:	2201      	movs	r2, #1
 800365c:	2173      	movs	r1, #115	; 0x73
 800365e:	2060      	movs	r0, #96	; 0x60
 8003660:	f7fd fbc4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003664:	2002      	movs	r0, #2
 8003666:	f7fe fd93 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 800366a:	2210      	movs	r2, #16
 800366c:	2174      	movs	r1, #116	; 0x74
 800366e:	2060      	movs	r0, #96	; 0x60
 8003670:	f7fd fbbc 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003674:	2002      	movs	r0, #2
 8003676:	f7fe fd8b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 800367a:	2210      	movs	r2, #16
 800367c:	2175      	movs	r1, #117	; 0x75
 800367e:	2060      	movs	r0, #96	; 0x60
 8003680:	f7fd fbb4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003684:	2002      	movs	r0, #2
 8003686:	f7fe fd83 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 800368a:	2201      	movs	r2, #1
 800368c:	2176      	movs	r1, #118	; 0x76
 800368e:	2060      	movs	r0, #96	; 0x60
 8003690:	f7fd fbac 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003694:	2002      	movs	r0, #2
 8003696:	f7fe fd7b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 800369a:	2202      	movs	r2, #2
 800369c:	2177      	movs	r1, #119	; 0x77
 800369e:	2060      	movs	r0, #96	; 0x60
 80036a0:	f7fd fba4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036a4:	2002      	movs	r0, #2
 80036a6:	f7fe fd73 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 80036aa:	2212      	movs	r2, #18
 80036ac:	217a      	movs	r1, #122	; 0x7a
 80036ae:	2060      	movs	r0, #96	; 0x60
 80036b0:	f7fd fb9c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036b4:	2002      	movs	r0, #2
 80036b6:	f7fe fd6b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 80036ba:	2208      	movs	r2, #8
 80036bc:	217b      	movs	r1, #123	; 0x7b
 80036be:	2060      	movs	r0, #96	; 0x60
 80036c0:	f7fd fb94 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036c4:	2002      	movs	r0, #2
 80036c6:	f7fe fd63 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 80036ca:	2216      	movs	r2, #22
 80036cc:	217c      	movs	r1, #124	; 0x7c
 80036ce:	2060      	movs	r0, #96	; 0x60
 80036d0:	f7fd fb8c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036d4:	2002      	movs	r0, #2
 80036d6:	f7fe fd5b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 80036da:	2230      	movs	r2, #48	; 0x30
 80036dc:	217d      	movs	r1, #125	; 0x7d
 80036de:	2060      	movs	r0, #96	; 0x60
 80036e0:	f7fd fb84 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036e4:	2002      	movs	r0, #2
 80036e6:	f7fe fd53 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 80036ea:	225e      	movs	r2, #94	; 0x5e
 80036ec:	217e      	movs	r1, #126	; 0x7e
 80036ee:	2060      	movs	r0, #96	; 0x60
 80036f0:	f7fd fb7c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80036f4:	2002      	movs	r0, #2
 80036f6:	f7fe fd4b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 80036fa:	2272      	movs	r2, #114	; 0x72
 80036fc:	217f      	movs	r1, #127	; 0x7f
 80036fe:	2060      	movs	r0, #96	; 0x60
 8003700:	f7fd fb74 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003704:	2002      	movs	r0, #2
 8003706:	f7fe fd43 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 800370a:	2282      	movs	r2, #130	; 0x82
 800370c:	2180      	movs	r1, #128	; 0x80
 800370e:	2060      	movs	r0, #96	; 0x60
 8003710:	f7fd fb6c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003714:	2002      	movs	r0, #2
 8003716:	f7fe fd3b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 800371a:	228e      	movs	r2, #142	; 0x8e
 800371c:	2181      	movs	r1, #129	; 0x81
 800371e:	2060      	movs	r0, #96	; 0x60
 8003720:	f7fd fb64 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003724:	2002      	movs	r0, #2
 8003726:	f7fe fd33 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 800372a:	229a      	movs	r2, #154	; 0x9a
 800372c:	2182      	movs	r1, #130	; 0x82
 800372e:	2060      	movs	r0, #96	; 0x60
 8003730:	f7fd fb5c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003734:	2002      	movs	r0, #2
 8003736:	f7fe fd2b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 800373a:	22a4      	movs	r2, #164	; 0xa4
 800373c:	2183      	movs	r1, #131	; 0x83
 800373e:	2060      	movs	r0, #96	; 0x60
 8003740:	f7fd fb54 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003744:	2002      	movs	r0, #2
 8003746:	f7fe fd23 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 800374a:	22ac      	movs	r2, #172	; 0xac
 800374c:	2184      	movs	r1, #132	; 0x84
 800374e:	2060      	movs	r0, #96	; 0x60
 8003750:	f7fd fb4c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003754:	2002      	movs	r0, #2
 8003756:	f7fe fd1b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 800375a:	22b8      	movs	r2, #184	; 0xb8
 800375c:	2185      	movs	r1, #133	; 0x85
 800375e:	2060      	movs	r0, #96	; 0x60
 8003760:	f7fd fb44 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003764:	2002      	movs	r0, #2
 8003766:	f7fe fd13 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 800376a:	22c3      	movs	r2, #195	; 0xc3
 800376c:	2186      	movs	r1, #134	; 0x86
 800376e:	2060      	movs	r0, #96	; 0x60
 8003770:	f7fd fb3c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003774:	2002      	movs	r0, #2
 8003776:	f7fe fd0b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 800377a:	22d6      	movs	r2, #214	; 0xd6
 800377c:	2187      	movs	r1, #135	; 0x87
 800377e:	2060      	movs	r0, #96	; 0x60
 8003780:	f7fd fb34 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003784:	2002      	movs	r0, #2
 8003786:	f7fe fd03 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 800378a:	22e6      	movs	r2, #230	; 0xe6
 800378c:	2188      	movs	r1, #136	; 0x88
 800378e:	2060      	movs	r0, #96	; 0x60
 8003790:	f7fd fb2c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003794:	2002      	movs	r0, #2
 8003796:	f7fe fcfb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 800379a:	22f2      	movs	r2, #242	; 0xf2
 800379c:	2189      	movs	r1, #137	; 0x89
 800379e:	2060      	movs	r0, #96	; 0x60
 80037a0:	f7fd fb24 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037a4:	2002      	movs	r0, #2
 80037a6:	f7fe fcf3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 80037aa:	2224      	movs	r2, #36	; 0x24
 80037ac:	218a      	movs	r1, #138	; 0x8a
 80037ae:	2060      	movs	r0, #96	; 0x60
 80037b0:	f7fd fb1c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037b4:	2002      	movs	r0, #2
 80037b6:	f7fe fceb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 80037ba:	2280      	movs	r2, #128	; 0x80
 80037bc:	218c      	movs	r1, #140	; 0x8c
 80037be:	2060      	movs	r0, #96	; 0x60
 80037c0:	f7fd fb14 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037c4:	2002      	movs	r0, #2
 80037c6:	f7fe fce3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 80037ca:	227d      	movs	r2, #125	; 0x7d
 80037cc:	2190      	movs	r1, #144	; 0x90
 80037ce:	2060      	movs	r0, #96	; 0x60
 80037d0:	f7fd fb0c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037d4:	2002      	movs	r0, #2
 80037d6:	f7fe fcdb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 80037da:	227b      	movs	r2, #123	; 0x7b
 80037dc:	2191      	movs	r1, #145	; 0x91
 80037de:	2060      	movs	r0, #96	; 0x60
 80037e0:	f7fd fb04 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037e4:	2002      	movs	r0, #2
 80037e6:	f7fe fcd3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 80037ea:	2202      	movs	r2, #2
 80037ec:	219d      	movs	r1, #157	; 0x9d
 80037ee:	2060      	movs	r0, #96	; 0x60
 80037f0:	f7fd fafc 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80037f4:	2002      	movs	r0, #2
 80037f6:	f7fe fccb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 80037fa:	2202      	movs	r2, #2
 80037fc:	219e      	movs	r1, #158	; 0x9e
 80037fe:	2060      	movs	r0, #96	; 0x60
 8003800:	f7fd faf4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003804:	2002      	movs	r0, #2
 8003806:	f7fe fcc3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 800380a:	227a      	movs	r2, #122	; 0x7a
 800380c:	219f      	movs	r1, #159	; 0x9f
 800380e:	2060      	movs	r0, #96	; 0x60
 8003810:	f7fd faec 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003814:	2002      	movs	r0, #2
 8003816:	f7fe fcbb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 800381a:	2279      	movs	r2, #121	; 0x79
 800381c:	21a0      	movs	r1, #160	; 0xa0
 800381e:	2060      	movs	r0, #96	; 0x60
 8003820:	f7fd fae4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003824:	2002      	movs	r0, #2
 8003826:	f7fe fcb3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 800382a:	2240      	movs	r2, #64	; 0x40
 800382c:	21a1      	movs	r1, #161	; 0xa1
 800382e:	2060      	movs	r0, #96	; 0x60
 8003830:	f7fd fadc 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003834:	2002      	movs	r0, #2
 8003836:	f7fe fcab 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 800383a:	2250      	movs	r2, #80	; 0x50
 800383c:	21a4      	movs	r1, #164	; 0xa4
 800383e:	2060      	movs	r0, #96	; 0x60
 8003840:	f7fd fad4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003844:	2002      	movs	r0, #2
 8003846:	f7fe fca3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 800384a:	2268      	movs	r2, #104	; 0x68
 800384c:	21a5      	movs	r1, #165	; 0xa5
 800384e:	2060      	movs	r0, #96	; 0x60
 8003850:	f7fd facc 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003854:	2002      	movs	r0, #2
 8003856:	f7fe fc9b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 800385a:	224a      	movs	r2, #74	; 0x4a
 800385c:	21a6      	movs	r1, #166	; 0xa6
 800385e:	2060      	movs	r0, #96	; 0x60
 8003860:	f7fd fac4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003864:	2002      	movs	r0, #2
 8003866:	f7fe fc93 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 800386a:	22c1      	movs	r2, #193	; 0xc1
 800386c:	21a8      	movs	r1, #168	; 0xa8
 800386e:	2060      	movs	r0, #96	; 0x60
 8003870:	f7fd fabc 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003874:	2002      	movs	r0, #2
 8003876:	f7fe fc8b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 800387a:	22ef      	movs	r2, #239	; 0xef
 800387c:	21a9      	movs	r1, #169	; 0xa9
 800387e:	2060      	movs	r0, #96	; 0x60
 8003880:	f7fd fab4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003884:	2002      	movs	r0, #2
 8003886:	f7fe fc83 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 800388a:	2292      	movs	r2, #146	; 0x92
 800388c:	21aa      	movs	r1, #170	; 0xaa
 800388e:	2060      	movs	r0, #96	; 0x60
 8003890:	f7fd faac 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003894:	2002      	movs	r0, #2
 8003896:	f7fe fc7b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 800389a:	2204      	movs	r2, #4
 800389c:	21ab      	movs	r1, #171	; 0xab
 800389e:	2060      	movs	r0, #96	; 0x60
 80038a0:	f7fd faa4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038a4:	2002      	movs	r0, #2
 80038a6:	f7fe fc73 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 80038aa:	2280      	movs	r2, #128	; 0x80
 80038ac:	21ac      	movs	r1, #172	; 0xac
 80038ae:	2060      	movs	r0, #96	; 0x60
 80038b0:	f7fd fa9c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038b4:	2002      	movs	r0, #2
 80038b6:	f7fe fc6b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 80038ba:	2280      	movs	r2, #128	; 0x80
 80038bc:	21ad      	movs	r1, #173	; 0xad
 80038be:	2060      	movs	r0, #96	; 0x60
 80038c0:	f7fd fa94 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038c4:	2002      	movs	r0, #2
 80038c6:	f7fe fc63 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 80038ca:	2280      	movs	r2, #128	; 0x80
 80038cc:	21ae      	movs	r1, #174	; 0xae
 80038ce:	2060      	movs	r0, #96	; 0x60
 80038d0:	f7fd fa8c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038d4:	2002      	movs	r0, #2
 80038d6:	f7fe fc5b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 80038da:	2280      	movs	r2, #128	; 0x80
 80038dc:	21af      	movs	r1, #175	; 0xaf
 80038de:	2060      	movs	r0, #96	; 0x60
 80038e0:	f7fd fa84 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038e4:	2002      	movs	r0, #2
 80038e6:	f7fe fc53 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 80038ea:	22f2      	movs	r2, #242	; 0xf2
 80038ec:	21b2      	movs	r1, #178	; 0xb2
 80038ee:	2060      	movs	r0, #96	; 0x60
 80038f0:	f7fd fa7c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80038f4:	2002      	movs	r0, #2
 80038f6:	f7fe fc4b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 80038fa:	2220      	movs	r2, #32
 80038fc:	21b3      	movs	r1, #179	; 0xb3
 80038fe:	2060      	movs	r0, #96	; 0x60
 8003900:	f7fd fa74 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003904:	2002      	movs	r0, #2
 8003906:	f7fe fc43 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 800390a:	2220      	movs	r2, #32
 800390c:	21b4      	movs	r1, #180	; 0xb4
 800390e:	2060      	movs	r0, #96	; 0x60
 8003910:	f7fd fa6c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003914:	2002      	movs	r0, #2
 8003916:	f7fe fc3b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 800391a:	2200      	movs	r2, #0
 800391c:	21b5      	movs	r1, #181	; 0xb5
 800391e:	2060      	movs	r0, #96	; 0x60
 8003920:	f7fd fa64 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003924:	2002      	movs	r0, #2
 8003926:	f7fe fc33 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 800392a:	22af      	movs	r2, #175	; 0xaf
 800392c:	21b6      	movs	r1, #182	; 0xb6
 800392e:	2060      	movs	r0, #96	; 0x60
 8003930:	f7fd fa5c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003934:	2002      	movs	r0, #2
 8003936:	f7fe fc2b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 800393a:	22af      	movs	r2, #175	; 0xaf
 800393c:	21b6      	movs	r1, #182	; 0xb6
 800393e:	2060      	movs	r0, #96	; 0x60
 8003940:	f7fd fa54 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003944:	2002      	movs	r0, #2
 8003946:	f7fe fc23 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 800394a:	22ae      	movs	r2, #174	; 0xae
 800394c:	21bb      	movs	r1, #187	; 0xbb
 800394e:	2060      	movs	r0, #96	; 0x60
 8003950:	f7fd fa4c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003954:	2002      	movs	r0, #2
 8003956:	f7fe fc1b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 800395a:	227f      	movs	r2, #127	; 0x7f
 800395c:	21bc      	movs	r1, #188	; 0xbc
 800395e:	2060      	movs	r0, #96	; 0x60
 8003960:	f7fd fa44 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003964:	2002      	movs	r0, #2
 8003966:	f7fe fc13 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 800396a:	227f      	movs	r2, #127	; 0x7f
 800396c:	21bd      	movs	r1, #189	; 0xbd
 800396e:	2060      	movs	r0, #96	; 0x60
 8003970:	f7fd fa3c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003974:	2002      	movs	r0, #2
 8003976:	f7fe fc0b 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 800397a:	227f      	movs	r2, #127	; 0x7f
 800397c:	21be      	movs	r1, #190	; 0xbe
 800397e:	2060      	movs	r0, #96	; 0x60
 8003980:	f7fd fa34 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003984:	2002      	movs	r0, #2
 8003986:	f7fe fc03 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 800398a:	227f      	movs	r2, #127	; 0x7f
 800398c:	21bf      	movs	r1, #191	; 0xbf
 800398e:	2060      	movs	r0, #96	; 0x60
 8003990:	f7fd fa2c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003994:	2002      	movs	r0, #2
 8003996:	f7fe fbfb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 800399a:	227f      	movs	r2, #127	; 0x7f
 800399c:	21bf      	movs	r1, #191	; 0xbf
 800399e:	2060      	movs	r0, #96	; 0x60
 80039a0:	f7fd fa24 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039a4:	2002      	movs	r0, #2
 80039a6:	f7fe fbf3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 80039aa:	22aa      	movs	r2, #170	; 0xaa
 80039ac:	21c0      	movs	r1, #192	; 0xc0
 80039ae:	2060      	movs	r0, #96	; 0x60
 80039b0:	f7fd fa1c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039b4:	2002      	movs	r0, #2
 80039b6:	f7fe fbeb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 80039ba:	22c0      	movs	r2, #192	; 0xc0
 80039bc:	21c1      	movs	r1, #193	; 0xc1
 80039be:	2060      	movs	r0, #96	; 0x60
 80039c0:	f7fd fa14 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039c4:	2002      	movs	r0, #2
 80039c6:	f7fe fbe3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 80039ca:	2201      	movs	r2, #1
 80039cc:	21c2      	movs	r1, #194	; 0xc2
 80039ce:	2060      	movs	r0, #96	; 0x60
 80039d0:	f7fd fa0c 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039d4:	2002      	movs	r0, #2
 80039d6:	f7fe fbdb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 80039da:	224e      	movs	r2, #78	; 0x4e
 80039dc:	21c3      	movs	r1, #195	; 0xc3
 80039de:	2060      	movs	r0, #96	; 0x60
 80039e0:	f7fd fa04 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039e4:	2002      	movs	r0, #2
 80039e6:	f7fe fbd3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 80039ea:	2205      	movs	r2, #5
 80039ec:	21c6      	movs	r1, #198	; 0xc6
 80039ee:	2060      	movs	r0, #96	; 0x60
 80039f0:	f7fd f9fc 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80039f4:	2002      	movs	r0, #2
 80039f6:	f7fe fbcb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x81);
 80039fa:	2281      	movs	r2, #129	; 0x81
 80039fc:	21c7      	movs	r1, #199	; 0xc7
 80039fe:	2060      	movs	r0, #96	; 0x60
 8003a00:	f7fd f9f4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a04:	2002      	movs	r0, #2
 8003a06:	f7fe fbc3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 8003a0a:	22e0      	movs	r2, #224	; 0xe0
 8003a0c:	21c9      	movs	r1, #201	; 0xc9
 8003a0e:	2060      	movs	r0, #96	; 0x60
 8003a10:	f7fd f9ec 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a14:	2002      	movs	r0, #2
 8003a16:	f7fe fbbb 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 8003a1a:	22e8      	movs	r2, #232	; 0xe8
 8003a1c:	21ca      	movs	r1, #202	; 0xca
 8003a1e:	2060      	movs	r0, #96	; 0x60
 8003a20:	f7fd f9e4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a24:	2002      	movs	r0, #2
 8003a26:	f7fe fbb3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 8003a2a:	22f0      	movs	r2, #240	; 0xf0
 8003a2c:	21cb      	movs	r1, #203	; 0xcb
 8003a2e:	2060      	movs	r0, #96	; 0x60
 8003a30:	f7fd f9dc 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a34:	2002      	movs	r0, #2
 8003a36:	f7fe fbab 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 8003a3a:	22d8      	movs	r2, #216	; 0xd8
 8003a3c:	21cc      	movs	r1, #204	; 0xcc
 8003a3e:	2060      	movs	r0, #96	; 0x60
 8003a40:	f7fd f9d4 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a44:	2002      	movs	r0, #2
 8003a46:	f7fe fba3 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 8003a4a:	2293      	movs	r2, #147	; 0x93
 8003a4c:	21cd      	movs	r1, #205	; 0xcd
 8003a4e:	2060      	movs	r0, #96	; 0x60
 8003a50:	f7fd f9cc 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a54:	2002      	movs	r0, #2
 8003a56:	f7fe fb9b 	bl	8002190 <Delay>
}
 8003a5a:	bf00      	nop
 8003a5c:	bd80      	pop	{r7, pc}

08003a5e <DCMI_OV9655_QQVGASizeSetup>:
/**
 * @brief  Set the QQVGA size(120*160).
 * @param  None
 * @retval None
 */
void DCMI_OV9655_QQVGASizeSetup(void) {
 8003a5e:	b580      	push	{r7, lr}
 8003a60:	af00      	add	r7, sp, #0
	Delay(TIMEOUT);
 8003a62:	2002      	movs	r0, #2
 8003a64:	f7fe fb94 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x00, 0x00);
 8003a68:	2200      	movs	r2, #0
 8003a6a:	2100      	movs	r1, #0
 8003a6c:	2060      	movs	r0, #96	; 0x60
 8003a6e:	f7fd f9bd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a72:	2002      	movs	r0, #2
 8003a74:	f7fe fb8c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x01, 0x80);
 8003a78:	2280      	movs	r2, #128	; 0x80
 8003a7a:	2101      	movs	r1, #1
 8003a7c:	2060      	movs	r0, #96	; 0x60
 8003a7e:	f7fd f9b5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a82:	2002      	movs	r0, #2
 8003a84:	f7fe fb84 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x02, 0x80);
 8003a88:	2280      	movs	r2, #128	; 0x80
 8003a8a:	2102      	movs	r1, #2
 8003a8c:	2060      	movs	r0, #96	; 0x60
 8003a8e:	f7fd f9ad 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003a92:	2002      	movs	r0, #2
 8003a94:	f7fe fb7c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x03, 0x02);
 8003a98:	2202      	movs	r2, #2
 8003a9a:	2103      	movs	r1, #3
 8003a9c:	2060      	movs	r0, #96	; 0x60
 8003a9e:	f7fd f9a5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003aa2:	2002      	movs	r0, #2
 8003aa4:	f7fe fb74 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x04, 0x03);
 8003aa8:	2203      	movs	r2, #3
 8003aaa:	2104      	movs	r1, #4
 8003aac:	2060      	movs	r0, #96	; 0x60
 8003aae:	f7fd f99d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ab2:	2002      	movs	r0, #2
 8003ab4:	f7fe fb6c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x09, 0x01);
 8003ab8:	2201      	movs	r2, #1
 8003aba:	2109      	movs	r1, #9
 8003abc:	2060      	movs	r0, #96	; 0x60
 8003abe:	f7fd f995 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ac2:	2002      	movs	r0, #2
 8003ac4:	f7fe fb64 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0b, 0x57);
 8003ac8:	2257      	movs	r2, #87	; 0x57
 8003aca:	210b      	movs	r1, #11
 8003acc:	2060      	movs	r0, #96	; 0x60
 8003ace:	f7fd f98d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ad2:	2002      	movs	r0, #2
 8003ad4:	f7fe fb5c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0e, 0x61);
 8003ad8:	2261      	movs	r2, #97	; 0x61
 8003ada:	210e      	movs	r1, #14
 8003adc:	2060      	movs	r0, #96	; 0x60
 8003ade:	f7fd f985 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ae2:	2002      	movs	r0, #2
 8003ae4:	f7fe fb54 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x0f, 0x40);
 8003ae8:	2240      	movs	r2, #64	; 0x40
 8003aea:	210f      	movs	r1, #15
 8003aec:	2060      	movs	r0, #96	; 0x60
 8003aee:	f7fd f97d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003af2:	2002      	movs	r0, #2
 8003af4:	f7fe fb4c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x11, 0x01);
 8003af8:	2201      	movs	r2, #1
 8003afa:	2111      	movs	r1, #17
 8003afc:	2060      	movs	r0, #96	; 0x60
 8003afe:	f7fd f975 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b02:	2002      	movs	r0, #2
 8003b04:	f7fe fb44 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x12, 0x62);
 8003b08:	2262      	movs	r2, #98	; 0x62
 8003b0a:	2112      	movs	r1, #18
 8003b0c:	2060      	movs	r0, #96	; 0x60
 8003b0e:	f7fd f96d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b12:	2002      	movs	r0, #2
 8003b14:	f7fe fb3c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x13, 0xc7);
 8003b18:	22c7      	movs	r2, #199	; 0xc7
 8003b1a:	2113      	movs	r1, #19
 8003b1c:	2060      	movs	r0, #96	; 0x60
 8003b1e:	f7fd f965 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b22:	2002      	movs	r0, #2
 8003b24:	f7fe fb34 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x14, 0x3a);
 8003b28:	223a      	movs	r2, #58	; 0x3a
 8003b2a:	2114      	movs	r1, #20
 8003b2c:	2060      	movs	r0, #96	; 0x60
 8003b2e:	f7fd f95d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b32:	2002      	movs	r0, #2
 8003b34:	f7fe fb2c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x16, 0x24);
 8003b38:	2224      	movs	r2, #36	; 0x24
 8003b3a:	2116      	movs	r1, #22
 8003b3c:	2060      	movs	r0, #96	; 0x60
 8003b3e:	f7fd f955 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b42:	2002      	movs	r0, #2
 8003b44:	f7fe fb24 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x17, 0x18);
 8003b48:	2218      	movs	r2, #24
 8003b4a:	2117      	movs	r1, #23
 8003b4c:	2060      	movs	r0, #96	; 0x60
 8003b4e:	f7fd f94d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b52:	2002      	movs	r0, #2
 8003b54:	f7fe fb1c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x18, 0x04);
 8003b58:	2204      	movs	r2, #4
 8003b5a:	2118      	movs	r1, #24
 8003b5c:	2060      	movs	r0, #96	; 0x60
 8003b5e:	f7fd f945 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b62:	2002      	movs	r0, #2
 8003b64:	f7fe fb14 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x19, 0x01);
 8003b68:	2201      	movs	r2, #1
 8003b6a:	2119      	movs	r1, #25
 8003b6c:	2060      	movs	r0, #96	; 0x60
 8003b6e:	f7fd f93d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b72:	2002      	movs	r0, #2
 8003b74:	f7fe fb0c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1a, 0x81);
 8003b78:	2281      	movs	r2, #129	; 0x81
 8003b7a:	211a      	movs	r1, #26
 8003b7c:	2060      	movs	r0, #96	; 0x60
 8003b7e:	f7fd f935 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b82:	2002      	movs	r0, #2
 8003b84:	f7fe fb04 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x1e, 0x20);
 8003b88:	2220      	movs	r2, #32
 8003b8a:	211e      	movs	r1, #30
 8003b8c:	2060      	movs	r0, #96	; 0x60
 8003b8e:	f7fd f92d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003b92:	2002      	movs	r0, #2
 8003b94:	f7fe fafc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x24, 0x3c);
 8003b98:	223c      	movs	r2, #60	; 0x3c
 8003b9a:	2124      	movs	r1, #36	; 0x24
 8003b9c:	2060      	movs	r0, #96	; 0x60
 8003b9e:	f7fd f925 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ba2:	2002      	movs	r0, #2
 8003ba4:	f7fe faf4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x25, 0x36);
 8003ba8:	2236      	movs	r2, #54	; 0x36
 8003baa:	2125      	movs	r1, #37	; 0x25
 8003bac:	2060      	movs	r0, #96	; 0x60
 8003bae:	f7fd f91d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bb2:	2002      	movs	r0, #2
 8003bb4:	f7fe faec 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x26, 0x72);
 8003bb8:	2272      	movs	r2, #114	; 0x72
 8003bba:	2126      	movs	r1, #38	; 0x26
 8003bbc:	2060      	movs	r0, #96	; 0x60
 8003bbe:	f7fd f915 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bc2:	2002      	movs	r0, #2
 8003bc4:	f7fe fae4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x27, 0x08);
 8003bc8:	2208      	movs	r2, #8
 8003bca:	2127      	movs	r1, #39	; 0x27
 8003bcc:	2060      	movs	r0, #96	; 0x60
 8003bce:	f7fd f90d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bd2:	2002      	movs	r0, #2
 8003bd4:	f7fe fadc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x28, 0x08);
 8003bd8:	2208      	movs	r2, #8
 8003bda:	2128      	movs	r1, #40	; 0x28
 8003bdc:	2060      	movs	r0, #96	; 0x60
 8003bde:	f7fd f905 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003be2:	2002      	movs	r0, #2
 8003be4:	f7fe fad4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x29, 0x15);
 8003be8:	2215      	movs	r2, #21
 8003bea:	2129      	movs	r1, #41	; 0x29
 8003bec:	2060      	movs	r0, #96	; 0x60
 8003bee:	f7fd f8fd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003bf2:	2002      	movs	r0, #2
 8003bf4:	f7fe facc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2a, 0x00);
 8003bf8:	2200      	movs	r2, #0
 8003bfa:	212a      	movs	r1, #42	; 0x2a
 8003bfc:	2060      	movs	r0, #96	; 0x60
 8003bfe:	f7fd f8f5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c02:	2002      	movs	r0, #2
 8003c04:	f7fe fac4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2b, 0x00);
 8003c08:	2200      	movs	r2, #0
 8003c0a:	212b      	movs	r1, #43	; 0x2b
 8003c0c:	2060      	movs	r0, #96	; 0x60
 8003c0e:	f7fd f8ed 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c12:	2002      	movs	r0, #2
 8003c14:	f7fe fabc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x2c, 0x08);
 8003c18:	2208      	movs	r2, #8
 8003c1a:	212c      	movs	r1, #44	; 0x2c
 8003c1c:	2060      	movs	r0, #96	; 0x60
 8003c1e:	f7fd f8e5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c22:	2002      	movs	r0, #2
 8003c24:	f7fe fab4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x32, 0xa4);
 8003c28:	22a4      	movs	r2, #164	; 0xa4
 8003c2a:	2132      	movs	r1, #50	; 0x32
 8003c2c:	2060      	movs	r0, #96	; 0x60
 8003c2e:	f7fd f8dd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c32:	2002      	movs	r0, #2
 8003c34:	f7fe faac 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x33, 0x00);
 8003c38:	2200      	movs	r2, #0
 8003c3a:	2133      	movs	r1, #51	; 0x33
 8003c3c:	2060      	movs	r0, #96	; 0x60
 8003c3e:	f7fd f8d5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c42:	2002      	movs	r0, #2
 8003c44:	f7fe faa4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x34, 0x3f);
 8003c48:	223f      	movs	r2, #63	; 0x3f
 8003c4a:	2134      	movs	r1, #52	; 0x34
 8003c4c:	2060      	movs	r0, #96	; 0x60
 8003c4e:	f7fd f8cd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c52:	2002      	movs	r0, #2
 8003c54:	f7fe fa9c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x35, 0x00);
 8003c58:	2200      	movs	r2, #0
 8003c5a:	2135      	movs	r1, #53	; 0x35
 8003c5c:	2060      	movs	r0, #96	; 0x60
 8003c5e:	f7fd f8c5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c62:	2002      	movs	r0, #2
 8003c64:	f7fe fa94 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x36, 0x3a);
 8003c68:	223a      	movs	r2, #58	; 0x3a
 8003c6a:	2136      	movs	r1, #54	; 0x36
 8003c6c:	2060      	movs	r0, #96	; 0x60
 8003c6e:	f7fd f8bd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c72:	2002      	movs	r0, #2
 8003c74:	f7fe fa8c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x38, 0x72);
 8003c78:	2272      	movs	r2, #114	; 0x72
 8003c7a:	2138      	movs	r1, #56	; 0x38
 8003c7c:	2060      	movs	r0, #96	; 0x60
 8003c7e:	f7fd f8b5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c82:	2002      	movs	r0, #2
 8003c84:	f7fe fa84 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x39, 0x57);
 8003c88:	2257      	movs	r2, #87	; 0x57
 8003c8a:	2139      	movs	r1, #57	; 0x39
 8003c8c:	2060      	movs	r0, #96	; 0x60
 8003c8e:	f7fd f8ad 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003c92:	2002      	movs	r0, #2
 8003c94:	f7fe fa7c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3a, 0xcc);
 8003c98:	22cc      	movs	r2, #204	; 0xcc
 8003c9a:	213a      	movs	r1, #58	; 0x3a
 8003c9c:	2060      	movs	r0, #96	; 0x60
 8003c9e:	f7fd f8a5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ca2:	2002      	movs	r0, #2
 8003ca4:	f7fe fa74 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3b, 0x04);
 8003ca8:	2204      	movs	r2, #4
 8003caa:	213b      	movs	r1, #59	; 0x3b
 8003cac:	2060      	movs	r0, #96	; 0x60
 8003cae:	f7fd f89d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cb2:	2002      	movs	r0, #2
 8003cb4:	f7fe fa6c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3d, 0x99);
 8003cb8:	2299      	movs	r2, #153	; 0x99
 8003cba:	213d      	movs	r1, #61	; 0x3d
 8003cbc:	2060      	movs	r0, #96	; 0x60
 8003cbe:	f7fd f895 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cc2:	2002      	movs	r0, #2
 8003cc4:	f7fe fa64 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3e, 0x0e);
 8003cc8:	220e      	movs	r2, #14
 8003cca:	213e      	movs	r1, #62	; 0x3e
 8003ccc:	2060      	movs	r0, #96	; 0x60
 8003cce:	f7fd f88d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cd2:	2002      	movs	r0, #2
 8003cd4:	f7fe fa5c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x3f, 0xc1);
 8003cd8:	22c1      	movs	r2, #193	; 0xc1
 8003cda:	213f      	movs	r1, #63	; 0x3f
 8003cdc:	2060      	movs	r0, #96	; 0x60
 8003cde:	f7fd f885 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ce2:	2002      	movs	r0, #2
 8003ce4:	f7fe fa54 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x40, 0xc0);
 8003ce8:	22c0      	movs	r2, #192	; 0xc0
 8003cea:	2140      	movs	r1, #64	; 0x40
 8003cec:	2060      	movs	r0, #96	; 0x60
 8003cee:	f7fd f87d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003cf2:	2002      	movs	r0, #2
 8003cf4:	f7fe fa4c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x41, 0x41);
 8003cf8:	2241      	movs	r2, #65	; 0x41
 8003cfa:	2141      	movs	r1, #65	; 0x41
 8003cfc:	2060      	movs	r0, #96	; 0x60
 8003cfe:	f7fd f875 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d02:	2002      	movs	r0, #2
 8003d04:	f7fe fa44 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x42, 0xc0);
 8003d08:	22c0      	movs	r2, #192	; 0xc0
 8003d0a:	2142      	movs	r1, #66	; 0x42
 8003d0c:	2060      	movs	r0, #96	; 0x60
 8003d0e:	f7fd f86d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d12:	2002      	movs	r0, #2
 8003d14:	f7fe fa3c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x43, 0x0a);
 8003d18:	220a      	movs	r2, #10
 8003d1a:	2143      	movs	r1, #67	; 0x43
 8003d1c:	2060      	movs	r0, #96	; 0x60
 8003d1e:	f7fd f865 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d22:	2002      	movs	r0, #2
 8003d24:	f7fe fa34 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x44, 0xf0);
 8003d28:	22f0      	movs	r2, #240	; 0xf0
 8003d2a:	2144      	movs	r1, #68	; 0x44
 8003d2c:	2060      	movs	r0, #96	; 0x60
 8003d2e:	f7fd f85d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d32:	2002      	movs	r0, #2
 8003d34:	f7fe fa2c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x45, 0x46);
 8003d38:	2246      	movs	r2, #70	; 0x46
 8003d3a:	2145      	movs	r1, #69	; 0x45
 8003d3c:	2060      	movs	r0, #96	; 0x60
 8003d3e:	f7fd f855 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d42:	2002      	movs	r0, #2
 8003d44:	f7fe fa24 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x46, 0x62);
 8003d48:	2262      	movs	r2, #98	; 0x62
 8003d4a:	2146      	movs	r1, #70	; 0x46
 8003d4c:	2060      	movs	r0, #96	; 0x60
 8003d4e:	f7fd f84d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d52:	2002      	movs	r0, #2
 8003d54:	f7fe fa1c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x47, 0x2a);
 8003d58:	222a      	movs	r2, #42	; 0x2a
 8003d5a:	2147      	movs	r1, #71	; 0x47
 8003d5c:	2060      	movs	r0, #96	; 0x60
 8003d5e:	f7fd f845 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d62:	2002      	movs	r0, #2
 8003d64:	f7fe fa14 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x48, 0x3c);
 8003d68:	223c      	movs	r2, #60	; 0x3c
 8003d6a:	2148      	movs	r1, #72	; 0x48
 8003d6c:	2060      	movs	r0, #96	; 0x60
 8003d6e:	f7fd f83d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d72:	2002      	movs	r0, #2
 8003d74:	f7fe fa0c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4a, 0xfc);
 8003d78:	22fc      	movs	r2, #252	; 0xfc
 8003d7a:	214a      	movs	r1, #74	; 0x4a
 8003d7c:	2060      	movs	r0, #96	; 0x60
 8003d7e:	f7fd f835 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d82:	2002      	movs	r0, #2
 8003d84:	f7fe fa04 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4b, 0xfc);
 8003d88:	22fc      	movs	r2, #252	; 0xfc
 8003d8a:	214b      	movs	r1, #75	; 0x4b
 8003d8c:	2060      	movs	r0, #96	; 0x60
 8003d8e:	f7fd f82d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003d92:	2002      	movs	r0, #2
 8003d94:	f7fe f9fc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4c, 0x7f);
 8003d98:	227f      	movs	r2, #127	; 0x7f
 8003d9a:	214c      	movs	r1, #76	; 0x4c
 8003d9c:	2060      	movs	r0, #96	; 0x60
 8003d9e:	f7fd f825 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003da2:	2002      	movs	r0, #2
 8003da4:	f7fe f9f4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4d, 0x7f);
 8003da8:	227f      	movs	r2, #127	; 0x7f
 8003daa:	214d      	movs	r1, #77	; 0x4d
 8003dac:	2060      	movs	r0, #96	; 0x60
 8003dae:	f7fd f81d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003db2:	2002      	movs	r0, #2
 8003db4:	f7fe f9ec 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4e, 0x7f);
 8003db8:	227f      	movs	r2, #127	; 0x7f
 8003dba:	214e      	movs	r1, #78	; 0x4e
 8003dbc:	2060      	movs	r0, #96	; 0x60
 8003dbe:	f7fd f815 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dc2:	2002      	movs	r0, #2
 8003dc4:	f7fe f9e4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x4f, 0x98);
 8003dc8:	2298      	movs	r2, #152	; 0x98
 8003dca:	214f      	movs	r1, #79	; 0x4f
 8003dcc:	2060      	movs	r0, #96	; 0x60
 8003dce:	f7fd f80d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003dd2:	2002      	movs	r0, #2
 8003dd4:	f7fe f9dc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x50, 0x98);
 8003dd8:	2298      	movs	r2, #152	; 0x98
 8003dda:	2150      	movs	r1, #80	; 0x50
 8003ddc:	2060      	movs	r0, #96	; 0x60
 8003dde:	f7fd f805 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003de2:	2002      	movs	r0, #2
 8003de4:	f7fe f9d4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x51, 0x00);
 8003de8:	2200      	movs	r2, #0
 8003dea:	2151      	movs	r1, #81	; 0x51
 8003dec:	2060      	movs	r0, #96	; 0x60
 8003dee:	f7fc fffd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003df2:	2002      	movs	r0, #2
 8003df4:	f7fe f9cc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x52, 0x28);
 8003df8:	2228      	movs	r2, #40	; 0x28
 8003dfa:	2152      	movs	r1, #82	; 0x52
 8003dfc:	2060      	movs	r0, #96	; 0x60
 8003dfe:	f7fc fff5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e02:	2002      	movs	r0, #2
 8003e04:	f7fe f9c4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x53, 0x70);
 8003e08:	2270      	movs	r2, #112	; 0x70
 8003e0a:	2153      	movs	r1, #83	; 0x53
 8003e0c:	2060      	movs	r0, #96	; 0x60
 8003e0e:	f7fc ffed 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e12:	2002      	movs	r0, #2
 8003e14:	f7fe f9bc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x54, 0x98);
 8003e18:	2298      	movs	r2, #152	; 0x98
 8003e1a:	2154      	movs	r1, #84	; 0x54
 8003e1c:	2060      	movs	r0, #96	; 0x60
 8003e1e:	f7fc ffe5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e22:	2002      	movs	r0, #2
 8003e24:	f7fe f9b4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x58, 0x1a);
 8003e28:	221a      	movs	r2, #26
 8003e2a:	2158      	movs	r1, #88	; 0x58
 8003e2c:	2060      	movs	r0, #96	; 0x60
 8003e2e:	f7fc ffdd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e32:	2002      	movs	r0, #2
 8003e34:	f7fe f9ac 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x59, 0x85);
 8003e38:	2285      	movs	r2, #133	; 0x85
 8003e3a:	2159      	movs	r1, #89	; 0x59
 8003e3c:	2060      	movs	r0, #96	; 0x60
 8003e3e:	f7fc ffd5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e42:	2002      	movs	r0, #2
 8003e44:	f7fe f9a4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5a, 0xa9);
 8003e48:	22a9      	movs	r2, #169	; 0xa9
 8003e4a:	215a      	movs	r1, #90	; 0x5a
 8003e4c:	2060      	movs	r0, #96	; 0x60
 8003e4e:	f7fc ffcd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e52:	2002      	movs	r0, #2
 8003e54:	f7fe f99c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5b, 0x64);
 8003e58:	2264      	movs	r2, #100	; 0x64
 8003e5a:	215b      	movs	r1, #91	; 0x5b
 8003e5c:	2060      	movs	r0, #96	; 0x60
 8003e5e:	f7fc ffc5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e62:	2002      	movs	r0, #2
 8003e64:	f7fe f994 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5c, 0x84);
 8003e68:	2284      	movs	r2, #132	; 0x84
 8003e6a:	215c      	movs	r1, #92	; 0x5c
 8003e6c:	2060      	movs	r0, #96	; 0x60
 8003e6e:	f7fc ffbd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e72:	2002      	movs	r0, #2
 8003e74:	f7fe f98c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5d, 0x53);
 8003e78:	2253      	movs	r2, #83	; 0x53
 8003e7a:	215d      	movs	r1, #93	; 0x5d
 8003e7c:	2060      	movs	r0, #96	; 0x60
 8003e7e:	f7fc ffb5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e82:	2002      	movs	r0, #2
 8003e84:	f7fe f984 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5e, 0x0e);
 8003e88:	220e      	movs	r2, #14
 8003e8a:	215e      	movs	r1, #94	; 0x5e
 8003e8c:	2060      	movs	r0, #96	; 0x60
 8003e8e:	f7fc ffad 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003e92:	2002      	movs	r0, #2
 8003e94:	f7fe f97c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x5f, 0xf0);
 8003e98:	22f0      	movs	r2, #240	; 0xf0
 8003e9a:	215f      	movs	r1, #95	; 0x5f
 8003e9c:	2060      	movs	r0, #96	; 0x60
 8003e9e:	f7fc ffa5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ea2:	2002      	movs	r0, #2
 8003ea4:	f7fe f974 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x60, 0xf0);
 8003ea8:	22f0      	movs	r2, #240	; 0xf0
 8003eaa:	2160      	movs	r1, #96	; 0x60
 8003eac:	2060      	movs	r0, #96	; 0x60
 8003eae:	f7fc ff9d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003eb2:	2002      	movs	r0, #2
 8003eb4:	f7fe f96c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x61, 0xf0);
 8003eb8:	22f0      	movs	r2, #240	; 0xf0
 8003eba:	2161      	movs	r1, #97	; 0x61
 8003ebc:	2060      	movs	r0, #96	; 0x60
 8003ebe:	f7fc ff95 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ec2:	2002      	movs	r0, #2
 8003ec4:	f7fe f964 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x62, 0x00);
 8003ec8:	2200      	movs	r2, #0
 8003eca:	2162      	movs	r1, #98	; 0x62
 8003ecc:	2060      	movs	r0, #96	; 0x60
 8003ece:	f7fc ff8d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ed2:	2002      	movs	r0, #2
 8003ed4:	f7fe f95c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x63, 0x00);
 8003ed8:	2200      	movs	r2, #0
 8003eda:	2163      	movs	r1, #99	; 0x63
 8003edc:	2060      	movs	r0, #96	; 0x60
 8003ede:	f7fc ff85 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ee2:	2002      	movs	r0, #2
 8003ee4:	f7fe f954 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x64, 0x02);
 8003ee8:	2202      	movs	r2, #2
 8003eea:	2164      	movs	r1, #100	; 0x64
 8003eec:	2060      	movs	r0, #96	; 0x60
 8003eee:	f7fc ff7d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ef2:	2002      	movs	r0, #2
 8003ef4:	f7fe f94c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x65, 0x20);
 8003ef8:	2220      	movs	r2, #32
 8003efa:	2165      	movs	r1, #101	; 0x65
 8003efc:	2060      	movs	r0, #96	; 0x60
 8003efe:	f7fc ff75 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f02:	2002      	movs	r0, #2
 8003f04:	f7fe f944 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x66, 0x00);
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2166      	movs	r1, #102	; 0x66
 8003f0c:	2060      	movs	r0, #96	; 0x60
 8003f0e:	f7fc ff6d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f12:	2002      	movs	r0, #2
 8003f14:	f7fe f93c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x69, 0x0a);
 8003f18:	220a      	movs	r2, #10
 8003f1a:	2169      	movs	r1, #105	; 0x69
 8003f1c:	2060      	movs	r0, #96	; 0x60
 8003f1e:	f7fc ff65 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f22:	2002      	movs	r0, #2
 8003f24:	f7fe f934 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6b, 0x5a);
 8003f28:	225a      	movs	r2, #90	; 0x5a
 8003f2a:	216b      	movs	r1, #107	; 0x6b
 8003f2c:	2060      	movs	r0, #96	; 0x60
 8003f2e:	f7fc ff5d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f32:	2002      	movs	r0, #2
 8003f34:	f7fe f92c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6c, 0x04);
 8003f38:	2204      	movs	r2, #4
 8003f3a:	216c      	movs	r1, #108	; 0x6c
 8003f3c:	2060      	movs	r0, #96	; 0x60
 8003f3e:	f7fc ff55 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f42:	2002      	movs	r0, #2
 8003f44:	f7fe f924 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6d, 0x55);
 8003f48:	2255      	movs	r2, #85	; 0x55
 8003f4a:	216d      	movs	r1, #109	; 0x6d
 8003f4c:	2060      	movs	r0, #96	; 0x60
 8003f4e:	f7fc ff4d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f52:	2002      	movs	r0, #2
 8003f54:	f7fe f91c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6e, 0x00);
 8003f58:	2200      	movs	r2, #0
 8003f5a:	216e      	movs	r1, #110	; 0x6e
 8003f5c:	2060      	movs	r0, #96	; 0x60
 8003f5e:	f7fc ff45 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f62:	2002      	movs	r0, #2
 8003f64:	f7fe f914 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x6f, 0x9d);
 8003f68:	229d      	movs	r2, #157	; 0x9d
 8003f6a:	216f      	movs	r1, #111	; 0x6f
 8003f6c:	2060      	movs	r0, #96	; 0x60
 8003f6e:	f7fc ff3d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f72:	2002      	movs	r0, #2
 8003f74:	f7fe f90c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x70, 0x21);
 8003f78:	2221      	movs	r2, #33	; 0x21
 8003f7a:	2170      	movs	r1, #112	; 0x70
 8003f7c:	2060      	movs	r0, #96	; 0x60
 8003f7e:	f7fc ff35 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f82:	2002      	movs	r0, #2
 8003f84:	f7fe f904 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x71, 0x78);
 8003f88:	2278      	movs	r2, #120	; 0x78
 8003f8a:	2171      	movs	r1, #113	; 0x71
 8003f8c:	2060      	movs	r0, #96	; 0x60
 8003f8e:	f7fc ff2d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003f92:	2002      	movs	r0, #2
 8003f94:	f7fe f8fc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x72, 0x22);
 8003f98:	2222      	movs	r2, #34	; 0x22
 8003f9a:	2172      	movs	r1, #114	; 0x72
 8003f9c:	2060      	movs	r0, #96	; 0x60
 8003f9e:	f7fc ff25 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fa2:	2002      	movs	r0, #2
 8003fa4:	f7fe f8f4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x73, 0x02);
 8003fa8:	2202      	movs	r2, #2
 8003faa:	2173      	movs	r1, #115	; 0x73
 8003fac:	2060      	movs	r0, #96	; 0x60
 8003fae:	f7fc ff1d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fb2:	2002      	movs	r0, #2
 8003fb4:	f7fe f8ec 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x74, 0x10);
 8003fb8:	2210      	movs	r2, #16
 8003fba:	2174      	movs	r1, #116	; 0x74
 8003fbc:	2060      	movs	r0, #96	; 0x60
 8003fbe:	f7fc ff15 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fc2:	2002      	movs	r0, #2
 8003fc4:	f7fe f8e4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x75, 0x10);
 8003fc8:	2210      	movs	r2, #16
 8003fca:	2175      	movs	r1, #117	; 0x75
 8003fcc:	2060      	movs	r0, #96	; 0x60
 8003fce:	f7fc ff0d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fd2:	2002      	movs	r0, #2
 8003fd4:	f7fe f8dc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x76, 0x01);
 8003fd8:	2201      	movs	r2, #1
 8003fda:	2176      	movs	r1, #118	; 0x76
 8003fdc:	2060      	movs	r0, #96	; 0x60
 8003fde:	f7fc ff05 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003fe2:	2002      	movs	r0, #2
 8003fe4:	f7fe f8d4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x77, 0x02);
 8003fe8:	2202      	movs	r2, #2
 8003fea:	2177      	movs	r1, #119	; 0x77
 8003fec:	2060      	movs	r0, #96	; 0x60
 8003fee:	f7fc fefd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8003ff2:	2002      	movs	r0, #2
 8003ff4:	f7fe f8cc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7A, 0x12);
 8003ff8:	2212      	movs	r2, #18
 8003ffa:	217a      	movs	r1, #122	; 0x7a
 8003ffc:	2060      	movs	r0, #96	; 0x60
 8003ffe:	f7fc fef5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004002:	2002      	movs	r0, #2
 8004004:	f7fe f8c4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7B, 0x08);
 8004008:	2208      	movs	r2, #8
 800400a:	217b      	movs	r1, #123	; 0x7b
 800400c:	2060      	movs	r0, #96	; 0x60
 800400e:	f7fc feed 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004012:	2002      	movs	r0, #2
 8004014:	f7fe f8bc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7C, 0x16);
 8004018:	2216      	movs	r2, #22
 800401a:	217c      	movs	r1, #124	; 0x7c
 800401c:	2060      	movs	r0, #96	; 0x60
 800401e:	f7fc fee5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004022:	2002      	movs	r0, #2
 8004024:	f7fe f8b4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7D, 0x30);
 8004028:	2230      	movs	r2, #48	; 0x30
 800402a:	217d      	movs	r1, #125	; 0x7d
 800402c:	2060      	movs	r0, #96	; 0x60
 800402e:	f7fc fedd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004032:	2002      	movs	r0, #2
 8004034:	f7fe f8ac 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7E, 0x5e);
 8004038:	225e      	movs	r2, #94	; 0x5e
 800403a:	217e      	movs	r1, #126	; 0x7e
 800403c:	2060      	movs	r0, #96	; 0x60
 800403e:	f7fc fed5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004042:	2002      	movs	r0, #2
 8004044:	f7fe f8a4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x7F, 0x72);
 8004048:	2272      	movs	r2, #114	; 0x72
 800404a:	217f      	movs	r1, #127	; 0x7f
 800404c:	2060      	movs	r0, #96	; 0x60
 800404e:	f7fc fecd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004052:	2002      	movs	r0, #2
 8004054:	f7fe f89c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x80, 0x82);
 8004058:	2282      	movs	r2, #130	; 0x82
 800405a:	2180      	movs	r1, #128	; 0x80
 800405c:	2060      	movs	r0, #96	; 0x60
 800405e:	f7fc fec5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004062:	2002      	movs	r0, #2
 8004064:	f7fe f894 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x81, 0x8e);
 8004068:	228e      	movs	r2, #142	; 0x8e
 800406a:	2181      	movs	r1, #129	; 0x81
 800406c:	2060      	movs	r0, #96	; 0x60
 800406e:	f7fc febd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004072:	2002      	movs	r0, #2
 8004074:	f7fe f88c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x82, 0x9a);
 8004078:	229a      	movs	r2, #154	; 0x9a
 800407a:	2182      	movs	r1, #130	; 0x82
 800407c:	2060      	movs	r0, #96	; 0x60
 800407e:	f7fc feb5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004082:	2002      	movs	r0, #2
 8004084:	f7fe f884 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x83, 0xa4);
 8004088:	22a4      	movs	r2, #164	; 0xa4
 800408a:	2183      	movs	r1, #131	; 0x83
 800408c:	2060      	movs	r0, #96	; 0x60
 800408e:	f7fc fead 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004092:	2002      	movs	r0, #2
 8004094:	f7fe f87c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x84, 0xac);
 8004098:	22ac      	movs	r2, #172	; 0xac
 800409a:	2184      	movs	r1, #132	; 0x84
 800409c:	2060      	movs	r0, #96	; 0x60
 800409e:	f7fc fea5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040a2:	2002      	movs	r0, #2
 80040a4:	f7fe f874 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x85, 0xb8);
 80040a8:	22b8      	movs	r2, #184	; 0xb8
 80040aa:	2185      	movs	r1, #133	; 0x85
 80040ac:	2060      	movs	r0, #96	; 0x60
 80040ae:	f7fc fe9d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040b2:	2002      	movs	r0, #2
 80040b4:	f7fe f86c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x86, 0xc3);
 80040b8:	22c3      	movs	r2, #195	; 0xc3
 80040ba:	2186      	movs	r1, #134	; 0x86
 80040bc:	2060      	movs	r0, #96	; 0x60
 80040be:	f7fc fe95 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040c2:	2002      	movs	r0, #2
 80040c4:	f7fe f864 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x87, 0xd6);
 80040c8:	22d6      	movs	r2, #214	; 0xd6
 80040ca:	2187      	movs	r1, #135	; 0x87
 80040cc:	2060      	movs	r0, #96	; 0x60
 80040ce:	f7fc fe8d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040d2:	2002      	movs	r0, #2
 80040d4:	f7fe f85c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x88, 0xe6);
 80040d8:	22e6      	movs	r2, #230	; 0xe6
 80040da:	2188      	movs	r1, #136	; 0x88
 80040dc:	2060      	movs	r0, #96	; 0x60
 80040de:	f7fc fe85 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040e2:	2002      	movs	r0, #2
 80040e4:	f7fe f854 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x89, 0xf2);
 80040e8:	22f2      	movs	r2, #242	; 0xf2
 80040ea:	2189      	movs	r1, #137	; 0x89
 80040ec:	2060      	movs	r0, #96	; 0x60
 80040ee:	f7fc fe7d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80040f2:	2002      	movs	r0, #2
 80040f4:	f7fe f84c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8a, 0x24);
 80040f8:	2224      	movs	r2, #36	; 0x24
 80040fa:	218a      	movs	r1, #138	; 0x8a
 80040fc:	2060      	movs	r0, #96	; 0x60
 80040fe:	f7fc fe75 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004102:	2002      	movs	r0, #2
 8004104:	f7fe f844 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x8c, 0x80);
 8004108:	2280      	movs	r2, #128	; 0x80
 800410a:	218c      	movs	r1, #140	; 0x8c
 800410c:	2060      	movs	r0, #96	; 0x60
 800410e:	f7fc fe6d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004112:	2002      	movs	r0, #2
 8004114:	f7fe f83c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x90, 0x7d);
 8004118:	227d      	movs	r2, #125	; 0x7d
 800411a:	2190      	movs	r1, #144	; 0x90
 800411c:	2060      	movs	r0, #96	; 0x60
 800411e:	f7fc fe65 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004122:	2002      	movs	r0, #2
 8004124:	f7fe f834 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x91, 0x7b);
 8004128:	227b      	movs	r2, #123	; 0x7b
 800412a:	2191      	movs	r1, #145	; 0x91
 800412c:	2060      	movs	r0, #96	; 0x60
 800412e:	f7fc fe5d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004132:	2002      	movs	r0, #2
 8004134:	f7fe f82c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9d, 0x02);
 8004138:	2202      	movs	r2, #2
 800413a:	219d      	movs	r1, #157	; 0x9d
 800413c:	2060      	movs	r0, #96	; 0x60
 800413e:	f7fc fe55 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004142:	2002      	movs	r0, #2
 8004144:	f7fe f824 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9e, 0x02);
 8004148:	2202      	movs	r2, #2
 800414a:	219e      	movs	r1, #158	; 0x9e
 800414c:	2060      	movs	r0, #96	; 0x60
 800414e:	f7fc fe4d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004152:	2002      	movs	r0, #2
 8004154:	f7fe f81c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0x9f, 0x7a);
 8004158:	227a      	movs	r2, #122	; 0x7a
 800415a:	219f      	movs	r1, #159	; 0x9f
 800415c:	2060      	movs	r0, #96	; 0x60
 800415e:	f7fc fe45 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004162:	2002      	movs	r0, #2
 8004164:	f7fe f814 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa0, 0x79);
 8004168:	2279      	movs	r2, #121	; 0x79
 800416a:	21a0      	movs	r1, #160	; 0xa0
 800416c:	2060      	movs	r0, #96	; 0x60
 800416e:	f7fc fe3d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004172:	2002      	movs	r0, #2
 8004174:	f7fe f80c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa1, 0x40);
 8004178:	2240      	movs	r2, #64	; 0x40
 800417a:	21a1      	movs	r1, #161	; 0xa1
 800417c:	2060      	movs	r0, #96	; 0x60
 800417e:	f7fc fe35 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004182:	2002      	movs	r0, #2
 8004184:	f7fe f804 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa4, 0x50);
 8004188:	2250      	movs	r2, #80	; 0x50
 800418a:	21a4      	movs	r1, #164	; 0xa4
 800418c:	2060      	movs	r0, #96	; 0x60
 800418e:	f7fc fe2d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004192:	2002      	movs	r0, #2
 8004194:	f7fd fffc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa5, 0x68);
 8004198:	2268      	movs	r2, #104	; 0x68
 800419a:	21a5      	movs	r1, #165	; 0xa5
 800419c:	2060      	movs	r0, #96	; 0x60
 800419e:	f7fc fe25 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041a2:	2002      	movs	r0, #2
 80041a4:	f7fd fff4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa6, 0x4a);
 80041a8:	224a      	movs	r2, #74	; 0x4a
 80041aa:	21a6      	movs	r1, #166	; 0xa6
 80041ac:	2060      	movs	r0, #96	; 0x60
 80041ae:	f7fc fe1d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041b2:	2002      	movs	r0, #2
 80041b4:	f7fd ffec 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa8, 0xc1);
 80041b8:	22c1      	movs	r2, #193	; 0xc1
 80041ba:	21a8      	movs	r1, #168	; 0xa8
 80041bc:	2060      	movs	r0, #96	; 0x60
 80041be:	f7fc fe15 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041c2:	2002      	movs	r0, #2
 80041c4:	f7fd ffe4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xa9, 0xef);
 80041c8:	22ef      	movs	r2, #239	; 0xef
 80041ca:	21a9      	movs	r1, #169	; 0xa9
 80041cc:	2060      	movs	r0, #96	; 0x60
 80041ce:	f7fc fe0d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041d2:	2002      	movs	r0, #2
 80041d4:	f7fd ffdc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaa, 0x92);
 80041d8:	2292      	movs	r2, #146	; 0x92
 80041da:	21aa      	movs	r1, #170	; 0xaa
 80041dc:	2060      	movs	r0, #96	; 0x60
 80041de:	f7fc fe05 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041e2:	2002      	movs	r0, #2
 80041e4:	f7fd ffd4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xab, 0x04);
 80041e8:	2204      	movs	r2, #4
 80041ea:	21ab      	movs	r1, #171	; 0xab
 80041ec:	2060      	movs	r0, #96	; 0x60
 80041ee:	f7fc fdfd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80041f2:	2002      	movs	r0, #2
 80041f4:	f7fd ffcc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xac, 0x80);
 80041f8:	2280      	movs	r2, #128	; 0x80
 80041fa:	21ac      	movs	r1, #172	; 0xac
 80041fc:	2060      	movs	r0, #96	; 0x60
 80041fe:	f7fc fdf5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004202:	2002      	movs	r0, #2
 8004204:	f7fd ffc4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xad, 0x80);
 8004208:	2280      	movs	r2, #128	; 0x80
 800420a:	21ad      	movs	r1, #173	; 0xad
 800420c:	2060      	movs	r0, #96	; 0x60
 800420e:	f7fc fded 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004212:	2002      	movs	r0, #2
 8004214:	f7fd ffbc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xae, 0x80);
 8004218:	2280      	movs	r2, #128	; 0x80
 800421a:	21ae      	movs	r1, #174	; 0xae
 800421c:	2060      	movs	r0, #96	; 0x60
 800421e:	f7fc fde5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004222:	2002      	movs	r0, #2
 8004224:	f7fd ffb4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xaf, 0x80);
 8004228:	2280      	movs	r2, #128	; 0x80
 800422a:	21af      	movs	r1, #175	; 0xaf
 800422c:	2060      	movs	r0, #96	; 0x60
 800422e:	f7fc fddd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004232:	2002      	movs	r0, #2
 8004234:	f7fd ffac 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb2, 0xf2);
 8004238:	22f2      	movs	r2, #242	; 0xf2
 800423a:	21b2      	movs	r1, #178	; 0xb2
 800423c:	2060      	movs	r0, #96	; 0x60
 800423e:	f7fc fdd5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004242:	2002      	movs	r0, #2
 8004244:	f7fd ffa4 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb3, 0x20);
 8004248:	2220      	movs	r2, #32
 800424a:	21b3      	movs	r1, #179	; 0xb3
 800424c:	2060      	movs	r0, #96	; 0x60
 800424e:	f7fc fdcd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004252:	2002      	movs	r0, #2
 8004254:	f7fd ff9c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb4, 0x20);
 8004258:	2220      	movs	r2, #32
 800425a:	21b4      	movs	r1, #180	; 0xb4
 800425c:	2060      	movs	r0, #96	; 0x60
 800425e:	f7fc fdc5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004262:	2002      	movs	r0, #2
 8004264:	f7fd ff94 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb5, 0x00);
 8004268:	2200      	movs	r2, #0
 800426a:	21b5      	movs	r1, #181	; 0xb5
 800426c:	2060      	movs	r0, #96	; 0x60
 800426e:	f7fc fdbd 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004272:	2002      	movs	r0, #2
 8004274:	f7fd ff8c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8004278:	22af      	movs	r2, #175	; 0xaf
 800427a:	21b6      	movs	r1, #182	; 0xb6
 800427c:	2060      	movs	r0, #96	; 0x60
 800427e:	f7fc fdb5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004282:	2002      	movs	r0, #2
 8004284:	f7fd ff84 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xb6, 0xaf);
 8004288:	22af      	movs	r2, #175	; 0xaf
 800428a:	21b6      	movs	r1, #182	; 0xb6
 800428c:	2060      	movs	r0, #96	; 0x60
 800428e:	f7fc fdad 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004292:	2002      	movs	r0, #2
 8004294:	f7fd ff7c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbb, 0xae);
 8004298:	22ae      	movs	r2, #174	; 0xae
 800429a:	21bb      	movs	r1, #187	; 0xbb
 800429c:	2060      	movs	r0, #96	; 0x60
 800429e:	f7fc fda5 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042a2:	2002      	movs	r0, #2
 80042a4:	f7fd ff74 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbc, 0x7f);
 80042a8:	227f      	movs	r2, #127	; 0x7f
 80042aa:	21bc      	movs	r1, #188	; 0xbc
 80042ac:	2060      	movs	r0, #96	; 0x60
 80042ae:	f7fc fd9d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042b2:	2002      	movs	r0, #2
 80042b4:	f7fd ff6c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbd, 0x7f);
 80042b8:	227f      	movs	r2, #127	; 0x7f
 80042ba:	21bd      	movs	r1, #189	; 0xbd
 80042bc:	2060      	movs	r0, #96	; 0x60
 80042be:	f7fc fd95 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042c2:	2002      	movs	r0, #2
 80042c4:	f7fd ff64 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbe, 0x7f);
 80042c8:	227f      	movs	r2, #127	; 0x7f
 80042ca:	21be      	movs	r1, #190	; 0xbe
 80042cc:	2060      	movs	r0, #96	; 0x60
 80042ce:	f7fc fd8d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042d2:	2002      	movs	r0, #2
 80042d4:	f7fd ff5c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 80042d8:	227f      	movs	r2, #127	; 0x7f
 80042da:	21bf      	movs	r1, #191	; 0xbf
 80042dc:	2060      	movs	r0, #96	; 0x60
 80042de:	f7fc fd85 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042e2:	2002      	movs	r0, #2
 80042e4:	f7fd ff54 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xbf, 0x7f);
 80042e8:	227f      	movs	r2, #127	; 0x7f
 80042ea:	21bf      	movs	r1, #191	; 0xbf
 80042ec:	2060      	movs	r0, #96	; 0x60
 80042ee:	f7fc fd7d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80042f2:	2002      	movs	r0, #2
 80042f4:	f7fd ff4c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc0, 0xaa);
 80042f8:	22aa      	movs	r2, #170	; 0xaa
 80042fa:	21c0      	movs	r1, #192	; 0xc0
 80042fc:	2060      	movs	r0, #96	; 0x60
 80042fe:	f7fc fd75 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004302:	2002      	movs	r0, #2
 8004304:	f7fd ff44 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc1, 0xc0);
 8004308:	22c0      	movs	r2, #192	; 0xc0
 800430a:	21c1      	movs	r1, #193	; 0xc1
 800430c:	2060      	movs	r0, #96	; 0x60
 800430e:	f7fc fd6d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004312:	2002      	movs	r0, #2
 8004314:	f7fd ff3c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc2, 0x01);
 8004318:	2201      	movs	r2, #1
 800431a:	21c2      	movs	r1, #194	; 0xc2
 800431c:	2060      	movs	r0, #96	; 0x60
 800431e:	f7fc fd65 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004322:	2002      	movs	r0, #2
 8004324:	f7fd ff34 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc3, 0x4e);
 8004328:	224e      	movs	r2, #78	; 0x4e
 800432a:	21c3      	movs	r1, #195	; 0xc3
 800432c:	2060      	movs	r0, #96	; 0x60
 800432e:	f7fc fd5d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004332:	2002      	movs	r0, #2
 8004334:	f7fd ff2c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc6, 0x05);
 8004338:	2205      	movs	r2, #5
 800433a:	21c6      	movs	r1, #198	; 0xc6
 800433c:	2060      	movs	r0, #96	; 0x60
 800433e:	f7fc fd55 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004342:	2002      	movs	r0, #2
 8004344:	f7fd ff24 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc7, 0x82);
 8004348:	2282      	movs	r2, #130	; 0x82
 800434a:	21c7      	movs	r1, #199	; 0xc7
 800434c:	2060      	movs	r0, #96	; 0x60
 800434e:	f7fc fd4d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004352:	2002      	movs	r0, #2
 8004354:	f7fd ff1c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xc9, 0xe0);
 8004358:	22e0      	movs	r2, #224	; 0xe0
 800435a:	21c9      	movs	r1, #201	; 0xc9
 800435c:	2060      	movs	r0, #96	; 0x60
 800435e:	f7fc fd45 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004362:	2002      	movs	r0, #2
 8004364:	f7fd ff14 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xca, 0xe8);
 8004368:	22e8      	movs	r2, #232	; 0xe8
 800436a:	21ca      	movs	r1, #202	; 0xca
 800436c:	2060      	movs	r0, #96	; 0x60
 800436e:	f7fc fd3d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004372:	2002      	movs	r0, #2
 8004374:	f7fd ff0c 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcb, 0xf0);
 8004378:	22f0      	movs	r2, #240	; 0xf0
 800437a:	21cb      	movs	r1, #203	; 0xcb
 800437c:	2060      	movs	r0, #96	; 0x60
 800437e:	f7fc fd35 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004382:	2002      	movs	r0, #2
 8004384:	f7fd ff04 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcc, 0xd8);
 8004388:	22d8      	movs	r2, #216	; 0xd8
 800438a:	21cc      	movs	r1, #204	; 0xcc
 800438c:	2060      	movs	r0, #96	; 0x60
 800438e:	f7fc fd2d 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 8004392:	2002      	movs	r0, #2
 8004394:	f7fd fefc 	bl	8002190 <Delay>
	DCMI_SingleRandomWrite(OV9655_DEVICE_WRITE_ADDRESS, 0xcd, 0x93);
 8004398:	2293      	movs	r2, #147	; 0x93
 800439a:	21cd      	movs	r1, #205	; 0xcd
 800439c:	2060      	movs	r0, #96	; 0x60
 800439e:	f7fc fd25 	bl	8000dec <DCMI_SingleRandomWrite>
	Delay(TIMEOUT);
 80043a2:	2002      	movs	r0, #2
 80043a4:	f7fd fef4 	bl	8002190 <Delay>
}
 80043a8:	bf00      	nop
 80043aa:	bd80      	pop	{r7, pc}

080043ac <HAL_Init>:
 * @note   SysTick is used as time base for the HAL_Delay() function, the application
 *         need to ensure that the SysTick time base is always set to 1 millisecond
 *         to have correct HAL operation.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_Init(void) {
 80043ac:	b580      	push	{r7, lr}
 80043ae:	af00      	add	r7, sp, #0
	/* Configure Flash prefetch, Instruction cache, Data cache */
#if (INSTRUCTION_CACHE_ENABLE != 0)
	__HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80043b0:	4b0e      	ldr	r3, [pc, #56]	; (80043ec <HAL_Init+0x40>)
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a0d      	ldr	r2, [pc, #52]	; (80043ec <HAL_Init+0x40>)
 80043b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80043ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0)
	__HAL_FLASH_DATA_CACHE_ENABLE();
 80043bc:	4b0b      	ldr	r3, [pc, #44]	; (80043ec <HAL_Init+0x40>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	4a0a      	ldr	r2, [pc, #40]	; (80043ec <HAL_Init+0x40>)
 80043c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80043c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0)
	__HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80043c8:	4b08      	ldr	r3, [pc, #32]	; (80043ec <HAL_Init+0x40>)
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	4a07      	ldr	r2, [pc, #28]	; (80043ec <HAL_Init+0x40>)
 80043ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

	/* Set Interrupt Group Priority */
	HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80043d4:	2003      	movs	r0, #3
 80043d6:	f000 f939 	bl	800464c <HAL_NVIC_SetPriorityGrouping>

	/* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
	HAL_InitTick(TICK_INT_PRIORITY);
 80043da:	200f      	movs	r0, #15
 80043dc:	f000 f808 	bl	80043f0 <HAL_InitTick>

	/* Init the low level hardware */
	HAL_MspInit();
 80043e0:	f005 fad1 	bl	8009986 <HAL_MspInit>

	/* Return function status */
	return HAL_OK;
 80043e4:	2300      	movs	r3, #0
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	bd80      	pop	{r7, pc}
 80043ea:	bf00      	nop
 80043ec:	40023c00 	.word	0x40023c00

080043f0 <HAL_InitTick>:
 *       The function is declared as __weak  to be overwritten  in case of other
 *       implementation  in user file.
 * @param TickPriority: Tick interrupt priority.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority) {
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b082      	sub	sp, #8
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
	/*Configure the SysTick to have interrupt in 1ms time basis*/
	HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / 1000);
 80043f8:	f005 ff90 	bl	800a31c <HAL_RCC_GetHCLKFreq>
 80043fc:	4603      	mov	r3, r0
 80043fe:	4a09      	ldr	r2, [pc, #36]	; (8004424 <HAL_InitTick+0x34>)
 8004400:	fba2 2303 	umull	r2, r3, r2, r3
 8004404:	099b      	lsrs	r3, r3, #6
 8004406:	4618      	mov	r0, r3
 8004408:	f000 f963 	bl	80046d2 <HAL_SYSTICK_Config>

	/*Configure the SysTick IRQ priority */
	HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 800440c:	2200      	movs	r2, #0
 800440e:	6879      	ldr	r1, [r7, #4]
 8004410:	f04f 30ff 	mov.w	r0, #4294967295
 8004414:	f000 f925 	bl	8004662 <HAL_NVIC_SetPriority>

	/* Return function status */
	return HAL_OK;
 8004418:	2300      	movs	r3, #0
}
 800441a:	4618      	mov	r0, r3
 800441c:	3708      	adds	r7, #8
 800441e:	46bd      	mov	sp, r7
 8004420:	bd80      	pop	{r7, pc}
 8004422:	bf00      	nop
 8004424:	10624dd3 	.word	0x10624dd3

08004428 <HAL_IncTick>:
 *       in Systick ISR.
 * @note This function is declared as __weak to be overwritten in case of other 
 *      implementations in user file.
 * @retval None
 */
__weak void HAL_IncTick(void) {
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
	uwTick++;
 800442c:	4b04      	ldr	r3, [pc, #16]	; (8004440 <HAL_IncTick+0x18>)
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	3301      	adds	r3, #1
 8004432:	4a03      	ldr	r2, [pc, #12]	; (8004440 <HAL_IncTick+0x18>)
 8004434:	6013      	str	r3, [r2, #0]
}
 8004436:	bf00      	nop
 8004438:	46bd      	mov	sp, r7
 800443a:	bc80      	pop	{r7}
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	20009e34 	.word	0x20009e34

08004444 <HAL_GetTick>:
 * @brief Provides a tick value in millisecond.
 * @note This function is declared as __weak to be overwritten in case of other 
 *       implementations in user file.
 * @retval tick value
 */
__weak uint32_t HAL_GetTick(void) {
 8004444:	b480      	push	{r7}
 8004446:	af00      	add	r7, sp, #0
	return uwTick;
 8004448:	4b02      	ldr	r3, [pc, #8]	; (8004454 <HAL_GetTick+0x10>)
 800444a:	681b      	ldr	r3, [r3, #0]
}
 800444c:	4618      	mov	r0, r3
 800444e:	46bd      	mov	sp, r7
 8004450:	bc80      	pop	{r7}
 8004452:	4770      	bx	lr
 8004454:	20009e34 	.word	0x20009e34

08004458 <HAL_Delay>:
 * @note This function is declared as __weak to be overwritten in case of other
 *       implementations in user file.
 * @param Delay: specifies the delay time length, in milliseconds.
 * @retval None
 */
__weak void HAL_Delay(__IO uint32_t Delay) {
 8004458:	b580      	push	{r7, lr}
 800445a:	b084      	sub	sp, #16
 800445c:	af00      	add	r7, sp, #0
 800445e:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8004460:	2300      	movs	r3, #0
 8004462:	60fb      	str	r3, [r7, #12]
	tickstart = HAL_GetTick();
 8004464:	f7ff ffee 	bl	8004444 <HAL_GetTick>
 8004468:	60f8      	str	r0, [r7, #12]
	while ((HAL_GetTick() - tickstart) < Delay) {
 800446a:	bf00      	nop
 800446c:	f7ff ffea 	bl	8004444 <HAL_GetTick>
 8004470:	4602      	mov	r2, r0
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	1ad2      	subs	r2, r2, r3
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	429a      	cmp	r2, r3
 800447a:	d3f7      	bcc.n	800446c <HAL_Delay+0x14>
	}
}
 800447c:	bf00      	nop
 800447e:	bf00      	nop
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <NVIC_SetPriorityGrouping>:
	__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 8004488:	b480      	push	{r7}
 800448a:	b085      	sub	sp, #20
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t) 0x07); /* only values 0..7 are used          */
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f003 0307 	and.w	r3, r3, #7
 8004496:	60fb      	str	r3, [r7, #12]
		reg_value = SCB->AIRCR; /* read old register configuration    */
 8004498:	4b0c      	ldr	r3, [pc, #48]	; (80044cc <NVIC_SetPriorityGrouping+0x44>)
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	60bb      	str	r3, [r7, #8]
		reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk); /* clear bits to change               */
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044a4:	4013      	ands	r3, r2
 80044a6:	60bb      	str	r3, [r7, #8]
				| (PriorityGroupTmp << 8)); /* Insert write key and priorty group */
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	021a      	lsls	r2, r3, #8
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	4313      	orrs	r3, r2
		reg_value = (reg_value | ((uint32_t) 0x5FA << SCB_AIRCR_VECTKEY_Pos)
 80044b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80044b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044b8:	60bb      	str	r3, [r7, #8]
		SCB->AIRCR = reg_value;
 80044ba:	4a04      	ldr	r2, [pc, #16]	; (80044cc <NVIC_SetPriorityGrouping+0x44>)
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	60d3      	str	r3, [r2, #12]
	}
 80044c0:	bf00      	nop
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bc80      	pop	{r7}
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	e000ed00 	.word	0xe000ed00

080044d0 <NVIC_GetPriorityGrouping>:
	__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void) {
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
		return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos); /* read priority grouping field */
 80044d4:	4b04      	ldr	r3, [pc, #16]	; (80044e8 <NVIC_GetPriorityGrouping+0x18>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	0a1b      	lsrs	r3, r3, #8
 80044da:	f003 0307 	and.w	r3, r3, #7
	}
 80044de:	4618      	mov	r0, r3
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bc80      	pop	{r7}
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	e000ed00 	.word	0xe000ed00

080044ec <NVIC_EnableIRQ>:
	__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn) {
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	4603      	mov	r3, r0
 80044f4:	71fb      	strb	r3, [r7, #7]
				<< ((uint32_t) ((int32_t) IRQn) & (uint32_t) 0x1F)); /* enable interrupt */
 80044f6:	79fb      	ldrb	r3, [r7, #7]
 80044f8:	f003 031f 	and.w	r3, r3, #31
 80044fc:	2201      	movs	r2, #1
 80044fe:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ISER[(uint32_t) ((int32_t) IRQn) >> 5] = (uint32_t) (1
 8004502:	4a05      	ldr	r2, [pc, #20]	; (8004518 <NVIC_EnableIRQ+0x2c>)
 8004504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004508:	095b      	lsrs	r3, r3, #5
 800450a:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	bc80      	pop	{r7}
 8004516:	4770      	bx	lr
 8004518:	e000e100 	.word	0xe000e100

0800451c <NVIC_DisableIRQ>:
	__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn) {
 800451c:	b480      	push	{r7}
 800451e:	b083      	sub	sp, #12
 8004520:	af00      	add	r7, sp, #0
 8004522:	4603      	mov	r3, r0
 8004524:	71fb      	strb	r3, [r7, #7]
				(1 << ((uint32_t) (IRQn) & 0x1F)); /* disable interrupt */
 8004526:	79fb      	ldrb	r3, [r7, #7]
 8004528:	f003 031f 	and.w	r3, r3, #31
 800452c:	2201      	movs	r2, #1
 800452e:	fa02 f103 	lsl.w	r1, r2, r3
		NVIC->ICER[((uint32_t) (IRQn) >> 5)] =
 8004532:	4a06      	ldr	r2, [pc, #24]	; (800454c <NVIC_DisableIRQ+0x30>)
 8004534:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004538:	095b      	lsrs	r3, r3, #5
 800453a:	3320      	adds	r3, #32
 800453c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	}
 8004540:	bf00      	nop
 8004542:	370c      	adds	r7, #12
 8004544:	46bd      	mov	sp, r7
 8004546:	bc80      	pop	{r7}
 8004548:	4770      	bx	lr
 800454a:	bf00      	nop
 800454c:	e000e100 	.word	0xe000e100

08004550 <NVIC_SetPriority>:
	 \note The priority cannot be set for every core interrupt.

	 \param [in]      IRQn  Interrupt number.
	 \param [in]  priority  Priority to set.
	 */
	__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority) {
 8004550:	b480      	push	{r7}
 8004552:	b083      	sub	sp, #12
 8004554:	af00      	add	r7, sp, #0
 8004556:	4603      	mov	r3, r0
 8004558:	6039      	str	r1, [r7, #0]
 800455a:	71fb      	strb	r3, [r7, #7]
		if (IRQn < 0) {
 800455c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004560:	2b00      	cmp	r3, #0
 8004562:	da0b      	bge.n	800457c <NVIC_SetPriority+0x2c>
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 8004564:	683b      	ldr	r3, [r7, #0]
 8004566:	b2da      	uxtb	r2, r3
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 8004568:	490c      	ldr	r1, [pc, #48]	; (800459c <NVIC_SetPriority+0x4c>)
 800456a:	79fb      	ldrb	r3, [r7, #7]
 800456c:	f003 030f 	and.w	r3, r3, #15
 8004570:	3b04      	subs	r3, #4
					<< (8 - __NVIC_PRIO_BITS)) & 0xff);
 8004572:	0112      	lsls	r2, r2, #4
 8004574:	b2d2      	uxtb	r2, r2
			SCB->SHP[((uint32_t) (IRQn) & 0xF) - 4] = ((priority
 8004576:	440b      	add	r3, r1
 8004578:	761a      	strb	r2, [r3, #24]
		} /* set Priority for Cortex-M  System Interrupts */
		else {
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
					& 0xff);
		} /* set Priority for device specific Interrupts  */
	}
 800457a:	e009      	b.n	8004590 <NVIC_SetPriority+0x40>
			NVIC->IP[(uint32_t) (IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS))
 800457c:	683b      	ldr	r3, [r7, #0]
 800457e:	b2da      	uxtb	r2, r3
 8004580:	4907      	ldr	r1, [pc, #28]	; (80045a0 <NVIC_SetPriority+0x50>)
 8004582:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004586:	0112      	lsls	r2, r2, #4
 8004588:	b2d2      	uxtb	r2, r2
 800458a:	440b      	add	r3, r1
 800458c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
	}
 8004590:	bf00      	nop
 8004592:	370c      	adds	r7, #12
 8004594:	46bd      	mov	sp, r7
 8004596:	bc80      	pop	{r7}
 8004598:	4770      	bx	lr
 800459a:	bf00      	nop
 800459c:	e000ed00 	.word	0xe000ed00
 80045a0:	e000e100 	.word	0xe000e100

080045a4 <NVIC_EncodePriority>:
	 \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
	 \param [in]       SubPriority  Subpriority value (starting from 0).
	 \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
	 */
	__STATIC_INLINE uint32_t NVIC_EncodePriority(uint32_t PriorityGroup,
			uint32_t PreemptPriority, uint32_t SubPriority) {
 80045a4:	b480      	push	{r7}
 80045a6:	b089      	sub	sp, #36	; 0x24
 80045a8:	af00      	add	r7, sp, #0
 80045aa:	60f8      	str	r0, [r7, #12]
 80045ac:	60b9      	str	r1, [r7, #8]
 80045ae:	607a      	str	r2, [r7, #4]
		uint32_t PriorityGroupTmp = (PriorityGroup & 0x07); /* only values 0..7 are used          */
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	f003 0307 	and.w	r3, r3, #7
 80045b6:	61fb      	str	r3, [r7, #28]
		uint32_t PreemptPriorityBits;
		uint32_t SubPriorityBits;

		PreemptPriorityBits =
				((7 - PriorityGroupTmp) > __NVIC_PRIO_BITS) ?
 80045b8:	69fb      	ldr	r3, [r7, #28]
 80045ba:	f1c3 0307 	rsb	r3, r3, #7
		PreemptPriorityBits =
 80045be:	2b04      	cmp	r3, #4
 80045c0:	bf28      	it	cs
 80045c2:	2304      	movcs	r3, #4
 80045c4:	61bb      	str	r3, [r7, #24]
						__NVIC_PRIO_BITS : 7 - PriorityGroupTmp;
		SubPriorityBits =
				((PriorityGroupTmp + __NVIC_PRIO_BITS) < 7) ?
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	3304      	adds	r3, #4
						0 : PriorityGroupTmp - 7 + __NVIC_PRIO_BITS;
 80045ca:	2b06      	cmp	r3, #6
 80045cc:	d902      	bls.n	80045d4 <NVIC_EncodePriority+0x30>
 80045ce:	69fb      	ldr	r3, [r7, #28]
 80045d0:	3b03      	subs	r3, #3
 80045d2:	e000      	b.n	80045d6 <NVIC_EncodePriority+0x32>
 80045d4:	2300      	movs	r3, #0
		SubPriorityBits =
 80045d6:	617b      	str	r3, [r7, #20]

		return (((PreemptPriority & ((1 << (PreemptPriorityBits)) - 1))
 80045d8:	2201      	movs	r2, #1
 80045da:	69bb      	ldr	r3, [r7, #24]
 80045dc:	fa02 f303 	lsl.w	r3, r2, r3
 80045e0:	3b01      	subs	r3, #1
 80045e2:	461a      	mov	r2, r3
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	401a      	ands	r2, r3
				<< SubPriorityBits)
 80045e8:	697b      	ldr	r3, [r7, #20]
 80045ea:	409a      	lsls	r2, r3
				| ((SubPriority & ((1 << (SubPriorityBits)) - 1))));
 80045ec:	2101      	movs	r1, #1
 80045ee:	697b      	ldr	r3, [r7, #20]
 80045f0:	fa01 f303 	lsl.w	r3, r1, r3
 80045f4:	3b01      	subs	r3, #1
 80045f6:	4619      	mov	r1, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	400b      	ands	r3, r1
 80045fc:	4313      	orrs	r3, r2
	}
 80045fe:	4618      	mov	r0, r3
 8004600:	3724      	adds	r7, #36	; 0x24
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr

08004608 <SysTick_Config>:
	 \note     When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
	 function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
	 must contain a vendor-specific implementation of this function.

	 */
	__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks) {
 8004608:	b580      	push	{r7, lr}
 800460a:	b082      	sub	sp, #8
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
		if ((ticks - 1) > SysTick_LOAD_RELOAD_Msk)
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	3b01      	subs	r3, #1
 8004614:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004618:	d301      	bcc.n	800461e <SysTick_Config+0x16>
			return (1); /* Reload value impossible */
 800461a:	2301      	movs	r3, #1
 800461c:	e00f      	b.n	800463e <SysTick_Config+0x36>

		SysTick->LOAD = ticks - 1; /* set reload register */
 800461e:	4a0a      	ldr	r2, [pc, #40]	; (8004648 <SysTick_Config+0x40>)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	3b01      	subs	r3, #1
 8004624:	6053      	str	r3, [r2, #4]
		NVIC_SetPriority(SysTick_IRQn, (1 << __NVIC_PRIO_BITS) - 1); /* set Priority for Systick Interrupt */
 8004626:	210f      	movs	r1, #15
 8004628:	f04f 30ff 	mov.w	r0, #4294967295
 800462c:	f7ff ff90 	bl	8004550 <NVIC_SetPriority>
		SysTick->VAL = 0; /* Load the SysTick Counter Value */
 8004630:	4b05      	ldr	r3, [pc, #20]	; (8004648 <SysTick_Config+0x40>)
 8004632:	2200      	movs	r2, #0
 8004634:	609a      	str	r2, [r3, #8]
		SysTick->CTRL = SysTick_CTRL_CLKSOURCE_Msk |
 8004636:	4b04      	ldr	r3, [pc, #16]	; (8004648 <SysTick_Config+0x40>)
 8004638:	2207      	movs	r2, #7
 800463a:	601a      	str	r2, [r3, #0]
		SysTick_CTRL_TICKINT_Msk |
		SysTick_CTRL_ENABLE_Msk; /* Enable SysTick IRQ and SysTick Timer */
		return (0); /* Function successful */
 800463c:	2300      	movs	r3, #0
	}
 800463e:	4618      	mov	r0, r3
 8004640:	3708      	adds	r7, #8
 8004642:	46bd      	mov	sp, r7
 8004644:	bd80      	pop	{r7, pc}
 8004646:	bf00      	nop
 8004648:	e000e010 	.word	0xe000e010

0800464c <HAL_NVIC_SetPriorityGrouping>:
 *                                    0 bits for subpriority
 * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
 *         The pending IRQ priority will be managed only by the subpriority. 
 * @retval None
 */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup) {
 800464c:	b580      	push	{r7, lr}
 800464e:	b082      	sub	sp, #8
 8004650:	af00      	add	r7, sp, #0
 8004652:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

	/* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
	NVIC_SetPriorityGrouping(PriorityGroup);
 8004654:	6878      	ldr	r0, [r7, #4]
 8004656:	f7ff ff17 	bl	8004488 <NVIC_SetPriorityGrouping>
}
 800465a:	bf00      	nop
 800465c:	3708      	adds	r7, #8
 800465e:	46bd      	mov	sp, r7
 8004660:	bd80      	pop	{r7, pc}

08004662 <HAL_NVIC_SetPriority>:
 *         This parameter can be a value between 0 and 15
 *         A lower priority value indicates a higher priority.          
 * @retval None
 */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority,
		uint32_t SubPriority) {
 8004662:	b580      	push	{r7, lr}
 8004664:	b086      	sub	sp, #24
 8004666:	af00      	add	r7, sp, #0
 8004668:	4603      	mov	r3, r0
 800466a:	60b9      	str	r1, [r7, #8]
 800466c:	607a      	str	r2, [r7, #4]
 800466e:	73fb      	strb	r3, [r7, #15]
	uint32_t prioritygroup = 0x00;
 8004670:	2300      	movs	r3, #0
 8004672:	617b      	str	r3, [r7, #20]

	/* Check the parameters */
	assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
	assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

	prioritygroup = NVIC_GetPriorityGrouping();
 8004674:	f7ff ff2c 	bl	80044d0 <NVIC_GetPriorityGrouping>
 8004678:	6178      	str	r0, [r7, #20]

	NVIC_SetPriority(IRQn,
 800467a:	687a      	ldr	r2, [r7, #4]
 800467c:	68b9      	ldr	r1, [r7, #8]
 800467e:	6978      	ldr	r0, [r7, #20]
 8004680:	f7ff ff90 	bl	80045a4 <NVIC_EncodePriority>
 8004684:	4602      	mov	r2, r0
 8004686:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800468a:	4611      	mov	r1, r2
 800468c:	4618      	mov	r0, r3
 800468e:	f7ff ff5f 	bl	8004550 <NVIC_SetPriority>
			NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8004692:	bf00      	nop
 8004694:	3718      	adds	r7, #24
 8004696:	46bd      	mov	sp, r7
 8004698:	bd80      	pop	{r7, pc}

0800469a <HAL_NVIC_EnableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn) {
 800469a:	b580      	push	{r7, lr}
 800469c:	b082      	sub	sp, #8
 800469e:	af00      	add	r7, sp, #0
 80046a0:	4603      	mov	r3, r0
 80046a2:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Enable interrupt */
	NVIC_EnableIRQ(IRQn);
 80046a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046a8:	4618      	mov	r0, r3
 80046aa:	f7ff ff1f 	bl	80044ec <NVIC_EnableIRQ>
}
 80046ae:	bf00      	nop
 80046b0:	3708      	adds	r7, #8
 80046b2:	46bd      	mov	sp, r7
 80046b4:	bd80      	pop	{r7, pc}

080046b6 <HAL_NVIC_DisableIRQ>:
 * @param  IRQn External interrupt number.
 *         This parameter can be an enumerator of IRQn_Type enumeration
 *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
 * @retval None
 */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn) {
 80046b6:	b580      	push	{r7, lr}
 80046b8:	b082      	sub	sp, #8
 80046ba:	af00      	add	r7, sp, #0
 80046bc:	4603      	mov	r3, r0
 80046be:	71fb      	strb	r3, [r7, #7]
	/* Check the parameters */
	assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

	/* Disable interrupt */
	NVIC_DisableIRQ(IRQn);
 80046c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7ff ff29 	bl	800451c <NVIC_DisableIRQ>
}
 80046ca:	bf00      	nop
 80046cc:	3708      	adds	r7, #8
 80046ce:	46bd      	mov	sp, r7
 80046d0:	bd80      	pop	{r7, pc}

080046d2 <HAL_SYSTICK_Config>:
 *         Counter is in free running mode to generate periodic interrupts.
 * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 * @retval status:  - 0  Function succeeded.
 *                  - 1  Function failed.
 */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb) {
 80046d2:	b580      	push	{r7, lr}
 80046d4:	b082      	sub	sp, #8
 80046d6:	af00      	add	r7, sp, #0
 80046d8:	6078      	str	r0, [r7, #4]
	return SysTick_Config(TicksNumb);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f7ff ff94 	bl	8004608 <SysTick_Config>
 80046e0:	4603      	mov	r3, r0
}
 80046e2:	4618      	mov	r0, r3
 80046e4:	3708      	adds	r7, #8
 80046e6:	46bd      	mov	sp, r7
 80046e8:	bd80      	pop	{r7, pc}

080046ea <HAL_SYSTICK_IRQHandler>:

/**
 * @brief  This function handles SYSTICK interrupt request.
 * @retval None
 */
void HAL_SYSTICK_IRQHandler(void) {
 80046ea:	b580      	push	{r7, lr}
 80046ec:	af00      	add	r7, sp, #0
	HAL_SYSTICK_Callback();
 80046ee:	f000 f802 	bl	80046f6 <HAL_SYSTICK_Callback>
}
 80046f2:	bf00      	nop
 80046f4:	bd80      	pop	{r7, pc}

080046f6 <HAL_SYSTICK_Callback>:

/**
 * @brief  SYSTICK callback.
 * @retval None
 */
__weak void HAL_SYSTICK_Callback(void) {
 80046f6:	b480      	push	{r7}
 80046f8:	af00      	add	r7, sp, #0
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SYSTICK_Callback could be implemented in the user file
	 */
}
 80046fa:	bf00      	nop
 80046fc:	46bd      	mov	sp, r7
 80046fe:	bc80      	pop	{r7}
 8004700:	4770      	bx	lr

08004702 <HAL_DCMI_DeInit>:
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */

HAL_StatusTypeDef HAL_DCMI_DeInit(DCMI_HandleTypeDef *hdcmi) {
 8004702:	b580      	push	{r7, lr}
 8004704:	b082      	sub	sp, #8
 8004706:	af00      	add	r7, sp, #0
 8004708:	6078      	str	r0, [r7, #4]
	/* DeInit the low level hardware */
	HAL_DCMI_MspDeInit(hdcmi);
 800470a:	6878      	ldr	r0, [r7, #4]
 800470c:	f000 f819 	bl	8004742 <HAL_DCMI_MspDeInit>

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_RESET;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	2200      	movs	r2, #0
 800471a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Release Lock */
	__HAL_UNLOCK(hdcmi);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	return HAL_OK;
 8004726:	2300      	movs	r3, #0
}
 8004728:	4618      	mov	r0, r3
 800472a:	3708      	adds	r7, #8
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <HAL_DCMI_MspInit>:
 * @brief  Initializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspInit(DCMI_HandleTypeDef *hdcmi) {
 8004730:	b480      	push	{r7}
 8004732:	b083      	sub	sp, #12
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspInit could be implemented in the user file
	 */
}
 8004738:	bf00      	nop
 800473a:	370c      	adds	r7, #12
 800473c:	46bd      	mov	sp, r7
 800473e:	bc80      	pop	{r7}
 8004740:	4770      	bx	lr

08004742 <HAL_DCMI_MspDeInit>:
 * @brief  DeInitializes the DCMI MSP.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval None
 */
__weak void HAL_DCMI_MspDeInit(DCMI_HandleTypeDef *hdcmi) {
 8004742:	b480      	push	{r7}
 8004744:	b083      	sub	sp, #12
 8004746:	af00      	add	r7, sp, #0
 8004748:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_DCMI_MspDeInit could be implemented in the user file
	 */
}
 800474a:	bf00      	nop
 800474c:	370c      	adds	r7, #12
 800474e:	46bd      	mov	sp, r7
 8004750:	bc80      	pop	{r7}
 8004752:	4770      	bx	lr

08004754 <HAL_DCMI_Start_DMA>:
 * @param  pData:     The destination memory Buffer address (LCD Frame buffer).
 * @param  Length:    The length of capture to be transferred.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Start_DMA(DCMI_HandleTypeDef *hdcmi,
		uint32_t DCMI_Mode, uint32_t pData, uint32_t Length) {
 8004754:	b580      	push	{r7, lr}
 8004756:	b088      	sub	sp, #32
 8004758:	af02      	add	r7, sp, #8
 800475a:	60f8      	str	r0, [r7, #12]
 800475c:	60b9      	str	r1, [r7, #8]
 800475e:	607a      	str	r2, [r7, #4]
 8004760:	603b      	str	r3, [r7, #0]
	/* Initialize the second memory address */
	uint32_t SecondMemAddress = 0;
 8004762:	2300      	movs	r3, #0
 8004764:	617b      	str	r3, [r7, #20]

	/* Check function parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Process Locked */
	__HAL_LOCK(hdcmi);
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_DCMI_Start_DMA+0x20>
 8004770:	2302      	movs	r3, #2
 8004772:	e06e      	b.n	8004852 <HAL_DCMI_Start_DMA+0xfe>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	2202      	movs	r2, #2
 8004780:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Check the parameters */
	assert_param(IS_DCMI_CAPTURE_MODE(DCMI_Mode));

	/* Configure the DCMI Mode */
	hdcmi->Instance->CR &= ~(DCMI_CR_CM);
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	681a      	ldr	r2, [r3, #0]
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f022 0202 	bic.w	r2, r2, #2
 8004792:	601a      	str	r2, [r3, #0]
	hdcmi->Instance->CR |= (uint32_t) (DCMI_Mode);
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	6819      	ldr	r1, [r3, #0]
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	430a      	orrs	r2, r1
 80047a2:	601a      	str	r2, [r3, #0]

	/* Set the DMA memory0 conversion complete callback */
	hdcmi->DMA_Handle->XferCpltCallback = DCMI_DMAConvCplt;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a8:	4a2c      	ldr	r2, [pc, #176]	; (800485c <HAL_DCMI_Start_DMA+0x108>)
 80047aa:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Set the DMA error callback */
	hdcmi->DMA_Handle->XferErrorCallback = DCMI_DMAError;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b0:	4a2b      	ldr	r2, [pc, #172]	; (8004860 <HAL_DCMI_Start_DMA+0x10c>)
 80047b2:	649a      	str	r2, [r3, #72]	; 0x48

	if (Length <= 0xFFFF) {
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80047ba:	d20a      	bcs.n	80047d2 <HAL_DCMI_Start_DMA+0x7e>
		/* Enable the DMA Stream */
		HAL_DMA_Start_IT(hdcmi->DMA_Handle, (uint32_t) &hdcmi->Instance->DR,
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	3328      	adds	r3, #40	; 0x28
 80047c6:	4619      	mov	r1, r3
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	687a      	ldr	r2, [r7, #4]
 80047cc:	f001 fb46 	bl	8005e5c <HAL_DMA_Start_IT>
 80047d0:	e038      	b.n	8004844 <HAL_DCMI_Start_DMA+0xf0>
				(uint32_t) pData, Length);
	} else /* DCMI_DOUBLE_BUFFER Mode */
	{
		/* Set the DMA memory1 conversion complete callback */
		hdcmi->DMA_Handle->XferM1CpltCallback = DCMI_DMAConvCplt;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047d6:	4a21      	ldr	r2, [pc, #132]	; (800485c <HAL_DCMI_Start_DMA+0x108>)
 80047d8:	645a      	str	r2, [r3, #68]	; 0x44

		/* Initialize transfer parameters */
		hdcmi->XferCount = 1;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2201      	movs	r2, #1
 80047de:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferSize = Length;
 80047e0:	68fb      	ldr	r3, [r7, #12]
 80047e2:	683a      	ldr	r2, [r7, #0]
 80047e4:	62da      	str	r2, [r3, #44]	; 0x2c
		hdcmi->pBuffPtr = pData;
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	687a      	ldr	r2, [r7, #4]
 80047ea:	635a      	str	r2, [r3, #52]	; 0x34

		/* Get the number of buffer */
		while (hdcmi->XferSize > 0xFFFF) {
 80047ec:	e009      	b.n	8004802 <HAL_DCMI_Start_DMA+0xae>
			hdcmi->XferSize = (hdcmi->XferSize / 2);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047f2:	085a      	lsrs	r2, r3, #1
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	62da      	str	r2, [r3, #44]	; 0x2c
			hdcmi->XferCount = hdcmi->XferCount * 2;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047fc:	005a      	lsls	r2, r3, #1
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	629a      	str	r2, [r3, #40]	; 0x28
		while (hdcmi->XferSize > 0xFFFF) {
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004806:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800480a:	d2f0      	bcs.n	80047ee <HAL_DCMI_Start_DMA+0x9a>
		}

		/* Update DCMI counter  and transfer number*/
		hdcmi->XferCount = (hdcmi->XferCount - 2);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004810:	1e9a      	subs	r2, r3, #2
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	629a      	str	r2, [r3, #40]	; 0x28
		hdcmi->XferTransferNumber = hdcmi->XferCount;
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	631a      	str	r2, [r3, #48]	; 0x30

		/* Update second memory address */
		SecondMemAddress = (uint32_t) (pData + (4 * hdcmi->XferSize));
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004822:	009b      	lsls	r3, r3, #2
 8004824:	687a      	ldr	r2, [r7, #4]
 8004826:	4413      	add	r3, r2
 8004828:	617b      	str	r3, [r7, #20]

		/* Start DMA multi buffer transfer */
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	6b98      	ldr	r0, [r3, #56]	; 0x38
				(uint32_t) &hdcmi->Instance->DR, (uint32_t) pData,
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	3328      	adds	r3, #40	; 0x28
		HAL_DMAEx_MultiBufferStart_IT(hdcmi->DMA_Handle,
 8004834:	4619      	mov	r1, r3
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800483a:	9300      	str	r3, [sp, #0]
 800483c:	697b      	ldr	r3, [r7, #20]
 800483e:	687a      	ldr	r2, [r7, #4]
 8004840:	f004 faf1 	bl	8008e26 <HAL_DMAEx_MultiBufferStart_IT>
				SecondMemAddress, hdcmi->XferSize);
	}

	/* Enable Capture */
	DCMI->CR |= DCMI_CR_CAPTURE;
 8004844:	4b07      	ldr	r3, [pc, #28]	; (8004864 <HAL_DCMI_Start_DMA+0x110>)
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	4a06      	ldr	r2, [pc, #24]	; (8004864 <HAL_DCMI_Start_DMA+0x110>)
 800484a:	f043 0301 	orr.w	r3, r3, #1
 800484e:	6013      	str	r3, [r2, #0]

	/* Return function status */
	return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3718      	adds	r7, #24
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	08004911 	.word	0x08004911
 8004860:	08004a2d 	.word	0x08004a2d
 8004864:	50050000 	.word	0x50050000

08004868 <HAL_DCMI_Stop>:
 * @brief  Disable DCMI DMA request and Disable DCMI capture  
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI. 
 * @retval HAL status     
 */
HAL_StatusTypeDef HAL_DCMI_Stop(DCMI_HandleTypeDef *hdcmi) {
 8004868:	b580      	push	{r7, lr}
 800486a:	b084      	sub	sp, #16
 800486c:	af00      	add	r7, sp, #0
 800486e:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8004870:	2300      	movs	r3, #0
 8004872:	60fb      	str	r3, [r7, #12]

	/* Lock the DCMI peripheral state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	2202      	movs	r2, #2
 8004878:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	__HAL_DCMI_DISABLE(hdcmi);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681a      	ldr	r2, [r3, #0]
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800488a:	601a      	str	r2, [r3, #0]

	/* Disable Capture */
	DCMI->CR &= ~(DCMI_CR_CAPTURE);
 800488c:	4b1f      	ldr	r3, [pc, #124]	; (800490c <HAL_DCMI_Stop+0xa4>)
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a1e      	ldr	r2, [pc, #120]	; (800490c <HAL_DCMI_Stop+0xa4>)
 8004892:	f023 0301 	bic.w	r3, r3, #1
 8004896:	6013      	str	r3, [r2, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8004898:	f7ff fdd4 	bl	8004444 <HAL_GetTick>
 800489c:	60f8      	str	r0, [r7, #12]

	/* Check if the DCMI capture effectively disabled */
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 800489e:	e017      	b.n	80048d0 <HAL_DCMI_Stop+0x68>
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DCMI_STOP) {
 80048a0:	f7ff fdd0 	bl	8004444 <HAL_GetTick>
 80048a4:	4602      	mov	r2, r0
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80048ae:	d90f      	bls.n	80048d0 <HAL_DCMI_Stop+0x68>
			/* Process Unlocked */
			__HAL_UNLOCK(hdcmi);
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	2200      	movs	r2, #0
 80048b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

			/* Update error code */
			hdcmi->ErrorCode |= HAL_DCMI_ERROR_TIMEOUT;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048bc:	f043 0220 	orr.w	r2, r3, #32
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	63da      	str	r2, [r3, #60]	; 0x3c

			/* Change DCMI state */
			hdcmi->State = HAL_DCMI_STATE_TIMEOUT;
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	2203      	movs	r2, #3
 80048c8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

			return HAL_TIMEOUT;
 80048cc:	2303      	movs	r3, #3
 80048ce:	e018      	b.n	8004902 <HAL_DCMI_Stop+0x9a>
	while ((hdcmi->Instance->CR & DCMI_CR_CAPTURE) != 0) {
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 0301 	and.w	r3, r3, #1
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1e0      	bne.n	80048a0 <HAL_DCMI_Stop+0x38>
		}
	}

	/* Disable the DMA */
	HAL_DMA_Abort(hdcmi->DMA_Handle);
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80048e2:	4618      	mov	r0, r3
 80048e4:	f001 fb13 	bl	8005f0e <HAL_DMA_Abort>

	/* Update error code */
	hdcmi->ErrorCode |= HAL_DCMI_ERROR_NONE;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Change DCMI state */
	hdcmi->State = HAL_DCMI_STATE_READY;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	2201      	movs	r2, #1
 80048f4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	/* Process Unlocked */
	__HAL_UNLOCK(hdcmi);
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2200      	movs	r2, #0
 80048fc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

	/* Return function status */
	return HAL_OK;
 8004900:	2300      	movs	r3, #0
}
 8004902:	4618      	mov	r0, r3
 8004904:	3710      	adds	r7, #16
 8004906:	46bd      	mov	sp, r7
 8004908:	bd80      	pop	{r7, pc}
 800490a:	bf00      	nop
 800490c:	50050000 	.word	0x50050000

08004910 <DCMI_DMAConvCplt>:
 * @brief  DMA conversion complete callback. 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAConvCplt(DMA_HandleTypeDef *hdma) {
 8004910:	b580      	push	{r7, lr}
 8004912:	b084      	sub	sp, #16
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8004918:	2300      	movs	r3, #0
 800491a:	60fb      	str	r3, [r7, #12]

	DCMI_HandleTypeDef *hdcmi =
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004920:	60bb      	str	r3, [r7, #8]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004922:	68bb      	ldr	r3, [r7, #8]
 8004924:	2201      	movs	r2, #1
 8004926:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	if (hdcmi->XferCount != 0) {
 800492a:	68bb      	ldr	r3, [r7, #8]
 800492c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492e:	2b00      	cmp	r3, #0
 8004930:	d043      	beq.n	80049ba <DCMI_DMAConvCplt+0xaa>
		/* Update memory 0 address location */
		tmp = ((hdcmi->DMA_Handle->Instance->CR) & DMA_SxCR_CT);
 8004932:	68bb      	ldr	r3, [r7, #8]
 8004934:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800493e:	60fb      	str	r3, [r7, #12]
		if (((hdcmi->XferCount % 2) == 0) && (tmp != 0)) {
 8004940:	68bb      	ldr	r3, [r7, #8]
 8004942:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	d118      	bne.n	800497e <DCMI_DMAConvCplt+0x6e>
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d015      	beq.n	800497e <DCMI_DMAConvCplt+0x6e>
			tmp = hdcmi->DMA_Handle->Instance->M0AR;
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	68db      	ldr	r3, [r3, #12]
 800495a:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 800495c:	68bb      	ldr	r3, [r7, #8]
 800495e:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY0);
 8004960:	68bb      	ldr	r3, [r7, #8]
 8004962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004964:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	4413      	add	r3, r2
 800496a:	2200      	movs	r2, #0
 800496c:	4619      	mov	r1, r3
 800496e:	f004 fad2 	bl	8008f16 <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004976:	1e5a      	subs	r2, r3, #1
 8004978:	68bb      	ldr	r3, [r7, #8]
 800497a:	629a      	str	r2, [r3, #40]	; 0x28
 800497c:	e044      	b.n	8004a08 <DCMI_DMAConvCplt+0xf8>
		}
		/* Update memory 1 address location */
		else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800498a:	2b00      	cmp	r3, #0
 800498c:	d13c      	bne.n	8004a08 <DCMI_DMAConvCplt+0xf8>
			tmp = hdcmi->DMA_Handle->Instance->M1AR;
 800498e:	68bb      	ldr	r3, [r7, #8]
 8004990:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	691b      	ldr	r3, [r3, #16]
 8004996:	60fb      	str	r3, [r7, #12]
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	6b98      	ldr	r0, [r3, #56]	; 0x38
					(tmp + (8 * hdcmi->XferSize)), MEMORY1);
 800499c:	68bb      	ldr	r3, [r7, #8]
 800499e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a0:	00da      	lsls	r2, r3, #3
			HAL_DMAEx_ChangeMemory(hdcmi->DMA_Handle,
 80049a2:	68fb      	ldr	r3, [r7, #12]
 80049a4:	4413      	add	r3, r2
 80049a6:	2201      	movs	r2, #1
 80049a8:	4619      	mov	r1, r3
 80049aa:	f004 fab4 	bl	8008f16 <HAL_DMAEx_ChangeMemory>
			hdcmi->XferCount--;
 80049ae:	68bb      	ldr	r3, [r7, #8]
 80049b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049b2:	1e5a      	subs	r2, r3, #1
 80049b4:	68bb      	ldr	r3, [r7, #8]
 80049b6:	629a      	str	r2, [r3, #40]	; 0x28
 80049b8:	e026      	b.n	8004a08 <DCMI_DMAConvCplt+0xf8>
		}
	}
	/* Update memory 0 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) != 0) {
 80049ba:	68bb      	ldr	r3, [r7, #8]
 80049bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d006      	beq.n	80049d8 <DCMI_DMAConvCplt+0xc8>
		hdcmi->DMA_Handle->Instance->M0AR = hdcmi->pBuffPtr;
 80049ca:	68bb      	ldr	r3, [r7, #8]
 80049cc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	68ba      	ldr	r2, [r7, #8]
 80049d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80049d4:	60da      	str	r2, [r3, #12]
 80049d6:	e017      	b.n	8004a08 <DCMI_DMAConvCplt+0xf8>
	}
	/* Update memory 1 address location */
	else if ((hdcmi->DMA_Handle->Instance->CR & DMA_SxCR_CT) == 0) {
 80049d8:	68bb      	ldr	r3, [r7, #8]
 80049da:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d10f      	bne.n	8004a08 <DCMI_DMAConvCplt+0xf8>
		tmp = hdcmi->pBuffPtr;
 80049e8:	68bb      	ldr	r3, [r7, #8]
 80049ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80049ec:	60fb      	str	r3, [r7, #12]
		hdcmi->DMA_Handle->Instance->M1AR = (tmp + (4 * hdcmi->XferSize));
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f2:	0099      	lsls	r1, r3, #2
 80049f4:	68bb      	ldr	r3, [r7, #8]
 80049f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	68fa      	ldr	r2, [r7, #12]
 80049fc:	440a      	add	r2, r1
 80049fe:	611a      	str	r2, [r3, #16]
		hdcmi->XferCount = hdcmi->XferTransferNumber;
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004a04:	68bb      	ldr	r3, [r7, #8]
 8004a06:	629a      	str	r2, [r3, #40]	; 0x28
	}

	if (__HAL_DCMI_GET_FLAG(hdcmi, DCMI_FLAG_FRAMERI) != RESET) {
 8004a08:	68bb      	ldr	r3, [r7, #8]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	689b      	ldr	r3, [r3, #8]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d006      	beq.n	8004a24 <DCMI_DMAConvCplt+0x114>
		/* Process Unlocked */
		__HAL_UNLOCK(hdcmi);
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	2200      	movs	r2, #0
 8004a1a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

		/* FRAME Callback */
		HAL_DCMI_FrameEventCallback(hdcmi);
 8004a1e:	68b8      	ldr	r0, [r7, #8]
 8004a20:	f7fc f9ce 	bl	8000dc0 <HAL_DCMI_FrameEventCallback>
	}
}
 8004a24:	bf00      	nop
 8004a26:	3710      	adds	r7, #16
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <DCMI_DMAError>:
 * @brief  DMA error callback 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *                the configuration information for the specified DMA module.
 * @retval None
 */
static void DCMI_DMAError(DMA_HandleTypeDef *hdma) {
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
	DCMI_HandleTypeDef *hdcmi =
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004a38:	60fb      	str	r3, [r7, #12]
			(DCMI_HandleTypeDef*) ((DMA_HandleTypeDef*) hdma)->Parent;
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2201      	movs	r2, #1
 8004a3e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	HAL_DCMI_ErrorCallback(hdcmi);
 8004a42:	68f8      	ldr	r0, [r7, #12]
 8004a44:	f7fc f9f8 	bl	8000e38 <HAL_DCMI_ErrorCallback>
}
 8004a48:	bf00      	nop
 8004a4a:	3710      	adds	r7, #16
 8004a4c:	46bd      	mov	sp, r7
 8004a4e:	bd80      	pop	{r7, pc}

08004a50 <HAL_DCMI_Init>:
 *         parameters in the DCMI_InitTypeDef and create the associated handle.
 * @param  hdcmi: pointer to a DCMI_HandleTypeDef structure that contains
 *                the configuration information for DCMI.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DCMI_Init(DCMI_HandleTypeDef *hdcmi) {
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b082      	sub	sp, #8
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	6078      	str	r0, [r7, #4]
	/* Check the DCMI peripheral state */
	if (hdcmi == NULL) {
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	d101      	bne.n	8004a62 <HAL_DCMI_Init+0x12>
		return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e07e      	b.n	8004b60 <HAL_DCMI_Init+0x110>
  assert_param(IS_DCMI_BYTE_SELECT_MODE(hdcmi->Init.ByteSelectMode));
  assert_param(IS_DCMI_BYTE_SELECT_START(hdcmi->Init.ByteSelectStart));
  assert_param(IS_DCMI_LINE_SELECT_MODE(hdcmi->Init.LineSelectMode));
  assert_param(IS_DCMI_LINE_SELECT_START(hdcmi->Init.LineSelectStart));
#endif                 
	if (hdcmi->State == HAL_DCMI_STATE_RESET) {
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d102      	bne.n	8004a74 <HAL_DCMI_Init+0x24>
		/* Init the low level hardware */
		HAL_DCMI_MspInit(hdcmi);
 8004a6e:	6878      	ldr	r0, [r7, #4]
 8004a70:	f7ff fe5e 	bl	8004730 <HAL_DCMI_MspInit>
	}

	/* Change the DCMI state */
	hdcmi->State = HAL_DCMI_STATE_BUSY;
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2202      	movs	r2, #2
 8004a78:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
	/* Configures the HS, VS, DE and PC polarity */
	hdcmi->Instance->CR &=
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681b      	ldr	r3, [r3, #0]
 8004a82:	687a      	ldr	r2, [r7, #4]
 8004a84:	6812      	ldr	r2, [r2, #0]
 8004a86:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8004a8a:	f023 0308 	bic.w	r3, r3, #8
 8004a8e:	6013      	str	r3, [r2, #0]
#if defined(STM32F446xx)                           
                           | DCMI_CR_BSM_0 | DCMI_CR_BSM_1 | DCMI_CR_OEBS |\
                           DCMI_CR_LSM | DCMI_CR_OELS
#endif                           
			);
	hdcmi->Instance->CR |=
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	6819      	ldr	r1, [r3, #0]
			(uint32_t) (hdcmi->Init.SynchroMode | hdcmi->Init.CaptureRate
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	685a      	ldr	r2, [r3, #4]
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	695b      	ldr	r3, [r3, #20]
 8004a9e:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	68db      	ldr	r3, [r3, #12]
					|\
 8004aa4:	431a      	orrs	r2, r3
 hdcmi->Init.VSPolarity | hdcmi->Init.HSPolarity
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	691b      	ldr	r3, [r3, #16]
 8004aaa:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	689b      	ldr	r3, [r3, #8]
					|\
 8004ab0:	431a      	orrs	r2, r3
 hdcmi->Init.PCKPolarity | hdcmi->Init.ExtendedDataMode
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	699b      	ldr	r3, [r3, #24]
 8004ab6:	431a      	orrs	r2, r3
					|\
 hdcmi->Init.JPEGMode
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	6a1b      	ldr	r3, [r3, #32]
					|\
 8004abc:	431a      	orrs	r2, r3
	hdcmi->Instance->CR |=
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	430a      	orrs	r2, r1
 8004ac4:	601a      	str	r2, [r3, #0]
                                     | hdcmi->Init.ByteSelectMode |\
                                     hdcmi->Init.ByteSelectStart | hdcmi->Init.LineSelectMode |\
                                     hdcmi->Init.LineSelectStart
#endif
			);
	if (hdcmi->Init.SynchroMode == DCMI_SYNCHRO_EMBEDDED) {
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	685b      	ldr	r3, [r3, #4]
 8004aca:	2b10      	cmp	r3, #16
 8004acc:	d110      	bne.n	8004af0 <HAL_DCMI_Init+0xa0>
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	7f1b      	ldrb	r3, [r3, #28]
 8004ad2:	461a      	mov	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineStartCode << 8)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	7f5b      	ldrb	r3, [r3, #29]
 8004ad8:	021b      	lsls	r3, r3, #8
 8004ada:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.LineEndCode << 16)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	7f9b      	ldrb	r3, [r3, #30]
 8004ae0:	041b      	lsls	r3, r3, #16
 8004ae2:	431a      	orrs	r2, r3
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	7fdb      	ldrb	r3, [r3, #31]
 8004ae8:	061b      	lsls	r3, r3, #24
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004aea:	491f      	ldr	r1, [pc, #124]	; (8004b68 <HAL_DCMI_Init+0x118>)
				| ((uint32_t) hdcmi->Init.SyncroCode.FrameEndCode << 24));
 8004aec:	4313      	orrs	r3, r2
		DCMI->ESCR = (((uint32_t) hdcmi->Init.SyncroCode.FrameStartCode)
 8004aee:	618b      	str	r3, [r1, #24]

	}

	/* Enable the Line interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_LINE);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	68da      	ldr	r2, [r3, #12]
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	f042 0210 	orr.w	r2, r2, #16
 8004afe:	60da      	str	r2, [r3, #12]

	/* Enable the VSYNC interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_VSYNC);
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	681b      	ldr	r3, [r3, #0]
 8004b04:	68da      	ldr	r2, [r3, #12]
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	f042 0208 	orr.w	r2, r2, #8
 8004b0e:	60da      	str	r2, [r3, #12]

	/* Enable the Frame capture complete interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_FRAME);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68da      	ldr	r2, [r3, #12]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	f042 0201 	orr.w	r2, r2, #1
 8004b1e:	60da      	str	r2, [r3, #12]

	/* Enable the Synchronization error interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_ERR);
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	68da      	ldr	r2, [r3, #12]
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f042 0204 	orr.w	r2, r2, #4
 8004b2e:	60da      	str	r2, [r3, #12]

	/* Enable the Overflow interrupt */
	__HAL_DCMI_ENABLE_IT(hdcmi, DCMI_IT_OVF);
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	68da      	ldr	r2, [r3, #12]
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	f042 0202 	orr.w	r2, r2, #2
 8004b3e:	60da      	str	r2, [r3, #12]

	/* Enable DCMI by setting DCMIEN bit */
	__HAL_DCMI_ENABLE(hdcmi);
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	681a      	ldr	r2, [r3, #0]
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	681b      	ldr	r3, [r3, #0]
 8004b4a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004b4e:	601a      	str	r2, [r3, #0]

	/* Update error code */
	hdcmi->ErrorCode = HAL_DCMI_ERROR_NONE;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	63da      	str	r2, [r3, #60]	; 0x3c

	/* Initialize the DCMI state*/
	hdcmi->State = HAL_DCMI_STATE_READY;
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	2201      	movs	r2, #1
 8004b5a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

	return HAL_OK;
 8004b5e:	2300      	movs	r3, #0
}
 8004b60:	4618      	mov	r0, r3
 8004b62:	3708      	adds	r7, #8
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	50050000 	.word	0x50050000

08004b6c <HAL_DMA_Init>:
 *         parameters in the DMA_InitTypeDef and create the associated handle.
 * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma) {
 8004b6c:	b480      	push	{r7}
 8004b6e:	b085      	sub	sp, #20
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	6078      	str	r0, [r7, #4]
	uint32_t tmp = 0;
 8004b74:	2300      	movs	r3, #0
 8004b76:	60fb      	str	r3, [r7, #12]

	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d101      	bne.n	8004b82 <HAL_DMA_Init+0x16>
		return HAL_ERROR;
 8004b7e:	2301      	movs	r3, #1
 8004b80:	e057      	b.n	8004c32 <HAL_DMA_Init+0xc6>
		assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
		assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
	}

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	2202      	movs	r2, #2
 8004b86:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Get the CR register value */
	tmp = hdma->Instance->CR;
 8004b8a:	687b      	ldr	r3, [r7, #4]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	60fb      	str	r3, [r7, #12]

	/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
	tmp &= ((uint32_t) ~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST |
 8004b92:	68fa      	ldr	r2, [r7, #12]
 8004b94:	4b29      	ldr	r3, [pc, #164]	; (8004c3c <HAL_DMA_Init+0xd0>)
 8004b96:	4013      	ands	r3, r2
 8004b98:	60fb      	str	r3, [r7, #12]
	DMA_SxCR_PL | DMA_SxCR_MSIZE | DMA_SxCR_PSIZE |
	DMA_SxCR_MINC | DMA_SxCR_PINC | DMA_SxCR_CIRC |
	DMA_SxCR_DIR | DMA_SxCR_CT | DMA_SxCR_DBM));

	/* Prepare the DMA Stream configuration */
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	685a      	ldr	r2, [r3, #4]
 8004b9e:	687b      	ldr	r3, [r7, #4]
 8004ba0:	689b      	ldr	r3, [r3, #8]
 8004ba2:	431a      	orrs	r2, r3
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	431a      	orrs	r2, r3
			| hdma->Init.MemInc | hdma->Init.PeriphDataAlignment
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	691b      	ldr	r3, [r3, #16]
 8004bae:	431a      	orrs	r2, r3
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	695b      	ldr	r3, [r3, #20]
 8004bb4:	431a      	orrs	r2, r3
			| hdma->Init.MemDataAlignment | hdma->Init.Mode
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	699b      	ldr	r3, [r3, #24]
 8004bba:	431a      	orrs	r2, r3
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	69db      	ldr	r3, [r3, #28]
 8004bc0:	431a      	orrs	r2, r3
			| hdma->Init.Priority;
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6a1b      	ldr	r3, [r3, #32]
 8004bc6:	4313      	orrs	r3, r2
	tmp |= hdma->Init.Channel | hdma->Init.Direction | hdma->Init.PeriphInc
 8004bc8:	68fa      	ldr	r2, [r7, #12]
 8004bca:	4313      	orrs	r3, r2
 8004bcc:	60fb      	str	r3, [r7, #12]

	/* the Memory burst and peripheral burst are not used when the FIFO is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004bd2:	2b04      	cmp	r3, #4
 8004bd4:	d107      	bne.n	8004be6 <HAL_DMA_Init+0x7a>
		/* Get memory burst and peripheral burst */
		tmp |= hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004bde:	4313      	orrs	r3, r2
 8004be0:	68fa      	ldr	r2, [r7, #12]
 8004be2:	4313      	orrs	r3, r2
 8004be4:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream CR register */
	hdma->Instance->CR = tmp;
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	681b      	ldr	r3, [r3, #0]
 8004bea:	68fa      	ldr	r2, [r7, #12]
 8004bec:	601a      	str	r2, [r3, #0]

	/* Get the FCR register value */
	tmp = hdma->Instance->FCR;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	695b      	ldr	r3, [r3, #20]
 8004bf4:	60fb      	str	r3, [r7, #12]

	/* Clear Direct mode and FIFO threshold bits */
	tmp &= (uint32_t) ~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	f023 0307 	bic.w	r3, r3, #7
 8004bfc:	60fb      	str	r3, [r7, #12]

	/* Prepare the DMA Stream FIFO configuration */
	tmp |= hdma->Init.FIFOMode;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	4313      	orrs	r3, r2
 8004c06:	60fb      	str	r3, [r7, #12]

	/* the FIFO threshold is not used when the FIFO mode is disabled */
	if (hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE) {
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004c0c:	2b04      	cmp	r3, #4
 8004c0e:	d104      	bne.n	8004c1a <HAL_DMA_Init+0xae>
		/* Get the FIFO threshold */
		tmp |= hdma->Init.FIFOThreshold;
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004c14:	68fa      	ldr	r2, [r7, #12]
 8004c16:	4313      	orrs	r3, r2
 8004c18:	60fb      	str	r3, [r7, #12]
	}

	/* Write to DMA Stream FCR */
	hdma->Instance->FCR = tmp;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	68fa      	ldr	r2, [r7, #12]
 8004c20:	615a      	str	r2, [r3, #20]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_READY;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8004c30:	2300      	movs	r3, #0
}
 8004c32:	4618      	mov	r0, r3
 8004c34:	3714      	adds	r7, #20
 8004c36:	46bd      	mov	sp, r7
 8004c38:	bc80      	pop	{r7}
 8004c3a:	4770      	bx	lr
 8004c3c:	f010803f 	.word	0xf010803f

08004c40 <HAL_DMA_DeInit>:
 * @brief  DeInitializes the DMA peripheral 
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma) {
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
	/* Check the DMA peripheral state */
	if (hdma == NULL) {
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d102      	bne.n	8004c54 <HAL_DMA_DeInit+0x14>
		return HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	f001 b8fc 	b.w	8005e4c <HAL_DMA_DeInit+0x120c>
	}

	/* Check the DMA peripheral state */
	if (hdma->State == HAL_DMA_STATE_BUSY) {
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004c5a:	b2db      	uxtb	r3, r3
 8004c5c:	2b02      	cmp	r3, #2
 8004c5e:	d102      	bne.n	8004c66 <HAL_DMA_DeInit+0x26>
		return HAL_ERROR;
 8004c60:	2301      	movs	r3, #1
 8004c62:	f001 b8f3 	b.w	8005e4c <HAL_DMA_DeInit+0x120c>
	}

	/* Disable the selected DMA Streamx */
	__HAL_DMA_DISABLE(hdma);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	681a      	ldr	r2, [r3, #0]
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f022 0201 	bic.w	r2, r2, #1
 8004c74:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx control register */
	hdma->Instance->CR = 0;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	601a      	str	r2, [r3, #0]

	/* Reset DMA Streamx number of data to transfer register */
	hdma->Instance->NDTR = 0;
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	2200      	movs	r2, #0
 8004c84:	605a      	str	r2, [r3, #4]

	/* Reset DMA Streamx peripheral address register */
	hdma->Instance->PAR = 0;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	681b      	ldr	r3, [r3, #0]
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	609a      	str	r2, [r3, #8]

	/* Reset DMA Streamx memory 0 address register */
	hdma->Instance->M0AR = 0;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	2200      	movs	r2, #0
 8004c94:	60da      	str	r2, [r3, #12]

	/* Reset DMA Streamx memory 1 address register */
	hdma->Instance->M1AR = 0;
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	611a      	str	r2, [r3, #16]

	/* Reset DMA Streamx FIFO control register */
	hdma->Instance->FCR = (uint32_t) 0x00000021;
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	2221      	movs	r2, #33	; 0x21
 8004ca4:	615a      	str	r2, [r3, #20]

	/* Clear all flags */
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	461a      	mov	r2, r3
 8004cac:	4b89      	ldr	r3, [pc, #548]	; (8004ed4 <HAL_DMA_DeInit+0x294>)
 8004cae:	429a      	cmp	r2, r3
 8004cb0:	d960      	bls.n	8004d74 <HAL_DMA_DeInit+0x134>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	4a88      	ldr	r2, [pc, #544]	; (8004ed8 <HAL_DMA_DeInit+0x298>)
 8004cb8:	4293      	cmp	r3, r2
 8004cba:	d057      	beq.n	8004d6c <HAL_DMA_DeInit+0x12c>
 8004cbc:	687b      	ldr	r3, [r7, #4]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	4a86      	ldr	r2, [pc, #536]	; (8004edc <HAL_DMA_DeInit+0x29c>)
 8004cc2:	4293      	cmp	r3, r2
 8004cc4:	d050      	beq.n	8004d68 <HAL_DMA_DeInit+0x128>
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a85      	ldr	r2, [pc, #532]	; (8004ee0 <HAL_DMA_DeInit+0x2a0>)
 8004ccc:	4293      	cmp	r3, r2
 8004cce:	d049      	beq.n	8004d64 <HAL_DMA_DeInit+0x124>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	4a83      	ldr	r2, [pc, #524]	; (8004ee4 <HAL_DMA_DeInit+0x2a4>)
 8004cd6:	4293      	cmp	r3, r2
 8004cd8:	d042      	beq.n	8004d60 <HAL_DMA_DeInit+0x120>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	4a82      	ldr	r2, [pc, #520]	; (8004ee8 <HAL_DMA_DeInit+0x2a8>)
 8004ce0:	4293      	cmp	r3, r2
 8004ce2:	d03a      	beq.n	8004d5a <HAL_DMA_DeInit+0x11a>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	4a80      	ldr	r2, [pc, #512]	; (8004eec <HAL_DMA_DeInit+0x2ac>)
 8004cea:	4293      	cmp	r3, r2
 8004cec:	d032      	beq.n	8004d54 <HAL_DMA_DeInit+0x114>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	4a7f      	ldr	r2, [pc, #508]	; (8004ef0 <HAL_DMA_DeInit+0x2b0>)
 8004cf4:	4293      	cmp	r3, r2
 8004cf6:	d02a      	beq.n	8004d4e <HAL_DMA_DeInit+0x10e>
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4a7d      	ldr	r2, [pc, #500]	; (8004ef4 <HAL_DMA_DeInit+0x2b4>)
 8004cfe:	4293      	cmp	r3, r2
 8004d00:	d022      	beq.n	8004d48 <HAL_DMA_DeInit+0x108>
 8004d02:	687b      	ldr	r3, [r7, #4]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	4a7c      	ldr	r2, [pc, #496]	; (8004ef8 <HAL_DMA_DeInit+0x2b8>)
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d01a      	beq.n	8004d42 <HAL_DMA_DeInit+0x102>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	4a7a      	ldr	r2, [pc, #488]	; (8004efc <HAL_DMA_DeInit+0x2bc>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d012      	beq.n	8004d3c <HAL_DMA_DeInit+0xfc>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	4a79      	ldr	r2, [pc, #484]	; (8004f00 <HAL_DMA_DeInit+0x2c0>)
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	d00a      	beq.n	8004d36 <HAL_DMA_DeInit+0xf6>
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	4a77      	ldr	r2, [pc, #476]	; (8004f04 <HAL_DMA_DeInit+0x2c4>)
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d102      	bne.n	8004d30 <HAL_DMA_DeInit+0xf0>
 8004d2a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d2e:	e01e      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d30:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d34:	e01b      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d36:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d3a:	e018      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d3c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d40:	e015      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d42:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004d46:	e012      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d48:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d4c:	e00f      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d4e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d52:	e00c      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d58:	e009      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d5a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004d5e:	e006      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d60:	4b69      	ldr	r3, [pc, #420]	; (8004f08 <HAL_DMA_DeInit+0x2c8>)
 8004d62:	e004      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d64:	4b68      	ldr	r3, [pc, #416]	; (8004f08 <HAL_DMA_DeInit+0x2c8>)
 8004d66:	e002      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d68:	4b67      	ldr	r3, [pc, #412]	; (8004f08 <HAL_DMA_DeInit+0x2c8>)
 8004d6a:	e000      	b.n	8004d6e <HAL_DMA_DeInit+0x12e>
 8004d6c:	4b66      	ldr	r3, [pc, #408]	; (8004f08 <HAL_DMA_DeInit+0x2c8>)
 8004d6e:	4a67      	ldr	r2, [pc, #412]	; (8004f0c <HAL_DMA_DeInit+0x2cc>)
 8004d70:	60d3      	str	r3, [r2, #12]
 8004d72:	e150      	b.n	8005016 <HAL_DMA_DeInit+0x3d6>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	461a      	mov	r2, r3
 8004d7a:	4b65      	ldr	r3, [pc, #404]	; (8004f10 <HAL_DMA_DeInit+0x2d0>)
 8004d7c:	429a      	cmp	r2, r3
 8004d7e:	d960      	bls.n	8004e42 <HAL_DMA_DeInit+0x202>
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	4a54      	ldr	r2, [pc, #336]	; (8004ed8 <HAL_DMA_DeInit+0x298>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d057      	beq.n	8004e3a <HAL_DMA_DeInit+0x1fa>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	4a53      	ldr	r2, [pc, #332]	; (8004edc <HAL_DMA_DeInit+0x29c>)
 8004d90:	4293      	cmp	r3, r2
 8004d92:	d050      	beq.n	8004e36 <HAL_DMA_DeInit+0x1f6>
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	681b      	ldr	r3, [r3, #0]
 8004d98:	4a51      	ldr	r2, [pc, #324]	; (8004ee0 <HAL_DMA_DeInit+0x2a0>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d049      	beq.n	8004e32 <HAL_DMA_DeInit+0x1f2>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	4a50      	ldr	r2, [pc, #320]	; (8004ee4 <HAL_DMA_DeInit+0x2a4>)
 8004da4:	4293      	cmp	r3, r2
 8004da6:	d042      	beq.n	8004e2e <HAL_DMA_DeInit+0x1ee>
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a4e      	ldr	r2, [pc, #312]	; (8004ee8 <HAL_DMA_DeInit+0x2a8>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d03a      	beq.n	8004e28 <HAL_DMA_DeInit+0x1e8>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	4a4d      	ldr	r2, [pc, #308]	; (8004eec <HAL_DMA_DeInit+0x2ac>)
 8004db8:	4293      	cmp	r3, r2
 8004dba:	d032      	beq.n	8004e22 <HAL_DMA_DeInit+0x1e2>
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	681b      	ldr	r3, [r3, #0]
 8004dc0:	4a4b      	ldr	r2, [pc, #300]	; (8004ef0 <HAL_DMA_DeInit+0x2b0>)
 8004dc2:	4293      	cmp	r3, r2
 8004dc4:	d02a      	beq.n	8004e1c <HAL_DMA_DeInit+0x1dc>
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	4a4a      	ldr	r2, [pc, #296]	; (8004ef4 <HAL_DMA_DeInit+0x2b4>)
 8004dcc:	4293      	cmp	r3, r2
 8004dce:	d022      	beq.n	8004e16 <HAL_DMA_DeInit+0x1d6>
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a48      	ldr	r2, [pc, #288]	; (8004ef8 <HAL_DMA_DeInit+0x2b8>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d01a      	beq.n	8004e10 <HAL_DMA_DeInit+0x1d0>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	4a47      	ldr	r2, [pc, #284]	; (8004efc <HAL_DMA_DeInit+0x2bc>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d012      	beq.n	8004e0a <HAL_DMA_DeInit+0x1ca>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a45      	ldr	r2, [pc, #276]	; (8004f00 <HAL_DMA_DeInit+0x2c0>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d00a      	beq.n	8004e04 <HAL_DMA_DeInit+0x1c4>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a44      	ldr	r2, [pc, #272]	; (8004f04 <HAL_DMA_DeInit+0x2c4>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d102      	bne.n	8004dfe <HAL_DMA_DeInit+0x1be>
 8004df8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004dfc:	e01e      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004dfe:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004e02:	e01b      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e04:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e08:	e018      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e0a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e0e:	e015      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e10:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004e14:	e012      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e1a:	e00f      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e1c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e20:	e00c      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e22:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e26:	e009      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004e2c:	e006      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e2e:	4b36      	ldr	r3, [pc, #216]	; (8004f08 <HAL_DMA_DeInit+0x2c8>)
 8004e30:	e004      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e32:	4b35      	ldr	r3, [pc, #212]	; (8004f08 <HAL_DMA_DeInit+0x2c8>)
 8004e34:	e002      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e36:	4b34      	ldr	r3, [pc, #208]	; (8004f08 <HAL_DMA_DeInit+0x2c8>)
 8004e38:	e000      	b.n	8004e3c <HAL_DMA_DeInit+0x1fc>
 8004e3a:	4b33      	ldr	r3, [pc, #204]	; (8004f08 <HAL_DMA_DeInit+0x2c8>)
 8004e3c:	4a33      	ldr	r2, [pc, #204]	; (8004f0c <HAL_DMA_DeInit+0x2cc>)
 8004e3e:	6093      	str	r3, [r2, #8]
 8004e40:	e0e9      	b.n	8005016 <HAL_DMA_DeInit+0x3d6>
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	461a      	mov	r2, r3
 8004e48:	4b32      	ldr	r3, [pc, #200]	; (8004f14 <HAL_DMA_DeInit+0x2d4>)
 8004e4a:	429a      	cmp	r2, r3
 8004e4c:	f240 8083 	bls.w	8004f56 <HAL_DMA_DeInit+0x316>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	4a20      	ldr	r2, [pc, #128]	; (8004ed8 <HAL_DMA_DeInit+0x298>)
 8004e56:	4293      	cmp	r3, r2
 8004e58:	d079      	beq.n	8004f4e <HAL_DMA_DeInit+0x30e>
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	4a1f      	ldr	r2, [pc, #124]	; (8004edc <HAL_DMA_DeInit+0x29c>)
 8004e60:	4293      	cmp	r3, r2
 8004e62:	d072      	beq.n	8004f4a <HAL_DMA_DeInit+0x30a>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a1d      	ldr	r2, [pc, #116]	; (8004ee0 <HAL_DMA_DeInit+0x2a0>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d06b      	beq.n	8004f46 <HAL_DMA_DeInit+0x306>
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	4a1c      	ldr	r2, [pc, #112]	; (8004ee4 <HAL_DMA_DeInit+0x2a4>)
 8004e74:	4293      	cmp	r3, r2
 8004e76:	d064      	beq.n	8004f42 <HAL_DMA_DeInit+0x302>
 8004e78:	687b      	ldr	r3, [r7, #4]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	4a1a      	ldr	r2, [pc, #104]	; (8004ee8 <HAL_DMA_DeInit+0x2a8>)
 8004e7e:	4293      	cmp	r3, r2
 8004e80:	d05c      	beq.n	8004f3c <HAL_DMA_DeInit+0x2fc>
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	4a19      	ldr	r2, [pc, #100]	; (8004eec <HAL_DMA_DeInit+0x2ac>)
 8004e88:	4293      	cmp	r3, r2
 8004e8a:	d054      	beq.n	8004f36 <HAL_DMA_DeInit+0x2f6>
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	4a17      	ldr	r2, [pc, #92]	; (8004ef0 <HAL_DMA_DeInit+0x2b0>)
 8004e92:	4293      	cmp	r3, r2
 8004e94:	d04c      	beq.n	8004f30 <HAL_DMA_DeInit+0x2f0>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4a16      	ldr	r2, [pc, #88]	; (8004ef4 <HAL_DMA_DeInit+0x2b4>)
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	d044      	beq.n	8004f2a <HAL_DMA_DeInit+0x2ea>
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	4a14      	ldr	r2, [pc, #80]	; (8004ef8 <HAL_DMA_DeInit+0x2b8>)
 8004ea6:	4293      	cmp	r3, r2
 8004ea8:	d03c      	beq.n	8004f24 <HAL_DMA_DeInit+0x2e4>
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	681b      	ldr	r3, [r3, #0]
 8004eae:	4a13      	ldr	r2, [pc, #76]	; (8004efc <HAL_DMA_DeInit+0x2bc>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d034      	beq.n	8004f1e <HAL_DMA_DeInit+0x2de>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	4a11      	ldr	r2, [pc, #68]	; (8004f00 <HAL_DMA_DeInit+0x2c0>)
 8004eba:	4293      	cmp	r3, r2
 8004ebc:	d02c      	beq.n	8004f18 <HAL_DMA_DeInit+0x2d8>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4a10      	ldr	r2, [pc, #64]	; (8004f04 <HAL_DMA_DeInit+0x2c4>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d102      	bne.n	8004ece <HAL_DMA_DeInit+0x28e>
 8004ec8:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004ecc:	e040      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004ece:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004ed2:	e03d      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004ed4:	40026458 	.word	0x40026458
 8004ed8:	40026010 	.word	0x40026010
 8004edc:	40026410 	.word	0x40026410
 8004ee0:	40026070 	.word	0x40026070
 8004ee4:	40026470 	.word	0x40026470
 8004ee8:	40026028 	.word	0x40026028
 8004eec:	40026428 	.word	0x40026428
 8004ef0:	40026088 	.word	0x40026088
 8004ef4:	40026488 	.word	0x40026488
 8004ef8:	40026040 	.word	0x40026040
 8004efc:	40026440 	.word	0x40026440
 8004f00:	400260a0 	.word	0x400260a0
 8004f04:	400264a0 	.word	0x400264a0
 8004f08:	00800004 	.word	0x00800004
 8004f0c:	40026400 	.word	0x40026400
 8004f10:	400260b8 	.word	0x400260b8
 8004f14:	40026058 	.word	0x40026058
 8004f18:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f1c:	e018      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f1e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f22:	e015      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f24:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004f28:	e012      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f2e:	e00f      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f30:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f34:	e00c      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f36:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f3a:	e009      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f3c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f40:	e006      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f42:	4b69      	ldr	r3, [pc, #420]	; (80050e8 <HAL_DMA_DeInit+0x4a8>)
 8004f44:	e004      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f46:	4b68      	ldr	r3, [pc, #416]	; (80050e8 <HAL_DMA_DeInit+0x4a8>)
 8004f48:	e002      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f4a:	4b67      	ldr	r3, [pc, #412]	; (80050e8 <HAL_DMA_DeInit+0x4a8>)
 8004f4c:	e000      	b.n	8004f50 <HAL_DMA_DeInit+0x310>
 8004f4e:	4b66      	ldr	r3, [pc, #408]	; (80050e8 <HAL_DMA_DeInit+0x4a8>)
 8004f50:	4a66      	ldr	r2, [pc, #408]	; (80050ec <HAL_DMA_DeInit+0x4ac>)
 8004f52:	60d3      	str	r3, [r2, #12]
 8004f54:	e05f      	b.n	8005016 <HAL_DMA_DeInit+0x3d6>
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	4a65      	ldr	r2, [pc, #404]	; (80050f0 <HAL_DMA_DeInit+0x4b0>)
 8004f5c:	4293      	cmp	r3, r2
 8004f5e:	d057      	beq.n	8005010 <HAL_DMA_DeInit+0x3d0>
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4a63      	ldr	r2, [pc, #396]	; (80050f4 <HAL_DMA_DeInit+0x4b4>)
 8004f66:	4293      	cmp	r3, r2
 8004f68:	d050      	beq.n	800500c <HAL_DMA_DeInit+0x3cc>
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	4a62      	ldr	r2, [pc, #392]	; (80050f8 <HAL_DMA_DeInit+0x4b8>)
 8004f70:	4293      	cmp	r3, r2
 8004f72:	d049      	beq.n	8005008 <HAL_DMA_DeInit+0x3c8>
 8004f74:	687b      	ldr	r3, [r7, #4]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a60      	ldr	r2, [pc, #384]	; (80050fc <HAL_DMA_DeInit+0x4bc>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d042      	beq.n	8005004 <HAL_DMA_DeInit+0x3c4>
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	4a5f      	ldr	r2, [pc, #380]	; (8005100 <HAL_DMA_DeInit+0x4c0>)
 8004f84:	4293      	cmp	r3, r2
 8004f86:	d03a      	beq.n	8004ffe <HAL_DMA_DeInit+0x3be>
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	4a5d      	ldr	r2, [pc, #372]	; (8005104 <HAL_DMA_DeInit+0x4c4>)
 8004f8e:	4293      	cmp	r3, r2
 8004f90:	d032      	beq.n	8004ff8 <HAL_DMA_DeInit+0x3b8>
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	4a5c      	ldr	r2, [pc, #368]	; (8005108 <HAL_DMA_DeInit+0x4c8>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d02a      	beq.n	8004ff2 <HAL_DMA_DeInit+0x3b2>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	4a5a      	ldr	r2, [pc, #360]	; (800510c <HAL_DMA_DeInit+0x4cc>)
 8004fa2:	4293      	cmp	r3, r2
 8004fa4:	d022      	beq.n	8004fec <HAL_DMA_DeInit+0x3ac>
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	4a59      	ldr	r2, [pc, #356]	; (8005110 <HAL_DMA_DeInit+0x4d0>)
 8004fac:	4293      	cmp	r3, r2
 8004fae:	d01a      	beq.n	8004fe6 <HAL_DMA_DeInit+0x3a6>
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a57      	ldr	r2, [pc, #348]	; (8005114 <HAL_DMA_DeInit+0x4d4>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d012      	beq.n	8004fe0 <HAL_DMA_DeInit+0x3a0>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a56      	ldr	r2, [pc, #344]	; (8005118 <HAL_DMA_DeInit+0x4d8>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d00a      	beq.n	8004fda <HAL_DMA_DeInit+0x39a>
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	681b      	ldr	r3, [r3, #0]
 8004fc8:	4a54      	ldr	r2, [pc, #336]	; (800511c <HAL_DMA_DeInit+0x4dc>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d102      	bne.n	8004fd4 <HAL_DMA_DeInit+0x394>
 8004fce:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fd2:	e01e      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8004fd4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004fd8:	e01b      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8004fda:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fde:	e018      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8004fe0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fe4:	e015      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8004fe6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8004fea:	e012      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8004fec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ff0:	e00f      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8004ff2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ff6:	e00c      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8004ff8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004ffc:	e009      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8004ffe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005002:	e006      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8005004:	4b38      	ldr	r3, [pc, #224]	; (80050e8 <HAL_DMA_DeInit+0x4a8>)
 8005006:	e004      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8005008:	4b37      	ldr	r3, [pc, #220]	; (80050e8 <HAL_DMA_DeInit+0x4a8>)
 800500a:	e002      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 800500c:	4b36      	ldr	r3, [pc, #216]	; (80050e8 <HAL_DMA_DeInit+0x4a8>)
 800500e:	e000      	b.n	8005012 <HAL_DMA_DeInit+0x3d2>
 8005010:	4b35      	ldr	r3, [pc, #212]	; (80050e8 <HAL_DMA_DeInit+0x4a8>)
 8005012:	4a36      	ldr	r2, [pc, #216]	; (80050ec <HAL_DMA_DeInit+0x4ac>)
 8005014:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	461a      	mov	r2, r3
 800501c:	4b40      	ldr	r3, [pc, #256]	; (8005120 <HAL_DMA_DeInit+0x4e0>)
 800501e:	429a      	cmp	r2, r3
 8005020:	f240 8082 	bls.w	8005128 <HAL_DMA_DeInit+0x4e8>
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	4a31      	ldr	r2, [pc, #196]	; (80050f0 <HAL_DMA_DeInit+0x4b0>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d057      	beq.n	80050de <HAL_DMA_DeInit+0x49e>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	4a30      	ldr	r2, [pc, #192]	; (80050f4 <HAL_DMA_DeInit+0x4b4>)
 8005034:	4293      	cmp	r3, r2
 8005036:	d050      	beq.n	80050da <HAL_DMA_DeInit+0x49a>
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	4a2e      	ldr	r2, [pc, #184]	; (80050f8 <HAL_DMA_DeInit+0x4b8>)
 800503e:	4293      	cmp	r3, r2
 8005040:	d049      	beq.n	80050d6 <HAL_DMA_DeInit+0x496>
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	4a2d      	ldr	r2, [pc, #180]	; (80050fc <HAL_DMA_DeInit+0x4bc>)
 8005048:	4293      	cmp	r3, r2
 800504a:	d042      	beq.n	80050d2 <HAL_DMA_DeInit+0x492>
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	4a2b      	ldr	r2, [pc, #172]	; (8005100 <HAL_DMA_DeInit+0x4c0>)
 8005052:	4293      	cmp	r3, r2
 8005054:	d03a      	beq.n	80050cc <HAL_DMA_DeInit+0x48c>
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	4a2a      	ldr	r2, [pc, #168]	; (8005104 <HAL_DMA_DeInit+0x4c4>)
 800505c:	4293      	cmp	r3, r2
 800505e:	d032      	beq.n	80050c6 <HAL_DMA_DeInit+0x486>
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	4a28      	ldr	r2, [pc, #160]	; (8005108 <HAL_DMA_DeInit+0x4c8>)
 8005066:	4293      	cmp	r3, r2
 8005068:	d02a      	beq.n	80050c0 <HAL_DMA_DeInit+0x480>
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4a27      	ldr	r2, [pc, #156]	; (800510c <HAL_DMA_DeInit+0x4cc>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d022      	beq.n	80050ba <HAL_DMA_DeInit+0x47a>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	4a25      	ldr	r2, [pc, #148]	; (8005110 <HAL_DMA_DeInit+0x4d0>)
 800507a:	4293      	cmp	r3, r2
 800507c:	d01a      	beq.n	80050b4 <HAL_DMA_DeInit+0x474>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	4a24      	ldr	r2, [pc, #144]	; (8005114 <HAL_DMA_DeInit+0x4d4>)
 8005084:	4293      	cmp	r3, r2
 8005086:	d012      	beq.n	80050ae <HAL_DMA_DeInit+0x46e>
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4a22      	ldr	r2, [pc, #136]	; (8005118 <HAL_DMA_DeInit+0x4d8>)
 800508e:	4293      	cmp	r3, r2
 8005090:	d00a      	beq.n	80050a8 <HAL_DMA_DeInit+0x468>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	4a21      	ldr	r2, [pc, #132]	; (800511c <HAL_DMA_DeInit+0x4dc>)
 8005098:	4293      	cmp	r3, r2
 800509a:	d102      	bne.n	80050a2 <HAL_DMA_DeInit+0x462>
 800509c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050a0:	e01e      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050a2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80050a6:	e01b      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050a8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050ac:	e018      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050ae:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050b2:	e015      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050b4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80050b8:	e012      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050ba:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80050be:	e00f      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80050c4:	e00c      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050c6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80050ca:	e009      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80050d0:	e006      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050d2:	2320      	movs	r3, #32
 80050d4:	e004      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050d6:	2320      	movs	r3, #32
 80050d8:	e002      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050da:	2320      	movs	r3, #32
 80050dc:	e000      	b.n	80050e0 <HAL_DMA_DeInit+0x4a0>
 80050de:	2320      	movs	r3, #32
 80050e0:	4a10      	ldr	r2, [pc, #64]	; (8005124 <HAL_DMA_DeInit+0x4e4>)
 80050e2:	60d3      	str	r3, [r2, #12]
 80050e4:	e16e      	b.n	80053c4 <HAL_DMA_DeInit+0x784>
 80050e6:	bf00      	nop
 80050e8:	00800004 	.word	0x00800004
 80050ec:	40026000 	.word	0x40026000
 80050f0:	40026010 	.word	0x40026010
 80050f4:	40026410 	.word	0x40026410
 80050f8:	40026070 	.word	0x40026070
 80050fc:	40026470 	.word	0x40026470
 8005100:	40026028 	.word	0x40026028
 8005104:	40026428 	.word	0x40026428
 8005108:	40026088 	.word	0x40026088
 800510c:	40026488 	.word	0x40026488
 8005110:	40026040 	.word	0x40026040
 8005114:	40026440 	.word	0x40026440
 8005118:	400260a0 	.word	0x400260a0
 800511c:	400264a0 	.word	0x400264a0
 8005120:	40026458 	.word	0x40026458
 8005124:	40026400 	.word	0x40026400
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	461a      	mov	r2, r3
 800512e:	4b8c      	ldr	r3, [pc, #560]	; (8005360 <HAL_DMA_DeInit+0x720>)
 8005130:	429a      	cmp	r2, r3
 8005132:	d960      	bls.n	80051f6 <HAL_DMA_DeInit+0x5b6>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	4a8a      	ldr	r2, [pc, #552]	; (8005364 <HAL_DMA_DeInit+0x724>)
 800513a:	4293      	cmp	r3, r2
 800513c:	d057      	beq.n	80051ee <HAL_DMA_DeInit+0x5ae>
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	4a89      	ldr	r2, [pc, #548]	; (8005368 <HAL_DMA_DeInit+0x728>)
 8005144:	4293      	cmp	r3, r2
 8005146:	d050      	beq.n	80051ea <HAL_DMA_DeInit+0x5aa>
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a87      	ldr	r2, [pc, #540]	; (800536c <HAL_DMA_DeInit+0x72c>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d049      	beq.n	80051e6 <HAL_DMA_DeInit+0x5a6>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	4a86      	ldr	r2, [pc, #536]	; (8005370 <HAL_DMA_DeInit+0x730>)
 8005158:	4293      	cmp	r3, r2
 800515a:	d042      	beq.n	80051e2 <HAL_DMA_DeInit+0x5a2>
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	681b      	ldr	r3, [r3, #0]
 8005160:	4a84      	ldr	r2, [pc, #528]	; (8005374 <HAL_DMA_DeInit+0x734>)
 8005162:	4293      	cmp	r3, r2
 8005164:	d03a      	beq.n	80051dc <HAL_DMA_DeInit+0x59c>
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a83      	ldr	r2, [pc, #524]	; (8005378 <HAL_DMA_DeInit+0x738>)
 800516c:	4293      	cmp	r3, r2
 800516e:	d032      	beq.n	80051d6 <HAL_DMA_DeInit+0x596>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4a81      	ldr	r2, [pc, #516]	; (800537c <HAL_DMA_DeInit+0x73c>)
 8005176:	4293      	cmp	r3, r2
 8005178:	d02a      	beq.n	80051d0 <HAL_DMA_DeInit+0x590>
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a80      	ldr	r2, [pc, #512]	; (8005380 <HAL_DMA_DeInit+0x740>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d022      	beq.n	80051ca <HAL_DMA_DeInit+0x58a>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a7e      	ldr	r2, [pc, #504]	; (8005384 <HAL_DMA_DeInit+0x744>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d01a      	beq.n	80051c4 <HAL_DMA_DeInit+0x584>
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	4a7d      	ldr	r2, [pc, #500]	; (8005388 <HAL_DMA_DeInit+0x748>)
 8005194:	4293      	cmp	r3, r2
 8005196:	d012      	beq.n	80051be <HAL_DMA_DeInit+0x57e>
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4a7b      	ldr	r2, [pc, #492]	; (800538c <HAL_DMA_DeInit+0x74c>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d00a      	beq.n	80051b8 <HAL_DMA_DeInit+0x578>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	681b      	ldr	r3, [r3, #0]
 80051a6:	4a7a      	ldr	r2, [pc, #488]	; (8005390 <HAL_DMA_DeInit+0x750>)
 80051a8:	4293      	cmp	r3, r2
 80051aa:	d102      	bne.n	80051b2 <HAL_DMA_DeInit+0x572>
 80051ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051b0:	e01e      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80051b6:	e01b      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051bc:	e018      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051be:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051c2:	e015      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80051c8:	e012      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051ce:	e00f      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051d4:	e00c      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051da:	e009      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80051e0:	e006      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051e2:	2320      	movs	r3, #32
 80051e4:	e004      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051e6:	2320      	movs	r3, #32
 80051e8:	e002      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051ea:	2320      	movs	r3, #32
 80051ec:	e000      	b.n	80051f0 <HAL_DMA_DeInit+0x5b0>
 80051ee:	2320      	movs	r3, #32
 80051f0:	4a68      	ldr	r2, [pc, #416]	; (8005394 <HAL_DMA_DeInit+0x754>)
 80051f2:	6093      	str	r3, [r2, #8]
 80051f4:	e0e6      	b.n	80053c4 <HAL_DMA_DeInit+0x784>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	461a      	mov	r2, r3
 80051fc:	4b66      	ldr	r3, [pc, #408]	; (8005398 <HAL_DMA_DeInit+0x758>)
 80051fe:	429a      	cmp	r2, r3
 8005200:	d960      	bls.n	80052c4 <HAL_DMA_DeInit+0x684>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	4a57      	ldr	r2, [pc, #348]	; (8005364 <HAL_DMA_DeInit+0x724>)
 8005208:	4293      	cmp	r3, r2
 800520a:	d057      	beq.n	80052bc <HAL_DMA_DeInit+0x67c>
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a55      	ldr	r2, [pc, #340]	; (8005368 <HAL_DMA_DeInit+0x728>)
 8005212:	4293      	cmp	r3, r2
 8005214:	d050      	beq.n	80052b8 <HAL_DMA_DeInit+0x678>
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	4a54      	ldr	r2, [pc, #336]	; (800536c <HAL_DMA_DeInit+0x72c>)
 800521c:	4293      	cmp	r3, r2
 800521e:	d049      	beq.n	80052b4 <HAL_DMA_DeInit+0x674>
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	4a52      	ldr	r2, [pc, #328]	; (8005370 <HAL_DMA_DeInit+0x730>)
 8005226:	4293      	cmp	r3, r2
 8005228:	d042      	beq.n	80052b0 <HAL_DMA_DeInit+0x670>
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	4a51      	ldr	r2, [pc, #324]	; (8005374 <HAL_DMA_DeInit+0x734>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d03a      	beq.n	80052aa <HAL_DMA_DeInit+0x66a>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a4f      	ldr	r2, [pc, #316]	; (8005378 <HAL_DMA_DeInit+0x738>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d032      	beq.n	80052a4 <HAL_DMA_DeInit+0x664>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a4e      	ldr	r2, [pc, #312]	; (800537c <HAL_DMA_DeInit+0x73c>)
 8005244:	4293      	cmp	r3, r2
 8005246:	d02a      	beq.n	800529e <HAL_DMA_DeInit+0x65e>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a4c      	ldr	r2, [pc, #304]	; (8005380 <HAL_DMA_DeInit+0x740>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d022      	beq.n	8005298 <HAL_DMA_DeInit+0x658>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a4b      	ldr	r2, [pc, #300]	; (8005384 <HAL_DMA_DeInit+0x744>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d01a      	beq.n	8005292 <HAL_DMA_DeInit+0x652>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a49      	ldr	r2, [pc, #292]	; (8005388 <HAL_DMA_DeInit+0x748>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d012      	beq.n	800528c <HAL_DMA_DeInit+0x64c>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a48      	ldr	r2, [pc, #288]	; (800538c <HAL_DMA_DeInit+0x74c>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d00a      	beq.n	8005286 <HAL_DMA_DeInit+0x646>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a46      	ldr	r2, [pc, #280]	; (8005390 <HAL_DMA_DeInit+0x750>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d102      	bne.n	8005280 <HAL_DMA_DeInit+0x640>
 800527a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800527e:	e01e      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 8005280:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005284:	e01b      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 8005286:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800528a:	e018      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 800528c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005290:	e015      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 8005292:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005296:	e012      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 8005298:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800529c:	e00f      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 800529e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052a2:	e00c      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 80052a4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052a8:	e009      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 80052aa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80052ae:	e006      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 80052b0:	2320      	movs	r3, #32
 80052b2:	e004      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 80052b4:	2320      	movs	r3, #32
 80052b6:	e002      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 80052b8:	2320      	movs	r3, #32
 80052ba:	e000      	b.n	80052be <HAL_DMA_DeInit+0x67e>
 80052bc:	2320      	movs	r3, #32
 80052be:	4a37      	ldr	r2, [pc, #220]	; (800539c <HAL_DMA_DeInit+0x75c>)
 80052c0:	60d3      	str	r3, [r2, #12]
 80052c2:	e07f      	b.n	80053c4 <HAL_DMA_DeInit+0x784>
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a26      	ldr	r2, [pc, #152]	; (8005364 <HAL_DMA_DeInit+0x724>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d077      	beq.n	80053be <HAL_DMA_DeInit+0x77e>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	4a25      	ldr	r2, [pc, #148]	; (8005368 <HAL_DMA_DeInit+0x728>)
 80052d4:	4293      	cmp	r3, r2
 80052d6:	d070      	beq.n	80053ba <HAL_DMA_DeInit+0x77a>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a23      	ldr	r2, [pc, #140]	; (800536c <HAL_DMA_DeInit+0x72c>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d069      	beq.n	80053b6 <HAL_DMA_DeInit+0x776>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a22      	ldr	r2, [pc, #136]	; (8005370 <HAL_DMA_DeInit+0x730>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d062      	beq.n	80053b2 <HAL_DMA_DeInit+0x772>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a20      	ldr	r2, [pc, #128]	; (8005374 <HAL_DMA_DeInit+0x734>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d05a      	beq.n	80053ac <HAL_DMA_DeInit+0x76c>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a1f      	ldr	r2, [pc, #124]	; (8005378 <HAL_DMA_DeInit+0x738>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d052      	beq.n	80053a6 <HAL_DMA_DeInit+0x766>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a1d      	ldr	r2, [pc, #116]	; (800537c <HAL_DMA_DeInit+0x73c>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d04a      	beq.n	80053a0 <HAL_DMA_DeInit+0x760>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a1c      	ldr	r2, [pc, #112]	; (8005380 <HAL_DMA_DeInit+0x740>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d022      	beq.n	800535a <HAL_DMA_DeInit+0x71a>
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	4a1a      	ldr	r2, [pc, #104]	; (8005384 <HAL_DMA_DeInit+0x744>)
 800531a:	4293      	cmp	r3, r2
 800531c:	d01a      	beq.n	8005354 <HAL_DMA_DeInit+0x714>
 800531e:	687b      	ldr	r3, [r7, #4]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	4a19      	ldr	r2, [pc, #100]	; (8005388 <HAL_DMA_DeInit+0x748>)
 8005324:	4293      	cmp	r3, r2
 8005326:	d012      	beq.n	800534e <HAL_DMA_DeInit+0x70e>
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	4a17      	ldr	r2, [pc, #92]	; (800538c <HAL_DMA_DeInit+0x74c>)
 800532e:	4293      	cmp	r3, r2
 8005330:	d00a      	beq.n	8005348 <HAL_DMA_DeInit+0x708>
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	4a16      	ldr	r2, [pc, #88]	; (8005390 <HAL_DMA_DeInit+0x750>)
 8005338:	4293      	cmp	r3, r2
 800533a:	d102      	bne.n	8005342 <HAL_DMA_DeInit+0x702>
 800533c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005340:	e03e      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 8005342:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8005346:	e03b      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 8005348:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800534c:	e038      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 800534e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005352:	e035      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 8005354:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8005358:	e032      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 800535a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800535e:	e02f      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 8005360:	400260b8 	.word	0x400260b8
 8005364:	40026010 	.word	0x40026010
 8005368:	40026410 	.word	0x40026410
 800536c:	40026070 	.word	0x40026070
 8005370:	40026470 	.word	0x40026470
 8005374:	40026028 	.word	0x40026028
 8005378:	40026428 	.word	0x40026428
 800537c:	40026088 	.word	0x40026088
 8005380:	40026488 	.word	0x40026488
 8005384:	40026040 	.word	0x40026040
 8005388:	40026440 	.word	0x40026440
 800538c:	400260a0 	.word	0x400260a0
 8005390:	400264a0 	.word	0x400264a0
 8005394:	40026400 	.word	0x40026400
 8005398:	40026058 	.word	0x40026058
 800539c:	40026000 	.word	0x40026000
 80053a0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80053a4:	e00c      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 80053a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80053aa:	e009      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 80053ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80053b0:	e006      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 80053b2:	2320      	movs	r3, #32
 80053b4:	e004      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 80053b6:	2320      	movs	r3, #32
 80053b8:	e002      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 80053ba:	2320      	movs	r3, #32
 80053bc:	e000      	b.n	80053c0 <HAL_DMA_DeInit+0x780>
 80053be:	2320      	movs	r3, #32
 80053c0:	4a8a      	ldr	r2, [pc, #552]	; (80055ec <HAL_DMA_DeInit+0x9ac>)
 80053c2:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	461a      	mov	r2, r3
 80053ca:	4b89      	ldr	r3, [pc, #548]	; (80055f0 <HAL_DMA_DeInit+0x9b0>)
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d960      	bls.n	8005492 <HAL_DMA_DeInit+0x852>
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	4a87      	ldr	r2, [pc, #540]	; (80055f4 <HAL_DMA_DeInit+0x9b4>)
 80053d6:	4293      	cmp	r3, r2
 80053d8:	d057      	beq.n	800548a <HAL_DMA_DeInit+0x84a>
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	4a86      	ldr	r2, [pc, #536]	; (80055f8 <HAL_DMA_DeInit+0x9b8>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	d050      	beq.n	8005486 <HAL_DMA_DeInit+0x846>
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	4a84      	ldr	r2, [pc, #528]	; (80055fc <HAL_DMA_DeInit+0x9bc>)
 80053ea:	4293      	cmp	r3, r2
 80053ec:	d049      	beq.n	8005482 <HAL_DMA_DeInit+0x842>
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	4a83      	ldr	r2, [pc, #524]	; (8005600 <HAL_DMA_DeInit+0x9c0>)
 80053f4:	4293      	cmp	r3, r2
 80053f6:	d042      	beq.n	800547e <HAL_DMA_DeInit+0x83e>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	4a81      	ldr	r2, [pc, #516]	; (8005604 <HAL_DMA_DeInit+0x9c4>)
 80053fe:	4293      	cmp	r3, r2
 8005400:	d03a      	beq.n	8005478 <HAL_DMA_DeInit+0x838>
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4a80      	ldr	r2, [pc, #512]	; (8005608 <HAL_DMA_DeInit+0x9c8>)
 8005408:	4293      	cmp	r3, r2
 800540a:	d032      	beq.n	8005472 <HAL_DMA_DeInit+0x832>
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	4a7e      	ldr	r2, [pc, #504]	; (800560c <HAL_DMA_DeInit+0x9cc>)
 8005412:	4293      	cmp	r3, r2
 8005414:	d02a      	beq.n	800546c <HAL_DMA_DeInit+0x82c>
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	4a7d      	ldr	r2, [pc, #500]	; (8005610 <HAL_DMA_DeInit+0x9d0>)
 800541c:	4293      	cmp	r3, r2
 800541e:	d022      	beq.n	8005466 <HAL_DMA_DeInit+0x826>
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	4a7b      	ldr	r2, [pc, #492]	; (8005614 <HAL_DMA_DeInit+0x9d4>)
 8005426:	4293      	cmp	r3, r2
 8005428:	d01a      	beq.n	8005460 <HAL_DMA_DeInit+0x820>
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	4a7a      	ldr	r2, [pc, #488]	; (8005618 <HAL_DMA_DeInit+0x9d8>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d012      	beq.n	800545a <HAL_DMA_DeInit+0x81a>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	4a78      	ldr	r2, [pc, #480]	; (800561c <HAL_DMA_DeInit+0x9dc>)
 800543a:	4293      	cmp	r3, r2
 800543c:	d00a      	beq.n	8005454 <HAL_DMA_DeInit+0x814>
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	4a77      	ldr	r2, [pc, #476]	; (8005620 <HAL_DMA_DeInit+0x9e0>)
 8005444:	4293      	cmp	r3, r2
 8005446:	d102      	bne.n	800544e <HAL_DMA_DeInit+0x80e>
 8005448:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800544c:	e01e      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 800544e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005452:	e01b      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 8005454:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005458:	e018      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 800545a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800545e:	e015      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 8005460:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005464:	e012      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 8005466:	f44f 7300 	mov.w	r3, #512	; 0x200
 800546a:	e00f      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 800546c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005470:	e00c      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 8005472:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005476:	e009      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 8005478:	f44f 7300 	mov.w	r3, #512	; 0x200
 800547c:	e006      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 800547e:	2308      	movs	r3, #8
 8005480:	e004      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 8005482:	2308      	movs	r3, #8
 8005484:	e002      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 8005486:	2308      	movs	r3, #8
 8005488:	e000      	b.n	800548c <HAL_DMA_DeInit+0x84c>
 800548a:	2308      	movs	r3, #8
 800548c:	4a65      	ldr	r2, [pc, #404]	; (8005624 <HAL_DMA_DeInit+0x9e4>)
 800548e:	60d3      	str	r3, [r2, #12]
 8005490:	e150      	b.n	8005734 <HAL_DMA_DeInit+0xaf4>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	461a      	mov	r2, r3
 8005498:	4b63      	ldr	r3, [pc, #396]	; (8005628 <HAL_DMA_DeInit+0x9e8>)
 800549a:	429a      	cmp	r2, r3
 800549c:	d960      	bls.n	8005560 <HAL_DMA_DeInit+0x920>
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	4a54      	ldr	r2, [pc, #336]	; (80055f4 <HAL_DMA_DeInit+0x9b4>)
 80054a4:	4293      	cmp	r3, r2
 80054a6:	d057      	beq.n	8005558 <HAL_DMA_DeInit+0x918>
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	4a52      	ldr	r2, [pc, #328]	; (80055f8 <HAL_DMA_DeInit+0x9b8>)
 80054ae:	4293      	cmp	r3, r2
 80054b0:	d050      	beq.n	8005554 <HAL_DMA_DeInit+0x914>
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	4a51      	ldr	r2, [pc, #324]	; (80055fc <HAL_DMA_DeInit+0x9bc>)
 80054b8:	4293      	cmp	r3, r2
 80054ba:	d049      	beq.n	8005550 <HAL_DMA_DeInit+0x910>
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	4a4f      	ldr	r2, [pc, #316]	; (8005600 <HAL_DMA_DeInit+0x9c0>)
 80054c2:	4293      	cmp	r3, r2
 80054c4:	d042      	beq.n	800554c <HAL_DMA_DeInit+0x90c>
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	4a4e      	ldr	r2, [pc, #312]	; (8005604 <HAL_DMA_DeInit+0x9c4>)
 80054cc:	4293      	cmp	r3, r2
 80054ce:	d03a      	beq.n	8005546 <HAL_DMA_DeInit+0x906>
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	4a4c      	ldr	r2, [pc, #304]	; (8005608 <HAL_DMA_DeInit+0x9c8>)
 80054d6:	4293      	cmp	r3, r2
 80054d8:	d032      	beq.n	8005540 <HAL_DMA_DeInit+0x900>
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	4a4b      	ldr	r2, [pc, #300]	; (800560c <HAL_DMA_DeInit+0x9cc>)
 80054e0:	4293      	cmp	r3, r2
 80054e2:	d02a      	beq.n	800553a <HAL_DMA_DeInit+0x8fa>
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	4a49      	ldr	r2, [pc, #292]	; (8005610 <HAL_DMA_DeInit+0x9d0>)
 80054ea:	4293      	cmp	r3, r2
 80054ec:	d022      	beq.n	8005534 <HAL_DMA_DeInit+0x8f4>
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	4a48      	ldr	r2, [pc, #288]	; (8005614 <HAL_DMA_DeInit+0x9d4>)
 80054f4:	4293      	cmp	r3, r2
 80054f6:	d01a      	beq.n	800552e <HAL_DMA_DeInit+0x8ee>
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4a46      	ldr	r2, [pc, #280]	; (8005618 <HAL_DMA_DeInit+0x9d8>)
 80054fe:	4293      	cmp	r3, r2
 8005500:	d012      	beq.n	8005528 <HAL_DMA_DeInit+0x8e8>
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	681b      	ldr	r3, [r3, #0]
 8005506:	4a45      	ldr	r2, [pc, #276]	; (800561c <HAL_DMA_DeInit+0x9dc>)
 8005508:	4293      	cmp	r3, r2
 800550a:	d00a      	beq.n	8005522 <HAL_DMA_DeInit+0x8e2>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	4a43      	ldr	r2, [pc, #268]	; (8005620 <HAL_DMA_DeInit+0x9e0>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d102      	bne.n	800551c <HAL_DMA_DeInit+0x8dc>
 8005516:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800551a:	e01e      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 800551c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005520:	e01b      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 8005522:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005526:	e018      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 8005528:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800552c:	e015      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 800552e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005532:	e012      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 8005534:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005538:	e00f      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 800553a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800553e:	e00c      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 8005540:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005544:	e009      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 8005546:	f44f 7300 	mov.w	r3, #512	; 0x200
 800554a:	e006      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 800554c:	2308      	movs	r3, #8
 800554e:	e004      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 8005550:	2308      	movs	r3, #8
 8005552:	e002      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 8005554:	2308      	movs	r3, #8
 8005556:	e000      	b.n	800555a <HAL_DMA_DeInit+0x91a>
 8005558:	2308      	movs	r3, #8
 800555a:	4a32      	ldr	r2, [pc, #200]	; (8005624 <HAL_DMA_DeInit+0x9e4>)
 800555c:	6093      	str	r3, [r2, #8]
 800555e:	e0e9      	b.n	8005734 <HAL_DMA_DeInit+0xaf4>
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	461a      	mov	r2, r3
 8005566:	4b31      	ldr	r3, [pc, #196]	; (800562c <HAL_DMA_DeInit+0x9ec>)
 8005568:	429a      	cmp	r2, r3
 800556a:	f240 8083 	bls.w	8005674 <HAL_DMA_DeInit+0xa34>
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4a20      	ldr	r2, [pc, #128]	; (80055f4 <HAL_DMA_DeInit+0x9b4>)
 8005574:	4293      	cmp	r3, r2
 8005576:	d079      	beq.n	800566c <HAL_DMA_DeInit+0xa2c>
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	4a1e      	ldr	r2, [pc, #120]	; (80055f8 <HAL_DMA_DeInit+0x9b8>)
 800557e:	4293      	cmp	r3, r2
 8005580:	d072      	beq.n	8005668 <HAL_DMA_DeInit+0xa28>
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	4a1d      	ldr	r2, [pc, #116]	; (80055fc <HAL_DMA_DeInit+0x9bc>)
 8005588:	4293      	cmp	r3, r2
 800558a:	d06b      	beq.n	8005664 <HAL_DMA_DeInit+0xa24>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	4a1b      	ldr	r2, [pc, #108]	; (8005600 <HAL_DMA_DeInit+0x9c0>)
 8005592:	4293      	cmp	r3, r2
 8005594:	d064      	beq.n	8005660 <HAL_DMA_DeInit+0xa20>
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4a1a      	ldr	r2, [pc, #104]	; (8005604 <HAL_DMA_DeInit+0x9c4>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d05c      	beq.n	800565a <HAL_DMA_DeInit+0xa1a>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	4a18      	ldr	r2, [pc, #96]	; (8005608 <HAL_DMA_DeInit+0x9c8>)
 80055a6:	4293      	cmp	r3, r2
 80055a8:	d054      	beq.n	8005654 <HAL_DMA_DeInit+0xa14>
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	4a17      	ldr	r2, [pc, #92]	; (800560c <HAL_DMA_DeInit+0x9cc>)
 80055b0:	4293      	cmp	r3, r2
 80055b2:	d04c      	beq.n	800564e <HAL_DMA_DeInit+0xa0e>
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	4a15      	ldr	r2, [pc, #84]	; (8005610 <HAL_DMA_DeInit+0x9d0>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d044      	beq.n	8005648 <HAL_DMA_DeInit+0xa08>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	4a14      	ldr	r2, [pc, #80]	; (8005614 <HAL_DMA_DeInit+0x9d4>)
 80055c4:	4293      	cmp	r3, r2
 80055c6:	d03c      	beq.n	8005642 <HAL_DMA_DeInit+0xa02>
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	4a12      	ldr	r2, [pc, #72]	; (8005618 <HAL_DMA_DeInit+0x9d8>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d034      	beq.n	800563c <HAL_DMA_DeInit+0x9fc>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a11      	ldr	r2, [pc, #68]	; (800561c <HAL_DMA_DeInit+0x9dc>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	d02c      	beq.n	8005636 <HAL_DMA_DeInit+0x9f6>
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	4a0f      	ldr	r2, [pc, #60]	; (8005620 <HAL_DMA_DeInit+0x9e0>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d124      	bne.n	8005630 <HAL_DMA_DeInit+0x9f0>
 80055e6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80055ea:	e040      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 80055ec:	40026000 	.word	0x40026000
 80055f0:	40026458 	.word	0x40026458
 80055f4:	40026010 	.word	0x40026010
 80055f8:	40026410 	.word	0x40026410
 80055fc:	40026070 	.word	0x40026070
 8005600:	40026470 	.word	0x40026470
 8005604:	40026028 	.word	0x40026028
 8005608:	40026428 	.word	0x40026428
 800560c:	40026088 	.word	0x40026088
 8005610:	40026488 	.word	0x40026488
 8005614:	40026040 	.word	0x40026040
 8005618:	40026440 	.word	0x40026440
 800561c:	400260a0 	.word	0x400260a0
 8005620:	400264a0 	.word	0x400264a0
 8005624:	40026400 	.word	0x40026400
 8005628:	400260b8 	.word	0x400260b8
 800562c:	40026058 	.word	0x40026058
 8005630:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005634:	e01b      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 8005636:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800563a:	e018      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 800563c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005640:	e015      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 8005642:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005646:	e012      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 8005648:	f44f 7300 	mov.w	r3, #512	; 0x200
 800564c:	e00f      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 800564e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005652:	e00c      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 8005654:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005658:	e009      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 800565a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800565e:	e006      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 8005660:	2308      	movs	r3, #8
 8005662:	e004      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 8005664:	2308      	movs	r3, #8
 8005666:	e002      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 8005668:	2308      	movs	r3, #8
 800566a:	e000      	b.n	800566e <HAL_DMA_DeInit+0xa2e>
 800566c:	2308      	movs	r3, #8
 800566e:	4a8a      	ldr	r2, [pc, #552]	; (8005898 <HAL_DMA_DeInit+0xc58>)
 8005670:	60d3      	str	r3, [r2, #12]
 8005672:	e05f      	b.n	8005734 <HAL_DMA_DeInit+0xaf4>
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	4a88      	ldr	r2, [pc, #544]	; (800589c <HAL_DMA_DeInit+0xc5c>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d057      	beq.n	800572e <HAL_DMA_DeInit+0xaee>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a87      	ldr	r2, [pc, #540]	; (80058a0 <HAL_DMA_DeInit+0xc60>)
 8005684:	4293      	cmp	r3, r2
 8005686:	d050      	beq.n	800572a <HAL_DMA_DeInit+0xaea>
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	4a85      	ldr	r2, [pc, #532]	; (80058a4 <HAL_DMA_DeInit+0xc64>)
 800568e:	4293      	cmp	r3, r2
 8005690:	d049      	beq.n	8005726 <HAL_DMA_DeInit+0xae6>
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	4a84      	ldr	r2, [pc, #528]	; (80058a8 <HAL_DMA_DeInit+0xc68>)
 8005698:	4293      	cmp	r3, r2
 800569a:	d042      	beq.n	8005722 <HAL_DMA_DeInit+0xae2>
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	4a82      	ldr	r2, [pc, #520]	; (80058ac <HAL_DMA_DeInit+0xc6c>)
 80056a2:	4293      	cmp	r3, r2
 80056a4:	d03a      	beq.n	800571c <HAL_DMA_DeInit+0xadc>
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	4a81      	ldr	r2, [pc, #516]	; (80058b0 <HAL_DMA_DeInit+0xc70>)
 80056ac:	4293      	cmp	r3, r2
 80056ae:	d032      	beq.n	8005716 <HAL_DMA_DeInit+0xad6>
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	4a7f      	ldr	r2, [pc, #508]	; (80058b4 <HAL_DMA_DeInit+0xc74>)
 80056b6:	4293      	cmp	r3, r2
 80056b8:	d02a      	beq.n	8005710 <HAL_DMA_DeInit+0xad0>
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	681b      	ldr	r3, [r3, #0]
 80056be:	4a7e      	ldr	r2, [pc, #504]	; (80058b8 <HAL_DMA_DeInit+0xc78>)
 80056c0:	4293      	cmp	r3, r2
 80056c2:	d022      	beq.n	800570a <HAL_DMA_DeInit+0xaca>
 80056c4:	687b      	ldr	r3, [r7, #4]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	4a7c      	ldr	r2, [pc, #496]	; (80058bc <HAL_DMA_DeInit+0xc7c>)
 80056ca:	4293      	cmp	r3, r2
 80056cc:	d01a      	beq.n	8005704 <HAL_DMA_DeInit+0xac4>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	4a7b      	ldr	r2, [pc, #492]	; (80058c0 <HAL_DMA_DeInit+0xc80>)
 80056d4:	4293      	cmp	r3, r2
 80056d6:	d012      	beq.n	80056fe <HAL_DMA_DeInit+0xabe>
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	681b      	ldr	r3, [r3, #0]
 80056dc:	4a79      	ldr	r2, [pc, #484]	; (80058c4 <HAL_DMA_DeInit+0xc84>)
 80056de:	4293      	cmp	r3, r2
 80056e0:	d00a      	beq.n	80056f8 <HAL_DMA_DeInit+0xab8>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a78      	ldr	r2, [pc, #480]	; (80058c8 <HAL_DMA_DeInit+0xc88>)
 80056e8:	4293      	cmp	r3, r2
 80056ea:	d102      	bne.n	80056f2 <HAL_DMA_DeInit+0xab2>
 80056ec:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80056f0:	e01e      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 80056f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056f6:	e01b      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 80056f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80056fc:	e018      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 80056fe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005702:	e015      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 8005704:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8005708:	e012      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 800570a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800570e:	e00f      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 8005710:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005714:	e00c      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 8005716:	f44f 7300 	mov.w	r3, #512	; 0x200
 800571a:	e009      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 800571c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005720:	e006      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 8005722:	2308      	movs	r3, #8
 8005724:	e004      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 8005726:	2308      	movs	r3, #8
 8005728:	e002      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 800572a:	2308      	movs	r3, #8
 800572c:	e000      	b.n	8005730 <HAL_DMA_DeInit+0xaf0>
 800572e:	2308      	movs	r3, #8
 8005730:	4a59      	ldr	r2, [pc, #356]	; (8005898 <HAL_DMA_DeInit+0xc58>)
 8005732:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	461a      	mov	r2, r3
 800573a:	4b64      	ldr	r3, [pc, #400]	; (80058cc <HAL_DMA_DeInit+0xc8c>)
 800573c:	429a      	cmp	r2, r3
 800573e:	d95c      	bls.n	80057fa <HAL_DMA_DeInit+0xbba>
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	4a55      	ldr	r2, [pc, #340]	; (800589c <HAL_DMA_DeInit+0xc5c>)
 8005746:	4293      	cmp	r3, r2
 8005748:	d053      	beq.n	80057f2 <HAL_DMA_DeInit+0xbb2>
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	4a54      	ldr	r2, [pc, #336]	; (80058a0 <HAL_DMA_DeInit+0xc60>)
 8005750:	4293      	cmp	r3, r2
 8005752:	d04c      	beq.n	80057ee <HAL_DMA_DeInit+0xbae>
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	681b      	ldr	r3, [r3, #0]
 8005758:	4a52      	ldr	r2, [pc, #328]	; (80058a4 <HAL_DMA_DeInit+0xc64>)
 800575a:	4293      	cmp	r3, r2
 800575c:	d045      	beq.n	80057ea <HAL_DMA_DeInit+0xbaa>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a51      	ldr	r2, [pc, #324]	; (80058a8 <HAL_DMA_DeInit+0xc68>)
 8005764:	4293      	cmp	r3, r2
 8005766:	d03e      	beq.n	80057e6 <HAL_DMA_DeInit+0xba6>
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	4a4f      	ldr	r2, [pc, #316]	; (80058ac <HAL_DMA_DeInit+0xc6c>)
 800576e:	4293      	cmp	r3, r2
 8005770:	d037      	beq.n	80057e2 <HAL_DMA_DeInit+0xba2>
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4a4e      	ldr	r2, [pc, #312]	; (80058b0 <HAL_DMA_DeInit+0xc70>)
 8005778:	4293      	cmp	r3, r2
 800577a:	d030      	beq.n	80057de <HAL_DMA_DeInit+0xb9e>
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	4a4c      	ldr	r2, [pc, #304]	; (80058b4 <HAL_DMA_DeInit+0xc74>)
 8005782:	4293      	cmp	r3, r2
 8005784:	d029      	beq.n	80057da <HAL_DMA_DeInit+0xb9a>
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	4a4b      	ldr	r2, [pc, #300]	; (80058b8 <HAL_DMA_DeInit+0xc78>)
 800578c:	4293      	cmp	r3, r2
 800578e:	d022      	beq.n	80057d6 <HAL_DMA_DeInit+0xb96>
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	4a49      	ldr	r2, [pc, #292]	; (80058bc <HAL_DMA_DeInit+0xc7c>)
 8005796:	4293      	cmp	r3, r2
 8005798:	d01a      	beq.n	80057d0 <HAL_DMA_DeInit+0xb90>
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	4a48      	ldr	r2, [pc, #288]	; (80058c0 <HAL_DMA_DeInit+0xc80>)
 80057a0:	4293      	cmp	r3, r2
 80057a2:	d012      	beq.n	80057ca <HAL_DMA_DeInit+0xb8a>
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	4a46      	ldr	r2, [pc, #280]	; (80058c4 <HAL_DMA_DeInit+0xc84>)
 80057aa:	4293      	cmp	r3, r2
 80057ac:	d00a      	beq.n	80057c4 <HAL_DMA_DeInit+0xb84>
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	4a45      	ldr	r2, [pc, #276]	; (80058c8 <HAL_DMA_DeInit+0xc88>)
 80057b4:	4293      	cmp	r3, r2
 80057b6:	d102      	bne.n	80057be <HAL_DMA_DeInit+0xb7e>
 80057b8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057bc:	e01a      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057be:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80057c2:	e017      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057c8:	e014      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057ca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057ce:	e011      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80057d4:	e00e      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057d6:	2340      	movs	r3, #64	; 0x40
 80057d8:	e00c      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057da:	2340      	movs	r3, #64	; 0x40
 80057dc:	e00a      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057de:	2340      	movs	r3, #64	; 0x40
 80057e0:	e008      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057e2:	2340      	movs	r3, #64	; 0x40
 80057e4:	e006      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057e6:	4b3a      	ldr	r3, [pc, #232]	; (80058d0 <HAL_DMA_DeInit+0xc90>)
 80057e8:	e004      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057ea:	4b39      	ldr	r3, [pc, #228]	; (80058d0 <HAL_DMA_DeInit+0xc90>)
 80057ec:	e002      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057ee:	4b38      	ldr	r3, [pc, #224]	; (80058d0 <HAL_DMA_DeInit+0xc90>)
 80057f0:	e000      	b.n	80057f4 <HAL_DMA_DeInit+0xbb4>
 80057f2:	4b37      	ldr	r3, [pc, #220]	; (80058d0 <HAL_DMA_DeInit+0xc90>)
 80057f4:	4a37      	ldr	r2, [pc, #220]	; (80058d4 <HAL_DMA_DeInit+0xc94>)
 80057f6:	60d3      	str	r3, [r2, #12]
 80057f8:	e144      	b.n	8005a84 <HAL_DMA_DeInit+0xe44>
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	461a      	mov	r2, r3
 8005800:	4b35      	ldr	r3, [pc, #212]	; (80058d8 <HAL_DMA_DeInit+0xc98>)
 8005802:	429a      	cmp	r2, r3
 8005804:	d97f      	bls.n	8005906 <HAL_DMA_DeInit+0xcc6>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a24      	ldr	r2, [pc, #144]	; (800589c <HAL_DMA_DeInit+0xc5c>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d076      	beq.n	80058fe <HAL_DMA_DeInit+0xcbe>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a22      	ldr	r2, [pc, #136]	; (80058a0 <HAL_DMA_DeInit+0xc60>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d06f      	beq.n	80058fa <HAL_DMA_DeInit+0xcba>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a21      	ldr	r2, [pc, #132]	; (80058a4 <HAL_DMA_DeInit+0xc64>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d068      	beq.n	80058f6 <HAL_DMA_DeInit+0xcb6>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a1f      	ldr	r2, [pc, #124]	; (80058a8 <HAL_DMA_DeInit+0xc68>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d061      	beq.n	80058f2 <HAL_DMA_DeInit+0xcb2>
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	4a1e      	ldr	r2, [pc, #120]	; (80058ac <HAL_DMA_DeInit+0xc6c>)
 8005834:	4293      	cmp	r3, r2
 8005836:	d05a      	beq.n	80058ee <HAL_DMA_DeInit+0xcae>
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	4a1c      	ldr	r2, [pc, #112]	; (80058b0 <HAL_DMA_DeInit+0xc70>)
 800583e:	4293      	cmp	r3, r2
 8005840:	d053      	beq.n	80058ea <HAL_DMA_DeInit+0xcaa>
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	4a1b      	ldr	r2, [pc, #108]	; (80058b4 <HAL_DMA_DeInit+0xc74>)
 8005848:	4293      	cmp	r3, r2
 800584a:	d04c      	beq.n	80058e6 <HAL_DMA_DeInit+0xca6>
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	4a19      	ldr	r2, [pc, #100]	; (80058b8 <HAL_DMA_DeInit+0xc78>)
 8005852:	4293      	cmp	r3, r2
 8005854:	d045      	beq.n	80058e2 <HAL_DMA_DeInit+0xca2>
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	4a18      	ldr	r2, [pc, #96]	; (80058bc <HAL_DMA_DeInit+0xc7c>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d03d      	beq.n	80058dc <HAL_DMA_DeInit+0xc9c>
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	4a16      	ldr	r2, [pc, #88]	; (80058c0 <HAL_DMA_DeInit+0xc80>)
 8005866:	4293      	cmp	r3, r2
 8005868:	d012      	beq.n	8005890 <HAL_DMA_DeInit+0xc50>
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	4a15      	ldr	r2, [pc, #84]	; (80058c4 <HAL_DMA_DeInit+0xc84>)
 8005870:	4293      	cmp	r3, r2
 8005872:	d00a      	beq.n	800588a <HAL_DMA_DeInit+0xc4a>
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	4a13      	ldr	r2, [pc, #76]	; (80058c8 <HAL_DMA_DeInit+0xc88>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d102      	bne.n	8005884 <HAL_DMA_DeInit+0xc44>
 800587e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005882:	e03d      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 8005884:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005888:	e03a      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 800588a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800588e:	e037      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 8005890:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005894:	e034      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 8005896:	bf00      	nop
 8005898:	40026000 	.word	0x40026000
 800589c:	40026010 	.word	0x40026010
 80058a0:	40026410 	.word	0x40026410
 80058a4:	40026070 	.word	0x40026070
 80058a8:	40026470 	.word	0x40026470
 80058ac:	40026028 	.word	0x40026028
 80058b0:	40026428 	.word	0x40026428
 80058b4:	40026088 	.word	0x40026088
 80058b8:	40026488 	.word	0x40026488
 80058bc:	40026040 	.word	0x40026040
 80058c0:	40026440 	.word	0x40026440
 80058c4:	400260a0 	.word	0x400260a0
 80058c8:	400264a0 	.word	0x400264a0
 80058cc:	40026458 	.word	0x40026458
 80058d0:	00800001 	.word	0x00800001
 80058d4:	40026400 	.word	0x40026400
 80058d8:	400260b8 	.word	0x400260b8
 80058dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058e0:	e00e      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 80058e2:	2340      	movs	r3, #64	; 0x40
 80058e4:	e00c      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 80058e6:	2340      	movs	r3, #64	; 0x40
 80058e8:	e00a      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 80058ea:	2340      	movs	r3, #64	; 0x40
 80058ec:	e008      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 80058ee:	2340      	movs	r3, #64	; 0x40
 80058f0:	e006      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 80058f2:	4b87      	ldr	r3, [pc, #540]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 80058f4:	e004      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 80058f6:	4b86      	ldr	r3, [pc, #536]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 80058f8:	e002      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 80058fa:	4b85      	ldr	r3, [pc, #532]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 80058fc:	e000      	b.n	8005900 <HAL_DMA_DeInit+0xcc0>
 80058fe:	4b84      	ldr	r3, [pc, #528]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 8005900:	4a84      	ldr	r2, [pc, #528]	; (8005b14 <HAL_DMA_DeInit+0xed4>)
 8005902:	6093      	str	r3, [r2, #8]
 8005904:	e0be      	b.n	8005a84 <HAL_DMA_DeInit+0xe44>
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	461a      	mov	r2, r3
 800590c:	4b82      	ldr	r3, [pc, #520]	; (8005b18 <HAL_DMA_DeInit+0xed8>)
 800590e:	429a      	cmp	r2, r3
 8005910:	d95c      	bls.n	80059cc <HAL_DMA_DeInit+0xd8c>
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	4a81      	ldr	r2, [pc, #516]	; (8005b1c <HAL_DMA_DeInit+0xedc>)
 8005918:	4293      	cmp	r3, r2
 800591a:	d053      	beq.n	80059c4 <HAL_DMA_DeInit+0xd84>
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a7f      	ldr	r2, [pc, #508]	; (8005b20 <HAL_DMA_DeInit+0xee0>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d04c      	beq.n	80059c0 <HAL_DMA_DeInit+0xd80>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	4a7e      	ldr	r2, [pc, #504]	; (8005b24 <HAL_DMA_DeInit+0xee4>)
 800592c:	4293      	cmp	r3, r2
 800592e:	d045      	beq.n	80059bc <HAL_DMA_DeInit+0xd7c>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a7c      	ldr	r2, [pc, #496]	; (8005b28 <HAL_DMA_DeInit+0xee8>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d03e      	beq.n	80059b8 <HAL_DMA_DeInit+0xd78>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a7b      	ldr	r2, [pc, #492]	; (8005b2c <HAL_DMA_DeInit+0xeec>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d037      	beq.n	80059b4 <HAL_DMA_DeInit+0xd74>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a79      	ldr	r2, [pc, #484]	; (8005b30 <HAL_DMA_DeInit+0xef0>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d030      	beq.n	80059b0 <HAL_DMA_DeInit+0xd70>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a78      	ldr	r2, [pc, #480]	; (8005b34 <HAL_DMA_DeInit+0xef4>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d029      	beq.n	80059ac <HAL_DMA_DeInit+0xd6c>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a76      	ldr	r2, [pc, #472]	; (8005b38 <HAL_DMA_DeInit+0xef8>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d022      	beq.n	80059a8 <HAL_DMA_DeInit+0xd68>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a75      	ldr	r2, [pc, #468]	; (8005b3c <HAL_DMA_DeInit+0xefc>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d01a      	beq.n	80059a2 <HAL_DMA_DeInit+0xd62>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a73      	ldr	r2, [pc, #460]	; (8005b40 <HAL_DMA_DeInit+0xf00>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d012      	beq.n	800599c <HAL_DMA_DeInit+0xd5c>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a72      	ldr	r2, [pc, #456]	; (8005b44 <HAL_DMA_DeInit+0xf04>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d00a      	beq.n	8005996 <HAL_DMA_DeInit+0xd56>
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	4a70      	ldr	r2, [pc, #448]	; (8005b48 <HAL_DMA_DeInit+0xf08>)
 8005986:	4293      	cmp	r3, r2
 8005988:	d102      	bne.n	8005990 <HAL_DMA_DeInit+0xd50>
 800598a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800598e:	e01a      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 8005990:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005994:	e017      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 8005996:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800599a:	e014      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 800599c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059a0:	e011      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 80059a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80059a6:	e00e      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 80059a8:	2340      	movs	r3, #64	; 0x40
 80059aa:	e00c      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 80059ac:	2340      	movs	r3, #64	; 0x40
 80059ae:	e00a      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 80059b0:	2340      	movs	r3, #64	; 0x40
 80059b2:	e008      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 80059b4:	2340      	movs	r3, #64	; 0x40
 80059b6:	e006      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 80059b8:	4b55      	ldr	r3, [pc, #340]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 80059ba:	e004      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 80059bc:	4b54      	ldr	r3, [pc, #336]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 80059be:	e002      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 80059c0:	4b53      	ldr	r3, [pc, #332]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 80059c2:	e000      	b.n	80059c6 <HAL_DMA_DeInit+0xd86>
 80059c4:	4b52      	ldr	r3, [pc, #328]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 80059c6:	4a61      	ldr	r2, [pc, #388]	; (8005b4c <HAL_DMA_DeInit+0xf0c>)
 80059c8:	60d3      	str	r3, [r2, #12]
 80059ca:	e05b      	b.n	8005a84 <HAL_DMA_DeInit+0xe44>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	4a52      	ldr	r2, [pc, #328]	; (8005b1c <HAL_DMA_DeInit+0xedc>)
 80059d2:	4293      	cmp	r3, r2
 80059d4:	d053      	beq.n	8005a7e <HAL_DMA_DeInit+0xe3e>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	4a51      	ldr	r2, [pc, #324]	; (8005b20 <HAL_DMA_DeInit+0xee0>)
 80059dc:	4293      	cmp	r3, r2
 80059de:	d04c      	beq.n	8005a7a <HAL_DMA_DeInit+0xe3a>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	4a4f      	ldr	r2, [pc, #316]	; (8005b24 <HAL_DMA_DeInit+0xee4>)
 80059e6:	4293      	cmp	r3, r2
 80059e8:	d045      	beq.n	8005a76 <HAL_DMA_DeInit+0xe36>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	4a4e      	ldr	r2, [pc, #312]	; (8005b28 <HAL_DMA_DeInit+0xee8>)
 80059f0:	4293      	cmp	r3, r2
 80059f2:	d03e      	beq.n	8005a72 <HAL_DMA_DeInit+0xe32>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4a4c      	ldr	r2, [pc, #304]	; (8005b2c <HAL_DMA_DeInit+0xeec>)
 80059fa:	4293      	cmp	r3, r2
 80059fc:	d037      	beq.n	8005a6e <HAL_DMA_DeInit+0xe2e>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	4a4b      	ldr	r2, [pc, #300]	; (8005b30 <HAL_DMA_DeInit+0xef0>)
 8005a04:	4293      	cmp	r3, r2
 8005a06:	d030      	beq.n	8005a6a <HAL_DMA_DeInit+0xe2a>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4a49      	ldr	r2, [pc, #292]	; (8005b34 <HAL_DMA_DeInit+0xef4>)
 8005a0e:	4293      	cmp	r3, r2
 8005a10:	d029      	beq.n	8005a66 <HAL_DMA_DeInit+0xe26>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	4a48      	ldr	r2, [pc, #288]	; (8005b38 <HAL_DMA_DeInit+0xef8>)
 8005a18:	4293      	cmp	r3, r2
 8005a1a:	d022      	beq.n	8005a62 <HAL_DMA_DeInit+0xe22>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a46      	ldr	r2, [pc, #280]	; (8005b3c <HAL_DMA_DeInit+0xefc>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d01a      	beq.n	8005a5c <HAL_DMA_DeInit+0xe1c>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	4a45      	ldr	r2, [pc, #276]	; (8005b40 <HAL_DMA_DeInit+0xf00>)
 8005a2c:	4293      	cmp	r3, r2
 8005a2e:	d012      	beq.n	8005a56 <HAL_DMA_DeInit+0xe16>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	4a43      	ldr	r2, [pc, #268]	; (8005b44 <HAL_DMA_DeInit+0xf04>)
 8005a36:	4293      	cmp	r3, r2
 8005a38:	d00a      	beq.n	8005a50 <HAL_DMA_DeInit+0xe10>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	4a42      	ldr	r2, [pc, #264]	; (8005b48 <HAL_DMA_DeInit+0xf08>)
 8005a40:	4293      	cmp	r3, r2
 8005a42:	d102      	bne.n	8005a4a <HAL_DMA_DeInit+0xe0a>
 8005a44:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a48:	e01a      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a4a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8005a4e:	e017      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a50:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a54:	e014      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a56:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a5a:	e011      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a5c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005a60:	e00e      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a62:	2340      	movs	r3, #64	; 0x40
 8005a64:	e00c      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a66:	2340      	movs	r3, #64	; 0x40
 8005a68:	e00a      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a6a:	2340      	movs	r3, #64	; 0x40
 8005a6c:	e008      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a6e:	2340      	movs	r3, #64	; 0x40
 8005a70:	e006      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a72:	4b27      	ldr	r3, [pc, #156]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 8005a74:	e004      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a76:	4b26      	ldr	r3, [pc, #152]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 8005a78:	e002      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a7a:	4b25      	ldr	r3, [pc, #148]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 8005a7c:	e000      	b.n	8005a80 <HAL_DMA_DeInit+0xe40>
 8005a7e:	4b24      	ldr	r3, [pc, #144]	; (8005b10 <HAL_DMA_DeInit+0xed0>)
 8005a80:	4a32      	ldr	r2, [pc, #200]	; (8005b4c <HAL_DMA_DeInit+0xf0c>)
 8005a82:	6093      	str	r3, [r2, #8]
	__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	461a      	mov	r2, r3
 8005a8a:	4b31      	ldr	r3, [pc, #196]	; (8005b50 <HAL_DMA_DeInit+0xf10>)
 8005a8c:	429a      	cmp	r2, r3
 8005a8e:	f240 8083 	bls.w	8005b98 <HAL_DMA_DeInit+0xf58>
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4a21      	ldr	r2, [pc, #132]	; (8005b1c <HAL_DMA_DeInit+0xedc>)
 8005a98:	4293      	cmp	r3, r2
 8005a9a:	d079      	beq.n	8005b90 <HAL_DMA_DeInit+0xf50>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	4a1f      	ldr	r2, [pc, #124]	; (8005b20 <HAL_DMA_DeInit+0xee0>)
 8005aa2:	4293      	cmp	r3, r2
 8005aa4:	d072      	beq.n	8005b8c <HAL_DMA_DeInit+0xf4c>
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	4a1e      	ldr	r2, [pc, #120]	; (8005b24 <HAL_DMA_DeInit+0xee4>)
 8005aac:	4293      	cmp	r3, r2
 8005aae:	d06b      	beq.n	8005b88 <HAL_DMA_DeInit+0xf48>
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	4a1c      	ldr	r2, [pc, #112]	; (8005b28 <HAL_DMA_DeInit+0xee8>)
 8005ab6:	4293      	cmp	r3, r2
 8005ab8:	d064      	beq.n	8005b84 <HAL_DMA_DeInit+0xf44>
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	4a1b      	ldr	r2, [pc, #108]	; (8005b2c <HAL_DMA_DeInit+0xeec>)
 8005ac0:	4293      	cmp	r3, r2
 8005ac2:	d05c      	beq.n	8005b7e <HAL_DMA_DeInit+0xf3e>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	4a19      	ldr	r2, [pc, #100]	; (8005b30 <HAL_DMA_DeInit+0xef0>)
 8005aca:	4293      	cmp	r3, r2
 8005acc:	d054      	beq.n	8005b78 <HAL_DMA_DeInit+0xf38>
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	4a18      	ldr	r2, [pc, #96]	; (8005b34 <HAL_DMA_DeInit+0xef4>)
 8005ad4:	4293      	cmp	r3, r2
 8005ad6:	d04c      	beq.n	8005b72 <HAL_DMA_DeInit+0xf32>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	4a16      	ldr	r2, [pc, #88]	; (8005b38 <HAL_DMA_DeInit+0xef8>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d044      	beq.n	8005b6c <HAL_DMA_DeInit+0xf2c>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	4a15      	ldr	r2, [pc, #84]	; (8005b3c <HAL_DMA_DeInit+0xefc>)
 8005ae8:	4293      	cmp	r3, r2
 8005aea:	d03c      	beq.n	8005b66 <HAL_DMA_DeInit+0xf26>
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	4a13      	ldr	r2, [pc, #76]	; (8005b40 <HAL_DMA_DeInit+0xf00>)
 8005af2:	4293      	cmp	r3, r2
 8005af4:	d034      	beq.n	8005b60 <HAL_DMA_DeInit+0xf20>
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a12      	ldr	r2, [pc, #72]	; (8005b44 <HAL_DMA_DeInit+0xf04>)
 8005afc:	4293      	cmp	r3, r2
 8005afe:	d02c      	beq.n	8005b5a <HAL_DMA_DeInit+0xf1a>
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	4a10      	ldr	r2, [pc, #64]	; (8005b48 <HAL_DMA_DeInit+0xf08>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d124      	bne.n	8005b54 <HAL_DMA_DeInit+0xf14>
 8005b0a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005b0e:	e040      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b10:	00800001 	.word	0x00800001
 8005b14:	40026400 	.word	0x40026400
 8005b18:	40026058 	.word	0x40026058
 8005b1c:	40026010 	.word	0x40026010
 8005b20:	40026410 	.word	0x40026410
 8005b24:	40026070 	.word	0x40026070
 8005b28:	40026470 	.word	0x40026470
 8005b2c:	40026028 	.word	0x40026028
 8005b30:	40026428 	.word	0x40026428
 8005b34:	40026088 	.word	0x40026088
 8005b38:	40026488 	.word	0x40026488
 8005b3c:	40026040 	.word	0x40026040
 8005b40:	40026440 	.word	0x40026440
 8005b44:	400260a0 	.word	0x400260a0
 8005b48:	400264a0 	.word	0x400264a0
 8005b4c:	40026000 	.word	0x40026000
 8005b50:	40026458 	.word	0x40026458
 8005b54:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005b58:	e01b      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b5a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005b5e:	e018      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b60:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005b64:	e015      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b66:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005b6a:	e012      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b70:	e00f      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b72:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b76:	e00c      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b78:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b7c:	e009      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005b82:	e006      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b84:	2310      	movs	r3, #16
 8005b86:	e004      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b88:	2310      	movs	r3, #16
 8005b8a:	e002      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b8c:	2310      	movs	r3, #16
 8005b8e:	e000      	b.n	8005b92 <HAL_DMA_DeInit+0xf52>
 8005b90:	2310      	movs	r3, #16
 8005b92:	4a8c      	ldr	r2, [pc, #560]	; (8005dc4 <HAL_DMA_DeInit+0x1184>)
 8005b94:	60d3      	str	r3, [r2, #12]
 8005b96:	e14d      	b.n	8005e34 <HAL_DMA_DeInit+0x11f4>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	461a      	mov	r2, r3
 8005b9e:	4b8a      	ldr	r3, [pc, #552]	; (8005dc8 <HAL_DMA_DeInit+0x1188>)
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d960      	bls.n	8005c66 <HAL_DMA_DeInit+0x1026>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	4a88      	ldr	r2, [pc, #544]	; (8005dcc <HAL_DMA_DeInit+0x118c>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d057      	beq.n	8005c5e <HAL_DMA_DeInit+0x101e>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a87      	ldr	r2, [pc, #540]	; (8005dd0 <HAL_DMA_DeInit+0x1190>)
 8005bb4:	4293      	cmp	r3, r2
 8005bb6:	d050      	beq.n	8005c5a <HAL_DMA_DeInit+0x101a>
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	4a85      	ldr	r2, [pc, #532]	; (8005dd4 <HAL_DMA_DeInit+0x1194>)
 8005bbe:	4293      	cmp	r3, r2
 8005bc0:	d049      	beq.n	8005c56 <HAL_DMA_DeInit+0x1016>
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	4a84      	ldr	r2, [pc, #528]	; (8005dd8 <HAL_DMA_DeInit+0x1198>)
 8005bc8:	4293      	cmp	r3, r2
 8005bca:	d042      	beq.n	8005c52 <HAL_DMA_DeInit+0x1012>
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	4a82      	ldr	r2, [pc, #520]	; (8005ddc <HAL_DMA_DeInit+0x119c>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d03a      	beq.n	8005c4c <HAL_DMA_DeInit+0x100c>
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a81      	ldr	r2, [pc, #516]	; (8005de0 <HAL_DMA_DeInit+0x11a0>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d032      	beq.n	8005c46 <HAL_DMA_DeInit+0x1006>
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	4a7f      	ldr	r2, [pc, #508]	; (8005de4 <HAL_DMA_DeInit+0x11a4>)
 8005be6:	4293      	cmp	r3, r2
 8005be8:	d02a      	beq.n	8005c40 <HAL_DMA_DeInit+0x1000>
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	4a7e      	ldr	r2, [pc, #504]	; (8005de8 <HAL_DMA_DeInit+0x11a8>)
 8005bf0:	4293      	cmp	r3, r2
 8005bf2:	d022      	beq.n	8005c3a <HAL_DMA_DeInit+0xffa>
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	4a7c      	ldr	r2, [pc, #496]	; (8005dec <HAL_DMA_DeInit+0x11ac>)
 8005bfa:	4293      	cmp	r3, r2
 8005bfc:	d01a      	beq.n	8005c34 <HAL_DMA_DeInit+0xff4>
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a7b      	ldr	r2, [pc, #492]	; (8005df0 <HAL_DMA_DeInit+0x11b0>)
 8005c04:	4293      	cmp	r3, r2
 8005c06:	d012      	beq.n	8005c2e <HAL_DMA_DeInit+0xfee>
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	4a79      	ldr	r2, [pc, #484]	; (8005df4 <HAL_DMA_DeInit+0x11b4>)
 8005c0e:	4293      	cmp	r3, r2
 8005c10:	d00a      	beq.n	8005c28 <HAL_DMA_DeInit+0xfe8>
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	4a78      	ldr	r2, [pc, #480]	; (8005df8 <HAL_DMA_DeInit+0x11b8>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d102      	bne.n	8005c22 <HAL_DMA_DeInit+0xfe2>
 8005c1c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c20:	e01e      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c22:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005c26:	e01b      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c28:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c2c:	e018      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c2e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c32:	e015      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c34:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005c38:	e012      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c3e:	e00f      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c44:	e00c      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c4a:	e009      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c4c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005c50:	e006      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c52:	2310      	movs	r3, #16
 8005c54:	e004      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c56:	2310      	movs	r3, #16
 8005c58:	e002      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c5a:	2310      	movs	r3, #16
 8005c5c:	e000      	b.n	8005c60 <HAL_DMA_DeInit+0x1020>
 8005c5e:	2310      	movs	r3, #16
 8005c60:	4a58      	ldr	r2, [pc, #352]	; (8005dc4 <HAL_DMA_DeInit+0x1184>)
 8005c62:	6093      	str	r3, [r2, #8]
 8005c64:	e0e6      	b.n	8005e34 <HAL_DMA_DeInit+0x11f4>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	461a      	mov	r2, r3
 8005c6c:	4b63      	ldr	r3, [pc, #396]	; (8005dfc <HAL_DMA_DeInit+0x11bc>)
 8005c6e:	429a      	cmp	r2, r3
 8005c70:	d960      	bls.n	8005d34 <HAL_DMA_DeInit+0x10f4>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a55      	ldr	r2, [pc, #340]	; (8005dcc <HAL_DMA_DeInit+0x118c>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d057      	beq.n	8005d2c <HAL_DMA_DeInit+0x10ec>
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	4a53      	ldr	r2, [pc, #332]	; (8005dd0 <HAL_DMA_DeInit+0x1190>)
 8005c82:	4293      	cmp	r3, r2
 8005c84:	d050      	beq.n	8005d28 <HAL_DMA_DeInit+0x10e8>
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	4a52      	ldr	r2, [pc, #328]	; (8005dd4 <HAL_DMA_DeInit+0x1194>)
 8005c8c:	4293      	cmp	r3, r2
 8005c8e:	d049      	beq.n	8005d24 <HAL_DMA_DeInit+0x10e4>
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a50      	ldr	r2, [pc, #320]	; (8005dd8 <HAL_DMA_DeInit+0x1198>)
 8005c96:	4293      	cmp	r3, r2
 8005c98:	d042      	beq.n	8005d20 <HAL_DMA_DeInit+0x10e0>
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	4a4f      	ldr	r2, [pc, #316]	; (8005ddc <HAL_DMA_DeInit+0x119c>)
 8005ca0:	4293      	cmp	r3, r2
 8005ca2:	d03a      	beq.n	8005d1a <HAL_DMA_DeInit+0x10da>
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4a4d      	ldr	r2, [pc, #308]	; (8005de0 <HAL_DMA_DeInit+0x11a0>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d032      	beq.n	8005d14 <HAL_DMA_DeInit+0x10d4>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	681b      	ldr	r3, [r3, #0]
 8005cb2:	4a4c      	ldr	r2, [pc, #304]	; (8005de4 <HAL_DMA_DeInit+0x11a4>)
 8005cb4:	4293      	cmp	r3, r2
 8005cb6:	d02a      	beq.n	8005d0e <HAL_DMA_DeInit+0x10ce>
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	4a4a      	ldr	r2, [pc, #296]	; (8005de8 <HAL_DMA_DeInit+0x11a8>)
 8005cbe:	4293      	cmp	r3, r2
 8005cc0:	d022      	beq.n	8005d08 <HAL_DMA_DeInit+0x10c8>
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	4a49      	ldr	r2, [pc, #292]	; (8005dec <HAL_DMA_DeInit+0x11ac>)
 8005cc8:	4293      	cmp	r3, r2
 8005cca:	d01a      	beq.n	8005d02 <HAL_DMA_DeInit+0x10c2>
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	4a47      	ldr	r2, [pc, #284]	; (8005df0 <HAL_DMA_DeInit+0x11b0>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d012      	beq.n	8005cfc <HAL_DMA_DeInit+0x10bc>
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a46      	ldr	r2, [pc, #280]	; (8005df4 <HAL_DMA_DeInit+0x11b4>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d00a      	beq.n	8005cf6 <HAL_DMA_DeInit+0x10b6>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	4a44      	ldr	r2, [pc, #272]	; (8005df8 <HAL_DMA_DeInit+0x11b8>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d102      	bne.n	8005cf0 <HAL_DMA_DeInit+0x10b0>
 8005cea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005cee:	e01e      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005cf0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005cf4:	e01b      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005cf6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005cfa:	e018      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005cfc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d00:	e015      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005d02:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005d06:	e012      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005d08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d0c:	e00f      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005d0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d12:	e00c      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005d14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d18:	e009      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005d1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d1e:	e006      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005d20:	2310      	movs	r3, #16
 8005d22:	e004      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005d24:	2310      	movs	r3, #16
 8005d26:	e002      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005d28:	2310      	movs	r3, #16
 8005d2a:	e000      	b.n	8005d2e <HAL_DMA_DeInit+0x10ee>
 8005d2c:	2310      	movs	r3, #16
 8005d2e:	4a34      	ldr	r2, [pc, #208]	; (8005e00 <HAL_DMA_DeInit+0x11c0>)
 8005d30:	60d3      	str	r3, [r2, #12]
 8005d32:	e07f      	b.n	8005e34 <HAL_DMA_DeInit+0x11f4>
 8005d34:	687b      	ldr	r3, [r7, #4]
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	4a24      	ldr	r2, [pc, #144]	; (8005dcc <HAL_DMA_DeInit+0x118c>)
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d077      	beq.n	8005e2e <HAL_DMA_DeInit+0x11ee>
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	4a23      	ldr	r2, [pc, #140]	; (8005dd0 <HAL_DMA_DeInit+0x1190>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	d070      	beq.n	8005e2a <HAL_DMA_DeInit+0x11ea>
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	4a21      	ldr	r2, [pc, #132]	; (8005dd4 <HAL_DMA_DeInit+0x1194>)
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d069      	beq.n	8005e26 <HAL_DMA_DeInit+0x11e6>
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	4a20      	ldr	r2, [pc, #128]	; (8005dd8 <HAL_DMA_DeInit+0x1198>)
 8005d58:	4293      	cmp	r3, r2
 8005d5a:	d062      	beq.n	8005e22 <HAL_DMA_DeInit+0x11e2>
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	4a1e      	ldr	r2, [pc, #120]	; (8005ddc <HAL_DMA_DeInit+0x119c>)
 8005d62:	4293      	cmp	r3, r2
 8005d64:	d05a      	beq.n	8005e1c <HAL_DMA_DeInit+0x11dc>
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	4a1d      	ldr	r2, [pc, #116]	; (8005de0 <HAL_DMA_DeInit+0x11a0>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d052      	beq.n	8005e16 <HAL_DMA_DeInit+0x11d6>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	4a1b      	ldr	r2, [pc, #108]	; (8005de4 <HAL_DMA_DeInit+0x11a4>)
 8005d76:	4293      	cmp	r3, r2
 8005d78:	d04a      	beq.n	8005e10 <HAL_DMA_DeInit+0x11d0>
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	4a1a      	ldr	r2, [pc, #104]	; (8005de8 <HAL_DMA_DeInit+0x11a8>)
 8005d80:	4293      	cmp	r3, r2
 8005d82:	d042      	beq.n	8005e0a <HAL_DMA_DeInit+0x11ca>
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	4a18      	ldr	r2, [pc, #96]	; (8005dec <HAL_DMA_DeInit+0x11ac>)
 8005d8a:	4293      	cmp	r3, r2
 8005d8c:	d03a      	beq.n	8005e04 <HAL_DMA_DeInit+0x11c4>
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	681b      	ldr	r3, [r3, #0]
 8005d92:	4a17      	ldr	r2, [pc, #92]	; (8005df0 <HAL_DMA_DeInit+0x11b0>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d012      	beq.n	8005dbe <HAL_DMA_DeInit+0x117e>
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	4a15      	ldr	r2, [pc, #84]	; (8005df4 <HAL_DMA_DeInit+0x11b4>)
 8005d9e:	4293      	cmp	r3, r2
 8005da0:	d00a      	beq.n	8005db8 <HAL_DMA_DeInit+0x1178>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	4a14      	ldr	r2, [pc, #80]	; (8005df8 <HAL_DMA_DeInit+0x11b8>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d102      	bne.n	8005db2 <HAL_DMA_DeInit+0x1172>
 8005dac:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005db0:	e03e      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005db2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8005db6:	e03b      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005db8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dbc:	e038      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005dbe:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005dc2:	e035      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005dc4:	40026400 	.word	0x40026400
 8005dc8:	400260b8 	.word	0x400260b8
 8005dcc:	40026010 	.word	0x40026010
 8005dd0:	40026410 	.word	0x40026410
 8005dd4:	40026070 	.word	0x40026070
 8005dd8:	40026470 	.word	0x40026470
 8005ddc:	40026028 	.word	0x40026028
 8005de0:	40026428 	.word	0x40026428
 8005de4:	40026088 	.word	0x40026088
 8005de8:	40026488 	.word	0x40026488
 8005dec:	40026040 	.word	0x40026040
 8005df0:	40026440 	.word	0x40026440
 8005df4:	400260a0 	.word	0x400260a0
 8005df8:	400264a0 	.word	0x400264a0
 8005dfc:	40026058 	.word	0x40026058
 8005e00:	40026000 	.word	0x40026000
 8005e04:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8005e08:	e012      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005e0a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e0e:	e00f      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005e10:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e14:	e00c      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005e16:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e1a:	e009      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005e1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005e20:	e006      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005e22:	2310      	movs	r3, #16
 8005e24:	e004      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005e26:	2310      	movs	r3, #16
 8005e28:	e002      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005e2a:	2310      	movs	r3, #16
 8005e2c:	e000      	b.n	8005e30 <HAL_DMA_DeInit+0x11f0>
 8005e2e:	2310      	movs	r3, #16
 8005e30:	4a09      	ldr	r2, [pc, #36]	; (8005e58 <HAL_DMA_DeInit+0x1218>)
 8005e32:	6093      	str	r3, [r2, #8]

	/* Initialize the error code */
	hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	2200      	movs	r2, #0
 8005e38:	64da      	str	r2, [r3, #76]	; 0x4c

	/* Initialize the DMA state */
	hdma->State = HAL_DMA_STATE_RESET;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hdma);
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	2200      	movs	r2, #0
 8005e46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 8005e4a:	2300      	movs	r3, #0
}
 8005e4c:	4618      	mov	r0, r3
 8005e4e:	370c      	adds	r7, #12
 8005e50:	46bd      	mov	sp, r7
 8005e52:	bc80      	pop	{r7}
 8005e54:	4770      	bx	lr
 8005e56:	bf00      	nop
 8005e58:	40026000 	.word	0x40026000

08005e5c <HAL_DMA_Start_IT>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8005e5c:	b580      	push	{r7, lr}
 8005e5e:	b084      	sub	sp, #16
 8005e60:	af00      	add	r7, sp, #0
 8005e62:	60f8      	str	r0, [r7, #12]
 8005e64:	60b9      	str	r1, [r7, #8]
 8005e66:	607a      	str	r2, [r7, #4]
 8005e68:	603b      	str	r3, [r7, #0]
	/* Process locked */
	__HAL_LOCK(hdma);
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8005e70:	2b01      	cmp	r3, #1
 8005e72:	d101      	bne.n	8005e78 <HAL_DMA_Start_IT+0x1c>
 8005e74:	2302      	movs	r3, #2
 8005e76:	e046      	b.n	8005f06 <HAL_DMA_Start_IT+0xaa>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	2201      	movs	r2, #1
 8005e7c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change DMA peripheral state */
	hdma->State = HAL_DMA_STATE_BUSY;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	2202      	movs	r2, #2
 8005e84:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 8005e88:	68fb      	ldr	r3, [r7, #12]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	681a      	ldr	r2, [r3, #0]
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	f022 0201 	bic.w	r2, r2, #1
 8005e96:	601a      	str	r2, [r3, #0]

	/* Configure the source, destination address and the data length */
	DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005e98:	683b      	ldr	r3, [r7, #0]
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	68b9      	ldr	r1, [r7, #8]
 8005e9e:	68f8      	ldr	r0, [r7, #12]
 8005ea0:	f002 ff94 	bl	8008dcc <DMA_SetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8005ea4:	68fb      	ldr	r3, [r7, #12]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	681a      	ldr	r2, [r3, #0]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	f042 0210 	orr.w	r2, r2, #16
 8005eb2:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	68fb      	ldr	r3, [r7, #12]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f042 0208 	orr.w	r2, r2, #8
 8005ec2:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	681a      	ldr	r2, [r3, #0]
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f042 0204 	orr.w	r2, r2, #4
 8005ed2:	601a      	str	r2, [r3, #0]

	/* Enable the FIFO Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	695a      	ldr	r2, [r3, #20]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005ee2:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	681a      	ldr	r2, [r3, #0]
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f042 0202 	orr.w	r2, r2, #2
 8005ef2:	601a      	str	r2, [r3, #0]

	/* Enable the Peripheral */
	__HAL_DMA_ENABLE(hdma);
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	681a      	ldr	r2, [r3, #0]
 8005efa:	68fb      	ldr	r3, [r7, #12]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f042 0201 	orr.w	r2, r2, #1
 8005f02:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 8005f04:	2300      	movs	r3, #0
}
 8005f06:	4618      	mov	r0, r3
 8005f08:	3710      	adds	r7, #16
 8005f0a:	46bd      	mov	sp, r7
 8005f0c:	bd80      	pop	{r7, pc}

08005f0e <HAL_DMA_Abort>:
 *        while a data transfer is ongoing, the current data will be transferred
 *        and the Stream will be effectively disabled only after the transfer of
 *        this single data is finished.  
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma) {
 8005f0e:	b580      	push	{r7, lr}
 8005f10:	b084      	sub	sp, #16
 8005f12:	af00      	add	r7, sp, #0
 8005f14:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8005f16:	2300      	movs	r3, #0
 8005f18:	60fb      	str	r3, [r7, #12]

	/* Disable the stream */
	__HAL_DMA_DISABLE(hdma);
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	681a      	ldr	r2, [r3, #0]
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f022 0201 	bic.w	r2, r2, #1
 8005f28:	601a      	str	r2, [r3, #0]

	/* Get tick */
	tickstart = HAL_GetTick();
 8005f2a:	f7fe fa8b 	bl	8004444 <HAL_GetTick>
 8005f2e:	60f8      	str	r0, [r7, #12]

	/* Check if the DMA Stream is effectively disabled */
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 8005f30:	e017      	b.n	8005f62 <HAL_DMA_Abort+0x54>
		/* Check for the Timeout */
		if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT) {
 8005f32:	f7fe fa87 	bl	8004444 <HAL_GetTick>
 8005f36:	4602      	mov	r2, r0
 8005f38:	68fb      	ldr	r3, [r7, #12]
 8005f3a:	1ad3      	subs	r3, r2, r3
 8005f3c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005f40:	d90f      	bls.n	8005f62 <HAL_DMA_Abort+0x54>
			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005f46:	f043 0220 	orr.w	r2, r3, #32
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	2203      	movs	r2, #3
 8005f5a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e00f      	b.n	8005f82 <HAL_DMA_Abort+0x74>
	while ((hdma->Instance->CR & DMA_SxCR_EN) != 0) {
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	f003 0301 	and.w	r3, r3, #1
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1e0      	bne.n	8005f32 <HAL_DMA_Abort+0x24>
		}
	}
	/* Process Unlocked */
	__HAL_UNLOCK(hdma);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	2200      	movs	r2, #0
 8005f74:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Change the DMA state*/
	hdma->State = HAL_DMA_STATE_READY;
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	2201      	movs	r2, #1
 8005f7c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 8005f80:	2300      	movs	r3, #0
}
 8005f82:	4618      	mov	r0, r3
 8005f84:	3710      	adds	r7, #16
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bd80      	pop	{r7, pc}
	...

08005f8c <HAL_DMA_IRQHandler>:
 * @brief  Handles DMA interrupt request.
 * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
 *               the configuration information for the specified DMA Stream.  
 * @retval None
 */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma) {
 8005f8c:	b580      	push	{r7, lr}
 8005f8e:	b082      	sub	sp, #8
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
	/* Transfer Error Interrupt management ***************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET) {
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	461a      	mov	r2, r3
 8005f9a:	4b6c      	ldr	r3, [pc, #432]	; (800614c <HAL_DMA_IRQHandler+0x1c0>)
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	d966      	bls.n	800606e <HAL_DMA_IRQHandler+0xe2>
 8005fa0:	4b6b      	ldr	r3, [pc, #428]	; (8006150 <HAL_DMA_IRQHandler+0x1c4>)
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	496a      	ldr	r1, [pc, #424]	; (8006154 <HAL_DMA_IRQHandler+0x1c8>)
 8005faa:	428b      	cmp	r3, r1
 8005fac:	d057      	beq.n	800605e <HAL_DMA_IRQHandler+0xd2>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	4969      	ldr	r1, [pc, #420]	; (8006158 <HAL_DMA_IRQHandler+0x1cc>)
 8005fb4:	428b      	cmp	r3, r1
 8005fb6:	d050      	beq.n	800605a <HAL_DMA_IRQHandler+0xce>
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	681b      	ldr	r3, [r3, #0]
 8005fbc:	4967      	ldr	r1, [pc, #412]	; (800615c <HAL_DMA_IRQHandler+0x1d0>)
 8005fbe:	428b      	cmp	r3, r1
 8005fc0:	d049      	beq.n	8006056 <HAL_DMA_IRQHandler+0xca>
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4966      	ldr	r1, [pc, #408]	; (8006160 <HAL_DMA_IRQHandler+0x1d4>)
 8005fc8:	428b      	cmp	r3, r1
 8005fca:	d042      	beq.n	8006052 <HAL_DMA_IRQHandler+0xc6>
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4964      	ldr	r1, [pc, #400]	; (8006164 <HAL_DMA_IRQHandler+0x1d8>)
 8005fd2:	428b      	cmp	r3, r1
 8005fd4:	d03a      	beq.n	800604c <HAL_DMA_IRQHandler+0xc0>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	4963      	ldr	r1, [pc, #396]	; (8006168 <HAL_DMA_IRQHandler+0x1dc>)
 8005fdc:	428b      	cmp	r3, r1
 8005fde:	d032      	beq.n	8006046 <HAL_DMA_IRQHandler+0xba>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	4961      	ldr	r1, [pc, #388]	; (800616c <HAL_DMA_IRQHandler+0x1e0>)
 8005fe6:	428b      	cmp	r3, r1
 8005fe8:	d02a      	beq.n	8006040 <HAL_DMA_IRQHandler+0xb4>
 8005fea:	687b      	ldr	r3, [r7, #4]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	4960      	ldr	r1, [pc, #384]	; (8006170 <HAL_DMA_IRQHandler+0x1e4>)
 8005ff0:	428b      	cmp	r3, r1
 8005ff2:	d022      	beq.n	800603a <HAL_DMA_IRQHandler+0xae>
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	495e      	ldr	r1, [pc, #376]	; (8006174 <HAL_DMA_IRQHandler+0x1e8>)
 8005ffa:	428b      	cmp	r3, r1
 8005ffc:	d01a      	beq.n	8006034 <HAL_DMA_IRQHandler+0xa8>
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	495d      	ldr	r1, [pc, #372]	; (8006178 <HAL_DMA_IRQHandler+0x1ec>)
 8006004:	428b      	cmp	r3, r1
 8006006:	d012      	beq.n	800602e <HAL_DMA_IRQHandler+0xa2>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	495b      	ldr	r1, [pc, #364]	; (800617c <HAL_DMA_IRQHandler+0x1f0>)
 800600e:	428b      	cmp	r3, r1
 8006010:	d00a      	beq.n	8006028 <HAL_DMA_IRQHandler+0x9c>
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	495a      	ldr	r1, [pc, #360]	; (8006180 <HAL_DMA_IRQHandler+0x1f4>)
 8006018:	428b      	cmp	r3, r1
 800601a:	d102      	bne.n	8006022 <HAL_DMA_IRQHandler+0x96>
 800601c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006020:	e01e      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 8006022:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006026:	e01b      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 8006028:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800602c:	e018      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 800602e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006032:	e015      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 8006034:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006038:	e012      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 800603a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800603e:	e00f      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 8006040:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006044:	e00c      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 8006046:	f44f 7300 	mov.w	r3, #512	; 0x200
 800604a:	e009      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 800604c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006050:	e006      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 8006052:	2308      	movs	r3, #8
 8006054:	e004      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 8006056:	2308      	movs	r3, #8
 8006058:	e002      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 800605a:	2308      	movs	r3, #8
 800605c:	e000      	b.n	8006060 <HAL_DMA_IRQHandler+0xd4>
 800605e:	2308      	movs	r3, #8
 8006060:	4013      	ands	r3, r2
 8006062:	2b00      	cmp	r3, #0
 8006064:	bf14      	ite	ne
 8006066:	2301      	movne	r3, #1
 8006068:	2300      	moveq	r3, #0
 800606a:	b2db      	uxtb	r3, r3
 800606c:	e17b      	b.n	8006366 <HAL_DMA_IRQHandler+0x3da>
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	461a      	mov	r2, r3
 8006074:	4b43      	ldr	r3, [pc, #268]	; (8006184 <HAL_DMA_IRQHandler+0x1f8>)
 8006076:	429a      	cmp	r2, r3
 8006078:	f240 8086 	bls.w	8006188 <HAL_DMA_IRQHandler+0x1fc>
 800607c:	4b34      	ldr	r3, [pc, #208]	; (8006150 <HAL_DMA_IRQHandler+0x1c4>)
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4933      	ldr	r1, [pc, #204]	; (8006154 <HAL_DMA_IRQHandler+0x1c8>)
 8006086:	428b      	cmp	r3, r1
 8006088:	d057      	beq.n	800613a <HAL_DMA_IRQHandler+0x1ae>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	4932      	ldr	r1, [pc, #200]	; (8006158 <HAL_DMA_IRQHandler+0x1cc>)
 8006090:	428b      	cmp	r3, r1
 8006092:	d050      	beq.n	8006136 <HAL_DMA_IRQHandler+0x1aa>
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	4930      	ldr	r1, [pc, #192]	; (800615c <HAL_DMA_IRQHandler+0x1d0>)
 800609a:	428b      	cmp	r3, r1
 800609c:	d049      	beq.n	8006132 <HAL_DMA_IRQHandler+0x1a6>
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	492f      	ldr	r1, [pc, #188]	; (8006160 <HAL_DMA_IRQHandler+0x1d4>)
 80060a4:	428b      	cmp	r3, r1
 80060a6:	d042      	beq.n	800612e <HAL_DMA_IRQHandler+0x1a2>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	492d      	ldr	r1, [pc, #180]	; (8006164 <HAL_DMA_IRQHandler+0x1d8>)
 80060ae:	428b      	cmp	r3, r1
 80060b0:	d03a      	beq.n	8006128 <HAL_DMA_IRQHandler+0x19c>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	492c      	ldr	r1, [pc, #176]	; (8006168 <HAL_DMA_IRQHandler+0x1dc>)
 80060b8:	428b      	cmp	r3, r1
 80060ba:	d032      	beq.n	8006122 <HAL_DMA_IRQHandler+0x196>
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	681b      	ldr	r3, [r3, #0]
 80060c0:	492a      	ldr	r1, [pc, #168]	; (800616c <HAL_DMA_IRQHandler+0x1e0>)
 80060c2:	428b      	cmp	r3, r1
 80060c4:	d02a      	beq.n	800611c <HAL_DMA_IRQHandler+0x190>
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	4929      	ldr	r1, [pc, #164]	; (8006170 <HAL_DMA_IRQHandler+0x1e4>)
 80060cc:	428b      	cmp	r3, r1
 80060ce:	d022      	beq.n	8006116 <HAL_DMA_IRQHandler+0x18a>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	4927      	ldr	r1, [pc, #156]	; (8006174 <HAL_DMA_IRQHandler+0x1e8>)
 80060d6:	428b      	cmp	r3, r1
 80060d8:	d01a      	beq.n	8006110 <HAL_DMA_IRQHandler+0x184>
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4926      	ldr	r1, [pc, #152]	; (8006178 <HAL_DMA_IRQHandler+0x1ec>)
 80060e0:	428b      	cmp	r3, r1
 80060e2:	d012      	beq.n	800610a <HAL_DMA_IRQHandler+0x17e>
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	4924      	ldr	r1, [pc, #144]	; (800617c <HAL_DMA_IRQHandler+0x1f0>)
 80060ea:	428b      	cmp	r3, r1
 80060ec:	d00a      	beq.n	8006104 <HAL_DMA_IRQHandler+0x178>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	4923      	ldr	r1, [pc, #140]	; (8006180 <HAL_DMA_IRQHandler+0x1f4>)
 80060f4:	428b      	cmp	r3, r1
 80060f6:	d102      	bne.n	80060fe <HAL_DMA_IRQHandler+0x172>
 80060f8:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80060fc:	e01e      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 80060fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006102:	e01b      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 8006104:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006108:	e018      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 800610a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800610e:	e015      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 8006110:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006114:	e012      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 8006116:	f44f 7300 	mov.w	r3, #512	; 0x200
 800611a:	e00f      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 800611c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006120:	e00c      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 8006122:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006126:	e009      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 8006128:	f44f 7300 	mov.w	r3, #512	; 0x200
 800612c:	e006      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 800612e:	2308      	movs	r3, #8
 8006130:	e004      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 8006132:	2308      	movs	r3, #8
 8006134:	e002      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 8006136:	2308      	movs	r3, #8
 8006138:	e000      	b.n	800613c <HAL_DMA_IRQHandler+0x1b0>
 800613a:	2308      	movs	r3, #8
 800613c:	4013      	ands	r3, r2
 800613e:	2b00      	cmp	r3, #0
 8006140:	bf14      	ite	ne
 8006142:	2301      	movne	r3, #1
 8006144:	2300      	moveq	r3, #0
 8006146:	b2db      	uxtb	r3, r3
 8006148:	e10d      	b.n	8006366 <HAL_DMA_IRQHandler+0x3da>
 800614a:	bf00      	nop
 800614c:	40026458 	.word	0x40026458
 8006150:	40026400 	.word	0x40026400
 8006154:	40026010 	.word	0x40026010
 8006158:	40026410 	.word	0x40026410
 800615c:	40026070 	.word	0x40026070
 8006160:	40026470 	.word	0x40026470
 8006164:	40026028 	.word	0x40026028
 8006168:	40026428 	.word	0x40026428
 800616c:	40026088 	.word	0x40026088
 8006170:	40026488 	.word	0x40026488
 8006174:	40026040 	.word	0x40026040
 8006178:	40026440 	.word	0x40026440
 800617c:	400260a0 	.word	0x400260a0
 8006180:	400264a0 	.word	0x400264a0
 8006184:	400260b8 	.word	0x400260b8
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	461a      	mov	r2, r3
 800618e:	4b64      	ldr	r3, [pc, #400]	; (8006320 <HAL_DMA_IRQHandler+0x394>)
 8006190:	429a      	cmp	r2, r3
 8006192:	d966      	bls.n	8006262 <HAL_DMA_IRQHandler+0x2d6>
 8006194:	4b63      	ldr	r3, [pc, #396]	; (8006324 <HAL_DMA_IRQHandler+0x398>)
 8006196:	685a      	ldr	r2, [r3, #4]
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	4962      	ldr	r1, [pc, #392]	; (8006328 <HAL_DMA_IRQHandler+0x39c>)
 800619e:	428b      	cmp	r3, r1
 80061a0:	d057      	beq.n	8006252 <HAL_DMA_IRQHandler+0x2c6>
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4961      	ldr	r1, [pc, #388]	; (800632c <HAL_DMA_IRQHandler+0x3a0>)
 80061a8:	428b      	cmp	r3, r1
 80061aa:	d050      	beq.n	800624e <HAL_DMA_IRQHandler+0x2c2>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	495f      	ldr	r1, [pc, #380]	; (8006330 <HAL_DMA_IRQHandler+0x3a4>)
 80061b2:	428b      	cmp	r3, r1
 80061b4:	d049      	beq.n	800624a <HAL_DMA_IRQHandler+0x2be>
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	495e      	ldr	r1, [pc, #376]	; (8006334 <HAL_DMA_IRQHandler+0x3a8>)
 80061bc:	428b      	cmp	r3, r1
 80061be:	d042      	beq.n	8006246 <HAL_DMA_IRQHandler+0x2ba>
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	681b      	ldr	r3, [r3, #0]
 80061c4:	495c      	ldr	r1, [pc, #368]	; (8006338 <HAL_DMA_IRQHandler+0x3ac>)
 80061c6:	428b      	cmp	r3, r1
 80061c8:	d03a      	beq.n	8006240 <HAL_DMA_IRQHandler+0x2b4>
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	495b      	ldr	r1, [pc, #364]	; (800633c <HAL_DMA_IRQHandler+0x3b0>)
 80061d0:	428b      	cmp	r3, r1
 80061d2:	d032      	beq.n	800623a <HAL_DMA_IRQHandler+0x2ae>
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	4959      	ldr	r1, [pc, #356]	; (8006340 <HAL_DMA_IRQHandler+0x3b4>)
 80061da:	428b      	cmp	r3, r1
 80061dc:	d02a      	beq.n	8006234 <HAL_DMA_IRQHandler+0x2a8>
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	4958      	ldr	r1, [pc, #352]	; (8006344 <HAL_DMA_IRQHandler+0x3b8>)
 80061e4:	428b      	cmp	r3, r1
 80061e6:	d022      	beq.n	800622e <HAL_DMA_IRQHandler+0x2a2>
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	4956      	ldr	r1, [pc, #344]	; (8006348 <HAL_DMA_IRQHandler+0x3bc>)
 80061ee:	428b      	cmp	r3, r1
 80061f0:	d01a      	beq.n	8006228 <HAL_DMA_IRQHandler+0x29c>
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	4955      	ldr	r1, [pc, #340]	; (800634c <HAL_DMA_IRQHandler+0x3c0>)
 80061f8:	428b      	cmp	r3, r1
 80061fa:	d012      	beq.n	8006222 <HAL_DMA_IRQHandler+0x296>
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	4953      	ldr	r1, [pc, #332]	; (8006350 <HAL_DMA_IRQHandler+0x3c4>)
 8006202:	428b      	cmp	r3, r1
 8006204:	d00a      	beq.n	800621c <HAL_DMA_IRQHandler+0x290>
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	681b      	ldr	r3, [r3, #0]
 800620a:	4952      	ldr	r1, [pc, #328]	; (8006354 <HAL_DMA_IRQHandler+0x3c8>)
 800620c:	428b      	cmp	r3, r1
 800620e:	d102      	bne.n	8006216 <HAL_DMA_IRQHandler+0x28a>
 8006210:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006214:	e01e      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 8006216:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800621a:	e01b      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 800621c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006220:	e018      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 8006222:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006226:	e015      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 8006228:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800622c:	e012      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 800622e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006232:	e00f      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 8006234:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006238:	e00c      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 800623a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800623e:	e009      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 8006240:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006244:	e006      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 8006246:	2308      	movs	r3, #8
 8006248:	e004      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 800624a:	2308      	movs	r3, #8
 800624c:	e002      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 800624e:	2308      	movs	r3, #8
 8006250:	e000      	b.n	8006254 <HAL_DMA_IRQHandler+0x2c8>
 8006252:	2308      	movs	r3, #8
 8006254:	4013      	ands	r3, r2
 8006256:	2b00      	cmp	r3, #0
 8006258:	bf14      	ite	ne
 800625a:	2301      	movne	r3, #1
 800625c:	2300      	moveq	r3, #0
 800625e:	b2db      	uxtb	r3, r3
 8006260:	e081      	b.n	8006366 <HAL_DMA_IRQHandler+0x3da>
 8006262:	4b30      	ldr	r3, [pc, #192]	; (8006324 <HAL_DMA_IRQHandler+0x398>)
 8006264:	681a      	ldr	r2, [r3, #0]
 8006266:	687b      	ldr	r3, [r7, #4]
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	492f      	ldr	r1, [pc, #188]	; (8006328 <HAL_DMA_IRQHandler+0x39c>)
 800626c:	428b      	cmp	r3, r1
 800626e:	d073      	beq.n	8006358 <HAL_DMA_IRQHandler+0x3cc>
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	681b      	ldr	r3, [r3, #0]
 8006274:	492d      	ldr	r1, [pc, #180]	; (800632c <HAL_DMA_IRQHandler+0x3a0>)
 8006276:	428b      	cmp	r3, r1
 8006278:	d050      	beq.n	800631c <HAL_DMA_IRQHandler+0x390>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	492c      	ldr	r1, [pc, #176]	; (8006330 <HAL_DMA_IRQHandler+0x3a4>)
 8006280:	428b      	cmp	r3, r1
 8006282:	d049      	beq.n	8006318 <HAL_DMA_IRQHandler+0x38c>
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	492a      	ldr	r1, [pc, #168]	; (8006334 <HAL_DMA_IRQHandler+0x3a8>)
 800628a:	428b      	cmp	r3, r1
 800628c:	d042      	beq.n	8006314 <HAL_DMA_IRQHandler+0x388>
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	4929      	ldr	r1, [pc, #164]	; (8006338 <HAL_DMA_IRQHandler+0x3ac>)
 8006294:	428b      	cmp	r3, r1
 8006296:	d03a      	beq.n	800630e <HAL_DMA_IRQHandler+0x382>
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4927      	ldr	r1, [pc, #156]	; (800633c <HAL_DMA_IRQHandler+0x3b0>)
 800629e:	428b      	cmp	r3, r1
 80062a0:	d032      	beq.n	8006308 <HAL_DMA_IRQHandler+0x37c>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4926      	ldr	r1, [pc, #152]	; (8006340 <HAL_DMA_IRQHandler+0x3b4>)
 80062a8:	428b      	cmp	r3, r1
 80062aa:	d02a      	beq.n	8006302 <HAL_DMA_IRQHandler+0x376>
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	4924      	ldr	r1, [pc, #144]	; (8006344 <HAL_DMA_IRQHandler+0x3b8>)
 80062b2:	428b      	cmp	r3, r1
 80062b4:	d022      	beq.n	80062fc <HAL_DMA_IRQHandler+0x370>
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	4923      	ldr	r1, [pc, #140]	; (8006348 <HAL_DMA_IRQHandler+0x3bc>)
 80062bc:	428b      	cmp	r3, r1
 80062be:	d01a      	beq.n	80062f6 <HAL_DMA_IRQHandler+0x36a>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4921      	ldr	r1, [pc, #132]	; (800634c <HAL_DMA_IRQHandler+0x3c0>)
 80062c6:	428b      	cmp	r3, r1
 80062c8:	d012      	beq.n	80062f0 <HAL_DMA_IRQHandler+0x364>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4920      	ldr	r1, [pc, #128]	; (8006350 <HAL_DMA_IRQHandler+0x3c4>)
 80062d0:	428b      	cmp	r3, r1
 80062d2:	d00a      	beq.n	80062ea <HAL_DMA_IRQHandler+0x35e>
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	491e      	ldr	r1, [pc, #120]	; (8006354 <HAL_DMA_IRQHandler+0x3c8>)
 80062da:	428b      	cmp	r3, r1
 80062dc:	d102      	bne.n	80062e4 <HAL_DMA_IRQHandler+0x358>
 80062de:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062e2:	e03a      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 80062e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80062e8:	e037      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 80062ea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062ee:	e034      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 80062f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062f4:	e031      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 80062f6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80062fa:	e02e      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 80062fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006300:	e02b      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 8006302:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006306:	e028      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 8006308:	f44f 7300 	mov.w	r3, #512	; 0x200
 800630c:	e025      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 800630e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006312:	e022      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 8006314:	2308      	movs	r3, #8
 8006316:	e020      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 8006318:	2308      	movs	r3, #8
 800631a:	e01e      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 800631c:	2308      	movs	r3, #8
 800631e:	e01c      	b.n	800635a <HAL_DMA_IRQHandler+0x3ce>
 8006320:	40026058 	.word	0x40026058
 8006324:	40026000 	.word	0x40026000
 8006328:	40026010 	.word	0x40026010
 800632c:	40026410 	.word	0x40026410
 8006330:	40026070 	.word	0x40026070
 8006334:	40026470 	.word	0x40026470
 8006338:	40026028 	.word	0x40026028
 800633c:	40026428 	.word	0x40026428
 8006340:	40026088 	.word	0x40026088
 8006344:	40026488 	.word	0x40026488
 8006348:	40026040 	.word	0x40026040
 800634c:	40026440 	.word	0x40026440
 8006350:	400260a0 	.word	0x400260a0
 8006354:	400264a0 	.word	0x400264a0
 8006358:	2308      	movs	r3, #8
 800635a:	4013      	ands	r3, r2
 800635c:	2b00      	cmp	r3, #0
 800635e:	bf14      	ite	ne
 8006360:	2301      	movne	r3, #1
 8006362:	2300      	moveq	r3, #0
 8006364:	b2db      	uxtb	r3, r3
 8006366:	2b00      	cmp	r3, #0
 8006368:	f000 81dd 	beq.w	8006726 <HAL_DMA_IRQHandler+0x79a>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET) {
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f003 0304 	and.w	r3, r3, #4
 8006376:	2b00      	cmp	r3, #0
 8006378:	f000 81d5 	beq.w	8006726 <HAL_DMA_IRQHandler+0x79a>
			/* Disable the transfer error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	681a      	ldr	r2, [r3, #0]
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f022 0204 	bic.w	r2, r2, #4
 800638a:	601a      	str	r2, [r3, #0]

			/* Clear the transfer error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	461a      	mov	r2, r3
 8006392:	4b8d      	ldr	r3, [pc, #564]	; (80065c8 <HAL_DMA_IRQHandler+0x63c>)
 8006394:	429a      	cmp	r2, r3
 8006396:	d960      	bls.n	800645a <HAL_DMA_IRQHandler+0x4ce>
 8006398:	687b      	ldr	r3, [r7, #4]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a8b      	ldr	r2, [pc, #556]	; (80065cc <HAL_DMA_IRQHandler+0x640>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d057      	beq.n	8006452 <HAL_DMA_IRQHandler+0x4c6>
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	4a8a      	ldr	r2, [pc, #552]	; (80065d0 <HAL_DMA_IRQHandler+0x644>)
 80063a8:	4293      	cmp	r3, r2
 80063aa:	d050      	beq.n	800644e <HAL_DMA_IRQHandler+0x4c2>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	4a88      	ldr	r2, [pc, #544]	; (80065d4 <HAL_DMA_IRQHandler+0x648>)
 80063b2:	4293      	cmp	r3, r2
 80063b4:	d049      	beq.n	800644a <HAL_DMA_IRQHandler+0x4be>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	4a87      	ldr	r2, [pc, #540]	; (80065d8 <HAL_DMA_IRQHandler+0x64c>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d042      	beq.n	8006446 <HAL_DMA_IRQHandler+0x4ba>
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4a85      	ldr	r2, [pc, #532]	; (80065dc <HAL_DMA_IRQHandler+0x650>)
 80063c6:	4293      	cmp	r3, r2
 80063c8:	d03a      	beq.n	8006440 <HAL_DMA_IRQHandler+0x4b4>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	4a84      	ldr	r2, [pc, #528]	; (80065e0 <HAL_DMA_IRQHandler+0x654>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d032      	beq.n	800643a <HAL_DMA_IRQHandler+0x4ae>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	4a82      	ldr	r2, [pc, #520]	; (80065e4 <HAL_DMA_IRQHandler+0x658>)
 80063da:	4293      	cmp	r3, r2
 80063dc:	d02a      	beq.n	8006434 <HAL_DMA_IRQHandler+0x4a8>
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4a81      	ldr	r2, [pc, #516]	; (80065e8 <HAL_DMA_IRQHandler+0x65c>)
 80063e4:	4293      	cmp	r3, r2
 80063e6:	d022      	beq.n	800642e <HAL_DMA_IRQHandler+0x4a2>
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4a7f      	ldr	r2, [pc, #508]	; (80065ec <HAL_DMA_IRQHandler+0x660>)
 80063ee:	4293      	cmp	r3, r2
 80063f0:	d01a      	beq.n	8006428 <HAL_DMA_IRQHandler+0x49c>
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	4a7e      	ldr	r2, [pc, #504]	; (80065f0 <HAL_DMA_IRQHandler+0x664>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d012      	beq.n	8006422 <HAL_DMA_IRQHandler+0x496>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	4a7c      	ldr	r2, [pc, #496]	; (80065f4 <HAL_DMA_IRQHandler+0x668>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d00a      	beq.n	800641c <HAL_DMA_IRQHandler+0x490>
 8006406:	687b      	ldr	r3, [r7, #4]
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	4a7b      	ldr	r2, [pc, #492]	; (80065f8 <HAL_DMA_IRQHandler+0x66c>)
 800640c:	4293      	cmp	r3, r2
 800640e:	d102      	bne.n	8006416 <HAL_DMA_IRQHandler+0x48a>
 8006410:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006414:	e01e      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 8006416:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800641a:	e01b      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 800641c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006420:	e018      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 8006422:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8006426:	e015      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 8006428:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800642c:	e012      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 800642e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006432:	e00f      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 8006434:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006438:	e00c      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 800643a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800643e:	e009      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 8006440:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006444:	e006      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 8006446:	2308      	movs	r3, #8
 8006448:	e004      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 800644a:	2308      	movs	r3, #8
 800644c:	e002      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 800644e:	2308      	movs	r3, #8
 8006450:	e000      	b.n	8006454 <HAL_DMA_IRQHandler+0x4c8>
 8006452:	2308      	movs	r3, #8
 8006454:	4a69      	ldr	r2, [pc, #420]	; (80065fc <HAL_DMA_IRQHandler+0x670>)
 8006456:	60d3      	str	r3, [r2, #12]
 8006458:	e14f      	b.n	80066fa <HAL_DMA_IRQHandler+0x76e>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	461a      	mov	r2, r3
 8006460:	4b67      	ldr	r3, [pc, #412]	; (8006600 <HAL_DMA_IRQHandler+0x674>)
 8006462:	429a      	cmp	r2, r3
 8006464:	d960      	bls.n	8006528 <HAL_DMA_IRQHandler+0x59c>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4a58      	ldr	r2, [pc, #352]	; (80065cc <HAL_DMA_IRQHandler+0x640>)
 800646c:	4293      	cmp	r3, r2
 800646e:	d057      	beq.n	8006520 <HAL_DMA_IRQHandler+0x594>
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	4a56      	ldr	r2, [pc, #344]	; (80065d0 <HAL_DMA_IRQHandler+0x644>)
 8006476:	4293      	cmp	r3, r2
 8006478:	d050      	beq.n	800651c <HAL_DMA_IRQHandler+0x590>
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a55      	ldr	r2, [pc, #340]	; (80065d4 <HAL_DMA_IRQHandler+0x648>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d049      	beq.n	8006518 <HAL_DMA_IRQHandler+0x58c>
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	4a53      	ldr	r2, [pc, #332]	; (80065d8 <HAL_DMA_IRQHandler+0x64c>)
 800648a:	4293      	cmp	r3, r2
 800648c:	d042      	beq.n	8006514 <HAL_DMA_IRQHandler+0x588>
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	4a52      	ldr	r2, [pc, #328]	; (80065dc <HAL_DMA_IRQHandler+0x650>)
 8006494:	4293      	cmp	r3, r2
 8006496:	d03a      	beq.n	800650e <HAL_DMA_IRQHandler+0x582>
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	4a50      	ldr	r2, [pc, #320]	; (80065e0 <HAL_DMA_IRQHandler+0x654>)
 800649e:	4293      	cmp	r3, r2
 80064a0:	d032      	beq.n	8006508 <HAL_DMA_IRQHandler+0x57c>
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4a4f      	ldr	r2, [pc, #316]	; (80065e4 <HAL_DMA_IRQHandler+0x658>)
 80064a8:	4293      	cmp	r3, r2
 80064aa:	d02a      	beq.n	8006502 <HAL_DMA_IRQHandler+0x576>
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	681b      	ldr	r3, [r3, #0]
 80064b0:	4a4d      	ldr	r2, [pc, #308]	; (80065e8 <HAL_DMA_IRQHandler+0x65c>)
 80064b2:	4293      	cmp	r3, r2
 80064b4:	d022      	beq.n	80064fc <HAL_DMA_IRQHandler+0x570>
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	4a4c      	ldr	r2, [pc, #304]	; (80065ec <HAL_DMA_IRQHandler+0x660>)
 80064bc:	4293      	cmp	r3, r2
 80064be:	d01a      	beq.n	80064f6 <HAL_DMA_IRQHandler+0x56a>
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	4a4a      	ldr	r2, [pc, #296]	; (80065f0 <HAL_DMA_IRQHandler+0x664>)
 80064c6:	4293      	cmp	r3, r2
 80064c8:	d012      	beq.n	80064f0 <HAL_DMA_IRQHandler+0x564>
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	4a49      	ldr	r2, [pc, #292]	; (80065f4 <HAL_DMA_IRQHandler+0x668>)
 80064d0:	4293      	cmp	r3, r2
 80064d2:	d00a      	beq.n	80064ea <HAL_DMA_IRQHandler+0x55e>
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a47      	ldr	r2, [pc, #284]	; (80065f8 <HAL_DMA_IRQHandler+0x66c>)
 80064da:	4293      	cmp	r3, r2
 80064dc:	d102      	bne.n	80064e4 <HAL_DMA_IRQHandler+0x558>
 80064de:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064e2:	e01e      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 80064e4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80064e8:	e01b      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 80064ea:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064ee:	e018      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 80064f0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064f4:	e015      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 80064f6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80064fa:	e012      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 80064fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006500:	e00f      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 8006502:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006506:	e00c      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 8006508:	f44f 7300 	mov.w	r3, #512	; 0x200
 800650c:	e009      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 800650e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006512:	e006      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 8006514:	2308      	movs	r3, #8
 8006516:	e004      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 8006518:	2308      	movs	r3, #8
 800651a:	e002      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 800651c:	2308      	movs	r3, #8
 800651e:	e000      	b.n	8006522 <HAL_DMA_IRQHandler+0x596>
 8006520:	2308      	movs	r3, #8
 8006522:	4a36      	ldr	r2, [pc, #216]	; (80065fc <HAL_DMA_IRQHandler+0x670>)
 8006524:	6093      	str	r3, [r2, #8]
 8006526:	e0e8      	b.n	80066fa <HAL_DMA_IRQHandler+0x76e>
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	681b      	ldr	r3, [r3, #0]
 800652c:	461a      	mov	r2, r3
 800652e:	4b35      	ldr	r3, [pc, #212]	; (8006604 <HAL_DMA_IRQHandler+0x678>)
 8006530:	429a      	cmp	r2, r3
 8006532:	f240 8082 	bls.w	800663a <HAL_DMA_IRQHandler+0x6ae>
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	681b      	ldr	r3, [r3, #0]
 800653a:	4a24      	ldr	r2, [pc, #144]	; (80065cc <HAL_DMA_IRQHandler+0x640>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d078      	beq.n	8006632 <HAL_DMA_IRQHandler+0x6a6>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	4a22      	ldr	r2, [pc, #136]	; (80065d0 <HAL_DMA_IRQHandler+0x644>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d071      	beq.n	800662e <HAL_DMA_IRQHandler+0x6a2>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	4a21      	ldr	r2, [pc, #132]	; (80065d4 <HAL_DMA_IRQHandler+0x648>)
 8006550:	4293      	cmp	r3, r2
 8006552:	d06a      	beq.n	800662a <HAL_DMA_IRQHandler+0x69e>
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	4a1f      	ldr	r2, [pc, #124]	; (80065d8 <HAL_DMA_IRQHandler+0x64c>)
 800655a:	4293      	cmp	r3, r2
 800655c:	d063      	beq.n	8006626 <HAL_DMA_IRQHandler+0x69a>
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	681b      	ldr	r3, [r3, #0]
 8006562:	4a1e      	ldr	r2, [pc, #120]	; (80065dc <HAL_DMA_IRQHandler+0x650>)
 8006564:	4293      	cmp	r3, r2
 8006566:	d05b      	beq.n	8006620 <HAL_DMA_IRQHandler+0x694>
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	4a1c      	ldr	r2, [pc, #112]	; (80065e0 <HAL_DMA_IRQHandler+0x654>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d053      	beq.n	800661a <HAL_DMA_IRQHandler+0x68e>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	681b      	ldr	r3, [r3, #0]
 8006576:	4a1b      	ldr	r2, [pc, #108]	; (80065e4 <HAL_DMA_IRQHandler+0x658>)
 8006578:	4293      	cmp	r3, r2
 800657a:	d04b      	beq.n	8006614 <HAL_DMA_IRQHandler+0x688>
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	4a19      	ldr	r2, [pc, #100]	; (80065e8 <HAL_DMA_IRQHandler+0x65c>)
 8006582:	4293      	cmp	r3, r2
 8006584:	d043      	beq.n	800660e <HAL_DMA_IRQHandler+0x682>
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	4a18      	ldr	r2, [pc, #96]	; (80065ec <HAL_DMA_IRQHandler+0x660>)
 800658c:	4293      	cmp	r3, r2
 800658e:	d03b      	beq.n	8006608 <HAL_DMA_IRQHandler+0x67c>
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a16      	ldr	r2, [pc, #88]	; (80065f0 <HAL_DMA_IRQHandler+0x664>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d012      	beq.n	80065c0 <HAL_DMA_IRQHandler+0x634>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	681b      	ldr	r3, [r3, #0]
 800659e:	4a15      	ldr	r2, [pc, #84]	; (80065f4 <HAL_DMA_IRQHandler+0x668>)
 80065a0:	4293      	cmp	r3, r2
 80065a2:	d00a      	beq.n	80065ba <HAL_DMA_IRQHandler+0x62e>
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	4a13      	ldr	r2, [pc, #76]	; (80065f8 <HAL_DMA_IRQHandler+0x66c>)
 80065aa:	4293      	cmp	r3, r2
 80065ac:	d102      	bne.n	80065b4 <HAL_DMA_IRQHandler+0x628>
 80065ae:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065b2:	e03f      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 80065b4:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80065b8:	e03c      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 80065ba:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065be:	e039      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 80065c0:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80065c4:	e036      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 80065c6:	bf00      	nop
 80065c8:	40026458 	.word	0x40026458
 80065cc:	40026010 	.word	0x40026010
 80065d0:	40026410 	.word	0x40026410
 80065d4:	40026070 	.word	0x40026070
 80065d8:	40026470 	.word	0x40026470
 80065dc:	40026028 	.word	0x40026028
 80065e0:	40026428 	.word	0x40026428
 80065e4:	40026088 	.word	0x40026088
 80065e8:	40026488 	.word	0x40026488
 80065ec:	40026040 	.word	0x40026040
 80065f0:	40026440 	.word	0x40026440
 80065f4:	400260a0 	.word	0x400260a0
 80065f8:	400264a0 	.word	0x400264a0
 80065fc:	40026400 	.word	0x40026400
 8006600:	400260b8 	.word	0x400260b8
 8006604:	40026058 	.word	0x40026058
 8006608:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800660c:	e012      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 800660e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006612:	e00f      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 8006614:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006618:	e00c      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 800661a:	f44f 7300 	mov.w	r3, #512	; 0x200
 800661e:	e009      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 8006620:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006624:	e006      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 8006626:	2308      	movs	r3, #8
 8006628:	e004      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 800662a:	2308      	movs	r3, #8
 800662c:	e002      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 800662e:	2308      	movs	r3, #8
 8006630:	e000      	b.n	8006634 <HAL_DMA_IRQHandler+0x6a8>
 8006632:	2308      	movs	r3, #8
 8006634:	4a71      	ldr	r2, [pc, #452]	; (80067fc <HAL_DMA_IRQHandler+0x870>)
 8006636:	60d3      	str	r3, [r2, #12]
 8006638:	e05f      	b.n	80066fa <HAL_DMA_IRQHandler+0x76e>
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4a70      	ldr	r2, [pc, #448]	; (8006800 <HAL_DMA_IRQHandler+0x874>)
 8006640:	4293      	cmp	r3, r2
 8006642:	d057      	beq.n	80066f4 <HAL_DMA_IRQHandler+0x768>
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	4a6e      	ldr	r2, [pc, #440]	; (8006804 <HAL_DMA_IRQHandler+0x878>)
 800664a:	4293      	cmp	r3, r2
 800664c:	d050      	beq.n	80066f0 <HAL_DMA_IRQHandler+0x764>
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	4a6d      	ldr	r2, [pc, #436]	; (8006808 <HAL_DMA_IRQHandler+0x87c>)
 8006654:	4293      	cmp	r3, r2
 8006656:	d049      	beq.n	80066ec <HAL_DMA_IRQHandler+0x760>
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	681b      	ldr	r3, [r3, #0]
 800665c:	4a6b      	ldr	r2, [pc, #428]	; (800680c <HAL_DMA_IRQHandler+0x880>)
 800665e:	4293      	cmp	r3, r2
 8006660:	d042      	beq.n	80066e8 <HAL_DMA_IRQHandler+0x75c>
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a6a      	ldr	r2, [pc, #424]	; (8006810 <HAL_DMA_IRQHandler+0x884>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d03a      	beq.n	80066e2 <HAL_DMA_IRQHandler+0x756>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	4a68      	ldr	r2, [pc, #416]	; (8006814 <HAL_DMA_IRQHandler+0x888>)
 8006672:	4293      	cmp	r3, r2
 8006674:	d032      	beq.n	80066dc <HAL_DMA_IRQHandler+0x750>
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	4a67      	ldr	r2, [pc, #412]	; (8006818 <HAL_DMA_IRQHandler+0x88c>)
 800667c:	4293      	cmp	r3, r2
 800667e:	d02a      	beq.n	80066d6 <HAL_DMA_IRQHandler+0x74a>
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	4a65      	ldr	r2, [pc, #404]	; (800681c <HAL_DMA_IRQHandler+0x890>)
 8006686:	4293      	cmp	r3, r2
 8006688:	d022      	beq.n	80066d0 <HAL_DMA_IRQHandler+0x744>
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	4a64      	ldr	r2, [pc, #400]	; (8006820 <HAL_DMA_IRQHandler+0x894>)
 8006690:	4293      	cmp	r3, r2
 8006692:	d01a      	beq.n	80066ca <HAL_DMA_IRQHandler+0x73e>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	4a62      	ldr	r2, [pc, #392]	; (8006824 <HAL_DMA_IRQHandler+0x898>)
 800669a:	4293      	cmp	r3, r2
 800669c:	d012      	beq.n	80066c4 <HAL_DMA_IRQHandler+0x738>
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	4a61      	ldr	r2, [pc, #388]	; (8006828 <HAL_DMA_IRQHandler+0x89c>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d00a      	beq.n	80066be <HAL_DMA_IRQHandler+0x732>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	4a5f      	ldr	r2, [pc, #380]	; (800682c <HAL_DMA_IRQHandler+0x8a0>)
 80066ae:	4293      	cmp	r3, r2
 80066b0:	d102      	bne.n	80066b8 <HAL_DMA_IRQHandler+0x72c>
 80066b2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80066b6:	e01e      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066b8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80066bc:	e01b      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066be:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80066c2:	e018      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066c4:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80066c8:	e015      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066ca:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80066ce:	e012      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066d0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066d4:	e00f      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066da:	e00c      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066e0:	e009      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066e2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80066e6:	e006      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066e8:	2308      	movs	r3, #8
 80066ea:	e004      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066ec:	2308      	movs	r3, #8
 80066ee:	e002      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066f0:	2308      	movs	r3, #8
 80066f2:	e000      	b.n	80066f6 <HAL_DMA_IRQHandler+0x76a>
 80066f4:	2308      	movs	r3, #8
 80066f6:	4a41      	ldr	r2, [pc, #260]	; (80067fc <HAL_DMA_IRQHandler+0x870>)
 80066f8:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80066fe:	f043 0201 	orr.w	r2, r3, #1
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2204      	movs	r2, #4
 800670a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800671a:	2b00      	cmp	r3, #0
 800671c:	d003      	beq.n	8006726 <HAL_DMA_IRQHandler+0x79a>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006722:	6878      	ldr	r0, [r7, #4]
 8006724:	4798      	blx	r3
			}
		}
	}
	/* FIFO Error Interrupt management ******************************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma)) != RESET) {
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	461a      	mov	r2, r3
 800672c:	4b40      	ldr	r3, [pc, #256]	; (8006830 <HAL_DMA_IRQHandler+0x8a4>)
 800672e:	429a      	cmp	r2, r3
 8006730:	f240 8084 	bls.w	800683c <HAL_DMA_IRQHandler+0x8b0>
 8006734:	4b3f      	ldr	r3, [pc, #252]	; (8006834 <HAL_DMA_IRQHandler+0x8a8>)
 8006736:	685a      	ldr	r2, [r3, #4]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	4930      	ldr	r1, [pc, #192]	; (8006800 <HAL_DMA_IRQHandler+0x874>)
 800673e:	428b      	cmp	r3, r1
 8006740:	d053      	beq.n	80067ea <HAL_DMA_IRQHandler+0x85e>
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	492f      	ldr	r1, [pc, #188]	; (8006804 <HAL_DMA_IRQHandler+0x878>)
 8006748:	428b      	cmp	r3, r1
 800674a:	d04c      	beq.n	80067e6 <HAL_DMA_IRQHandler+0x85a>
 800674c:	687b      	ldr	r3, [r7, #4]
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	492d      	ldr	r1, [pc, #180]	; (8006808 <HAL_DMA_IRQHandler+0x87c>)
 8006752:	428b      	cmp	r3, r1
 8006754:	d045      	beq.n	80067e2 <HAL_DMA_IRQHandler+0x856>
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	492c      	ldr	r1, [pc, #176]	; (800680c <HAL_DMA_IRQHandler+0x880>)
 800675c:	428b      	cmp	r3, r1
 800675e:	d03e      	beq.n	80067de <HAL_DMA_IRQHandler+0x852>
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	492a      	ldr	r1, [pc, #168]	; (8006810 <HAL_DMA_IRQHandler+0x884>)
 8006766:	428b      	cmp	r3, r1
 8006768:	d037      	beq.n	80067da <HAL_DMA_IRQHandler+0x84e>
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	4929      	ldr	r1, [pc, #164]	; (8006814 <HAL_DMA_IRQHandler+0x888>)
 8006770:	428b      	cmp	r3, r1
 8006772:	d030      	beq.n	80067d6 <HAL_DMA_IRQHandler+0x84a>
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	4927      	ldr	r1, [pc, #156]	; (8006818 <HAL_DMA_IRQHandler+0x88c>)
 800677a:	428b      	cmp	r3, r1
 800677c:	d029      	beq.n	80067d2 <HAL_DMA_IRQHandler+0x846>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4926      	ldr	r1, [pc, #152]	; (800681c <HAL_DMA_IRQHandler+0x890>)
 8006784:	428b      	cmp	r3, r1
 8006786:	d022      	beq.n	80067ce <HAL_DMA_IRQHandler+0x842>
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	4924      	ldr	r1, [pc, #144]	; (8006820 <HAL_DMA_IRQHandler+0x894>)
 800678e:	428b      	cmp	r3, r1
 8006790:	d01a      	beq.n	80067c8 <HAL_DMA_IRQHandler+0x83c>
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	4923      	ldr	r1, [pc, #140]	; (8006824 <HAL_DMA_IRQHandler+0x898>)
 8006798:	428b      	cmp	r3, r1
 800679a:	d012      	beq.n	80067c2 <HAL_DMA_IRQHandler+0x836>
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	4921      	ldr	r1, [pc, #132]	; (8006828 <HAL_DMA_IRQHandler+0x89c>)
 80067a2:	428b      	cmp	r3, r1
 80067a4:	d00a      	beq.n	80067bc <HAL_DMA_IRQHandler+0x830>
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	4920      	ldr	r1, [pc, #128]	; (800682c <HAL_DMA_IRQHandler+0x8a0>)
 80067ac:	428b      	cmp	r3, r1
 80067ae:	d102      	bne.n	80067b6 <HAL_DMA_IRQHandler+0x82a>
 80067b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067b4:	e01a      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067b6:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80067ba:	e017      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067bc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067c0:	e014      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067c2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067c6:	e011      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067c8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80067cc:	e00e      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067ce:	2340      	movs	r3, #64	; 0x40
 80067d0:	e00c      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067d2:	2340      	movs	r3, #64	; 0x40
 80067d4:	e00a      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067d6:	2340      	movs	r3, #64	; 0x40
 80067d8:	e008      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067da:	2340      	movs	r3, #64	; 0x40
 80067dc:	e006      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067de:	4b16      	ldr	r3, [pc, #88]	; (8006838 <HAL_DMA_IRQHandler+0x8ac>)
 80067e0:	e004      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067e2:	4b15      	ldr	r3, [pc, #84]	; (8006838 <HAL_DMA_IRQHandler+0x8ac>)
 80067e4:	e002      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067e6:	4b14      	ldr	r3, [pc, #80]	; (8006838 <HAL_DMA_IRQHandler+0x8ac>)
 80067e8:	e000      	b.n	80067ec <HAL_DMA_IRQHandler+0x860>
 80067ea:	4b13      	ldr	r3, [pc, #76]	; (8006838 <HAL_DMA_IRQHandler+0x8ac>)
 80067ec:	4013      	ands	r3, r2
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	bf14      	ite	ne
 80067f2:	2301      	movne	r3, #1
 80067f4:	2300      	moveq	r3, #0
 80067f6:	b2db      	uxtb	r3, r3
 80067f8:	e178      	b.n	8006aec <HAL_DMA_IRQHandler+0xb60>
 80067fa:	bf00      	nop
 80067fc:	40026000 	.word	0x40026000
 8006800:	40026010 	.word	0x40026010
 8006804:	40026410 	.word	0x40026410
 8006808:	40026070 	.word	0x40026070
 800680c:	40026470 	.word	0x40026470
 8006810:	40026028 	.word	0x40026028
 8006814:	40026428 	.word	0x40026428
 8006818:	40026088 	.word	0x40026088
 800681c:	40026488 	.word	0x40026488
 8006820:	40026040 	.word	0x40026040
 8006824:	40026440 	.word	0x40026440
 8006828:	400260a0 	.word	0x400260a0
 800682c:	400264a0 	.word	0x400264a0
 8006830:	40026458 	.word	0x40026458
 8006834:	40026400 	.word	0x40026400
 8006838:	00800001 	.word	0x00800001
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	461a      	mov	r2, r3
 8006842:	4b68      	ldr	r3, [pc, #416]	; (80069e4 <HAL_DMA_IRQHandler+0xa58>)
 8006844:	429a      	cmp	r2, r3
 8006846:	d962      	bls.n	800690e <HAL_DMA_IRQHandler+0x982>
 8006848:	4b67      	ldr	r3, [pc, #412]	; (80069e8 <HAL_DMA_IRQHandler+0xa5c>)
 800684a:	681a      	ldr	r2, [r3, #0]
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4966      	ldr	r1, [pc, #408]	; (80069ec <HAL_DMA_IRQHandler+0xa60>)
 8006852:	428b      	cmp	r3, r1
 8006854:	d053      	beq.n	80068fe <HAL_DMA_IRQHandler+0x972>
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	4965      	ldr	r1, [pc, #404]	; (80069f0 <HAL_DMA_IRQHandler+0xa64>)
 800685c:	428b      	cmp	r3, r1
 800685e:	d04c      	beq.n	80068fa <HAL_DMA_IRQHandler+0x96e>
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	4963      	ldr	r1, [pc, #396]	; (80069f4 <HAL_DMA_IRQHandler+0xa68>)
 8006866:	428b      	cmp	r3, r1
 8006868:	d045      	beq.n	80068f6 <HAL_DMA_IRQHandler+0x96a>
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	4962      	ldr	r1, [pc, #392]	; (80069f8 <HAL_DMA_IRQHandler+0xa6c>)
 8006870:	428b      	cmp	r3, r1
 8006872:	d03e      	beq.n	80068f2 <HAL_DMA_IRQHandler+0x966>
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	4960      	ldr	r1, [pc, #384]	; (80069fc <HAL_DMA_IRQHandler+0xa70>)
 800687a:	428b      	cmp	r3, r1
 800687c:	d037      	beq.n	80068ee <HAL_DMA_IRQHandler+0x962>
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	495f      	ldr	r1, [pc, #380]	; (8006a00 <HAL_DMA_IRQHandler+0xa74>)
 8006884:	428b      	cmp	r3, r1
 8006886:	d030      	beq.n	80068ea <HAL_DMA_IRQHandler+0x95e>
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	495d      	ldr	r1, [pc, #372]	; (8006a04 <HAL_DMA_IRQHandler+0xa78>)
 800688e:	428b      	cmp	r3, r1
 8006890:	d029      	beq.n	80068e6 <HAL_DMA_IRQHandler+0x95a>
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	495c      	ldr	r1, [pc, #368]	; (8006a08 <HAL_DMA_IRQHandler+0xa7c>)
 8006898:	428b      	cmp	r3, r1
 800689a:	d022      	beq.n	80068e2 <HAL_DMA_IRQHandler+0x956>
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	495a      	ldr	r1, [pc, #360]	; (8006a0c <HAL_DMA_IRQHandler+0xa80>)
 80068a2:	428b      	cmp	r3, r1
 80068a4:	d01a      	beq.n	80068dc <HAL_DMA_IRQHandler+0x950>
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	4959      	ldr	r1, [pc, #356]	; (8006a10 <HAL_DMA_IRQHandler+0xa84>)
 80068ac:	428b      	cmp	r3, r1
 80068ae:	d012      	beq.n	80068d6 <HAL_DMA_IRQHandler+0x94a>
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	4957      	ldr	r1, [pc, #348]	; (8006a14 <HAL_DMA_IRQHandler+0xa88>)
 80068b6:	428b      	cmp	r3, r1
 80068b8:	d00a      	beq.n	80068d0 <HAL_DMA_IRQHandler+0x944>
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4956      	ldr	r1, [pc, #344]	; (8006a18 <HAL_DMA_IRQHandler+0xa8c>)
 80068c0:	428b      	cmp	r3, r1
 80068c2:	d102      	bne.n	80068ca <HAL_DMA_IRQHandler+0x93e>
 80068c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80068c8:	e01a      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068ca:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80068ce:	e017      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068d0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80068d4:	e014      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80068da:	e011      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068dc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80068e0:	e00e      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068e2:	2340      	movs	r3, #64	; 0x40
 80068e4:	e00c      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068e6:	2340      	movs	r3, #64	; 0x40
 80068e8:	e00a      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068ea:	2340      	movs	r3, #64	; 0x40
 80068ec:	e008      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068ee:	2340      	movs	r3, #64	; 0x40
 80068f0:	e006      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068f2:	4b4a      	ldr	r3, [pc, #296]	; (8006a1c <HAL_DMA_IRQHandler+0xa90>)
 80068f4:	e004      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068f6:	4b49      	ldr	r3, [pc, #292]	; (8006a1c <HAL_DMA_IRQHandler+0xa90>)
 80068f8:	e002      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068fa:	4b48      	ldr	r3, [pc, #288]	; (8006a1c <HAL_DMA_IRQHandler+0xa90>)
 80068fc:	e000      	b.n	8006900 <HAL_DMA_IRQHandler+0x974>
 80068fe:	4b47      	ldr	r3, [pc, #284]	; (8006a1c <HAL_DMA_IRQHandler+0xa90>)
 8006900:	4013      	ands	r3, r2
 8006902:	2b00      	cmp	r3, #0
 8006904:	bf14      	ite	ne
 8006906:	2301      	movne	r3, #1
 8006908:	2300      	moveq	r3, #0
 800690a:	b2db      	uxtb	r3, r3
 800690c:	e0ee      	b.n	8006aec <HAL_DMA_IRQHandler+0xb60>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	461a      	mov	r2, r3
 8006914:	4b42      	ldr	r3, [pc, #264]	; (8006a20 <HAL_DMA_IRQHandler+0xa94>)
 8006916:	429a      	cmp	r2, r3
 8006918:	f240 8086 	bls.w	8006a28 <HAL_DMA_IRQHandler+0xa9c>
 800691c:	4b41      	ldr	r3, [pc, #260]	; (8006a24 <HAL_DMA_IRQHandler+0xa98>)
 800691e:	685a      	ldr	r2, [r3, #4]
 8006920:	687b      	ldr	r3, [r7, #4]
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	4931      	ldr	r1, [pc, #196]	; (80069ec <HAL_DMA_IRQHandler+0xa60>)
 8006926:	428b      	cmp	r3, r1
 8006928:	d053      	beq.n	80069d2 <HAL_DMA_IRQHandler+0xa46>
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	4930      	ldr	r1, [pc, #192]	; (80069f0 <HAL_DMA_IRQHandler+0xa64>)
 8006930:	428b      	cmp	r3, r1
 8006932:	d04c      	beq.n	80069ce <HAL_DMA_IRQHandler+0xa42>
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	492e      	ldr	r1, [pc, #184]	; (80069f4 <HAL_DMA_IRQHandler+0xa68>)
 800693a:	428b      	cmp	r3, r1
 800693c:	d045      	beq.n	80069ca <HAL_DMA_IRQHandler+0xa3e>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	492d      	ldr	r1, [pc, #180]	; (80069f8 <HAL_DMA_IRQHandler+0xa6c>)
 8006944:	428b      	cmp	r3, r1
 8006946:	d03e      	beq.n	80069c6 <HAL_DMA_IRQHandler+0xa3a>
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	492b      	ldr	r1, [pc, #172]	; (80069fc <HAL_DMA_IRQHandler+0xa70>)
 800694e:	428b      	cmp	r3, r1
 8006950:	d037      	beq.n	80069c2 <HAL_DMA_IRQHandler+0xa36>
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	492a      	ldr	r1, [pc, #168]	; (8006a00 <HAL_DMA_IRQHandler+0xa74>)
 8006958:	428b      	cmp	r3, r1
 800695a:	d030      	beq.n	80069be <HAL_DMA_IRQHandler+0xa32>
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	681b      	ldr	r3, [r3, #0]
 8006960:	4928      	ldr	r1, [pc, #160]	; (8006a04 <HAL_DMA_IRQHandler+0xa78>)
 8006962:	428b      	cmp	r3, r1
 8006964:	d029      	beq.n	80069ba <HAL_DMA_IRQHandler+0xa2e>
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	681b      	ldr	r3, [r3, #0]
 800696a:	4927      	ldr	r1, [pc, #156]	; (8006a08 <HAL_DMA_IRQHandler+0xa7c>)
 800696c:	428b      	cmp	r3, r1
 800696e:	d022      	beq.n	80069b6 <HAL_DMA_IRQHandler+0xa2a>
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	4925      	ldr	r1, [pc, #148]	; (8006a0c <HAL_DMA_IRQHandler+0xa80>)
 8006976:	428b      	cmp	r3, r1
 8006978:	d01a      	beq.n	80069b0 <HAL_DMA_IRQHandler+0xa24>
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	681b      	ldr	r3, [r3, #0]
 800697e:	4924      	ldr	r1, [pc, #144]	; (8006a10 <HAL_DMA_IRQHandler+0xa84>)
 8006980:	428b      	cmp	r3, r1
 8006982:	d012      	beq.n	80069aa <HAL_DMA_IRQHandler+0xa1e>
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	4922      	ldr	r1, [pc, #136]	; (8006a14 <HAL_DMA_IRQHandler+0xa88>)
 800698a:	428b      	cmp	r3, r1
 800698c:	d00a      	beq.n	80069a4 <HAL_DMA_IRQHandler+0xa18>
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4921      	ldr	r1, [pc, #132]	; (8006a18 <HAL_DMA_IRQHandler+0xa8c>)
 8006994:	428b      	cmp	r3, r1
 8006996:	d102      	bne.n	800699e <HAL_DMA_IRQHandler+0xa12>
 8006998:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800699c:	e01a      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 800699e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80069a2:	e017      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069a8:	e014      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069ae:	e011      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069b0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80069b4:	e00e      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069b6:	2340      	movs	r3, #64	; 0x40
 80069b8:	e00c      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069ba:	2340      	movs	r3, #64	; 0x40
 80069bc:	e00a      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069be:	2340      	movs	r3, #64	; 0x40
 80069c0:	e008      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069c2:	2340      	movs	r3, #64	; 0x40
 80069c4:	e006      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069c6:	4b15      	ldr	r3, [pc, #84]	; (8006a1c <HAL_DMA_IRQHandler+0xa90>)
 80069c8:	e004      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069ca:	4b14      	ldr	r3, [pc, #80]	; (8006a1c <HAL_DMA_IRQHandler+0xa90>)
 80069cc:	e002      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069ce:	4b13      	ldr	r3, [pc, #76]	; (8006a1c <HAL_DMA_IRQHandler+0xa90>)
 80069d0:	e000      	b.n	80069d4 <HAL_DMA_IRQHandler+0xa48>
 80069d2:	4b12      	ldr	r3, [pc, #72]	; (8006a1c <HAL_DMA_IRQHandler+0xa90>)
 80069d4:	4013      	ands	r3, r2
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	bf14      	ite	ne
 80069da:	2301      	movne	r3, #1
 80069dc:	2300      	moveq	r3, #0
 80069de:	b2db      	uxtb	r3, r3
 80069e0:	e084      	b.n	8006aec <HAL_DMA_IRQHandler+0xb60>
 80069e2:	bf00      	nop
 80069e4:	400260b8 	.word	0x400260b8
 80069e8:	40026400 	.word	0x40026400
 80069ec:	40026010 	.word	0x40026010
 80069f0:	40026410 	.word	0x40026410
 80069f4:	40026070 	.word	0x40026070
 80069f8:	40026470 	.word	0x40026470
 80069fc:	40026028 	.word	0x40026028
 8006a00:	40026428 	.word	0x40026428
 8006a04:	40026088 	.word	0x40026088
 8006a08:	40026488 	.word	0x40026488
 8006a0c:	40026040 	.word	0x40026040
 8006a10:	40026440 	.word	0x40026440
 8006a14:	400260a0 	.word	0x400260a0
 8006a18:	400264a0 	.word	0x400264a0
 8006a1c:	00800001 	.word	0x00800001
 8006a20:	40026058 	.word	0x40026058
 8006a24:	40026000 	.word	0x40026000
 8006a28:	4b6b      	ldr	r3, [pc, #428]	; (8006bd8 <HAL_DMA_IRQHandler+0xc4c>)
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	496a      	ldr	r1, [pc, #424]	; (8006bdc <HAL_DMA_IRQHandler+0xc50>)
 8006a32:	428b      	cmp	r3, r1
 8006a34:	d053      	beq.n	8006ade <HAL_DMA_IRQHandler+0xb52>
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4969      	ldr	r1, [pc, #420]	; (8006be0 <HAL_DMA_IRQHandler+0xc54>)
 8006a3c:	428b      	cmp	r3, r1
 8006a3e:	d04c      	beq.n	8006ada <HAL_DMA_IRQHandler+0xb4e>
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	681b      	ldr	r3, [r3, #0]
 8006a44:	4967      	ldr	r1, [pc, #412]	; (8006be4 <HAL_DMA_IRQHandler+0xc58>)
 8006a46:	428b      	cmp	r3, r1
 8006a48:	d045      	beq.n	8006ad6 <HAL_DMA_IRQHandler+0xb4a>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	4966      	ldr	r1, [pc, #408]	; (8006be8 <HAL_DMA_IRQHandler+0xc5c>)
 8006a50:	428b      	cmp	r3, r1
 8006a52:	d03e      	beq.n	8006ad2 <HAL_DMA_IRQHandler+0xb46>
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	681b      	ldr	r3, [r3, #0]
 8006a58:	4964      	ldr	r1, [pc, #400]	; (8006bec <HAL_DMA_IRQHandler+0xc60>)
 8006a5a:	428b      	cmp	r3, r1
 8006a5c:	d037      	beq.n	8006ace <HAL_DMA_IRQHandler+0xb42>
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	4963      	ldr	r1, [pc, #396]	; (8006bf0 <HAL_DMA_IRQHandler+0xc64>)
 8006a64:	428b      	cmp	r3, r1
 8006a66:	d030      	beq.n	8006aca <HAL_DMA_IRQHandler+0xb3e>
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	4961      	ldr	r1, [pc, #388]	; (8006bf4 <HAL_DMA_IRQHandler+0xc68>)
 8006a6e:	428b      	cmp	r3, r1
 8006a70:	d029      	beq.n	8006ac6 <HAL_DMA_IRQHandler+0xb3a>
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	4960      	ldr	r1, [pc, #384]	; (8006bf8 <HAL_DMA_IRQHandler+0xc6c>)
 8006a78:	428b      	cmp	r3, r1
 8006a7a:	d022      	beq.n	8006ac2 <HAL_DMA_IRQHandler+0xb36>
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	495e      	ldr	r1, [pc, #376]	; (8006bfc <HAL_DMA_IRQHandler+0xc70>)
 8006a82:	428b      	cmp	r3, r1
 8006a84:	d01a      	beq.n	8006abc <HAL_DMA_IRQHandler+0xb30>
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	495d      	ldr	r1, [pc, #372]	; (8006c00 <HAL_DMA_IRQHandler+0xc74>)
 8006a8c:	428b      	cmp	r3, r1
 8006a8e:	d012      	beq.n	8006ab6 <HAL_DMA_IRQHandler+0xb2a>
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	495b      	ldr	r1, [pc, #364]	; (8006c04 <HAL_DMA_IRQHandler+0xc78>)
 8006a96:	428b      	cmp	r3, r1
 8006a98:	d00a      	beq.n	8006ab0 <HAL_DMA_IRQHandler+0xb24>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	495a      	ldr	r1, [pc, #360]	; (8006c08 <HAL_DMA_IRQHandler+0xc7c>)
 8006aa0:	428b      	cmp	r3, r1
 8006aa2:	d102      	bne.n	8006aaa <HAL_DMA_IRQHandler+0xb1e>
 8006aa4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006aa8:	e01a      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006aaa:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006aae:	e017      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006ab0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ab4:	e014      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006ab6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006aba:	e011      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006abc:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ac0:	e00e      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006ac2:	2340      	movs	r3, #64	; 0x40
 8006ac4:	e00c      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006ac6:	2340      	movs	r3, #64	; 0x40
 8006ac8:	e00a      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006aca:	2340      	movs	r3, #64	; 0x40
 8006acc:	e008      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006ace:	2340      	movs	r3, #64	; 0x40
 8006ad0:	e006      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006ad2:	4b4e      	ldr	r3, [pc, #312]	; (8006c0c <HAL_DMA_IRQHandler+0xc80>)
 8006ad4:	e004      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006ad6:	4b4d      	ldr	r3, [pc, #308]	; (8006c0c <HAL_DMA_IRQHandler+0xc80>)
 8006ad8:	e002      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006ada:	4b4c      	ldr	r3, [pc, #304]	; (8006c0c <HAL_DMA_IRQHandler+0xc80>)
 8006adc:	e000      	b.n	8006ae0 <HAL_DMA_IRQHandler+0xb54>
 8006ade:	4b4b      	ldr	r3, [pc, #300]	; (8006c0c <HAL_DMA_IRQHandler+0xc80>)
 8006ae0:	4013      	ands	r3, r2
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	bf14      	ite	ne
 8006ae6:	2301      	movne	r3, #1
 8006ae8:	2300      	moveq	r3, #0
 8006aea:	b2db      	uxtb	r3, r3
 8006aec:	2b00      	cmp	r3, #0
 8006aee:	f000 81ee 	beq.w	8006ece <HAL_DMA_IRQHandler+0xf42>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET) {
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	695b      	ldr	r3, [r3, #20]
 8006af8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	f000 81e6 	beq.w	8006ece <HAL_DMA_IRQHandler+0xf42>
			/* Disable the FIFO Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_FE);
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	695a      	ldr	r2, [r3, #20]
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006b10:	615a      	str	r2, [r3, #20]

			/* Clear the FIFO error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_FE_FLAG_INDEX(hdma));
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	461a      	mov	r2, r3
 8006b18:	4b3d      	ldr	r3, [pc, #244]	; (8006c10 <HAL_DMA_IRQHandler+0xc84>)
 8006b1a:	429a      	cmp	r2, r3
 8006b1c:	d97c      	bls.n	8006c18 <HAL_DMA_IRQHandler+0xc8c>
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	4a2e      	ldr	r2, [pc, #184]	; (8006bdc <HAL_DMA_IRQHandler+0xc50>)
 8006b24:	4293      	cmp	r3, r2
 8006b26:	d053      	beq.n	8006bd0 <HAL_DMA_IRQHandler+0xc44>
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a2c      	ldr	r2, [pc, #176]	; (8006be0 <HAL_DMA_IRQHandler+0xc54>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d04c      	beq.n	8006bcc <HAL_DMA_IRQHandler+0xc40>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a2b      	ldr	r2, [pc, #172]	; (8006be4 <HAL_DMA_IRQHandler+0xc58>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d045      	beq.n	8006bc8 <HAL_DMA_IRQHandler+0xc3c>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a29      	ldr	r2, [pc, #164]	; (8006be8 <HAL_DMA_IRQHandler+0xc5c>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d03e      	beq.n	8006bc4 <HAL_DMA_IRQHandler+0xc38>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a28      	ldr	r2, [pc, #160]	; (8006bec <HAL_DMA_IRQHandler+0xc60>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d037      	beq.n	8006bc0 <HAL_DMA_IRQHandler+0xc34>
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	4a26      	ldr	r2, [pc, #152]	; (8006bf0 <HAL_DMA_IRQHandler+0xc64>)
 8006b56:	4293      	cmp	r3, r2
 8006b58:	d030      	beq.n	8006bbc <HAL_DMA_IRQHandler+0xc30>
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	4a25      	ldr	r2, [pc, #148]	; (8006bf4 <HAL_DMA_IRQHandler+0xc68>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d029      	beq.n	8006bb8 <HAL_DMA_IRQHandler+0xc2c>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	4a23      	ldr	r2, [pc, #140]	; (8006bf8 <HAL_DMA_IRQHandler+0xc6c>)
 8006b6a:	4293      	cmp	r3, r2
 8006b6c:	d022      	beq.n	8006bb4 <HAL_DMA_IRQHandler+0xc28>
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	4a22      	ldr	r2, [pc, #136]	; (8006bfc <HAL_DMA_IRQHandler+0xc70>)
 8006b74:	4293      	cmp	r3, r2
 8006b76:	d01a      	beq.n	8006bae <HAL_DMA_IRQHandler+0xc22>
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	4a20      	ldr	r2, [pc, #128]	; (8006c00 <HAL_DMA_IRQHandler+0xc74>)
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	d012      	beq.n	8006ba8 <HAL_DMA_IRQHandler+0xc1c>
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	4a1f      	ldr	r2, [pc, #124]	; (8006c04 <HAL_DMA_IRQHandler+0xc78>)
 8006b88:	4293      	cmp	r3, r2
 8006b8a:	d00a      	beq.n	8006ba2 <HAL_DMA_IRQHandler+0xc16>
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	681b      	ldr	r3, [r3, #0]
 8006b90:	4a1d      	ldr	r2, [pc, #116]	; (8006c08 <HAL_DMA_IRQHandler+0xc7c>)
 8006b92:	4293      	cmp	r3, r2
 8006b94:	d102      	bne.n	8006b9c <HAL_DMA_IRQHandler+0xc10>
 8006b96:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006b9a:	e01a      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006b9c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006ba0:	e017      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006ba2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ba6:	e014      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006ba8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006bac:	e011      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006bae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006bb2:	e00e      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006bb4:	2340      	movs	r3, #64	; 0x40
 8006bb6:	e00c      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006bb8:	2340      	movs	r3, #64	; 0x40
 8006bba:	e00a      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006bbc:	2340      	movs	r3, #64	; 0x40
 8006bbe:	e008      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006bc0:	2340      	movs	r3, #64	; 0x40
 8006bc2:	e006      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006bc4:	4b11      	ldr	r3, [pc, #68]	; (8006c0c <HAL_DMA_IRQHandler+0xc80>)
 8006bc6:	e004      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006bc8:	4b10      	ldr	r3, [pc, #64]	; (8006c0c <HAL_DMA_IRQHandler+0xc80>)
 8006bca:	e002      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006bcc:	4b0f      	ldr	r3, [pc, #60]	; (8006c0c <HAL_DMA_IRQHandler+0xc80>)
 8006bce:	e000      	b.n	8006bd2 <HAL_DMA_IRQHandler+0xc46>
 8006bd0:	4b0e      	ldr	r3, [pc, #56]	; (8006c0c <HAL_DMA_IRQHandler+0xc80>)
 8006bd2:	4a10      	ldr	r2, [pc, #64]	; (8006c14 <HAL_DMA_IRQHandler+0xc88>)
 8006bd4:	60d3      	str	r3, [r2, #12]
 8006bd6:	e164      	b.n	8006ea2 <HAL_DMA_IRQHandler+0xf16>
 8006bd8:	40026000 	.word	0x40026000
 8006bdc:	40026010 	.word	0x40026010
 8006be0:	40026410 	.word	0x40026410
 8006be4:	40026070 	.word	0x40026070
 8006be8:	40026470 	.word	0x40026470
 8006bec:	40026028 	.word	0x40026028
 8006bf0:	40026428 	.word	0x40026428
 8006bf4:	40026088 	.word	0x40026088
 8006bf8:	40026488 	.word	0x40026488
 8006bfc:	40026040 	.word	0x40026040
 8006c00:	40026440 	.word	0x40026440
 8006c04:	400260a0 	.word	0x400260a0
 8006c08:	400264a0 	.word	0x400264a0
 8006c0c:	00800001 	.word	0x00800001
 8006c10:	40026458 	.word	0x40026458
 8006c14:	40026400 	.word	0x40026400
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	461a      	mov	r2, r3
 8006c1e:	4b89      	ldr	r3, [pc, #548]	; (8006e44 <HAL_DMA_IRQHandler+0xeb8>)
 8006c20:	429a      	cmp	r2, r3
 8006c22:	d95c      	bls.n	8006cde <HAL_DMA_IRQHandler+0xd52>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4a87      	ldr	r2, [pc, #540]	; (8006e48 <HAL_DMA_IRQHandler+0xebc>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d053      	beq.n	8006cd6 <HAL_DMA_IRQHandler+0xd4a>
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	4a86      	ldr	r2, [pc, #536]	; (8006e4c <HAL_DMA_IRQHandler+0xec0>)
 8006c34:	4293      	cmp	r3, r2
 8006c36:	d04c      	beq.n	8006cd2 <HAL_DMA_IRQHandler+0xd46>
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a84      	ldr	r2, [pc, #528]	; (8006e50 <HAL_DMA_IRQHandler+0xec4>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d045      	beq.n	8006cce <HAL_DMA_IRQHandler+0xd42>
 8006c42:	687b      	ldr	r3, [r7, #4]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	4a83      	ldr	r2, [pc, #524]	; (8006e54 <HAL_DMA_IRQHandler+0xec8>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d03e      	beq.n	8006cca <HAL_DMA_IRQHandler+0xd3e>
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	681b      	ldr	r3, [r3, #0]
 8006c50:	4a81      	ldr	r2, [pc, #516]	; (8006e58 <HAL_DMA_IRQHandler+0xecc>)
 8006c52:	4293      	cmp	r3, r2
 8006c54:	d037      	beq.n	8006cc6 <HAL_DMA_IRQHandler+0xd3a>
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	4a80      	ldr	r2, [pc, #512]	; (8006e5c <HAL_DMA_IRQHandler+0xed0>)
 8006c5c:	4293      	cmp	r3, r2
 8006c5e:	d030      	beq.n	8006cc2 <HAL_DMA_IRQHandler+0xd36>
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	4a7e      	ldr	r2, [pc, #504]	; (8006e60 <HAL_DMA_IRQHandler+0xed4>)
 8006c66:	4293      	cmp	r3, r2
 8006c68:	d029      	beq.n	8006cbe <HAL_DMA_IRQHandler+0xd32>
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	4a7d      	ldr	r2, [pc, #500]	; (8006e64 <HAL_DMA_IRQHandler+0xed8>)
 8006c70:	4293      	cmp	r3, r2
 8006c72:	d022      	beq.n	8006cba <HAL_DMA_IRQHandler+0xd2e>
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	4a7b      	ldr	r2, [pc, #492]	; (8006e68 <HAL_DMA_IRQHandler+0xedc>)
 8006c7a:	4293      	cmp	r3, r2
 8006c7c:	d01a      	beq.n	8006cb4 <HAL_DMA_IRQHandler+0xd28>
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4a7a      	ldr	r2, [pc, #488]	; (8006e6c <HAL_DMA_IRQHandler+0xee0>)
 8006c84:	4293      	cmp	r3, r2
 8006c86:	d012      	beq.n	8006cae <HAL_DMA_IRQHandler+0xd22>
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	4a78      	ldr	r2, [pc, #480]	; (8006e70 <HAL_DMA_IRQHandler+0xee4>)
 8006c8e:	4293      	cmp	r3, r2
 8006c90:	d00a      	beq.n	8006ca8 <HAL_DMA_IRQHandler+0xd1c>
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	681b      	ldr	r3, [r3, #0]
 8006c96:	4a77      	ldr	r2, [pc, #476]	; (8006e74 <HAL_DMA_IRQHandler+0xee8>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d102      	bne.n	8006ca2 <HAL_DMA_IRQHandler+0xd16>
 8006c9c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006ca0:	e01a      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006ca2:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006ca6:	e017      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006ca8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cac:	e014      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cae:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cb2:	e011      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cb4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006cb8:	e00e      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cba:	2340      	movs	r3, #64	; 0x40
 8006cbc:	e00c      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cbe:	2340      	movs	r3, #64	; 0x40
 8006cc0:	e00a      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cc2:	2340      	movs	r3, #64	; 0x40
 8006cc4:	e008      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cc6:	2340      	movs	r3, #64	; 0x40
 8006cc8:	e006      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cca:	4b6b      	ldr	r3, [pc, #428]	; (8006e78 <HAL_DMA_IRQHandler+0xeec>)
 8006ccc:	e004      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cce:	4b6a      	ldr	r3, [pc, #424]	; (8006e78 <HAL_DMA_IRQHandler+0xeec>)
 8006cd0:	e002      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cd2:	4b69      	ldr	r3, [pc, #420]	; (8006e78 <HAL_DMA_IRQHandler+0xeec>)
 8006cd4:	e000      	b.n	8006cd8 <HAL_DMA_IRQHandler+0xd4c>
 8006cd6:	4b68      	ldr	r3, [pc, #416]	; (8006e78 <HAL_DMA_IRQHandler+0xeec>)
 8006cd8:	4a68      	ldr	r2, [pc, #416]	; (8006e7c <HAL_DMA_IRQHandler+0xef0>)
 8006cda:	6093      	str	r3, [r2, #8]
 8006cdc:	e0e1      	b.n	8006ea2 <HAL_DMA_IRQHandler+0xf16>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	461a      	mov	r2, r3
 8006ce4:	4b66      	ldr	r3, [pc, #408]	; (8006e80 <HAL_DMA_IRQHandler+0xef4>)
 8006ce6:	429a      	cmp	r2, r3
 8006ce8:	d95c      	bls.n	8006da4 <HAL_DMA_IRQHandler+0xe18>
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	681b      	ldr	r3, [r3, #0]
 8006cee:	4a56      	ldr	r2, [pc, #344]	; (8006e48 <HAL_DMA_IRQHandler+0xebc>)
 8006cf0:	4293      	cmp	r3, r2
 8006cf2:	d053      	beq.n	8006d9c <HAL_DMA_IRQHandler+0xe10>
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	4a54      	ldr	r2, [pc, #336]	; (8006e4c <HAL_DMA_IRQHandler+0xec0>)
 8006cfa:	4293      	cmp	r3, r2
 8006cfc:	d04c      	beq.n	8006d98 <HAL_DMA_IRQHandler+0xe0c>
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	4a53      	ldr	r2, [pc, #332]	; (8006e50 <HAL_DMA_IRQHandler+0xec4>)
 8006d04:	4293      	cmp	r3, r2
 8006d06:	d045      	beq.n	8006d94 <HAL_DMA_IRQHandler+0xe08>
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	4a51      	ldr	r2, [pc, #324]	; (8006e54 <HAL_DMA_IRQHandler+0xec8>)
 8006d0e:	4293      	cmp	r3, r2
 8006d10:	d03e      	beq.n	8006d90 <HAL_DMA_IRQHandler+0xe04>
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	4a50      	ldr	r2, [pc, #320]	; (8006e58 <HAL_DMA_IRQHandler+0xecc>)
 8006d18:	4293      	cmp	r3, r2
 8006d1a:	d037      	beq.n	8006d8c <HAL_DMA_IRQHandler+0xe00>
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	681b      	ldr	r3, [r3, #0]
 8006d20:	4a4e      	ldr	r2, [pc, #312]	; (8006e5c <HAL_DMA_IRQHandler+0xed0>)
 8006d22:	4293      	cmp	r3, r2
 8006d24:	d030      	beq.n	8006d88 <HAL_DMA_IRQHandler+0xdfc>
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	4a4d      	ldr	r2, [pc, #308]	; (8006e60 <HAL_DMA_IRQHandler+0xed4>)
 8006d2c:	4293      	cmp	r3, r2
 8006d2e:	d029      	beq.n	8006d84 <HAL_DMA_IRQHandler+0xdf8>
 8006d30:	687b      	ldr	r3, [r7, #4]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	4a4b      	ldr	r2, [pc, #300]	; (8006e64 <HAL_DMA_IRQHandler+0xed8>)
 8006d36:	4293      	cmp	r3, r2
 8006d38:	d022      	beq.n	8006d80 <HAL_DMA_IRQHandler+0xdf4>
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	4a4a      	ldr	r2, [pc, #296]	; (8006e68 <HAL_DMA_IRQHandler+0xedc>)
 8006d40:	4293      	cmp	r3, r2
 8006d42:	d01a      	beq.n	8006d7a <HAL_DMA_IRQHandler+0xdee>
 8006d44:	687b      	ldr	r3, [r7, #4]
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	4a48      	ldr	r2, [pc, #288]	; (8006e6c <HAL_DMA_IRQHandler+0xee0>)
 8006d4a:	4293      	cmp	r3, r2
 8006d4c:	d012      	beq.n	8006d74 <HAL_DMA_IRQHandler+0xde8>
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	681b      	ldr	r3, [r3, #0]
 8006d52:	4a47      	ldr	r2, [pc, #284]	; (8006e70 <HAL_DMA_IRQHandler+0xee4>)
 8006d54:	4293      	cmp	r3, r2
 8006d56:	d00a      	beq.n	8006d6e <HAL_DMA_IRQHandler+0xde2>
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	681b      	ldr	r3, [r3, #0]
 8006d5c:	4a45      	ldr	r2, [pc, #276]	; (8006e74 <HAL_DMA_IRQHandler+0xee8>)
 8006d5e:	4293      	cmp	r3, r2
 8006d60:	d102      	bne.n	8006d68 <HAL_DMA_IRQHandler+0xddc>
 8006d62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d66:	e01a      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d68:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006d6c:	e017      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d6e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d72:	e014      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d74:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d78:	e011      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d7a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006d7e:	e00e      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d80:	2340      	movs	r3, #64	; 0x40
 8006d82:	e00c      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d84:	2340      	movs	r3, #64	; 0x40
 8006d86:	e00a      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d88:	2340      	movs	r3, #64	; 0x40
 8006d8a:	e008      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d8c:	2340      	movs	r3, #64	; 0x40
 8006d8e:	e006      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d90:	4b39      	ldr	r3, [pc, #228]	; (8006e78 <HAL_DMA_IRQHandler+0xeec>)
 8006d92:	e004      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d94:	4b38      	ldr	r3, [pc, #224]	; (8006e78 <HAL_DMA_IRQHandler+0xeec>)
 8006d96:	e002      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d98:	4b37      	ldr	r3, [pc, #220]	; (8006e78 <HAL_DMA_IRQHandler+0xeec>)
 8006d9a:	e000      	b.n	8006d9e <HAL_DMA_IRQHandler+0xe12>
 8006d9c:	4b36      	ldr	r3, [pc, #216]	; (8006e78 <HAL_DMA_IRQHandler+0xeec>)
 8006d9e:	4a39      	ldr	r2, [pc, #228]	; (8006e84 <HAL_DMA_IRQHandler+0xef8>)
 8006da0:	60d3      	str	r3, [r2, #12]
 8006da2:	e07e      	b.n	8006ea2 <HAL_DMA_IRQHandler+0xf16>
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	4a27      	ldr	r2, [pc, #156]	; (8006e48 <HAL_DMA_IRQHandler+0xebc>)
 8006daa:	4293      	cmp	r3, r2
 8006dac:	d076      	beq.n	8006e9c <HAL_DMA_IRQHandler+0xf10>
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	4a26      	ldr	r2, [pc, #152]	; (8006e4c <HAL_DMA_IRQHandler+0xec0>)
 8006db4:	4293      	cmp	r3, r2
 8006db6:	d06f      	beq.n	8006e98 <HAL_DMA_IRQHandler+0xf0c>
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	4a24      	ldr	r2, [pc, #144]	; (8006e50 <HAL_DMA_IRQHandler+0xec4>)
 8006dbe:	4293      	cmp	r3, r2
 8006dc0:	d068      	beq.n	8006e94 <HAL_DMA_IRQHandler+0xf08>
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	4a23      	ldr	r2, [pc, #140]	; (8006e54 <HAL_DMA_IRQHandler+0xec8>)
 8006dc8:	4293      	cmp	r3, r2
 8006dca:	d061      	beq.n	8006e90 <HAL_DMA_IRQHandler+0xf04>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a21      	ldr	r2, [pc, #132]	; (8006e58 <HAL_DMA_IRQHandler+0xecc>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d05a      	beq.n	8006e8c <HAL_DMA_IRQHandler+0xf00>
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	4a20      	ldr	r2, [pc, #128]	; (8006e5c <HAL_DMA_IRQHandler+0xed0>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d053      	beq.n	8006e88 <HAL_DMA_IRQHandler+0xefc>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	4a1e      	ldr	r2, [pc, #120]	; (8006e60 <HAL_DMA_IRQHandler+0xed4>)
 8006de6:	4293      	cmp	r3, r2
 8006de8:	d029      	beq.n	8006e3e <HAL_DMA_IRQHandler+0xeb2>
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	4a1d      	ldr	r2, [pc, #116]	; (8006e64 <HAL_DMA_IRQHandler+0xed8>)
 8006df0:	4293      	cmp	r3, r2
 8006df2:	d022      	beq.n	8006e3a <HAL_DMA_IRQHandler+0xeae>
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a1b      	ldr	r2, [pc, #108]	; (8006e68 <HAL_DMA_IRQHandler+0xedc>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d01a      	beq.n	8006e34 <HAL_DMA_IRQHandler+0xea8>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a1a      	ldr	r2, [pc, #104]	; (8006e6c <HAL_DMA_IRQHandler+0xee0>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d012      	beq.n	8006e2e <HAL_DMA_IRQHandler+0xea2>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	681b      	ldr	r3, [r3, #0]
 8006e0c:	4a18      	ldr	r2, [pc, #96]	; (8006e70 <HAL_DMA_IRQHandler+0xee4>)
 8006e0e:	4293      	cmp	r3, r2
 8006e10:	d00a      	beq.n	8006e28 <HAL_DMA_IRQHandler+0xe9c>
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	4a17      	ldr	r2, [pc, #92]	; (8006e74 <HAL_DMA_IRQHandler+0xee8>)
 8006e18:	4293      	cmp	r3, r2
 8006e1a:	d102      	bne.n	8006e22 <HAL_DMA_IRQHandler+0xe96>
 8006e1c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e20:	e03d      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e22:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8006e26:	e03a      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e28:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e2c:	e037      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e32:	e034      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8006e38:	e031      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e3a:	2340      	movs	r3, #64	; 0x40
 8006e3c:	e02f      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e3e:	2340      	movs	r3, #64	; 0x40
 8006e40:	e02d      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e42:	bf00      	nop
 8006e44:	400260b8 	.word	0x400260b8
 8006e48:	40026010 	.word	0x40026010
 8006e4c:	40026410 	.word	0x40026410
 8006e50:	40026070 	.word	0x40026070
 8006e54:	40026470 	.word	0x40026470
 8006e58:	40026028 	.word	0x40026028
 8006e5c:	40026428 	.word	0x40026428
 8006e60:	40026088 	.word	0x40026088
 8006e64:	40026488 	.word	0x40026488
 8006e68:	40026040 	.word	0x40026040
 8006e6c:	40026440 	.word	0x40026440
 8006e70:	400260a0 	.word	0x400260a0
 8006e74:	400264a0 	.word	0x400264a0
 8006e78:	00800001 	.word	0x00800001
 8006e7c:	40026400 	.word	0x40026400
 8006e80:	40026058 	.word	0x40026058
 8006e84:	40026000 	.word	0x40026000
 8006e88:	2340      	movs	r3, #64	; 0x40
 8006e8a:	e008      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e8c:	2340      	movs	r3, #64	; 0x40
 8006e8e:	e006      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e90:	4b7c      	ldr	r3, [pc, #496]	; (8007084 <HAL_DMA_IRQHandler+0x10f8>)
 8006e92:	e004      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e94:	4b7b      	ldr	r3, [pc, #492]	; (8007084 <HAL_DMA_IRQHandler+0x10f8>)
 8006e96:	e002      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e98:	4b7a      	ldr	r3, [pc, #488]	; (8007084 <HAL_DMA_IRQHandler+0x10f8>)
 8006e9a:	e000      	b.n	8006e9e <HAL_DMA_IRQHandler+0xf12>
 8006e9c:	4b79      	ldr	r3, [pc, #484]	; (8007084 <HAL_DMA_IRQHandler+0x10f8>)
 8006e9e:	4a7a      	ldr	r2, [pc, #488]	; (8007088 <HAL_DMA_IRQHandler+0x10fc>)
 8006ea0:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006ea6:	f043 0202 	orr.w	r2, r3, #2
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2204      	movs	r2, #4
 8006eb2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	2200      	movs	r2, #0
 8006eba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d003      	beq.n	8006ece <HAL_DMA_IRQHandler+0xf42>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006eca:	6878      	ldr	r0, [r7, #4]
 8006ecc:	4798      	blx	r3
			}
		}
	}
	/* Direct Mode Error Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma)) != RESET) {
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	4b6d      	ldr	r3, [pc, #436]	; (800708c <HAL_DMA_IRQHandler+0x1100>)
 8006ed6:	429a      	cmp	r2, r3
 8006ed8:	d966      	bls.n	8006fa8 <HAL_DMA_IRQHandler+0x101c>
 8006eda:	4b6d      	ldr	r3, [pc, #436]	; (8007090 <HAL_DMA_IRQHandler+0x1104>)
 8006edc:	685a      	ldr	r2, [r3, #4]
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	496c      	ldr	r1, [pc, #432]	; (8007094 <HAL_DMA_IRQHandler+0x1108>)
 8006ee4:	428b      	cmp	r3, r1
 8006ee6:	d057      	beq.n	8006f98 <HAL_DMA_IRQHandler+0x100c>
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	496a      	ldr	r1, [pc, #424]	; (8007098 <HAL_DMA_IRQHandler+0x110c>)
 8006eee:	428b      	cmp	r3, r1
 8006ef0:	d050      	beq.n	8006f94 <HAL_DMA_IRQHandler+0x1008>
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	4969      	ldr	r1, [pc, #420]	; (800709c <HAL_DMA_IRQHandler+0x1110>)
 8006ef8:	428b      	cmp	r3, r1
 8006efa:	d049      	beq.n	8006f90 <HAL_DMA_IRQHandler+0x1004>
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	4967      	ldr	r1, [pc, #412]	; (80070a0 <HAL_DMA_IRQHandler+0x1114>)
 8006f02:	428b      	cmp	r3, r1
 8006f04:	d042      	beq.n	8006f8c <HAL_DMA_IRQHandler+0x1000>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	4966      	ldr	r1, [pc, #408]	; (80070a4 <HAL_DMA_IRQHandler+0x1118>)
 8006f0c:	428b      	cmp	r3, r1
 8006f0e:	d03a      	beq.n	8006f86 <HAL_DMA_IRQHandler+0xffa>
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	4964      	ldr	r1, [pc, #400]	; (80070a8 <HAL_DMA_IRQHandler+0x111c>)
 8006f16:	428b      	cmp	r3, r1
 8006f18:	d032      	beq.n	8006f80 <HAL_DMA_IRQHandler+0xff4>
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	4963      	ldr	r1, [pc, #396]	; (80070ac <HAL_DMA_IRQHandler+0x1120>)
 8006f20:	428b      	cmp	r3, r1
 8006f22:	d02a      	beq.n	8006f7a <HAL_DMA_IRQHandler+0xfee>
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	4961      	ldr	r1, [pc, #388]	; (80070b0 <HAL_DMA_IRQHandler+0x1124>)
 8006f2a:	428b      	cmp	r3, r1
 8006f2c:	d022      	beq.n	8006f74 <HAL_DMA_IRQHandler+0xfe8>
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	4960      	ldr	r1, [pc, #384]	; (80070b4 <HAL_DMA_IRQHandler+0x1128>)
 8006f34:	428b      	cmp	r3, r1
 8006f36:	d01a      	beq.n	8006f6e <HAL_DMA_IRQHandler+0xfe2>
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	495e      	ldr	r1, [pc, #376]	; (80070b8 <HAL_DMA_IRQHandler+0x112c>)
 8006f3e:	428b      	cmp	r3, r1
 8006f40:	d012      	beq.n	8006f68 <HAL_DMA_IRQHandler+0xfdc>
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	495d      	ldr	r1, [pc, #372]	; (80070bc <HAL_DMA_IRQHandler+0x1130>)
 8006f48:	428b      	cmp	r3, r1
 8006f4a:	d00a      	beq.n	8006f62 <HAL_DMA_IRQHandler+0xfd6>
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	495b      	ldr	r1, [pc, #364]	; (80070c0 <HAL_DMA_IRQHandler+0x1134>)
 8006f52:	428b      	cmp	r3, r1
 8006f54:	d102      	bne.n	8006f5c <HAL_DMA_IRQHandler+0xfd0>
 8006f56:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006f5a:	e01e      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006f60:	e01b      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f62:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006f66:	e018      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f68:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006f6c:	e015      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f6e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8006f72:	e012      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f74:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f78:	e00f      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f7a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f7e:	e00c      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f84:	e009      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f86:	f44f 7380 	mov.w	r3, #256	; 0x100
 8006f8a:	e006      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f8c:	4b4d      	ldr	r3, [pc, #308]	; (80070c4 <HAL_DMA_IRQHandler+0x1138>)
 8006f8e:	e004      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f90:	4b4c      	ldr	r3, [pc, #304]	; (80070c4 <HAL_DMA_IRQHandler+0x1138>)
 8006f92:	e002      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f94:	4b4b      	ldr	r3, [pc, #300]	; (80070c4 <HAL_DMA_IRQHandler+0x1138>)
 8006f96:	e000      	b.n	8006f9a <HAL_DMA_IRQHandler+0x100e>
 8006f98:	4b4a      	ldr	r3, [pc, #296]	; (80070c4 <HAL_DMA_IRQHandler+0x1138>)
 8006f9a:	4013      	ands	r3, r2
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	bf14      	ite	ne
 8006fa0:	2301      	movne	r3, #1
 8006fa2:	2300      	moveq	r3, #0
 8006fa4:	b2db      	uxtb	r3, r3
 8006fa6:	e182      	b.n	80072ae <HAL_DMA_IRQHandler+0x1322>
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	461a      	mov	r2, r3
 8006fae:	4b46      	ldr	r3, [pc, #280]	; (80070c8 <HAL_DMA_IRQHandler+0x113c>)
 8006fb0:	429a      	cmp	r2, r3
 8006fb2:	f240 808b 	bls.w	80070cc <HAL_DMA_IRQHandler+0x1140>
 8006fb6:	4b36      	ldr	r3, [pc, #216]	; (8007090 <HAL_DMA_IRQHandler+0x1104>)
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	4935      	ldr	r1, [pc, #212]	; (8007094 <HAL_DMA_IRQHandler+0x1108>)
 8006fc0:	428b      	cmp	r3, r1
 8006fc2:	d057      	beq.n	8007074 <HAL_DMA_IRQHandler+0x10e8>
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	4933      	ldr	r1, [pc, #204]	; (8007098 <HAL_DMA_IRQHandler+0x110c>)
 8006fca:	428b      	cmp	r3, r1
 8006fcc:	d050      	beq.n	8007070 <HAL_DMA_IRQHandler+0x10e4>
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	4932      	ldr	r1, [pc, #200]	; (800709c <HAL_DMA_IRQHandler+0x1110>)
 8006fd4:	428b      	cmp	r3, r1
 8006fd6:	d049      	beq.n	800706c <HAL_DMA_IRQHandler+0x10e0>
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	4930      	ldr	r1, [pc, #192]	; (80070a0 <HAL_DMA_IRQHandler+0x1114>)
 8006fde:	428b      	cmp	r3, r1
 8006fe0:	d042      	beq.n	8007068 <HAL_DMA_IRQHandler+0x10dc>
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	492f      	ldr	r1, [pc, #188]	; (80070a4 <HAL_DMA_IRQHandler+0x1118>)
 8006fe8:	428b      	cmp	r3, r1
 8006fea:	d03a      	beq.n	8007062 <HAL_DMA_IRQHandler+0x10d6>
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	492d      	ldr	r1, [pc, #180]	; (80070a8 <HAL_DMA_IRQHandler+0x111c>)
 8006ff2:	428b      	cmp	r3, r1
 8006ff4:	d032      	beq.n	800705c <HAL_DMA_IRQHandler+0x10d0>
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	681b      	ldr	r3, [r3, #0]
 8006ffa:	492c      	ldr	r1, [pc, #176]	; (80070ac <HAL_DMA_IRQHandler+0x1120>)
 8006ffc:	428b      	cmp	r3, r1
 8006ffe:	d02a      	beq.n	8007056 <HAL_DMA_IRQHandler+0x10ca>
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	492a      	ldr	r1, [pc, #168]	; (80070b0 <HAL_DMA_IRQHandler+0x1124>)
 8007006:	428b      	cmp	r3, r1
 8007008:	d022      	beq.n	8007050 <HAL_DMA_IRQHandler+0x10c4>
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	4929      	ldr	r1, [pc, #164]	; (80070b4 <HAL_DMA_IRQHandler+0x1128>)
 8007010:	428b      	cmp	r3, r1
 8007012:	d01a      	beq.n	800704a <HAL_DMA_IRQHandler+0x10be>
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	4927      	ldr	r1, [pc, #156]	; (80070b8 <HAL_DMA_IRQHandler+0x112c>)
 800701a:	428b      	cmp	r3, r1
 800701c:	d012      	beq.n	8007044 <HAL_DMA_IRQHandler+0x10b8>
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	4926      	ldr	r1, [pc, #152]	; (80070bc <HAL_DMA_IRQHandler+0x1130>)
 8007024:	428b      	cmp	r3, r1
 8007026:	d00a      	beq.n	800703e <HAL_DMA_IRQHandler+0x10b2>
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	4924      	ldr	r1, [pc, #144]	; (80070c0 <HAL_DMA_IRQHandler+0x1134>)
 800702e:	428b      	cmp	r3, r1
 8007030:	d102      	bne.n	8007038 <HAL_DMA_IRQHandler+0x10ac>
 8007032:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007036:	e01e      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 8007038:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800703c:	e01b      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 800703e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007042:	e018      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 8007044:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007048:	e015      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 800704a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800704e:	e012      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 8007050:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007054:	e00f      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 8007056:	f44f 7380 	mov.w	r3, #256	; 0x100
 800705a:	e00c      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 800705c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007060:	e009      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 8007062:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007066:	e006      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 8007068:	4b16      	ldr	r3, [pc, #88]	; (80070c4 <HAL_DMA_IRQHandler+0x1138>)
 800706a:	e004      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 800706c:	4b15      	ldr	r3, [pc, #84]	; (80070c4 <HAL_DMA_IRQHandler+0x1138>)
 800706e:	e002      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 8007070:	4b14      	ldr	r3, [pc, #80]	; (80070c4 <HAL_DMA_IRQHandler+0x1138>)
 8007072:	e000      	b.n	8007076 <HAL_DMA_IRQHandler+0x10ea>
 8007074:	4b13      	ldr	r3, [pc, #76]	; (80070c4 <HAL_DMA_IRQHandler+0x1138>)
 8007076:	4013      	ands	r3, r2
 8007078:	2b00      	cmp	r3, #0
 800707a:	bf14      	ite	ne
 800707c:	2301      	movne	r3, #1
 800707e:	2300      	moveq	r3, #0
 8007080:	b2db      	uxtb	r3, r3
 8007082:	e114      	b.n	80072ae <HAL_DMA_IRQHandler+0x1322>
 8007084:	00800001 	.word	0x00800001
 8007088:	40026000 	.word	0x40026000
 800708c:	40026458 	.word	0x40026458
 8007090:	40026400 	.word	0x40026400
 8007094:	40026010 	.word	0x40026010
 8007098:	40026410 	.word	0x40026410
 800709c:	40026070 	.word	0x40026070
 80070a0:	40026470 	.word	0x40026470
 80070a4:	40026028 	.word	0x40026028
 80070a8:	40026428 	.word	0x40026428
 80070ac:	40026088 	.word	0x40026088
 80070b0:	40026488 	.word	0x40026488
 80070b4:	40026040 	.word	0x40026040
 80070b8:	40026440 	.word	0x40026440
 80070bc:	400260a0 	.word	0x400260a0
 80070c0:	400264a0 	.word	0x400264a0
 80070c4:	00800004 	.word	0x00800004
 80070c8:	400260b8 	.word	0x400260b8
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	461a      	mov	r2, r3
 80070d2:	4b64      	ldr	r3, [pc, #400]	; (8007264 <HAL_DMA_IRQHandler+0x12d8>)
 80070d4:	429a      	cmp	r2, r3
 80070d6:	d966      	bls.n	80071a6 <HAL_DMA_IRQHandler+0x121a>
 80070d8:	4b63      	ldr	r3, [pc, #396]	; (8007268 <HAL_DMA_IRQHandler+0x12dc>)
 80070da:	685a      	ldr	r2, [r3, #4]
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	681b      	ldr	r3, [r3, #0]
 80070e0:	4962      	ldr	r1, [pc, #392]	; (800726c <HAL_DMA_IRQHandler+0x12e0>)
 80070e2:	428b      	cmp	r3, r1
 80070e4:	d057      	beq.n	8007196 <HAL_DMA_IRQHandler+0x120a>
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	4961      	ldr	r1, [pc, #388]	; (8007270 <HAL_DMA_IRQHandler+0x12e4>)
 80070ec:	428b      	cmp	r3, r1
 80070ee:	d050      	beq.n	8007192 <HAL_DMA_IRQHandler+0x1206>
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	495f      	ldr	r1, [pc, #380]	; (8007274 <HAL_DMA_IRQHandler+0x12e8>)
 80070f6:	428b      	cmp	r3, r1
 80070f8:	d049      	beq.n	800718e <HAL_DMA_IRQHandler+0x1202>
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	495e      	ldr	r1, [pc, #376]	; (8007278 <HAL_DMA_IRQHandler+0x12ec>)
 8007100:	428b      	cmp	r3, r1
 8007102:	d042      	beq.n	800718a <HAL_DMA_IRQHandler+0x11fe>
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	495c      	ldr	r1, [pc, #368]	; (800727c <HAL_DMA_IRQHandler+0x12f0>)
 800710a:	428b      	cmp	r3, r1
 800710c:	d03a      	beq.n	8007184 <HAL_DMA_IRQHandler+0x11f8>
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	681b      	ldr	r3, [r3, #0]
 8007112:	495b      	ldr	r1, [pc, #364]	; (8007280 <HAL_DMA_IRQHandler+0x12f4>)
 8007114:	428b      	cmp	r3, r1
 8007116:	d032      	beq.n	800717e <HAL_DMA_IRQHandler+0x11f2>
 8007118:	687b      	ldr	r3, [r7, #4]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	4959      	ldr	r1, [pc, #356]	; (8007284 <HAL_DMA_IRQHandler+0x12f8>)
 800711e:	428b      	cmp	r3, r1
 8007120:	d02a      	beq.n	8007178 <HAL_DMA_IRQHandler+0x11ec>
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	4958      	ldr	r1, [pc, #352]	; (8007288 <HAL_DMA_IRQHandler+0x12fc>)
 8007128:	428b      	cmp	r3, r1
 800712a:	d022      	beq.n	8007172 <HAL_DMA_IRQHandler+0x11e6>
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	4956      	ldr	r1, [pc, #344]	; (800728c <HAL_DMA_IRQHandler+0x1300>)
 8007132:	428b      	cmp	r3, r1
 8007134:	d01a      	beq.n	800716c <HAL_DMA_IRQHandler+0x11e0>
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	4955      	ldr	r1, [pc, #340]	; (8007290 <HAL_DMA_IRQHandler+0x1304>)
 800713c:	428b      	cmp	r3, r1
 800713e:	d012      	beq.n	8007166 <HAL_DMA_IRQHandler+0x11da>
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	4953      	ldr	r1, [pc, #332]	; (8007294 <HAL_DMA_IRQHandler+0x1308>)
 8007146:	428b      	cmp	r3, r1
 8007148:	d00a      	beq.n	8007160 <HAL_DMA_IRQHandler+0x11d4>
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	4952      	ldr	r1, [pc, #328]	; (8007298 <HAL_DMA_IRQHandler+0x130c>)
 8007150:	428b      	cmp	r3, r1
 8007152:	d102      	bne.n	800715a <HAL_DMA_IRQHandler+0x11ce>
 8007154:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007158:	e01e      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 800715a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800715e:	e01b      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 8007160:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007164:	e018      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 8007166:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800716a:	e015      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 800716c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007170:	e012      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 8007172:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007176:	e00f      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 8007178:	f44f 7380 	mov.w	r3, #256	; 0x100
 800717c:	e00c      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 800717e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007182:	e009      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 8007184:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007188:	e006      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 800718a:	4b44      	ldr	r3, [pc, #272]	; (800729c <HAL_DMA_IRQHandler+0x1310>)
 800718c:	e004      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 800718e:	4b43      	ldr	r3, [pc, #268]	; (800729c <HAL_DMA_IRQHandler+0x1310>)
 8007190:	e002      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 8007192:	4b42      	ldr	r3, [pc, #264]	; (800729c <HAL_DMA_IRQHandler+0x1310>)
 8007194:	e000      	b.n	8007198 <HAL_DMA_IRQHandler+0x120c>
 8007196:	4b41      	ldr	r3, [pc, #260]	; (800729c <HAL_DMA_IRQHandler+0x1310>)
 8007198:	4013      	ands	r3, r2
 800719a:	2b00      	cmp	r3, #0
 800719c:	bf14      	ite	ne
 800719e:	2301      	movne	r3, #1
 80071a0:	2300      	moveq	r3, #0
 80071a2:	b2db      	uxtb	r3, r3
 80071a4:	e083      	b.n	80072ae <HAL_DMA_IRQHandler+0x1322>
 80071a6:	4b30      	ldr	r3, [pc, #192]	; (8007268 <HAL_DMA_IRQHandler+0x12dc>)
 80071a8:	681a      	ldr	r2, [r3, #0]
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	681b      	ldr	r3, [r3, #0]
 80071ae:	492f      	ldr	r1, [pc, #188]	; (800726c <HAL_DMA_IRQHandler+0x12e0>)
 80071b0:	428b      	cmp	r3, r1
 80071b2:	d075      	beq.n	80072a0 <HAL_DMA_IRQHandler+0x1314>
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	492d      	ldr	r1, [pc, #180]	; (8007270 <HAL_DMA_IRQHandler+0x12e4>)
 80071ba:	428b      	cmp	r3, r1
 80071bc:	d050      	beq.n	8007260 <HAL_DMA_IRQHandler+0x12d4>
 80071be:	687b      	ldr	r3, [r7, #4]
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	492c      	ldr	r1, [pc, #176]	; (8007274 <HAL_DMA_IRQHandler+0x12e8>)
 80071c4:	428b      	cmp	r3, r1
 80071c6:	d049      	beq.n	800725c <HAL_DMA_IRQHandler+0x12d0>
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	492a      	ldr	r1, [pc, #168]	; (8007278 <HAL_DMA_IRQHandler+0x12ec>)
 80071ce:	428b      	cmp	r3, r1
 80071d0:	d042      	beq.n	8007258 <HAL_DMA_IRQHandler+0x12cc>
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	4929      	ldr	r1, [pc, #164]	; (800727c <HAL_DMA_IRQHandler+0x12f0>)
 80071d8:	428b      	cmp	r3, r1
 80071da:	d03a      	beq.n	8007252 <HAL_DMA_IRQHandler+0x12c6>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	681b      	ldr	r3, [r3, #0]
 80071e0:	4927      	ldr	r1, [pc, #156]	; (8007280 <HAL_DMA_IRQHandler+0x12f4>)
 80071e2:	428b      	cmp	r3, r1
 80071e4:	d032      	beq.n	800724c <HAL_DMA_IRQHandler+0x12c0>
 80071e6:	687b      	ldr	r3, [r7, #4]
 80071e8:	681b      	ldr	r3, [r3, #0]
 80071ea:	4926      	ldr	r1, [pc, #152]	; (8007284 <HAL_DMA_IRQHandler+0x12f8>)
 80071ec:	428b      	cmp	r3, r1
 80071ee:	d02a      	beq.n	8007246 <HAL_DMA_IRQHandler+0x12ba>
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	4924      	ldr	r1, [pc, #144]	; (8007288 <HAL_DMA_IRQHandler+0x12fc>)
 80071f6:	428b      	cmp	r3, r1
 80071f8:	d022      	beq.n	8007240 <HAL_DMA_IRQHandler+0x12b4>
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	4923      	ldr	r1, [pc, #140]	; (800728c <HAL_DMA_IRQHandler+0x1300>)
 8007200:	428b      	cmp	r3, r1
 8007202:	d01a      	beq.n	800723a <HAL_DMA_IRQHandler+0x12ae>
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	4921      	ldr	r1, [pc, #132]	; (8007290 <HAL_DMA_IRQHandler+0x1304>)
 800720a:	428b      	cmp	r3, r1
 800720c:	d012      	beq.n	8007234 <HAL_DMA_IRQHandler+0x12a8>
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	4920      	ldr	r1, [pc, #128]	; (8007294 <HAL_DMA_IRQHandler+0x1308>)
 8007214:	428b      	cmp	r3, r1
 8007216:	d00a      	beq.n	800722e <HAL_DMA_IRQHandler+0x12a2>
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	681b      	ldr	r3, [r3, #0]
 800721c:	491e      	ldr	r1, [pc, #120]	; (8007298 <HAL_DMA_IRQHandler+0x130c>)
 800721e:	428b      	cmp	r3, r1
 8007220:	d102      	bne.n	8007228 <HAL_DMA_IRQHandler+0x129c>
 8007222:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007226:	e03c      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 8007228:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800722c:	e039      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 800722e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007232:	e036      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 8007234:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007238:	e033      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 800723a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800723e:	e030      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 8007240:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007244:	e02d      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 8007246:	f44f 7380 	mov.w	r3, #256	; 0x100
 800724a:	e02a      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 800724c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007250:	e027      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 8007252:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007256:	e024      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 8007258:	4b10      	ldr	r3, [pc, #64]	; (800729c <HAL_DMA_IRQHandler+0x1310>)
 800725a:	e022      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 800725c:	4b0f      	ldr	r3, [pc, #60]	; (800729c <HAL_DMA_IRQHandler+0x1310>)
 800725e:	e020      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 8007260:	4b0e      	ldr	r3, [pc, #56]	; (800729c <HAL_DMA_IRQHandler+0x1310>)
 8007262:	e01e      	b.n	80072a2 <HAL_DMA_IRQHandler+0x1316>
 8007264:	40026058 	.word	0x40026058
 8007268:	40026000 	.word	0x40026000
 800726c:	40026010 	.word	0x40026010
 8007270:	40026410 	.word	0x40026410
 8007274:	40026070 	.word	0x40026070
 8007278:	40026470 	.word	0x40026470
 800727c:	40026028 	.word	0x40026028
 8007280:	40026428 	.word	0x40026428
 8007284:	40026088 	.word	0x40026088
 8007288:	40026488 	.word	0x40026488
 800728c:	40026040 	.word	0x40026040
 8007290:	40026440 	.word	0x40026440
 8007294:	400260a0 	.word	0x400260a0
 8007298:	400264a0 	.word	0x400264a0
 800729c:	00800004 	.word	0x00800004
 80072a0:	4b74      	ldr	r3, [pc, #464]	; (8007474 <HAL_DMA_IRQHandler+0x14e8>)
 80072a2:	4013      	ands	r3, r2
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	bf14      	ite	ne
 80072a8:	2301      	movne	r3, #1
 80072aa:	2300      	moveq	r3, #0
 80072ac:	b2db      	uxtb	r3, r3
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	f000 81fb 	beq.w	80076aa <HAL_DMA_IRQHandler+0x171e>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET) {
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	681b      	ldr	r3, [r3, #0]
 80072ba:	f003 0302 	and.w	r3, r3, #2
 80072be:	2b00      	cmp	r3, #0
 80072c0:	f000 81f3 	beq.w	80076aa <HAL_DMA_IRQHandler+0x171e>
			/* Disable the direct mode Error interrupt */
			__HAL_DMA_DISABLE_IT(hdma, DMA_IT_DME);
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	681a      	ldr	r2, [r3, #0]
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	f022 0202 	bic.w	r2, r2, #2
 80072d2:	601a      	str	r2, [r3, #0]

			/* Clear the direct mode error flag */
			__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_DME_FLAG_INDEX(hdma));
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	461a      	mov	r2, r3
 80072da:	4b67      	ldr	r3, [pc, #412]	; (8007478 <HAL_DMA_IRQHandler+0x14ec>)
 80072dc:	429a      	cmp	r2, r3
 80072de:	d960      	bls.n	80073a2 <HAL_DMA_IRQHandler+0x1416>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a65      	ldr	r2, [pc, #404]	; (800747c <HAL_DMA_IRQHandler+0x14f0>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d057      	beq.n	800739a <HAL_DMA_IRQHandler+0x140e>
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a64      	ldr	r2, [pc, #400]	; (8007480 <HAL_DMA_IRQHandler+0x14f4>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d050      	beq.n	8007396 <HAL_DMA_IRQHandler+0x140a>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	681b      	ldr	r3, [r3, #0]
 80072f8:	4a62      	ldr	r2, [pc, #392]	; (8007484 <HAL_DMA_IRQHandler+0x14f8>)
 80072fa:	4293      	cmp	r3, r2
 80072fc:	d049      	beq.n	8007392 <HAL_DMA_IRQHandler+0x1406>
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	4a61      	ldr	r2, [pc, #388]	; (8007488 <HAL_DMA_IRQHandler+0x14fc>)
 8007304:	4293      	cmp	r3, r2
 8007306:	d042      	beq.n	800738e <HAL_DMA_IRQHandler+0x1402>
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	4a5f      	ldr	r2, [pc, #380]	; (800748c <HAL_DMA_IRQHandler+0x1500>)
 800730e:	4293      	cmp	r3, r2
 8007310:	d03a      	beq.n	8007388 <HAL_DMA_IRQHandler+0x13fc>
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	4a5e      	ldr	r2, [pc, #376]	; (8007490 <HAL_DMA_IRQHandler+0x1504>)
 8007318:	4293      	cmp	r3, r2
 800731a:	d032      	beq.n	8007382 <HAL_DMA_IRQHandler+0x13f6>
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	4a5c      	ldr	r2, [pc, #368]	; (8007494 <HAL_DMA_IRQHandler+0x1508>)
 8007322:	4293      	cmp	r3, r2
 8007324:	d02a      	beq.n	800737c <HAL_DMA_IRQHandler+0x13f0>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a5b      	ldr	r2, [pc, #364]	; (8007498 <HAL_DMA_IRQHandler+0x150c>)
 800732c:	4293      	cmp	r3, r2
 800732e:	d022      	beq.n	8007376 <HAL_DMA_IRQHandler+0x13ea>
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	4a59      	ldr	r2, [pc, #356]	; (800749c <HAL_DMA_IRQHandler+0x1510>)
 8007336:	4293      	cmp	r3, r2
 8007338:	d01a      	beq.n	8007370 <HAL_DMA_IRQHandler+0x13e4>
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	4a58      	ldr	r2, [pc, #352]	; (80074a0 <HAL_DMA_IRQHandler+0x1514>)
 8007340:	4293      	cmp	r3, r2
 8007342:	d012      	beq.n	800736a <HAL_DMA_IRQHandler+0x13de>
 8007344:	687b      	ldr	r3, [r7, #4]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	4a56      	ldr	r2, [pc, #344]	; (80074a4 <HAL_DMA_IRQHandler+0x1518>)
 800734a:	4293      	cmp	r3, r2
 800734c:	d00a      	beq.n	8007364 <HAL_DMA_IRQHandler+0x13d8>
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	4a55      	ldr	r2, [pc, #340]	; (80074a8 <HAL_DMA_IRQHandler+0x151c>)
 8007354:	4293      	cmp	r3, r2
 8007356:	d102      	bne.n	800735e <HAL_DMA_IRQHandler+0x13d2>
 8007358:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800735c:	e01e      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 800735e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007362:	e01b      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 8007364:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007368:	e018      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 800736a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800736e:	e015      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 8007370:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007374:	e012      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 8007376:	f44f 7380 	mov.w	r3, #256	; 0x100
 800737a:	e00f      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 800737c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007380:	e00c      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 8007382:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007386:	e009      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 8007388:	f44f 7380 	mov.w	r3, #256	; 0x100
 800738c:	e006      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 800738e:	4b39      	ldr	r3, [pc, #228]	; (8007474 <HAL_DMA_IRQHandler+0x14e8>)
 8007390:	e004      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 8007392:	4b38      	ldr	r3, [pc, #224]	; (8007474 <HAL_DMA_IRQHandler+0x14e8>)
 8007394:	e002      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 8007396:	4b37      	ldr	r3, [pc, #220]	; (8007474 <HAL_DMA_IRQHandler+0x14e8>)
 8007398:	e000      	b.n	800739c <HAL_DMA_IRQHandler+0x1410>
 800739a:	4b36      	ldr	r3, [pc, #216]	; (8007474 <HAL_DMA_IRQHandler+0x14e8>)
 800739c:	4a43      	ldr	r2, [pc, #268]	; (80074ac <HAL_DMA_IRQHandler+0x1520>)
 800739e:	60d3      	str	r3, [r2, #12]
 80073a0:	e16d      	b.n	800767e <HAL_DMA_IRQHandler+0x16f2>
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	681b      	ldr	r3, [r3, #0]
 80073a6:	461a      	mov	r2, r3
 80073a8:	4b41      	ldr	r3, [pc, #260]	; (80074b0 <HAL_DMA_IRQHandler+0x1524>)
 80073aa:	429a      	cmp	r2, r3
 80073ac:	f240 8082 	bls.w	80074b4 <HAL_DMA_IRQHandler+0x1528>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	4a31      	ldr	r2, [pc, #196]	; (800747c <HAL_DMA_IRQHandler+0x14f0>)
 80073b6:	4293      	cmp	r3, r2
 80073b8:	d057      	beq.n	800746a <HAL_DMA_IRQHandler+0x14de>
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	681b      	ldr	r3, [r3, #0]
 80073be:	4a30      	ldr	r2, [pc, #192]	; (8007480 <HAL_DMA_IRQHandler+0x14f4>)
 80073c0:	4293      	cmp	r3, r2
 80073c2:	d050      	beq.n	8007466 <HAL_DMA_IRQHandler+0x14da>
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	4a2e      	ldr	r2, [pc, #184]	; (8007484 <HAL_DMA_IRQHandler+0x14f8>)
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d049      	beq.n	8007462 <HAL_DMA_IRQHandler+0x14d6>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a2d      	ldr	r2, [pc, #180]	; (8007488 <HAL_DMA_IRQHandler+0x14fc>)
 80073d4:	4293      	cmp	r3, r2
 80073d6:	d042      	beq.n	800745e <HAL_DMA_IRQHandler+0x14d2>
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	4a2b      	ldr	r2, [pc, #172]	; (800748c <HAL_DMA_IRQHandler+0x1500>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d03a      	beq.n	8007458 <HAL_DMA_IRQHandler+0x14cc>
 80073e2:	687b      	ldr	r3, [r7, #4]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	4a2a      	ldr	r2, [pc, #168]	; (8007490 <HAL_DMA_IRQHandler+0x1504>)
 80073e8:	4293      	cmp	r3, r2
 80073ea:	d032      	beq.n	8007452 <HAL_DMA_IRQHandler+0x14c6>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a28      	ldr	r2, [pc, #160]	; (8007494 <HAL_DMA_IRQHandler+0x1508>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d02a      	beq.n	800744c <HAL_DMA_IRQHandler+0x14c0>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	4a27      	ldr	r2, [pc, #156]	; (8007498 <HAL_DMA_IRQHandler+0x150c>)
 80073fc:	4293      	cmp	r3, r2
 80073fe:	d022      	beq.n	8007446 <HAL_DMA_IRQHandler+0x14ba>
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	681b      	ldr	r3, [r3, #0]
 8007404:	4a25      	ldr	r2, [pc, #148]	; (800749c <HAL_DMA_IRQHandler+0x1510>)
 8007406:	4293      	cmp	r3, r2
 8007408:	d01a      	beq.n	8007440 <HAL_DMA_IRQHandler+0x14b4>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	4a24      	ldr	r2, [pc, #144]	; (80074a0 <HAL_DMA_IRQHandler+0x1514>)
 8007410:	4293      	cmp	r3, r2
 8007412:	d012      	beq.n	800743a <HAL_DMA_IRQHandler+0x14ae>
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	681b      	ldr	r3, [r3, #0]
 8007418:	4a22      	ldr	r2, [pc, #136]	; (80074a4 <HAL_DMA_IRQHandler+0x1518>)
 800741a:	4293      	cmp	r3, r2
 800741c:	d00a      	beq.n	8007434 <HAL_DMA_IRQHandler+0x14a8>
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	4a21      	ldr	r2, [pc, #132]	; (80074a8 <HAL_DMA_IRQHandler+0x151c>)
 8007424:	4293      	cmp	r3, r2
 8007426:	d102      	bne.n	800742e <HAL_DMA_IRQHandler+0x14a2>
 8007428:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800742c:	e01e      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 800742e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007432:	e01b      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 8007434:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007438:	e018      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 800743a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800743e:	e015      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 8007440:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007444:	e012      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 8007446:	f44f 7380 	mov.w	r3, #256	; 0x100
 800744a:	e00f      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 800744c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007450:	e00c      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 8007452:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007456:	e009      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 8007458:	f44f 7380 	mov.w	r3, #256	; 0x100
 800745c:	e006      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 800745e:	4b05      	ldr	r3, [pc, #20]	; (8007474 <HAL_DMA_IRQHandler+0x14e8>)
 8007460:	e004      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 8007462:	4b04      	ldr	r3, [pc, #16]	; (8007474 <HAL_DMA_IRQHandler+0x14e8>)
 8007464:	e002      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 8007466:	4b03      	ldr	r3, [pc, #12]	; (8007474 <HAL_DMA_IRQHandler+0x14e8>)
 8007468:	e000      	b.n	800746c <HAL_DMA_IRQHandler+0x14e0>
 800746a:	4b02      	ldr	r3, [pc, #8]	; (8007474 <HAL_DMA_IRQHandler+0x14e8>)
 800746c:	4a0f      	ldr	r2, [pc, #60]	; (80074ac <HAL_DMA_IRQHandler+0x1520>)
 800746e:	6093      	str	r3, [r2, #8]
 8007470:	e105      	b.n	800767e <HAL_DMA_IRQHandler+0x16f2>
 8007472:	bf00      	nop
 8007474:	00800004 	.word	0x00800004
 8007478:	40026458 	.word	0x40026458
 800747c:	40026010 	.word	0x40026010
 8007480:	40026410 	.word	0x40026410
 8007484:	40026070 	.word	0x40026070
 8007488:	40026470 	.word	0x40026470
 800748c:	40026028 	.word	0x40026028
 8007490:	40026428 	.word	0x40026428
 8007494:	40026088 	.word	0x40026088
 8007498:	40026488 	.word	0x40026488
 800749c:	40026040 	.word	0x40026040
 80074a0:	40026440 	.word	0x40026440
 80074a4:	400260a0 	.word	0x400260a0
 80074a8:	400264a0 	.word	0x400264a0
 80074ac:	40026400 	.word	0x40026400
 80074b0:	400260b8 	.word	0x400260b8
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	461a      	mov	r2, r3
 80074ba:	4b60      	ldr	r3, [pc, #384]	; (800763c <HAL_DMA_IRQHandler+0x16b0>)
 80074bc:	429a      	cmp	r2, r3
 80074be:	d960      	bls.n	8007582 <HAL_DMA_IRQHandler+0x15f6>
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4a5e      	ldr	r2, [pc, #376]	; (8007640 <HAL_DMA_IRQHandler+0x16b4>)
 80074c6:	4293      	cmp	r3, r2
 80074c8:	d057      	beq.n	800757a <HAL_DMA_IRQHandler+0x15ee>
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	4a5d      	ldr	r2, [pc, #372]	; (8007644 <HAL_DMA_IRQHandler+0x16b8>)
 80074d0:	4293      	cmp	r3, r2
 80074d2:	d050      	beq.n	8007576 <HAL_DMA_IRQHandler+0x15ea>
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	4a5b      	ldr	r2, [pc, #364]	; (8007648 <HAL_DMA_IRQHandler+0x16bc>)
 80074da:	4293      	cmp	r3, r2
 80074dc:	d049      	beq.n	8007572 <HAL_DMA_IRQHandler+0x15e6>
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	4a5a      	ldr	r2, [pc, #360]	; (800764c <HAL_DMA_IRQHandler+0x16c0>)
 80074e4:	4293      	cmp	r3, r2
 80074e6:	d042      	beq.n	800756e <HAL_DMA_IRQHandler+0x15e2>
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	681b      	ldr	r3, [r3, #0]
 80074ec:	4a58      	ldr	r2, [pc, #352]	; (8007650 <HAL_DMA_IRQHandler+0x16c4>)
 80074ee:	4293      	cmp	r3, r2
 80074f0:	d03a      	beq.n	8007568 <HAL_DMA_IRQHandler+0x15dc>
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	4a57      	ldr	r2, [pc, #348]	; (8007654 <HAL_DMA_IRQHandler+0x16c8>)
 80074f8:	4293      	cmp	r3, r2
 80074fa:	d032      	beq.n	8007562 <HAL_DMA_IRQHandler+0x15d6>
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	4a55      	ldr	r2, [pc, #340]	; (8007658 <HAL_DMA_IRQHandler+0x16cc>)
 8007502:	4293      	cmp	r3, r2
 8007504:	d02a      	beq.n	800755c <HAL_DMA_IRQHandler+0x15d0>
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	4a54      	ldr	r2, [pc, #336]	; (800765c <HAL_DMA_IRQHandler+0x16d0>)
 800750c:	4293      	cmp	r3, r2
 800750e:	d022      	beq.n	8007556 <HAL_DMA_IRQHandler+0x15ca>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a52      	ldr	r2, [pc, #328]	; (8007660 <HAL_DMA_IRQHandler+0x16d4>)
 8007516:	4293      	cmp	r3, r2
 8007518:	d01a      	beq.n	8007550 <HAL_DMA_IRQHandler+0x15c4>
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	4a51      	ldr	r2, [pc, #324]	; (8007664 <HAL_DMA_IRQHandler+0x16d8>)
 8007520:	4293      	cmp	r3, r2
 8007522:	d012      	beq.n	800754a <HAL_DMA_IRQHandler+0x15be>
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681b      	ldr	r3, [r3, #0]
 8007528:	4a4f      	ldr	r2, [pc, #316]	; (8007668 <HAL_DMA_IRQHandler+0x16dc>)
 800752a:	4293      	cmp	r3, r2
 800752c:	d00a      	beq.n	8007544 <HAL_DMA_IRQHandler+0x15b8>
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	4a4e      	ldr	r2, [pc, #312]	; (800766c <HAL_DMA_IRQHandler+0x16e0>)
 8007534:	4293      	cmp	r3, r2
 8007536:	d102      	bne.n	800753e <HAL_DMA_IRQHandler+0x15b2>
 8007538:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800753c:	e01e      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 800753e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007542:	e01b      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 8007544:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007548:	e018      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 800754a:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800754e:	e015      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 8007550:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007554:	e012      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 8007556:	f44f 7380 	mov.w	r3, #256	; 0x100
 800755a:	e00f      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 800755c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007560:	e00c      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 8007562:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007566:	e009      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 8007568:	f44f 7380 	mov.w	r3, #256	; 0x100
 800756c:	e006      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 800756e:	4b40      	ldr	r3, [pc, #256]	; (8007670 <HAL_DMA_IRQHandler+0x16e4>)
 8007570:	e004      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 8007572:	4b3f      	ldr	r3, [pc, #252]	; (8007670 <HAL_DMA_IRQHandler+0x16e4>)
 8007574:	e002      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 8007576:	4b3e      	ldr	r3, [pc, #248]	; (8007670 <HAL_DMA_IRQHandler+0x16e4>)
 8007578:	e000      	b.n	800757c <HAL_DMA_IRQHandler+0x15f0>
 800757a:	4b3d      	ldr	r3, [pc, #244]	; (8007670 <HAL_DMA_IRQHandler+0x16e4>)
 800757c:	4a3d      	ldr	r2, [pc, #244]	; (8007674 <HAL_DMA_IRQHandler+0x16e8>)
 800757e:	60d3      	str	r3, [r2, #12]
 8007580:	e07d      	b.n	800767e <HAL_DMA_IRQHandler+0x16f2>
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	4a2e      	ldr	r2, [pc, #184]	; (8007640 <HAL_DMA_IRQHandler+0x16b4>)
 8007588:	4293      	cmp	r3, r2
 800758a:	d075      	beq.n	8007678 <HAL_DMA_IRQHandler+0x16ec>
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a2c      	ldr	r2, [pc, #176]	; (8007644 <HAL_DMA_IRQHandler+0x16b8>)
 8007592:	4293      	cmp	r3, r2
 8007594:	d050      	beq.n	8007638 <HAL_DMA_IRQHandler+0x16ac>
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	4a2b      	ldr	r2, [pc, #172]	; (8007648 <HAL_DMA_IRQHandler+0x16bc>)
 800759c:	4293      	cmp	r3, r2
 800759e:	d049      	beq.n	8007634 <HAL_DMA_IRQHandler+0x16a8>
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	4a29      	ldr	r2, [pc, #164]	; (800764c <HAL_DMA_IRQHandler+0x16c0>)
 80075a6:	4293      	cmp	r3, r2
 80075a8:	d042      	beq.n	8007630 <HAL_DMA_IRQHandler+0x16a4>
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	4a28      	ldr	r2, [pc, #160]	; (8007650 <HAL_DMA_IRQHandler+0x16c4>)
 80075b0:	4293      	cmp	r3, r2
 80075b2:	d03a      	beq.n	800762a <HAL_DMA_IRQHandler+0x169e>
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a26      	ldr	r2, [pc, #152]	; (8007654 <HAL_DMA_IRQHandler+0x16c8>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d032      	beq.n	8007624 <HAL_DMA_IRQHandler+0x1698>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a25      	ldr	r2, [pc, #148]	; (8007658 <HAL_DMA_IRQHandler+0x16cc>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d02a      	beq.n	800761e <HAL_DMA_IRQHandler+0x1692>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a23      	ldr	r2, [pc, #140]	; (800765c <HAL_DMA_IRQHandler+0x16d0>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d022      	beq.n	8007618 <HAL_DMA_IRQHandler+0x168c>
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	4a22      	ldr	r2, [pc, #136]	; (8007660 <HAL_DMA_IRQHandler+0x16d4>)
 80075d8:	4293      	cmp	r3, r2
 80075da:	d01a      	beq.n	8007612 <HAL_DMA_IRQHandler+0x1686>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	4a20      	ldr	r2, [pc, #128]	; (8007664 <HAL_DMA_IRQHandler+0x16d8>)
 80075e2:	4293      	cmp	r3, r2
 80075e4:	d012      	beq.n	800760c <HAL_DMA_IRQHandler+0x1680>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	4a1f      	ldr	r2, [pc, #124]	; (8007668 <HAL_DMA_IRQHandler+0x16dc>)
 80075ec:	4293      	cmp	r3, r2
 80075ee:	d00a      	beq.n	8007606 <HAL_DMA_IRQHandler+0x167a>
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	4a1d      	ldr	r2, [pc, #116]	; (800766c <HAL_DMA_IRQHandler+0x16e0>)
 80075f6:	4293      	cmp	r3, r2
 80075f8:	d102      	bne.n	8007600 <HAL_DMA_IRQHandler+0x1674>
 80075fa:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80075fe:	e03c      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 8007600:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007604:	e039      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 8007606:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800760a:	e036      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 800760c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007610:	e033      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 8007612:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007616:	e030      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 8007618:	f44f 7380 	mov.w	r3, #256	; 0x100
 800761c:	e02d      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 800761e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007622:	e02a      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 8007624:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007628:	e027      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 800762a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800762e:	e024      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 8007630:	4b0f      	ldr	r3, [pc, #60]	; (8007670 <HAL_DMA_IRQHandler+0x16e4>)
 8007632:	e022      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 8007634:	4b0e      	ldr	r3, [pc, #56]	; (8007670 <HAL_DMA_IRQHandler+0x16e4>)
 8007636:	e020      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 8007638:	4b0d      	ldr	r3, [pc, #52]	; (8007670 <HAL_DMA_IRQHandler+0x16e4>)
 800763a:	e01e      	b.n	800767a <HAL_DMA_IRQHandler+0x16ee>
 800763c:	40026058 	.word	0x40026058
 8007640:	40026010 	.word	0x40026010
 8007644:	40026410 	.word	0x40026410
 8007648:	40026070 	.word	0x40026070
 800764c:	40026470 	.word	0x40026470
 8007650:	40026028 	.word	0x40026028
 8007654:	40026428 	.word	0x40026428
 8007658:	40026088 	.word	0x40026088
 800765c:	40026488 	.word	0x40026488
 8007660:	40026040 	.word	0x40026040
 8007664:	40026440 	.word	0x40026440
 8007668:	400260a0 	.word	0x400260a0
 800766c:	400264a0 	.word	0x400264a0
 8007670:	00800004 	.word	0x00800004
 8007674:	40026000 	.word	0x40026000
 8007678:	4b79      	ldr	r3, [pc, #484]	; (8007860 <HAL_DMA_IRQHandler+0x18d4>)
 800767a:	4a7a      	ldr	r2, [pc, #488]	; (8007864 <HAL_DMA_IRQHandler+0x18d8>)
 800767c:	6093      	str	r3, [r2, #8]

			/* Update error code */
			hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007682:	f043 0204 	orr.w	r2, r3, #4
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	64da      	str	r2, [r3, #76]	; 0x4c

			/* Change the DMA state */
			hdma->State = HAL_DMA_STATE_ERROR;
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2204      	movs	r2, #4
 800768e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hdma);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	2200      	movs	r2, #0
 8007696:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			if (hdma->XferErrorCallback != NULL) {
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d003      	beq.n	80076aa <HAL_DMA_IRQHandler+0x171e>
				/* Transfer error callback */
				hdma->XferErrorCallback(hdma);
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076a6:	6878      	ldr	r0, [r7, #4]
 80076a8:	4798      	blx	r3
			}
		}
	}
	/* Half Transfer Complete Interrupt management ******************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET) {
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	461a      	mov	r2, r3
 80076b0:	4b6d      	ldr	r3, [pc, #436]	; (8007868 <HAL_DMA_IRQHandler+0x18dc>)
 80076b2:	429a      	cmp	r2, r3
 80076b4:	d966      	bls.n	8007784 <HAL_DMA_IRQHandler+0x17f8>
 80076b6:	4b6d      	ldr	r3, [pc, #436]	; (800786c <HAL_DMA_IRQHandler+0x18e0>)
 80076b8:	685a      	ldr	r2, [r3, #4]
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	496c      	ldr	r1, [pc, #432]	; (8007870 <HAL_DMA_IRQHandler+0x18e4>)
 80076c0:	428b      	cmp	r3, r1
 80076c2:	d057      	beq.n	8007774 <HAL_DMA_IRQHandler+0x17e8>
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	496a      	ldr	r1, [pc, #424]	; (8007874 <HAL_DMA_IRQHandler+0x18e8>)
 80076ca:	428b      	cmp	r3, r1
 80076cc:	d050      	beq.n	8007770 <HAL_DMA_IRQHandler+0x17e4>
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	681b      	ldr	r3, [r3, #0]
 80076d2:	4969      	ldr	r1, [pc, #420]	; (8007878 <HAL_DMA_IRQHandler+0x18ec>)
 80076d4:	428b      	cmp	r3, r1
 80076d6:	d049      	beq.n	800776c <HAL_DMA_IRQHandler+0x17e0>
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	4967      	ldr	r1, [pc, #412]	; (800787c <HAL_DMA_IRQHandler+0x18f0>)
 80076de:	428b      	cmp	r3, r1
 80076e0:	d042      	beq.n	8007768 <HAL_DMA_IRQHandler+0x17dc>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	4966      	ldr	r1, [pc, #408]	; (8007880 <HAL_DMA_IRQHandler+0x18f4>)
 80076e8:	428b      	cmp	r3, r1
 80076ea:	d03a      	beq.n	8007762 <HAL_DMA_IRQHandler+0x17d6>
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	4964      	ldr	r1, [pc, #400]	; (8007884 <HAL_DMA_IRQHandler+0x18f8>)
 80076f2:	428b      	cmp	r3, r1
 80076f4:	d032      	beq.n	800775c <HAL_DMA_IRQHandler+0x17d0>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	4963      	ldr	r1, [pc, #396]	; (8007888 <HAL_DMA_IRQHandler+0x18fc>)
 80076fc:	428b      	cmp	r3, r1
 80076fe:	d02a      	beq.n	8007756 <HAL_DMA_IRQHandler+0x17ca>
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4961      	ldr	r1, [pc, #388]	; (800788c <HAL_DMA_IRQHandler+0x1900>)
 8007706:	428b      	cmp	r3, r1
 8007708:	d022      	beq.n	8007750 <HAL_DMA_IRQHandler+0x17c4>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	4960      	ldr	r1, [pc, #384]	; (8007890 <HAL_DMA_IRQHandler+0x1904>)
 8007710:	428b      	cmp	r3, r1
 8007712:	d01a      	beq.n	800774a <HAL_DMA_IRQHandler+0x17be>
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	495e      	ldr	r1, [pc, #376]	; (8007894 <HAL_DMA_IRQHandler+0x1908>)
 800771a:	428b      	cmp	r3, r1
 800771c:	d012      	beq.n	8007744 <HAL_DMA_IRQHandler+0x17b8>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	495d      	ldr	r1, [pc, #372]	; (8007898 <HAL_DMA_IRQHandler+0x190c>)
 8007724:	428b      	cmp	r3, r1
 8007726:	d00a      	beq.n	800773e <HAL_DMA_IRQHandler+0x17b2>
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	495b      	ldr	r1, [pc, #364]	; (800789c <HAL_DMA_IRQHandler+0x1910>)
 800772e:	428b      	cmp	r3, r1
 8007730:	d102      	bne.n	8007738 <HAL_DMA_IRQHandler+0x17ac>
 8007732:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007736:	e01e      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 8007738:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800773c:	e01b      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 800773e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007742:	e018      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 8007744:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007748:	e015      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 800774a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800774e:	e012      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 8007750:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007754:	e00f      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 8007756:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800775a:	e00c      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 800775c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007760:	e009      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 8007762:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007766:	e006      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 8007768:	2310      	movs	r3, #16
 800776a:	e004      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 800776c:	2310      	movs	r3, #16
 800776e:	e002      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 8007770:	2310      	movs	r3, #16
 8007772:	e000      	b.n	8007776 <HAL_DMA_IRQHandler+0x17ea>
 8007774:	2310      	movs	r3, #16
 8007776:	4013      	ands	r3, r2
 8007778:	2b00      	cmp	r3, #0
 800777a:	bf14      	ite	ne
 800777c:	2301      	movne	r3, #1
 800777e:	2300      	moveq	r3, #0
 8007780:	b2db      	uxtb	r3, r3
 8007782:	e17e      	b.n	8007a82 <HAL_DMA_IRQHandler+0x1af6>
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	461a      	mov	r2, r3
 800778a:	4b45      	ldr	r3, [pc, #276]	; (80078a0 <HAL_DMA_IRQHandler+0x1914>)
 800778c:	429a      	cmp	r2, r3
 800778e:	f240 8089 	bls.w	80078a4 <HAL_DMA_IRQHandler+0x1918>
 8007792:	4b36      	ldr	r3, [pc, #216]	; (800786c <HAL_DMA_IRQHandler+0x18e0>)
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	4935      	ldr	r1, [pc, #212]	; (8007870 <HAL_DMA_IRQHandler+0x18e4>)
 800779c:	428b      	cmp	r3, r1
 800779e:	d057      	beq.n	8007850 <HAL_DMA_IRQHandler+0x18c4>
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	4933      	ldr	r1, [pc, #204]	; (8007874 <HAL_DMA_IRQHandler+0x18e8>)
 80077a6:	428b      	cmp	r3, r1
 80077a8:	d050      	beq.n	800784c <HAL_DMA_IRQHandler+0x18c0>
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4932      	ldr	r1, [pc, #200]	; (8007878 <HAL_DMA_IRQHandler+0x18ec>)
 80077b0:	428b      	cmp	r3, r1
 80077b2:	d049      	beq.n	8007848 <HAL_DMA_IRQHandler+0x18bc>
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	4930      	ldr	r1, [pc, #192]	; (800787c <HAL_DMA_IRQHandler+0x18f0>)
 80077ba:	428b      	cmp	r3, r1
 80077bc:	d042      	beq.n	8007844 <HAL_DMA_IRQHandler+0x18b8>
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	492f      	ldr	r1, [pc, #188]	; (8007880 <HAL_DMA_IRQHandler+0x18f4>)
 80077c4:	428b      	cmp	r3, r1
 80077c6:	d03a      	beq.n	800783e <HAL_DMA_IRQHandler+0x18b2>
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	681b      	ldr	r3, [r3, #0]
 80077cc:	492d      	ldr	r1, [pc, #180]	; (8007884 <HAL_DMA_IRQHandler+0x18f8>)
 80077ce:	428b      	cmp	r3, r1
 80077d0:	d032      	beq.n	8007838 <HAL_DMA_IRQHandler+0x18ac>
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	492c      	ldr	r1, [pc, #176]	; (8007888 <HAL_DMA_IRQHandler+0x18fc>)
 80077d8:	428b      	cmp	r3, r1
 80077da:	d02a      	beq.n	8007832 <HAL_DMA_IRQHandler+0x18a6>
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	492a      	ldr	r1, [pc, #168]	; (800788c <HAL_DMA_IRQHandler+0x1900>)
 80077e2:	428b      	cmp	r3, r1
 80077e4:	d022      	beq.n	800782c <HAL_DMA_IRQHandler+0x18a0>
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	681b      	ldr	r3, [r3, #0]
 80077ea:	4929      	ldr	r1, [pc, #164]	; (8007890 <HAL_DMA_IRQHandler+0x1904>)
 80077ec:	428b      	cmp	r3, r1
 80077ee:	d01a      	beq.n	8007826 <HAL_DMA_IRQHandler+0x189a>
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	4927      	ldr	r1, [pc, #156]	; (8007894 <HAL_DMA_IRQHandler+0x1908>)
 80077f6:	428b      	cmp	r3, r1
 80077f8:	d012      	beq.n	8007820 <HAL_DMA_IRQHandler+0x1894>
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	4926      	ldr	r1, [pc, #152]	; (8007898 <HAL_DMA_IRQHandler+0x190c>)
 8007800:	428b      	cmp	r3, r1
 8007802:	d00a      	beq.n	800781a <HAL_DMA_IRQHandler+0x188e>
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	4924      	ldr	r1, [pc, #144]	; (800789c <HAL_DMA_IRQHandler+0x1910>)
 800780a:	428b      	cmp	r3, r1
 800780c:	d102      	bne.n	8007814 <HAL_DMA_IRQHandler+0x1888>
 800780e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007812:	e01e      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 8007814:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007818:	e01b      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 800781a:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800781e:	e018      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 8007820:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007824:	e015      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 8007826:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800782a:	e012      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 800782c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007830:	e00f      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 8007832:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007836:	e00c      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 8007838:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800783c:	e009      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 800783e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007842:	e006      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 8007844:	2310      	movs	r3, #16
 8007846:	e004      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 8007848:	2310      	movs	r3, #16
 800784a:	e002      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 800784c:	2310      	movs	r3, #16
 800784e:	e000      	b.n	8007852 <HAL_DMA_IRQHandler+0x18c6>
 8007850:	2310      	movs	r3, #16
 8007852:	4013      	ands	r3, r2
 8007854:	2b00      	cmp	r3, #0
 8007856:	bf14      	ite	ne
 8007858:	2301      	movne	r3, #1
 800785a:	2300      	moveq	r3, #0
 800785c:	b2db      	uxtb	r3, r3
 800785e:	e110      	b.n	8007a82 <HAL_DMA_IRQHandler+0x1af6>
 8007860:	00800004 	.word	0x00800004
 8007864:	40026000 	.word	0x40026000
 8007868:	40026458 	.word	0x40026458
 800786c:	40026400 	.word	0x40026400
 8007870:	40026010 	.word	0x40026010
 8007874:	40026410 	.word	0x40026410
 8007878:	40026070 	.word	0x40026070
 800787c:	40026470 	.word	0x40026470
 8007880:	40026028 	.word	0x40026028
 8007884:	40026428 	.word	0x40026428
 8007888:	40026088 	.word	0x40026088
 800788c:	40026488 	.word	0x40026488
 8007890:	40026040 	.word	0x40026040
 8007894:	40026440 	.word	0x40026440
 8007898:	400260a0 	.word	0x400260a0
 800789c:	400264a0 	.word	0x400264a0
 80078a0:	400260b8 	.word	0x400260b8
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	461a      	mov	r2, r3
 80078aa:	4b64      	ldr	r3, [pc, #400]	; (8007a3c <HAL_DMA_IRQHandler+0x1ab0>)
 80078ac:	429a      	cmp	r2, r3
 80078ae:	d966      	bls.n	800797e <HAL_DMA_IRQHandler+0x19f2>
 80078b0:	4b63      	ldr	r3, [pc, #396]	; (8007a40 <HAL_DMA_IRQHandler+0x1ab4>)
 80078b2:	685a      	ldr	r2, [r3, #4]
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	4962      	ldr	r1, [pc, #392]	; (8007a44 <HAL_DMA_IRQHandler+0x1ab8>)
 80078ba:	428b      	cmp	r3, r1
 80078bc:	d057      	beq.n	800796e <HAL_DMA_IRQHandler+0x19e2>
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	4961      	ldr	r1, [pc, #388]	; (8007a48 <HAL_DMA_IRQHandler+0x1abc>)
 80078c4:	428b      	cmp	r3, r1
 80078c6:	d050      	beq.n	800796a <HAL_DMA_IRQHandler+0x19de>
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	495f      	ldr	r1, [pc, #380]	; (8007a4c <HAL_DMA_IRQHandler+0x1ac0>)
 80078ce:	428b      	cmp	r3, r1
 80078d0:	d049      	beq.n	8007966 <HAL_DMA_IRQHandler+0x19da>
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	495e      	ldr	r1, [pc, #376]	; (8007a50 <HAL_DMA_IRQHandler+0x1ac4>)
 80078d8:	428b      	cmp	r3, r1
 80078da:	d042      	beq.n	8007962 <HAL_DMA_IRQHandler+0x19d6>
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	495c      	ldr	r1, [pc, #368]	; (8007a54 <HAL_DMA_IRQHandler+0x1ac8>)
 80078e2:	428b      	cmp	r3, r1
 80078e4:	d03a      	beq.n	800795c <HAL_DMA_IRQHandler+0x19d0>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	495b      	ldr	r1, [pc, #364]	; (8007a58 <HAL_DMA_IRQHandler+0x1acc>)
 80078ec:	428b      	cmp	r3, r1
 80078ee:	d032      	beq.n	8007956 <HAL_DMA_IRQHandler+0x19ca>
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4959      	ldr	r1, [pc, #356]	; (8007a5c <HAL_DMA_IRQHandler+0x1ad0>)
 80078f6:	428b      	cmp	r3, r1
 80078f8:	d02a      	beq.n	8007950 <HAL_DMA_IRQHandler+0x19c4>
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	4958      	ldr	r1, [pc, #352]	; (8007a60 <HAL_DMA_IRQHandler+0x1ad4>)
 8007900:	428b      	cmp	r3, r1
 8007902:	d022      	beq.n	800794a <HAL_DMA_IRQHandler+0x19be>
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	4956      	ldr	r1, [pc, #344]	; (8007a64 <HAL_DMA_IRQHandler+0x1ad8>)
 800790a:	428b      	cmp	r3, r1
 800790c:	d01a      	beq.n	8007944 <HAL_DMA_IRQHandler+0x19b8>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	4955      	ldr	r1, [pc, #340]	; (8007a68 <HAL_DMA_IRQHandler+0x1adc>)
 8007914:	428b      	cmp	r3, r1
 8007916:	d012      	beq.n	800793e <HAL_DMA_IRQHandler+0x19b2>
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	4953      	ldr	r1, [pc, #332]	; (8007a6c <HAL_DMA_IRQHandler+0x1ae0>)
 800791e:	428b      	cmp	r3, r1
 8007920:	d00a      	beq.n	8007938 <HAL_DMA_IRQHandler+0x19ac>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	4952      	ldr	r1, [pc, #328]	; (8007a70 <HAL_DMA_IRQHandler+0x1ae4>)
 8007928:	428b      	cmp	r3, r1
 800792a:	d102      	bne.n	8007932 <HAL_DMA_IRQHandler+0x19a6>
 800792c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007930:	e01e      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 8007932:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007936:	e01b      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 8007938:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800793c:	e018      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 800793e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007942:	e015      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 8007944:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007948:	e012      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 800794a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800794e:	e00f      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 8007950:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007954:	e00c      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 8007956:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800795a:	e009      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 800795c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007960:	e006      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 8007962:	2310      	movs	r3, #16
 8007964:	e004      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 8007966:	2310      	movs	r3, #16
 8007968:	e002      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 800796a:	2310      	movs	r3, #16
 800796c:	e000      	b.n	8007970 <HAL_DMA_IRQHandler+0x19e4>
 800796e:	2310      	movs	r3, #16
 8007970:	4013      	ands	r3, r2
 8007972:	2b00      	cmp	r3, #0
 8007974:	bf14      	ite	ne
 8007976:	2301      	movne	r3, #1
 8007978:	2300      	moveq	r3, #0
 800797a:	b2db      	uxtb	r3, r3
 800797c:	e081      	b.n	8007a82 <HAL_DMA_IRQHandler+0x1af6>
 800797e:	4b30      	ldr	r3, [pc, #192]	; (8007a40 <HAL_DMA_IRQHandler+0x1ab4>)
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	687b      	ldr	r3, [r7, #4]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	492f      	ldr	r1, [pc, #188]	; (8007a44 <HAL_DMA_IRQHandler+0x1ab8>)
 8007988:	428b      	cmp	r3, r1
 800798a:	d073      	beq.n	8007a74 <HAL_DMA_IRQHandler+0x1ae8>
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	492d      	ldr	r1, [pc, #180]	; (8007a48 <HAL_DMA_IRQHandler+0x1abc>)
 8007992:	428b      	cmp	r3, r1
 8007994:	d050      	beq.n	8007a38 <HAL_DMA_IRQHandler+0x1aac>
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	492c      	ldr	r1, [pc, #176]	; (8007a4c <HAL_DMA_IRQHandler+0x1ac0>)
 800799c:	428b      	cmp	r3, r1
 800799e:	d049      	beq.n	8007a34 <HAL_DMA_IRQHandler+0x1aa8>
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	492a      	ldr	r1, [pc, #168]	; (8007a50 <HAL_DMA_IRQHandler+0x1ac4>)
 80079a6:	428b      	cmp	r3, r1
 80079a8:	d042      	beq.n	8007a30 <HAL_DMA_IRQHandler+0x1aa4>
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	4929      	ldr	r1, [pc, #164]	; (8007a54 <HAL_DMA_IRQHandler+0x1ac8>)
 80079b0:	428b      	cmp	r3, r1
 80079b2:	d03a      	beq.n	8007a2a <HAL_DMA_IRQHandler+0x1a9e>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	4927      	ldr	r1, [pc, #156]	; (8007a58 <HAL_DMA_IRQHandler+0x1acc>)
 80079ba:	428b      	cmp	r3, r1
 80079bc:	d032      	beq.n	8007a24 <HAL_DMA_IRQHandler+0x1a98>
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	681b      	ldr	r3, [r3, #0]
 80079c2:	4926      	ldr	r1, [pc, #152]	; (8007a5c <HAL_DMA_IRQHandler+0x1ad0>)
 80079c4:	428b      	cmp	r3, r1
 80079c6:	d02a      	beq.n	8007a1e <HAL_DMA_IRQHandler+0x1a92>
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	4924      	ldr	r1, [pc, #144]	; (8007a60 <HAL_DMA_IRQHandler+0x1ad4>)
 80079ce:	428b      	cmp	r3, r1
 80079d0:	d022      	beq.n	8007a18 <HAL_DMA_IRQHandler+0x1a8c>
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	4923      	ldr	r1, [pc, #140]	; (8007a64 <HAL_DMA_IRQHandler+0x1ad8>)
 80079d8:	428b      	cmp	r3, r1
 80079da:	d01a      	beq.n	8007a12 <HAL_DMA_IRQHandler+0x1a86>
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	4921      	ldr	r1, [pc, #132]	; (8007a68 <HAL_DMA_IRQHandler+0x1adc>)
 80079e2:	428b      	cmp	r3, r1
 80079e4:	d012      	beq.n	8007a0c <HAL_DMA_IRQHandler+0x1a80>
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	4920      	ldr	r1, [pc, #128]	; (8007a6c <HAL_DMA_IRQHandler+0x1ae0>)
 80079ec:	428b      	cmp	r3, r1
 80079ee:	d00a      	beq.n	8007a06 <HAL_DMA_IRQHandler+0x1a7a>
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	681b      	ldr	r3, [r3, #0]
 80079f4:	491e      	ldr	r1, [pc, #120]	; (8007a70 <HAL_DMA_IRQHandler+0x1ae4>)
 80079f6:	428b      	cmp	r3, r1
 80079f8:	d102      	bne.n	8007a00 <HAL_DMA_IRQHandler+0x1a74>
 80079fa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80079fe:	e03a      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a00:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007a04:	e037      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a06:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a0a:	e034      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a0c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a10:	e031      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a12:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007a16:	e02e      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a1c:	e02b      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a22:	e028      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a28:	e025      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a2e:	e022      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a30:	2310      	movs	r3, #16
 8007a32:	e020      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a34:	2310      	movs	r3, #16
 8007a36:	e01e      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a38:	2310      	movs	r3, #16
 8007a3a:	e01c      	b.n	8007a76 <HAL_DMA_IRQHandler+0x1aea>
 8007a3c:	40026058 	.word	0x40026058
 8007a40:	40026000 	.word	0x40026000
 8007a44:	40026010 	.word	0x40026010
 8007a48:	40026410 	.word	0x40026410
 8007a4c:	40026070 	.word	0x40026070
 8007a50:	40026470 	.word	0x40026470
 8007a54:	40026028 	.word	0x40026028
 8007a58:	40026428 	.word	0x40026428
 8007a5c:	40026088 	.word	0x40026088
 8007a60:	40026488 	.word	0x40026488
 8007a64:	40026040 	.word	0x40026040
 8007a68:	40026440 	.word	0x40026440
 8007a6c:	400260a0 	.word	0x400260a0
 8007a70:	400264a0 	.word	0x400264a0
 8007a74:	2310      	movs	r3, #16
 8007a76:	4013      	ands	r3, r2
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	bf14      	ite	ne
 8007a7c:	2301      	movne	r3, #1
 8007a7e:	2300      	moveq	r3, #0
 8007a80:	b2db      	uxtb	r3, r3
 8007a82:	2b00      	cmp	r3, #0
 8007a84:	f000 83ce 	beq.w	8008224 <HAL_DMA_IRQHandler+0x2298>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET) {
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f003 0308 	and.w	r3, r3, #8
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	f000 83c6 	beq.w	8008224 <HAL_DMA_IRQHandler+0x2298>
			/* Multi_Buffering mode enabled */
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	681b      	ldr	r3, [r3, #0]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	f000 81d0 	beq.w	8007e48 <HAL_DMA_IRQHandler+0x1ebc>
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	461a      	mov	r2, r3
 8007aae:	4b8d      	ldr	r3, [pc, #564]	; (8007ce4 <HAL_DMA_IRQHandler+0x1d58>)
 8007ab0:	429a      	cmp	r2, r3
 8007ab2:	d960      	bls.n	8007b76 <HAL_DMA_IRQHandler+0x1bea>
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	4a8b      	ldr	r2, [pc, #556]	; (8007ce8 <HAL_DMA_IRQHandler+0x1d5c>)
 8007aba:	4293      	cmp	r3, r2
 8007abc:	d057      	beq.n	8007b6e <HAL_DMA_IRQHandler+0x1be2>
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	4a8a      	ldr	r2, [pc, #552]	; (8007cec <HAL_DMA_IRQHandler+0x1d60>)
 8007ac4:	4293      	cmp	r3, r2
 8007ac6:	d050      	beq.n	8007b6a <HAL_DMA_IRQHandler+0x1bde>
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	681b      	ldr	r3, [r3, #0]
 8007acc:	4a88      	ldr	r2, [pc, #544]	; (8007cf0 <HAL_DMA_IRQHandler+0x1d64>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d049      	beq.n	8007b66 <HAL_DMA_IRQHandler+0x1bda>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	4a87      	ldr	r2, [pc, #540]	; (8007cf4 <HAL_DMA_IRQHandler+0x1d68>)
 8007ad8:	4293      	cmp	r3, r2
 8007ada:	d042      	beq.n	8007b62 <HAL_DMA_IRQHandler+0x1bd6>
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	4a85      	ldr	r2, [pc, #532]	; (8007cf8 <HAL_DMA_IRQHandler+0x1d6c>)
 8007ae2:	4293      	cmp	r3, r2
 8007ae4:	d03a      	beq.n	8007b5c <HAL_DMA_IRQHandler+0x1bd0>
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	4a84      	ldr	r2, [pc, #528]	; (8007cfc <HAL_DMA_IRQHandler+0x1d70>)
 8007aec:	4293      	cmp	r3, r2
 8007aee:	d032      	beq.n	8007b56 <HAL_DMA_IRQHandler+0x1bca>
 8007af0:	687b      	ldr	r3, [r7, #4]
 8007af2:	681b      	ldr	r3, [r3, #0]
 8007af4:	4a82      	ldr	r2, [pc, #520]	; (8007d00 <HAL_DMA_IRQHandler+0x1d74>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d02a      	beq.n	8007b50 <HAL_DMA_IRQHandler+0x1bc4>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	4a81      	ldr	r2, [pc, #516]	; (8007d04 <HAL_DMA_IRQHandler+0x1d78>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d022      	beq.n	8007b4a <HAL_DMA_IRQHandler+0x1bbe>
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	4a7f      	ldr	r2, [pc, #508]	; (8007d08 <HAL_DMA_IRQHandler+0x1d7c>)
 8007b0a:	4293      	cmp	r3, r2
 8007b0c:	d01a      	beq.n	8007b44 <HAL_DMA_IRQHandler+0x1bb8>
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	4a7e      	ldr	r2, [pc, #504]	; (8007d0c <HAL_DMA_IRQHandler+0x1d80>)
 8007b14:	4293      	cmp	r3, r2
 8007b16:	d012      	beq.n	8007b3e <HAL_DMA_IRQHandler+0x1bb2>
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	4a7c      	ldr	r2, [pc, #496]	; (8007d10 <HAL_DMA_IRQHandler+0x1d84>)
 8007b1e:	4293      	cmp	r3, r2
 8007b20:	d00a      	beq.n	8007b38 <HAL_DMA_IRQHandler+0x1bac>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	4a7b      	ldr	r2, [pc, #492]	; (8007d14 <HAL_DMA_IRQHandler+0x1d88>)
 8007b28:	4293      	cmp	r3, r2
 8007b2a:	d102      	bne.n	8007b32 <HAL_DMA_IRQHandler+0x1ba6>
 8007b2c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b30:	e01e      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b32:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007b36:	e01b      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b38:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b3c:	e018      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b3e:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b42:	e015      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b44:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007b48:	e012      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b4a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b4e:	e00f      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b50:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b54:	e00c      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b56:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b5a:	e009      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b5c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007b60:	e006      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b62:	2310      	movs	r3, #16
 8007b64:	e004      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b66:	2310      	movs	r3, #16
 8007b68:	e002      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b6a:	2310      	movs	r3, #16
 8007b6c:	e000      	b.n	8007b70 <HAL_DMA_IRQHandler+0x1be4>
 8007b6e:	2310      	movs	r3, #16
 8007b70:	4a69      	ldr	r2, [pc, #420]	; (8007d18 <HAL_DMA_IRQHandler+0x1d8c>)
 8007b72:	60d3      	str	r3, [r2, #12]
 8007b74:	e14f      	b.n	8007e16 <HAL_DMA_IRQHandler+0x1e8a>
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	461a      	mov	r2, r3
 8007b7c:	4b67      	ldr	r3, [pc, #412]	; (8007d1c <HAL_DMA_IRQHandler+0x1d90>)
 8007b7e:	429a      	cmp	r2, r3
 8007b80:	d960      	bls.n	8007c44 <HAL_DMA_IRQHandler+0x1cb8>
 8007b82:	687b      	ldr	r3, [r7, #4]
 8007b84:	681b      	ldr	r3, [r3, #0]
 8007b86:	4a58      	ldr	r2, [pc, #352]	; (8007ce8 <HAL_DMA_IRQHandler+0x1d5c>)
 8007b88:	4293      	cmp	r3, r2
 8007b8a:	d057      	beq.n	8007c3c <HAL_DMA_IRQHandler+0x1cb0>
 8007b8c:	687b      	ldr	r3, [r7, #4]
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	4a56      	ldr	r2, [pc, #344]	; (8007cec <HAL_DMA_IRQHandler+0x1d60>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d050      	beq.n	8007c38 <HAL_DMA_IRQHandler+0x1cac>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	4a55      	ldr	r2, [pc, #340]	; (8007cf0 <HAL_DMA_IRQHandler+0x1d64>)
 8007b9c:	4293      	cmp	r3, r2
 8007b9e:	d049      	beq.n	8007c34 <HAL_DMA_IRQHandler+0x1ca8>
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	4a53      	ldr	r2, [pc, #332]	; (8007cf4 <HAL_DMA_IRQHandler+0x1d68>)
 8007ba6:	4293      	cmp	r3, r2
 8007ba8:	d042      	beq.n	8007c30 <HAL_DMA_IRQHandler+0x1ca4>
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	681b      	ldr	r3, [r3, #0]
 8007bae:	4a52      	ldr	r2, [pc, #328]	; (8007cf8 <HAL_DMA_IRQHandler+0x1d6c>)
 8007bb0:	4293      	cmp	r3, r2
 8007bb2:	d03a      	beq.n	8007c2a <HAL_DMA_IRQHandler+0x1c9e>
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	681b      	ldr	r3, [r3, #0]
 8007bb8:	4a50      	ldr	r2, [pc, #320]	; (8007cfc <HAL_DMA_IRQHandler+0x1d70>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d032      	beq.n	8007c24 <HAL_DMA_IRQHandler+0x1c98>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	681b      	ldr	r3, [r3, #0]
 8007bc2:	4a4f      	ldr	r2, [pc, #316]	; (8007d00 <HAL_DMA_IRQHandler+0x1d74>)
 8007bc4:	4293      	cmp	r3, r2
 8007bc6:	d02a      	beq.n	8007c1e <HAL_DMA_IRQHandler+0x1c92>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	4a4d      	ldr	r2, [pc, #308]	; (8007d04 <HAL_DMA_IRQHandler+0x1d78>)
 8007bce:	4293      	cmp	r3, r2
 8007bd0:	d022      	beq.n	8007c18 <HAL_DMA_IRQHandler+0x1c8c>
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	4a4c      	ldr	r2, [pc, #304]	; (8007d08 <HAL_DMA_IRQHandler+0x1d7c>)
 8007bd8:	4293      	cmp	r3, r2
 8007bda:	d01a      	beq.n	8007c12 <HAL_DMA_IRQHandler+0x1c86>
 8007bdc:	687b      	ldr	r3, [r7, #4]
 8007bde:	681b      	ldr	r3, [r3, #0]
 8007be0:	4a4a      	ldr	r2, [pc, #296]	; (8007d0c <HAL_DMA_IRQHandler+0x1d80>)
 8007be2:	4293      	cmp	r3, r2
 8007be4:	d012      	beq.n	8007c0c <HAL_DMA_IRQHandler+0x1c80>
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	681b      	ldr	r3, [r3, #0]
 8007bea:	4a49      	ldr	r2, [pc, #292]	; (8007d10 <HAL_DMA_IRQHandler+0x1d84>)
 8007bec:	4293      	cmp	r3, r2
 8007bee:	d00a      	beq.n	8007c06 <HAL_DMA_IRQHandler+0x1c7a>
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	4a47      	ldr	r2, [pc, #284]	; (8007d14 <HAL_DMA_IRQHandler+0x1d88>)
 8007bf6:	4293      	cmp	r3, r2
 8007bf8:	d102      	bne.n	8007c00 <HAL_DMA_IRQHandler+0x1c74>
 8007bfa:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007bfe:	e01e      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c00:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007c04:	e01b      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c06:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c0a:	e018      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c0c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c10:	e015      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c12:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007c16:	e012      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c18:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c1c:	e00f      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c22:	e00c      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c24:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c28:	e009      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007c2e:	e006      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c30:	2310      	movs	r3, #16
 8007c32:	e004      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c34:	2310      	movs	r3, #16
 8007c36:	e002      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c38:	2310      	movs	r3, #16
 8007c3a:	e000      	b.n	8007c3e <HAL_DMA_IRQHandler+0x1cb2>
 8007c3c:	2310      	movs	r3, #16
 8007c3e:	4a36      	ldr	r2, [pc, #216]	; (8007d18 <HAL_DMA_IRQHandler+0x1d8c>)
 8007c40:	6093      	str	r3, [r2, #8]
 8007c42:	e0e8      	b.n	8007e16 <HAL_DMA_IRQHandler+0x1e8a>
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	461a      	mov	r2, r3
 8007c4a:	4b35      	ldr	r3, [pc, #212]	; (8007d20 <HAL_DMA_IRQHandler+0x1d94>)
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	f240 8082 	bls.w	8007d56 <HAL_DMA_IRQHandler+0x1dca>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	4a24      	ldr	r2, [pc, #144]	; (8007ce8 <HAL_DMA_IRQHandler+0x1d5c>)
 8007c58:	4293      	cmp	r3, r2
 8007c5a:	d078      	beq.n	8007d4e <HAL_DMA_IRQHandler+0x1dc2>
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	4a22      	ldr	r2, [pc, #136]	; (8007cec <HAL_DMA_IRQHandler+0x1d60>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d071      	beq.n	8007d4a <HAL_DMA_IRQHandler+0x1dbe>
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a21      	ldr	r2, [pc, #132]	; (8007cf0 <HAL_DMA_IRQHandler+0x1d64>)
 8007c6c:	4293      	cmp	r3, r2
 8007c6e:	d06a      	beq.n	8007d46 <HAL_DMA_IRQHandler+0x1dba>
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	4a1f      	ldr	r2, [pc, #124]	; (8007cf4 <HAL_DMA_IRQHandler+0x1d68>)
 8007c76:	4293      	cmp	r3, r2
 8007c78:	d063      	beq.n	8007d42 <HAL_DMA_IRQHandler+0x1db6>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	4a1e      	ldr	r2, [pc, #120]	; (8007cf8 <HAL_DMA_IRQHandler+0x1d6c>)
 8007c80:	4293      	cmp	r3, r2
 8007c82:	d05b      	beq.n	8007d3c <HAL_DMA_IRQHandler+0x1db0>
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	4a1c      	ldr	r2, [pc, #112]	; (8007cfc <HAL_DMA_IRQHandler+0x1d70>)
 8007c8a:	4293      	cmp	r3, r2
 8007c8c:	d053      	beq.n	8007d36 <HAL_DMA_IRQHandler+0x1daa>
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	4a1b      	ldr	r2, [pc, #108]	; (8007d00 <HAL_DMA_IRQHandler+0x1d74>)
 8007c94:	4293      	cmp	r3, r2
 8007c96:	d04b      	beq.n	8007d30 <HAL_DMA_IRQHandler+0x1da4>
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	4a19      	ldr	r2, [pc, #100]	; (8007d04 <HAL_DMA_IRQHandler+0x1d78>)
 8007c9e:	4293      	cmp	r3, r2
 8007ca0:	d043      	beq.n	8007d2a <HAL_DMA_IRQHandler+0x1d9e>
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	4a18      	ldr	r2, [pc, #96]	; (8007d08 <HAL_DMA_IRQHandler+0x1d7c>)
 8007ca8:	4293      	cmp	r3, r2
 8007caa:	d03b      	beq.n	8007d24 <HAL_DMA_IRQHandler+0x1d98>
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a16      	ldr	r2, [pc, #88]	; (8007d0c <HAL_DMA_IRQHandler+0x1d80>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d012      	beq.n	8007cdc <HAL_DMA_IRQHandler+0x1d50>
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	4a15      	ldr	r2, [pc, #84]	; (8007d10 <HAL_DMA_IRQHandler+0x1d84>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d00a      	beq.n	8007cd6 <HAL_DMA_IRQHandler+0x1d4a>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	4a13      	ldr	r2, [pc, #76]	; (8007d14 <HAL_DMA_IRQHandler+0x1d88>)
 8007cc6:	4293      	cmp	r3, r2
 8007cc8:	d102      	bne.n	8007cd0 <HAL_DMA_IRQHandler+0x1d44>
 8007cca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cce:	e03f      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007cd0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007cd4:	e03c      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007cd6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007cda:	e039      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007cdc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ce0:	e036      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007ce2:	bf00      	nop
 8007ce4:	40026458 	.word	0x40026458
 8007ce8:	40026010 	.word	0x40026010
 8007cec:	40026410 	.word	0x40026410
 8007cf0:	40026070 	.word	0x40026070
 8007cf4:	40026470 	.word	0x40026470
 8007cf8:	40026028 	.word	0x40026028
 8007cfc:	40026428 	.word	0x40026428
 8007d00:	40026088 	.word	0x40026088
 8007d04:	40026488 	.word	0x40026488
 8007d08:	40026040 	.word	0x40026040
 8007d0c:	40026440 	.word	0x40026440
 8007d10:	400260a0 	.word	0x400260a0
 8007d14:	400264a0 	.word	0x400264a0
 8007d18:	40026400 	.word	0x40026400
 8007d1c:	400260b8 	.word	0x400260b8
 8007d20:	40026058 	.word	0x40026058
 8007d24:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007d28:	e012      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007d2a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d2e:	e00f      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007d30:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d34:	e00c      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007d36:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d3a:	e009      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007d3c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007d40:	e006      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007d42:	2310      	movs	r3, #16
 8007d44:	e004      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007d46:	2310      	movs	r3, #16
 8007d48:	e002      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007d4a:	2310      	movs	r3, #16
 8007d4c:	e000      	b.n	8007d50 <HAL_DMA_IRQHandler+0x1dc4>
 8007d4e:	2310      	movs	r3, #16
 8007d50:	4a78      	ldr	r2, [pc, #480]	; (8007f34 <HAL_DMA_IRQHandler+0x1fa8>)
 8007d52:	60d3      	str	r3, [r2, #12]
 8007d54:	e05f      	b.n	8007e16 <HAL_DMA_IRQHandler+0x1e8a>
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	4a77      	ldr	r2, [pc, #476]	; (8007f38 <HAL_DMA_IRQHandler+0x1fac>)
 8007d5c:	4293      	cmp	r3, r2
 8007d5e:	d057      	beq.n	8007e10 <HAL_DMA_IRQHandler+0x1e84>
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	4a75      	ldr	r2, [pc, #468]	; (8007f3c <HAL_DMA_IRQHandler+0x1fb0>)
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d050      	beq.n	8007e0c <HAL_DMA_IRQHandler+0x1e80>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	4a74      	ldr	r2, [pc, #464]	; (8007f40 <HAL_DMA_IRQHandler+0x1fb4>)
 8007d70:	4293      	cmp	r3, r2
 8007d72:	d049      	beq.n	8007e08 <HAL_DMA_IRQHandler+0x1e7c>
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	4a72      	ldr	r2, [pc, #456]	; (8007f44 <HAL_DMA_IRQHandler+0x1fb8>)
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d042      	beq.n	8007e04 <HAL_DMA_IRQHandler+0x1e78>
 8007d7e:	687b      	ldr	r3, [r7, #4]
 8007d80:	681b      	ldr	r3, [r3, #0]
 8007d82:	4a71      	ldr	r2, [pc, #452]	; (8007f48 <HAL_DMA_IRQHandler+0x1fbc>)
 8007d84:	4293      	cmp	r3, r2
 8007d86:	d03a      	beq.n	8007dfe <HAL_DMA_IRQHandler+0x1e72>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	4a6f      	ldr	r2, [pc, #444]	; (8007f4c <HAL_DMA_IRQHandler+0x1fc0>)
 8007d8e:	4293      	cmp	r3, r2
 8007d90:	d032      	beq.n	8007df8 <HAL_DMA_IRQHandler+0x1e6c>
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	4a6e      	ldr	r2, [pc, #440]	; (8007f50 <HAL_DMA_IRQHandler+0x1fc4>)
 8007d98:	4293      	cmp	r3, r2
 8007d9a:	d02a      	beq.n	8007df2 <HAL_DMA_IRQHandler+0x1e66>
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	4a6c      	ldr	r2, [pc, #432]	; (8007f54 <HAL_DMA_IRQHandler+0x1fc8>)
 8007da2:	4293      	cmp	r3, r2
 8007da4:	d022      	beq.n	8007dec <HAL_DMA_IRQHandler+0x1e60>
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	4a6b      	ldr	r2, [pc, #428]	; (8007f58 <HAL_DMA_IRQHandler+0x1fcc>)
 8007dac:	4293      	cmp	r3, r2
 8007dae:	d01a      	beq.n	8007de6 <HAL_DMA_IRQHandler+0x1e5a>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a69      	ldr	r2, [pc, #420]	; (8007f5c <HAL_DMA_IRQHandler+0x1fd0>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d012      	beq.n	8007de0 <HAL_DMA_IRQHandler+0x1e54>
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a68      	ldr	r2, [pc, #416]	; (8007f60 <HAL_DMA_IRQHandler+0x1fd4>)
 8007dc0:	4293      	cmp	r3, r2
 8007dc2:	d00a      	beq.n	8007dda <HAL_DMA_IRQHandler+0x1e4e>
 8007dc4:	687b      	ldr	r3, [r7, #4]
 8007dc6:	681b      	ldr	r3, [r3, #0]
 8007dc8:	4a66      	ldr	r2, [pc, #408]	; (8007f64 <HAL_DMA_IRQHandler+0x1fd8>)
 8007dca:	4293      	cmp	r3, r2
 8007dcc:	d102      	bne.n	8007dd4 <HAL_DMA_IRQHandler+0x1e48>
 8007dce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007dd2:	e01e      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007dd4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007dd8:	e01b      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007dda:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007dde:	e018      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007de0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007de4:	e015      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007de6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007dea:	e012      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007dec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007df0:	e00f      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007df2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007df6:	e00c      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007df8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007dfc:	e009      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007dfe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007e02:	e006      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007e04:	2310      	movs	r3, #16
 8007e06:	e004      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007e08:	2310      	movs	r3, #16
 8007e0a:	e002      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007e0c:	2310      	movs	r3, #16
 8007e0e:	e000      	b.n	8007e12 <HAL_DMA_IRQHandler+0x1e86>
 8007e10:	2310      	movs	r3, #16
 8007e12:	4a48      	ldr	r2, [pc, #288]	; (8007f34 <HAL_DMA_IRQHandler+0x1fa8>)
 8007e14:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 0 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	681b      	ldr	r3, [r3, #0]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d104      	bne.n	8007e2e <HAL_DMA_IRQHandler+0x1ea2>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	2231      	movs	r2, #49	; 0x31
 8007e28:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007e2c:	e1f2      	b.n	8008214 <HAL_DMA_IRQHandler+0x2288>
				}
				/* Current memory buffer used is Memory 1 */
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	681b      	ldr	r3, [r3, #0]
 8007e34:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8007e38:	2b00      	cmp	r3, #0
 8007e3a:	f000 81eb 	beq.w	8008214 <HAL_DMA_IRQHandler+0x2288>
					/* Change DMA peripheral state */
					hdma->State = HAL_DMA_STATE_READY_HALF_MEM1;
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	2241      	movs	r2, #65	; 0x41
 8007e42:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8007e46:	e1e5      	b.n	8008214 <HAL_DMA_IRQHandler+0x2288>
				}
			} else {
				/* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e52:	2b00      	cmp	r3, #0
 8007e54:	d107      	bne.n	8007e66 <HAL_DMA_IRQHandler+0x1eda>
					/* Disable the half transfer interrupt */
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	681b      	ldr	r3, [r3, #0]
 8007e5a:	681a      	ldr	r2, [r3, #0]
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f022 0208 	bic.w	r2, r2, #8
 8007e64:	601a      	str	r2, [r3, #0]
				}
				/* Clear the half transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	461a      	mov	r2, r3
 8007e6c:	4b3e      	ldr	r3, [pc, #248]	; (8007f68 <HAL_DMA_IRQHandler+0x1fdc>)
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d97e      	bls.n	8007f70 <HAL_DMA_IRQHandler+0x1fe4>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a30      	ldr	r2, [pc, #192]	; (8007f38 <HAL_DMA_IRQHandler+0x1fac>)
 8007e78:	4293      	cmp	r3, r2
 8007e7a:	d057      	beq.n	8007f2c <HAL_DMA_IRQHandler+0x1fa0>
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	4a2e      	ldr	r2, [pc, #184]	; (8007f3c <HAL_DMA_IRQHandler+0x1fb0>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d050      	beq.n	8007f28 <HAL_DMA_IRQHandler+0x1f9c>
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	681b      	ldr	r3, [r3, #0]
 8007e8a:	4a2d      	ldr	r2, [pc, #180]	; (8007f40 <HAL_DMA_IRQHandler+0x1fb4>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d049      	beq.n	8007f24 <HAL_DMA_IRQHandler+0x1f98>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	681b      	ldr	r3, [r3, #0]
 8007e94:	4a2b      	ldr	r2, [pc, #172]	; (8007f44 <HAL_DMA_IRQHandler+0x1fb8>)
 8007e96:	4293      	cmp	r3, r2
 8007e98:	d042      	beq.n	8007f20 <HAL_DMA_IRQHandler+0x1f94>
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	681b      	ldr	r3, [r3, #0]
 8007e9e:	4a2a      	ldr	r2, [pc, #168]	; (8007f48 <HAL_DMA_IRQHandler+0x1fbc>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d03a      	beq.n	8007f1a <HAL_DMA_IRQHandler+0x1f8e>
 8007ea4:	687b      	ldr	r3, [r7, #4]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	4a28      	ldr	r2, [pc, #160]	; (8007f4c <HAL_DMA_IRQHandler+0x1fc0>)
 8007eaa:	4293      	cmp	r3, r2
 8007eac:	d032      	beq.n	8007f14 <HAL_DMA_IRQHandler+0x1f88>
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	4a27      	ldr	r2, [pc, #156]	; (8007f50 <HAL_DMA_IRQHandler+0x1fc4>)
 8007eb4:	4293      	cmp	r3, r2
 8007eb6:	d02a      	beq.n	8007f0e <HAL_DMA_IRQHandler+0x1f82>
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4a25      	ldr	r2, [pc, #148]	; (8007f54 <HAL_DMA_IRQHandler+0x1fc8>)
 8007ebe:	4293      	cmp	r3, r2
 8007ec0:	d022      	beq.n	8007f08 <HAL_DMA_IRQHandler+0x1f7c>
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	4a24      	ldr	r2, [pc, #144]	; (8007f58 <HAL_DMA_IRQHandler+0x1fcc>)
 8007ec8:	4293      	cmp	r3, r2
 8007eca:	d01a      	beq.n	8007f02 <HAL_DMA_IRQHandler+0x1f76>
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	4a22      	ldr	r2, [pc, #136]	; (8007f5c <HAL_DMA_IRQHandler+0x1fd0>)
 8007ed2:	4293      	cmp	r3, r2
 8007ed4:	d012      	beq.n	8007efc <HAL_DMA_IRQHandler+0x1f70>
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	4a21      	ldr	r2, [pc, #132]	; (8007f60 <HAL_DMA_IRQHandler+0x1fd4>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d00a      	beq.n	8007ef6 <HAL_DMA_IRQHandler+0x1f6a>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	4a1f      	ldr	r2, [pc, #124]	; (8007f64 <HAL_DMA_IRQHandler+0x1fd8>)
 8007ee6:	4293      	cmp	r3, r2
 8007ee8:	d102      	bne.n	8007ef0 <HAL_DMA_IRQHandler+0x1f64>
 8007eea:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007eee:	e01e      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007ef0:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007ef4:	e01b      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007ef6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007efa:	e018      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007efc:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f00:	e015      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007f02:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007f06:	e012      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007f08:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f0c:	e00f      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007f0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f12:	e00c      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007f14:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f18:	e009      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007f1a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f1e:	e006      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007f20:	2310      	movs	r3, #16
 8007f22:	e004      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007f24:	2310      	movs	r3, #16
 8007f26:	e002      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007f28:	2310      	movs	r3, #16
 8007f2a:	e000      	b.n	8007f2e <HAL_DMA_IRQHandler+0x1fa2>
 8007f2c:	2310      	movs	r3, #16
 8007f2e:	4a0f      	ldr	r2, [pc, #60]	; (8007f6c <HAL_DMA_IRQHandler+0x1fe0>)
 8007f30:	60d3      	str	r3, [r2, #12]
 8007f32:	e16b      	b.n	800820c <HAL_DMA_IRQHandler+0x2280>
 8007f34:	40026000 	.word	0x40026000
 8007f38:	40026010 	.word	0x40026010
 8007f3c:	40026410 	.word	0x40026410
 8007f40:	40026070 	.word	0x40026070
 8007f44:	40026470 	.word	0x40026470
 8007f48:	40026028 	.word	0x40026028
 8007f4c:	40026428 	.word	0x40026428
 8007f50:	40026088 	.word	0x40026088
 8007f54:	40026488 	.word	0x40026488
 8007f58:	40026040 	.word	0x40026040
 8007f5c:	40026440 	.word	0x40026440
 8007f60:	400260a0 	.word	0x400260a0
 8007f64:	400264a0 	.word	0x400264a0
 8007f68:	40026458 	.word	0x40026458
 8007f6c:	40026400 	.word	0x40026400
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	461a      	mov	r2, r3
 8007f76:	4b8c      	ldr	r3, [pc, #560]	; (80081a8 <HAL_DMA_IRQHandler+0x221c>)
 8007f78:	429a      	cmp	r2, r3
 8007f7a:	d960      	bls.n	800803e <HAL_DMA_IRQHandler+0x20b2>
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	4a8a      	ldr	r2, [pc, #552]	; (80081ac <HAL_DMA_IRQHandler+0x2220>)
 8007f82:	4293      	cmp	r3, r2
 8007f84:	d057      	beq.n	8008036 <HAL_DMA_IRQHandler+0x20aa>
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	4a89      	ldr	r2, [pc, #548]	; (80081b0 <HAL_DMA_IRQHandler+0x2224>)
 8007f8c:	4293      	cmp	r3, r2
 8007f8e:	d050      	beq.n	8008032 <HAL_DMA_IRQHandler+0x20a6>
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	4a87      	ldr	r2, [pc, #540]	; (80081b4 <HAL_DMA_IRQHandler+0x2228>)
 8007f96:	4293      	cmp	r3, r2
 8007f98:	d049      	beq.n	800802e <HAL_DMA_IRQHandler+0x20a2>
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	4a86      	ldr	r2, [pc, #536]	; (80081b8 <HAL_DMA_IRQHandler+0x222c>)
 8007fa0:	4293      	cmp	r3, r2
 8007fa2:	d042      	beq.n	800802a <HAL_DMA_IRQHandler+0x209e>
 8007fa4:	687b      	ldr	r3, [r7, #4]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	4a84      	ldr	r2, [pc, #528]	; (80081bc <HAL_DMA_IRQHandler+0x2230>)
 8007faa:	4293      	cmp	r3, r2
 8007fac:	d03a      	beq.n	8008024 <HAL_DMA_IRQHandler+0x2098>
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	681b      	ldr	r3, [r3, #0]
 8007fb2:	4a83      	ldr	r2, [pc, #524]	; (80081c0 <HAL_DMA_IRQHandler+0x2234>)
 8007fb4:	4293      	cmp	r3, r2
 8007fb6:	d032      	beq.n	800801e <HAL_DMA_IRQHandler+0x2092>
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	681b      	ldr	r3, [r3, #0]
 8007fbc:	4a81      	ldr	r2, [pc, #516]	; (80081c4 <HAL_DMA_IRQHandler+0x2238>)
 8007fbe:	4293      	cmp	r3, r2
 8007fc0:	d02a      	beq.n	8008018 <HAL_DMA_IRQHandler+0x208c>
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	4a80      	ldr	r2, [pc, #512]	; (80081c8 <HAL_DMA_IRQHandler+0x223c>)
 8007fc8:	4293      	cmp	r3, r2
 8007fca:	d022      	beq.n	8008012 <HAL_DMA_IRQHandler+0x2086>
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	4a7e      	ldr	r2, [pc, #504]	; (80081cc <HAL_DMA_IRQHandler+0x2240>)
 8007fd2:	4293      	cmp	r3, r2
 8007fd4:	d01a      	beq.n	800800c <HAL_DMA_IRQHandler+0x2080>
 8007fd6:	687b      	ldr	r3, [r7, #4]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	4a7d      	ldr	r2, [pc, #500]	; (80081d0 <HAL_DMA_IRQHandler+0x2244>)
 8007fdc:	4293      	cmp	r3, r2
 8007fde:	d012      	beq.n	8008006 <HAL_DMA_IRQHandler+0x207a>
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	4a7b      	ldr	r2, [pc, #492]	; (80081d4 <HAL_DMA_IRQHandler+0x2248>)
 8007fe6:	4293      	cmp	r3, r2
 8007fe8:	d00a      	beq.n	8008000 <HAL_DMA_IRQHandler+0x2074>
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	681b      	ldr	r3, [r3, #0]
 8007fee:	4a7a      	ldr	r2, [pc, #488]	; (80081d8 <HAL_DMA_IRQHandler+0x224c>)
 8007ff0:	4293      	cmp	r3, r2
 8007ff2:	d102      	bne.n	8007ffa <HAL_DMA_IRQHandler+0x206e>
 8007ff4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007ff8:	e01e      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 8007ffa:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8007ffe:	e01b      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 8008000:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008004:	e018      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 8008006:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800800a:	e015      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 800800c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008010:	e012      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 8008012:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008016:	e00f      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 8008018:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800801c:	e00c      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 800801e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008022:	e009      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 8008024:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008028:	e006      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 800802a:	2310      	movs	r3, #16
 800802c:	e004      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 800802e:	2310      	movs	r3, #16
 8008030:	e002      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 8008032:	2310      	movs	r3, #16
 8008034:	e000      	b.n	8008038 <HAL_DMA_IRQHandler+0x20ac>
 8008036:	2310      	movs	r3, #16
 8008038:	4a68      	ldr	r2, [pc, #416]	; (80081dc <HAL_DMA_IRQHandler+0x2250>)
 800803a:	6093      	str	r3, [r2, #8]
 800803c:	e0e6      	b.n	800820c <HAL_DMA_IRQHandler+0x2280>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	461a      	mov	r2, r3
 8008044:	4b66      	ldr	r3, [pc, #408]	; (80081e0 <HAL_DMA_IRQHandler+0x2254>)
 8008046:	429a      	cmp	r2, r3
 8008048:	d960      	bls.n	800810c <HAL_DMA_IRQHandler+0x2180>
 800804a:	687b      	ldr	r3, [r7, #4]
 800804c:	681b      	ldr	r3, [r3, #0]
 800804e:	4a57      	ldr	r2, [pc, #348]	; (80081ac <HAL_DMA_IRQHandler+0x2220>)
 8008050:	4293      	cmp	r3, r2
 8008052:	d057      	beq.n	8008104 <HAL_DMA_IRQHandler+0x2178>
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a55      	ldr	r2, [pc, #340]	; (80081b0 <HAL_DMA_IRQHandler+0x2224>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d050      	beq.n	8008100 <HAL_DMA_IRQHandler+0x2174>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a54      	ldr	r2, [pc, #336]	; (80081b4 <HAL_DMA_IRQHandler+0x2228>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d049      	beq.n	80080fc <HAL_DMA_IRQHandler+0x2170>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	4a52      	ldr	r2, [pc, #328]	; (80081b8 <HAL_DMA_IRQHandler+0x222c>)
 800806e:	4293      	cmp	r3, r2
 8008070:	d042      	beq.n	80080f8 <HAL_DMA_IRQHandler+0x216c>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	4a51      	ldr	r2, [pc, #324]	; (80081bc <HAL_DMA_IRQHandler+0x2230>)
 8008078:	4293      	cmp	r3, r2
 800807a:	d03a      	beq.n	80080f2 <HAL_DMA_IRQHandler+0x2166>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a4f      	ldr	r2, [pc, #316]	; (80081c0 <HAL_DMA_IRQHandler+0x2234>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d032      	beq.n	80080ec <HAL_DMA_IRQHandler+0x2160>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a4e      	ldr	r2, [pc, #312]	; (80081c4 <HAL_DMA_IRQHandler+0x2238>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d02a      	beq.n	80080e6 <HAL_DMA_IRQHandler+0x215a>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a4c      	ldr	r2, [pc, #304]	; (80081c8 <HAL_DMA_IRQHandler+0x223c>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d022      	beq.n	80080e0 <HAL_DMA_IRQHandler+0x2154>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a4b      	ldr	r2, [pc, #300]	; (80081cc <HAL_DMA_IRQHandler+0x2240>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d01a      	beq.n	80080da <HAL_DMA_IRQHandler+0x214e>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a49      	ldr	r2, [pc, #292]	; (80081d0 <HAL_DMA_IRQHandler+0x2244>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d012      	beq.n	80080d4 <HAL_DMA_IRQHandler+0x2148>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a48      	ldr	r2, [pc, #288]	; (80081d4 <HAL_DMA_IRQHandler+0x2248>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d00a      	beq.n	80080ce <HAL_DMA_IRQHandler+0x2142>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a46      	ldr	r2, [pc, #280]	; (80081d8 <HAL_DMA_IRQHandler+0x224c>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d102      	bne.n	80080c8 <HAL_DMA_IRQHandler+0x213c>
 80080c2:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080c6:	e01e      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080c8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80080cc:	e01b      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080ce:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080d2:	e018      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080d4:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080d8:	e015      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080da:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80080de:	e012      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080e4:	e00f      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080e6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080ea:	e00c      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080f0:	e009      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80080f6:	e006      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080f8:	2310      	movs	r3, #16
 80080fa:	e004      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 80080fc:	2310      	movs	r3, #16
 80080fe:	e002      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 8008100:	2310      	movs	r3, #16
 8008102:	e000      	b.n	8008106 <HAL_DMA_IRQHandler+0x217a>
 8008104:	2310      	movs	r3, #16
 8008106:	4a37      	ldr	r2, [pc, #220]	; (80081e4 <HAL_DMA_IRQHandler+0x2258>)
 8008108:	60d3      	str	r3, [r2, #12]
 800810a:	e07f      	b.n	800820c <HAL_DMA_IRQHandler+0x2280>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	4a26      	ldr	r2, [pc, #152]	; (80081ac <HAL_DMA_IRQHandler+0x2220>)
 8008112:	4293      	cmp	r3, r2
 8008114:	d077      	beq.n	8008206 <HAL_DMA_IRQHandler+0x227a>
 8008116:	687b      	ldr	r3, [r7, #4]
 8008118:	681b      	ldr	r3, [r3, #0]
 800811a:	4a25      	ldr	r2, [pc, #148]	; (80081b0 <HAL_DMA_IRQHandler+0x2224>)
 800811c:	4293      	cmp	r3, r2
 800811e:	d070      	beq.n	8008202 <HAL_DMA_IRQHandler+0x2276>
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a23      	ldr	r2, [pc, #140]	; (80081b4 <HAL_DMA_IRQHandler+0x2228>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d069      	beq.n	80081fe <HAL_DMA_IRQHandler+0x2272>
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	4a22      	ldr	r2, [pc, #136]	; (80081b8 <HAL_DMA_IRQHandler+0x222c>)
 8008130:	4293      	cmp	r3, r2
 8008132:	d062      	beq.n	80081fa <HAL_DMA_IRQHandler+0x226e>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	4a20      	ldr	r2, [pc, #128]	; (80081bc <HAL_DMA_IRQHandler+0x2230>)
 800813a:	4293      	cmp	r3, r2
 800813c:	d05a      	beq.n	80081f4 <HAL_DMA_IRQHandler+0x2268>
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	4a1f      	ldr	r2, [pc, #124]	; (80081c0 <HAL_DMA_IRQHandler+0x2234>)
 8008144:	4293      	cmp	r3, r2
 8008146:	d052      	beq.n	80081ee <HAL_DMA_IRQHandler+0x2262>
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	681b      	ldr	r3, [r3, #0]
 800814c:	4a1d      	ldr	r2, [pc, #116]	; (80081c4 <HAL_DMA_IRQHandler+0x2238>)
 800814e:	4293      	cmp	r3, r2
 8008150:	d04a      	beq.n	80081e8 <HAL_DMA_IRQHandler+0x225c>
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	4a1c      	ldr	r2, [pc, #112]	; (80081c8 <HAL_DMA_IRQHandler+0x223c>)
 8008158:	4293      	cmp	r3, r2
 800815a:	d022      	beq.n	80081a2 <HAL_DMA_IRQHandler+0x2216>
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	4a1a      	ldr	r2, [pc, #104]	; (80081cc <HAL_DMA_IRQHandler+0x2240>)
 8008162:	4293      	cmp	r3, r2
 8008164:	d01a      	beq.n	800819c <HAL_DMA_IRQHandler+0x2210>
 8008166:	687b      	ldr	r3, [r7, #4]
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	4a19      	ldr	r2, [pc, #100]	; (80081d0 <HAL_DMA_IRQHandler+0x2244>)
 800816c:	4293      	cmp	r3, r2
 800816e:	d012      	beq.n	8008196 <HAL_DMA_IRQHandler+0x220a>
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	681b      	ldr	r3, [r3, #0]
 8008174:	4a17      	ldr	r2, [pc, #92]	; (80081d4 <HAL_DMA_IRQHandler+0x2248>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d00a      	beq.n	8008190 <HAL_DMA_IRQHandler+0x2204>
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	4a16      	ldr	r2, [pc, #88]	; (80081d8 <HAL_DMA_IRQHandler+0x224c>)
 8008180:	4293      	cmp	r3, r2
 8008182:	d102      	bne.n	800818a <HAL_DMA_IRQHandler+0x21fe>
 8008184:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008188:	e03e      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 800818a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800818e:	e03b      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 8008190:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008194:	e038      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 8008196:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800819a:	e035      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 800819c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80081a0:	e032      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 80081a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081a6:	e02f      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 80081a8:	400260b8 	.word	0x400260b8
 80081ac:	40026010 	.word	0x40026010
 80081b0:	40026410 	.word	0x40026410
 80081b4:	40026070 	.word	0x40026070
 80081b8:	40026470 	.word	0x40026470
 80081bc:	40026028 	.word	0x40026028
 80081c0:	40026428 	.word	0x40026428
 80081c4:	40026088 	.word	0x40026088
 80081c8:	40026488 	.word	0x40026488
 80081cc:	40026040 	.word	0x40026040
 80081d0:	40026440 	.word	0x40026440
 80081d4:	400260a0 	.word	0x400260a0
 80081d8:	400264a0 	.word	0x400264a0
 80081dc:	40026400 	.word	0x40026400
 80081e0:	40026058 	.word	0x40026058
 80081e4:	40026000 	.word	0x40026000
 80081e8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081ec:	e00c      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 80081ee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081f2:	e009      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 80081f4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80081f8:	e006      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 80081fa:	2310      	movs	r3, #16
 80081fc:	e004      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 80081fe:	2310      	movs	r3, #16
 8008200:	e002      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 8008202:	2310      	movs	r3, #16
 8008204:	e000      	b.n	8008208 <HAL_DMA_IRQHandler+0x227c>
 8008206:	2310      	movs	r3, #16
 8008208:	4a74      	ldr	r2, [pc, #464]	; (80083dc <HAL_DMA_IRQHandler+0x2450>)
 800820a:	6093      	str	r3, [r2, #8]

				/* Change DMA peripheral state */
				hdma->State = HAL_DMA_STATE_READY_HALF_MEM0;
 800820c:	687b      	ldr	r3, [r7, #4]
 800820e:	2231      	movs	r2, #49	; 0x31
 8008210:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
			}

			if (hdma->XferHalfCpltCallback != NULL) {
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008218:	2b00      	cmp	r3, #0
 800821a:	d003      	beq.n	8008224 <HAL_DMA_IRQHandler+0x2298>
				/* Half transfer callback */
				hdma->XferHalfCpltCallback(hdma);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008220:	6878      	ldr	r0, [r7, #4]
 8008222:	4798      	blx	r3
			}
		}
	}
	/* Transfer Complete Interrupt management ***********************************/
	if (__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET) {
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	461a      	mov	r2, r3
 800822a:	4b6d      	ldr	r3, [pc, #436]	; (80083e0 <HAL_DMA_IRQHandler+0x2454>)
 800822c:	429a      	cmp	r2, r3
 800822e:	d966      	bls.n	80082fe <HAL_DMA_IRQHandler+0x2372>
 8008230:	4b6c      	ldr	r3, [pc, #432]	; (80083e4 <HAL_DMA_IRQHandler+0x2458>)
 8008232:	685a      	ldr	r2, [r3, #4]
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	496b      	ldr	r1, [pc, #428]	; (80083e8 <HAL_DMA_IRQHandler+0x245c>)
 800823a:	428b      	cmp	r3, r1
 800823c:	d057      	beq.n	80082ee <HAL_DMA_IRQHandler+0x2362>
 800823e:	687b      	ldr	r3, [r7, #4]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	496a      	ldr	r1, [pc, #424]	; (80083ec <HAL_DMA_IRQHandler+0x2460>)
 8008244:	428b      	cmp	r3, r1
 8008246:	d050      	beq.n	80082ea <HAL_DMA_IRQHandler+0x235e>
 8008248:	687b      	ldr	r3, [r7, #4]
 800824a:	681b      	ldr	r3, [r3, #0]
 800824c:	4968      	ldr	r1, [pc, #416]	; (80083f0 <HAL_DMA_IRQHandler+0x2464>)
 800824e:	428b      	cmp	r3, r1
 8008250:	d049      	beq.n	80082e6 <HAL_DMA_IRQHandler+0x235a>
 8008252:	687b      	ldr	r3, [r7, #4]
 8008254:	681b      	ldr	r3, [r3, #0]
 8008256:	4967      	ldr	r1, [pc, #412]	; (80083f4 <HAL_DMA_IRQHandler+0x2468>)
 8008258:	428b      	cmp	r3, r1
 800825a:	d042      	beq.n	80082e2 <HAL_DMA_IRQHandler+0x2356>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4965      	ldr	r1, [pc, #404]	; (80083f8 <HAL_DMA_IRQHandler+0x246c>)
 8008262:	428b      	cmp	r3, r1
 8008264:	d03a      	beq.n	80082dc <HAL_DMA_IRQHandler+0x2350>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	4964      	ldr	r1, [pc, #400]	; (80083fc <HAL_DMA_IRQHandler+0x2470>)
 800826c:	428b      	cmp	r3, r1
 800826e:	d032      	beq.n	80082d6 <HAL_DMA_IRQHandler+0x234a>
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	4962      	ldr	r1, [pc, #392]	; (8008400 <HAL_DMA_IRQHandler+0x2474>)
 8008276:	428b      	cmp	r3, r1
 8008278:	d02a      	beq.n	80082d0 <HAL_DMA_IRQHandler+0x2344>
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4961      	ldr	r1, [pc, #388]	; (8008404 <HAL_DMA_IRQHandler+0x2478>)
 8008280:	428b      	cmp	r3, r1
 8008282:	d022      	beq.n	80082ca <HAL_DMA_IRQHandler+0x233e>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	681b      	ldr	r3, [r3, #0]
 8008288:	495f      	ldr	r1, [pc, #380]	; (8008408 <HAL_DMA_IRQHandler+0x247c>)
 800828a:	428b      	cmp	r3, r1
 800828c:	d01a      	beq.n	80082c4 <HAL_DMA_IRQHandler+0x2338>
 800828e:	687b      	ldr	r3, [r7, #4]
 8008290:	681b      	ldr	r3, [r3, #0]
 8008292:	495e      	ldr	r1, [pc, #376]	; (800840c <HAL_DMA_IRQHandler+0x2480>)
 8008294:	428b      	cmp	r3, r1
 8008296:	d012      	beq.n	80082be <HAL_DMA_IRQHandler+0x2332>
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	495c      	ldr	r1, [pc, #368]	; (8008410 <HAL_DMA_IRQHandler+0x2484>)
 800829e:	428b      	cmp	r3, r1
 80082a0:	d00a      	beq.n	80082b8 <HAL_DMA_IRQHandler+0x232c>
 80082a2:	687b      	ldr	r3, [r7, #4]
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	495b      	ldr	r1, [pc, #364]	; (8008414 <HAL_DMA_IRQHandler+0x2488>)
 80082a8:	428b      	cmp	r3, r1
 80082aa:	d102      	bne.n	80082b2 <HAL_DMA_IRQHandler+0x2326>
 80082ac:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80082b0:	e01e      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082b2:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80082b6:	e01b      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082b8:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80082bc:	e018      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082be:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80082c2:	e015      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082c4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80082c8:	e012      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80082ce:	e00f      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082d0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80082d4:	e00c      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082d6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80082da:	e009      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082dc:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80082e0:	e006      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082e2:	2320      	movs	r3, #32
 80082e4:	e004      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082e6:	2320      	movs	r3, #32
 80082e8:	e002      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082ea:	2320      	movs	r3, #32
 80082ec:	e000      	b.n	80082f0 <HAL_DMA_IRQHandler+0x2364>
 80082ee:	2320      	movs	r3, #32
 80082f0:	4013      	ands	r3, r2
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	bf14      	ite	ne
 80082f6:	2301      	movne	r3, #1
 80082f8:	2300      	moveq	r3, #0
 80082fa:	b2db      	uxtb	r3, r3
 80082fc:	e17d      	b.n	80085fa <HAL_DMA_IRQHandler+0x266e>
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	461a      	mov	r2, r3
 8008304:	4b44      	ldr	r3, [pc, #272]	; (8008418 <HAL_DMA_IRQHandler+0x248c>)
 8008306:	429a      	cmp	r2, r3
 8008308:	f240 8088 	bls.w	800841c <HAL_DMA_IRQHandler+0x2490>
 800830c:	4b35      	ldr	r3, [pc, #212]	; (80083e4 <HAL_DMA_IRQHandler+0x2458>)
 800830e:	681a      	ldr	r2, [r3, #0]
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	681b      	ldr	r3, [r3, #0]
 8008314:	4934      	ldr	r1, [pc, #208]	; (80083e8 <HAL_DMA_IRQHandler+0x245c>)
 8008316:	428b      	cmp	r3, r1
 8008318:	d057      	beq.n	80083ca <HAL_DMA_IRQHandler+0x243e>
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	4933      	ldr	r1, [pc, #204]	; (80083ec <HAL_DMA_IRQHandler+0x2460>)
 8008320:	428b      	cmp	r3, r1
 8008322:	d050      	beq.n	80083c6 <HAL_DMA_IRQHandler+0x243a>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	681b      	ldr	r3, [r3, #0]
 8008328:	4931      	ldr	r1, [pc, #196]	; (80083f0 <HAL_DMA_IRQHandler+0x2464>)
 800832a:	428b      	cmp	r3, r1
 800832c:	d049      	beq.n	80083c2 <HAL_DMA_IRQHandler+0x2436>
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	681b      	ldr	r3, [r3, #0]
 8008332:	4930      	ldr	r1, [pc, #192]	; (80083f4 <HAL_DMA_IRQHandler+0x2468>)
 8008334:	428b      	cmp	r3, r1
 8008336:	d042      	beq.n	80083be <HAL_DMA_IRQHandler+0x2432>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	492e      	ldr	r1, [pc, #184]	; (80083f8 <HAL_DMA_IRQHandler+0x246c>)
 800833e:	428b      	cmp	r3, r1
 8008340:	d03a      	beq.n	80083b8 <HAL_DMA_IRQHandler+0x242c>
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	492d      	ldr	r1, [pc, #180]	; (80083fc <HAL_DMA_IRQHandler+0x2470>)
 8008348:	428b      	cmp	r3, r1
 800834a:	d032      	beq.n	80083b2 <HAL_DMA_IRQHandler+0x2426>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	681b      	ldr	r3, [r3, #0]
 8008350:	492b      	ldr	r1, [pc, #172]	; (8008400 <HAL_DMA_IRQHandler+0x2474>)
 8008352:	428b      	cmp	r3, r1
 8008354:	d02a      	beq.n	80083ac <HAL_DMA_IRQHandler+0x2420>
 8008356:	687b      	ldr	r3, [r7, #4]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	492a      	ldr	r1, [pc, #168]	; (8008404 <HAL_DMA_IRQHandler+0x2478>)
 800835c:	428b      	cmp	r3, r1
 800835e:	d022      	beq.n	80083a6 <HAL_DMA_IRQHandler+0x241a>
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	4928      	ldr	r1, [pc, #160]	; (8008408 <HAL_DMA_IRQHandler+0x247c>)
 8008366:	428b      	cmp	r3, r1
 8008368:	d01a      	beq.n	80083a0 <HAL_DMA_IRQHandler+0x2414>
 800836a:	687b      	ldr	r3, [r7, #4]
 800836c:	681b      	ldr	r3, [r3, #0]
 800836e:	4927      	ldr	r1, [pc, #156]	; (800840c <HAL_DMA_IRQHandler+0x2480>)
 8008370:	428b      	cmp	r3, r1
 8008372:	d012      	beq.n	800839a <HAL_DMA_IRQHandler+0x240e>
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4925      	ldr	r1, [pc, #148]	; (8008410 <HAL_DMA_IRQHandler+0x2484>)
 800837a:	428b      	cmp	r3, r1
 800837c:	d00a      	beq.n	8008394 <HAL_DMA_IRQHandler+0x2408>
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	4924      	ldr	r1, [pc, #144]	; (8008414 <HAL_DMA_IRQHandler+0x2488>)
 8008384:	428b      	cmp	r3, r1
 8008386:	d102      	bne.n	800838e <HAL_DMA_IRQHandler+0x2402>
 8008388:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800838c:	e01e      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 800838e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008392:	e01b      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 8008394:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008398:	e018      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 800839a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800839e:	e015      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 80083a0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80083a4:	e012      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 80083a6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083aa:	e00f      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 80083ac:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083b0:	e00c      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 80083b2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083b6:	e009      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 80083b8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083bc:	e006      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 80083be:	2320      	movs	r3, #32
 80083c0:	e004      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 80083c2:	2320      	movs	r3, #32
 80083c4:	e002      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 80083c6:	2320      	movs	r3, #32
 80083c8:	e000      	b.n	80083cc <HAL_DMA_IRQHandler+0x2440>
 80083ca:	2320      	movs	r3, #32
 80083cc:	4013      	ands	r3, r2
 80083ce:	2b00      	cmp	r3, #0
 80083d0:	bf14      	ite	ne
 80083d2:	2301      	movne	r3, #1
 80083d4:	2300      	moveq	r3, #0
 80083d6:	b2db      	uxtb	r3, r3
 80083d8:	e10f      	b.n	80085fa <HAL_DMA_IRQHandler+0x266e>
 80083da:	bf00      	nop
 80083dc:	40026000 	.word	0x40026000
 80083e0:	40026458 	.word	0x40026458
 80083e4:	40026400 	.word	0x40026400
 80083e8:	40026010 	.word	0x40026010
 80083ec:	40026410 	.word	0x40026410
 80083f0:	40026070 	.word	0x40026070
 80083f4:	40026470 	.word	0x40026470
 80083f8:	40026028 	.word	0x40026028
 80083fc:	40026428 	.word	0x40026428
 8008400:	40026088 	.word	0x40026088
 8008404:	40026488 	.word	0x40026488
 8008408:	40026040 	.word	0x40026040
 800840c:	40026440 	.word	0x40026440
 8008410:	400260a0 	.word	0x400260a0
 8008414:	400264a0 	.word	0x400264a0
 8008418:	400260b8 	.word	0x400260b8
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	681b      	ldr	r3, [r3, #0]
 8008420:	461a      	mov	r2, r3
 8008422:	4b64      	ldr	r3, [pc, #400]	; (80085b4 <HAL_DMA_IRQHandler+0x2628>)
 8008424:	429a      	cmp	r2, r3
 8008426:	d966      	bls.n	80084f6 <HAL_DMA_IRQHandler+0x256a>
 8008428:	4b63      	ldr	r3, [pc, #396]	; (80085b8 <HAL_DMA_IRQHandler+0x262c>)
 800842a:	685a      	ldr	r2, [r3, #4]
 800842c:	687b      	ldr	r3, [r7, #4]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	4962      	ldr	r1, [pc, #392]	; (80085bc <HAL_DMA_IRQHandler+0x2630>)
 8008432:	428b      	cmp	r3, r1
 8008434:	d057      	beq.n	80084e6 <HAL_DMA_IRQHandler+0x255a>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	4961      	ldr	r1, [pc, #388]	; (80085c0 <HAL_DMA_IRQHandler+0x2634>)
 800843c:	428b      	cmp	r3, r1
 800843e:	d050      	beq.n	80084e2 <HAL_DMA_IRQHandler+0x2556>
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	681b      	ldr	r3, [r3, #0]
 8008444:	495f      	ldr	r1, [pc, #380]	; (80085c4 <HAL_DMA_IRQHandler+0x2638>)
 8008446:	428b      	cmp	r3, r1
 8008448:	d049      	beq.n	80084de <HAL_DMA_IRQHandler+0x2552>
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	495e      	ldr	r1, [pc, #376]	; (80085c8 <HAL_DMA_IRQHandler+0x263c>)
 8008450:	428b      	cmp	r3, r1
 8008452:	d042      	beq.n	80084da <HAL_DMA_IRQHandler+0x254e>
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	495c      	ldr	r1, [pc, #368]	; (80085cc <HAL_DMA_IRQHandler+0x2640>)
 800845a:	428b      	cmp	r3, r1
 800845c:	d03a      	beq.n	80084d4 <HAL_DMA_IRQHandler+0x2548>
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	681b      	ldr	r3, [r3, #0]
 8008462:	495b      	ldr	r1, [pc, #364]	; (80085d0 <HAL_DMA_IRQHandler+0x2644>)
 8008464:	428b      	cmp	r3, r1
 8008466:	d032      	beq.n	80084ce <HAL_DMA_IRQHandler+0x2542>
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	4959      	ldr	r1, [pc, #356]	; (80085d4 <HAL_DMA_IRQHandler+0x2648>)
 800846e:	428b      	cmp	r3, r1
 8008470:	d02a      	beq.n	80084c8 <HAL_DMA_IRQHandler+0x253c>
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	4958      	ldr	r1, [pc, #352]	; (80085d8 <HAL_DMA_IRQHandler+0x264c>)
 8008478:	428b      	cmp	r3, r1
 800847a:	d022      	beq.n	80084c2 <HAL_DMA_IRQHandler+0x2536>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4956      	ldr	r1, [pc, #344]	; (80085dc <HAL_DMA_IRQHandler+0x2650>)
 8008482:	428b      	cmp	r3, r1
 8008484:	d01a      	beq.n	80084bc <HAL_DMA_IRQHandler+0x2530>
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	4955      	ldr	r1, [pc, #340]	; (80085e0 <HAL_DMA_IRQHandler+0x2654>)
 800848c:	428b      	cmp	r3, r1
 800848e:	d012      	beq.n	80084b6 <HAL_DMA_IRQHandler+0x252a>
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	4953      	ldr	r1, [pc, #332]	; (80085e4 <HAL_DMA_IRQHandler+0x2658>)
 8008496:	428b      	cmp	r3, r1
 8008498:	d00a      	beq.n	80084b0 <HAL_DMA_IRQHandler+0x2524>
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	4952      	ldr	r1, [pc, #328]	; (80085e8 <HAL_DMA_IRQHandler+0x265c>)
 80084a0:	428b      	cmp	r3, r1
 80084a2:	d102      	bne.n	80084aa <HAL_DMA_IRQHandler+0x251e>
 80084a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80084a8:	e01e      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80084ae:	e01b      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80084b4:	e018      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80084ba:	e015      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80084c0:	e012      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084c6:	e00f      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084cc:	e00c      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084d2:	e009      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80084d8:	e006      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084da:	2320      	movs	r3, #32
 80084dc:	e004      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084de:	2320      	movs	r3, #32
 80084e0:	e002      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084e2:	2320      	movs	r3, #32
 80084e4:	e000      	b.n	80084e8 <HAL_DMA_IRQHandler+0x255c>
 80084e6:	2320      	movs	r3, #32
 80084e8:	4013      	ands	r3, r2
 80084ea:	2b00      	cmp	r3, #0
 80084ec:	bf14      	ite	ne
 80084ee:	2301      	movne	r3, #1
 80084f0:	2300      	moveq	r3, #0
 80084f2:	b2db      	uxtb	r3, r3
 80084f4:	e081      	b.n	80085fa <HAL_DMA_IRQHandler+0x266e>
 80084f6:	4b30      	ldr	r3, [pc, #192]	; (80085b8 <HAL_DMA_IRQHandler+0x262c>)
 80084f8:	681a      	ldr	r2, [r3, #0]
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	492f      	ldr	r1, [pc, #188]	; (80085bc <HAL_DMA_IRQHandler+0x2630>)
 8008500:	428b      	cmp	r3, r1
 8008502:	d073      	beq.n	80085ec <HAL_DMA_IRQHandler+0x2660>
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	681b      	ldr	r3, [r3, #0]
 8008508:	492d      	ldr	r1, [pc, #180]	; (80085c0 <HAL_DMA_IRQHandler+0x2634>)
 800850a:	428b      	cmp	r3, r1
 800850c:	d050      	beq.n	80085b0 <HAL_DMA_IRQHandler+0x2624>
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	681b      	ldr	r3, [r3, #0]
 8008512:	492c      	ldr	r1, [pc, #176]	; (80085c4 <HAL_DMA_IRQHandler+0x2638>)
 8008514:	428b      	cmp	r3, r1
 8008516:	d049      	beq.n	80085ac <HAL_DMA_IRQHandler+0x2620>
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	492a      	ldr	r1, [pc, #168]	; (80085c8 <HAL_DMA_IRQHandler+0x263c>)
 800851e:	428b      	cmp	r3, r1
 8008520:	d042      	beq.n	80085a8 <HAL_DMA_IRQHandler+0x261c>
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	4929      	ldr	r1, [pc, #164]	; (80085cc <HAL_DMA_IRQHandler+0x2640>)
 8008528:	428b      	cmp	r3, r1
 800852a:	d03a      	beq.n	80085a2 <HAL_DMA_IRQHandler+0x2616>
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	4927      	ldr	r1, [pc, #156]	; (80085d0 <HAL_DMA_IRQHandler+0x2644>)
 8008532:	428b      	cmp	r3, r1
 8008534:	d032      	beq.n	800859c <HAL_DMA_IRQHandler+0x2610>
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	4926      	ldr	r1, [pc, #152]	; (80085d4 <HAL_DMA_IRQHandler+0x2648>)
 800853c:	428b      	cmp	r3, r1
 800853e:	d02a      	beq.n	8008596 <HAL_DMA_IRQHandler+0x260a>
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	4924      	ldr	r1, [pc, #144]	; (80085d8 <HAL_DMA_IRQHandler+0x264c>)
 8008546:	428b      	cmp	r3, r1
 8008548:	d022      	beq.n	8008590 <HAL_DMA_IRQHandler+0x2604>
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	681b      	ldr	r3, [r3, #0]
 800854e:	4923      	ldr	r1, [pc, #140]	; (80085dc <HAL_DMA_IRQHandler+0x2650>)
 8008550:	428b      	cmp	r3, r1
 8008552:	d01a      	beq.n	800858a <HAL_DMA_IRQHandler+0x25fe>
 8008554:	687b      	ldr	r3, [r7, #4]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	4921      	ldr	r1, [pc, #132]	; (80085e0 <HAL_DMA_IRQHandler+0x2654>)
 800855a:	428b      	cmp	r3, r1
 800855c:	d012      	beq.n	8008584 <HAL_DMA_IRQHandler+0x25f8>
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	4920      	ldr	r1, [pc, #128]	; (80085e4 <HAL_DMA_IRQHandler+0x2658>)
 8008564:	428b      	cmp	r3, r1
 8008566:	d00a      	beq.n	800857e <HAL_DMA_IRQHandler+0x25f2>
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	491e      	ldr	r1, [pc, #120]	; (80085e8 <HAL_DMA_IRQHandler+0x265c>)
 800856e:	428b      	cmp	r3, r1
 8008570:	d102      	bne.n	8008578 <HAL_DMA_IRQHandler+0x25ec>
 8008572:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008576:	e03a      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 8008578:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800857c:	e037      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 800857e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008582:	e034      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 8008584:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008588:	e031      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 800858a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800858e:	e02e      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 8008590:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008594:	e02b      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 8008596:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800859a:	e028      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 800859c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085a0:	e025      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 80085a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80085a6:	e022      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 80085a8:	2320      	movs	r3, #32
 80085aa:	e020      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 80085ac:	2320      	movs	r3, #32
 80085ae:	e01e      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 80085b0:	2320      	movs	r3, #32
 80085b2:	e01c      	b.n	80085ee <HAL_DMA_IRQHandler+0x2662>
 80085b4:	40026058 	.word	0x40026058
 80085b8:	40026000 	.word	0x40026000
 80085bc:	40026010 	.word	0x40026010
 80085c0:	40026410 	.word	0x40026410
 80085c4:	40026070 	.word	0x40026070
 80085c8:	40026470 	.word	0x40026470
 80085cc:	40026028 	.word	0x40026028
 80085d0:	40026428 	.word	0x40026428
 80085d4:	40026088 	.word	0x40026088
 80085d8:	40026488 	.word	0x40026488
 80085dc:	40026040 	.word	0x40026040
 80085e0:	40026440 	.word	0x40026440
 80085e4:	400260a0 	.word	0x400260a0
 80085e8:	400264a0 	.word	0x400264a0
 80085ec:	2320      	movs	r3, #32
 80085ee:	4013      	ands	r3, r2
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	bf14      	ite	ne
 80085f4:	2301      	movne	r3, #1
 80085f6:	2300      	moveq	r3, #0
 80085f8:	b2db      	uxtb	r3, r3
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	f000 83e0 	beq.w	8008dc0 <HAL_DMA_IRQHandler+0x2e34>
		if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET) {
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	681b      	ldr	r3, [r3, #0]
 8008606:	f003 0310 	and.w	r3, r3, #16
 800860a:	2b00      	cmp	r3, #0
 800860c:	f000 83d8 	beq.w	8008dc0 <HAL_DMA_IRQHandler+0x2e34>
			if (((hdma->Instance->CR) & (uint32_t) (DMA_SxCR_DBM)) != 0) {
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	681b      	ldr	r3, [r3, #0]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800861a:	2b00      	cmp	r3, #0
 800861c:	f000 81da 	beq.w	80089d4 <HAL_DMA_IRQHandler+0x2a48>
				/* Clear the transfer complete flag */
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	461a      	mov	r2, r3
 8008626:	4b8d      	ldr	r3, [pc, #564]	; (800885c <HAL_DMA_IRQHandler+0x28d0>)
 8008628:	429a      	cmp	r2, r3
 800862a:	d960      	bls.n	80086ee <HAL_DMA_IRQHandler+0x2762>
 800862c:	687b      	ldr	r3, [r7, #4]
 800862e:	681b      	ldr	r3, [r3, #0]
 8008630:	4a8b      	ldr	r2, [pc, #556]	; (8008860 <HAL_DMA_IRQHandler+0x28d4>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d057      	beq.n	80086e6 <HAL_DMA_IRQHandler+0x275a>
 8008636:	687b      	ldr	r3, [r7, #4]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	4a8a      	ldr	r2, [pc, #552]	; (8008864 <HAL_DMA_IRQHandler+0x28d8>)
 800863c:	4293      	cmp	r3, r2
 800863e:	d050      	beq.n	80086e2 <HAL_DMA_IRQHandler+0x2756>
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	681b      	ldr	r3, [r3, #0]
 8008644:	4a88      	ldr	r2, [pc, #544]	; (8008868 <HAL_DMA_IRQHandler+0x28dc>)
 8008646:	4293      	cmp	r3, r2
 8008648:	d049      	beq.n	80086de <HAL_DMA_IRQHandler+0x2752>
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	4a87      	ldr	r2, [pc, #540]	; (800886c <HAL_DMA_IRQHandler+0x28e0>)
 8008650:	4293      	cmp	r3, r2
 8008652:	d042      	beq.n	80086da <HAL_DMA_IRQHandler+0x274e>
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a85      	ldr	r2, [pc, #532]	; (8008870 <HAL_DMA_IRQHandler+0x28e4>)
 800865a:	4293      	cmp	r3, r2
 800865c:	d03a      	beq.n	80086d4 <HAL_DMA_IRQHandler+0x2748>
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	4a84      	ldr	r2, [pc, #528]	; (8008874 <HAL_DMA_IRQHandler+0x28e8>)
 8008664:	4293      	cmp	r3, r2
 8008666:	d032      	beq.n	80086ce <HAL_DMA_IRQHandler+0x2742>
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	4a82      	ldr	r2, [pc, #520]	; (8008878 <HAL_DMA_IRQHandler+0x28ec>)
 800866e:	4293      	cmp	r3, r2
 8008670:	d02a      	beq.n	80086c8 <HAL_DMA_IRQHandler+0x273c>
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	681b      	ldr	r3, [r3, #0]
 8008676:	4a81      	ldr	r2, [pc, #516]	; (800887c <HAL_DMA_IRQHandler+0x28f0>)
 8008678:	4293      	cmp	r3, r2
 800867a:	d022      	beq.n	80086c2 <HAL_DMA_IRQHandler+0x2736>
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	4a7f      	ldr	r2, [pc, #508]	; (8008880 <HAL_DMA_IRQHandler+0x28f4>)
 8008682:	4293      	cmp	r3, r2
 8008684:	d01a      	beq.n	80086bc <HAL_DMA_IRQHandler+0x2730>
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	4a7e      	ldr	r2, [pc, #504]	; (8008884 <HAL_DMA_IRQHandler+0x28f8>)
 800868c:	4293      	cmp	r3, r2
 800868e:	d012      	beq.n	80086b6 <HAL_DMA_IRQHandler+0x272a>
 8008690:	687b      	ldr	r3, [r7, #4]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	4a7c      	ldr	r2, [pc, #496]	; (8008888 <HAL_DMA_IRQHandler+0x28fc>)
 8008696:	4293      	cmp	r3, r2
 8008698:	d00a      	beq.n	80086b0 <HAL_DMA_IRQHandler+0x2724>
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	4a7b      	ldr	r2, [pc, #492]	; (800888c <HAL_DMA_IRQHandler+0x2900>)
 80086a0:	4293      	cmp	r3, r2
 80086a2:	d102      	bne.n	80086aa <HAL_DMA_IRQHandler+0x271e>
 80086a4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086a8:	e01e      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086aa:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80086ae:	e01b      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086b0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086b4:	e018      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086b6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086ba:	e015      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086bc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80086c0:	e012      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086c6:	e00f      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086cc:	e00c      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086ce:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086d2:	e009      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086d4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80086d8:	e006      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086da:	2320      	movs	r3, #32
 80086dc:	e004      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086de:	2320      	movs	r3, #32
 80086e0:	e002      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086e2:	2320      	movs	r3, #32
 80086e4:	e000      	b.n	80086e8 <HAL_DMA_IRQHandler+0x275c>
 80086e6:	2320      	movs	r3, #32
 80086e8:	4a69      	ldr	r2, [pc, #420]	; (8008890 <HAL_DMA_IRQHandler+0x2904>)
 80086ea:	60d3      	str	r3, [r2, #12]
 80086ec:	e14f      	b.n	800898e <HAL_DMA_IRQHandler+0x2a02>
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	461a      	mov	r2, r3
 80086f4:	4b67      	ldr	r3, [pc, #412]	; (8008894 <HAL_DMA_IRQHandler+0x2908>)
 80086f6:	429a      	cmp	r2, r3
 80086f8:	d960      	bls.n	80087bc <HAL_DMA_IRQHandler+0x2830>
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	4a58      	ldr	r2, [pc, #352]	; (8008860 <HAL_DMA_IRQHandler+0x28d4>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d057      	beq.n	80087b4 <HAL_DMA_IRQHandler+0x2828>
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	4a56      	ldr	r2, [pc, #344]	; (8008864 <HAL_DMA_IRQHandler+0x28d8>)
 800870a:	4293      	cmp	r3, r2
 800870c:	d050      	beq.n	80087b0 <HAL_DMA_IRQHandler+0x2824>
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	4a55      	ldr	r2, [pc, #340]	; (8008868 <HAL_DMA_IRQHandler+0x28dc>)
 8008714:	4293      	cmp	r3, r2
 8008716:	d049      	beq.n	80087ac <HAL_DMA_IRQHandler+0x2820>
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	681b      	ldr	r3, [r3, #0]
 800871c:	4a53      	ldr	r2, [pc, #332]	; (800886c <HAL_DMA_IRQHandler+0x28e0>)
 800871e:	4293      	cmp	r3, r2
 8008720:	d042      	beq.n	80087a8 <HAL_DMA_IRQHandler+0x281c>
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	4a52      	ldr	r2, [pc, #328]	; (8008870 <HAL_DMA_IRQHandler+0x28e4>)
 8008728:	4293      	cmp	r3, r2
 800872a:	d03a      	beq.n	80087a2 <HAL_DMA_IRQHandler+0x2816>
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	681b      	ldr	r3, [r3, #0]
 8008730:	4a50      	ldr	r2, [pc, #320]	; (8008874 <HAL_DMA_IRQHandler+0x28e8>)
 8008732:	4293      	cmp	r3, r2
 8008734:	d032      	beq.n	800879c <HAL_DMA_IRQHandler+0x2810>
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a4f      	ldr	r2, [pc, #316]	; (8008878 <HAL_DMA_IRQHandler+0x28ec>)
 800873c:	4293      	cmp	r3, r2
 800873e:	d02a      	beq.n	8008796 <HAL_DMA_IRQHandler+0x280a>
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a4d      	ldr	r2, [pc, #308]	; (800887c <HAL_DMA_IRQHandler+0x28f0>)
 8008746:	4293      	cmp	r3, r2
 8008748:	d022      	beq.n	8008790 <HAL_DMA_IRQHandler+0x2804>
 800874a:	687b      	ldr	r3, [r7, #4]
 800874c:	681b      	ldr	r3, [r3, #0]
 800874e:	4a4c      	ldr	r2, [pc, #304]	; (8008880 <HAL_DMA_IRQHandler+0x28f4>)
 8008750:	4293      	cmp	r3, r2
 8008752:	d01a      	beq.n	800878a <HAL_DMA_IRQHandler+0x27fe>
 8008754:	687b      	ldr	r3, [r7, #4]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	4a4a      	ldr	r2, [pc, #296]	; (8008884 <HAL_DMA_IRQHandler+0x28f8>)
 800875a:	4293      	cmp	r3, r2
 800875c:	d012      	beq.n	8008784 <HAL_DMA_IRQHandler+0x27f8>
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	4a49      	ldr	r2, [pc, #292]	; (8008888 <HAL_DMA_IRQHandler+0x28fc>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d00a      	beq.n	800877e <HAL_DMA_IRQHandler+0x27f2>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	4a47      	ldr	r2, [pc, #284]	; (800888c <HAL_DMA_IRQHandler+0x2900>)
 800876e:	4293      	cmp	r3, r2
 8008770:	d102      	bne.n	8008778 <HAL_DMA_IRQHandler+0x27ec>
 8008772:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008776:	e01e      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 8008778:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800877c:	e01b      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 800877e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008782:	e018      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 8008784:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008788:	e015      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 800878a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800878e:	e012      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 8008790:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008794:	e00f      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 8008796:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800879a:	e00c      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 800879c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087a0:	e009      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 80087a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80087a6:	e006      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 80087a8:	2320      	movs	r3, #32
 80087aa:	e004      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 80087ac:	2320      	movs	r3, #32
 80087ae:	e002      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 80087b0:	2320      	movs	r3, #32
 80087b2:	e000      	b.n	80087b6 <HAL_DMA_IRQHandler+0x282a>
 80087b4:	2320      	movs	r3, #32
 80087b6:	4a36      	ldr	r2, [pc, #216]	; (8008890 <HAL_DMA_IRQHandler+0x2904>)
 80087b8:	6093      	str	r3, [r2, #8]
 80087ba:	e0e8      	b.n	800898e <HAL_DMA_IRQHandler+0x2a02>
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	461a      	mov	r2, r3
 80087c2:	4b35      	ldr	r3, [pc, #212]	; (8008898 <HAL_DMA_IRQHandler+0x290c>)
 80087c4:	429a      	cmp	r2, r3
 80087c6:	f240 8082 	bls.w	80088ce <HAL_DMA_IRQHandler+0x2942>
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	4a24      	ldr	r2, [pc, #144]	; (8008860 <HAL_DMA_IRQHandler+0x28d4>)
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d078      	beq.n	80088c6 <HAL_DMA_IRQHandler+0x293a>
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	4a22      	ldr	r2, [pc, #136]	; (8008864 <HAL_DMA_IRQHandler+0x28d8>)
 80087da:	4293      	cmp	r3, r2
 80087dc:	d071      	beq.n	80088c2 <HAL_DMA_IRQHandler+0x2936>
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	4a21      	ldr	r2, [pc, #132]	; (8008868 <HAL_DMA_IRQHandler+0x28dc>)
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d06a      	beq.n	80088be <HAL_DMA_IRQHandler+0x2932>
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	4a1f      	ldr	r2, [pc, #124]	; (800886c <HAL_DMA_IRQHandler+0x28e0>)
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d063      	beq.n	80088ba <HAL_DMA_IRQHandler+0x292e>
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	4a1e      	ldr	r2, [pc, #120]	; (8008870 <HAL_DMA_IRQHandler+0x28e4>)
 80087f8:	4293      	cmp	r3, r2
 80087fa:	d05b      	beq.n	80088b4 <HAL_DMA_IRQHandler+0x2928>
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	681b      	ldr	r3, [r3, #0]
 8008800:	4a1c      	ldr	r2, [pc, #112]	; (8008874 <HAL_DMA_IRQHandler+0x28e8>)
 8008802:	4293      	cmp	r3, r2
 8008804:	d053      	beq.n	80088ae <HAL_DMA_IRQHandler+0x2922>
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	4a1b      	ldr	r2, [pc, #108]	; (8008878 <HAL_DMA_IRQHandler+0x28ec>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d04b      	beq.n	80088a8 <HAL_DMA_IRQHandler+0x291c>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	4a19      	ldr	r2, [pc, #100]	; (800887c <HAL_DMA_IRQHandler+0x28f0>)
 8008816:	4293      	cmp	r3, r2
 8008818:	d043      	beq.n	80088a2 <HAL_DMA_IRQHandler+0x2916>
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	681b      	ldr	r3, [r3, #0]
 800881e:	4a18      	ldr	r2, [pc, #96]	; (8008880 <HAL_DMA_IRQHandler+0x28f4>)
 8008820:	4293      	cmp	r3, r2
 8008822:	d03b      	beq.n	800889c <HAL_DMA_IRQHandler+0x2910>
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	4a16      	ldr	r2, [pc, #88]	; (8008884 <HAL_DMA_IRQHandler+0x28f8>)
 800882a:	4293      	cmp	r3, r2
 800882c:	d012      	beq.n	8008854 <HAL_DMA_IRQHandler+0x28c8>
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	681b      	ldr	r3, [r3, #0]
 8008832:	4a15      	ldr	r2, [pc, #84]	; (8008888 <HAL_DMA_IRQHandler+0x28fc>)
 8008834:	4293      	cmp	r3, r2
 8008836:	d00a      	beq.n	800884e <HAL_DMA_IRQHandler+0x28c2>
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	4a13      	ldr	r2, [pc, #76]	; (800888c <HAL_DMA_IRQHandler+0x2900>)
 800883e:	4293      	cmp	r3, r2
 8008840:	d102      	bne.n	8008848 <HAL_DMA_IRQHandler+0x28bc>
 8008842:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008846:	e03f      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 8008848:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800884c:	e03c      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 800884e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008852:	e039      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 8008854:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008858:	e036      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 800885a:	bf00      	nop
 800885c:	40026458 	.word	0x40026458
 8008860:	40026010 	.word	0x40026010
 8008864:	40026410 	.word	0x40026410
 8008868:	40026070 	.word	0x40026070
 800886c:	40026470 	.word	0x40026470
 8008870:	40026028 	.word	0x40026028
 8008874:	40026428 	.word	0x40026428
 8008878:	40026088 	.word	0x40026088
 800887c:	40026488 	.word	0x40026488
 8008880:	40026040 	.word	0x40026040
 8008884:	40026440 	.word	0x40026440
 8008888:	400260a0 	.word	0x400260a0
 800888c:	400264a0 	.word	0x400264a0
 8008890:	40026400 	.word	0x40026400
 8008894:	400260b8 	.word	0x400260b8
 8008898:	40026058 	.word	0x40026058
 800889c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80088a0:	e012      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 80088a2:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088a6:	e00f      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 80088a8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088ac:	e00c      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 80088ae:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088b2:	e009      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 80088b4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80088b8:	e006      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 80088ba:	2320      	movs	r3, #32
 80088bc:	e004      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 80088be:	2320      	movs	r3, #32
 80088c0:	e002      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 80088c2:	2320      	movs	r3, #32
 80088c4:	e000      	b.n	80088c8 <HAL_DMA_IRQHandler+0x293c>
 80088c6:	2320      	movs	r3, #32
 80088c8:	4a7d      	ldr	r2, [pc, #500]	; (8008ac0 <HAL_DMA_IRQHandler+0x2b34>)
 80088ca:	60d3      	str	r3, [r2, #12]
 80088cc:	e05f      	b.n	800898e <HAL_DMA_IRQHandler+0x2a02>
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	681b      	ldr	r3, [r3, #0]
 80088d2:	4a7c      	ldr	r2, [pc, #496]	; (8008ac4 <HAL_DMA_IRQHandler+0x2b38>)
 80088d4:	4293      	cmp	r3, r2
 80088d6:	d057      	beq.n	8008988 <HAL_DMA_IRQHandler+0x29fc>
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	681b      	ldr	r3, [r3, #0]
 80088dc:	4a7a      	ldr	r2, [pc, #488]	; (8008ac8 <HAL_DMA_IRQHandler+0x2b3c>)
 80088de:	4293      	cmp	r3, r2
 80088e0:	d050      	beq.n	8008984 <HAL_DMA_IRQHandler+0x29f8>
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	4a79      	ldr	r2, [pc, #484]	; (8008acc <HAL_DMA_IRQHandler+0x2b40>)
 80088e8:	4293      	cmp	r3, r2
 80088ea:	d049      	beq.n	8008980 <HAL_DMA_IRQHandler+0x29f4>
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	4a77      	ldr	r2, [pc, #476]	; (8008ad0 <HAL_DMA_IRQHandler+0x2b44>)
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d042      	beq.n	800897c <HAL_DMA_IRQHandler+0x29f0>
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	4a76      	ldr	r2, [pc, #472]	; (8008ad4 <HAL_DMA_IRQHandler+0x2b48>)
 80088fc:	4293      	cmp	r3, r2
 80088fe:	d03a      	beq.n	8008976 <HAL_DMA_IRQHandler+0x29ea>
 8008900:	687b      	ldr	r3, [r7, #4]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	4a74      	ldr	r2, [pc, #464]	; (8008ad8 <HAL_DMA_IRQHandler+0x2b4c>)
 8008906:	4293      	cmp	r3, r2
 8008908:	d032      	beq.n	8008970 <HAL_DMA_IRQHandler+0x29e4>
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	4a73      	ldr	r2, [pc, #460]	; (8008adc <HAL_DMA_IRQHandler+0x2b50>)
 8008910:	4293      	cmp	r3, r2
 8008912:	d02a      	beq.n	800896a <HAL_DMA_IRQHandler+0x29de>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	681b      	ldr	r3, [r3, #0]
 8008918:	4a71      	ldr	r2, [pc, #452]	; (8008ae0 <HAL_DMA_IRQHandler+0x2b54>)
 800891a:	4293      	cmp	r3, r2
 800891c:	d022      	beq.n	8008964 <HAL_DMA_IRQHandler+0x29d8>
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	4a70      	ldr	r2, [pc, #448]	; (8008ae4 <HAL_DMA_IRQHandler+0x2b58>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d01a      	beq.n	800895e <HAL_DMA_IRQHandler+0x29d2>
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	4a6e      	ldr	r2, [pc, #440]	; (8008ae8 <HAL_DMA_IRQHandler+0x2b5c>)
 800892e:	4293      	cmp	r3, r2
 8008930:	d012      	beq.n	8008958 <HAL_DMA_IRQHandler+0x29cc>
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	681b      	ldr	r3, [r3, #0]
 8008936:	4a6d      	ldr	r2, [pc, #436]	; (8008aec <HAL_DMA_IRQHandler+0x2b60>)
 8008938:	4293      	cmp	r3, r2
 800893a:	d00a      	beq.n	8008952 <HAL_DMA_IRQHandler+0x29c6>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	4a6b      	ldr	r2, [pc, #428]	; (8008af0 <HAL_DMA_IRQHandler+0x2b64>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d102      	bne.n	800894c <HAL_DMA_IRQHandler+0x29c0>
 8008946:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800894a:	e01e      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 800894c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008950:	e01b      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 8008952:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008956:	e018      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 8008958:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 800895c:	e015      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 800895e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008962:	e012      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 8008964:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008968:	e00f      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 800896a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800896e:	e00c      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 8008970:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008974:	e009      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 8008976:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800897a:	e006      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 800897c:	2320      	movs	r3, #32
 800897e:	e004      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 8008980:	2320      	movs	r3, #32
 8008982:	e002      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 8008984:	2320      	movs	r3, #32
 8008986:	e000      	b.n	800898a <HAL_DMA_IRQHandler+0x29fe>
 8008988:	2320      	movs	r3, #32
 800898a:	4a4d      	ldr	r2, [pc, #308]	; (8008ac0 <HAL_DMA_IRQHandler+0x2b34>)
 800898c:	6093      	str	r3, [r2, #8]

				/* Current memory buffer used is Memory 1 */
				if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 800898e:	687b      	ldr	r3, [r7, #4]
 8008990:	681b      	ldr	r3, [r3, #0]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008998:	2b00      	cmp	r3, #0
 800899a:	d109      	bne.n	80089b0 <HAL_DMA_IRQHandler+0x2a24>
					if (hdma->XferM1CpltCallback != NULL) {
 800899c:	687b      	ldr	r3, [r7, #4]
 800899e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	f000 820d 	beq.w	8008dc0 <HAL_DMA_IRQHandler+0x2e34>
						/* Transfer complete Callback for memory1 */
						hdma->XferM1CpltCallback(hdma);
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80089aa:	6878      	ldr	r0, [r7, #4]
 80089ac:	4798      	blx	r3
					hdma->XferCpltCallback(hdma);
				}
			}
		}
	}
}
 80089ae:	e207      	b.n	8008dc0 <HAL_DMA_IRQHandler+0x2e34>
				else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	681b      	ldr	r3, [r3, #0]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	f000 8200 	beq.w	8008dc0 <HAL_DMA_IRQHandler+0x2e34>
					if (hdma->XferCpltCallback != NULL) {
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089c4:	2b00      	cmp	r3, #0
 80089c6:	f000 81fb 	beq.w	8008dc0 <HAL_DMA_IRQHandler+0x2e34>
						hdma->XferCpltCallback(hdma);
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089ce:	6878      	ldr	r0, [r7, #4]
 80089d0:	4798      	blx	r3
}
 80089d2:	e1f5      	b.n	8008dc0 <HAL_DMA_IRQHandler+0x2e34>
				if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0) {
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089de:	2b00      	cmp	r3, #0
 80089e0:	d107      	bne.n	80089f2 <HAL_DMA_IRQHandler+0x2a66>
					__HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 80089e2:	687b      	ldr	r3, [r7, #4]
 80089e4:	681b      	ldr	r3, [r3, #0]
 80089e6:	681a      	ldr	r2, [r3, #0]
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	f022 0210 	bic.w	r2, r2, #16
 80089f0:	601a      	str	r2, [r3, #0]
				__HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	461a      	mov	r2, r3
 80089f8:	4b3e      	ldr	r3, [pc, #248]	; (8008af4 <HAL_DMA_IRQHandler+0x2b68>)
 80089fa:	429a      	cmp	r2, r3
 80089fc:	d97e      	bls.n	8008afc <HAL_DMA_IRQHandler+0x2b70>
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	4a30      	ldr	r2, [pc, #192]	; (8008ac4 <HAL_DMA_IRQHandler+0x2b38>)
 8008a04:	4293      	cmp	r3, r2
 8008a06:	d057      	beq.n	8008ab8 <HAL_DMA_IRQHandler+0x2b2c>
 8008a08:	687b      	ldr	r3, [r7, #4]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	4a2e      	ldr	r2, [pc, #184]	; (8008ac8 <HAL_DMA_IRQHandler+0x2b3c>)
 8008a0e:	4293      	cmp	r3, r2
 8008a10:	d050      	beq.n	8008ab4 <HAL_DMA_IRQHandler+0x2b28>
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	4a2d      	ldr	r2, [pc, #180]	; (8008acc <HAL_DMA_IRQHandler+0x2b40>)
 8008a18:	4293      	cmp	r3, r2
 8008a1a:	d049      	beq.n	8008ab0 <HAL_DMA_IRQHandler+0x2b24>
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4a2b      	ldr	r2, [pc, #172]	; (8008ad0 <HAL_DMA_IRQHandler+0x2b44>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d042      	beq.n	8008aac <HAL_DMA_IRQHandler+0x2b20>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4a2a      	ldr	r2, [pc, #168]	; (8008ad4 <HAL_DMA_IRQHandler+0x2b48>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	d03a      	beq.n	8008aa6 <HAL_DMA_IRQHandler+0x2b1a>
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	681b      	ldr	r3, [r3, #0]
 8008a34:	4a28      	ldr	r2, [pc, #160]	; (8008ad8 <HAL_DMA_IRQHandler+0x2b4c>)
 8008a36:	4293      	cmp	r3, r2
 8008a38:	d032      	beq.n	8008aa0 <HAL_DMA_IRQHandler+0x2b14>
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	4a27      	ldr	r2, [pc, #156]	; (8008adc <HAL_DMA_IRQHandler+0x2b50>)
 8008a40:	4293      	cmp	r3, r2
 8008a42:	d02a      	beq.n	8008a9a <HAL_DMA_IRQHandler+0x2b0e>
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	4a25      	ldr	r2, [pc, #148]	; (8008ae0 <HAL_DMA_IRQHandler+0x2b54>)
 8008a4a:	4293      	cmp	r3, r2
 8008a4c:	d022      	beq.n	8008a94 <HAL_DMA_IRQHandler+0x2b08>
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	681b      	ldr	r3, [r3, #0]
 8008a52:	4a24      	ldr	r2, [pc, #144]	; (8008ae4 <HAL_DMA_IRQHandler+0x2b58>)
 8008a54:	4293      	cmp	r3, r2
 8008a56:	d01a      	beq.n	8008a8e <HAL_DMA_IRQHandler+0x2b02>
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	681b      	ldr	r3, [r3, #0]
 8008a5c:	4a22      	ldr	r2, [pc, #136]	; (8008ae8 <HAL_DMA_IRQHandler+0x2b5c>)
 8008a5e:	4293      	cmp	r3, r2
 8008a60:	d012      	beq.n	8008a88 <HAL_DMA_IRQHandler+0x2afc>
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	681b      	ldr	r3, [r3, #0]
 8008a66:	4a21      	ldr	r2, [pc, #132]	; (8008aec <HAL_DMA_IRQHandler+0x2b60>)
 8008a68:	4293      	cmp	r3, r2
 8008a6a:	d00a      	beq.n	8008a82 <HAL_DMA_IRQHandler+0x2af6>
 8008a6c:	687b      	ldr	r3, [r7, #4]
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a1f      	ldr	r2, [pc, #124]	; (8008af0 <HAL_DMA_IRQHandler+0x2b64>)
 8008a72:	4293      	cmp	r3, r2
 8008a74:	d102      	bne.n	8008a7c <HAL_DMA_IRQHandler+0x2af0>
 8008a76:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a7a:	e01e      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008a7c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008a80:	e01b      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008a82:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a86:	e018      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008a88:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a8c:	e015      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008a8e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008a92:	e012      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008a94:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a98:	e00f      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008a9a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008a9e:	e00c      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008aa0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008aa4:	e009      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008aa6:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008aaa:	e006      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008aac:	2320      	movs	r3, #32
 8008aae:	e004      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008ab0:	2320      	movs	r3, #32
 8008ab2:	e002      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008ab4:	2320      	movs	r3, #32
 8008ab6:	e000      	b.n	8008aba <HAL_DMA_IRQHandler+0x2b2e>
 8008ab8:	2320      	movs	r3, #32
 8008aba:	4a0f      	ldr	r2, [pc, #60]	; (8008af8 <HAL_DMA_IRQHandler+0x2b6c>)
 8008abc:	60d3      	str	r3, [r2, #12]
 8008abe:	e16b      	b.n	8008d98 <HAL_DMA_IRQHandler+0x2e0c>
 8008ac0:	40026000 	.word	0x40026000
 8008ac4:	40026010 	.word	0x40026010
 8008ac8:	40026410 	.word	0x40026410
 8008acc:	40026070 	.word	0x40026070
 8008ad0:	40026470 	.word	0x40026470
 8008ad4:	40026028 	.word	0x40026028
 8008ad8:	40026428 	.word	0x40026428
 8008adc:	40026088 	.word	0x40026088
 8008ae0:	40026488 	.word	0x40026488
 8008ae4:	40026040 	.word	0x40026040
 8008ae8:	40026440 	.word	0x40026440
 8008aec:	400260a0 	.word	0x400260a0
 8008af0:	400264a0 	.word	0x400264a0
 8008af4:	40026458 	.word	0x40026458
 8008af8:	40026400 	.word	0x40026400
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	461a      	mov	r2, r3
 8008b02:	4b8c      	ldr	r3, [pc, #560]	; (8008d34 <HAL_DMA_IRQHandler+0x2da8>)
 8008b04:	429a      	cmp	r2, r3
 8008b06:	d960      	bls.n	8008bca <HAL_DMA_IRQHandler+0x2c3e>
 8008b08:	687b      	ldr	r3, [r7, #4]
 8008b0a:	681b      	ldr	r3, [r3, #0]
 8008b0c:	4a8a      	ldr	r2, [pc, #552]	; (8008d38 <HAL_DMA_IRQHandler+0x2dac>)
 8008b0e:	4293      	cmp	r3, r2
 8008b10:	d057      	beq.n	8008bc2 <HAL_DMA_IRQHandler+0x2c36>
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	4a89      	ldr	r2, [pc, #548]	; (8008d3c <HAL_DMA_IRQHandler+0x2db0>)
 8008b18:	4293      	cmp	r3, r2
 8008b1a:	d050      	beq.n	8008bbe <HAL_DMA_IRQHandler+0x2c32>
 8008b1c:	687b      	ldr	r3, [r7, #4]
 8008b1e:	681b      	ldr	r3, [r3, #0]
 8008b20:	4a87      	ldr	r2, [pc, #540]	; (8008d40 <HAL_DMA_IRQHandler+0x2db4>)
 8008b22:	4293      	cmp	r3, r2
 8008b24:	d049      	beq.n	8008bba <HAL_DMA_IRQHandler+0x2c2e>
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	4a86      	ldr	r2, [pc, #536]	; (8008d44 <HAL_DMA_IRQHandler+0x2db8>)
 8008b2c:	4293      	cmp	r3, r2
 8008b2e:	d042      	beq.n	8008bb6 <HAL_DMA_IRQHandler+0x2c2a>
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	4a84      	ldr	r2, [pc, #528]	; (8008d48 <HAL_DMA_IRQHandler+0x2dbc>)
 8008b36:	4293      	cmp	r3, r2
 8008b38:	d03a      	beq.n	8008bb0 <HAL_DMA_IRQHandler+0x2c24>
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	4a83      	ldr	r2, [pc, #524]	; (8008d4c <HAL_DMA_IRQHandler+0x2dc0>)
 8008b40:	4293      	cmp	r3, r2
 8008b42:	d032      	beq.n	8008baa <HAL_DMA_IRQHandler+0x2c1e>
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	681b      	ldr	r3, [r3, #0]
 8008b48:	4a81      	ldr	r2, [pc, #516]	; (8008d50 <HAL_DMA_IRQHandler+0x2dc4>)
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d02a      	beq.n	8008ba4 <HAL_DMA_IRQHandler+0x2c18>
 8008b4e:	687b      	ldr	r3, [r7, #4]
 8008b50:	681b      	ldr	r3, [r3, #0]
 8008b52:	4a80      	ldr	r2, [pc, #512]	; (8008d54 <HAL_DMA_IRQHandler+0x2dc8>)
 8008b54:	4293      	cmp	r3, r2
 8008b56:	d022      	beq.n	8008b9e <HAL_DMA_IRQHandler+0x2c12>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	681b      	ldr	r3, [r3, #0]
 8008b5c:	4a7e      	ldr	r2, [pc, #504]	; (8008d58 <HAL_DMA_IRQHandler+0x2dcc>)
 8008b5e:	4293      	cmp	r3, r2
 8008b60:	d01a      	beq.n	8008b98 <HAL_DMA_IRQHandler+0x2c0c>
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	681b      	ldr	r3, [r3, #0]
 8008b66:	4a7d      	ldr	r2, [pc, #500]	; (8008d5c <HAL_DMA_IRQHandler+0x2dd0>)
 8008b68:	4293      	cmp	r3, r2
 8008b6a:	d012      	beq.n	8008b92 <HAL_DMA_IRQHandler+0x2c06>
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	681b      	ldr	r3, [r3, #0]
 8008b70:	4a7b      	ldr	r2, [pc, #492]	; (8008d60 <HAL_DMA_IRQHandler+0x2dd4>)
 8008b72:	4293      	cmp	r3, r2
 8008b74:	d00a      	beq.n	8008b8c <HAL_DMA_IRQHandler+0x2c00>
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	681b      	ldr	r3, [r3, #0]
 8008b7a:	4a7a      	ldr	r2, [pc, #488]	; (8008d64 <HAL_DMA_IRQHandler+0x2dd8>)
 8008b7c:	4293      	cmp	r3, r2
 8008b7e:	d102      	bne.n	8008b86 <HAL_DMA_IRQHandler+0x2bfa>
 8008b80:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b84:	e01e      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008b86:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008b8a:	e01b      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008b8c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b90:	e018      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008b92:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b96:	e015      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008b98:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008b9c:	e012      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008b9e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ba2:	e00f      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008ba4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008ba8:	e00c      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008baa:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008bae:	e009      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008bb0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008bb4:	e006      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008bb6:	2320      	movs	r3, #32
 8008bb8:	e004      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008bba:	2320      	movs	r3, #32
 8008bbc:	e002      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008bbe:	2320      	movs	r3, #32
 8008bc0:	e000      	b.n	8008bc4 <HAL_DMA_IRQHandler+0x2c38>
 8008bc2:	2320      	movs	r3, #32
 8008bc4:	4a68      	ldr	r2, [pc, #416]	; (8008d68 <HAL_DMA_IRQHandler+0x2ddc>)
 8008bc6:	6093      	str	r3, [r2, #8]
 8008bc8:	e0e6      	b.n	8008d98 <HAL_DMA_IRQHandler+0x2e0c>
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	461a      	mov	r2, r3
 8008bd0:	4b66      	ldr	r3, [pc, #408]	; (8008d6c <HAL_DMA_IRQHandler+0x2de0>)
 8008bd2:	429a      	cmp	r2, r3
 8008bd4:	d960      	bls.n	8008c98 <HAL_DMA_IRQHandler+0x2d0c>
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	681b      	ldr	r3, [r3, #0]
 8008bda:	4a57      	ldr	r2, [pc, #348]	; (8008d38 <HAL_DMA_IRQHandler+0x2dac>)
 8008bdc:	4293      	cmp	r3, r2
 8008bde:	d057      	beq.n	8008c90 <HAL_DMA_IRQHandler+0x2d04>
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	681b      	ldr	r3, [r3, #0]
 8008be4:	4a55      	ldr	r2, [pc, #340]	; (8008d3c <HAL_DMA_IRQHandler+0x2db0>)
 8008be6:	4293      	cmp	r3, r2
 8008be8:	d050      	beq.n	8008c8c <HAL_DMA_IRQHandler+0x2d00>
 8008bea:	687b      	ldr	r3, [r7, #4]
 8008bec:	681b      	ldr	r3, [r3, #0]
 8008bee:	4a54      	ldr	r2, [pc, #336]	; (8008d40 <HAL_DMA_IRQHandler+0x2db4>)
 8008bf0:	4293      	cmp	r3, r2
 8008bf2:	d049      	beq.n	8008c88 <HAL_DMA_IRQHandler+0x2cfc>
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	4a52      	ldr	r2, [pc, #328]	; (8008d44 <HAL_DMA_IRQHandler+0x2db8>)
 8008bfa:	4293      	cmp	r3, r2
 8008bfc:	d042      	beq.n	8008c84 <HAL_DMA_IRQHandler+0x2cf8>
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	4a51      	ldr	r2, [pc, #324]	; (8008d48 <HAL_DMA_IRQHandler+0x2dbc>)
 8008c04:	4293      	cmp	r3, r2
 8008c06:	d03a      	beq.n	8008c7e <HAL_DMA_IRQHandler+0x2cf2>
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	681b      	ldr	r3, [r3, #0]
 8008c0c:	4a4f      	ldr	r2, [pc, #316]	; (8008d4c <HAL_DMA_IRQHandler+0x2dc0>)
 8008c0e:	4293      	cmp	r3, r2
 8008c10:	d032      	beq.n	8008c78 <HAL_DMA_IRQHandler+0x2cec>
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	4a4e      	ldr	r2, [pc, #312]	; (8008d50 <HAL_DMA_IRQHandler+0x2dc4>)
 8008c18:	4293      	cmp	r3, r2
 8008c1a:	d02a      	beq.n	8008c72 <HAL_DMA_IRQHandler+0x2ce6>
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	681b      	ldr	r3, [r3, #0]
 8008c20:	4a4c      	ldr	r2, [pc, #304]	; (8008d54 <HAL_DMA_IRQHandler+0x2dc8>)
 8008c22:	4293      	cmp	r3, r2
 8008c24:	d022      	beq.n	8008c6c <HAL_DMA_IRQHandler+0x2ce0>
 8008c26:	687b      	ldr	r3, [r7, #4]
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	4a4b      	ldr	r2, [pc, #300]	; (8008d58 <HAL_DMA_IRQHandler+0x2dcc>)
 8008c2c:	4293      	cmp	r3, r2
 8008c2e:	d01a      	beq.n	8008c66 <HAL_DMA_IRQHandler+0x2cda>
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	4a49      	ldr	r2, [pc, #292]	; (8008d5c <HAL_DMA_IRQHandler+0x2dd0>)
 8008c36:	4293      	cmp	r3, r2
 8008c38:	d012      	beq.n	8008c60 <HAL_DMA_IRQHandler+0x2cd4>
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	681b      	ldr	r3, [r3, #0]
 8008c3e:	4a48      	ldr	r2, [pc, #288]	; (8008d60 <HAL_DMA_IRQHandler+0x2dd4>)
 8008c40:	4293      	cmp	r3, r2
 8008c42:	d00a      	beq.n	8008c5a <HAL_DMA_IRQHandler+0x2cce>
 8008c44:	687b      	ldr	r3, [r7, #4]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	4a46      	ldr	r2, [pc, #280]	; (8008d64 <HAL_DMA_IRQHandler+0x2dd8>)
 8008c4a:	4293      	cmp	r3, r2
 8008c4c:	d102      	bne.n	8008c54 <HAL_DMA_IRQHandler+0x2cc8>
 8008c4e:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c52:	e01e      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c54:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008c58:	e01b      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c5a:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c5e:	e018      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c60:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c64:	e015      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c66:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008c6a:	e012      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c6c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c70:	e00f      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c72:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c76:	e00c      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c78:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c7c:	e009      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c7e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008c82:	e006      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c84:	2320      	movs	r3, #32
 8008c86:	e004      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c88:	2320      	movs	r3, #32
 8008c8a:	e002      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c8c:	2320      	movs	r3, #32
 8008c8e:	e000      	b.n	8008c92 <HAL_DMA_IRQHandler+0x2d06>
 8008c90:	2320      	movs	r3, #32
 8008c92:	4a37      	ldr	r2, [pc, #220]	; (8008d70 <HAL_DMA_IRQHandler+0x2de4>)
 8008c94:	60d3      	str	r3, [r2, #12]
 8008c96:	e07f      	b.n	8008d98 <HAL_DMA_IRQHandler+0x2e0c>
 8008c98:	687b      	ldr	r3, [r7, #4]
 8008c9a:	681b      	ldr	r3, [r3, #0]
 8008c9c:	4a26      	ldr	r2, [pc, #152]	; (8008d38 <HAL_DMA_IRQHandler+0x2dac>)
 8008c9e:	4293      	cmp	r3, r2
 8008ca0:	d077      	beq.n	8008d92 <HAL_DMA_IRQHandler+0x2e06>
 8008ca2:	687b      	ldr	r3, [r7, #4]
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	4a25      	ldr	r2, [pc, #148]	; (8008d3c <HAL_DMA_IRQHandler+0x2db0>)
 8008ca8:	4293      	cmp	r3, r2
 8008caa:	d070      	beq.n	8008d8e <HAL_DMA_IRQHandler+0x2e02>
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	4a23      	ldr	r2, [pc, #140]	; (8008d40 <HAL_DMA_IRQHandler+0x2db4>)
 8008cb2:	4293      	cmp	r3, r2
 8008cb4:	d069      	beq.n	8008d8a <HAL_DMA_IRQHandler+0x2dfe>
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4a22      	ldr	r2, [pc, #136]	; (8008d44 <HAL_DMA_IRQHandler+0x2db8>)
 8008cbc:	4293      	cmp	r3, r2
 8008cbe:	d062      	beq.n	8008d86 <HAL_DMA_IRQHandler+0x2dfa>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	4a20      	ldr	r2, [pc, #128]	; (8008d48 <HAL_DMA_IRQHandler+0x2dbc>)
 8008cc6:	4293      	cmp	r3, r2
 8008cc8:	d05a      	beq.n	8008d80 <HAL_DMA_IRQHandler+0x2df4>
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	4a1f      	ldr	r2, [pc, #124]	; (8008d4c <HAL_DMA_IRQHandler+0x2dc0>)
 8008cd0:	4293      	cmp	r3, r2
 8008cd2:	d052      	beq.n	8008d7a <HAL_DMA_IRQHandler+0x2dee>
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	4a1d      	ldr	r2, [pc, #116]	; (8008d50 <HAL_DMA_IRQHandler+0x2dc4>)
 8008cda:	4293      	cmp	r3, r2
 8008cdc:	d04a      	beq.n	8008d74 <HAL_DMA_IRQHandler+0x2de8>
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	4a1c      	ldr	r2, [pc, #112]	; (8008d54 <HAL_DMA_IRQHandler+0x2dc8>)
 8008ce4:	4293      	cmp	r3, r2
 8008ce6:	d022      	beq.n	8008d2e <HAL_DMA_IRQHandler+0x2da2>
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	4a1a      	ldr	r2, [pc, #104]	; (8008d58 <HAL_DMA_IRQHandler+0x2dcc>)
 8008cee:	4293      	cmp	r3, r2
 8008cf0:	d01a      	beq.n	8008d28 <HAL_DMA_IRQHandler+0x2d9c>
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	4a19      	ldr	r2, [pc, #100]	; (8008d5c <HAL_DMA_IRQHandler+0x2dd0>)
 8008cf8:	4293      	cmp	r3, r2
 8008cfa:	d012      	beq.n	8008d22 <HAL_DMA_IRQHandler+0x2d96>
 8008cfc:	687b      	ldr	r3, [r7, #4]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	4a17      	ldr	r2, [pc, #92]	; (8008d60 <HAL_DMA_IRQHandler+0x2dd4>)
 8008d02:	4293      	cmp	r3, r2
 8008d04:	d00a      	beq.n	8008d1c <HAL_DMA_IRQHandler+0x2d90>
 8008d06:	687b      	ldr	r3, [r7, #4]
 8008d08:	681b      	ldr	r3, [r3, #0]
 8008d0a:	4a16      	ldr	r2, [pc, #88]	; (8008d64 <HAL_DMA_IRQHandler+0x2dd8>)
 8008d0c:	4293      	cmp	r3, r2
 8008d0e:	d102      	bne.n	8008d16 <HAL_DMA_IRQHandler+0x2d8a>
 8008d10:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d14:	e03e      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d16:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008d1a:	e03b      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d1c:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d20:	e038      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d22:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d26:	e035      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d28:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008d2c:	e032      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d2e:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d32:	e02f      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d34:	400260b8 	.word	0x400260b8
 8008d38:	40026010 	.word	0x40026010
 8008d3c:	40026410 	.word	0x40026410
 8008d40:	40026070 	.word	0x40026070
 8008d44:	40026470 	.word	0x40026470
 8008d48:	40026028 	.word	0x40026028
 8008d4c:	40026428 	.word	0x40026428
 8008d50:	40026088 	.word	0x40026088
 8008d54:	40026488 	.word	0x40026488
 8008d58:	40026040 	.word	0x40026040
 8008d5c:	40026440 	.word	0x40026440
 8008d60:	400260a0 	.word	0x400260a0
 8008d64:	400264a0 	.word	0x400264a0
 8008d68:	40026400 	.word	0x40026400
 8008d6c:	40026058 	.word	0x40026058
 8008d70:	40026000 	.word	0x40026000
 8008d74:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d78:	e00c      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d7a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d7e:	e009      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d80:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8008d84:	e006      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d86:	2320      	movs	r3, #32
 8008d88:	e004      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d8a:	2320      	movs	r3, #32
 8008d8c:	e002      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d8e:	2320      	movs	r3, #32
 8008d90:	e000      	b.n	8008d94 <HAL_DMA_IRQHandler+0x2e08>
 8008d92:	2320      	movs	r3, #32
 8008d94:	4a0c      	ldr	r2, [pc, #48]	; (8008dc8 <HAL_DMA_IRQHandler+0x2e3c>)
 8008d96:	6093      	str	r3, [r2, #8]
				hdma->ErrorCode |= HAL_DMA_ERROR_NONE;
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	64da      	str	r2, [r3, #76]	; 0x4c
				hdma->State = HAL_DMA_STATE_READY_MEM0;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2211      	movs	r2, #17
 8008da4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
				__HAL_UNLOCK(hdma);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	2200      	movs	r2, #0
 8008dac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				if (hdma->XferCpltCallback != NULL) {
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d003      	beq.n	8008dc0 <HAL_DMA_IRQHandler+0x2e34>
					hdma->XferCpltCallback(hdma);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dbc:	6878      	ldr	r0, [r7, #4]
 8008dbe:	4798      	blx	r3
}
 8008dc0:	bf00      	nop
 8008dc2:	3708      	adds	r7, #8
 8008dc4:	46bd      	mov	sp, r7
 8008dc6:	bd80      	pop	{r7, pc}
 8008dc8:	40026000 	.word	0x40026000

08008dcc <DMA_SetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress,
		uint32_t DstAddress, uint32_t DataLength) {
 8008dcc:	b480      	push	{r7}
 8008dce:	b085      	sub	sp, #20
 8008dd0:	af00      	add	r7, sp, #0
 8008dd2:	60f8      	str	r0, [r7, #12]
 8008dd4:	60b9      	str	r1, [r7, #8]
 8008dd6:	607a      	str	r2, [r7, #4]
 8008dd8:	603b      	str	r3, [r7, #0]
	/* Clear DBM bit */
	hdma->Instance->CR &= (uint32_t) (~DMA_SxCR_DBM);
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	681b      	ldr	r3, [r3, #0]
 8008dde:	681a      	ldr	r2, [r3, #0]
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	681b      	ldr	r3, [r3, #0]
 8008de4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8008de8:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	681b      	ldr	r3, [r3, #0]
 8008dee:	683a      	ldr	r2, [r7, #0]
 8008df0:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 8008df2:	68fb      	ldr	r3, [r7, #12]
 8008df4:	689b      	ldr	r3, [r3, #8]
 8008df6:	2b40      	cmp	r3, #64	; 0x40
 8008df8:	d108      	bne.n	8008e0c <DMA_SetConfig+0x40>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	687a      	ldr	r2, [r7, #4]
 8008e00:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	681b      	ldr	r3, [r3, #0]
 8008e06:	68ba      	ldr	r2, [r7, #8]
 8008e08:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 8008e0a:	e007      	b.n	8008e1c <DMA_SetConfig+0x50>
		hdma->Instance->PAR = SrcAddress;
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	68ba      	ldr	r2, [r7, #8]
 8008e12:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	687a      	ldr	r2, [r7, #4]
 8008e1a:	60da      	str	r2, [r3, #12]
}
 8008e1c:	bf00      	nop
 8008e1e:	3714      	adds	r7, #20
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bc80      	pop	{r7}
 8008e24:	4770      	bx	lr

08008e26 <HAL_DMAEx_MultiBufferStart_IT>:
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_MultiBufferStart_IT(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t SecondMemAddress,
		uint32_t DataLength) {
 8008e26:	b580      	push	{r7, lr}
 8008e28:	b084      	sub	sp, #16
 8008e2a:	af00      	add	r7, sp, #0
 8008e2c:	60f8      	str	r0, [r7, #12]
 8008e2e:	60b9      	str	r1, [r7, #8]
 8008e30:	607a      	str	r2, [r7, #4]
 8008e32:	603b      	str	r3, [r7, #0]
	/* Process Locked */
	__HAL_LOCK(hdma);
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8008e3a:	2b01      	cmp	r3, #1
 8008e3c:	d101      	bne.n	8008e42 <HAL_DMAEx_MultiBufferStart_IT+0x1c>
 8008e3e:	2302      	movs	r3, #2
 8008e40:	e065      	b.n	8008f0e <HAL_DMAEx_MultiBufferStart_IT+0xe8>
 8008e42:	68fb      	ldr	r3, [r7, #12]
 8008e44:	2201      	movs	r2, #1
 8008e46:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	/* Current memory buffer used is Memory 0 */
	if ((hdma->Instance->CR & DMA_SxCR_CT) == 0) {
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	681b      	ldr	r3, [r3, #0]
 8008e4e:	681b      	ldr	r3, [r3, #0]
 8008e50:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d104      	bne.n	8008e62 <HAL_DMAEx_MultiBufferStart_IT+0x3c>
		hdma->State = HAL_DMA_STATE_BUSY_MEM0;
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	2212      	movs	r2, #18
 8008e5c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
 8008e60:	e00a      	b.n	8008e78 <HAL_DMAEx_MultiBufferStart_IT+0x52>
	}
	/* Current memory buffer used is Memory 1 */
	else if ((hdma->Instance->CR & DMA_SxCR_CT) != 0) {
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8008e6c:	2b00      	cmp	r3, #0
 8008e6e:	d003      	beq.n	8008e78 <HAL_DMAEx_MultiBufferStart_IT+0x52>
		hdma->State = HAL_DMA_STATE_BUSY_MEM1;
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	2222      	movs	r2, #34	; 0x22
 8008e74:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Check the parameters */
	assert_param(IS_DMA_BUFFER_SIZE(DataLength));

	/* Disable the peripheral */
	__HAL_DMA_DISABLE(hdma);
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	681a      	ldr	r2, [r3, #0]
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	f022 0201 	bic.w	r2, r2, #1
 8008e86:	601a      	str	r2, [r3, #0]

	/* Enable the Double buffer mode */
	hdma->Instance->CR |= (uint32_t) DMA_SxCR_DBM;
 8008e88:	68fb      	ldr	r3, [r7, #12]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	681a      	ldr	r2, [r3, #0]
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	681b      	ldr	r3, [r3, #0]
 8008e92:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8008e96:	601a      	str	r2, [r3, #0]

	/* Configure DMA Stream destination address */
	hdma->Instance->M1AR = SecondMemAddress;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	683a      	ldr	r2, [r7, #0]
 8008e9e:	611a      	str	r2, [r3, #16]

	/* Configure the source, destination address and the data length */
	DMA_MultiBufferSetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8008ea0:	69bb      	ldr	r3, [r7, #24]
 8008ea2:	687a      	ldr	r2, [r7, #4]
 8008ea4:	68b9      	ldr	r1, [r7, #8]
 8008ea6:	68f8      	ldr	r0, [r7, #12]
 8008ea8:	f000 f84e 	bl	8008f48 <DMA_MultiBufferSetConfig>

	/* Enable the transfer complete interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	681a      	ldr	r2, [r3, #0]
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f042 0210 	orr.w	r2, r2, #16
 8008eba:	601a      	str	r2, [r3, #0]

	/* Enable the Half transfer interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	681a      	ldr	r2, [r3, #0]
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	681b      	ldr	r3, [r3, #0]
 8008ec6:	f042 0208 	orr.w	r2, r2, #8
 8008eca:	601a      	str	r2, [r3, #0]

	/* Enable the transfer Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	681a      	ldr	r2, [r3, #0]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f042 0204 	orr.w	r2, r2, #4
 8008eda:	601a      	str	r2, [r3, #0]

	/* Enable the fifo Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_FE);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	695a      	ldr	r2, [r3, #20]
 8008ee2:	68fb      	ldr	r3, [r7, #12]
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008eea:	615a      	str	r2, [r3, #20]

	/* Enable the direct mode Error interrupt */
	__HAL_DMA_ENABLE_IT(hdma, DMA_IT_DME);
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	681a      	ldr	r2, [r3, #0]
 8008ef2:	68fb      	ldr	r3, [r7, #12]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	f042 0202 	orr.w	r2, r2, #2
 8008efa:	601a      	str	r2, [r3, #0]

	/* Enable the peripheral */
	__HAL_DMA_ENABLE(hdma);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	681b      	ldr	r3, [r3, #0]
 8008f00:	681a      	ldr	r2, [r3, #0]
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	681b      	ldr	r3, [r3, #0]
 8008f06:	f042 0201 	orr.w	r2, r2, #1
 8008f0a:	601a      	str	r2, [r3, #0]

	return HAL_OK;
 8008f0c:	2300      	movs	r3, #0
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3710      	adds	r7, #16
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}

08008f16 <HAL_DMAEx_ChangeMemory>:
 *         MEMORY1 and the MEMORY1 address can be changed only when the current 
 *         transfer use MEMORY0.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_DMAEx_ChangeMemory(DMA_HandleTypeDef *hdma,
		uint32_t Address, HAL_DMA_MemoryTypeDef memory) {
 8008f16:	b480      	push	{r7}
 8008f18:	b085      	sub	sp, #20
 8008f1a:	af00      	add	r7, sp, #0
 8008f1c:	60f8      	str	r0, [r7, #12]
 8008f1e:	60b9      	str	r1, [r7, #8]
 8008f20:	4613      	mov	r3, r2
 8008f22:	71fb      	strb	r3, [r7, #7]
	if (memory == MEMORY0) {
 8008f24:	79fb      	ldrb	r3, [r7, #7]
 8008f26:	2b00      	cmp	r3, #0
 8008f28:	d104      	bne.n	8008f34 <HAL_DMAEx_ChangeMemory+0x1e>
		/* change the memory0 address */
		hdma->Instance->M0AR = Address;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	68ba      	ldr	r2, [r7, #8]
 8008f30:	60da      	str	r2, [r3, #12]
 8008f32:	e003      	b.n	8008f3c <HAL_DMAEx_ChangeMemory+0x26>
	} else {
		/* change the memory1 address */
		hdma->Instance->M1AR = Address;
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	68ba      	ldr	r2, [r7, #8]
 8008f3a:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 8008f3c:	2300      	movs	r3, #0
}
 8008f3e:	4618      	mov	r0, r3
 8008f40:	3714      	adds	r7, #20
 8008f42:	46bd      	mov	sp, r7
 8008f44:	bc80      	pop	{r7}
 8008f46:	4770      	bx	lr

08008f48 <DMA_MultiBufferSetConfig>:
 * @param  DstAddress: The destination memory Buffer address
 * @param  DataLength: The length of data to be transferred from source to destination
 * @retval HAL status
 */
static void DMA_MultiBufferSetConfig(DMA_HandleTypeDef *hdma,
		uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength) {
 8008f48:	b480      	push	{r7}
 8008f4a:	b085      	sub	sp, #20
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	60b9      	str	r1, [r7, #8]
 8008f52:	607a      	str	r2, [r7, #4]
 8008f54:	603b      	str	r3, [r7, #0]
	/* Configure DMA Stream data length */
	hdma->Instance->NDTR = DataLength;
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	681b      	ldr	r3, [r3, #0]
 8008f5a:	683a      	ldr	r2, [r7, #0]
 8008f5c:	605a      	str	r2, [r3, #4]

	/* Peripheral to Memory */
	if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH) {
 8008f5e:	68fb      	ldr	r3, [r7, #12]
 8008f60:	689b      	ldr	r3, [r3, #8]
 8008f62:	2b40      	cmp	r3, #64	; 0x40
 8008f64:	d108      	bne.n	8008f78 <DMA_MultiBufferSetConfig+0x30>
		/* Configure DMA Stream destination address */
		hdma->Instance->PAR = DstAddress;
 8008f66:	68fb      	ldr	r3, [r7, #12]
 8008f68:	681b      	ldr	r3, [r3, #0]
 8008f6a:	687a      	ldr	r2, [r7, #4]
 8008f6c:	609a      	str	r2, [r3, #8]

		/* Configure DMA Stream source address */
		hdma->Instance->M0AR = SrcAddress;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	68ba      	ldr	r2, [r7, #8]
 8008f74:	60da      	str	r2, [r3, #12]
		hdma->Instance->PAR = SrcAddress;

		/* Configure DMA Stream destination address */
		hdma->Instance->M0AR = DstAddress;
	}
}
 8008f76:	e007      	b.n	8008f88 <DMA_MultiBufferSetConfig+0x40>
		hdma->Instance->PAR = SrcAddress;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	609a      	str	r2, [r3, #8]
		hdma->Instance->M0AR = DstAddress;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	687a      	ldr	r2, [r7, #4]
 8008f86:	60da      	str	r2, [r3, #12]
}
 8008f88:	bf00      	nop
 8008f8a:	3714      	adds	r7, #20
 8008f8c:	46bd      	mov	sp, r7
 8008f8e:	bc80      	pop	{r7}
 8008f90:	4770      	bx	lr
	...

08008f94 <HAL_GPIO_Init>:
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
 *         the configuration information for the specified GPIO peripheral.
 * @retval None
 */
void HAL_GPIO_Init(GPIO_TypeDef *GPIOx, GPIO_InitTypeDef *GPIO_Init) {
 8008f94:	b480      	push	{r7}
 8008f96:	b089      	sub	sp, #36	; 0x24
 8008f98:	af00      	add	r7, sp, #0
 8008f9a:	6078      	str	r0, [r7, #4]
 8008f9c:	6039      	str	r1, [r7, #0]
	uint32_t position;
	uint32_t ioposition = 0x00;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	617b      	str	r3, [r7, #20]
	uint32_t iocurrent = 0x00;
 8008fa2:	2300      	movs	r3, #0
 8008fa4:	613b      	str	r3, [r7, #16]
	uint32_t temp = 0x00;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	61bb      	str	r3, [r7, #24]
	assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
	assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
	assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

	/* Configure the port pins */
	for (position = 0; position < GPIO_NUMBER; position++) {
 8008faa:	2300      	movs	r3, #0
 8008fac:	61fb      	str	r3, [r7, #28]
 8008fae:	e16f      	b.n	8009290 <HAL_GPIO_Init+0x2fc>
		/* Get the IO position */
		ioposition = ((uint32_t) 0x01) << position;
 8008fb0:	2201      	movs	r2, #1
 8008fb2:	69fb      	ldr	r3, [r7, #28]
 8008fb4:	fa02 f303 	lsl.w	r3, r2, r3
 8008fb8:	617b      	str	r3, [r7, #20]
		/* Get the current IO position */
		iocurrent = (uint32_t) (GPIO_Init->Pin) & ioposition;
 8008fba:	683b      	ldr	r3, [r7, #0]
 8008fbc:	681b      	ldr	r3, [r3, #0]
 8008fbe:	697a      	ldr	r2, [r7, #20]
 8008fc0:	4013      	ands	r3, r2
 8008fc2:	613b      	str	r3, [r7, #16]

		if (iocurrent == ioposition) {
 8008fc4:	693a      	ldr	r2, [r7, #16]
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	429a      	cmp	r2, r3
 8008fca:	f040 815e 	bne.w	800928a <HAL_GPIO_Init+0x2f6>
			/*--------------------- GPIO Mode Configuration ------------------------*/
			/* In case of Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_AF_PP)
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	685b      	ldr	r3, [r3, #4]
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	d003      	beq.n	8008fde <HAL_GPIO_Init+0x4a>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 8008fd6:	683b      	ldr	r3, [r7, #0]
 8008fd8:	685b      	ldr	r3, [r3, #4]
 8008fda:	2b12      	cmp	r3, #18
 8008fdc:	d123      	bne.n	8009026 <HAL_GPIO_Init+0x92>
				/* Check the Alternate function parameter */
				assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
				/* Configure Alternate function mapped with the current IO */
				temp = GPIOx->AFR[position >> 3];
 8008fde:	69fb      	ldr	r3, [r7, #28]
 8008fe0:	08da      	lsrs	r2, r3, #3
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	3208      	adds	r2, #8
 8008fe6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008fea:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) 0xF
						<< ((uint32_t) (position & (uint32_t) 0x07) * 4));
 8008fec:	69fb      	ldr	r3, [r7, #28]
 8008fee:	f003 0307 	and.w	r3, r3, #7
 8008ff2:	009b      	lsls	r3, r3, #2
 8008ff4:	220f      	movs	r2, #15
 8008ff6:	fa02 f303 	lsl.w	r3, r2, r3
				temp &= ~((uint32_t) 0xF
 8008ffa:	43db      	mvns	r3, r3
 8008ffc:	69ba      	ldr	r2, [r7, #24]
 8008ffe:	4013      	ands	r3, r2
 8009000:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 8009002:	683b      	ldr	r3, [r7, #0]
 8009004:	691a      	ldr	r2, [r3, #16]
						<< (((uint32_t) position & (uint32_t) 0x07) * 4));
 8009006:	69fb      	ldr	r3, [r7, #28]
 8009008:	f003 0307 	and.w	r3, r3, #7
 800900c:	009b      	lsls	r3, r3, #2
 800900e:	fa02 f303 	lsl.w	r3, r2, r3
				temp |= ((uint32_t) (GPIO_Init->Alternate)
 8009012:	69ba      	ldr	r2, [r7, #24]
 8009014:	4313      	orrs	r3, r2
 8009016:	61bb      	str	r3, [r7, #24]
				GPIOx->AFR[position >> 3] = temp;
 8009018:	69fb      	ldr	r3, [r7, #28]
 800901a:	08da      	lsrs	r2, r3, #3
 800901c:	687b      	ldr	r3, [r7, #4]
 800901e:	3208      	adds	r2, #8
 8009020:	69b9      	ldr	r1, [r7, #24]
 8009022:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
			}

			/* Configure IO Direction mode (Input, Output, Alternate or Analog) */
			temp = GPIOx->MODER;
 8009026:	687b      	ldr	r3, [r7, #4]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800902c:	69fb      	ldr	r3, [r7, #28]
 800902e:	005b      	lsls	r3, r3, #1
 8009030:	2203      	movs	r2, #3
 8009032:	fa02 f303 	lsl.w	r3, r2, r3
 8009036:	43db      	mvns	r3, r3
 8009038:	69ba      	ldr	r2, [r7, #24]
 800903a:	4013      	ands	r3, r2
 800903c:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800903e:	683b      	ldr	r3, [r7, #0]
 8009040:	685b      	ldr	r3, [r3, #4]
 8009042:	f003 0203 	and.w	r2, r3, #3
 8009046:	69fb      	ldr	r3, [r7, #28]
 8009048:	005b      	lsls	r3, r3, #1
 800904a:	fa02 f303 	lsl.w	r3, r2, r3
 800904e:	69ba      	ldr	r2, [r7, #24]
 8009050:	4313      	orrs	r3, r2
 8009052:	61bb      	str	r3, [r7, #24]
			GPIOx->MODER = temp;
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	69ba      	ldr	r2, [r7, #24]
 8009058:	601a      	str	r2, [r3, #0]

			/* In case of Output or Alternate function mode selection */
			if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP)
 800905a:	683b      	ldr	r3, [r7, #0]
 800905c:	685b      	ldr	r3, [r3, #4]
 800905e:	2b01      	cmp	r3, #1
 8009060:	d00b      	beq.n	800907a <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_PP)
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	685b      	ldr	r3, [r3, #4]
 8009066:	2b02      	cmp	r3, #2
 8009068:	d007      	beq.n	800907a <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD)
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	685b      	ldr	r3, [r3, #4]
 800906e:	2b11      	cmp	r3, #17
 8009070:	d003      	beq.n	800907a <HAL_GPIO_Init+0xe6>
					|| (GPIO_Init->Mode == GPIO_MODE_AF_OD)) {
 8009072:	683b      	ldr	r3, [r7, #0]
 8009074:	685b      	ldr	r3, [r3, #4]
 8009076:	2b12      	cmp	r3, #18
 8009078:	d130      	bne.n	80090dc <HAL_GPIO_Init+0x148>
				/* Check the Speed parameter */
				assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
				/* Configure the IO Speed */
				temp = GPIOx->OSPEEDR;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	689b      	ldr	r3, [r3, #8]
 800907e:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8009080:	69fb      	ldr	r3, [r7, #28]
 8009082:	005b      	lsls	r3, r3, #1
 8009084:	2203      	movs	r2, #3
 8009086:	fa02 f303 	lsl.w	r3, r2, r3
 800908a:	43db      	mvns	r3, r3
 800908c:	69ba      	ldr	r2, [r7, #24]
 800908e:	4013      	ands	r3, r2
 8009090:	61bb      	str	r3, [r7, #24]
				temp |= (GPIO_Init->Speed << (position * 2));
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	68da      	ldr	r2, [r3, #12]
 8009096:	69fb      	ldr	r3, [r7, #28]
 8009098:	005b      	lsls	r3, r3, #1
 800909a:	fa02 f303 	lsl.w	r3, r2, r3
 800909e:	69ba      	ldr	r2, [r7, #24]
 80090a0:	4313      	orrs	r3, r2
 80090a2:	61bb      	str	r3, [r7, #24]
				GPIOx->OSPEEDR = temp;
 80090a4:	687b      	ldr	r3, [r7, #4]
 80090a6:	69ba      	ldr	r2, [r7, #24]
 80090a8:	609a      	str	r2, [r3, #8]

				/* Configure the IO Output Type */
				temp = GPIOx->OTYPER;
 80090aa:	687b      	ldr	r3, [r7, #4]
 80090ac:	685b      	ldr	r3, [r3, #4]
 80090ae:	61bb      	str	r3, [r7, #24]
				temp &= ~(GPIO_OTYPER_OT_0 << position);
 80090b0:	2201      	movs	r2, #1
 80090b2:	69fb      	ldr	r3, [r7, #28]
 80090b4:	fa02 f303 	lsl.w	r3, r2, r3
 80090b8:	43db      	mvns	r3, r3
 80090ba:	69ba      	ldr	r2, [r7, #24]
 80090bc:	4013      	ands	r3, r2
 80090be:	61bb      	str	r3, [r7, #24]
				temp |=
						(((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4) << position);
 80090c0:	683b      	ldr	r3, [r7, #0]
 80090c2:	685b      	ldr	r3, [r3, #4]
 80090c4:	091b      	lsrs	r3, r3, #4
 80090c6:	f003 0201 	and.w	r2, r3, #1
 80090ca:	69fb      	ldr	r3, [r7, #28]
 80090cc:	fa02 f303 	lsl.w	r3, r2, r3
				temp |=
 80090d0:	69ba      	ldr	r2, [r7, #24]
 80090d2:	4313      	orrs	r3, r2
 80090d4:	61bb      	str	r3, [r7, #24]
				GPIOx->OTYPER = temp;
 80090d6:	687b      	ldr	r3, [r7, #4]
 80090d8:	69ba      	ldr	r2, [r7, #24]
 80090da:	605a      	str	r2, [r3, #4]
			}

			/* Activate the Pull-up or Pull down resistor for the current IO */
			temp = GPIOx->PUPDR;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	68db      	ldr	r3, [r3, #12]
 80090e0:	61bb      	str	r3, [r7, #24]
			temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80090e2:	69fb      	ldr	r3, [r7, #28]
 80090e4:	005b      	lsls	r3, r3, #1
 80090e6:	2203      	movs	r2, #3
 80090e8:	fa02 f303 	lsl.w	r3, r2, r3
 80090ec:	43db      	mvns	r3, r3
 80090ee:	69ba      	ldr	r2, [r7, #24]
 80090f0:	4013      	ands	r3, r2
 80090f2:	61bb      	str	r3, [r7, #24]
			temp |= ((GPIO_Init->Pull) << (position * 2));
 80090f4:	683b      	ldr	r3, [r7, #0]
 80090f6:	689a      	ldr	r2, [r3, #8]
 80090f8:	69fb      	ldr	r3, [r7, #28]
 80090fa:	005b      	lsls	r3, r3, #1
 80090fc:	fa02 f303 	lsl.w	r3, r2, r3
 8009100:	69ba      	ldr	r2, [r7, #24]
 8009102:	4313      	orrs	r3, r2
 8009104:	61bb      	str	r3, [r7, #24]
			GPIOx->PUPDR = temp;
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	69ba      	ldr	r2, [r7, #24]
 800910a:	60da      	str	r2, [r3, #12]

			/*--------------------- EXTI Mode Configuration ------------------------*/
			/* Configure the External Interrupt or event for the current IO */
			if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) {
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	685b      	ldr	r3, [r3, #4]
 8009110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009114:	2b00      	cmp	r3, #0
 8009116:	f000 80b8 	beq.w	800928a <HAL_GPIO_Init+0x2f6>
				/* Enable SYSCFG Clock */
				__HAL_RCC_SYSCFG_CLK_ENABLE();
 800911a:	4b62      	ldr	r3, [pc, #392]	; (80092a4 <HAL_GPIO_Init+0x310>)
 800911c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800911e:	4a61      	ldr	r2, [pc, #388]	; (80092a4 <HAL_GPIO_Init+0x310>)
 8009120:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8009124:	6453      	str	r3, [r2, #68]	; 0x44
 8009126:	4b5f      	ldr	r3, [pc, #380]	; (80092a4 <HAL_GPIO_Init+0x310>)
 8009128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800912a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800912e:	60fb      	str	r3, [r7, #12]
 8009130:	68fb      	ldr	r3, [r7, #12]

				temp = SYSCFG->EXTICR[position >> 2];
 8009132:	4a5d      	ldr	r2, [pc, #372]	; (80092a8 <HAL_GPIO_Init+0x314>)
 8009134:	69fb      	ldr	r3, [r7, #28]
 8009136:	089b      	lsrs	r3, r3, #2
 8009138:	3302      	adds	r3, #2
 800913a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800913e:	61bb      	str	r3, [r7, #24]
				temp &= ~(((uint32_t) 0x0F) << (4 * (position & 0x03)));
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	f003 0303 	and.w	r3, r3, #3
 8009146:	009b      	lsls	r3, r3, #2
 8009148:	220f      	movs	r2, #15
 800914a:	fa02 f303 	lsl.w	r3, r2, r3
 800914e:	43db      	mvns	r3, r3
 8009150:	69ba      	ldr	r2, [r7, #24]
 8009152:	4013      	ands	r3, r2
 8009154:	61bb      	str	r3, [r7, #24]
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 8009156:	687b      	ldr	r3, [r7, #4]
 8009158:	4a54      	ldr	r2, [pc, #336]	; (80092ac <HAL_GPIO_Init+0x318>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d031      	beq.n	80091c2 <HAL_GPIO_Init+0x22e>
 800915e:	687b      	ldr	r3, [r7, #4]
 8009160:	4a53      	ldr	r2, [pc, #332]	; (80092b0 <HAL_GPIO_Init+0x31c>)
 8009162:	4293      	cmp	r3, r2
 8009164:	d02b      	beq.n	80091be <HAL_GPIO_Init+0x22a>
 8009166:	687b      	ldr	r3, [r7, #4]
 8009168:	4a52      	ldr	r2, [pc, #328]	; (80092b4 <HAL_GPIO_Init+0x320>)
 800916a:	4293      	cmp	r3, r2
 800916c:	d025      	beq.n	80091ba <HAL_GPIO_Init+0x226>
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	4a51      	ldr	r2, [pc, #324]	; (80092b8 <HAL_GPIO_Init+0x324>)
 8009172:	4293      	cmp	r3, r2
 8009174:	d01f      	beq.n	80091b6 <HAL_GPIO_Init+0x222>
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	4a50      	ldr	r2, [pc, #320]	; (80092bc <HAL_GPIO_Init+0x328>)
 800917a:	4293      	cmp	r3, r2
 800917c:	d019      	beq.n	80091b2 <HAL_GPIO_Init+0x21e>
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	4a4f      	ldr	r2, [pc, #316]	; (80092c0 <HAL_GPIO_Init+0x32c>)
 8009182:	4293      	cmp	r3, r2
 8009184:	d013      	beq.n	80091ae <HAL_GPIO_Init+0x21a>
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	4a4e      	ldr	r2, [pc, #312]	; (80092c4 <HAL_GPIO_Init+0x330>)
 800918a:	4293      	cmp	r3, r2
 800918c:	d00d      	beq.n	80091aa <HAL_GPIO_Init+0x216>
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	4a4d      	ldr	r2, [pc, #308]	; (80092c8 <HAL_GPIO_Init+0x334>)
 8009192:	4293      	cmp	r3, r2
 8009194:	d007      	beq.n	80091a6 <HAL_GPIO_Init+0x212>
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	4a4c      	ldr	r2, [pc, #304]	; (80092cc <HAL_GPIO_Init+0x338>)
 800919a:	4293      	cmp	r3, r2
 800919c:	d101      	bne.n	80091a2 <HAL_GPIO_Init+0x20e>
 800919e:	2308      	movs	r3, #8
 80091a0:	e010      	b.n	80091c4 <HAL_GPIO_Init+0x230>
 80091a2:	2309      	movs	r3, #9
 80091a4:	e00e      	b.n	80091c4 <HAL_GPIO_Init+0x230>
 80091a6:	2307      	movs	r3, #7
 80091a8:	e00c      	b.n	80091c4 <HAL_GPIO_Init+0x230>
 80091aa:	2306      	movs	r3, #6
 80091ac:	e00a      	b.n	80091c4 <HAL_GPIO_Init+0x230>
 80091ae:	2305      	movs	r3, #5
 80091b0:	e008      	b.n	80091c4 <HAL_GPIO_Init+0x230>
 80091b2:	2304      	movs	r3, #4
 80091b4:	e006      	b.n	80091c4 <HAL_GPIO_Init+0x230>
 80091b6:	2303      	movs	r3, #3
 80091b8:	e004      	b.n	80091c4 <HAL_GPIO_Init+0x230>
 80091ba:	2302      	movs	r3, #2
 80091bc:	e002      	b.n	80091c4 <HAL_GPIO_Init+0x230>
 80091be:	2301      	movs	r3, #1
 80091c0:	e000      	b.n	80091c4 <HAL_GPIO_Init+0x230>
 80091c2:	2300      	movs	r3, #0
						<< (4 * (position & 0x03)));
 80091c4:	69fa      	ldr	r2, [r7, #28]
 80091c6:	f002 0203 	and.w	r2, r2, #3
 80091ca:	0092      	lsls	r2, r2, #2
 80091cc:	4093      	lsls	r3, r2
				temp |= ((uint32_t) (GPIO_GET_INDEX(GPIOx))
 80091ce:	69ba      	ldr	r2, [r7, #24]
 80091d0:	4313      	orrs	r3, r2
 80091d2:	61bb      	str	r3, [r7, #24]
				SYSCFG->EXTICR[position >> 2] = temp;
 80091d4:	4934      	ldr	r1, [pc, #208]	; (80092a8 <HAL_GPIO_Init+0x314>)
 80091d6:	69fb      	ldr	r3, [r7, #28]
 80091d8:	089b      	lsrs	r3, r3, #2
 80091da:	3302      	adds	r3, #2
 80091dc:	69ba      	ldr	r2, [r7, #24]
 80091de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				/* Clear EXTI line configuration */
				temp = EXTI->IMR;
 80091e2:	4b3b      	ldr	r3, [pc, #236]	; (80092d0 <HAL_GPIO_Init+0x33c>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 80091e8:	693b      	ldr	r3, [r7, #16]
 80091ea:	43db      	mvns	r3, r3
 80091ec:	69ba      	ldr	r2, [r7, #24]
 80091ee:	4013      	ands	r3, r2
 80091f0:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT) {
 80091f2:	683b      	ldr	r3, [r7, #0]
 80091f4:	685b      	ldr	r3, [r3, #4]
 80091f6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d003      	beq.n	8009206 <HAL_GPIO_Init+0x272>
					temp |= iocurrent;
 80091fe:	69ba      	ldr	r2, [r7, #24]
 8009200:	693b      	ldr	r3, [r7, #16]
 8009202:	4313      	orrs	r3, r2
 8009204:	61bb      	str	r3, [r7, #24]
				}
				EXTI->IMR = temp;
 8009206:	4a32      	ldr	r2, [pc, #200]	; (80092d0 <HAL_GPIO_Init+0x33c>)
 8009208:	69bb      	ldr	r3, [r7, #24]
 800920a:	6013      	str	r3, [r2, #0]

				temp = EXTI->EMR;
 800920c:	4b30      	ldr	r3, [pc, #192]	; (80092d0 <HAL_GPIO_Init+0x33c>)
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 8009212:	693b      	ldr	r3, [r7, #16]
 8009214:	43db      	mvns	r3, r3
 8009216:	69ba      	ldr	r2, [r7, #24]
 8009218:	4013      	ands	r3, r2
 800921a:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT) {
 800921c:	683b      	ldr	r3, [r7, #0]
 800921e:	685b      	ldr	r3, [r3, #4]
 8009220:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009224:	2b00      	cmp	r3, #0
 8009226:	d003      	beq.n	8009230 <HAL_GPIO_Init+0x29c>
					temp |= iocurrent;
 8009228:	69ba      	ldr	r2, [r7, #24]
 800922a:	693b      	ldr	r3, [r7, #16]
 800922c:	4313      	orrs	r3, r2
 800922e:	61bb      	str	r3, [r7, #24]
				}
				EXTI->EMR = temp;
 8009230:	4a27      	ldr	r2, [pc, #156]	; (80092d0 <HAL_GPIO_Init+0x33c>)
 8009232:	69bb      	ldr	r3, [r7, #24]
 8009234:	6053      	str	r3, [r2, #4]

				/* Clear Rising Falling edge configuration */
				temp = EXTI->RTSR;
 8009236:	4b26      	ldr	r3, [pc, #152]	; (80092d0 <HAL_GPIO_Init+0x33c>)
 8009238:	689b      	ldr	r3, [r3, #8]
 800923a:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 800923c:	693b      	ldr	r3, [r7, #16]
 800923e:	43db      	mvns	r3, r3
 8009240:	69ba      	ldr	r2, [r7, #24]
 8009242:	4013      	ands	r3, r2
 8009244:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE) {
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	685b      	ldr	r3, [r3, #4]
 800924a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800924e:	2b00      	cmp	r3, #0
 8009250:	d003      	beq.n	800925a <HAL_GPIO_Init+0x2c6>
					temp |= iocurrent;
 8009252:	69ba      	ldr	r2, [r7, #24]
 8009254:	693b      	ldr	r3, [r7, #16]
 8009256:	4313      	orrs	r3, r2
 8009258:	61bb      	str	r3, [r7, #24]
				}
				EXTI->RTSR = temp;
 800925a:	4a1d      	ldr	r2, [pc, #116]	; (80092d0 <HAL_GPIO_Init+0x33c>)
 800925c:	69bb      	ldr	r3, [r7, #24]
 800925e:	6093      	str	r3, [r2, #8]

				temp = EXTI->FTSR;
 8009260:	4b1b      	ldr	r3, [pc, #108]	; (80092d0 <HAL_GPIO_Init+0x33c>)
 8009262:	68db      	ldr	r3, [r3, #12]
 8009264:	61bb      	str	r3, [r7, #24]
				temp &= ~((uint32_t) iocurrent);
 8009266:	693b      	ldr	r3, [r7, #16]
 8009268:	43db      	mvns	r3, r3
 800926a:	69ba      	ldr	r2, [r7, #24]
 800926c:	4013      	ands	r3, r2
 800926e:	61bb      	str	r3, [r7, #24]
				if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE) {
 8009270:	683b      	ldr	r3, [r7, #0]
 8009272:	685b      	ldr	r3, [r3, #4]
 8009274:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8009278:	2b00      	cmp	r3, #0
 800927a:	d003      	beq.n	8009284 <HAL_GPIO_Init+0x2f0>
					temp |= iocurrent;
 800927c:	69ba      	ldr	r2, [r7, #24]
 800927e:	693b      	ldr	r3, [r7, #16]
 8009280:	4313      	orrs	r3, r2
 8009282:	61bb      	str	r3, [r7, #24]
				}
				EXTI->FTSR = temp;
 8009284:	4a12      	ldr	r2, [pc, #72]	; (80092d0 <HAL_GPIO_Init+0x33c>)
 8009286:	69bb      	ldr	r3, [r7, #24]
 8009288:	60d3      	str	r3, [r2, #12]
	for (position = 0; position < GPIO_NUMBER; position++) {
 800928a:	69fb      	ldr	r3, [r7, #28]
 800928c:	3301      	adds	r3, #1
 800928e:	61fb      	str	r3, [r7, #28]
 8009290:	69fb      	ldr	r3, [r7, #28]
 8009292:	2b0f      	cmp	r3, #15
 8009294:	f67f ae8c 	bls.w	8008fb0 <HAL_GPIO_Init+0x1c>
			}
		}
	}
}
 8009298:	bf00      	nop
 800929a:	bf00      	nop
 800929c:	3724      	adds	r7, #36	; 0x24
 800929e:	46bd      	mov	sp, r7
 80092a0:	bc80      	pop	{r7}
 80092a2:	4770      	bx	lr
 80092a4:	40023800 	.word	0x40023800
 80092a8:	40013800 	.word	0x40013800
 80092ac:	40020000 	.word	0x40020000
 80092b0:	40020400 	.word	0x40020400
 80092b4:	40020800 	.word	0x40020800
 80092b8:	40020c00 	.word	0x40020c00
 80092bc:	40021000 	.word	0x40021000
 80092c0:	40021400 	.word	0x40021400
 80092c4:	40021800 	.word	0x40021800
 80092c8:	40021c00 	.word	0x40021c00
 80092cc:	40022000 	.word	0x40022000
 80092d0:	40013c00 	.word	0x40013c00

080092d4 <HAL_GPIO_WritePin>:
 *            @arg GPIO_PIN_RESET: to clear the port pin
 *            @arg GPIO_PIN_SET: to set the port pin
 * @retval None
 */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin,
		GPIO_PinState PinState) {
 80092d4:	b480      	push	{r7}
 80092d6:	b083      	sub	sp, #12
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	460b      	mov	r3, r1
 80092de:	807b      	strh	r3, [r7, #2]
 80092e0:	4613      	mov	r3, r2
 80092e2:	707b      	strb	r3, [r7, #1]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));
	assert_param(IS_GPIO_PIN_ACTION(PinState));

	if (PinState != GPIO_PIN_RESET) {
 80092e4:	787b      	ldrb	r3, [r7, #1]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d003      	beq.n	80092f2 <HAL_GPIO_WritePin+0x1e>
		GPIOx->BSRR = GPIO_Pin;
 80092ea:	887a      	ldrh	r2, [r7, #2]
 80092ec:	687b      	ldr	r3, [r7, #4]
 80092ee:	619a      	str	r2, [r3, #24]
	} else {
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
	}
}
 80092f0:	e003      	b.n	80092fa <HAL_GPIO_WritePin+0x26>
		GPIOx->BSRR = (uint32_t) GPIO_Pin << 16;
 80092f2:	887b      	ldrh	r3, [r7, #2]
 80092f4:	041a      	lsls	r2, r3, #16
 80092f6:	687b      	ldr	r3, [r7, #4]
 80092f8:	619a      	str	r2, [r3, #24]
}
 80092fa:	bf00      	nop
 80092fc:	370c      	adds	r7, #12
 80092fe:	46bd      	mov	sp, r7
 8009300:	bc80      	pop	{r7}
 8009302:	4770      	bx	lr

08009304 <HAL_GPIO_TogglePin>:
 * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral for STM32F429X device or
 *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
 * @param  GPIO_Pin: Specifies the pins to be toggled.
 * @retval None
 */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin) {
 8009304:	b480      	push	{r7}
 8009306:	b083      	sub	sp, #12
 8009308:	af00      	add	r7, sp, #0
 800930a:	6078      	str	r0, [r7, #4]
 800930c:	460b      	mov	r3, r1
 800930e:	807b      	strh	r3, [r7, #2]
	/* Check the parameters */
	assert_param(IS_GPIO_PIN(GPIO_Pin));

	GPIOx->ODR ^= GPIO_Pin;
 8009310:	687b      	ldr	r3, [r7, #4]
 8009312:	695a      	ldr	r2, [r3, #20]
 8009314:	887b      	ldrh	r3, [r7, #2]
 8009316:	405a      	eors	r2, r3
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	615a      	str	r2, [r3, #20]
}
 800931c:	bf00      	nop
 800931e:	370c      	adds	r7, #12
 8009320:	46bd      	mov	sp, r7
 8009322:	bc80      	pop	{r7}
 8009324:	4770      	bx	lr
	...

08009328 <HAL_I2C_Init>:
 *         in the I2C_InitTypeDef and create the associated handle.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c) {
 8009328:	b580      	push	{r7, lr}
 800932a:	b084      	sub	sp, #16
 800932c:	af00      	add	r7, sp, #0
 800932e:	6078      	str	r0, [r7, #4]
	uint32_t freqrange = 0;
 8009330:	2300      	movs	r3, #0
 8009332:	60fb      	str	r3, [r7, #12]
	uint32_t pclk1 = 0;
 8009334:	2300      	movs	r3, #0
 8009336:	60bb      	str	r3, [r7, #8]

	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d101      	bne.n	8009342 <HAL_I2C_Init+0x1a>
		return HAL_ERROR;
 800933e:	2301      	movs	r3, #1
 8009340:	e0c2      	b.n	80094c8 <HAL_I2C_Init+0x1a0>
	assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
	assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
	assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
	assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

	if (hi2c->State == HAL_I2C_STATE_RESET) {
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009348:	b2db      	uxtb	r3, r3
 800934a:	2b00      	cmp	r3, #0
 800934c:	d106      	bne.n	800935c <HAL_I2C_Init+0x34>
		/* Allocate lock resource and initialize it */
		hi2c->Lock = HAL_UNLOCKED;
 800934e:	687b      	ldr	r3, [r7, #4]
 8009350:	2200      	movs	r2, #0
 8009352:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_I2C_MspInit(hi2c);
 8009356:	6878      	ldr	r0, [r7, #4]
 8009358:	f000 f8e8 	bl	800952c <HAL_I2C_MspInit>
	}

	hi2c->State = HAL_I2C_STATE_BUSY;
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	2202      	movs	r2, #2
 8009360:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the selected I2C peripheral */
	__HAL_I2C_DISABLE(hi2c);
 8009364:	687b      	ldr	r3, [r7, #4]
 8009366:	681b      	ldr	r3, [r3, #0]
 8009368:	681a      	ldr	r2, [r3, #0]
 800936a:	687b      	ldr	r3, [r7, #4]
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	f022 0201 	bic.w	r2, r2, #1
 8009372:	601a      	str	r2, [r3, #0]

	/* Get PCLK1 frequency */
	pclk1 = HAL_RCC_GetPCLK1Freq();
 8009374:	f000 fffe 	bl	800a374 <HAL_RCC_GetPCLK1Freq>
 8009378:	60b8      	str	r0, [r7, #8]

	/* Calculate frequency range */
	freqrange = I2C_FREQRANGE(pclk1);
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	4a54      	ldr	r2, [pc, #336]	; (80094d0 <HAL_I2C_Init+0x1a8>)
 800937e:	fba2 2303 	umull	r2, r3, r2, r3
 8009382:	0c9b      	lsrs	r3, r3, #18
 8009384:	60fb      	str	r3, [r7, #12]

	/*---------------------------- I2Cx CR2 Configuration ----------------------*/
	/* Configure I2Cx: Frequency range */
	hi2c->Instance->CR2 = freqrange;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	68fa      	ldr	r2, [r7, #12]
 800938c:	605a      	str	r2, [r3, #4]

	/*---------------------------- I2Cx TRISE Configuration --------------------*/
	/* Configure I2Cx: Rise Time */
	hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	685b      	ldr	r3, [r3, #4]
 8009392:	4a50      	ldr	r2, [pc, #320]	; (80094d4 <HAL_I2C_Init+0x1ac>)
 8009394:	4293      	cmp	r3, r2
 8009396:	d802      	bhi.n	800939e <HAL_I2C_Init+0x76>
 8009398:	68fb      	ldr	r3, [r7, #12]
 800939a:	3301      	adds	r3, #1
 800939c:	e009      	b.n	80093b2 <HAL_I2C_Init+0x8a>
 800939e:	68fb      	ldr	r3, [r7, #12]
 80093a0:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80093a4:	fb02 f303 	mul.w	r3, r2, r3
 80093a8:	4a4b      	ldr	r2, [pc, #300]	; (80094d8 <HAL_I2C_Init+0x1b0>)
 80093aa:	fba2 2303 	umull	r2, r3, r2, r3
 80093ae:	099b      	lsrs	r3, r3, #6
 80093b0:	3301      	adds	r3, #1
 80093b2:	687a      	ldr	r2, [r7, #4]
 80093b4:	6812      	ldr	r2, [r2, #0]
 80093b6:	6213      	str	r3, [r2, #32]

	/*---------------------------- I2Cx CCR Configuration ----------------------*/
	/* Configure I2Cx: Speed */
	hi2c->Instance->CCR = I2C_SPEED(pclk1, hi2c->Init.ClockSpeed,
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	685b      	ldr	r3, [r3, #4]
 80093bc:	4a45      	ldr	r2, [pc, #276]	; (80094d4 <HAL_I2C_Init+0x1ac>)
 80093be:	4293      	cmp	r3, r2
 80093c0:	d813      	bhi.n	80093ea <HAL_I2C_Init+0xc2>
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	685b      	ldr	r3, [r3, #4]
 80093c6:	005b      	lsls	r3, r3, #1
 80093c8:	68ba      	ldr	r2, [r7, #8]
 80093ca:	fbb2 f2f3 	udiv	r2, r2, r3
 80093ce:	f640 73fc 	movw	r3, #4092	; 0xffc
 80093d2:	4013      	ands	r3, r2
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d006      	beq.n	80093e6 <HAL_I2C_Init+0xbe>
 80093d8:	687b      	ldr	r3, [r7, #4]
 80093da:	685b      	ldr	r3, [r3, #4]
 80093dc:	005b      	lsls	r3, r3, #1
 80093de:	68ba      	ldr	r2, [r7, #8]
 80093e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80093e4:	e045      	b.n	8009472 <HAL_I2C_Init+0x14a>
 80093e6:	2304      	movs	r3, #4
 80093e8:	e043      	b.n	8009472 <HAL_I2C_Init+0x14a>
 80093ea:	687b      	ldr	r3, [r7, #4]
 80093ec:	689b      	ldr	r3, [r3, #8]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d10f      	bne.n	8009412 <HAL_I2C_Init+0xea>
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	685a      	ldr	r2, [r3, #4]
 80093f6:	4613      	mov	r3, r2
 80093f8:	005b      	lsls	r3, r3, #1
 80093fa:	4413      	add	r3, r2
 80093fc:	68ba      	ldr	r2, [r7, #8]
 80093fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009402:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8009406:	2b00      	cmp	r3, #0
 8009408:	bf0c      	ite	eq
 800940a:	2301      	moveq	r3, #1
 800940c:	2300      	movne	r3, #0
 800940e:	b2db      	uxtb	r3, r3
 8009410:	e010      	b.n	8009434 <HAL_I2C_Init+0x10c>
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	685a      	ldr	r2, [r3, #4]
 8009416:	4613      	mov	r3, r2
 8009418:	009b      	lsls	r3, r3, #2
 800941a:	4413      	add	r3, r2
 800941c:	009a      	lsls	r2, r3, #2
 800941e:	4413      	add	r3, r2
 8009420:	68ba      	ldr	r2, [r7, #8]
 8009422:	fbb2 f3f3 	udiv	r3, r2, r3
 8009426:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800942a:	2b00      	cmp	r3, #0
 800942c:	bf0c      	ite	eq
 800942e:	2301      	moveq	r3, #1
 8009430:	2300      	movne	r3, #0
 8009432:	b2db      	uxtb	r3, r3
 8009434:	2b00      	cmp	r3, #0
 8009436:	d001      	beq.n	800943c <HAL_I2C_Init+0x114>
 8009438:	2301      	movs	r3, #1
 800943a:	e01a      	b.n	8009472 <HAL_I2C_Init+0x14a>
 800943c:	687b      	ldr	r3, [r7, #4]
 800943e:	689b      	ldr	r3, [r3, #8]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d10a      	bne.n	800945a <HAL_I2C_Init+0x132>
 8009444:	687b      	ldr	r3, [r7, #4]
 8009446:	685a      	ldr	r2, [r3, #4]
 8009448:	4613      	mov	r3, r2
 800944a:	005b      	lsls	r3, r3, #1
 800944c:	4413      	add	r3, r2
 800944e:	68ba      	ldr	r2, [r7, #8]
 8009450:	fbb2 f3f3 	udiv	r3, r2, r3
 8009454:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009458:	e00b      	b.n	8009472 <HAL_I2C_Init+0x14a>
 800945a:	687b      	ldr	r3, [r7, #4]
 800945c:	685a      	ldr	r2, [r3, #4]
 800945e:	4613      	mov	r3, r2
 8009460:	009b      	lsls	r3, r3, #2
 8009462:	4413      	add	r3, r2
 8009464:	009a      	lsls	r2, r3, #2
 8009466:	4413      	add	r3, r2
 8009468:	68ba      	ldr	r2, [r7, #8]
 800946a:	fbb2 f3f3 	udiv	r3, r2, r3
 800946e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009472:	687a      	ldr	r2, [r7, #4]
 8009474:	6812      	ldr	r2, [r2, #0]
 8009476:	61d3      	str	r3, [r2, #28]
			hi2c->Init.DutyCycle);

	/*---------------------------- I2Cx CR1 Configuration ----------------------*/
	/* Configure I2Cx: Generalcall and NoStretch mode */
	hi2c->Instance->CR1 =
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	69d9      	ldr	r1, [r3, #28]
 800947c:	687b      	ldr	r3, [r7, #4]
 800947e:	6a1a      	ldr	r2, [r3, #32]
	hi2c->Instance->CR1 =
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8009484:	430a      	orrs	r2, r1
	hi2c->Instance->CR1 =
 8009486:	601a      	str	r2, [r3, #0]

	/*---------------------------- I2Cx OAR1 Configuration ---------------------*/
	/* Configure I2Cx: Own Address1 and addressing mode */
	hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6919      	ldr	r1, [r3, #16]
 800948c:	687b      	ldr	r3, [r7, #4]
 800948e:	68da      	ldr	r2, [r3, #12]
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	430a      	orrs	r2, r1
 8009496:	609a      	str	r2, [r3, #8]

	/*---------------------------- I2Cx OAR2 Configuration ---------------------*/
	/* Configure I2Cx: Dual mode and Own Address2 */
	hi2c->Instance->OAR2 =
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6959      	ldr	r1, [r3, #20]
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	699a      	ldr	r2, [r3, #24]
	hi2c->Instance->OAR2 =
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
			(hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 80094a4:	430a      	orrs	r2, r1
	hi2c->Instance->OAR2 =
 80094a6:	60da      	str	r2, [r3, #12]

	/* Enable the selected I2C peripheral */
	__HAL_I2C_ENABLE(hi2c);
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	681a      	ldr	r2, [r3, #0]
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	f042 0201 	orr.w	r2, r2, #1
 80094b6:	601a      	str	r2, [r3, #0]

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	639a      	str	r2, [r3, #56]	; 0x38
	hi2c->State = HAL_I2C_STATE_READY;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2201      	movs	r2, #1
 80094c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	return HAL_OK;
 80094c6:	2300      	movs	r3, #0
}
 80094c8:	4618      	mov	r0, r3
 80094ca:	3710      	adds	r7, #16
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	431bde83 	.word	0x431bde83
 80094d4:	000186a0 	.word	0x000186a0
 80094d8:	10624dd3 	.word	0x10624dd3

080094dc <HAL_I2C_DeInit>:
 * @brief  DeInitializes the I2C peripheral.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c) {
 80094dc:	b580      	push	{r7, lr}
 80094de:	b082      	sub	sp, #8
 80094e0:	af00      	add	r7, sp, #0
 80094e2:	6078      	str	r0, [r7, #4]
	/* Check the I2C handle allocation */
	if (hi2c == NULL) {
 80094e4:	687b      	ldr	r3, [r7, #4]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	d101      	bne.n	80094ee <HAL_I2C_DeInit+0x12>
		return HAL_ERROR;
 80094ea:	2301      	movs	r3, #1
 80094ec:	e01a      	b.n	8009524 <HAL_I2C_DeInit+0x48>
	}

	/* Check the parameters */
	assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

	hi2c->State = HAL_I2C_STATE_BUSY;
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	2202      	movs	r2, #2
 80094f2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Disable the I2C Peripheral Clock */
	__HAL_I2C_DISABLE(hi2c);
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	681a      	ldr	r2, [r3, #0]
 80094fc:	687b      	ldr	r3, [r7, #4]
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f022 0201 	bic.w	r2, r2, #1
 8009504:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC */
	HAL_I2C_MspDeInit(hi2c);
 8009506:	6878      	ldr	r0, [r7, #4]
 8009508:	f000 f819 	bl	800953e <HAL_I2C_MspDeInit>

	hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800950c:	687b      	ldr	r3, [r7, #4]
 800950e:	2200      	movs	r2, #0
 8009510:	639a      	str	r2, [r3, #56]	; 0x38

	hi2c->State = HAL_I2C_STATE_RESET;
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	2200      	movs	r2, #0
 8009516:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

	/* Release Lock */
	__HAL_UNLOCK(hi2c);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	2200      	movs	r2, #0
 800951e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

	return HAL_OK;
 8009522:	2300      	movs	r3, #0
}
 8009524:	4618      	mov	r0, r3
 8009526:	3708      	adds	r7, #8
 8009528:	46bd      	mov	sp, r7
 800952a:	bd80      	pop	{r7, pc}

0800952c <HAL_I2C_MspInit>:
 * @brief I2C MSP Init.
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c) {
 800952c:	b480      	push	{r7}
 800952e:	b083      	sub	sp, #12
 8009530:	af00      	add	r7, sp, #0
 8009532:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspInit could be implemented in the user file
	 */
}
 8009534:	bf00      	nop
 8009536:	370c      	adds	r7, #12
 8009538:	46bd      	mov	sp, r7
 800953a:	bc80      	pop	{r7}
 800953c:	4770      	bx	lr

0800953e <HAL_I2C_MspDeInit>:
 * @brief I2C MSP DeInit
 * @param  hi2c: pointer to a I2C_HandleTypeDef structure that contains
 *         the configuration information for I2C module
 * @retval None
 */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c) {
 800953e:	b480      	push	{r7}
 8009540:	b083      	sub	sp, #12
 8009542:	af00      	add	r7, sp, #0
 8009544:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_I2C_MspDeInit could be implemented in the user file
	 */
}
 8009546:	bf00      	nop
 8009548:	370c      	adds	r7, #12
 800954a:	46bd      	mov	sp, r7
 800954c:	bc80      	pop	{r7}
 800954e:	4770      	bx	lr

08009550 <HAL_I2C_Mem_Write>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint8_t *pData, uint16_t Size, uint32_t Timeout) {
 8009550:	b580      	push	{r7, lr}
 8009552:	b086      	sub	sp, #24
 8009554:	af02      	add	r7, sp, #8
 8009556:	60f8      	str	r0, [r7, #12]
 8009558:	4608      	mov	r0, r1
 800955a:	4611      	mov	r1, r2
 800955c:	461a      	mov	r2, r3
 800955e:	4603      	mov	r3, r0
 8009560:	817b      	strh	r3, [r7, #10]
 8009562:	460b      	mov	r3, r1
 8009564:	813b      	strh	r3, [r7, #8]
 8009566:	4613      	mov	r3, r2
 8009568:	80fb      	strh	r3, [r7, #6]
	/* Check the parameters */
	assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

	if (hi2c->State == HAL_I2C_STATE_READY) {
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8009570:	b2db      	uxtb	r3, r3
 8009572:	2b01      	cmp	r3, #1
 8009574:	f040 8092 	bne.w	800969c <HAL_I2C_Mem_Write+0x14c>
		if ((pData == NULL) || (Size == 0)) {
 8009578:	69bb      	ldr	r3, [r7, #24]
 800957a:	2b00      	cmp	r3, #0
 800957c:	d002      	beq.n	8009584 <HAL_I2C_Mem_Write+0x34>
 800957e:	8bbb      	ldrh	r3, [r7, #28]
 8009580:	2b00      	cmp	r3, #0
 8009582:	d101      	bne.n	8009588 <HAL_I2C_Mem_Write+0x38>
			return HAL_ERROR;
 8009584:	2301      	movs	r3, #1
 8009586:	e08a      	b.n	800969e <HAL_I2C_Mem_Write+0x14e>
		}

		/* Wait until BUSY flag is reset */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET,
 8009588:	230a      	movs	r3, #10
 800958a:	2201      	movs	r2, #1
 800958c:	4946      	ldr	r1, [pc, #280]	; (80096a8 <HAL_I2C_Mem_Write+0x158>)
 800958e:	68f8      	ldr	r0, [r7, #12]
 8009590:	f000 f904 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 8009594:	4603      	mov	r3, r0
 8009596:	2b00      	cmp	r3, #0
 8009598:	d001      	beq.n	800959e <HAL_I2C_Mem_Write+0x4e>
				I2C_TIMEOUT_BUSY_FLAG) != HAL_OK) {
			return HAL_BUSY;
 800959a:	2302      	movs	r3, #2
 800959c:	e07f      	b.n	800969e <HAL_I2C_Mem_Write+0x14e>
		}

		/* Process Locked */
		__HAL_LOCK(hi2c);
 800959e:	68fb      	ldr	r3, [r7, #12]
 80095a0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80095a4:	2b01      	cmp	r3, #1
 80095a6:	d101      	bne.n	80095ac <HAL_I2C_Mem_Write+0x5c>
 80095a8:	2302      	movs	r3, #2
 80095aa:	e078      	b.n	800969e <HAL_I2C_Mem_Write+0x14e>
 80095ac:	68fb      	ldr	r3, [r7, #12]
 80095ae:	2201      	movs	r2, #1
 80095b0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		/* Disable Pos */
		hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80095b4:	68fb      	ldr	r3, [r7, #12]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	681a      	ldr	r2, [r3, #0]
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	681b      	ldr	r3, [r3, #0]
 80095be:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80095c2:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_MEM_BUSY_TX;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	2232      	movs	r2, #50	; 0x32
 80095c8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
		hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	2200      	movs	r2, #0
 80095d0:	639a      	str	r2, [r3, #56]	; 0x38

		/* Send Slave Address and Memory Address */
		if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize,
 80095d2:	88f8      	ldrh	r0, [r7, #6]
 80095d4:	893a      	ldrh	r2, [r7, #8]
 80095d6:	8979      	ldrh	r1, [r7, #10]
 80095d8:	6a3b      	ldr	r3, [r7, #32]
 80095da:	9300      	str	r3, [sp, #0]
 80095dc:	4603      	mov	r3, r0
 80095de:	68f8      	ldr	r0, [r7, #12]
 80095e0:	f000 f866 	bl	80096b0 <I2C_RequestMemoryWrite>
 80095e4:	4603      	mov	r3, r0
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d038      	beq.n	800965c <HAL_I2C_Mem_Write+0x10c>
				Timeout) != HAL_OK) {
			if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 80095ea:	68fb      	ldr	r3, [r7, #12]
 80095ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095ee:	2b04      	cmp	r3, #4
 80095f0:	d105      	bne.n	80095fe <HAL_I2C_Mem_Write+0xae>
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	2200      	movs	r2, #0
 80095f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e04f      	b.n	800969e <HAL_I2C_Mem_Write+0x14e>
			} else {
				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 80095fe:	68fb      	ldr	r3, [r7, #12]
 8009600:	2200      	movs	r2, #0
 8009602:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
				return HAL_TIMEOUT;
 8009606:	2303      	movs	r3, #3
 8009608:	e049      	b.n	800969e <HAL_I2C_Mem_Write+0x14e>
			}
		}

		while (Size > 0) {
			/* Wait until TXE flag is set */
			if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 800960a:	6a3b      	ldr	r3, [r7, #32]
 800960c:	2200      	movs	r2, #0
 800960e:	4927      	ldr	r1, [pc, #156]	; (80096ac <HAL_I2C_Mem_Write+0x15c>)
 8009610:	68f8      	ldr	r0, [r7, #12]
 8009612:	f000 f8c3 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 8009616:	4603      	mov	r3, r0
 8009618:	2b00      	cmp	r3, #0
 800961a:	d001      	beq.n	8009620 <HAL_I2C_Mem_Write+0xd0>
					!= HAL_OK) {
				return HAL_TIMEOUT;
 800961c:	2303      	movs	r3, #3
 800961e:	e03e      	b.n	800969e <HAL_I2C_Mem_Write+0x14e>
			}

			/* Write data to DR */
			hi2c->Instance->DR = (*pData++);
 8009620:	69bb      	ldr	r3, [r7, #24]
 8009622:	1c5a      	adds	r2, r3, #1
 8009624:	61ba      	str	r2, [r7, #24]
 8009626:	781a      	ldrb	r2, [r3, #0]
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	611a      	str	r2, [r3, #16]
			Size--;
 800962e:	8bbb      	ldrh	r3, [r7, #28]
 8009630:	3b01      	subs	r3, #1
 8009632:	83bb      	strh	r3, [r7, #28]

			if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	681b      	ldr	r3, [r3, #0]
 8009638:	695b      	ldr	r3, [r3, #20]
 800963a:	f003 0304 	and.w	r3, r3, #4
 800963e:	2b04      	cmp	r3, #4
 8009640:	d10c      	bne.n	800965c <HAL_I2C_Mem_Write+0x10c>
					&& (Size != 0)) {
 8009642:	8bbb      	ldrh	r3, [r7, #28]
 8009644:	2b00      	cmp	r3, #0
 8009646:	d009      	beq.n	800965c <HAL_I2C_Mem_Write+0x10c>
				/* Write data to DR */
				hi2c->Instance->DR = (*pData++);
 8009648:	69bb      	ldr	r3, [r7, #24]
 800964a:	1c5a      	adds	r2, r3, #1
 800964c:	61ba      	str	r2, [r7, #24]
 800964e:	781a      	ldrb	r2, [r3, #0]
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	681b      	ldr	r3, [r3, #0]
 8009654:	611a      	str	r2, [r3, #16]
				Size--;
 8009656:	8bbb      	ldrh	r3, [r7, #28]
 8009658:	3b01      	subs	r3, #1
 800965a:	83bb      	strh	r3, [r7, #28]
		while (Size > 0) {
 800965c:	8bbb      	ldrh	r3, [r7, #28]
 800965e:	2b00      	cmp	r3, #0
 8009660:	d1d3      	bne.n	800960a <HAL_I2C_Mem_Write+0xba>
			}
		}

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009662:	6a3b      	ldr	r3, [r7, #32]
 8009664:	2200      	movs	r2, #0
 8009666:	4911      	ldr	r1, [pc, #68]	; (80096ac <HAL_I2C_Mem_Write+0x15c>)
 8009668:	68f8      	ldr	r0, [r7, #12]
 800966a:	f000 f897 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 800966e:	4603      	mov	r3, r0
 8009670:	2b00      	cmp	r3, #0
 8009672:	d001      	beq.n	8009678 <HAL_I2C_Mem_Write+0x128>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 8009674:	2303      	movs	r3, #3
 8009676:	e012      	b.n	800969e <HAL_I2C_Mem_Write+0x14e>
		}

		/* Generate Stop */
		hi2c->Instance->CR1 |= I2C_CR1_STOP;
 8009678:	68fb      	ldr	r3, [r7, #12]
 800967a:	681b      	ldr	r3, [r3, #0]
 800967c:	681a      	ldr	r2, [r3, #0]
 800967e:	68fb      	ldr	r3, [r7, #12]
 8009680:	681b      	ldr	r3, [r3, #0]
 8009682:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009686:	601a      	str	r2, [r3, #0]

		hi2c->State = HAL_I2C_STATE_READY;
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	2201      	movs	r2, #1
 800968c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

		/* Process Unlocked */
		__HAL_UNLOCK(hi2c);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	2200      	movs	r2, #0
 8009694:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

		return HAL_OK;
 8009698:	2300      	movs	r3, #0
 800969a:	e000      	b.n	800969e <HAL_I2C_Mem_Write+0x14e>
	} else {
		return HAL_BUSY;
 800969c:	2302      	movs	r3, #2
	}
}
 800969e:	4618      	mov	r0, r3
 80096a0:	3710      	adds	r7, #16
 80096a2:	46bd      	mov	sp, r7
 80096a4:	bd80      	pop	{r7, pc}
 80096a6:	bf00      	nop
 80096a8:	00100002 	.word	0x00100002
 80096ac:	00010080 	.word	0x00010080

080096b0 <I2C_RequestMemoryWrite>:
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c,
		uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize,
		uint32_t Timeout) {
 80096b0:	b580      	push	{r7, lr}
 80096b2:	b086      	sub	sp, #24
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	60f8      	str	r0, [r7, #12]
 80096b8:	4608      	mov	r0, r1
 80096ba:	4611      	mov	r1, r2
 80096bc:	461a      	mov	r2, r3
 80096be:	4603      	mov	r3, r0
 80096c0:	817b      	strh	r3, [r7, #10]
 80096c2:	460b      	mov	r3, r1
 80096c4:	813b      	strh	r3, [r7, #8]
 80096c6:	4613      	mov	r3, r2
 80096c8:	80fb      	strh	r3, [r7, #6]
	/* Generate Start */
	hi2c->Instance->CR1 |= I2C_CR1_START;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	68fb      	ldr	r3, [r7, #12]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80096d8:	601a      	str	r2, [r3, #0]

	/* Wait until SB flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout)
 80096da:	6a3b      	ldr	r3, [r7, #32]
 80096dc:	2200      	movs	r2, #0
 80096de:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80096e2:	68f8      	ldr	r0, [r7, #12]
 80096e4:	f000 f85a 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 80096e8:	4603      	mov	r3, r0
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d001      	beq.n	80096f2 <I2C_RequestMemoryWrite+0x42>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 80096ee:	2303      	movs	r3, #3
 80096f0:	e04c      	b.n	800978c <I2C_RequestMemoryWrite+0xdc>
	}

	/* Send slave address */
	hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80096f2:	897b      	ldrh	r3, [r7, #10]
 80096f4:	b2db      	uxtb	r3, r3
 80096f6:	461a      	mov	r2, r3
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8009700:	611a      	str	r2, [r3, #16]

	/* Wait until ADDR flag is set */
	if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout)
 8009702:	6a3a      	ldr	r2, [r7, #32]
 8009704:	4923      	ldr	r1, [pc, #140]	; (8009794 <I2C_RequestMemoryWrite+0xe4>)
 8009706:	68f8      	ldr	r0, [r7, #12]
 8009708:	f000 f8d1 	bl	80098ae <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800970c:	4603      	mov	r3, r0
 800970e:	2b00      	cmp	r3, #0
 8009710:	d007      	beq.n	8009722 <I2C_RequestMemoryWrite+0x72>
			!= HAL_OK) {
		if (hi2c->ErrorCode == HAL_I2C_ERROR_AF) {
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009716:	2b04      	cmp	r3, #4
 8009718:	d101      	bne.n	800971e <I2C_RequestMemoryWrite+0x6e>
			return HAL_ERROR;
 800971a:	2301      	movs	r3, #1
 800971c:	e036      	b.n	800978c <I2C_RequestMemoryWrite+0xdc>
		} else {
			return HAL_TIMEOUT;
 800971e:	2303      	movs	r3, #3
 8009720:	e034      	b.n	800978c <I2C_RequestMemoryWrite+0xdc>
		}
	}

	/* Clear ADDR flag */
	__HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009722:	68fb      	ldr	r3, [r7, #12]
 8009724:	681b      	ldr	r3, [r3, #0]
 8009726:	695b      	ldr	r3, [r3, #20]
 8009728:	617b      	str	r3, [r7, #20]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	699b      	ldr	r3, [r3, #24]
 8009730:	617b      	str	r3, [r7, #20]
 8009732:	697b      	ldr	r3, [r7, #20]

	/* Wait until TXE flag is set */
	if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 8009734:	6a3b      	ldr	r3, [r7, #32]
 8009736:	2200      	movs	r2, #0
 8009738:	4917      	ldr	r1, [pc, #92]	; (8009798 <I2C_RequestMemoryWrite+0xe8>)
 800973a:	68f8      	ldr	r0, [r7, #12]
 800973c:	f000 f82e 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 8009740:	4603      	mov	r3, r0
 8009742:	2b00      	cmp	r3, #0
 8009744:	d001      	beq.n	800974a <I2C_RequestMemoryWrite+0x9a>
			!= HAL_OK) {
		return HAL_TIMEOUT;
 8009746:	2303      	movs	r3, #3
 8009748:	e020      	b.n	800978c <I2C_RequestMemoryWrite+0xdc>
	}

	/* If Memory address size is 8Bit */
	if (MemAddSize == I2C_MEMADD_SIZE_8BIT) {
 800974a:	88fb      	ldrh	r3, [r7, #6]
 800974c:	2b01      	cmp	r3, #1
 800974e:	d105      	bne.n	800975c <I2C_RequestMemoryWrite+0xac>
		/* Send Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009750:	893b      	ldrh	r3, [r7, #8]
 8009752:	b2da      	uxtb	r2, r3
 8009754:	68fb      	ldr	r3, [r7, #12]
 8009756:	681b      	ldr	r3, [r3, #0]
 8009758:	611a      	str	r2, [r3, #16]
 800975a:	e016      	b.n	800978a <I2C_RequestMemoryWrite+0xda>
	}
	/* If Memory address size is 16Bit */
	else {
		/* Send MSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800975c:	893b      	ldrh	r3, [r7, #8]
 800975e:	0a1b      	lsrs	r3, r3, #8
 8009760:	b29b      	uxth	r3, r3
 8009762:	b2da      	uxtb	r2, r3
 8009764:	68fb      	ldr	r3, [r7, #12]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	611a      	str	r2, [r3, #16]

		/* Wait until TXE flag is set */
		if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TXE, RESET, Timeout)
 800976a:	6a3b      	ldr	r3, [r7, #32]
 800976c:	2200      	movs	r2, #0
 800976e:	490a      	ldr	r1, [pc, #40]	; (8009798 <I2C_RequestMemoryWrite+0xe8>)
 8009770:	68f8      	ldr	r0, [r7, #12]
 8009772:	f000 f813 	bl	800979c <I2C_WaitOnFlagUntilTimeout>
 8009776:	4603      	mov	r3, r0
 8009778:	2b00      	cmp	r3, #0
 800977a:	d001      	beq.n	8009780 <I2C_RequestMemoryWrite+0xd0>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 800977c:	2303      	movs	r3, #3
 800977e:	e005      	b.n	800978c <I2C_RequestMemoryWrite+0xdc>
		}

		/* Send LSB of Memory Address */
		hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009780:	893b      	ldrh	r3, [r7, #8]
 8009782:	b2da      	uxtb	r2, r3
 8009784:	68fb      	ldr	r3, [r7, #12]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	611a      	str	r2, [r3, #16]
	}

	return HAL_OK;
 800978a:	2300      	movs	r3, #0
}
 800978c:	4618      	mov	r0, r3
 800978e:	3718      	adds	r7, #24
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}
 8009794:	00010002 	.word	0x00010002
 8009798:	00010080 	.word	0x00010080

0800979c <I2C_WaitOnFlagUntilTimeout>:
 * @param  Status: The new Flag status (SET or RESET).
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 800979c:	b580      	push	{r7, lr}
 800979e:	b086      	sub	sp, #24
 80097a0:	af00      	add	r7, sp, #0
 80097a2:	60f8      	str	r0, [r7, #12]
 80097a4:	60b9      	str	r1, [r7, #8]
 80097a6:	603b      	str	r3, [r7, #0]
 80097a8:	4613      	mov	r3, r2
 80097aa:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 80097ac:	2300      	movs	r3, #0
 80097ae:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 80097b0:	f7fa fe48 	bl	8004444 <HAL_GetTick>
 80097b4:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 80097b6:	79fb      	ldrb	r3, [r7, #7]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d153      	bne.n	8009864 <I2C_WaitOnFlagUntilTimeout+0xc8>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 80097bc:	e018      	b.n	80097f0 <I2C_WaitOnFlagUntilTimeout+0x54>
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 80097be:	683b      	ldr	r3, [r7, #0]
 80097c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097c4:	d014      	beq.n	80097f0 <I2C_WaitOnFlagUntilTimeout+0x54>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	2b00      	cmp	r3, #0
 80097ca:	d007      	beq.n	80097dc <I2C_WaitOnFlagUntilTimeout+0x40>
 80097cc:	f7fa fe3a 	bl	8004444 <HAL_GetTick>
 80097d0:	4602      	mov	r2, r0
 80097d2:	697b      	ldr	r3, [r7, #20]
 80097d4:	1ad3      	subs	r3, r2, r3
 80097d6:	683a      	ldr	r2, [r7, #0]
 80097d8:	429a      	cmp	r2, r3
 80097da:	d209      	bcs.n	80097f0 <I2C_WaitOnFlagUntilTimeout+0x54>
					hi2c->State = HAL_I2C_STATE_READY;
 80097dc:	68fb      	ldr	r3, [r7, #12]
 80097de:	2201      	movs	r2, #1
 80097e0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 80097e4:	68fb      	ldr	r3, [r7, #12]
 80097e6:	2200      	movs	r2, #0
 80097e8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 80097ec:	2303      	movs	r3, #3
 80097ee:	e05a      	b.n	80098a6 <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 80097f0:	68bb      	ldr	r3, [r7, #8]
 80097f2:	0c1b      	lsrs	r3, r3, #16
 80097f4:	b2db      	uxtb	r3, r3
 80097f6:	2b01      	cmp	r3, #1
 80097f8:	d10c      	bne.n	8009814 <I2C_WaitOnFlagUntilTimeout+0x78>
 80097fa:	68fb      	ldr	r3, [r7, #12]
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	695b      	ldr	r3, [r3, #20]
 8009800:	43da      	mvns	r2, r3
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	4013      	ands	r3, r2
 8009806:	b29b      	uxth	r3, r3
 8009808:	2b00      	cmp	r3, #0
 800980a:	bf14      	ite	ne
 800980c:	2301      	movne	r3, #1
 800980e:	2300      	moveq	r3, #0
 8009810:	b2db      	uxtb	r3, r3
 8009812:	e00b      	b.n	800982c <I2C_WaitOnFlagUntilTimeout+0x90>
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	681b      	ldr	r3, [r3, #0]
 8009818:	699b      	ldr	r3, [r3, #24]
 800981a:	43da      	mvns	r2, r3
 800981c:	68bb      	ldr	r3, [r7, #8]
 800981e:	4013      	ands	r3, r2
 8009820:	b29b      	uxth	r3, r3
 8009822:	2b00      	cmp	r3, #0
 8009824:	bf14      	ite	ne
 8009826:	2301      	movne	r3, #1
 8009828:	2300      	moveq	r3, #0
 800982a:	b2db      	uxtb	r3, r3
 800982c:	2b00      	cmp	r3, #0
 800982e:	d1c6      	bne.n	80097be <I2C_WaitOnFlagUntilTimeout+0x22>
 8009830:	e038      	b.n	80098a4 <I2C_WaitOnFlagUntilTimeout+0x108>
			}
		}
	} else {
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
			/* Check for the Timeout */
			if (Timeout != HAL_MAX_DELAY) {
 8009832:	683b      	ldr	r3, [r7, #0]
 8009834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009838:	d014      	beq.n	8009864 <I2C_WaitOnFlagUntilTimeout+0xc8>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d007      	beq.n	8009850 <I2C_WaitOnFlagUntilTimeout+0xb4>
 8009840:	f7fa fe00 	bl	8004444 <HAL_GetTick>
 8009844:	4602      	mov	r2, r0
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	1ad3      	subs	r3, r2, r3
 800984a:	683a      	ldr	r2, [r7, #0]
 800984c:	429a      	cmp	r2, r3
 800984e:	d209      	bcs.n	8009864 <I2C_WaitOnFlagUntilTimeout+0xc8>
					hi2c->State = HAL_I2C_STATE_READY;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	2201      	movs	r2, #1
 8009854:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

					/* Process Unlocked */
					__HAL_UNLOCK(hi2c);
 8009858:	68fb      	ldr	r3, [r7, #12]
 800985a:	2200      	movs	r2, #0
 800985c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

					return HAL_TIMEOUT;
 8009860:	2303      	movs	r3, #3
 8009862:	e020      	b.n	80098a6 <I2C_WaitOnFlagUntilTimeout+0x10a>
		while (__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET) {
 8009864:	68bb      	ldr	r3, [r7, #8]
 8009866:	0c1b      	lsrs	r3, r3, #16
 8009868:	b2db      	uxtb	r3, r3
 800986a:	2b01      	cmp	r3, #1
 800986c:	d10c      	bne.n	8009888 <I2C_WaitOnFlagUntilTimeout+0xec>
 800986e:	68fb      	ldr	r3, [r7, #12]
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	695b      	ldr	r3, [r3, #20]
 8009874:	43da      	mvns	r2, r3
 8009876:	68bb      	ldr	r3, [r7, #8]
 8009878:	4013      	ands	r3, r2
 800987a:	b29b      	uxth	r3, r3
 800987c:	2b00      	cmp	r3, #0
 800987e:	bf0c      	ite	eq
 8009880:	2301      	moveq	r3, #1
 8009882:	2300      	movne	r3, #0
 8009884:	b2db      	uxtb	r3, r3
 8009886:	e00b      	b.n	80098a0 <I2C_WaitOnFlagUntilTimeout+0x104>
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	699b      	ldr	r3, [r3, #24]
 800988e:	43da      	mvns	r2, r3
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	4013      	ands	r3, r2
 8009894:	b29b      	uxth	r3, r3
 8009896:	2b00      	cmp	r3, #0
 8009898:	bf0c      	ite	eq
 800989a:	2301      	moveq	r3, #1
 800989c:	2300      	movne	r3, #0
 800989e:	b2db      	uxtb	r3, r3
 80098a0:	2b00      	cmp	r3, #0
 80098a2:	d1c6      	bne.n	8009832 <I2C_WaitOnFlagUntilTimeout+0x96>
				}
			}
		}
	}
	return HAL_OK;
 80098a4:	2300      	movs	r3, #0
}
 80098a6:	4618      	mov	r0, r3
 80098a8:	3718      	adds	r7, #24
 80098aa:	46bd      	mov	sp, r7
 80098ac:	bd80      	pop	{r7, pc}

080098ae <I2C_WaitOnMasterAddressFlagUntilTimeout>:
 * @param  Flag: specifies the I2C flag to check.
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(
		I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout) {
 80098ae:	b580      	push	{r7, lr}
 80098b0:	b086      	sub	sp, #24
 80098b2:	af00      	add	r7, sp, #0
 80098b4:	60f8      	str	r0, [r7, #12]
 80098b6:	60b9      	str	r1, [r7, #8]
 80098b8:	607a      	str	r2, [r7, #4]
	uint32_t tickstart = 0;
 80098ba:	2300      	movs	r3, #0
 80098bc:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 80098be:	f7fa fdc1 	bl	8004444 <HAL_GetTick>
 80098c2:	6178      	str	r0, [r7, #20]

	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 80098c4:	e03a      	b.n	800993c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
		if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET) {
 80098c6:	68fb      	ldr	r3, [r7, #12]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	695b      	ldr	r3, [r3, #20]
 80098cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80098d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80098d4:	d119      	bne.n	800990a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5c>
			/* Generate Stop */
			hi2c->Instance->CR1 |= I2C_CR1_STOP;
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	681a      	ldr	r2, [r3, #0]
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80098e4:	601a      	str	r2, [r3, #0]

			/* Clear AF Flag */
			__HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	681b      	ldr	r3, [r3, #0]
 80098ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80098ee:	615a      	str	r2, [r3, #20]

			hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	2204      	movs	r2, #4
 80098f4:	639a      	str	r2, [r3, #56]	; 0x38
			hi2c->State = HAL_I2C_STATE_READY;
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	2201      	movs	r2, #1
 80098fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

			/* Process Unlocked */
			__HAL_UNLOCK(hi2c);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	2200      	movs	r2, #0
 8009902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

			return HAL_ERROR;
 8009906:	2301      	movs	r3, #1
 8009908:	e039      	b.n	800997e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
		}

		/* Check for the Timeout */
		if (Timeout != HAL_MAX_DELAY) {
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009910:	d014      	beq.n	800993c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
			if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d007      	beq.n	8009928 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7a>
 8009918:	f7fa fd94 	bl	8004444 <HAL_GetTick>
 800991c:	4602      	mov	r2, r0
 800991e:	697b      	ldr	r3, [r7, #20]
 8009920:	1ad3      	subs	r3, r2, r3
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	429a      	cmp	r2, r3
 8009926:	d209      	bcs.n	800993c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x8e>
				hi2c->State = HAL_I2C_STATE_READY;
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	2201      	movs	r2, #1
 800992c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

				/* Process Unlocked */
				__HAL_UNLOCK(hi2c);
 8009930:	68fb      	ldr	r3, [r7, #12]
 8009932:	2200      	movs	r2, #0
 8009934:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

				return HAL_TIMEOUT;
 8009938:	2303      	movs	r3, #3
 800993a:	e020      	b.n	800997e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
	while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET) {
 800993c:	68bb      	ldr	r3, [r7, #8]
 800993e:	0c1b      	lsrs	r3, r3, #16
 8009940:	b2db      	uxtb	r3, r3
 8009942:	2b01      	cmp	r3, #1
 8009944:	d10c      	bne.n	8009960 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb2>
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	695b      	ldr	r3, [r3, #20]
 800994c:	43da      	mvns	r2, r3
 800994e:	68bb      	ldr	r3, [r7, #8]
 8009950:	4013      	ands	r3, r2
 8009952:	b29b      	uxth	r3, r3
 8009954:	2b00      	cmp	r3, #0
 8009956:	bf14      	ite	ne
 8009958:	2301      	movne	r3, #1
 800995a:	2300      	moveq	r3, #0
 800995c:	b2db      	uxtb	r3, r3
 800995e:	e00b      	b.n	8009978 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xca>
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	699b      	ldr	r3, [r3, #24]
 8009966:	43da      	mvns	r2, r3
 8009968:	68bb      	ldr	r3, [r7, #8]
 800996a:	4013      	ands	r3, r2
 800996c:	b29b      	uxth	r3, r3
 800996e:	2b00      	cmp	r3, #0
 8009970:	bf14      	ite	ne
 8009972:	2301      	movne	r3, #1
 8009974:	2300      	moveq	r3, #0
 8009976:	b2db      	uxtb	r3, r3
 8009978:	2b00      	cmp	r3, #0
 800997a:	d1a4      	bne.n	80098c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x18>
			}
		}
	}
	return HAL_OK;
 800997c:	2300      	movs	r3, #0
}
 800997e:	4618      	mov	r0, r3
 8009980:	3718      	adds	r7, #24
 8009982:	46bd      	mov	sp, r7
 8009984:	bd80      	pop	{r7, pc}

08009986 <HAL_MspInit>:
 * @brief  Initializes the Global MSP.
 * @note   This function is called from HAL_Init() function to perform system
 *         level initialization (GPIOs, clock, DMA, interrupt).
 * @retval None
 */
void HAL_MspInit(void) {
 8009986:	b480      	push	{r7}
 8009988:	af00      	add	r7, sp, #0

}
 800998a:	bf00      	nop
 800998c:	46bd      	mov	sp, r7
 800998e:	bc80      	pop	{r7}
 8009990:	4770      	bx	lr
	...

08009994 <HAL_RCC_DeInit>:
 * @note   This function doesn't modify the configuration of the
 *            - Peripheral clocks  
 *            - LSI, LSE and RTC clocks 
 * @retval None
 */
void HAL_RCC_DeInit(void) {
 8009994:	b480      	push	{r7}
 8009996:	af00      	add	r7, sp, #0
	/* Set HSION bit */
	SET_BIT(RCC->CR, RCC_CR_HSION | RCC_CR_HSITRIM_4);
 8009998:	4b1a      	ldr	r3, [pc, #104]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	4a19      	ldr	r2, [pc, #100]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 800999e:	f043 0381 	orr.w	r3, r3, #129	; 0x81
 80099a2:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	CLEAR_REG(RCC->CFGR);
 80099a4:	4b17      	ldr	r3, [pc, #92]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099a6:	2200      	movs	r2, #0
 80099a8:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON, PLLON, PLLI2S */
	CLEAR_BIT(RCC->CR,
 80099aa:	4b16      	ldr	r3, [pc, #88]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a15      	ldr	r2, [pc, #84]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099b0:	f023 63a1 	bic.w	r3, r3, #84410368	; 0x5080000
 80099b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80099b8:	6013      	str	r3, [r2, #0]
			RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLLON| RCC_CR_PLLI2SON);

	/* Reset PLLCFGR register */
	CLEAR_REG(RCC->PLLCFGR);
 80099ba:	4b12      	ldr	r3, [pc, #72]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099bc:	2200      	movs	r2, #0
 80099be:	605a      	str	r2, [r3, #4]
	SET_BIT(RCC->PLLCFGR,
 80099c0:	4b10      	ldr	r3, [pc, #64]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099c2:	685a      	ldr	r2, [r3, #4]
 80099c4:	490f      	ldr	r1, [pc, #60]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099c6:	4b10      	ldr	r3, [pc, #64]	; (8009a08 <HAL_RCC_DeInit+0x74>)
 80099c8:	4313      	orrs	r3, r2
 80099ca:	604b      	str	r3, [r1, #4]
			RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2);

	/* Reset PLLI2SCFGR register */
	CLEAR_REG(RCC->PLLI2SCFGR);
 80099cc:	4b0d      	ldr	r3, [pc, #52]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099ce:	2200      	movs	r2, #0
 80099d0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	SET_BIT(RCC->PLLI2SCFGR,
 80099d4:	4b0b      	ldr	r3, [pc, #44]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80099da:	4a0a      	ldr	r2, [pc, #40]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099dc:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80099e0:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80099e4:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
			RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1);

	/* Reset HSEBYP bit */
	CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP);
 80099e8:	4b06      	ldr	r3, [pc, #24]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099ea:	681b      	ldr	r3, [r3, #0]
 80099ec:	4a05      	ldr	r2, [pc, #20]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099ee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80099f2:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	CLEAR_REG(RCC->CIR);
 80099f4:	4b03      	ldr	r3, [pc, #12]	; (8009a04 <HAL_RCC_DeInit+0x70>)
 80099f6:	2200      	movs	r2, #0
 80099f8:	60da      	str	r2, [r3, #12]
}
 80099fa:	bf00      	nop
 80099fc:	46bd      	mov	sp, r7
 80099fe:	bc80      	pop	{r7}
 8009a00:	4770      	bx	lr
 8009a02:	bf00      	nop
 8009a04:	40023800 	.word	0x40023800
 8009a08:	04003010 	.word	0x04003010

08009a0c <RCC_SetHSEFreq>:

//AjoutÃ© par Alexis Murzeau: HSE_VALUE n'est pas mis en dur => pour compilation en librarie
void RCC_SetHSEFreq(uint32_t HSEFreq) {
 8009a0c:	b480      	push	{r7}
 8009a0e:	b083      	sub	sp, #12
 8009a10:	af00      	add	r7, sp, #0
 8009a12:	6078      	str	r0, [r7, #4]
	HSEClockSpeed = HSEFreq;
 8009a14:	4a03      	ldr	r2, [pc, #12]	; (8009a24 <RCC_SetHSEFreq+0x18>)
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	6013      	str	r3, [r2, #0]
}
 8009a1a:	bf00      	nop
 8009a1c:	370c      	adds	r7, #12
 8009a1e:	46bd      	mov	sp, r7
 8009a20:	bc80      	pop	{r7}
 8009a22:	4770      	bx	lr
 8009a24:	20000094 	.word	0x20000094

08009a28 <HAL_RCC_OscConfig>:
 *         contains the configuration information for the RCC Oscillators.
 * @note   The PLL is not disabled when used as system clock.
 * @retval HAL status
 */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(
		RCC_OscInitTypeDef *RCC_OscInitStruct) {
 8009a28:	b580      	push	{r7, lr}
 8009a2a:	b098      	sub	sp, #96	; 0x60
 8009a2c:	af00      	add	r7, sp, #0
 8009a2e:	6078      	str	r0, [r7, #4]
	uint32_t tickstart = 0;
 8009a30:	2300      	movs	r3, #0
 8009a32:	65fb      	str	r3, [r7, #92]	; 0x5c

	/* Check the parameters */
	assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
	/*------------------------------- HSE Configuration ------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE)
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	f003 0301 	and.w	r3, r3, #1
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d06c      	beq.n	8009b1a <HAL_RCC_OscConfig+0xf2>
			== RCC_OSCILLATORTYPE_HSE) {
		/* Check the parameters */
		assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
		/* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8009a40:	4b91      	ldr	r3, [pc, #580]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009a42:	689b      	ldr	r3, [r3, #8]
 8009a44:	f003 030c 	and.w	r3, r3, #12
 8009a48:	2b04      	cmp	r3, #4
 8009a4a:	d00c      	beq.n	8009a66 <HAL_RCC_OscConfig+0x3e>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009a4c:	4b8e      	ldr	r3, [pc, #568]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009a4e:	689b      	ldr	r3, [r3, #8]
 8009a50:	f003 030c 	and.w	r3, r3, #12
 8009a54:	2b08      	cmp	r3, #8
 8009a56:	d112      	bne.n	8009a7e <HAL_RCC_OscConfig+0x56>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009a58:	4b8b      	ldr	r3, [pc, #556]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009a5a:	685b      	ldr	r3, [r3, #4]
 8009a5c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009a60:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009a64:	d10b      	bne.n	8009a7e <HAL_RCC_OscConfig+0x56>
								== RCC_PLLCFGR_PLLSRC_HSE))) {
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009a66:	4b88      	ldr	r3, [pc, #544]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d052      	beq.n	8009b18 <HAL_RCC_OscConfig+0xf0>
					&& (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)) {
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	685b      	ldr	r3, [r3, #4]
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d14e      	bne.n	8009b18 <HAL_RCC_OscConfig+0xf0>
				return HAL_ERROR;
 8009a7a:	2301      	movs	r3, #1
 8009a7c:	e222      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
			}
		} else {
			/* Reset HSEON and HSEBYP bits before configuring the HSE --------------*/
			__HAL_RCC_HSE_CONFIG(RCC_HSE_OFF);
 8009a7e:	4b83      	ldr	r3, [pc, #524]	; (8009c8c <HAL_RCC_OscConfig+0x264>)
 8009a80:	2200      	movs	r2, #0
 8009a82:	701a      	strb	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009a84:	f7fa fcde 	bl	8004444 <HAL_GetTick>
 8009a88:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till HSE is disabled */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009a8a:	e00a      	b.n	8009aa2 <HAL_RCC_OscConfig+0x7a>
				if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009a8c:	f7fa fcda 	bl	8004444 <HAL_GetTick>
 8009a90:	4602      	mov	r2, r0
 8009a92:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009a94:	1ad3      	subs	r3, r2, r3
 8009a96:	f241 3288 	movw	r2, #5000	; 0x1388
 8009a9a:	4293      	cmp	r3, r2
 8009a9c:	d901      	bls.n	8009aa2 <HAL_RCC_OscConfig+0x7a>
					return HAL_TIMEOUT;
 8009a9e:	2303      	movs	r3, #3
 8009aa0:	e210      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009aa2:	4b79      	ldr	r3, [pc, #484]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009aa4:	681b      	ldr	r3, [r3, #0]
 8009aa6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009aaa:	2b00      	cmp	r3, #0
 8009aac:	d1ee      	bne.n	8009a8c <HAL_RCC_OscConfig+0x64>
				}
			}

			/* Set the new HSE configuration ---------------------------------------*/
			__HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	685a      	ldr	r2, [r3, #4]
 8009ab2:	4b76      	ldr	r3, [pc, #472]	; (8009c8c <HAL_RCC_OscConfig+0x264>)
 8009ab4:	b2d2      	uxtb	r2, r2
 8009ab6:	701a      	strb	r2, [r3, #0]

			/* Check the HSE State */
			if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF) {
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	685b      	ldr	r3, [r3, #4]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d015      	beq.n	8009aec <HAL_RCC_OscConfig+0xc4>
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009ac0:	f7fa fcc0 	bl	8004444 <HAL_GetTick>
 8009ac4:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009ac6:	e00a      	b.n	8009ade <HAL_RCC_OscConfig+0xb6>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009ac8:	f7fa fcbc 	bl	8004444 <HAL_GetTick>
 8009acc:	4602      	mov	r2, r0
 8009ace:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ad0:	1ad3      	subs	r3, r2, r3
 8009ad2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009ad6:	4293      	cmp	r3, r2
 8009ad8:	d901      	bls.n	8009ade <HAL_RCC_OscConfig+0xb6>
						return HAL_TIMEOUT;
 8009ada:	2303      	movs	r3, #3
 8009adc:	e1f2      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009ade:	4b6a      	ldr	r3, [pc, #424]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	d0ee      	beq.n	8009ac8 <HAL_RCC_OscConfig+0xa0>
 8009aea:	e016      	b.n	8009b1a <HAL_RCC_OscConfig+0xf2>
					}
				}
			} else {
				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009aec:	f7fa fcaa 	bl	8004444 <HAL_GetTick>
 8009af0:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSE is bypassed or disabled */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009af2:	e00a      	b.n	8009b0a <HAL_RCC_OscConfig+0xe2>
					if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE) {
 8009af4:	f7fa fca6 	bl	8004444 <HAL_GetTick>
 8009af8:	4602      	mov	r2, r0
 8009afa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009afc:	1ad3      	subs	r3, r2, r3
 8009afe:	f241 3288 	movw	r2, #5000	; 0x1388
 8009b02:	4293      	cmp	r3, r2
 8009b04:	d901      	bls.n	8009b0a <HAL_RCC_OscConfig+0xe2>
						return HAL_TIMEOUT;
 8009b06:	2303      	movs	r3, #3
 8009b08:	e1dc      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) {
 8009b0a:	4b5f      	ldr	r3, [pc, #380]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d1ee      	bne.n	8009af4 <HAL_RCC_OscConfig+0xcc>
 8009b16:	e000      	b.n	8009b1a <HAL_RCC_OscConfig+0xf2>
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009b18:	bf00      	nop
				}
			}
		}
	}
	/*----------------------------- HSI Configuration --------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI)
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f003 0302 	and.w	r3, r3, #2
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d07f      	beq.n	8009c26 <HAL_RCC_OscConfig+0x1fe>
		assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
		assert_param(
				IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

		/* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
		if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009b26:	4b58      	ldr	r3, [pc, #352]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009b28:	689b      	ldr	r3, [r3, #8]
 8009b2a:	f003 030c 	and.w	r3, r3, #12
 8009b2e:	2b00      	cmp	r3, #0
 8009b30:	d00b      	beq.n	8009b4a <HAL_RCC_OscConfig+0x122>
				|| ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8009b32:	4b55      	ldr	r3, [pc, #340]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009b34:	689b      	ldr	r3, [r3, #8]
 8009b36:	f003 030c 	and.w	r3, r3, #12
 8009b3a:	2b08      	cmp	r3, #8
 8009b3c:	d12a      	bne.n	8009b94 <HAL_RCC_OscConfig+0x16c>
						&& ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC)
 8009b3e:	4b52      	ldr	r3, [pc, #328]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009b40:	685b      	ldr	r3, [r3, #4]
 8009b42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d124      	bne.n	8009b94 <HAL_RCC_OscConfig+0x16c>
								== RCC_PLLCFGR_PLLSRC_HSI))) {
			/* When HSI is used as system clock it will not disabled */
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b4a:	4b4f      	ldr	r3, [pc, #316]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f003 0302 	and.w	r3, r3, #2
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d005      	beq.n	8009b62 <HAL_RCC_OscConfig+0x13a>
					&& (RCC_OscInitStruct->HSIState != RCC_HSI_ON)) {
 8009b56:	687b      	ldr	r3, [r7, #4]
 8009b58:	68db      	ldr	r3, [r3, #12]
 8009b5a:	2b01      	cmp	r3, #1
 8009b5c:	d001      	beq.n	8009b62 <HAL_RCC_OscConfig+0x13a>
				return HAL_ERROR;
 8009b5e:	2301      	movs	r3, #1
 8009b60:	e1b0      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
			}
			/* Otherwise, just the calibration is allowed */
			else {
				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009b62:	4b49      	ldr	r3, [pc, #292]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	691b      	ldr	r3, [r3, #16]
 8009b6e:	21f8      	movs	r1, #248	; 0xf8
 8009b70:	6539      	str	r1, [r7, #80]	; 0x50
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009b72:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8009b74:	fa91 f1a1 	rbit	r1, r1
 8009b78:	64f9      	str	r1, [r7, #76]	; 0x4c
   return(result);
 8009b7a:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8009b7c:	65b9      	str	r1, [r7, #88]	; 0x58
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009b7e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8009b80:	fab1 f181 	clz	r1, r1
 8009b84:	6579      	str	r1, [r7, #84]	; 0x54
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009b86:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8009b88:	b2c9      	uxtb	r1, r1
 8009b8a:	408b      	lsls	r3, r1
 8009b8c:	493e      	ldr	r1, [pc, #248]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009b8e:	4313      	orrs	r3, r2
 8009b90:	600b      	str	r3, [r1, #0]
			if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009b92:	e048      	b.n	8009c26 <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			}
		} else {
			/* Check the HSI State */
			if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF) {
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	68db      	ldr	r3, [r3, #12]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d02e      	beq.n	8009bfa <HAL_RCC_OscConfig+0x1d2>
				/* Enable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_ENABLE();
 8009b9c:	4b3c      	ldr	r3, [pc, #240]	; (8009c90 <HAL_RCC_OscConfig+0x268>)
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009ba2:	f7fa fc4f 	bl	8004444 <HAL_GetTick>
 8009ba6:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009ba8:	e008      	b.n	8009bbc <HAL_RCC_OscConfig+0x194>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009baa:	f7fa fc4b 	bl	8004444 <HAL_GetTick>
 8009bae:	4602      	mov	r2, r0
 8009bb0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009bb2:	1ad3      	subs	r3, r2, r3
 8009bb4:	2b64      	cmp	r3, #100	; 0x64
 8009bb6:	d901      	bls.n	8009bbc <HAL_RCC_OscConfig+0x194>
						return HAL_TIMEOUT;
 8009bb8:	2303      	movs	r3, #3
 8009bba:	e183      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009bbc:	4b32      	ldr	r3, [pc, #200]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f003 0302 	and.w	r3, r3, #2
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d0f0      	beq.n	8009baa <HAL_RCC_OscConfig+0x182>
					}
				}

				/* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
				__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(
 8009bc8:	4b2f      	ldr	r3, [pc, #188]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	691b      	ldr	r3, [r3, #16]
 8009bd4:	21f8      	movs	r1, #248	; 0xf8
 8009bd6:	6439      	str	r1, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009bd8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8009bda:	fa91 f1a1 	rbit	r1, r1
 8009bde:	63f9      	str	r1, [r7, #60]	; 0x3c
   return(result);
 8009be0:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8009be2:	64b9      	str	r1, [r7, #72]	; 0x48
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009be4:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8009be6:	fab1 f181 	clz	r1, r1
 8009bea:	6479      	str	r1, [r7, #68]	; 0x44
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009bec:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8009bee:	b2c9      	uxtb	r1, r1
 8009bf0:	408b      	lsls	r3, r1
 8009bf2:	4925      	ldr	r1, [pc, #148]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009bf4:	4313      	orrs	r3, r2
 8009bf6:	600b      	str	r3, [r1, #0]
 8009bf8:	e015      	b.n	8009c26 <HAL_RCC_OscConfig+0x1fe>
						RCC_OscInitStruct->HSICalibrationValue);
			} else {
				/* Disable the Internal High Speed oscillator (HSI). */
				__HAL_RCC_HSI_DISABLE();
 8009bfa:	4b25      	ldr	r3, [pc, #148]	; (8009c90 <HAL_RCC_OscConfig+0x268>)
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009c00:	f7fa fc20 	bl	8004444 <HAL_GetTick>
 8009c04:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till HSI is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009c06:	e008      	b.n	8009c1a <HAL_RCC_OscConfig+0x1f2>
					if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE) {
 8009c08:	f7fa fc1c 	bl	8004444 <HAL_GetTick>
 8009c0c:	4602      	mov	r2, r0
 8009c0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c10:	1ad3      	subs	r3, r2, r3
 8009c12:	2b64      	cmp	r3, #100	; 0x64
 8009c14:	d901      	bls.n	8009c1a <HAL_RCC_OscConfig+0x1f2>
						return HAL_TIMEOUT;
 8009c16:	2303      	movs	r3, #3
 8009c18:	e154      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) {
 8009c1a:	4b1b      	ldr	r3, [pc, #108]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f003 0302 	and.w	r3, r3, #2
 8009c22:	2b00      	cmp	r3, #0
 8009c24:	d1f0      	bne.n	8009c08 <HAL_RCC_OscConfig+0x1e0>
				}
			}
		}
	}
	/*------------------------------ LSI Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI)
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681b      	ldr	r3, [r3, #0]
 8009c2a:	f003 0308 	and.w	r3, r3, #8
 8009c2e:	2b00      	cmp	r3, #0
 8009c30:	d038      	beq.n	8009ca4 <HAL_RCC_OscConfig+0x27c>
			== RCC_OSCILLATORTYPE_LSI) {
		/* Check the parameters */
		assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

		/* Check the LSI State */
		if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF) {
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	695b      	ldr	r3, [r3, #20]
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d016      	beq.n	8009c68 <HAL_RCC_OscConfig+0x240>
			/* Enable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_ENABLE();
 8009c3a:	4b16      	ldr	r3, [pc, #88]	; (8009c94 <HAL_RCC_OscConfig+0x26c>)
 8009c3c:	2201      	movs	r2, #1
 8009c3e:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009c40:	f7fa fc00 	bl	8004444 <HAL_GetTick>
 8009c44:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009c46:	e008      	b.n	8009c5a <HAL_RCC_OscConfig+0x232>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009c48:	f7fa fbfc 	bl	8004444 <HAL_GetTick>
 8009c4c:	4602      	mov	r2, r0
 8009c4e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c50:	1ad3      	subs	r3, r2, r3
 8009c52:	2b64      	cmp	r3, #100	; 0x64
 8009c54:	d901      	bls.n	8009c5a <HAL_RCC_OscConfig+0x232>
					return HAL_TIMEOUT;
 8009c56:	2303      	movs	r3, #3
 8009c58:	e134      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET) {
 8009c5a:	4b0b      	ldr	r3, [pc, #44]	; (8009c88 <HAL_RCC_OscConfig+0x260>)
 8009c5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c5e:	f003 0302 	and.w	r3, r3, #2
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	d0f0      	beq.n	8009c48 <HAL_RCC_OscConfig+0x220>
 8009c66:	e01d      	b.n	8009ca4 <HAL_RCC_OscConfig+0x27c>
				}
			}
		} else {
			/* Disable the Internal Low Speed oscillator (LSI). */
			__HAL_RCC_LSI_DISABLE();
 8009c68:	4b0a      	ldr	r3, [pc, #40]	; (8009c94 <HAL_RCC_OscConfig+0x26c>)
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	601a      	str	r2, [r3, #0]

			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009c6e:	f7fa fbe9 	bl	8004444 <HAL_GetTick>
 8009c72:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSI is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8009c74:	e010      	b.n	8009c98 <HAL_RCC_OscConfig+0x270>
				if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE) {
 8009c76:	f7fa fbe5 	bl	8004444 <HAL_GetTick>
 8009c7a:	4602      	mov	r2, r0
 8009c7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009c7e:	1ad3      	subs	r3, r2, r3
 8009c80:	2b64      	cmp	r3, #100	; 0x64
 8009c82:	d909      	bls.n	8009c98 <HAL_RCC_OscConfig+0x270>
					return HAL_TIMEOUT;
 8009c84:	2303      	movs	r3, #3
 8009c86:	e11d      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
 8009c88:	40023800 	.word	0x40023800
 8009c8c:	40023802 	.word	0x40023802
 8009c90:	42470000 	.word	0x42470000
 8009c94:	42470e80 	.word	0x42470e80
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET) {
 8009c98:	4b8c      	ldr	r3, [pc, #560]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009c9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009c9c:	f003 0302 	and.w	r3, r3, #2
 8009ca0:	2b00      	cmp	r3, #0
 8009ca2:	d1e8      	bne.n	8009c76 <HAL_RCC_OscConfig+0x24e>
				}
			}
		}
	}
	/*------------------------------ LSE Configuration -------------------------*/
	if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE)
 8009ca4:	687b      	ldr	r3, [r7, #4]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f003 0304 	and.w	r3, r3, #4
 8009cac:	2b00      	cmp	r3, #0
 8009cae:	d070      	beq.n	8009d92 <HAL_RCC_OscConfig+0x36a>
			== RCC_OSCILLATORTYPE_LSE) {
		/* Check the parameters */
		assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

		/* Enable Power Clock*/
		__HAL_RCC_PWR_CLK_ENABLE();
 8009cb0:	4b86      	ldr	r3, [pc, #536]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009cb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cb4:	4a85      	ldr	r2, [pc, #532]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009cb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009cba:	6413      	str	r3, [r2, #64]	; 0x40
 8009cbc:	4b83      	ldr	r3, [pc, #524]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009cbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009cc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009cc4:	60bb      	str	r3, [r7, #8]
 8009cc6:	68bb      	ldr	r3, [r7, #8]

		/* Enable write access to Backup domain */
		PWR->CR |= PWR_CR_DBP;
 8009cc8:	4b81      	ldr	r3, [pc, #516]	; (8009ed0 <HAL_RCC_OscConfig+0x4a8>)
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a80      	ldr	r2, [pc, #512]	; (8009ed0 <HAL_RCC_OscConfig+0x4a8>)
 8009cce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009cd2:	6013      	str	r3, [r2, #0]

		/* Wait for Backup domain Write protection disable */
		tickstart = HAL_GetTick();
 8009cd4:	f7fa fbb6 	bl	8004444 <HAL_GetTick>
 8009cd8:	65f8      	str	r0, [r7, #92]	; 0x5c

		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 8009cda:	e008      	b.n	8009cee <HAL_RCC_OscConfig+0x2c6>
			if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE) {
 8009cdc:	f7fa fbb2 	bl	8004444 <HAL_GetTick>
 8009ce0:	4602      	mov	r2, r0
 8009ce2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ce4:	1ad3      	subs	r3, r2, r3
 8009ce6:	2b64      	cmp	r3, #100	; 0x64
 8009ce8:	d901      	bls.n	8009cee <HAL_RCC_OscConfig+0x2c6>
				return HAL_TIMEOUT;
 8009cea:	2303      	movs	r3, #3
 8009cec:	e0ea      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
		while ((PWR->CR & PWR_CR_DBP) == RESET) {
 8009cee:	4b78      	ldr	r3, [pc, #480]	; (8009ed0 <HAL_RCC_OscConfig+0x4a8>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d0f0      	beq.n	8009cdc <HAL_RCC_OscConfig+0x2b4>
			}
		}

		/* Reset LSEON and LSEBYP bits before configuring the LSE ----------------*/
		__HAL_RCC_LSE_CONFIG(RCC_LSE_OFF);
 8009cfa:	4b76      	ldr	r3, [pc, #472]	; (8009ed4 <HAL_RCC_OscConfig+0x4ac>)
 8009cfc:	2200      	movs	r2, #0
 8009cfe:	701a      	strb	r2, [r3, #0]

		/* Get Start Tick*/
		tickstart = HAL_GetTick();
 8009d00:	f7fa fba0 	bl	8004444 <HAL_GetTick>
 8009d04:	65f8      	str	r0, [r7, #92]	; 0x5c

		/* Wait till LSE is ready */
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009d06:	e00a      	b.n	8009d1e <HAL_RCC_OscConfig+0x2f6>
			if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009d08:	f7fa fb9c 	bl	8004444 <HAL_GetTick>
 8009d0c:	4602      	mov	r2, r0
 8009d0e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d10:	1ad3      	subs	r3, r2, r3
 8009d12:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d16:	4293      	cmp	r3, r2
 8009d18:	d901      	bls.n	8009d1e <HAL_RCC_OscConfig+0x2f6>
				return HAL_TIMEOUT;
 8009d1a:	2303      	movs	r3, #3
 8009d1c:	e0d2      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
		while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009d1e:	4b6b      	ldr	r3, [pc, #428]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009d20:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d22:	f003 0302 	and.w	r3, r3, #2
 8009d26:	2b00      	cmp	r3, #0
 8009d28:	d1ee      	bne.n	8009d08 <HAL_RCC_OscConfig+0x2e0>
			}
		}

		/* Set the new LSE configuration -----------------------------------------*/
		__HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	689a      	ldr	r2, [r3, #8]
 8009d2e:	4b69      	ldr	r3, [pc, #420]	; (8009ed4 <HAL_RCC_OscConfig+0x4ac>)
 8009d30:	b2d2      	uxtb	r2, r2
 8009d32:	701a      	strb	r2, [r3, #0]
		/* Check the LSE State */
		if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF) {
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	689b      	ldr	r3, [r3, #8]
 8009d38:	2b00      	cmp	r3, #0
 8009d3a:	d015      	beq.n	8009d68 <HAL_RCC_OscConfig+0x340>
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009d3c:	f7fa fb82 	bl	8004444 <HAL_GetTick>
 8009d40:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8009d42:	e00a      	b.n	8009d5a <HAL_RCC_OscConfig+0x332>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009d44:	f7fa fb7e 	bl	8004444 <HAL_GetTick>
 8009d48:	4602      	mov	r2, r0
 8009d4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d4c:	1ad3      	subs	r3, r2, r3
 8009d4e:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d901      	bls.n	8009d5a <HAL_RCC_OscConfig+0x332>
					return HAL_TIMEOUT;
 8009d56:	2303      	movs	r3, #3
 8009d58:	e0b4      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET) {
 8009d5a:	4b5c      	ldr	r3, [pc, #368]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009d5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d5e:	f003 0302 	and.w	r3, r3, #2
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d0ee      	beq.n	8009d44 <HAL_RCC_OscConfig+0x31c>
 8009d66:	e014      	b.n	8009d92 <HAL_RCC_OscConfig+0x36a>
				}
			}
		} else {
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009d68:	f7fa fb6c 	bl	8004444 <HAL_GetTick>
 8009d6c:	65f8      	str	r0, [r7, #92]	; 0x5c

			/* Wait till LSE is ready */
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009d6e:	e00a      	b.n	8009d86 <HAL_RCC_OscConfig+0x35e>
				if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE) {
 8009d70:	f7fa fb68 	bl	8004444 <HAL_GetTick>
 8009d74:	4602      	mov	r2, r0
 8009d76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009d78:	1ad3      	subs	r3, r2, r3
 8009d7a:	f241 3288 	movw	r2, #5000	; 0x1388
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	d901      	bls.n	8009d86 <HAL_RCC_OscConfig+0x35e>
					return HAL_TIMEOUT;
 8009d82:	2303      	movs	r3, #3
 8009d84:	e09e      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
			while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET) {
 8009d86:	4b51      	ldr	r3, [pc, #324]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009d88:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009d8a:	f003 0302 	and.w	r3, r3, #2
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	d1ee      	bne.n	8009d70 <HAL_RCC_OscConfig+0x348>
		}
	}
	/*-------------------------------- PLL Configuration -----------------------*/
	/* Check the parameters */
	assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
	if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE) {
 8009d92:	687b      	ldr	r3, [r7, #4]
 8009d94:	699b      	ldr	r3, [r3, #24]
 8009d96:	2b00      	cmp	r3, #0
 8009d98:	f000 8093 	beq.w	8009ec2 <HAL_RCC_OscConfig+0x49a>
		/* Check if the PLL is used as system clock or not */
		if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL) {
 8009d9c:	4b4b      	ldr	r3, [pc, #300]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009d9e:	689b      	ldr	r3, [r3, #8]
 8009da0:	f003 030c 	and.w	r3, r3, #12
 8009da4:	2b08      	cmp	r3, #8
 8009da6:	f000 808a 	beq.w	8009ebe <HAL_RCC_OscConfig+0x496>
			if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON) {
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	699b      	ldr	r3, [r3, #24]
 8009dae:	2b02      	cmp	r3, #2
 8009db0:	d16e      	bne.n	8009e90 <HAL_RCC_OscConfig+0x468>
				assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
				assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
				assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8009db2:	4b49      	ldr	r3, [pc, #292]	; (8009ed8 <HAL_RCC_OscConfig+0x4b0>)
 8009db4:	2200      	movs	r2, #0
 8009db6:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009db8:	f7fa fb44 	bl	8004444 <HAL_GetTick>
 8009dbc:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009dbe:	e008      	b.n	8009dd2 <HAL_RCC_OscConfig+0x3aa>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009dc0:	f7fa fb40 	bl	8004444 <HAL_GetTick>
 8009dc4:	4602      	mov	r2, r0
 8009dc6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009dc8:	1ad3      	subs	r3, r2, r3
 8009dca:	2b64      	cmp	r3, #100	; 0x64
 8009dcc:	d901      	bls.n	8009dd2 <HAL_RCC_OscConfig+0x3aa>
						return HAL_TIMEOUT;
 8009dce:	2303      	movs	r3, #3
 8009dd0:	e078      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009dd2:	4b3e      	ldr	r3, [pc, #248]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009dd4:	681b      	ldr	r3, [r3, #0]
 8009dd6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	d1f0      	bne.n	8009dc0 <HAL_RCC_OscConfig+0x398>
					}
				}

				/* Configure the main PLL clock source, multiplication and division factors. */
				WRITE_REG(RCC->PLLCFGR,
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	69da      	ldr	r2, [r3, #28]
 8009de2:	687b      	ldr	r3, [r7, #4]
 8009de4:	6a1b      	ldr	r3, [r3, #32]
 8009de6:	431a      	orrs	r2, r3
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009dec:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 8009df0:	6139      	str	r1, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009df2:	6939      	ldr	r1, [r7, #16]
 8009df4:	fa91 f1a1 	rbit	r1, r1
 8009df8:	60f9      	str	r1, [r7, #12]
   return(result);
 8009dfa:	68f9      	ldr	r1, [r7, #12]
 8009dfc:	61b9      	str	r1, [r7, #24]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009dfe:	69b9      	ldr	r1, [r7, #24]
 8009e00:	fab1 f181 	clz	r1, r1
 8009e04:	6179      	str	r1, [r7, #20]
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009e06:	6979      	ldr	r1, [r7, #20]
 8009e08:	b2c9      	uxtb	r1, r1
 8009e0a:	408b      	lsls	r3, r1
 8009e0c:	431a      	orrs	r2, r3
 8009e0e:	687b      	ldr	r3, [r7, #4]
 8009e10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009e12:	085b      	lsrs	r3, r3, #1
 8009e14:	3b01      	subs	r3, #1
 8009e16:	f44f 3140 	mov.w	r1, #196608	; 0x30000
 8009e1a:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e1c:	6a39      	ldr	r1, [r7, #32]
 8009e1e:	fa91 f1a1 	rbit	r1, r1
 8009e22:	61f9      	str	r1, [r7, #28]
   return(result);
 8009e24:	69f9      	ldr	r1, [r7, #28]
 8009e26:	62b9      	str	r1, [r7, #40]	; 0x28
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009e28:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8009e2a:	fab1 f181 	clz	r1, r1
 8009e2e:	6279      	str	r1, [r7, #36]	; 0x24
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009e30:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8009e32:	b2c9      	uxtb	r1, r1
 8009e34:	408b      	lsls	r3, r1
 8009e36:	431a      	orrs	r2, r3
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009e3c:	f04f 6170 	mov.w	r1, #251658240	; 0xf000000
 8009e40:	6339      	str	r1, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8009e42:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8009e44:	fa91 f1a1 	rbit	r1, r1
 8009e48:	62f9      	str	r1, [r7, #44]	; 0x2c
   return(result);
 8009e4a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8009e4c:	63b9      	str	r1, [r7, #56]	; 0x38
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 8009e4e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009e50:	fab1 f181 	clz	r1, r1
 8009e54:	6379      	str	r1, [r7, #52]	; 0x34
   return ((uint8_t) result);    /* Add explicit type cast here */
 8009e56:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8009e58:	b2c9      	uxtb	r1, r1
 8009e5a:	408b      	lsls	r3, r1
 8009e5c:	491b      	ldr	r1, [pc, #108]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	604b      	str	r3, [r1, #4]
						(RCC_OscInitStruct->PLL.PLLSource | RCC_OscInitStruct->PLL.PLLM | (RCC_OscInitStruct->PLL.PLLN << POSITION_VAL(RCC_PLLCFGR_PLLN)) | (((RCC_OscInitStruct->PLL.PLLP >> 1) -1) << POSITION_VAL(RCC_PLLCFGR_PLLP)) | (RCC_OscInitStruct->PLL.PLLQ << POSITION_VAL(RCC_PLLCFGR_PLLQ))));
				/* Enable the main PLL. */
				__HAL_RCC_PLL_ENABLE();
 8009e62:	4b1d      	ldr	r3, [pc, #116]	; (8009ed8 <HAL_RCC_OscConfig+0x4b0>)
 8009e64:	2201      	movs	r2, #1
 8009e66:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009e68:	f7fa faec 	bl	8004444 <HAL_GetTick>
 8009e6c:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009e6e:	e008      	b.n	8009e82 <HAL_RCC_OscConfig+0x45a>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009e70:	f7fa fae8 	bl	8004444 <HAL_GetTick>
 8009e74:	4602      	mov	r2, r0
 8009e76:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009e78:	1ad3      	subs	r3, r2, r3
 8009e7a:	2b64      	cmp	r3, #100	; 0x64
 8009e7c:	d901      	bls.n	8009e82 <HAL_RCC_OscConfig+0x45a>
						return HAL_TIMEOUT;
 8009e7e:	2303      	movs	r3, #3
 8009e80:	e020      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009e82:	4b12      	ldr	r3, [pc, #72]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e8a:	2b00      	cmp	r3, #0
 8009e8c:	d0f0      	beq.n	8009e70 <HAL_RCC_OscConfig+0x448>
 8009e8e:	e018      	b.n	8009ec2 <HAL_RCC_OscConfig+0x49a>
					}
				}
			} else {
				/* Disable the main PLL. */
				__HAL_RCC_PLL_DISABLE();
 8009e90:	4b11      	ldr	r3, [pc, #68]	; (8009ed8 <HAL_RCC_OscConfig+0x4b0>)
 8009e92:	2200      	movs	r2, #0
 8009e94:	601a      	str	r2, [r3, #0]

				/* Get Start Tick*/
				tickstart = HAL_GetTick();
 8009e96:	f7fa fad5 	bl	8004444 <HAL_GetTick>
 8009e9a:	65f8      	str	r0, [r7, #92]	; 0x5c

				/* Wait till PLL is ready */
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009e9c:	e008      	b.n	8009eb0 <HAL_RCC_OscConfig+0x488>
					if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE) {
 8009e9e:	f7fa fad1 	bl	8004444 <HAL_GetTick>
 8009ea2:	4602      	mov	r2, r0
 8009ea4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8009ea6:	1ad3      	subs	r3, r2, r3
 8009ea8:	2b64      	cmp	r3, #100	; 0x64
 8009eaa:	d901      	bls.n	8009eb0 <HAL_RCC_OscConfig+0x488>
						return HAL_TIMEOUT;
 8009eac:	2303      	movs	r3, #3
 8009eae:	e009      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
				while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET) {
 8009eb0:	4b06      	ldr	r3, [pc, #24]	; (8009ecc <HAL_RCC_OscConfig+0x4a4>)
 8009eb2:	681b      	ldr	r3, [r3, #0]
 8009eb4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009eb8:	2b00      	cmp	r3, #0
 8009eba:	d1f0      	bne.n	8009e9e <HAL_RCC_OscConfig+0x476>
 8009ebc:	e001      	b.n	8009ec2 <HAL_RCC_OscConfig+0x49a>
					}
				}
			}
		} else {
			return HAL_ERROR;
 8009ebe:	2301      	movs	r3, #1
 8009ec0:	e000      	b.n	8009ec4 <HAL_RCC_OscConfig+0x49c>
		}
	}
	return HAL_OK;
 8009ec2:	2300      	movs	r3, #0
}
 8009ec4:	4618      	mov	r0, r3
 8009ec6:	3760      	adds	r7, #96	; 0x60
 8009ec8:	46bd      	mov	sp, r7
 8009eca:	bd80      	pop	{r7, pc}
 8009ecc:	40023800 	.word	0x40023800
 8009ed0:	40007000 	.word	0x40007000
 8009ed4:	40023870 	.word	0x40023870
 8009ed8:	42470060 	.word	0x42470060

08009edc <HAL_RCC_ClockConfig>:
 *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
 *         (for more details refer to section above "Initialization/de-initialization functions")
 * @retval None
 */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef *RCC_ClkInitStruct,
		uint32_t FLatency) {
 8009edc:	b580      	push	{r7, lr}
 8009ede:	b084      	sub	sp, #16
 8009ee0:	af00      	add	r7, sp, #0
 8009ee2:	6078      	str	r0, [r7, #4]
 8009ee4:	6039      	str	r1, [r7, #0]
	uint32_t tickstart = 0;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	60fb      	str	r3, [r7, #12]
	/* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
	 must be correctly programmed according to the frequency of the CPU clock 
	 (HCLK) and the supply voltage of the device. */

	/* Increasing the CPU frequency */
	if (FLatency > (FLASH->ACR & FLASH_ACR_LATENCY)) {
 8009eea:	4b9b      	ldr	r3, [pc, #620]	; (800a158 <HAL_RCC_ClockConfig+0x27c>)
 8009eec:	681b      	ldr	r3, [r3, #0]
 8009eee:	f003 030f 	and.w	r3, r3, #15
 8009ef2:	683a      	ldr	r2, [r7, #0]
 8009ef4:	429a      	cmp	r2, r3
 8009ef6:	f240 80aa 	bls.w	800a04e <HAL_RCC_ClockConfig+0x172>
		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 8009efa:	4b97      	ldr	r3, [pc, #604]	; (800a158 <HAL_RCC_ClockConfig+0x27c>)
 8009efc:	683a      	ldr	r2, [r7, #0]
 8009efe:	b2d2      	uxtb	r2, r2
 8009f00:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 8009f02:	4b95      	ldr	r3, [pc, #596]	; (800a158 <HAL_RCC_ClockConfig+0x27c>)
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	f003 030f 	and.w	r3, r3, #15
 8009f0a:	683a      	ldr	r2, [r7, #0]
 8009f0c:	429a      	cmp	r2, r3
 8009f0e:	d001      	beq.n	8009f14 <HAL_RCC_ClockConfig+0x38>
			return HAL_ERROR;
 8009f10:	2301      	movs	r3, #1
 8009f12:	e16d      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
		}

		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	681b      	ldr	r3, [r3, #0]
 8009f18:	f003 0302 	and.w	r3, r3, #2
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d008      	beq.n	8009f32 <HAL_RCC_ClockConfig+0x56>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 8009f20:	4b8e      	ldr	r3, [pc, #568]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009f28:	687b      	ldr	r3, [r7, #4]
 8009f2a:	689b      	ldr	r3, [r3, #8]
 8009f2c:	498b      	ldr	r1, [pc, #556]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 8009f2e:	4313      	orrs	r3, r2
 8009f30:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration ---------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	f003 0301 	and.w	r3, r3, #1
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	f000 8135 	beq.w	800a1aa <HAL_RCC_ClockConfig+0x2ce>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	685b      	ldr	r3, [r3, #4]
 8009f44:	2b01      	cmp	r3, #1
 8009f46:	d107      	bne.n	8009f58 <HAL_RCC_ClockConfig+0x7c>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 8009f48:	4b84      	ldr	r3, [pc, #528]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d119      	bne.n	8009f88 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	e14b      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	2b02      	cmp	r3, #2
 8009f5e:	d003      	beq.n	8009f68 <HAL_RCC_ClockConfig+0x8c>
					|| (RCC_ClkInitStruct->SYSCLKSource
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	685b      	ldr	r3, [r3, #4]
 8009f64:	2b03      	cmp	r3, #3
 8009f66:	d107      	bne.n	8009f78 <HAL_RCC_ClockConfig+0x9c>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 8009f68:	4b7c      	ldr	r3, [pc, #496]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009f70:	2b00      	cmp	r3, #0
 8009f72:	d109      	bne.n	8009f88 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 8009f74:	2301      	movs	r3, #1
 8009f76:	e13b      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 8009f78:	4b78      	ldr	r3, [pc, #480]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f003 0302 	and.w	r3, r3, #2
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d101      	bne.n	8009f88 <HAL_RCC_ClockConfig+0xac>
					return HAL_ERROR;
 8009f84:	2301      	movs	r3, #1
 8009f86:	e133      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				}
			}

			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009f88:	4b74      	ldr	r3, [pc, #464]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	f023 0203 	bic.w	r2, r3, #3
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	685b      	ldr	r3, [r3, #4]
 8009f94:	4971      	ldr	r1, [pc, #452]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 8009f96:	4313      	orrs	r3, r2
 8009f98:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 8009f9a:	f7fa fa53 	bl	8004444 <HAL_GetTick>
 8009f9e:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	2b01      	cmp	r3, #1
 8009fa6:	d112      	bne.n	8009fce <HAL_RCC_ClockConfig+0xf2>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8009fa8:	e00a      	b.n	8009fc0 <HAL_RCC_ClockConfig+0xe4>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 8009faa:	f7fa fa4b 	bl	8004444 <HAL_GetTick>
 8009fae:	4602      	mov	r2, r0
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	1ad3      	subs	r3, r2, r3
 8009fb4:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fb8:	4293      	cmp	r3, r2
 8009fba:	d901      	bls.n	8009fc0 <HAL_RCC_ClockConfig+0xe4>
						return HAL_TIMEOUT;
 8009fbc:	2303      	movs	r3, #3
 8009fbe:	e117      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8009fc0:	4b66      	ldr	r3, [pc, #408]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	f003 030c 	and.w	r3, r3, #12
 8009fc8:	2b04      	cmp	r3, #4
 8009fca:	d1ee      	bne.n	8009faa <HAL_RCC_ClockConfig+0xce>
 8009fcc:	e0ed      	b.n	800a1aa <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 8009fce:	687b      	ldr	r3, [r7, #4]
 8009fd0:	685b      	ldr	r3, [r3, #4]
 8009fd2:	2b02      	cmp	r3, #2
 8009fd4:	d112      	bne.n	8009ffc <HAL_RCC_ClockConfig+0x120>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8009fd6:	e00a      	b.n	8009fee <HAL_RCC_ClockConfig+0x112>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 8009fd8:	f7fa fa34 	bl	8004444 <HAL_GetTick>
 8009fdc:	4602      	mov	r2, r0
 8009fde:	68fb      	ldr	r3, [r7, #12]
 8009fe0:	1ad3      	subs	r3, r2, r3
 8009fe2:	f241 3288 	movw	r2, #5000	; 0x1388
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d901      	bls.n	8009fee <HAL_RCC_ClockConfig+0x112>
						return HAL_TIMEOUT;
 8009fea:	2303      	movs	r3, #3
 8009fec:	e100      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 8009fee:	4b5b      	ldr	r3, [pc, #364]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 8009ff0:	689b      	ldr	r3, [r3, #8]
 8009ff2:	f003 030c 	and.w	r3, r3, #12
 8009ff6:	2b08      	cmp	r3, #8
 8009ff8:	d1ee      	bne.n	8009fd8 <HAL_RCC_ClockConfig+0xfc>
 8009ffa:	e0d6      	b.n	800a1aa <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	685b      	ldr	r3, [r3, #4]
 800a000:	2b03      	cmp	r3, #3
 800a002:	d11d      	bne.n	800a040 <HAL_RCC_ClockConfig+0x164>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a004:	e00a      	b.n	800a01c <HAL_RCC_ClockConfig+0x140>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a006:	f7fa fa1d 	bl	8004444 <HAL_GetTick>
 800a00a:	4602      	mov	r2, r0
 800a00c:	68fb      	ldr	r3, [r7, #12]
 800a00e:	1ad3      	subs	r3, r2, r3
 800a010:	f241 3288 	movw	r2, #5000	; 0x1388
 800a014:	4293      	cmp	r3, r2
 800a016:	d901      	bls.n	800a01c <HAL_RCC_ClockConfig+0x140>
						return HAL_TIMEOUT;
 800a018:	2303      	movs	r3, #3
 800a01a:	e0e9      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a01c:	4b4f      	ldr	r3, [pc, #316]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a01e:	689b      	ldr	r3, [r3, #8]
 800a020:	f003 030c 	and.w	r3, r3, #12
 800a024:	2b03      	cmp	r3, #3
 800a026:	d1ee      	bne.n	800a006 <HAL_RCC_ClockConfig+0x12a>
 800a028:	e0bf      	b.n	800a1aa <HAL_RCC_ClockConfig+0x2ce>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a02a:	f7fa fa0b 	bl	8004444 <HAL_GetTick>
 800a02e:	4602      	mov	r2, r0
 800a030:	68fb      	ldr	r3, [r7, #12]
 800a032:	1ad3      	subs	r3, r2, r3
 800a034:	f241 3288 	movw	r2, #5000	; 0x1388
 800a038:	4293      	cmp	r3, r2
 800a03a:	d901      	bls.n	800a040 <HAL_RCC_ClockConfig+0x164>
						return HAL_TIMEOUT;
 800a03c:	2303      	movs	r3, #3
 800a03e:	e0d7      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a040:	4b46      	ldr	r3, [pc, #280]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a042:	689b      	ldr	r3, [r3, #8]
 800a044:	f003 030c 	and.w	r3, r3, #12
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d1ee      	bne.n	800a02a <HAL_RCC_ClockConfig+0x14e>
 800a04c:	e0ad      	b.n	800a1aa <HAL_RCC_ClockConfig+0x2ce>
		}
	}
	/* Decreasing the CPU frequency */
	else {
		/*-------------------------- HCLK Configuration --------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK)
 800a04e:	687b      	ldr	r3, [r7, #4]
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	f003 0302 	and.w	r3, r3, #2
 800a056:	2b00      	cmp	r3, #0
 800a058:	d008      	beq.n	800a06c <HAL_RCC_ClockConfig+0x190>
				== RCC_CLOCKTYPE_HCLK) {
			assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
			MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE,
 800a05a:	4b40      	ldr	r3, [pc, #256]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800a062:	687b      	ldr	r3, [r7, #4]
 800a064:	689b      	ldr	r3, [r3, #8]
 800a066:	493d      	ldr	r1, [pc, #244]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a068:	4313      	orrs	r3, r2
 800a06a:	608b      	str	r3, [r1, #8]
					RCC_ClkInitStruct->AHBCLKDivider);
		}

		/*------------------------- SYSCLK Configuration -------------------------*/
		if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK)
 800a06c:	687b      	ldr	r3, [r7, #4]
 800a06e:	681b      	ldr	r3, [r3, #0]
 800a070:	f003 0301 	and.w	r3, r3, #1
 800a074:	2b00      	cmp	r3, #0
 800a076:	f000 808b 	beq.w	800a190 <HAL_RCC_ClockConfig+0x2b4>
				== RCC_CLOCKTYPE_SYSCLK) {
			assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

			/* HSE is selected as System Clock Source */
			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	685b      	ldr	r3, [r3, #4]
 800a07e:	2b01      	cmp	r3, #1
 800a080:	d107      	bne.n	800a092 <HAL_RCC_ClockConfig+0x1b6>
				/* Check the HSE ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET) {
 800a082:	4b36      	ldr	r3, [pc, #216]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d119      	bne.n	800a0c2 <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a08e:	2301      	movs	r3, #1
 800a090:	e0ae      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* PLL is selected as System Clock Source */
			else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	685b      	ldr	r3, [r3, #4]
 800a096:	2b02      	cmp	r3, #2
 800a098:	d003      	beq.n	800a0a2 <HAL_RCC_ClockConfig+0x1c6>
					|| (RCC_ClkInitStruct->SYSCLKSource
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	2b03      	cmp	r3, #3
 800a0a0:	d107      	bne.n	800a0b2 <HAL_RCC_ClockConfig+0x1d6>
							== RCC_SYSCLKSOURCE_PLLRCLK)) {
				/* Check the PLL ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET) {
 800a0a2:	4b2e      	ldr	r3, [pc, #184]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a0a4:	681b      	ldr	r3, [r3, #0]
 800a0a6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d109      	bne.n	800a0c2 <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a0ae:	2301      	movs	r3, #1
 800a0b0:	e09e      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			/* HSI is selected as System Clock Source */
			else {
				/* Check the HSI ready flag */
				if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET) {
 800a0b2:	4b2a      	ldr	r3, [pc, #168]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f003 0302 	and.w	r3, r3, #2
 800a0ba:	2b00      	cmp	r3, #0
 800a0bc:	d101      	bne.n	800a0c2 <HAL_RCC_ClockConfig+0x1e6>
					return HAL_ERROR;
 800a0be:	2301      	movs	r3, #1
 800a0c0:	e096      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				}
			}
			__HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800a0c2:	4b26      	ldr	r3, [pc, #152]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a0c4:	689b      	ldr	r3, [r3, #8]
 800a0c6:	f023 0203 	bic.w	r2, r3, #3
 800a0ca:	687b      	ldr	r3, [r7, #4]
 800a0cc:	685b      	ldr	r3, [r3, #4]
 800a0ce:	4923      	ldr	r1, [pc, #140]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a0d0:	4313      	orrs	r3, r2
 800a0d2:	608b      	str	r3, [r1, #8]
			/* Get Start Tick*/
			tickstart = HAL_GetTick();
 800a0d4:	f7fa f9b6 	bl	8004444 <HAL_GetTick>
 800a0d8:	60f8      	str	r0, [r7, #12]

			if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE) {
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	685b      	ldr	r3, [r3, #4]
 800a0de:	2b01      	cmp	r3, #1
 800a0e0:	d112      	bne.n	800a108 <HAL_RCC_ClockConfig+0x22c>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0e2:	e00a      	b.n	800a0fa <HAL_RCC_ClockConfig+0x21e>
						!= RCC_SYSCLKSOURCE_STATUS_HSE) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a0e4:	f7fa f9ae 	bl	8004444 <HAL_GetTick>
 800a0e8:	4602      	mov	r2, r0
 800a0ea:	68fb      	ldr	r3, [r7, #12]
 800a0ec:	1ad3      	subs	r3, r2, r3
 800a0ee:	f241 3288 	movw	r2, #5000	; 0x1388
 800a0f2:	4293      	cmp	r3, r2
 800a0f4:	d901      	bls.n	800a0fa <HAL_RCC_ClockConfig+0x21e>
						return HAL_TIMEOUT;
 800a0f6:	2303      	movs	r3, #3
 800a0f8:	e07a      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a0fa:	4b18      	ldr	r3, [pc, #96]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a0fc:	689b      	ldr	r3, [r3, #8]
 800a0fe:	f003 030c 	and.w	r3, r3, #12
 800a102:	2b04      	cmp	r3, #4
 800a104:	d1ee      	bne.n	800a0e4 <HAL_RCC_ClockConfig+0x208>
 800a106:	e043      	b.n	800a190 <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	685b      	ldr	r3, [r3, #4]
 800a10c:	2b02      	cmp	r3, #2
 800a10e:	d112      	bne.n	800a136 <HAL_RCC_ClockConfig+0x25a>
					== RCC_SYSCLKSOURCE_PLLCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a110:	e00a      	b.n	800a128 <HAL_RCC_ClockConfig+0x24c>
						!= RCC_SYSCLKSOURCE_STATUS_PLLCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a112:	f7fa f997 	bl	8004444 <HAL_GetTick>
 800a116:	4602      	mov	r2, r0
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	1ad3      	subs	r3, r2, r3
 800a11c:	f241 3288 	movw	r2, #5000	; 0x1388
 800a120:	4293      	cmp	r3, r2
 800a122:	d901      	bls.n	800a128 <HAL_RCC_ClockConfig+0x24c>
						return HAL_TIMEOUT;
 800a124:	2303      	movs	r3, #3
 800a126:	e063      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a128:	4b0c      	ldr	r3, [pc, #48]	; (800a15c <HAL_RCC_ClockConfig+0x280>)
 800a12a:	689b      	ldr	r3, [r3, #8]
 800a12c:	f003 030c 	and.w	r3, r3, #12
 800a130:	2b08      	cmp	r3, #8
 800a132:	d1ee      	bne.n	800a112 <HAL_RCC_ClockConfig+0x236>
 800a134:	e02c      	b.n	800a190 <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else if (RCC_ClkInitStruct->SYSCLKSource
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	685b      	ldr	r3, [r3, #4]
 800a13a:	2b03      	cmp	r3, #3
 800a13c:	d122      	bne.n	800a184 <HAL_RCC_ClockConfig+0x2a8>
					== RCC_SYSCLKSOURCE_PLLRCLK) {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a13e:	e00f      	b.n	800a160 <HAL_RCC_ClockConfig+0x284>
						!= RCC_SYSCLKSOURCE_STATUS_PLLRCLK) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a140:	f7fa f980 	bl	8004444 <HAL_GetTick>
 800a144:	4602      	mov	r2, r0
 800a146:	68fb      	ldr	r3, [r7, #12]
 800a148:	1ad3      	subs	r3, r2, r3
 800a14a:	f241 3288 	movw	r2, #5000	; 0x1388
 800a14e:	4293      	cmp	r3, r2
 800a150:	d906      	bls.n	800a160 <HAL_RCC_ClockConfig+0x284>
						return HAL_TIMEOUT;
 800a152:	2303      	movs	r3, #3
 800a154:	e04c      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
 800a156:	bf00      	nop
 800a158:	40023c00 	.word	0x40023c00
 800a15c:	40023800 	.word	0x40023800
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a160:	4b25      	ldr	r3, [pc, #148]	; (800a1f8 <HAL_RCC_ClockConfig+0x31c>)
 800a162:	689b      	ldr	r3, [r3, #8]
 800a164:	f003 030c 	and.w	r3, r3, #12
 800a168:	2b03      	cmp	r3, #3
 800a16a:	d1e9      	bne.n	800a140 <HAL_RCC_ClockConfig+0x264>
 800a16c:	e010      	b.n	800a190 <HAL_RCC_ClockConfig+0x2b4>
					}
				}
			} else {
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
						!= RCC_SYSCLKSOURCE_STATUS_HSI) {
					if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE) {
 800a16e:	f7fa f969 	bl	8004444 <HAL_GetTick>
 800a172:	4602      	mov	r2, r0
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	1ad3      	subs	r3, r2, r3
 800a178:	f241 3288 	movw	r2, #5000	; 0x1388
 800a17c:	4293      	cmp	r3, r2
 800a17e:	d901      	bls.n	800a184 <HAL_RCC_ClockConfig+0x2a8>
						return HAL_TIMEOUT;
 800a180:	2303      	movs	r3, #3
 800a182:	e035      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
				while (__HAL_RCC_GET_SYSCLK_SOURCE()
 800a184:	4b1c      	ldr	r3, [pc, #112]	; (800a1f8 <HAL_RCC_ClockConfig+0x31c>)
 800a186:	689b      	ldr	r3, [r3, #8]
 800a188:	f003 030c 	and.w	r3, r3, #12
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d1ee      	bne.n	800a16e <HAL_RCC_ClockConfig+0x292>
				}
			}
		}

		/* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
		__HAL_FLASH_SET_LATENCY(FLatency);
 800a190:	4b1a      	ldr	r3, [pc, #104]	; (800a1fc <HAL_RCC_ClockConfig+0x320>)
 800a192:	683a      	ldr	r2, [r7, #0]
 800a194:	b2d2      	uxtb	r2, r2
 800a196:	701a      	strb	r2, [r3, #0]

		/* Check that the new number of wait states is taken into account to access the Flash
		 memory by reading the FLASH_ACR register */
		if ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency) {
 800a198:	4b18      	ldr	r3, [pc, #96]	; (800a1fc <HAL_RCC_ClockConfig+0x320>)
 800a19a:	681b      	ldr	r3, [r3, #0]
 800a19c:	f003 030f 	and.w	r3, r3, #15
 800a1a0:	683a      	ldr	r2, [r7, #0]
 800a1a2:	429a      	cmp	r2, r3
 800a1a4:	d001      	beq.n	800a1aa <HAL_RCC_ClockConfig+0x2ce>
			return HAL_ERROR;
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	e022      	b.n	800a1f0 <HAL_RCC_ClockConfig+0x314>
		}
	}

	/*-------------------------- PCLK1 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f003 0304 	and.w	r3, r3, #4
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d008      	beq.n	800a1c8 <HAL_RCC_ClockConfig+0x2ec>
			== RCC_CLOCKTYPE_PCLK1) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1,
 800a1b6:	4b10      	ldr	r3, [pc, #64]	; (800a1f8 <HAL_RCC_ClockConfig+0x31c>)
 800a1b8:	689b      	ldr	r3, [r3, #8]
 800a1ba:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	68db      	ldr	r3, [r3, #12]
 800a1c2:	490d      	ldr	r1, [pc, #52]	; (800a1f8 <HAL_RCC_ClockConfig+0x31c>)
 800a1c4:	4313      	orrs	r3, r2
 800a1c6:	608b      	str	r3, [r1, #8]
				RCC_ClkInitStruct->APB1CLKDivider);
	}

	/*-------------------------- PCLK2 Configuration ---------------------------*/
	if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	f003 0308 	and.w	r3, r3, #8
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d009      	beq.n	800a1e8 <HAL_RCC_ClockConfig+0x30c>
			== RCC_CLOCKTYPE_PCLK2) {
		assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
		MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2,
 800a1d4:	4b08      	ldr	r3, [pc, #32]	; (800a1f8 <HAL_RCC_ClockConfig+0x31c>)
 800a1d6:	689b      	ldr	r3, [r3, #8]
 800a1d8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	691b      	ldr	r3, [r3, #16]
 800a1e0:	00db      	lsls	r3, r3, #3
 800a1e2:	4905      	ldr	r1, [pc, #20]	; (800a1f8 <HAL_RCC_ClockConfig+0x31c>)
 800a1e4:	4313      	orrs	r3, r2
 800a1e6:	608b      	str	r3, [r1, #8]
				((RCC_ClkInitStruct->APB2CLKDivider) << 3));
	}

	/* Configure the source of time base considering new system clocks settings*/
	HAL_InitTick(TICK_INT_PRIORITY);
 800a1e8:	200f      	movs	r0, #15
 800a1ea:	f7fa f901 	bl	80043f0 <HAL_InitTick>

	return HAL_OK;
 800a1ee:	2300      	movs	r3, #0
}
 800a1f0:	4618      	mov	r0, r3
 800a1f2:	3710      	adds	r7, #16
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}
 800a1f8:	40023800 	.word	0x40023800
 800a1fc:	40023c00 	.word	0x40023c00

0800a200 <HAL_RCC_GetSysClockFreq>:
 *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
 *         
 *               
 * @retval SYSCLK frequency
 */
__weak uint32_t HAL_RCC_GetSysClockFreq(void) {
 800a200:	b480      	push	{r7}
 800a202:	b091      	sub	sp, #68	; 0x44
 800a204:	af00      	add	r7, sp, #0
	uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800a206:	2300      	movs	r3, #0
 800a208:	637b      	str	r3, [r7, #52]	; 0x34
 800a20a:	2300      	movs	r3, #0
 800a20c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a20e:	2300      	movs	r3, #0
 800a210:	633b      	str	r3, [r7, #48]	; 0x30
	uint32_t sysclockfreq = 0;
 800a212:	2300      	movs	r3, #0
 800a214:	63bb      	str	r3, [r7, #56]	; 0x38

	/* Get SYSCLK source -------------------------------------------------------*/
	switch (RCC->CFGR & RCC_CFGR_SWS) {
 800a216:	4b3e      	ldr	r3, [pc, #248]	; (800a310 <HAL_RCC_GetSysClockFreq+0x110>)
 800a218:	689b      	ldr	r3, [r3, #8]
 800a21a:	f003 030c 	and.w	r3, r3, #12
 800a21e:	2b08      	cmp	r3, #8
 800a220:	d00c      	beq.n	800a23c <HAL_RCC_GetSysClockFreq+0x3c>
 800a222:	2b08      	cmp	r3, #8
 800a224:	d86b      	bhi.n	800a2fe <HAL_RCC_GetSysClockFreq+0xfe>
 800a226:	2b00      	cmp	r3, #0
 800a228:	d002      	beq.n	800a230 <HAL_RCC_GetSysClockFreq+0x30>
 800a22a:	2b04      	cmp	r3, #4
 800a22c:	d003      	beq.n	800a236 <HAL_RCC_GetSysClockFreq+0x36>
 800a22e:	e066      	b.n	800a2fe <HAL_RCC_GetSysClockFreq+0xfe>
	case RCC_CFGR_SWS_HSI: /* HSI used as system clock source */
	{
		sysclockfreq = HSI_VALUE;
 800a230:	4b38      	ldr	r3, [pc, #224]	; (800a314 <HAL_RCC_GetSysClockFreq+0x114>)
 800a232:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a234:	e066      	b.n	800a304 <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_HSE: /* HSE used as system clock  source */
	{
		sysclockfreq = HSE_VALUE;
 800a236:	4b38      	ldr	r3, [pc, #224]	; (800a318 <HAL_RCC_GetSysClockFreq+0x118>)
 800a238:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a23a:	e063      	b.n	800a304 <HAL_RCC_GetSysClockFreq+0x104>
	}
	case RCC_CFGR_SWS_PLL: /* PLL used as system clock  source */
	{
		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
		 SYSCLK = PLL_VCO / PLLP */
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800a23c:	4b34      	ldr	r3, [pc, #208]	; (800a310 <HAL_RCC_GetSysClockFreq+0x110>)
 800a23e:	685b      	ldr	r3, [r3, #4]
 800a240:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a244:	637b      	str	r3, [r7, #52]	; 0x34
		if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI) {
 800a246:	4b32      	ldr	r3, [pc, #200]	; (800a310 <HAL_RCC_GetSysClockFreq+0x110>)
 800a248:	685b      	ldr	r3, [r3, #4]
 800a24a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d01c      	beq.n	800a28c <HAL_RCC_GetSysClockFreq+0x8c>
			/* HSE used as PLL clock source */
			pllvco = ((HSE_VALUE / pllm)
 800a252:	4a31      	ldr	r2, [pc, #196]	; (800a318 <HAL_RCC_GetSysClockFreq+0x118>)
 800a254:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a256:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a25a:	4b2d      	ldr	r3, [pc, #180]	; (800a310 <HAL_RCC_GetSysClockFreq+0x110>)
 800a25c:	6859      	ldr	r1, [r3, #4]
 800a25e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a262:	400b      	ands	r3, r1
 800a264:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a268:	6279      	str	r1, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a26a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800a26c:	fa91 f1a1 	rbit	r1, r1
 800a270:	6239      	str	r1, [r7, #32]
   return(result);
 800a272:	6a39      	ldr	r1, [r7, #32]
 800a274:	62f9      	str	r1, [r7, #44]	; 0x2c
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a276:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800a278:	fab1 f181 	clz	r1, r1
 800a27c:	62b9      	str	r1, [r7, #40]	; 0x28
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a27e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800a280:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a282:	40cb      	lsrs	r3, r1
			pllvco = ((HSE_VALUE / pllm)
 800a284:	fb02 f303 	mul.w	r3, r2, r3
 800a288:	63fb      	str	r3, [r7, #60]	; 0x3c
 800a28a:	e01b      	b.n	800a2c4 <HAL_RCC_GetSysClockFreq+0xc4>
		} else {
			/* HSI used as PLL clock source */
			pllvco = ((HSI_VALUE / pllm)
 800a28c:	4a21      	ldr	r2, [pc, #132]	; (800a314 <HAL_RCC_GetSysClockFreq+0x114>)
 800a28e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800a290:	fbb2 f2f3 	udiv	r2, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN)
 800a294:	4b1e      	ldr	r3, [pc, #120]	; (800a310 <HAL_RCC_GetSysClockFreq+0x110>)
 800a296:	6859      	ldr	r1, [r3, #4]
 800a298:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800a29c:	400b      	ands	r3, r1
 800a29e:	f647 71c0 	movw	r1, #32704	; 0x7fc0
 800a2a2:	6179      	str	r1, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2a4:	6979      	ldr	r1, [r7, #20]
 800a2a6:	fa91 f1a1 	rbit	r1, r1
 800a2aa:	6139      	str	r1, [r7, #16]
   return(result);
 800a2ac:	6939      	ldr	r1, [r7, #16]
 800a2ae:	61f9      	str	r1, [r7, #28]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a2b0:	69f9      	ldr	r1, [r7, #28]
 800a2b2:	fab1 f181 	clz	r1, r1
 800a2b6:	61b9      	str	r1, [r7, #24]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a2b8:	69b9      	ldr	r1, [r7, #24]
 800a2ba:	b2c9      	uxtb	r1, r1
							>> POSITION_VAL(RCC_PLLCFGR_PLLN)));
 800a2bc:	40cb      	lsrs	r3, r1
			pllvco = ((HSI_VALUE / pllm)
 800a2be:	fb02 f303 	mul.w	r3, r2, r3
 800a2c2:	63fb      	str	r3, [r7, #60]	; 0x3c
		}
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a2c4:	4b12      	ldr	r3, [pc, #72]	; (800a310 <HAL_RCC_GetSysClockFreq+0x110>)
 800a2c6:	685b      	ldr	r3, [r3, #4]
 800a2c8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800a2cc:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800a2d0:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a2d2:	687a      	ldr	r2, [r7, #4]
 800a2d4:	fa92 f2a2 	rbit	r2, r2
 800a2d8:	603a      	str	r2, [r7, #0]
   return(result);
 800a2da:	683a      	ldr	r2, [r7, #0]
 800a2dc:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a2de:	68fa      	ldr	r2, [r7, #12]
 800a2e0:	fab2 f282 	clz	r2, r2
 800a2e4:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a2e6:	68ba      	ldr	r2, [r7, #8]
 800a2e8:	b2d2      	uxtb	r2, r2
				>> POSITION_VAL(RCC_PLLCFGR_PLLP)) + 1) * 2);
 800a2ea:	40d3      	lsrs	r3, r2
 800a2ec:	3301      	adds	r3, #1
		pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP)
 800a2ee:	005b      	lsls	r3, r3, #1
 800a2f0:	633b      	str	r3, [r7, #48]	; 0x30

		sysclockfreq = pllvco / pllp;
 800a2f2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800a2f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a2f6:	fbb2 f3f3 	udiv	r3, r2, r3
 800a2fa:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a2fc:	e002      	b.n	800a304 <HAL_RCC_GetSysClockFreq+0x104>
	}
	default: {
		sysclockfreq = HSI_VALUE;
 800a2fe:	4b05      	ldr	r3, [pc, #20]	; (800a314 <HAL_RCC_GetSysClockFreq+0x114>)
 800a300:	63bb      	str	r3, [r7, #56]	; 0x38
		break;
 800a302:	bf00      	nop
	}
	}
	return sysclockfreq;
 800a304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 800a306:	4618      	mov	r0, r3
 800a308:	3744      	adds	r7, #68	; 0x44
 800a30a:	46bd      	mov	sp, r7
 800a30c:	bc80      	pop	{r7}
 800a30e:	4770      	bx	lr
 800a310:	40023800 	.word	0x40023800
 800a314:	00f42400 	.word	0x00f42400
 800a318:	007a1200 	.word	0x007a1200

0800a31c <HAL_RCC_GetHCLKFreq>:
 * 
 * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
 *         and updated within this function
 * @retval HCLK frequency
 */
uint32_t HAL_RCC_GetHCLKFreq(void) {
 800a31c:	b580      	push	{r7, lr}
 800a31e:	b084      	sub	sp, #16
 800a320:	af00      	add	r7, sp, #0
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a322:	f7ff ff6d 	bl	800a200 <HAL_RCC_GetSysClockFreq>
 800a326:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a328:	4b0f      	ldr	r3, [pc, #60]	; (800a368 <HAL_RCC_GetHCLKFreq+0x4c>)
 800a32a:	689b      	ldr	r3, [r3, #8]
 800a32c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800a330:	22f0      	movs	r2, #240	; 0xf0
 800a332:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	fa92 f2a2 	rbit	r2, r2
 800a33a:	603a      	str	r2, [r7, #0]
   return(result);
 800a33c:	683a      	ldr	r2, [r7, #0]
 800a33e:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a340:	68fa      	ldr	r2, [r7, #12]
 800a342:	fab2 f282 	clz	r2, r2
 800a346:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a348:	68ba      	ldr	r2, [r7, #8]
 800a34a:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_HPRE)];
 800a34c:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)
 800a34e:	4a07      	ldr	r2, [pc, #28]	; (800a36c <HAL_RCC_GetHCLKFreq+0x50>)
 800a350:	5cd3      	ldrb	r3, [r2, r3]
 800a352:	fa21 f303 	lsr.w	r3, r1, r3
	SystemCoreClock = HAL_RCC_GetSysClockFreq()
 800a356:	4a06      	ldr	r2, [pc, #24]	; (800a370 <HAL_RCC_GetHCLKFreq+0x54>)
 800a358:	6013      	str	r3, [r2, #0]
	return SystemCoreClock;
 800a35a:	4b05      	ldr	r3, [pc, #20]	; (800a370 <HAL_RCC_GetHCLKFreq+0x54>)
 800a35c:	681b      	ldr	r3, [r3, #0]
}
 800a35e:	4618      	mov	r0, r3
 800a360:	3710      	adds	r7, #16
 800a362:	46bd      	mov	sp, r7
 800a364:	bd80      	pop	{r7, pc}
 800a366:	bf00      	nop
 800a368:	40023800 	.word	0x40023800
 800a36c:	0800db6c 	.word	0x0800db6c
 800a370:	20000098 	.word	0x20000098

0800a374 <HAL_RCC_GetPCLK1Freq>:
 * @brief  Returns the PCLK1 frequency     
 * @note   Each time PCLK1 changes, this function must be called to update the
 *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK1 frequency
 */
uint32_t HAL_RCC_GetPCLK1Freq(void) {
 800a374:	b580      	push	{r7, lr}
 800a376:	b084      	sub	sp, #16
 800a378:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a37a:	f7ff ffcf 	bl	800a31c <HAL_RCC_GetHCLKFreq>
 800a37e:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a380:	4b0d      	ldr	r3, [pc, #52]	; (800a3b8 <HAL_RCC_GetPCLK1Freq+0x44>)
 800a382:	689b      	ldr	r3, [r3, #8]
 800a384:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800a388:	f44f 52e0 	mov.w	r2, #7168	; 0x1c00
 800a38c:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a38e:	687a      	ldr	r2, [r7, #4]
 800a390:	fa92 f2a2 	rbit	r2, r2
 800a394:	603a      	str	r2, [r7, #0]
   return(result);
 800a396:	683a      	ldr	r2, [r7, #0]
 800a398:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a39a:	68fa      	ldr	r2, [r7, #12]
 800a39c:	fab2 f282 	clz	r2, r2
 800a3a0:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a3a2:	68ba      	ldr	r2, [r7, #8]
 800a3a4:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE1)]);
 800a3a6:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)
 800a3a8:	4a04      	ldr	r2, [pc, #16]	; (800a3bc <HAL_RCC_GetPCLK1Freq+0x48>)
 800a3aa:	5cd3      	ldrb	r3, [r2, r3]
 800a3ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	3710      	adds	r7, #16
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	bd80      	pop	{r7, pc}
 800a3b8:	40023800 	.word	0x40023800
 800a3bc:	0800db6c 	.word	0x0800db6c

0800a3c0 <HAL_RCC_GetPCLK2Freq>:
 * @brief  Returns the PCLK2 frequency     
 * @note   Each time PCLK2 changes, this function must be called to update the
 *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
 * @retval PCLK2 frequency
 */
uint32_t HAL_RCC_GetPCLK2Freq(void) {
 800a3c0:	b580      	push	{r7, lr}
 800a3c2:	b084      	sub	sp, #16
 800a3c4:	af00      	add	r7, sp, #0
	/* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
	return (HAL_RCC_GetHCLKFreq()
 800a3c6:	f7ff ffa9 	bl	800a31c <HAL_RCC_GetHCLKFreq>
 800a3ca:	4601      	mov	r1, r0
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a3cc:	4b0d      	ldr	r3, [pc, #52]	; (800a404 <HAL_RCC_GetPCLK2Freq+0x44>)
 800a3ce:	689b      	ldr	r3, [r3, #8]
 800a3d0:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 800a3d4:	f44f 4260 	mov.w	r2, #57344	; 0xe000
 800a3d8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800a3da:	687a      	ldr	r2, [r7, #4]
 800a3dc:	fa92 f2a2 	rbit	r2, r2
 800a3e0:	603a      	str	r2, [r7, #0]
   return(result);
 800a3e2:	683a      	ldr	r2, [r7, #0]
 800a3e4:	60fa      	str	r2, [r7, #12]
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
 800a3e6:	68fa      	ldr	r2, [r7, #12]
 800a3e8:	fab2 f282 	clz	r2, r2
 800a3ec:	60ba      	str	r2, [r7, #8]
   return ((uint8_t) result);    /* Add explicit type cast here */
 800a3ee:	68ba      	ldr	r2, [r7, #8]
 800a3f0:	b2d2      	uxtb	r2, r2
					>> POSITION_VAL(RCC_CFGR_PPRE2)]);
 800a3f2:	40d3      	lsrs	r3, r2
			>> APBAHBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)
 800a3f4:	4a04      	ldr	r2, [pc, #16]	; (800a408 <HAL_RCC_GetPCLK2Freq+0x48>)
 800a3f6:	5cd3      	ldrb	r3, [r2, r3]
 800a3f8:	fa21 f303 	lsr.w	r3, r1, r3
}
 800a3fc:	4618      	mov	r0, r3
 800a3fe:	3710      	adds	r7, #16
 800a400:	46bd      	mov	sp, r7
 800a402:	bd80      	pop	{r7, pc}
 800a404:	40023800 	.word	0x40023800
 800a408:	0800db6c 	.word	0x0800db6c

0800a40c <HAL_SPI_Init>:
 *         in the SPI_InitTypeDef and create the associated handle.
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi) {
 800a40c:	b580      	push	{r7, lr}
 800a40e:	b082      	sub	sp, #8
 800a410:	af00      	add	r7, sp, #0
 800a412:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2b00      	cmp	r3, #0
 800a418:	d101      	bne.n	800a41e <HAL_SPI_Init+0x12>
		return HAL_ERROR;
 800a41a:	2301      	movs	r3, #1
 800a41c:	e058      	b.n	800a4d0 <HAL_SPI_Init+0xc4>
	assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
	assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
	assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
	assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

	if (hspi->State == HAL_SPI_STATE_RESET) {
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a424:	b2db      	uxtb	r3, r3
 800a426:	2b00      	cmp	r3, #0
 800a428:	d106      	bne.n	800a438 <HAL_SPI_Init+0x2c>
		/* Allocate lock resource and initialize it */
		hspi->Lock = HAL_UNLOCKED;
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	2200      	movs	r2, #0
 800a42e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
		/* Init the low level hardware : GPIO, CLOCK, NVIC... */
		HAL_SPI_MspInit(hspi);
 800a432:	6878      	ldr	r0, [r7, #4]
 800a434:	f7f6 fd3c 	bl	8000eb0 <HAL_SPI_MspInit>
	}

	hspi->State = HAL_SPI_STATE_BUSY;
 800a438:	687b      	ldr	r3, [r7, #4]
 800a43a:	2202      	movs	r2, #2
 800a43c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Disable the selected SPI peripheral */
	__HAL_SPI_DISABLE(hspi);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	681a      	ldr	r2, [r3, #0]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a44e:	601a      	str	r2, [r3, #0]

	/*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
	/* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
	 Communication speed, First bit and CRC calculation state */
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a450:	687b      	ldr	r3, [r7, #4]
 800a452:	685a      	ldr	r2, [r3, #4]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	689b      	ldr	r3, [r3, #8]
 800a458:	431a      	orrs	r2, r3
			| hspi->Init.DataSize | hspi->Init.CLKPolarity | hspi->Init.CLKPhase
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	68db      	ldr	r3, [r3, #12]
 800a45e:	431a      	orrs	r2, r3
 800a460:	687b      	ldr	r3, [r7, #4]
 800a462:	691b      	ldr	r3, [r3, #16]
 800a464:	431a      	orrs	r2, r3
 800a466:	687b      	ldr	r3, [r7, #4]
 800a468:	695b      	ldr	r3, [r3, #20]
 800a46a:	431a      	orrs	r2, r3
			| (hspi->Init.NSS & SPI_CR1_SSM) | hspi->Init.BaudRatePrescaler
 800a46c:	687b      	ldr	r3, [r7, #4]
 800a46e:	699b      	ldr	r3, [r3, #24]
 800a470:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a474:	431a      	orrs	r2, r3
 800a476:	687b      	ldr	r3, [r7, #4]
 800a478:	69db      	ldr	r3, [r3, #28]
 800a47a:	431a      	orrs	r2, r3
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a47c:	687b      	ldr	r3, [r7, #4]
 800a47e:	6a1b      	ldr	r3, [r3, #32]
 800a480:	ea42 0103 	orr.w	r1, r2, r3
 800a484:	687b      	ldr	r3, [r7, #4]
 800a486:	6a9a      	ldr	r2, [r3, #40]	; 0x28
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.FirstBit | hspi->Init.CRCCalculation);
 800a48c:	430a      	orrs	r2, r1
	hspi->Instance->CR1 = (hspi->Init.Mode | hspi->Init.Direction
 800a48e:	601a      	str	r2, [r3, #0]

	/* Configure : NSS management */
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	699b      	ldr	r3, [r3, #24]
 800a494:	0c1b      	lsrs	r3, r3, #16
 800a496:	f003 0104 	and.w	r1, r3, #4
			| hspi->Init.TIMode);
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
			| hspi->Init.TIMode);
 800a4a2:	430a      	orrs	r2, r1
	hspi->Instance->CR2 = (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE)
 800a4a4:	605a      	str	r2, [r3, #4]

	/*---------------------------- SPIx CRCPOLY Configuration ------------------*/
	/* Configure : CRC Polynomial */
	hspi->Instance->CRCPR = hspi->Init.CRCPolynomial;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	687a      	ldr	r2, [r7, #4]
 800a4ac:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800a4ae:	611a      	str	r2, [r3, #16]

	/* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
	hspi->Instance->I2SCFGR &= (uint32_t) (~SPI_I2SCFGR_I2SMOD);
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	69da      	ldr	r2, [r3, #28]
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	681b      	ldr	r3, [r3, #0]
 800a4ba:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800a4be:	61da      	str	r2, [r3, #28]

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	2200      	movs	r2, #0
 800a4c4:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_READY;
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	2201      	movs	r2, #1
 800a4ca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	return HAL_OK;
 800a4ce:	2300      	movs	r3, #0
}
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	3708      	adds	r7, #8
 800a4d4:	46bd      	mov	sp, r7
 800a4d6:	bd80      	pop	{r7, pc}

0800a4d8 <HAL_SPI_DeInit>:
 * @brief  DeInitializes the SPI peripheral 
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi) {
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
	/* Check the SPI handle allocation */
	if (hspi == NULL) {
 800a4e0:	687b      	ldr	r3, [r7, #4]
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d101      	bne.n	800a4ea <HAL_SPI_DeInit+0x12>
		return HAL_ERROR;
 800a4e6:	2301      	movs	r3, #1
 800a4e8:	e016      	b.n	800a518 <HAL_SPI_DeInit+0x40>
	}

	/* Disable the SPI Peripheral Clock */
	__HAL_SPI_DISABLE(hspi);
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	681a      	ldr	r2, [r3, #0]
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a4f8:	601a      	str	r2, [r3, #0]

	/* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
	HAL_SPI_MspDeInit(hspi);
 800a4fa:	6878      	ldr	r0, [r7, #4]
 800a4fc:	f000 f810 	bl	800a520 <HAL_SPI_MspDeInit>

	hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	2200      	movs	r2, #0
 800a504:	655a      	str	r2, [r3, #84]	; 0x54
	hspi->State = HAL_SPI_STATE_RESET;
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	2200      	movs	r2, #0
 800a50a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

	/* Release Lock */
	__HAL_UNLOCK(hspi);
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	2200      	movs	r2, #0
 800a512:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	return HAL_OK;
 800a516:	2300      	movs	r3, #0
}
 800a518:	4618      	mov	r0, r3
 800a51a:	3708      	adds	r7, #8
 800a51c:	46bd      	mov	sp, r7
 800a51e:	bd80      	pop	{r7, pc}

0800a520 <HAL_SPI_MspDeInit>:
 * @brief SPI MSP DeInit
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval None
 */
__weak void HAL_SPI_MspDeInit(SPI_HandleTypeDef *hspi) {
 800a520:	b480      	push	{r7}
 800a522:	b083      	sub	sp, #12
 800a524:	af00      	add	r7, sp, #0
 800a526:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_SPI_MspDeInit could be implemented in the user file
	 */
}
 800a528:	bf00      	nop
 800a52a:	370c      	adds	r7, #12
 800a52c:	46bd      	mov	sp, r7
 800a52e:	bc80      	pop	{r7}
 800a530:	4770      	bx	lr

0800a532 <HAL_SPI_Transmit>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData,
		uint16_t Size, uint32_t Timeout) {
 800a532:	b580      	push	{r7, lr}
 800a534:	b086      	sub	sp, #24
 800a536:	af00      	add	r7, sp, #0
 800a538:	60f8      	str	r0, [r7, #12]
 800a53a:	60b9      	str	r1, [r7, #8]
 800a53c:	603b      	str	r3, [r7, #0]
 800a53e:	4613      	mov	r3, r2
 800a540:	80fb      	strh	r3, [r7, #6]

	if (hspi->State == HAL_SPI_STATE_READY) {
 800a542:	68fb      	ldr	r3, [r7, #12]
 800a544:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a548:	b2db      	uxtb	r3, r3
 800a54a:	2b01      	cmp	r3, #1
 800a54c:	f040 8128 	bne.w	800a7a0 <HAL_SPI_Transmit+0x26e>
		if ((pData == NULL) || (Size == 0)) {
 800a550:	68bb      	ldr	r3, [r7, #8]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d002      	beq.n	800a55c <HAL_SPI_Transmit+0x2a>
 800a556:	88fb      	ldrh	r3, [r7, #6]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d101      	bne.n	800a560 <HAL_SPI_Transmit+0x2e>
			return HAL_ERROR;
 800a55c:	2301      	movs	r3, #1
 800a55e:	e120      	b.n	800a7a2 <HAL_SPI_Transmit+0x270>

		/* Check the parameters */
		assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

		/* Process Locked */
		__HAL_LOCK(hspi);
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a566:	2b01      	cmp	r3, #1
 800a568:	d101      	bne.n	800a56e <HAL_SPI_Transmit+0x3c>
 800a56a:	2302      	movs	r3, #2
 800a56c:	e119      	b.n	800a7a2 <HAL_SPI_Transmit+0x270>
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	2201      	movs	r2, #1
 800a572:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Configure communication */
		hspi->State = HAL_SPI_STATE_BUSY_TX;
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	2212      	movs	r2, #18
 800a57a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	2200      	movs	r2, #0
 800a582:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pTxBuffPtr = pData;
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	68ba      	ldr	r2, [r7, #8]
 800a588:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->TxXferSize = Size;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	88fa      	ldrh	r2, [r7, #6]
 800a58e:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = Size;
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	88fa      	ldrh	r2, [r7, #6]
 800a594:	86da      	strh	r2, [r3, #54]	; 0x36

		/*Init field not used in handle to zero */
		hspi->TxISR = 0;
 800a596:	68fb      	ldr	r3, [r7, #12]
 800a598:	2200      	movs	r2, #0
 800a59a:	64da      	str	r2, [r3, #76]	; 0x4c
		hspi->RxISR = 0;
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	2200      	movs	r2, #0
 800a5a0:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->RxXferSize = 0;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2200      	movs	r2, #0
 800a5a6:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = 0;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	2200      	movs	r2, #0
 800a5ac:	87da      	strh	r2, [r3, #62]	; 0x3e

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a5b2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a5b6:	d10f      	bne.n	800a5d8 <HAL_SPI_Transmit+0xa6>
			SPI_RESET_CRC(hspi);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	681a      	ldr	r2, [r3, #0]
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a5c6:	601a      	str	r2, [r3, #0]
 800a5c8:	68fb      	ldr	r3, [r7, #12]
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	681a      	ldr	r2, [r3, #0]
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	681b      	ldr	r3, [r3, #0]
 800a5d2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a5d6:	601a      	str	r2, [r3, #0]
		}

		if (hspi->Init.Direction == SPI_DIRECTION_1LINE) {
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	689b      	ldr	r3, [r3, #8]
 800a5dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a5e0:	d107      	bne.n	800a5f2 <HAL_SPI_Transmit+0xc0>
			/* Configure communication direction : 1Line */
			SPI_1LINE_TX(hspi);
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	681a      	ldr	r2, [r3, #0]
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a5f0:	601a      	str	r2, [r3, #0]
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	681b      	ldr	r3, [r3, #0]
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a5fc:	2b40      	cmp	r3, #64	; 0x40
 800a5fe:	d007      	beq.n	800a610 <HAL_SPI_Transmit+0xde>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800a600:	68fb      	ldr	r3, [r7, #12]
 800a602:	681b      	ldr	r3, [r3, #0]
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a60e:	601a      	str	r2, [r3, #0]
		}

		/* Transmit data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a610:	68fb      	ldr	r3, [r7, #12]
 800a612:	68db      	ldr	r3, [r3, #12]
 800a614:	2b00      	cmp	r3, #0
 800a616:	d143      	bne.n	800a6a0 <HAL_SPI_Transmit+0x16e>
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	685b      	ldr	r3, [r3, #4]
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d003      	beq.n	800a628 <HAL_SPI_Transmit+0xf6>
					|| (hspi->TxXferCount == 0x01)) {
 800a620:	68fb      	ldr	r3, [r7, #12]
 800a622:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a624:	2b01      	cmp	r3, #1
 800a626:	d129      	bne.n	800a67c <HAL_SPI_Transmit+0x14a>
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800a628:	68fb      	ldr	r3, [r7, #12]
 800a62a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a62c:	1c59      	adds	r1, r3, #1
 800a62e:	68fa      	ldr	r2, [r7, #12]
 800a630:	6311      	str	r1, [r2, #48]	; 0x30
 800a632:	781a      	ldrb	r2, [r3, #0]
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800a63a:	68fb      	ldr	r3, [r7, #12]
 800a63c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a63e:	3b01      	subs	r3, #1
 800a640:	b29a      	uxth	r2, r3
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			while (hspi->TxXferCount > 0) {
 800a646:	e019      	b.n	800a67c <HAL_SPI_Transmit+0x14a>
				/* Wait until TXE flag is set to send data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800a648:	683b      	ldr	r3, [r7, #0]
 800a64a:	2200      	movs	r2, #0
 800a64c:	2102      	movs	r1, #2
 800a64e:	68f8      	ldr	r0, [r7, #12]
 800a650:	f000 fc97 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800a654:	4603      	mov	r3, r0
 800a656:	2b00      	cmp	r3, #0
 800a658:	d001      	beq.n	800a65e <HAL_SPI_Transmit+0x12c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a65a:	2303      	movs	r3, #3
 800a65c:	e0a1      	b.n	800a7a2 <HAL_SPI_Transmit+0x270>
				}
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a662:	1c59      	adds	r1, r3, #1
 800a664:	68fa      	ldr	r2, [r7, #12]
 800a666:	6311      	str	r1, [r2, #48]	; 0x30
 800a668:	781a      	ldrb	r2, [r3, #0]
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	681b      	ldr	r3, [r3, #0]
 800a66e:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800a670:	68fb      	ldr	r3, [r7, #12]
 800a672:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a674:	3b01      	subs	r3, #1
 800a676:	b29a      	uxth	r2, r3
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	86da      	strh	r2, [r3, #54]	; 0x36
			while (hspi->TxXferCount > 0) {
 800a67c:	68fb      	ldr	r3, [r7, #12]
 800a67e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a680:	2b00      	cmp	r3, #0
 800a682:	d1e1      	bne.n	800a648 <HAL_SPI_Transmit+0x116>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a684:	68fb      	ldr	r3, [r7, #12]
 800a686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a688:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a68c:	d14f      	bne.n	800a72e <HAL_SPI_Transmit+0x1fc>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	681a      	ldr	r2, [r3, #0]
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a69c:	601a      	str	r2, [r3, #0]
 800a69e:	e046      	b.n	800a72e <HAL_SPI_Transmit+0x1fc>
			}
		}
		/* Transmit data in 16 Bit mode */
		else {
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	685b      	ldr	r3, [r3, #4]
 800a6a4:	2b00      	cmp	r3, #0
 800a6a6:	d003      	beq.n	800a6b0 <HAL_SPI_Transmit+0x17e>
					|| (hspi->TxXferCount == 0x01)) {
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6ac:	2b01      	cmp	r3, #1
 800a6ae:	d12d      	bne.n	800a70c <HAL_SPI_Transmit+0x1da>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800a6b0:	68fb      	ldr	r3, [r7, #12]
 800a6b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6b4:	881a      	ldrh	r2, [r3, #0]
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	681b      	ldr	r3, [r3, #0]
 800a6ba:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6c0:	1c9a      	adds	r2, r3, #2
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800a6c6:	68fb      	ldr	r3, [r7, #12]
 800a6c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a6ca:	3b01      	subs	r3, #1
 800a6cc:	b29a      	uxth	r2, r3
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			while (hspi->TxXferCount > 0) {
 800a6d2:	e01b      	b.n	800a70c <HAL_SPI_Transmit+0x1da>
				/* Wait until TXE flag is set to send data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800a6d4:	683b      	ldr	r3, [r7, #0]
 800a6d6:	2200      	movs	r2, #0
 800a6d8:	2102      	movs	r1, #2
 800a6da:	68f8      	ldr	r0, [r7, #12]
 800a6dc:	f000 fc51 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800a6e0:	4603      	mov	r3, r0
 800a6e2:	2b00      	cmp	r3, #0
 800a6e4:	d001      	beq.n	800a6ea <HAL_SPI_Transmit+0x1b8>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a6e6:	2303      	movs	r3, #3
 800a6e8:	e05b      	b.n	800a7a2 <HAL_SPI_Transmit+0x270>
				}
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800a6ea:	68fb      	ldr	r3, [r7, #12]
 800a6ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6ee:	881a      	ldrh	r2, [r3, #0]
 800a6f0:	68fb      	ldr	r3, [r7, #12]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800a6f6:	68fb      	ldr	r3, [r7, #12]
 800a6f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6fa:	1c9a      	adds	r2, r3, #2
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a704:	3b01      	subs	r3, #1
 800a706:	b29a      	uxth	r2, r3
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	86da      	strh	r2, [r3, #54]	; 0x36
			while (hspi->TxXferCount > 0) {
 800a70c:	68fb      	ldr	r3, [r7, #12]
 800a70e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800a710:	2b00      	cmp	r3, #0
 800a712:	d1df      	bne.n	800a6d4 <HAL_SPI_Transmit+0x1a2>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a718:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a71c:	d107      	bne.n	800a72e <HAL_SPI_Transmit+0x1fc>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a71e:	68fb      	ldr	r3, [r7, #12]
 800a720:	681b      	ldr	r3, [r3, #0]
 800a722:	681a      	ldr	r2, [r3, #0]
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a72c:	601a      	str	r2, [r3, #0]
			}
		}

		/* Wait until TXE flag is set to send data */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET, Timeout)
 800a72e:	683b      	ldr	r3, [r7, #0]
 800a730:	2200      	movs	r2, #0
 800a732:	2102      	movs	r1, #2
 800a734:	68f8      	ldr	r0, [r7, #12]
 800a736:	f000 fc24 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800a73a:	4603      	mov	r3, r0
 800a73c:	2b00      	cmp	r3, #0
 800a73e:	d007      	beq.n	800a750 <HAL_SPI_Transmit+0x21e>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a740:	68fb      	ldr	r3, [r7, #12]
 800a742:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a744:	f043 0210 	orr.w	r2, r3, #16
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800a74c:	2303      	movs	r3, #3
 800a74e:	e028      	b.n	800a7a2 <HAL_SPI_Transmit+0x270>
		}

		/* Wait until Busy flag is reset before disabling SPI */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout)
 800a750:	683b      	ldr	r3, [r7, #0]
 800a752:	2201      	movs	r2, #1
 800a754:	2180      	movs	r1, #128	; 0x80
 800a756:	68f8      	ldr	r0, [r7, #12]
 800a758:	f000 fc13 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800a75c:	4603      	mov	r3, r0
 800a75e:	2b00      	cmp	r3, #0
 800a760:	d007      	beq.n	800a772 <HAL_SPI_Transmit+0x240>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800a762:	68fb      	ldr	r3, [r7, #12]
 800a764:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a766:	f043 0210 	orr.w	r2, r3, #16
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800a76e:	2303      	movs	r3, #3
 800a770:	e017      	b.n	800a7a2 <HAL_SPI_Transmit+0x270>
		}

		/* Clear OVERRUN flag in 2 Lines communication mode because received is not read */
		if (hspi->Init.Direction == SPI_DIRECTION_2LINES) {
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	689b      	ldr	r3, [r3, #8]
 800a776:	2b00      	cmp	r3, #0
 800a778:	d108      	bne.n	800a78c <HAL_SPI_Transmit+0x25a>
			__HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a77a:	68fb      	ldr	r3, [r7, #12]
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	68db      	ldr	r3, [r3, #12]
 800a780:	617b      	str	r3, [r7, #20]
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	689b      	ldr	r3, [r3, #8]
 800a788:	617b      	str	r3, [r7, #20]
 800a78a:	697b      	ldr	r3, [r7, #20]
		}

		hspi->State = HAL_SPI_STATE_READY;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	2201      	movs	r2, #1
 800a790:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800a794:	68fb      	ldr	r3, [r7, #12]
 800a796:	2200      	movs	r2, #0
 800a798:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800a79c:	2300      	movs	r3, #0
 800a79e:	e000      	b.n	800a7a2 <HAL_SPI_Transmit+0x270>
	} else {
		return HAL_BUSY;
 800a7a0:	2302      	movs	r3, #2
	}
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3718      	adds	r7, #24
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <HAL_SPI_Receive>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData,
		uint16_t Size, uint32_t Timeout) {
 800a7aa:	b580      	push	{r7, lr}
 800a7ac:	b088      	sub	sp, #32
 800a7ae:	af02      	add	r7, sp, #8
 800a7b0:	60f8      	str	r0, [r7, #12]
 800a7b2:	60b9      	str	r1, [r7, #8]
 800a7b4:	603b      	str	r3, [r7, #0]
 800a7b6:	4613      	mov	r3, r2
 800a7b8:	80fb      	strh	r3, [r7, #6]
	__IO uint16_t tmpreg;
	uint32_t tmp = 0;
 800a7ba:	2300      	movs	r3, #0
 800a7bc:	617b      	str	r3, [r7, #20]

	if (hspi->State == HAL_SPI_STATE_READY) {
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	2b01      	cmp	r3, #1
 800a7c8:	f040 8170 	bne.w	800aaac <HAL_SPI_Receive+0x302>
		if ((pData == NULL) || (Size == 0)) {
 800a7cc:	68bb      	ldr	r3, [r7, #8]
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d002      	beq.n	800a7d8 <HAL_SPI_Receive+0x2e>
 800a7d2:	88fb      	ldrh	r3, [r7, #6]
 800a7d4:	2b00      	cmp	r3, #0
 800a7d6:	d101      	bne.n	800a7dc <HAL_SPI_Receive+0x32>
			return HAL_ERROR;
 800a7d8:	2301      	movs	r3, #1
 800a7da:	e168      	b.n	800aaae <HAL_SPI_Receive+0x304>
		}

		/* Process Locked */
		__HAL_LOCK(hspi);
 800a7dc:	68fb      	ldr	r3, [r7, #12]
 800a7de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800a7e2:	2b01      	cmp	r3, #1
 800a7e4:	d101      	bne.n	800a7ea <HAL_SPI_Receive+0x40>
 800a7e6:	2302      	movs	r3, #2
 800a7e8:	e161      	b.n	800aaae <HAL_SPI_Receive+0x304>
 800a7ea:	68fb      	ldr	r3, [r7, #12]
 800a7ec:	2201      	movs	r2, #1
 800a7ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Configure communication */
		hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	2222      	movs	r2, #34	; 0x22
 800a7f6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	2200      	movs	r2, #0
 800a7fe:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pRxBuffPtr = pData;
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	68ba      	ldr	r2, [r7, #8]
 800a804:	639a      	str	r2, [r3, #56]	; 0x38
		hspi->RxXferSize = Size;
 800a806:	68fb      	ldr	r3, [r7, #12]
 800a808:	88fa      	ldrh	r2, [r7, #6]
 800a80a:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = Size;
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	88fa      	ldrh	r2, [r7, #6]
 800a810:	87da      	strh	r2, [r3, #62]	; 0x3e

		/*Init field not used in handle to zero */
		hspi->RxISR = 0;
 800a812:	68fb      	ldr	r3, [r7, #12]
 800a814:	2200      	movs	r2, #0
 800a816:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->TxISR = 0;
 800a818:	68fb      	ldr	r3, [r7, #12]
 800a81a:	2200      	movs	r2, #0
 800a81c:	64da      	str	r2, [r3, #76]	; 0x4c
		hspi->TxXferSize = 0;
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	2200      	movs	r2, #0
 800a822:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = 0;
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	2200      	movs	r2, #0
 800a828:	86da      	strh	r2, [r3, #54]	; 0x36

		/* Configure communication direction : 1Line */
		if (hspi->Init.Direction == SPI_DIRECTION_1LINE) {
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	689b      	ldr	r3, [r3, #8]
 800a82e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a832:	d107      	bne.n	800a844 <HAL_SPI_Receive+0x9a>
			SPI_1LINE_RX(hspi);
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	681b      	ldr	r3, [r3, #0]
 800a838:	681a      	ldr	r2, [r3, #0]
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a842:	601a      	str	r2, [r3, #0]
		}

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a848:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a84c:	d10f      	bne.n	800a86e <HAL_SPI_Receive+0xc4>
			SPI_RESET_CRC(hspi);
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	681b      	ldr	r3, [r3, #0]
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	681b      	ldr	r3, [r3, #0]
 800a858:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a85c:	601a      	str	r2, [r3, #0]
 800a85e:	68fb      	ldr	r3, [r7, #12]
 800a860:	681b      	ldr	r3, [r3, #0]
 800a862:	681a      	ldr	r2, [r3, #0]
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	681b      	ldr	r3, [r3, #0]
 800a868:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a86c:	601a      	str	r2, [r3, #0]
		}

		if ((hspi->Init.Mode == SPI_MODE_MASTER)
 800a86e:	68fb      	ldr	r3, [r7, #12]
 800a870:	685b      	ldr	r3, [r3, #4]
 800a872:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a876:	d112      	bne.n	800a89e <HAL_SPI_Receive+0xf4>
				&& (hspi->Init.Direction == SPI_DIRECTION_2LINES)) {
 800a878:	68fb      	ldr	r3, [r7, #12]
 800a87a:	689b      	ldr	r3, [r3, #8]
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d10e      	bne.n	800a89e <HAL_SPI_Receive+0xf4>
			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	2200      	movs	r2, #0
 800a884:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			/* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
			return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a888:	88fa      	ldrh	r2, [r7, #6]
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	9300      	str	r3, [sp, #0]
 800a88e:	4613      	mov	r3, r2
 800a890:	68ba      	ldr	r2, [r7, #8]
 800a892:	68b9      	ldr	r1, [r7, #8]
 800a894:	68f8      	ldr	r0, [r7, #12]
 800a896:	f000 f90e 	bl	800aab6 <HAL_SPI_TransmitReceive>
 800a89a:	4603      	mov	r3, r0
 800a89c:	e107      	b.n	800aaae <HAL_SPI_Receive+0x304>
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	681b      	ldr	r3, [r3, #0]
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a8a8:	2b40      	cmp	r3, #64	; 0x40
 800a8aa:	d007      	beq.n	800a8bc <HAL_SPI_Receive+0x112>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800a8ac:	68fb      	ldr	r3, [r7, #12]
 800a8ae:	681b      	ldr	r3, [r3, #0]
 800a8b0:	681a      	ldr	r2, [r3, #0]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	681b      	ldr	r3, [r3, #0]
 800a8b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a8ba:	601a      	str	r2, [r3, #0]
		}

		/* Receive data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	68db      	ldr	r3, [r3, #12]
 800a8c0:	2b00      	cmp	r3, #0
 800a8c2:	d14a      	bne.n	800a95a <HAL_SPI_Receive+0x1b0>
			while (hspi->RxXferCount > 1) {
 800a8c4:	e01a      	b.n	800a8fc <HAL_SPI_Receive+0x152>
				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800a8c6:	683b      	ldr	r3, [r7, #0]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	2101      	movs	r1, #1
 800a8cc:	68f8      	ldr	r0, [r7, #12]
 800a8ce:	f000 fb58 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800a8d2:	4603      	mov	r3, r0
 800a8d4:	2b00      	cmp	r3, #0
 800a8d6:	d001      	beq.n	800a8dc <HAL_SPI_Receive+0x132>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a8d8:	2303      	movs	r3, #3
 800a8da:	e0e8      	b.n	800aaae <HAL_SPI_Receive+0x304>
				}

				(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800a8dc:	68fb      	ldr	r3, [r7, #12]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	68d8      	ldr	r0, [r3, #12]
 800a8e2:	68fb      	ldr	r3, [r7, #12]
 800a8e4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8e6:	1c59      	adds	r1, r3, #1
 800a8e8:	68fa      	ldr	r2, [r7, #12]
 800a8ea:	6391      	str	r1, [r2, #56]	; 0x38
 800a8ec:	b2c2      	uxtb	r2, r0
 800a8ee:	701a      	strb	r2, [r3, #0]
				hspi->RxXferCount--;
 800a8f0:	68fb      	ldr	r3, [r7, #12]
 800a8f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8f4:	3b01      	subs	r3, #1
 800a8f6:	b29a      	uxth	r2, r3
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	87da      	strh	r2, [r3, #62]	; 0x3e
			while (hspi->RxXferCount > 1) {
 800a8fc:	68fb      	ldr	r3, [r7, #12]
 800a8fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a900:	2b01      	cmp	r3, #1
 800a902:	d8e0      	bhi.n	800a8c6 <HAL_SPI_Receive+0x11c>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a908:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a90c:	d136      	bne.n	800a97c <HAL_SPI_Receive+0x1d2>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a90e:	68fb      	ldr	r3, [r7, #12]
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	681a      	ldr	r2, [r3, #0]
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a91c:	601a      	str	r2, [r3, #0]
 800a91e:	e02d      	b.n	800a97c <HAL_SPI_Receive+0x1d2>
		}
		/* Receive data in 16 Bit mode */
		else {
			while (hspi->RxXferCount > 1) {
				/* Wait until RXNE flag is set to read data */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800a920:	683b      	ldr	r3, [r7, #0]
 800a922:	2200      	movs	r2, #0
 800a924:	2101      	movs	r1, #1
 800a926:	68f8      	ldr	r0, [r7, #12]
 800a928:	f000 fb2b 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800a92c:	4603      	mov	r3, r0
 800a92e:	2b00      	cmp	r3, #0
 800a930:	d001      	beq.n	800a936 <HAL_SPI_Receive+0x18c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800a932:	2303      	movs	r3, #3
 800a934:	e0bb      	b.n	800aaae <HAL_SPI_Receive+0x304>
				}

				*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a936:	68fb      	ldr	r3, [r7, #12]
 800a938:	681b      	ldr	r3, [r3, #0]
 800a93a:	68da      	ldr	r2, [r3, #12]
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a940:	b292      	uxth	r2, r2
 800a942:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += 2;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a948:	1c9a      	adds	r2, r3, #2
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	639a      	str	r2, [r3, #56]	; 0x38
				hspi->RxXferCount--;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a952:	3b01      	subs	r3, #1
 800a954:	b29a      	uxth	r2, r3
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	87da      	strh	r2, [r3, #62]	; 0x3e
			while (hspi->RxXferCount > 1) {
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a95e:	2b01      	cmp	r3, #1
 800a960:	d8de      	bhi.n	800a920 <HAL_SPI_Receive+0x176>
			}
			/* Enable CRC Transmission */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a966:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a96a:	d107      	bne.n	800a97c <HAL_SPI_Receive+0x1d2>
				hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800a96c:	68fb      	ldr	r3, [r7, #12]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	681a      	ldr	r2, [r3, #0]
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a97a:	601a      	str	r2, [r3, #0]
			}
		}

		/* Wait until RXNE flag is set */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	2200      	movs	r2, #0
 800a980:	2101      	movs	r1, #1
 800a982:	68f8      	ldr	r0, [r7, #12]
 800a984:	f000 fafd 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800a988:	4603      	mov	r3, r0
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d001      	beq.n	800a992 <HAL_SPI_Receive+0x1e8>
				!= HAL_OK) {
			return HAL_TIMEOUT;
 800a98e:	2303      	movs	r3, #3
 800a990:	e08d      	b.n	800aaae <HAL_SPI_Receive+0x304>
		}

		/* Receive last data in 8 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_8BIT) {
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	68db      	ldr	r3, [r3, #12]
 800a996:	2b00      	cmp	r3, #0
 800a998:	d10a      	bne.n	800a9b0 <HAL_SPI_Receive+0x206>
			(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	681b      	ldr	r3, [r3, #0]
 800a99e:	68d8      	ldr	r0, [r3, #12]
 800a9a0:	68fb      	ldr	r3, [r7, #12]
 800a9a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9a4:	1c59      	adds	r1, r3, #1
 800a9a6:	68fa      	ldr	r2, [r7, #12]
 800a9a8:	6391      	str	r1, [r2, #56]	; 0x38
 800a9aa:	b2c2      	uxtb	r2, r0
 800a9ac:	701a      	strb	r2, [r3, #0]
 800a9ae:	e00b      	b.n	800a9c8 <HAL_SPI_Receive+0x21e>
		}
		/* Receive last data in 16 Bit mode */
		else {
			*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	68da      	ldr	r2, [r3, #12]
 800a9b6:	68fb      	ldr	r3, [r7, #12]
 800a9b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9ba:	b292      	uxth	r2, r2
 800a9bc:	801a      	strh	r2, [r3, #0]
			hspi->pRxBuffPtr += 2;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a9c2:	1c9a      	adds	r2, r3, #2
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	639a      	str	r2, [r3, #56]	; 0x38
		}
		hspi->RxXferCount--;
 800a9c8:	68fb      	ldr	r3, [r7, #12]
 800a9ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9cc:	3b01      	subs	r3, #1
 800a9ce:	b29a      	uxth	r2, r3
 800a9d0:	68fb      	ldr	r3, [r7, #12]
 800a9d2:	87da      	strh	r2, [r3, #62]	; 0x3e

		/* Wait until RXNE flag is set: CRC Received */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800a9d4:	68fb      	ldr	r3, [r7, #12]
 800a9d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a9d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a9dc:	d116      	bne.n	800aa0c <HAL_SPI_Receive+0x262>
			if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	2200      	movs	r2, #0
 800a9e2:	2101      	movs	r1, #1
 800a9e4:	68f8      	ldr	r0, [r7, #12]
 800a9e6:	f000 facc 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800a9ea:	4603      	mov	r3, r0
 800a9ec:	2b00      	cmp	r3, #0
 800a9ee:	d007      	beq.n	800aa00 <HAL_SPI_Receive+0x256>
					!= HAL_OK) {
				hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800a9f4:	f043 0202 	orr.w	r2, r3, #2
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 800a9fc:	2303      	movs	r3, #3
 800a9fe:	e056      	b.n	800aaae <HAL_SPI_Receive+0x304>
			}

			/* Read CRC to Flush RXNE flag */
			tmpreg = hspi->Instance->DR;
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	68db      	ldr	r3, [r3, #12]
 800aa06:	b29b      	uxth	r3, r3
 800aa08:	827b      	strh	r3, [r7, #18]
			UNUSED(tmpreg);
 800aa0a:	8a7b      	ldrh	r3, [r7, #18]
		}

		if ((hspi->Init.Mode == SPI_MODE_MASTER)
 800aa0c:	68fb      	ldr	r3, [r7, #12]
 800aa0e:	685b      	ldr	r3, [r3, #4]
 800aa10:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800aa14:	d111      	bne.n	800aa3a <HAL_SPI_Receive+0x290>
				&& ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa16:	68fb      	ldr	r3, [r7, #12]
 800aa18:	689b      	ldr	r3, [r3, #8]
 800aa1a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa1e:	d004      	beq.n	800aa2a <HAL_SPI_Receive+0x280>
						|| (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY))) {
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	689b      	ldr	r3, [r3, #8]
 800aa24:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aa28:	d107      	bne.n	800aa3a <HAL_SPI_Receive+0x290>
			/* Disable SPI peripheral */
			__HAL_SPI_DISABLE(hspi);
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	681b      	ldr	r3, [r3, #0]
 800aa2e:	681a      	ldr	r2, [r3, #0]
 800aa30:	68fb      	ldr	r3, [r7, #12]
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aa38:	601a      	str	r2, [r3, #0]
		}

		hspi->State = HAL_SPI_STATE_READY;
 800aa3a:	68fb      	ldr	r3, [r7, #12]
 800aa3c:	2201      	movs	r2, #1
 800aa3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		tmp = __HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR);
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	681b      	ldr	r3, [r3, #0]
 800aa46:	689b      	ldr	r3, [r3, #8]
 800aa48:	f003 0310 	and.w	r3, r3, #16
 800aa4c:	2b10      	cmp	r3, #16
 800aa4e:	bf0c      	ite	eq
 800aa50:	2301      	moveq	r3, #1
 800aa52:	2300      	movne	r3, #0
 800aa54:	b2db      	uxtb	r3, r3
 800aa56:	617b      	str	r3, [r7, #20]
		/* Check if CRC error occurred */
		if ((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa5c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800aa60:	d11e      	bne.n	800aaa0 <HAL_SPI_Receive+0x2f6>
				&& (tmp != RESET)) {
 800aa62:	697b      	ldr	r3, [r7, #20]
 800aa64:	2b00      	cmp	r3, #0
 800aa66:	d01b      	beq.n	800aaa0 <HAL_SPI_Receive+0x2f6>
			hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aa6c:	f043 0202 	orr.w	r2, r3, #2
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	655a      	str	r2, [r3, #84]	; 0x54

			/* Reset CRC Calculation */
			SPI_RESET_CRC(hspi);
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	681a      	ldr	r2, [r3, #0]
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	681b      	ldr	r3, [r3, #0]
 800aa7e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800aa82:	601a      	str	r2, [r3, #0]
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	681b      	ldr	r3, [r3, #0]
 800aa88:	681a      	ldr	r2, [r3, #0]
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	681b      	ldr	r3, [r3, #0]
 800aa8e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800aa92:	601a      	str	r2, [r3, #0]

			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	2200      	movs	r2, #0
 800aa98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			return HAL_ERROR;
 800aa9c:	2301      	movs	r3, #1
 800aa9e:	e006      	b.n	800aaae <HAL_SPI_Receive+0x304>
		}

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800aaa0:	68fb      	ldr	r3, [r7, #12]
 800aaa2:	2200      	movs	r2, #0
 800aaa4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800aaa8:	2300      	movs	r3, #0
 800aaaa:	e000      	b.n	800aaae <HAL_SPI_Receive+0x304>
	} else {
		return HAL_BUSY;
 800aaac:	2302      	movs	r3, #2
	}
}
 800aaae:	4618      	mov	r0, r3
 800aab0:	3718      	adds	r7, #24
 800aab2:	46bd      	mov	sp, r7
 800aab4:	bd80      	pop	{r7, pc}

0800aab6 <HAL_SPI_TransmitReceive>:
 * @param  Size: amount of data to be sent
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi,
		uint8_t *pTxData, uint8_t *pRxData, uint16_t Size, uint32_t Timeout) {
 800aab6:	b580      	push	{r7, lr}
 800aab8:	b088      	sub	sp, #32
 800aaba:	af00      	add	r7, sp, #0
 800aabc:	60f8      	str	r0, [r7, #12]
 800aabe:	60b9      	str	r1, [r7, #8]
 800aac0:	607a      	str	r2, [r7, #4]
 800aac2:	807b      	strh	r3, [r7, #2]
	__IO uint16_t tmpreg;
	uint32_t tmpstate = 0, tmp = 0;
 800aac4:	2300      	movs	r3, #0
 800aac6:	61fb      	str	r3, [r7, #28]
 800aac8:	2300      	movs	r3, #0
 800aaca:	61bb      	str	r3, [r7, #24]

	tmpstate = hspi->State;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800aad2:	b2db      	uxtb	r3, r3
 800aad4:	61fb      	str	r3, [r7, #28]
	if ((tmpstate == HAL_SPI_STATE_READY)
 800aad6:	69fb      	ldr	r3, [r7, #28]
 800aad8:	2b01      	cmp	r3, #1
 800aada:	d003      	beq.n	800aae4 <HAL_SPI_TransmitReceive+0x2e>
			|| (tmpstate == HAL_SPI_STATE_BUSY_RX)) {
 800aadc:	69fb      	ldr	r3, [r7, #28]
 800aade:	2b22      	cmp	r3, #34	; 0x22
 800aae0:	f040 823d 	bne.w	800af5e <HAL_SPI_TransmitReceive+0x4a8>
		if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0)) {
 800aae4:	68bb      	ldr	r3, [r7, #8]
 800aae6:	2b00      	cmp	r3, #0
 800aae8:	d005      	beq.n	800aaf6 <HAL_SPI_TransmitReceive+0x40>
 800aaea:	687b      	ldr	r3, [r7, #4]
 800aaec:	2b00      	cmp	r3, #0
 800aaee:	d002      	beq.n	800aaf6 <HAL_SPI_TransmitReceive+0x40>
 800aaf0:	887b      	ldrh	r3, [r7, #2]
 800aaf2:	2b00      	cmp	r3, #0
 800aaf4:	d101      	bne.n	800aafa <HAL_SPI_TransmitReceive+0x44>
			return HAL_ERROR;
 800aaf6:	2301      	movs	r3, #1
 800aaf8:	e232      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>

		/* Check the parameters */
		assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

		/* Process Locked */
		__HAL_LOCK(hspi);
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ab00:	2b01      	cmp	r3, #1
 800ab02:	d101      	bne.n	800ab08 <HAL_SPI_TransmitReceive+0x52>
 800ab04:	2302      	movs	r3, #2
 800ab06:	e22b      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	2201      	movs	r2, #1
 800ab0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		/* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
		if (hspi->State == HAL_SPI_STATE_READY) {
 800ab10:	68fb      	ldr	r3, [r7, #12]
 800ab12:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ab16:	b2db      	uxtb	r3, r3
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	d103      	bne.n	800ab24 <HAL_SPI_TransmitReceive+0x6e>
			hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ab1c:	68fb      	ldr	r3, [r7, #12]
 800ab1e:	2232      	movs	r2, #50	; 0x32
 800ab20:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
		}

		/* Configure communication */
		hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ab24:	68fb      	ldr	r3, [r7, #12]
 800ab26:	2200      	movs	r2, #0
 800ab28:	655a      	str	r2, [r3, #84]	; 0x54

		hspi->pRxBuffPtr = pRxData;
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	687a      	ldr	r2, [r7, #4]
 800ab2e:	639a      	str	r2, [r3, #56]	; 0x38
		hspi->RxXferSize = Size;
 800ab30:	68fb      	ldr	r3, [r7, #12]
 800ab32:	887a      	ldrh	r2, [r7, #2]
 800ab34:	879a      	strh	r2, [r3, #60]	; 0x3c
		hspi->RxXferCount = Size;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	887a      	ldrh	r2, [r7, #2]
 800ab3a:	87da      	strh	r2, [r3, #62]	; 0x3e

		hspi->pTxBuffPtr = pTxData;
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	68ba      	ldr	r2, [r7, #8]
 800ab40:	631a      	str	r2, [r3, #48]	; 0x30
		hspi->TxXferSize = Size;
 800ab42:	68fb      	ldr	r3, [r7, #12]
 800ab44:	887a      	ldrh	r2, [r7, #2]
 800ab46:	869a      	strh	r2, [r3, #52]	; 0x34
		hspi->TxXferCount = Size;
 800ab48:	68fb      	ldr	r3, [r7, #12]
 800ab4a:	887a      	ldrh	r2, [r7, #2]
 800ab4c:	86da      	strh	r2, [r3, #54]	; 0x36

		/*Init field not used in handle to zero */
		hspi->RxISR = 0;
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	2200      	movs	r2, #0
 800ab52:	649a      	str	r2, [r3, #72]	; 0x48
		hspi->TxISR = 0;
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	2200      	movs	r2, #0
 800ab58:	64da      	str	r2, [r3, #76]	; 0x4c

		/* Reset CRC Calculation */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ab5a:	68fb      	ldr	r3, [r7, #12]
 800ab5c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ab5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ab62:	d10f      	bne.n	800ab84 <HAL_SPI_TransmitReceive+0xce>
			SPI_RESET_CRC(hspi);
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	681a      	ldr	r2, [r3, #0]
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	681b      	ldr	r3, [r3, #0]
 800ab6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ab72:	601a      	str	r2, [r3, #0]
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	681a      	ldr	r2, [r3, #0]
 800ab7a:	68fb      	ldr	r3, [r7, #12]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ab82:	601a      	str	r2, [r3, #0]
		}

		/* Check if the SPI is already enabled */
		if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE) {
 800ab84:	68fb      	ldr	r3, [r7, #12]
 800ab86:	681b      	ldr	r3, [r3, #0]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab8e:	2b40      	cmp	r3, #64	; 0x40
 800ab90:	d007      	beq.n	800aba2 <HAL_SPI_TransmitReceive+0xec>
			/* Enable SPI peripheral */
			__HAL_SPI_ENABLE(hspi);
 800ab92:	68fb      	ldr	r3, [r7, #12]
 800ab94:	681b      	ldr	r3, [r3, #0]
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	68fb      	ldr	r3, [r7, #12]
 800ab9a:	681b      	ldr	r3, [r3, #0]
 800ab9c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aba0:	601a      	str	r2, [r3, #0]
		}

		/* Transmit and Receive data in 16 Bit mode */
		if (hspi->Init.DataSize == SPI_DATASIZE_16BIT) {
 800aba2:	68fb      	ldr	r3, [r7, #12]
 800aba4:	68db      	ldr	r3, [r3, #12]
 800aba6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800abaa:	f040 80be 	bne.w	800ad2a <HAL_SPI_TransmitReceive+0x274>
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	685b      	ldr	r3, [r3, #4]
 800abb2:	2b00      	cmp	r3, #0
 800abb4:	d008      	beq.n	800abc8 <HAL_SPI_TransmitReceive+0x112>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	685b      	ldr	r3, [r3, #4]
 800abba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800abbe:	d114      	bne.n	800abea <HAL_SPI_TransmitReceive+0x134>
							&& (hspi->TxXferCount == 0x01))) {
 800abc0:	68fb      	ldr	r3, [r7, #12]
 800abc2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abc4:	2b01      	cmp	r3, #1
 800abc6:	d110      	bne.n	800abea <HAL_SPI_TransmitReceive+0x134>
				hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abcc:	881a      	ldrh	r2, [r3, #0]
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	60da      	str	r2, [r3, #12]
				hspi->pTxBuffPtr += 2;
 800abd4:	68fb      	ldr	r3, [r7, #12]
 800abd6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800abd8:	1c9a      	adds	r2, r3, #2
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	631a      	str	r2, [r3, #48]	; 0x30
				hspi->TxXferCount--;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abe2:	3b01      	subs	r3, #1
 800abe4:	b29a      	uxth	r2, r3
 800abe6:	68fb      	ldr	r3, [r7, #12]
 800abe8:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800abea:	68fb      	ldr	r3, [r7, #12]
 800abec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800abee:	2b00      	cmp	r3, #0
 800abf0:	d174      	bne.n	800acdc <HAL_SPI_TransmitReceive+0x226>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800abf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800abfa:	d107      	bne.n	800ac0c <HAL_SPI_TransmitReceive+0x156>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800abfc:	68fb      	ldr	r3, [r7, #12]
 800abfe:	681b      	ldr	r3, [r3, #0]
 800ac00:	681a      	ldr	r2, [r3, #0]
 800ac02:	68fb      	ldr	r3, [r7, #12]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ac0a:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ac0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac0e:	2200      	movs	r2, #0
 800ac10:	2101      	movs	r1, #1
 800ac12:	68f8      	ldr	r0, [r7, #12]
 800ac14:	f000 f9b5 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d001      	beq.n	800ac22 <HAL_SPI_TransmitReceive+0x16c>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800ac1e:	2303      	movs	r3, #3
 800ac20:	e19e      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
				}

				*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	68da      	ldr	r2, [r3, #12]
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac2c:	b292      	uxth	r2, r2
 800ac2e:	801a      	strh	r2, [r3, #0]
				hspi->pRxBuffPtr += 2;
 800ac30:	68fb      	ldr	r3, [r7, #12]
 800ac32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ac34:	1c9a      	adds	r2, r3, #2
 800ac36:	68fb      	ldr	r3, [r7, #12]
 800ac38:	639a      	str	r2, [r3, #56]	; 0x38
				hspi->RxXferCount--;
 800ac3a:	68fb      	ldr	r3, [r7, #12]
 800ac3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ac3e:	3b01      	subs	r3, #1
 800ac40:	b29a      	uxth	r2, r3
 800ac42:	68fb      	ldr	r3, [r7, #12]
 800ac44:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ac46:	e11f      	b.n	800ae88 <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800ac48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ac4a:	2200      	movs	r2, #0
 800ac4c:	2102      	movs	r1, #2
 800ac4e:	68f8      	ldr	r0, [r7, #12]
 800ac50:	f000 f997 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800ac54:	4603      	mov	r3, r0
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d001      	beq.n	800ac5e <HAL_SPI_TransmitReceive+0x1a8>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ac5a:	2303      	movs	r3, #3
 800ac5c:	e180      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = *((uint16_t*) hspi->pTxBuffPtr);
 800ac5e:	68fb      	ldr	r3, [r7, #12]
 800ac60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac62:	881a      	ldrh	r2, [r3, #0]
 800ac64:	68fb      	ldr	r3, [r7, #12]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	60da      	str	r2, [r3, #12]
					hspi->pTxBuffPtr += 2;
 800ac6a:	68fb      	ldr	r3, [r7, #12]
 800ac6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac6e:	1c9a      	adds	r2, r3, #2
 800ac70:	68fb      	ldr	r3, [r7, #12]
 800ac72:	631a      	str	r2, [r3, #48]	; 0x30
					hspi->TxXferCount--;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac78:	3b01      	subs	r3, #1
 800ac7a:	b29a      	uxth	r2, r3
 800ac7c:	68fb      	ldr	r3, [r7, #12]
 800ac7e:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d10c      	bne.n	800aca2 <HAL_SPI_TransmitReceive+0x1ec>
							&& (hspi->Init.CRCCalculation
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ac8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ac90:	d107      	bne.n	800aca2 <HAL_SPI_TransmitReceive+0x1ec>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	681a      	ldr	r2, [r3, #0]
 800ac98:	68fb      	ldr	r3, [r7, #12]
 800ac9a:	681b      	ldr	r3, [r3, #0]
 800ac9c:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800aca0:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800aca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aca4:	2200      	movs	r2, #0
 800aca6:	2101      	movs	r1, #1
 800aca8:	68f8      	ldr	r0, [r7, #12]
 800acaa:	f000 f96a 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800acae:	4603      	mov	r3, r0
 800acb0:	2b00      	cmp	r3, #0
 800acb2:	d001      	beq.n	800acb8 <HAL_SPI_TransmitReceive+0x202>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800acb4:	2303      	movs	r3, #3
 800acb6:	e153      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	68da      	ldr	r2, [r3, #12]
 800acbe:	68fb      	ldr	r3, [r7, #12]
 800acc0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acc2:	b292      	uxth	r2, r2
 800acc4:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800acca:	1c9a      	adds	r2, r3, #2
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800acd4:	3b01      	subs	r3, #1
 800acd6:	b29a      	uxth	r2, r3
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800acdc:	68fb      	ldr	r3, [r7, #12]
 800acde:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d1b1      	bne.n	800ac48 <HAL_SPI_TransmitReceive+0x192>
				}
				/* Receive the last byte */
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800ace4:	68fb      	ldr	r3, [r7, #12]
 800ace6:	685b      	ldr	r3, [r3, #4]
 800ace8:	2b00      	cmp	r3, #0
 800acea:	f040 80cd 	bne.w	800ae88 <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800acee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800acf0:	2200      	movs	r2, #0
 800acf2:	2101      	movs	r1, #1
 800acf4:	68f8      	ldr	r0, [r7, #12]
 800acf6:	f000 f944 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800acfa:	4603      	mov	r3, r0
 800acfc:	2b00      	cmp	r3, #0
 800acfe:	d001      	beq.n	800ad04 <HAL_SPI_TransmitReceive+0x24e>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ad00:	2303      	movs	r3, #3
 800ad02:	e12d      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
					}

					*((uint16_t*) hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	681b      	ldr	r3, [r3, #0]
 800ad08:	68da      	ldr	r2, [r3, #12]
 800ad0a:	68fb      	ldr	r3, [r7, #12]
 800ad0c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad0e:	b292      	uxth	r2, r2
 800ad10:	801a      	strh	r2, [r3, #0]
					hspi->pRxBuffPtr += 2;
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ad16:	1c9a      	adds	r2, r3, #2
 800ad18:	68fb      	ldr	r3, [r7, #12]
 800ad1a:	639a      	str	r2, [r3, #56]	; 0x38
					hspi->RxXferCount--;
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad20:	3b01      	subs	r3, #1
 800ad22:	b29a      	uxth	r2, r3
 800ad24:	68fb      	ldr	r3, [r7, #12]
 800ad26:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ad28:	e0ae      	b.n	800ae88 <HAL_SPI_TransmitReceive+0x3d2>
				}
			}
		}
		/* Transmit and Receive data in 8 Bit mode */
		else {
			if ((hspi->Init.Mode == SPI_MODE_SLAVE)
 800ad2a:	68fb      	ldr	r3, [r7, #12]
 800ad2c:	685b      	ldr	r3, [r3, #4]
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d008      	beq.n	800ad44 <HAL_SPI_TransmitReceive+0x28e>
					|| ((hspi->Init.Mode == SPI_MODE_MASTER)
 800ad32:	68fb      	ldr	r3, [r7, #12]
 800ad34:	685b      	ldr	r3, [r3, #4]
 800ad36:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ad3a:	d112      	bne.n	800ad62 <HAL_SPI_TransmitReceive+0x2ac>
							&& (hspi->TxXferCount == 0x01))) {
 800ad3c:	68fb      	ldr	r3, [r7, #12]
 800ad3e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad40:	2b01      	cmp	r3, #1
 800ad42:	d10e      	bne.n	800ad62 <HAL_SPI_TransmitReceive+0x2ac>
				hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ad48:	1c59      	adds	r1, r3, #1
 800ad4a:	68fa      	ldr	r2, [r7, #12]
 800ad4c:	6311      	str	r1, [r2, #48]	; 0x30
 800ad4e:	781a      	ldrb	r2, [r3, #0]
 800ad50:	68fb      	ldr	r3, [r7, #12]
 800ad52:	681b      	ldr	r3, [r3, #0]
 800ad54:	60da      	str	r2, [r3, #12]
				hspi->TxXferCount--;
 800ad56:	68fb      	ldr	r3, [r7, #12]
 800ad58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad5a:	3b01      	subs	r3, #1
 800ad5c:	b29a      	uxth	r2, r3
 800ad5e:	68fb      	ldr	r3, [r7, #12]
 800ad60:	86da      	strh	r2, [r3, #54]	; 0x36
			}
			if (hspi->TxXferCount == 0) {
 800ad62:	68fb      	ldr	r3, [r7, #12]
 800ad64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d16b      	bne.n	800ae42 <HAL_SPI_TransmitReceive+0x38c>
				/* Enable CRC Transmission */
				if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad6e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ad72:	d107      	bne.n	800ad84 <HAL_SPI_TransmitReceive+0x2ce>
					hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	681a      	ldr	r2, [r3, #0]
 800ad7a:	68fb      	ldr	r3, [r7, #12]
 800ad7c:	681b      	ldr	r3, [r3, #0]
 800ad7e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ad82:	601a      	str	r2, [r3, #0]
				}

				/* Wait until RXNE flag is set */
				if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ad84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad86:	2200      	movs	r2, #0
 800ad88:	2101      	movs	r1, #1
 800ad8a:	68f8      	ldr	r0, [r7, #12]
 800ad8c:	f000 f8f9 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800ad90:	4603      	mov	r3, r0
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d001      	beq.n	800ad9a <HAL_SPI_TransmitReceive+0x2e4>
						Timeout) != HAL_OK) {
					return HAL_TIMEOUT;
 800ad96:	2303      	movs	r3, #3
 800ad98:	e0e2      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
				}

				(*hspi->pRxBuffPtr) = hspi->Instance->DR;
 800ad9a:	68fb      	ldr	r3, [r7, #12]
 800ad9c:	681b      	ldr	r3, [r3, #0]
 800ad9e:	68da      	ldr	r2, [r3, #12]
 800ada0:	68fb      	ldr	r3, [r7, #12]
 800ada2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ada4:	b2d2      	uxtb	r2, r2
 800ada6:	701a      	strb	r2, [r3, #0]
				hspi->RxXferCount--;
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800adac:	3b01      	subs	r3, #1
 800adae:	b29a      	uxth	r2, r3
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800adb4:	e068      	b.n	800ae88 <HAL_SPI_TransmitReceive+0x3d2>
			} else {
				while (hspi->TxXferCount > 0) {
					/* Wait until TXE flag is set to send data */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_TXE, RESET,
 800adb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adb8:	2200      	movs	r2, #0
 800adba:	2102      	movs	r1, #2
 800adbc:	68f8      	ldr	r0, [r7, #12]
 800adbe:	f000 f8e0 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800adc2:	4603      	mov	r3, r0
 800adc4:	2b00      	cmp	r3, #0
 800adc6:	d001      	beq.n	800adcc <HAL_SPI_TransmitReceive+0x316>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800adc8:	2303      	movs	r3, #3
 800adca:	e0c9      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
					}

					hspi->Instance->DR = (*hspi->pTxBuffPtr++);
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800add0:	1c59      	adds	r1, r3, #1
 800add2:	68fa      	ldr	r2, [r7, #12]
 800add4:	6311      	str	r1, [r2, #48]	; 0x30
 800add6:	781a      	ldrb	r2, [r3, #0]
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	681b      	ldr	r3, [r3, #0]
 800addc:	60da      	str	r2, [r3, #12]
					hspi->TxXferCount--;
 800adde:	68fb      	ldr	r3, [r7, #12]
 800ade0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ade2:	3b01      	subs	r3, #1
 800ade4:	b29a      	uxth	r2, r3
 800ade6:	68fb      	ldr	r3, [r7, #12]
 800ade8:	86da      	strh	r2, [r3, #54]	; 0x36

					/* Enable CRC Transmission */
					if ((hspi->TxXferCount == 0)
 800adea:	68fb      	ldr	r3, [r7, #12]
 800adec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800adee:	2b00      	cmp	r3, #0
 800adf0:	d10c      	bne.n	800ae0c <HAL_SPI_TransmitReceive+0x356>
							&& (hspi->Init.CRCCalculation
 800adf2:	68fb      	ldr	r3, [r7, #12]
 800adf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800adf6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800adfa:	d107      	bne.n	800ae0c <HAL_SPI_TransmitReceive+0x356>
									== SPI_CRCCALCULATION_ENABLE)) {
						hspi->Instance->CR1 |= SPI_CR1_CRCNEXT;
 800adfc:	68fb      	ldr	r3, [r7, #12]
 800adfe:	681b      	ldr	r3, [r3, #0]
 800ae00:	681a      	ldr	r2, [r3, #0]
 800ae02:	68fb      	ldr	r3, [r7, #12]
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ae0a:	601a      	str	r2, [r3, #0]
					}

					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ae0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae0e:	2200      	movs	r2, #0
 800ae10:	2101      	movs	r1, #1
 800ae12:	68f8      	ldr	r0, [r7, #12]
 800ae14:	f000 f8b5 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800ae18:	4603      	mov	r3, r0
 800ae1a:	2b00      	cmp	r3, #0
 800ae1c:	d001      	beq.n	800ae22 <HAL_SPI_TransmitReceive+0x36c>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ae1e:	2303      	movs	r3, #3
 800ae20:	e09e      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	68d8      	ldr	r0, [r3, #12]
 800ae28:	68fb      	ldr	r3, [r7, #12]
 800ae2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae2c:	1c59      	adds	r1, r3, #1
 800ae2e:	68fa      	ldr	r2, [r7, #12]
 800ae30:	6391      	str	r1, [r2, #56]	; 0x38
 800ae32:	b2c2      	uxtb	r2, r0
 800ae34:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800ae36:	68fb      	ldr	r3, [r7, #12]
 800ae38:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae3a:	3b01      	subs	r3, #1
 800ae3c:	b29a      	uxth	r2, r3
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	87da      	strh	r2, [r3, #62]	; 0x3e
				while (hspi->TxXferCount > 0) {
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d1b5      	bne.n	800adb6 <HAL_SPI_TransmitReceive+0x300>
				}
				if (hspi->Init.Mode == SPI_MODE_SLAVE) {
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	685b      	ldr	r3, [r3, #4]
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d11a      	bne.n	800ae88 <HAL_SPI_TransmitReceive+0x3d2>
					/* Wait until RXNE flag is set */
					if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET,
 800ae52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae54:	2200      	movs	r2, #0
 800ae56:	2101      	movs	r1, #1
 800ae58:	68f8      	ldr	r0, [r7, #12]
 800ae5a:	f000 f892 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800ae5e:	4603      	mov	r3, r0
 800ae60:	2b00      	cmp	r3, #0
 800ae62:	d001      	beq.n	800ae68 <HAL_SPI_TransmitReceive+0x3b2>
							Timeout) != HAL_OK) {
						return HAL_TIMEOUT;
 800ae64:	2303      	movs	r3, #3
 800ae66:	e07b      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
					}

					(*hspi->pRxBuffPtr++) = hspi->Instance->DR;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	681b      	ldr	r3, [r3, #0]
 800ae6c:	68d8      	ldr	r0, [r3, #12]
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae72:	1c59      	adds	r1, r3, #1
 800ae74:	68fa      	ldr	r2, [r7, #12]
 800ae76:	6391      	str	r1, [r2, #56]	; 0x38
 800ae78:	b2c2      	uxtb	r2, r0
 800ae7a:	701a      	strb	r2, [r3, #0]
					hspi->RxXferCount--;
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae80:	3b01      	subs	r3, #1
 800ae82:	b29a      	uxth	r2, r3
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	87da      	strh	r2, [r3, #62]	; 0x3e
				}
			}
		}

		/* Read CRC from DR to close CRC calculation process */
		if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800ae88:	68fb      	ldr	r3, [r7, #12]
 800ae8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ae8c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800ae90:	d116      	bne.n	800aec0 <HAL_SPI_TransmitReceive+0x40a>
			/* Wait until RXNE flag is set */
			if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout)
 800ae92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae94:	2200      	movs	r2, #0
 800ae96:	2101      	movs	r1, #1
 800ae98:	68f8      	ldr	r0, [r7, #12]
 800ae9a:	f000 f872 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800ae9e:	4603      	mov	r3, r0
 800aea0:	2b00      	cmp	r3, #0
 800aea2:	d007      	beq.n	800aeb4 <HAL_SPI_TransmitReceive+0x3fe>
					!= HAL_OK) {
				hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aea8:	f043 0202 	orr.w	r2, r3, #2
 800aeac:	68fb      	ldr	r3, [r7, #12]
 800aeae:	655a      	str	r2, [r3, #84]	; 0x54
				return HAL_TIMEOUT;
 800aeb0:	2303      	movs	r3, #3
 800aeb2:	e055      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
			}
			/* Read CRC */
			tmpreg = hspi->Instance->DR;
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	68db      	ldr	r3, [r3, #12]
 800aeba:	b29b      	uxth	r3, r3
 800aebc:	82fb      	strh	r3, [r7, #22]
			UNUSED(tmpreg);
 800aebe:	8afb      	ldrh	r3, [r7, #22]
		}

		/* Wait until Busy flag is reset before disabling SPI */
		if (SPI_WaitOnFlagUntilTimeout(hspi, SPI_FLAG_BSY, SET, Timeout)
 800aec0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec2:	2201      	movs	r2, #1
 800aec4:	2180      	movs	r1, #128	; 0x80
 800aec6:	68f8      	ldr	r0, [r7, #12]
 800aec8:	f000 f85b 	bl	800af82 <SPI_WaitOnFlagUntilTimeout>
 800aecc:	4603      	mov	r3, r0
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d007      	beq.n	800aee2 <HAL_SPI_TransmitReceive+0x42c>
				!= HAL_OK) {
			hspi->ErrorCode |= HAL_SPI_ERROR_FLAG;
 800aed2:	68fb      	ldr	r3, [r7, #12]
 800aed4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aed6:	f043 0210 	orr.w	r2, r3, #16
 800aeda:	68fb      	ldr	r3, [r7, #12]
 800aedc:	655a      	str	r2, [r3, #84]	; 0x54
			return HAL_TIMEOUT;
 800aede:	2303      	movs	r3, #3
 800aee0:	e03e      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
		}

		hspi->State = HAL_SPI_STATE_READY;
 800aee2:	68fb      	ldr	r3, [r7, #12]
 800aee4:	2201      	movs	r2, #1
 800aee6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

		tmp = __HAL_SPI_GET_FLAG(hspi, SPI_FLAG_CRCERR);
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	681b      	ldr	r3, [r3, #0]
 800aeee:	689b      	ldr	r3, [r3, #8]
 800aef0:	f003 0310 	and.w	r3, r3, #16
 800aef4:	2b10      	cmp	r3, #16
 800aef6:	bf0c      	ite	eq
 800aef8:	2301      	moveq	r3, #1
 800aefa:	2300      	movne	r3, #0
 800aefc:	b2db      	uxtb	r3, r3
 800aefe:	61bb      	str	r3, [r7, #24]
		/* Check if CRC error occurred */
		if ((hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800af00:	68fb      	ldr	r3, [r7, #12]
 800af02:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af04:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af08:	d123      	bne.n	800af52 <HAL_SPI_TransmitReceive+0x49c>
				&& (tmp != RESET)) {
 800af0a:	69bb      	ldr	r3, [r7, #24]
 800af0c:	2b00      	cmp	r3, #0
 800af0e:	d020      	beq.n	800af52 <HAL_SPI_TransmitReceive+0x49c>
			hspi->ErrorCode |= HAL_SPI_ERROR_CRC;
 800af10:	68fb      	ldr	r3, [r7, #12]
 800af12:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800af14:	f043 0202 	orr.w	r2, r3, #2
 800af18:	68fb      	ldr	r3, [r7, #12]
 800af1a:	655a      	str	r2, [r3, #84]	; 0x54

			/* Reset CRC Calculation */
			if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800af20:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800af24:	d10f      	bne.n	800af46 <HAL_SPI_TransmitReceive+0x490>
				SPI_RESET_CRC(hspi);
 800af26:	68fb      	ldr	r3, [r7, #12]
 800af28:	681b      	ldr	r3, [r3, #0]
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	68fb      	ldr	r3, [r7, #12]
 800af2e:	681b      	ldr	r3, [r3, #0]
 800af30:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800af34:	601a      	str	r2, [r3, #0]
 800af36:	68fb      	ldr	r3, [r7, #12]
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	681a      	ldr	r2, [r3, #0]
 800af3c:	68fb      	ldr	r3, [r7, #12]
 800af3e:	681b      	ldr	r3, [r3, #0]
 800af40:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800af44:	601a      	str	r2, [r3, #0]
			}

			/* Process Unlocked */
			__HAL_UNLOCK(hspi);
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	2200      	movs	r2, #0
 800af4a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

			return HAL_ERROR;
 800af4e:	2301      	movs	r3, #1
 800af50:	e006      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
		}

		/* Process Unlocked */
		__HAL_UNLOCK(hspi);
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	2200      	movs	r2, #0
 800af56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

		return HAL_OK;
 800af5a:	2300      	movs	r3, #0
 800af5c:	e000      	b.n	800af60 <HAL_SPI_TransmitReceive+0x4aa>
	} else {
		return HAL_BUSY;
 800af5e:	2302      	movs	r3, #2
	}
}
 800af60:	4618      	mov	r0, r3
 800af62:	3720      	adds	r7, #32
 800af64:	46bd      	mov	sp, r7
 800af66:	bd80      	pop	{r7, pc}

0800af68 <HAL_SPI_GetState>:
 * @brief  Return the SPI state
 * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
 *                the configuration information for SPI module.
 * @retval HAL state
 */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi) {
 800af68:	b480      	push	{r7}
 800af6a:	b083      	sub	sp, #12
 800af6c:	af00      	add	r7, sp, #0
 800af6e:	6078      	str	r0, [r7, #4]
	return hspi->State;
 800af70:	687b      	ldr	r3, [r7, #4]
 800af72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800af76:	b2db      	uxtb	r3, r3
}
 800af78:	4618      	mov	r0, r3
 800af7a:	370c      	adds	r7, #12
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bc80      	pop	{r7}
 800af80:	4770      	bx	lr

0800af82 <SPI_WaitOnFlagUntilTimeout>:
 * @param  Status: Flag status to check: RESET or set
 * @param  Timeout: Timeout duration
 * @retval HAL status
 */
static HAL_StatusTypeDef SPI_WaitOnFlagUntilTimeout(SPI_HandleTypeDef *hspi,
		uint32_t Flag, FlagStatus Status, uint32_t Timeout) {
 800af82:	b580      	push	{r7, lr}
 800af84:	b086      	sub	sp, #24
 800af86:	af00      	add	r7, sp, #0
 800af88:	60f8      	str	r0, [r7, #12]
 800af8a:	60b9      	str	r1, [r7, #8]
 800af8c:	603b      	str	r3, [r7, #0]
 800af8e:	4613      	mov	r3, r2
 800af90:	71fb      	strb	r3, [r7, #7]
	uint32_t tickstart = 0;
 800af92:	2300      	movs	r3, #0
 800af94:	617b      	str	r3, [r7, #20]

	/* Get tick */
	tickstart = HAL_GetTick();
 800af96:	f7f9 fa55 	bl	8004444 <HAL_GetTick>
 800af9a:	6178      	str	r0, [r7, #20]

	/* Wait until flag is set */
	if (Status == RESET) {
 800af9c:	79fb      	ldrb	r3, [r7, #7]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	f040 8086 	bne.w	800b0b0 <SPI_WaitOnFlagUntilTimeout+0x12e>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800afa4:	e03d      	b.n	800b022 <SPI_WaitOnFlagUntilTimeout+0xa0>
			if (Timeout != HAL_MAX_DELAY) {
 800afa6:	683b      	ldr	r3, [r7, #0]
 800afa8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800afac:	d039      	beq.n	800b022 <SPI_WaitOnFlagUntilTimeout+0xa0>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800afae:	683b      	ldr	r3, [r7, #0]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d007      	beq.n	800afc4 <SPI_WaitOnFlagUntilTimeout+0x42>
 800afb4:	f7f9 fa46 	bl	8004444 <HAL_GetTick>
 800afb8:	4602      	mov	r2, r0
 800afba:	697b      	ldr	r3, [r7, #20]
 800afbc:	1ad3      	subs	r3, r2, r3
 800afbe:	683a      	ldr	r2, [r7, #0]
 800afc0:	429a      	cmp	r2, r3
 800afc2:	d22e      	bcs.n	800b022 <SPI_WaitOnFlagUntilTimeout+0xa0>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	685a      	ldr	r2, [r3, #4]
 800afca:	68fb      	ldr	r3, [r7, #12]
 800afcc:	681b      	ldr	r3, [r3, #0]
 800afce:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800afd2:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	681a      	ldr	r2, [r3, #0]
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800afe2:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800afe8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800afec:	d10f      	bne.n	800b00e <SPI_WaitOnFlagUntilTimeout+0x8c>
						SPI_RESET_CRC(hspi);
 800afee:	68fb      	ldr	r3, [r7, #12]
 800aff0:	681b      	ldr	r3, [r3, #0]
 800aff2:	681a      	ldr	r2, [r3, #0]
 800aff4:	68fb      	ldr	r3, [r7, #12]
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800affc:	601a      	str	r2, [r3, #0]
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	681a      	ldr	r2, [r3, #0]
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b00c:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	2201      	movs	r2, #1
 800b012:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800b016:	68fb      	ldr	r3, [r7, #12]
 800b018:	2200      	movs	r2, #0
 800b01a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800b01e:	2303      	movs	r3, #3
 800b020:	e04f      	b.n	800b0c2 <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) == RESET) {
 800b022:	68fb      	ldr	r3, [r7, #12]
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	689a      	ldr	r2, [r3, #8]
 800b028:	68bb      	ldr	r3, [r7, #8]
 800b02a:	4013      	ands	r3, r2
 800b02c:	68ba      	ldr	r2, [r7, #8]
 800b02e:	429a      	cmp	r2, r3
 800b030:	d1b9      	bne.n	800afa6 <SPI_WaitOnFlagUntilTimeout+0x24>
 800b032:	e045      	b.n	800b0c0 <SPI_WaitOnFlagUntilTimeout+0x13e>
				}
			}
		}
	} else {
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
			if (Timeout != HAL_MAX_DELAY) {
 800b034:	683b      	ldr	r3, [r7, #0]
 800b036:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b03a:	d039      	beq.n	800b0b0 <SPI_WaitOnFlagUntilTimeout+0x12e>
				if ((Timeout == 0) || ((HAL_GetTick() - tickstart) > Timeout)) {
 800b03c:	683b      	ldr	r3, [r7, #0]
 800b03e:	2b00      	cmp	r3, #0
 800b040:	d007      	beq.n	800b052 <SPI_WaitOnFlagUntilTimeout+0xd0>
 800b042:	f7f9 f9ff 	bl	8004444 <HAL_GetTick>
 800b046:	4602      	mov	r2, r0
 800b048:	697b      	ldr	r3, [r7, #20]
 800b04a:	1ad3      	subs	r3, r2, r3
 800b04c:	683a      	ldr	r2, [r7, #0]
 800b04e:	429a      	cmp	r2, r3
 800b050:	d22e      	bcs.n	800b0b0 <SPI_WaitOnFlagUntilTimeout+0x12e>
					/* Disable the SPI and reset the CRC: the CRC value should be cleared
					 on both master and slave sides in order to resynchronize the master
					 and slave for their respective CRC calculation */

					/* Disable TXE, RXNE and ERR interrupts for the interrupt process */
					__HAL_SPI_DISABLE_IT(hspi,
 800b052:	68fb      	ldr	r3, [r7, #12]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	685a      	ldr	r2, [r3, #4]
 800b058:	68fb      	ldr	r3, [r7, #12]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b060:	605a      	str	r2, [r3, #4]
							(SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));

					/* Disable SPI peripheral */
					__HAL_SPI_DISABLE(hspi);
 800b062:	68fb      	ldr	r3, [r7, #12]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	681a      	ldr	r2, [r3, #0]
 800b068:	68fb      	ldr	r3, [r7, #12]
 800b06a:	681b      	ldr	r3, [r3, #0]
 800b06c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b070:	601a      	str	r2, [r3, #0]

					/* Reset CRC Calculation */
					if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE) {
 800b072:	68fb      	ldr	r3, [r7, #12]
 800b074:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b076:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b07a:	d10f      	bne.n	800b09c <SPI_WaitOnFlagUntilTimeout+0x11a>
						SPI_RESET_CRC(hspi);
 800b07c:	68fb      	ldr	r3, [r7, #12]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	681a      	ldr	r2, [r3, #0]
 800b082:	68fb      	ldr	r3, [r7, #12]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b08a:	601a      	str	r2, [r3, #0]
 800b08c:	68fb      	ldr	r3, [r7, #12]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	681a      	ldr	r2, [r3, #0]
 800b092:	68fb      	ldr	r3, [r7, #12]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b09a:	601a      	str	r2, [r3, #0]
					}

					hspi->State = HAL_SPI_STATE_READY;
 800b09c:	68fb      	ldr	r3, [r7, #12]
 800b09e:	2201      	movs	r2, #1
 800b0a0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

					/* Process Unlocked */
					__HAL_UNLOCK(hspi);
 800b0a4:	68fb      	ldr	r3, [r7, #12]
 800b0a6:	2200      	movs	r2, #0
 800b0a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

					return HAL_TIMEOUT;
 800b0ac:	2303      	movs	r3, #3
 800b0ae:	e008      	b.n	800b0c2 <SPI_WaitOnFlagUntilTimeout+0x140>
		while (__HAL_SPI_GET_FLAG(hspi, Flag) != RESET) {
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	681b      	ldr	r3, [r3, #0]
 800b0b4:	689a      	ldr	r2, [r3, #8]
 800b0b6:	68bb      	ldr	r3, [r7, #8]
 800b0b8:	4013      	ands	r3, r2
 800b0ba:	68ba      	ldr	r2, [r7, #8]
 800b0bc:	429a      	cmp	r2, r3
 800b0be:	d0b9      	beq.n	800b034 <SPI_WaitOnFlagUntilTimeout+0xb2>
				}
			}
		}
	}
	return HAL_OK;
 800b0c0:	2300      	movs	r3, #0
}
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	3718      	adds	r7, #24
 800b0c6:	46bd      	mov	sp, r7
 800b0c8:	bd80      	pop	{r7, pc}

0800b0ca <HAL_TIM_Base_Init>:
 *         parameters in the TIM_HandleTypeDef and create the associated handle.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim) {
 800b0ca:	b580      	push	{r7, lr}
 800b0cc:	b082      	sub	sp, #8
 800b0ce:	af00      	add	r7, sp, #0
 800b0d0:	6078      	str	r0, [r7, #4]
	/* Check the TIM handle allocation */
	if (htim == NULL) {
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2b00      	cmp	r3, #0
 800b0d6:	d101      	bne.n	800b0dc <HAL_TIM_Base_Init+0x12>
		return HAL_ERROR;
 800b0d8:	2301      	movs	r3, #1
 800b0da:	e01d      	b.n	800b118 <HAL_TIM_Base_Init+0x4e>
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));
	assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
	assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

	if (htim->State == HAL_TIM_STATE_RESET) {
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b0e2:	b2db      	uxtb	r3, r3
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d106      	bne.n	800b0f6 <HAL_TIM_Base_Init+0x2c>
		/* Allocate lock resource and initialize it */
		htim->Lock = HAL_UNLOCKED;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	2200      	movs	r2, #0
 800b0ec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware : GPIO, CLOCK, NVIC */
		HAL_TIM_Base_MspInit(htim);
 800b0f0:	6878      	ldr	r0, [r7, #4]
 800b0f2:	f000 f815 	bl	800b120 <HAL_TIM_Base_MspInit>
	}

	/* Set the TIM state */
	htim->State = HAL_TIM_STATE_BUSY;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2202      	movs	r2, #2
 800b0fa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Set the Time Base configuration */
	TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	681a      	ldr	r2, [r3, #0]
 800b102:	687b      	ldr	r3, [r7, #4]
 800b104:	3304      	adds	r3, #4
 800b106:	4619      	mov	r1, r3
 800b108:	4610      	mov	r0, r2
 800b10a:	f000 f82d 	bl	800b168 <TIM_Base_SetConfig>

	/* Initialize the TIM state*/
	htim->State = HAL_TIM_STATE_READY;
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	2201      	movs	r2, #1
 800b112:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800b116:	2300      	movs	r3, #0
}
 800b118:	4618      	mov	r0, r3
 800b11a:	3708      	adds	r7, #8
 800b11c:	46bd      	mov	sp, r7
 800b11e:	bd80      	pop	{r7, pc}

0800b120 <HAL_TIM_Base_MspInit>:
 * @brief  Initializes the TIM Base MSP.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval None
 */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim) {
 800b120:	b480      	push	{r7}
 800b122:	b083      	sub	sp, #12
 800b124:	af00      	add	r7, sp, #0
 800b126:	6078      	str	r0, [r7, #4]
	/* NOTE : This function Should not be modified, when the callback is needed,
	 the HAL_TIM_Base_MspInit could be implemented in the user file
	 */
}
 800b128:	bf00      	nop
 800b12a:	370c      	adds	r7, #12
 800b12c:	46bd      	mov	sp, r7
 800b12e:	bc80      	pop	{r7}
 800b130:	4770      	bx	lr

0800b132 <HAL_TIM_Base_Start_IT>:
 * @brief  Starts the TIM Base generation in interrupt mode.
 * @param  htim: pointer to a TIM_HandleTypeDef structure that contains
 *                the configuration information for TIM module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim) {
 800b132:	b480      	push	{r7}
 800b134:	b083      	sub	sp, #12
 800b136:	af00      	add	r7, sp, #0
 800b138:	6078      	str	r0, [r7, #4]
	/* Check the parameters */
	assert_param(IS_TIM_INSTANCE(htim->Instance));

	/* Enable the TIM Update interrupt */
	__HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	68da      	ldr	r2, [r3, #12]
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	f042 0201 	orr.w	r2, r2, #1
 800b148:	60da      	str	r2, [r3, #12]

	/* Enable the Peripheral */
	__HAL_TIM_ENABLE(htim);
 800b14a:	687b      	ldr	r3, [r7, #4]
 800b14c:	681b      	ldr	r3, [r3, #0]
 800b14e:	681a      	ldr	r2, [r3, #0]
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	f042 0201 	orr.w	r2, r2, #1
 800b158:	601a      	str	r2, [r3, #0]

	/* Return function status */
	return HAL_OK;
 800b15a:	2300      	movs	r3, #0
}
 800b15c:	4618      	mov	r0, r3
 800b15e:	370c      	adds	r7, #12
 800b160:	46bd      	mov	sp, r7
 800b162:	bc80      	pop	{r7}
 800b164:	4770      	bx	lr
	...

0800b168 <TIM_Base_SetConfig>:
 * @brief  Time Base configuration
 * @param  TIMx: TIM peripheral
 * @param  Structure: pointer on TIM Time Base required parameters  
 * @retval None
 */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure) {
 800b168:	b480      	push	{r7}
 800b16a:	b085      	sub	sp, #20
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	6078      	str	r0, [r7, #4]
 800b170:	6039      	str	r1, [r7, #0]
	uint32_t tmpcr1 = 0;
 800b172:	2300      	movs	r3, #0
 800b174:	60fb      	str	r3, [r7, #12]
	tmpcr1 = TIMx->CR1;
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	60fb      	str	r3, [r7, #12]

	/* Set TIM Time Base Unit parameters ---------------------------------------*/
	if (IS_TIM_CC3_INSTANCE(TIMx) != RESET) {
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	4a43      	ldr	r2, [pc, #268]	; (800b28c <TIM_Base_SetConfig+0x124>)
 800b180:	4293      	cmp	r3, r2
 800b182:	d013      	beq.n	800b1ac <TIM_Base_SetConfig+0x44>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b18a:	d00f      	beq.n	800b1ac <TIM_Base_SetConfig+0x44>
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	4a40      	ldr	r2, [pc, #256]	; (800b290 <TIM_Base_SetConfig+0x128>)
 800b190:	4293      	cmp	r3, r2
 800b192:	d00b      	beq.n	800b1ac <TIM_Base_SetConfig+0x44>
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	4a3f      	ldr	r2, [pc, #252]	; (800b294 <TIM_Base_SetConfig+0x12c>)
 800b198:	4293      	cmp	r3, r2
 800b19a:	d007      	beq.n	800b1ac <TIM_Base_SetConfig+0x44>
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	4a3e      	ldr	r2, [pc, #248]	; (800b298 <TIM_Base_SetConfig+0x130>)
 800b1a0:	4293      	cmp	r3, r2
 800b1a2:	d003      	beq.n	800b1ac <TIM_Base_SetConfig+0x44>
 800b1a4:	687b      	ldr	r3, [r7, #4]
 800b1a6:	4a3d      	ldr	r2, [pc, #244]	; (800b29c <TIM_Base_SetConfig+0x134>)
 800b1a8:	4293      	cmp	r3, r2
 800b1aa:	d101      	bne.n	800b1b0 <TIM_Base_SetConfig+0x48>
 800b1ac:	2301      	movs	r3, #1
 800b1ae:	e000      	b.n	800b1b2 <TIM_Base_SetConfig+0x4a>
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d008      	beq.n	800b1c8 <TIM_Base_SetConfig+0x60>
		/* Select the Counter Mode */
		tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800b1b6:	68fb      	ldr	r3, [r7, #12]
 800b1b8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800b1bc:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= Structure->CounterMode;
 800b1be:	683b      	ldr	r3, [r7, #0]
 800b1c0:	685b      	ldr	r3, [r3, #4]
 800b1c2:	68fa      	ldr	r2, [r7, #12]
 800b1c4:	4313      	orrs	r3, r2
 800b1c6:	60fb      	str	r3, [r7, #12]
	}

	if (IS_TIM_CC1_INSTANCE(TIMx) != RESET) {
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	4a30      	ldr	r2, [pc, #192]	; (800b28c <TIM_Base_SetConfig+0x124>)
 800b1cc:	4293      	cmp	r3, r2
 800b1ce:	d02b      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b1d6:	d027      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	4a2d      	ldr	r2, [pc, #180]	; (800b290 <TIM_Base_SetConfig+0x128>)
 800b1dc:	4293      	cmp	r3, r2
 800b1de:	d023      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	4a2c      	ldr	r2, [pc, #176]	; (800b294 <TIM_Base_SetConfig+0x12c>)
 800b1e4:	4293      	cmp	r3, r2
 800b1e6:	d01f      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	4a2b      	ldr	r2, [pc, #172]	; (800b298 <TIM_Base_SetConfig+0x130>)
 800b1ec:	4293      	cmp	r3, r2
 800b1ee:	d01b      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	4a2a      	ldr	r2, [pc, #168]	; (800b29c <TIM_Base_SetConfig+0x134>)
 800b1f4:	4293      	cmp	r3, r2
 800b1f6:	d017      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	4a29      	ldr	r2, [pc, #164]	; (800b2a0 <TIM_Base_SetConfig+0x138>)
 800b1fc:	4293      	cmp	r3, r2
 800b1fe:	d013      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	4a28      	ldr	r2, [pc, #160]	; (800b2a4 <TIM_Base_SetConfig+0x13c>)
 800b204:	4293      	cmp	r3, r2
 800b206:	d00f      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b208:	687b      	ldr	r3, [r7, #4]
 800b20a:	4a27      	ldr	r2, [pc, #156]	; (800b2a8 <TIM_Base_SetConfig+0x140>)
 800b20c:	4293      	cmp	r3, r2
 800b20e:	d00b      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	4a26      	ldr	r2, [pc, #152]	; (800b2ac <TIM_Base_SetConfig+0x144>)
 800b214:	4293      	cmp	r3, r2
 800b216:	d007      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	4a25      	ldr	r2, [pc, #148]	; (800b2b0 <TIM_Base_SetConfig+0x148>)
 800b21c:	4293      	cmp	r3, r2
 800b21e:	d003      	beq.n	800b228 <TIM_Base_SetConfig+0xc0>
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	4a24      	ldr	r2, [pc, #144]	; (800b2b4 <TIM_Base_SetConfig+0x14c>)
 800b224:	4293      	cmp	r3, r2
 800b226:	d101      	bne.n	800b22c <TIM_Base_SetConfig+0xc4>
 800b228:	2301      	movs	r3, #1
 800b22a:	e000      	b.n	800b22e <TIM_Base_SetConfig+0xc6>
 800b22c:	2300      	movs	r3, #0
 800b22e:	2b00      	cmp	r3, #0
 800b230:	d008      	beq.n	800b244 <TIM_Base_SetConfig+0xdc>
		/* Set the clock division */
		tmpcr1 &= ~TIM_CR1_CKD;
 800b232:	68fb      	ldr	r3, [r7, #12]
 800b234:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b238:	60fb      	str	r3, [r7, #12]
		tmpcr1 |= (uint32_t) Structure->ClockDivision;
 800b23a:	683b      	ldr	r3, [r7, #0]
 800b23c:	68db      	ldr	r3, [r3, #12]
 800b23e:	68fa      	ldr	r2, [r7, #12]
 800b240:	4313      	orrs	r3, r2
 800b242:	60fb      	str	r3, [r7, #12]
	}

	TIMx->CR1 = tmpcr1;
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	68fa      	ldr	r2, [r7, #12]
 800b248:	601a      	str	r2, [r3, #0]

	/* Set the Auto-reload value */
	TIMx->ARR = (uint32_t) Structure->Period;
 800b24a:	683b      	ldr	r3, [r7, #0]
 800b24c:	689a      	ldr	r2, [r3, #8]
 800b24e:	687b      	ldr	r3, [r7, #4]
 800b250:	62da      	str	r2, [r3, #44]	; 0x2c

	/* Set the Prescaler value */
	TIMx->PSC = (uint32_t) Structure->Prescaler;
 800b252:	683b      	ldr	r3, [r7, #0]
 800b254:	681a      	ldr	r2, [r3, #0]
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	629a      	str	r2, [r3, #40]	; 0x28

	if (IS_TIM_ADVANCED_INSTANCE(TIMx) != RESET) {
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	4a0b      	ldr	r2, [pc, #44]	; (800b28c <TIM_Base_SetConfig+0x124>)
 800b25e:	4293      	cmp	r3, r2
 800b260:	d003      	beq.n	800b26a <TIM_Base_SetConfig+0x102>
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	4a0d      	ldr	r2, [pc, #52]	; (800b29c <TIM_Base_SetConfig+0x134>)
 800b266:	4293      	cmp	r3, r2
 800b268:	d101      	bne.n	800b26e <TIM_Base_SetConfig+0x106>
 800b26a:	2301      	movs	r3, #1
 800b26c:	e000      	b.n	800b270 <TIM_Base_SetConfig+0x108>
 800b26e:	2300      	movs	r3, #0
 800b270:	2b00      	cmp	r3, #0
 800b272:	d003      	beq.n	800b27c <TIM_Base_SetConfig+0x114>
		/* Set the Repetition Counter value */
		TIMx->RCR = Structure->RepetitionCounter;
 800b274:	683b      	ldr	r3, [r7, #0]
 800b276:	691a      	ldr	r2, [r3, #16]
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	631a      	str	r2, [r3, #48]	; 0x30
	}

	/* Generate an update event to reload the Prescaler 
	 and the repetition counter(only for TIM1 and TIM8) value immediately */
	TIMx->EGR = TIM_EGR_UG;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2201      	movs	r2, #1
 800b280:	615a      	str	r2, [r3, #20]
}
 800b282:	bf00      	nop
 800b284:	3714      	adds	r7, #20
 800b286:	46bd      	mov	sp, r7
 800b288:	bc80      	pop	{r7}
 800b28a:	4770      	bx	lr
 800b28c:	40010000 	.word	0x40010000
 800b290:	40000400 	.word	0x40000400
 800b294:	40000800 	.word	0x40000800
 800b298:	40000c00 	.word	0x40000c00
 800b29c:	40010400 	.word	0x40010400
 800b2a0:	40014000 	.word	0x40014000
 800b2a4:	40014400 	.word	0x40014400
 800b2a8:	40014800 	.word	0x40014800
 800b2ac:	40001800 	.word	0x40001800
 800b2b0:	40001c00 	.word	0x40001c00
 800b2b4:	40002000 	.word	0x40002000

0800b2b8 <HAL_UART_Init>:
 *         the UART_InitTypeDef and create the associated handle.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart) {
 800b2b8:	b580      	push	{r7, lr}
 800b2ba:	b082      	sub	sp, #8
 800b2bc:	af00      	add	r7, sp, #0
 800b2be:	6078      	str	r0, [r7, #4]
	/* Check the UART handle allocation */
	if (huart == NULL) {
 800b2c0:	687b      	ldr	r3, [r7, #4]
 800b2c2:	2b00      	cmp	r3, #0
 800b2c4:	d101      	bne.n	800b2ca <HAL_UART_Init+0x12>
		return HAL_ERROR;
 800b2c6:	2301      	movs	r3, #1
 800b2c8:	e03b      	b.n	800b342 <HAL_UART_Init+0x8a>
		assert_param(IS_UART_INSTANCE(huart->Instance));
	}
	assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
	assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

	if (huart->State == HAL_UART_STATE_RESET) {
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b2d0:	b2db      	uxtb	r3, r3
 800b2d2:	2b00      	cmp	r3, #0
 800b2d4:	d106      	bne.n	800b2e4 <HAL_UART_Init+0x2c>
		/* Allocate lock resource and initialize it */
		huart->Lock = HAL_UNLOCKED;
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	2200      	movs	r2, #0
 800b2da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		/* Init the low level hardware */
		HAL_UART_MspInit(huart);
 800b2de:	6878      	ldr	r0, [r7, #4]
 800b2e0:	f7f7 f9ee 	bl	80026c0 <HAL_UART_MspInit>
	}

	huart->State = HAL_UART_STATE_BUSY;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	2202      	movs	r2, #2
 800b2e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	/* Disable the peripheral */
	__HAL_UART_DISABLE(huart);
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	681b      	ldr	r3, [r3, #0]
 800b2f0:	68da      	ldr	r2, [r3, #12]
 800b2f2:	687b      	ldr	r3, [r7, #4]
 800b2f4:	681b      	ldr	r3, [r3, #0]
 800b2f6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b2fa:	60da      	str	r2, [r3, #12]

	/* Set the UART Communication parameters */
	UART_SetConfig(huart);
 800b2fc:	6878      	ldr	r0, [r7, #4]
 800b2fe:	f000 fb21 	bl	800b944 <UART_SetConfig>

	/* In asynchronous mode, the following bits must be kept cleared: 
	 - LINEN and CLKEN bits in the USART_CR2 register,
	 - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
	huart->Instance->CR2 &= ~(USART_CR2_LINEN | USART_CR2_CLKEN);
 800b302:	687b      	ldr	r3, [r7, #4]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	691a      	ldr	r2, [r3, #16]
 800b308:	687b      	ldr	r3, [r7, #4]
 800b30a:	681b      	ldr	r3, [r3, #0]
 800b30c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800b310:	611a      	str	r2, [r3, #16]
	huart->Instance->CR3 &=
 800b312:	687b      	ldr	r3, [r7, #4]
 800b314:	681b      	ldr	r3, [r3, #0]
 800b316:	695a      	ldr	r2, [r3, #20]
 800b318:	687b      	ldr	r3, [r7, #4]
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800b320:	615a      	str	r2, [r3, #20]
			~(USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN);

	/* Enable the peripheral */
	__HAL_UART_ENABLE(huart);
 800b322:	687b      	ldr	r3, [r7, #4]
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	68da      	ldr	r2, [r3, #12]
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	681b      	ldr	r3, [r3, #0]
 800b32c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b330:	60da      	str	r2, [r3, #12]

	/* Initialize the UART state */
	huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b332:	687b      	ldr	r3, [r7, #4]
 800b334:	2200      	movs	r2, #0
 800b336:	63da      	str	r2, [r3, #60]	; 0x3c
	huart->State = HAL_UART_STATE_READY;
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	2201      	movs	r2, #1
 800b33c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

	return HAL_OK;
 800b340:	2300      	movs	r3, #0
}
 800b342:	4618      	mov	r0, r3
 800b344:	3708      	adds	r7, #8
 800b346:	46bd      	mov	sp, r7
 800b348:	bd80      	pop	{r7, pc}

0800b34a <HAL_UART_Transmit_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be sent
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart,
		uint8_t *pData, uint16_t Size) {
 800b34a:	b480      	push	{r7}
 800b34c:	b087      	sub	sp, #28
 800b34e:	af00      	add	r7, sp, #0
 800b350:	60f8      	str	r0, [r7, #12]
 800b352:	60b9      	str	r1, [r7, #8]
 800b354:	4613      	mov	r3, r2
 800b356:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b358:	2300      	movs	r3, #0
 800b35a:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b362:	b2db      	uxtb	r3, r3
 800b364:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_RX)) {
 800b366:	697b      	ldr	r3, [r7, #20]
 800b368:	2b01      	cmp	r3, #1
 800b36a:	d002      	beq.n	800b372 <HAL_UART_Transmit_IT+0x28>
 800b36c:	697b      	ldr	r3, [r7, #20]
 800b36e:	2b22      	cmp	r3, #34	; 0x22
 800b370:	d14b      	bne.n	800b40a <HAL_UART_Transmit_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b372:	68bb      	ldr	r3, [r7, #8]
 800b374:	2b00      	cmp	r3, #0
 800b376:	d002      	beq.n	800b37e <HAL_UART_Transmit_IT+0x34>
 800b378:	88fb      	ldrh	r3, [r7, #6]
 800b37a:	2b00      	cmp	r3, #0
 800b37c:	d101      	bne.n	800b382 <HAL_UART_Transmit_IT+0x38>
			return HAL_ERROR;
 800b37e:	2301      	movs	r3, #1
 800b380:	e044      	b.n	800b40c <HAL_UART_Transmit_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b382:	68fb      	ldr	r3, [r7, #12]
 800b384:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b388:	2b01      	cmp	r3, #1
 800b38a:	d101      	bne.n	800b390 <HAL_UART_Transmit_IT+0x46>
 800b38c:	2302      	movs	r3, #2
 800b38e:	e03d      	b.n	800b40c <HAL_UART_Transmit_IT+0xc2>
 800b390:	68fb      	ldr	r3, [r7, #12]
 800b392:	2201      	movs	r2, #1
 800b394:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pTxBuffPtr = pData;
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	68ba      	ldr	r2, [r7, #8]
 800b39c:	621a      	str	r2, [r3, #32]
		huart->TxXferSize = Size;
 800b39e:	68fb      	ldr	r3, [r7, #12]
 800b3a0:	88fa      	ldrh	r2, [r7, #6]
 800b3a2:	849a      	strh	r2, [r3, #36]	; 0x24
		huart->TxXferCount = Size;
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	88fa      	ldrh	r2, [r7, #6]
 800b3a8:	84da      	strh	r2, [r3, #38]	; 0x26

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3aa:	68fb      	ldr	r3, [r7, #12]
 800b3ac:	2200      	movs	r2, #0
 800b3ae:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a receive process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_RX) {
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b3b6:	b2db      	uxtb	r3, r3
 800b3b8:	2b22      	cmp	r3, #34	; 0x22
 800b3ba:	d104      	bne.n	800b3c6 <HAL_UART_Transmit_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	2232      	movs	r2, #50	; 0x32
 800b3c0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b3c4:	e003      	b.n	800b3ce <HAL_UART_Transmit_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_TX;
 800b3c6:	68fb      	ldr	r3, [r7, #12]
 800b3c8:	2212      	movs	r2, #18
 800b3ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	68da      	ldr	r2, [r3, #12]
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	681b      	ldr	r3, [r3, #0]
 800b3d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b3dc:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	695a      	ldr	r2, [r3, #20]
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	f042 0201 	orr.w	r2, r2, #1
 800b3ec:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Transmit data register empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	68da      	ldr	r2, [r3, #12]
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800b404:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b406:	2300      	movs	r3, #0
 800b408:	e000      	b.n	800b40c <HAL_UART_Transmit_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b40a:	2302      	movs	r3, #2
	}
}
 800b40c:	4618      	mov	r0, r3
 800b40e:	371c      	adds	r7, #28
 800b410:	46bd      	mov	sp, r7
 800b412:	bc80      	pop	{r7}
 800b414:	4770      	bx	lr

0800b416 <HAL_UART_Receive_IT>:
 * @param  pData: Pointer to data buffer
 * @param  Size: Amount of data to be received
 * @retval HAL status
 */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData,
		uint16_t Size) {
 800b416:	b480      	push	{r7}
 800b418:	b087      	sub	sp, #28
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	60f8      	str	r0, [r7, #12]
 800b41e:	60b9      	str	r1, [r7, #8]
 800b420:	4613      	mov	r3, r2
 800b422:	80fb      	strh	r3, [r7, #6]
	uint32_t tmp = 0;
 800b424:	2300      	movs	r3, #0
 800b426:	617b      	str	r3, [r7, #20]

	tmp = huart->State;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b42e:	b2db      	uxtb	r3, r3
 800b430:	617b      	str	r3, [r7, #20]
	if ((tmp == HAL_UART_STATE_READY) || (tmp == HAL_UART_STATE_BUSY_TX)) {
 800b432:	697b      	ldr	r3, [r7, #20]
 800b434:	2b01      	cmp	r3, #1
 800b436:	d002      	beq.n	800b43e <HAL_UART_Receive_IT+0x28>
 800b438:	697b      	ldr	r3, [r7, #20]
 800b43a:	2b12      	cmp	r3, #18
 800b43c:	d14b      	bne.n	800b4d6 <HAL_UART_Receive_IT+0xc0>
		if ((pData == NULL) || (Size == 0)) {
 800b43e:	68bb      	ldr	r3, [r7, #8]
 800b440:	2b00      	cmp	r3, #0
 800b442:	d002      	beq.n	800b44a <HAL_UART_Receive_IT+0x34>
 800b444:	88fb      	ldrh	r3, [r7, #6]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d101      	bne.n	800b44e <HAL_UART_Receive_IT+0x38>
			return HAL_ERROR;
 800b44a:	2301      	movs	r3, #1
 800b44c:	e044      	b.n	800b4d8 <HAL_UART_Receive_IT+0xc2>
		}

		/* Process Locked */
		__HAL_LOCK(huart);
 800b44e:	68fb      	ldr	r3, [r7, #12]
 800b450:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b454:	2b01      	cmp	r3, #1
 800b456:	d101      	bne.n	800b45c <HAL_UART_Receive_IT+0x46>
 800b458:	2302      	movs	r3, #2
 800b45a:	e03d      	b.n	800b4d8 <HAL_UART_Receive_IT+0xc2>
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	2201      	movs	r2, #1
 800b460:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		huart->pRxBuffPtr = pData;
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	68ba      	ldr	r2, [r7, #8]
 800b468:	629a      	str	r2, [r3, #40]	; 0x28
		huart->RxXferSize = Size;
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	88fa      	ldrh	r2, [r7, #6]
 800b46e:	859a      	strh	r2, [r3, #44]	; 0x2c
		huart->RxXferCount = Size;
 800b470:	68fb      	ldr	r3, [r7, #12]
 800b472:	88fa      	ldrh	r2, [r7, #6]
 800b474:	85da      	strh	r2, [r3, #46]	; 0x2e

		huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b476:	68fb      	ldr	r3, [r7, #12]
 800b478:	2200      	movs	r2, #0
 800b47a:	63da      	str	r2, [r3, #60]	; 0x3c
		/* Check if a transmit process is ongoing or not */
		if (huart->State == HAL_UART_STATE_BUSY_TX) {
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b482:	b2db      	uxtb	r3, r3
 800b484:	2b12      	cmp	r3, #18
 800b486:	d104      	bne.n	800b492 <HAL_UART_Receive_IT+0x7c>
			huart->State = HAL_UART_STATE_BUSY_TX_RX;
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	2232      	movs	r2, #50	; 0x32
 800b48c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b490:	e003      	b.n	800b49a <HAL_UART_Receive_IT+0x84>
		} else {
			huart->State = HAL_UART_STATE_BUSY_RX;
 800b492:	68fb      	ldr	r3, [r7, #12]
 800b494:	2222      	movs	r2, #34	; 0x22
 800b496:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
		}

		/* Enable the UART Parity Error Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b49a:	68fb      	ldr	r3, [r7, #12]
 800b49c:	681b      	ldr	r3, [r3, #0]
 800b49e:	68da      	ldr	r2, [r3, #12]
 800b4a0:	68fb      	ldr	r3, [r7, #12]
 800b4a2:	681b      	ldr	r3, [r3, #0]
 800b4a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b4a8:	60da      	str	r2, [r3, #12]

		/* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	695a      	ldr	r2, [r3, #20]
 800b4b0:	68fb      	ldr	r3, [r7, #12]
 800b4b2:	681b      	ldr	r3, [r3, #0]
 800b4b4:	f042 0201 	orr.w	r2, r2, #1
 800b4b8:	615a      	str	r2, [r3, #20]

		/* Process Unlocked */
		__HAL_UNLOCK(huart);
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	2200      	movs	r2, #0
 800b4be:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

		/* Enable the UART Data Register not empty Interrupt */
		__HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b4c2:	68fb      	ldr	r3, [r7, #12]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	68da      	ldr	r2, [r3, #12]
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	681b      	ldr	r3, [r3, #0]
 800b4cc:	f042 0220 	orr.w	r2, r2, #32
 800b4d0:	60da      	str	r2, [r3, #12]

		return HAL_OK;
 800b4d2:	2300      	movs	r3, #0
 800b4d4:	e000      	b.n	800b4d8 <HAL_UART_Receive_IT+0xc2>
	} else {
		return HAL_BUSY;
 800b4d6:	2302      	movs	r3, #2
	}
}
 800b4d8:	4618      	mov	r0, r3
 800b4da:	371c      	adds	r7, #28
 800b4dc:	46bd      	mov	sp, r7
 800b4de:	bc80      	pop	{r7}
 800b4e0:	4770      	bx	lr

0800b4e2 <HAL_UART_IRQHandler>:
 * @brief  This function handles UART interrupt request.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart) {
 800b4e2:	b580      	push	{r7, lr}
 800b4e4:	b088      	sub	sp, #32
 800b4e6:	af00      	add	r7, sp, #0
 800b4e8:	6078      	str	r0, [r7, #4]
	uint32_t tmp1 = 0, tmp2 = 0;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	61fb      	str	r3, [r7, #28]
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	61bb      	str	r3, [r7, #24]

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	681b      	ldr	r3, [r3, #0]
 800b4f8:	f003 0301 	and.w	r3, r3, #1
 800b4fc:	2b01      	cmp	r3, #1
 800b4fe:	bf0c      	ite	eq
 800b500:	2301      	moveq	r3, #1
 800b502:	2300      	movne	r3, #0
 800b504:	b2db      	uxtb	r3, r3
 800b506:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);
 800b508:	687b      	ldr	r3, [r7, #4]
 800b50a:	681b      	ldr	r3, [r3, #0]
 800b50c:	68db      	ldr	r3, [r3, #12]
 800b50e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b512:	61bb      	str	r3, [r7, #24]
	/* UART parity error interrupt occurred ------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b514:	69fb      	ldr	r3, [r7, #28]
 800b516:	2b00      	cmp	r3, #0
 800b518:	d011      	beq.n	800b53e <HAL_UART_IRQHandler+0x5c>
 800b51a:	69bb      	ldr	r3, [r7, #24]
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	d00e      	beq.n	800b53e <HAL_UART_IRQHandler+0x5c>
		__HAL_UART_CLEAR_PEFLAG(huart);
 800b520:	687b      	ldr	r3, [r7, #4]
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	681b      	ldr	r3, [r3, #0]
 800b526:	617b      	str	r3, [r7, #20]
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	685b      	ldr	r3, [r3, #4]
 800b52e:	617b      	str	r3, [r7, #20]
 800b530:	697b      	ldr	r3, [r7, #20]

		huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b536:	f043 0201 	orr.w	r2, r3, #1
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	681b      	ldr	r3, [r3, #0]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	f003 0302 	and.w	r3, r3, #2
 800b548:	2b02      	cmp	r3, #2
 800b54a:	bf0c      	ite	eq
 800b54c:	2301      	moveq	r3, #1
 800b54e:	2300      	movne	r3, #0
 800b550:	b2db      	uxtb	r3, r3
 800b552:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	681b      	ldr	r3, [r3, #0]
 800b558:	695b      	ldr	r3, [r3, #20]
 800b55a:	f003 0301 	and.w	r3, r3, #1
 800b55e:	61bb      	str	r3, [r7, #24]
	/* UART frame error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b560:	69fb      	ldr	r3, [r7, #28]
 800b562:	2b00      	cmp	r3, #0
 800b564:	d011      	beq.n	800b58a <HAL_UART_IRQHandler+0xa8>
 800b566:	69bb      	ldr	r3, [r7, #24]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	d00e      	beq.n	800b58a <HAL_UART_IRQHandler+0xa8>
		__HAL_UART_CLEAR_FEFLAG(huart);
 800b56c:	687b      	ldr	r3, [r7, #4]
 800b56e:	681b      	ldr	r3, [r3, #0]
 800b570:	681b      	ldr	r3, [r3, #0]
 800b572:	613b      	str	r3, [r7, #16]
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	685b      	ldr	r3, [r3, #4]
 800b57a:	613b      	str	r3, [r7, #16]
 800b57c:	693b      	ldr	r3, [r7, #16]

		huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b582:	f043 0204 	orr.w	r2, r3, #4
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	681b      	ldr	r3, [r3, #0]
 800b590:	f003 0304 	and.w	r3, r3, #4
 800b594:	2b04      	cmp	r3, #4
 800b596:	bf0c      	ite	eq
 800b598:	2301      	moveq	r3, #1
 800b59a:	2300      	movne	r3, #0
 800b59c:	b2db      	uxtb	r3, r3
 800b59e:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	695b      	ldr	r3, [r3, #20]
 800b5a6:	f003 0301 	and.w	r3, r3, #1
 800b5aa:	61bb      	str	r3, [r7, #24]
	/* UART noise error interrupt occurred -------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b5ac:	69fb      	ldr	r3, [r7, #28]
 800b5ae:	2b00      	cmp	r3, #0
 800b5b0:	d011      	beq.n	800b5d6 <HAL_UART_IRQHandler+0xf4>
 800b5b2:	69bb      	ldr	r3, [r7, #24]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d00e      	beq.n	800b5d6 <HAL_UART_IRQHandler+0xf4>
		__HAL_UART_CLEAR_NEFLAG(huart);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	60fb      	str	r3, [r7, #12]
 800b5c0:	687b      	ldr	r3, [r7, #4]
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	685b      	ldr	r3, [r3, #4]
 800b5c6:	60fb      	str	r3, [r7, #12]
 800b5c8:	68fb      	ldr	r3, [r7, #12]

		huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b5ce:	f043 0202 	orr.w	r2, r3, #2
 800b5d2:	687b      	ldr	r3, [r7, #4]
 800b5d4:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	681b      	ldr	r3, [r3, #0]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	f003 0308 	and.w	r3, r3, #8
 800b5e0:	2b08      	cmp	r3, #8
 800b5e2:	bf0c      	ite	eq
 800b5e4:	2301      	moveq	r3, #1
 800b5e6:	2300      	movne	r3, #0
 800b5e8:	b2db      	uxtb	r3, r3
 800b5ea:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 800b5ec:	687b      	ldr	r3, [r7, #4]
 800b5ee:	681b      	ldr	r3, [r3, #0]
 800b5f0:	695b      	ldr	r3, [r3, #20]
 800b5f2:	f003 0301 	and.w	r3, r3, #1
 800b5f6:	61bb      	str	r3, [r7, #24]
	/* UART Over-Run interrupt occurred ----------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b5f8:	69fb      	ldr	r3, [r7, #28]
 800b5fa:	2b00      	cmp	r3, #0
 800b5fc:	d011      	beq.n	800b622 <HAL_UART_IRQHandler+0x140>
 800b5fe:	69bb      	ldr	r3, [r7, #24]
 800b600:	2b00      	cmp	r3, #0
 800b602:	d00e      	beq.n	800b622 <HAL_UART_IRQHandler+0x140>
		__HAL_UART_CLEAR_OREFLAG(huart);
 800b604:	687b      	ldr	r3, [r7, #4]
 800b606:	681b      	ldr	r3, [r3, #0]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	60bb      	str	r3, [r7, #8]
 800b60c:	687b      	ldr	r3, [r7, #4]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	685b      	ldr	r3, [r3, #4]
 800b612:	60bb      	str	r3, [r7, #8]
 800b614:	68bb      	ldr	r3, [r7, #8]

		huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b61a:	f043 0208 	orr.w	r2, r3, #8
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	63da      	str	r2, [r3, #60]	; 0x3c
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	681b      	ldr	r3, [r3, #0]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	f003 0320 	and.w	r3, r3, #32
 800b62c:	2b20      	cmp	r3, #32
 800b62e:	bf0c      	ite	eq
 800b630:	2301      	moveq	r3, #1
 800b632:	2300      	movne	r3, #0
 800b634:	b2db      	uxtb	r3, r3
 800b636:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	68db      	ldr	r3, [r3, #12]
 800b63e:	f003 0320 	and.w	r3, r3, #32
 800b642:	61bb      	str	r3, [r7, #24]
	/* UART in mode Receiver ---------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b644:	69fb      	ldr	r3, [r7, #28]
 800b646:	2b00      	cmp	r3, #0
 800b648:	d005      	beq.n	800b656 <HAL_UART_IRQHandler+0x174>
 800b64a:	69bb      	ldr	r3, [r7, #24]
 800b64c:	2b00      	cmp	r3, #0
 800b64e:	d002      	beq.n	800b656 <HAL_UART_IRQHandler+0x174>
		UART_Receive_IT(huart);
 800b650:	6878      	ldr	r0, [r7, #4]
 800b652:	f000 f8e4 	bl	800b81e <UART_Receive_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 800b656:	687b      	ldr	r3, [r7, #4]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b660:	2b80      	cmp	r3, #128	; 0x80
 800b662:	bf0c      	ite	eq
 800b664:	2301      	moveq	r3, #1
 800b666:	2300      	movne	r3, #0
 800b668:	b2db      	uxtb	r3, r3
 800b66a:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	681b      	ldr	r3, [r3, #0]
 800b670:	68db      	ldr	r3, [r3, #12]
 800b672:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b676:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter ------------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b678:	69fb      	ldr	r3, [r7, #28]
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d005      	beq.n	800b68a <HAL_UART_IRQHandler+0x1a8>
 800b67e:	69bb      	ldr	r3, [r7, #24]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d002      	beq.n	800b68a <HAL_UART_IRQHandler+0x1a8>
		UART_Transmit_IT(huart);
 800b684:	6878      	ldr	r0, [r7, #4]
 800b686:	f000 f83b 	bl	800b700 <UART_Transmit_IT>
	}

	tmp1 = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b694:	2b40      	cmp	r3, #64	; 0x40
 800b696:	bf0c      	ite	eq
 800b698:	2301      	moveq	r3, #1
 800b69a:	2300      	movne	r3, #0
 800b69c:	b2db      	uxtb	r3, r3
 800b69e:	61fb      	str	r3, [r7, #28]
	tmp2 = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	68db      	ldr	r3, [r3, #12]
 800b6a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b6aa:	61bb      	str	r3, [r7, #24]
	/* UART in mode Transmitter end --------------------------------------------*/
	if ((tmp1 != RESET) && (tmp2 != RESET)) {
 800b6ac:	69fb      	ldr	r3, [r7, #28]
 800b6ae:	2b00      	cmp	r3, #0
 800b6b0:	d005      	beq.n	800b6be <HAL_UART_IRQHandler+0x1dc>
 800b6b2:	69bb      	ldr	r3, [r7, #24]
 800b6b4:	2b00      	cmp	r3, #0
 800b6b6:	d002      	beq.n	800b6be <HAL_UART_IRQHandler+0x1dc>
		UART_EndTransmit_IT(huart);
 800b6b8:	6878      	ldr	r0, [r7, #4]
 800b6ba:	f000 f87d 	bl	800b7b8 <UART_EndTransmit_IT>
	}

	if (huart->ErrorCode != HAL_UART_ERROR_NONE) {
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b6c2:	2b00      	cmp	r3, #0
 800b6c4:	d006      	beq.n	800b6d4 <HAL_UART_IRQHandler+0x1f2>
		/* Set the UART state ready to be able to start again the process */
		huart->State = HAL_UART_STATE_READY;
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

		HAL_UART_ErrorCallback(huart);
 800b6ce:	6878      	ldr	r0, [r7, #4]
 800b6d0:	f000 f80d 	bl	800b6ee <HAL_UART_ErrorCallback>
	}
}
 800b6d4:	bf00      	nop
 800b6d6:	3720      	adds	r7, #32
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <HAL_UART_TxCpltCallback>:
 * @brief  Tx Transfer completed callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 800b6dc:	b480      	push	{r7}
 800b6de:	b083      	sub	sp, #12
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_TxCpltCallback could be implemented in the user file
	 */
}
 800b6e4:	bf00      	nop
 800b6e6:	370c      	adds	r7, #12
 800b6e8:	46bd      	mov	sp, r7
 800b6ea:	bc80      	pop	{r7}
 800b6ec:	4770      	bx	lr

0800b6ee <HAL_UART_ErrorCallback>:
 * @brief  UART error callbacks.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 800b6ee:	b480      	push	{r7}
 800b6f0:	b083      	sub	sp, #12
 800b6f2:	af00      	add	r7, sp, #0
 800b6f4:	6078      	str	r0, [r7, #4]
	/* NOTE: This function Should not be modified, when the callback is needed,
	 the HAL_UART_ErrorCallback could be implemented in the user file
	 */
}
 800b6f6:	bf00      	nop
 800b6f8:	370c      	adds	r7, #12
 800b6fa:	46bd      	mov	sp, r7
 800b6fc:	bc80      	pop	{r7}
 800b6fe:	4770      	bx	lr

0800b700 <UART_Transmit_IT>:
 * @brief  Sends an amount of data in non blocking mode.
 * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart) {
 800b700:	b480      	push	{r7}
 800b702:	b085      	sub	sp, #20
 800b704:	af00      	add	r7, sp, #0
 800b706:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b708:	2300      	movs	r3, #0
 800b70a:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b712:	b2db      	uxtb	r3, r3
 800b714:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_TX)
 800b716:	68fb      	ldr	r3, [r7, #12]
 800b718:	2b12      	cmp	r3, #18
 800b71a:	d002      	beq.n	800b722 <UART_Transmit_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	2b32      	cmp	r3, #50	; 0x32
 800b720:	d144      	bne.n	800b7ac <UART_Transmit_IT+0xac>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	689b      	ldr	r3, [r3, #8]
 800b726:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b72a:	d11a      	bne.n	800b762 <UART_Transmit_IT+0x62>
			tmp = (uint16_t*) huart->pTxBuffPtr;
 800b72c:	687b      	ldr	r3, [r7, #4]
 800b72e:	6a1b      	ldr	r3, [r3, #32]
 800b730:	60bb      	str	r3, [r7, #8]
			huart->Instance->DR = (uint16_t) (*tmp & (uint16_t) 0x01FF);
 800b732:	68bb      	ldr	r3, [r7, #8]
 800b734:	881b      	ldrh	r3, [r3, #0]
 800b736:	461a      	mov	r2, r3
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	681b      	ldr	r3, [r3, #0]
 800b73c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b740:	605a      	str	r2, [r3, #4]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	691b      	ldr	r3, [r3, #16]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d105      	bne.n	800b756 <UART_Transmit_IT+0x56>
				huart->pTxBuffPtr += 2;
 800b74a:	687b      	ldr	r3, [r7, #4]
 800b74c:	6a1b      	ldr	r3, [r3, #32]
 800b74e:	1c9a      	adds	r2, r3, #2
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	621a      	str	r2, [r3, #32]
 800b754:	e00e      	b.n	800b774 <UART_Transmit_IT+0x74>
			} else {
				huart->pTxBuffPtr += 1;
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	6a1b      	ldr	r3, [r3, #32]
 800b75a:	1c5a      	adds	r2, r3, #1
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	621a      	str	r2, [r3, #32]
 800b760:	e008      	b.n	800b774 <UART_Transmit_IT+0x74>
			}
		} else {
			huart->Instance->DR = (uint8_t) (*huart->pTxBuffPtr++
 800b762:	687b      	ldr	r3, [r7, #4]
 800b764:	6a1b      	ldr	r3, [r3, #32]
 800b766:	1c59      	adds	r1, r3, #1
 800b768:	687a      	ldr	r2, [r7, #4]
 800b76a:	6211      	str	r1, [r2, #32]
 800b76c:	781a      	ldrb	r2, [r3, #0]
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	681b      	ldr	r3, [r3, #0]
 800b772:	605a      	str	r2, [r3, #4]
					& (uint8_t) 0x00FF);
		}

		if (--huart->TxXferCount == 0) {
 800b774:	687b      	ldr	r3, [r7, #4]
 800b776:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b778:	3b01      	subs	r3, #1
 800b77a:	b29a      	uxth	r2, r3
 800b77c:	687b      	ldr	r3, [r7, #4]
 800b77e:	84da      	strh	r2, [r3, #38]	; 0x26
 800b780:	687b      	ldr	r3, [r7, #4]
 800b782:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b784:	2b00      	cmp	r3, #0
 800b786:	d10f      	bne.n	800b7a8 <UART_Transmit_IT+0xa8>
			/* Disable the UART Transmit Complete Interrupt */
			__HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	681b      	ldr	r3, [r3, #0]
 800b78c:	68da      	ldr	r2, [r3, #12]
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	681b      	ldr	r3, [r3, #0]
 800b792:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b796:	60da      	str	r2, [r3, #12]

			/* Enable the UART Transmit Complete Interrupt */
			__HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b798:	687b      	ldr	r3, [r7, #4]
 800b79a:	681b      	ldr	r3, [r3, #0]
 800b79c:	68da      	ldr	r2, [r3, #12]
 800b79e:	687b      	ldr	r3, [r7, #4]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b7a6:	60da      	str	r2, [r3, #12]
		}
		return HAL_OK;
 800b7a8:	2300      	movs	r3, #0
 800b7aa:	e000      	b.n	800b7ae <UART_Transmit_IT+0xae>
	} else {
		return HAL_BUSY;
 800b7ac:	2302      	movs	r3, #2
	}
}
 800b7ae:	4618      	mov	r0, r3
 800b7b0:	3714      	adds	r7, #20
 800b7b2:	46bd      	mov	sp, r7
 800b7b4:	bc80      	pop	{r7}
 800b7b6:	4770      	bx	lr

0800b7b8 <UART_EndTransmit_IT>:
 * @brief  Wraps up transmission in non blocking mode.
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart) {
 800b7b8:	b580      	push	{r7, lr}
 800b7ba:	b082      	sub	sp, #8
 800b7bc:	af00      	add	r7, sp, #0
 800b7be:	6078      	str	r0, [r7, #4]
	/* Disable the UART Transmit Complete Interrupt */
	__HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	681b      	ldr	r3, [r3, #0]
 800b7c4:	68da      	ldr	r2, [r3, #12]
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	681b      	ldr	r3, [r3, #0]
 800b7ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b7ce:	60da      	str	r2, [r3, #12]

	/* Check if a receive process is ongoing or not */
	if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b7d6:	b2db      	uxtb	r3, r3
 800b7d8:	2b32      	cmp	r3, #50	; 0x32
 800b7da:	d104      	bne.n	800b7e6 <UART_EndTransmit_IT+0x2e>
		huart->State = HAL_UART_STATE_BUSY_RX;
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2222      	movs	r2, #34	; 0x22
 800b7e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b7e4:	e013      	b.n	800b80e <UART_EndTransmit_IT+0x56>
	} else {
		/* Disable the UART Parity Error Interrupt */
		__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	681b      	ldr	r3, [r3, #0]
 800b7ea:	68da      	ldr	r2, [r3, #12]
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	681b      	ldr	r3, [r3, #0]
 800b7f0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b7f4:	60da      	str	r2, [r3, #12]

		/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
		__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	695a      	ldr	r2, [r3, #20]
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	f022 0201 	bic.w	r2, r2, #1
 800b804:	615a      	str	r2, [r3, #20]

		huart->State = HAL_UART_STATE_READY;
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	2201      	movs	r2, #1
 800b80a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
	}

	HAL_UART_TxCpltCallback(huart);
 800b80e:	6878      	ldr	r0, [r7, #4]
 800b810:	f7ff ff64 	bl	800b6dc <HAL_UART_TxCpltCallback>

	return HAL_OK;
 800b814:	2300      	movs	r3, #0
}
 800b816:	4618      	mov	r0, r3
 800b818:	3708      	adds	r7, #8
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}

0800b81e <UART_Receive_IT>:
 * @brief  Receives an amount of data in non blocking mode 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval HAL status
 */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart) {
 800b81e:	b580      	push	{r7, lr}
 800b820:	b084      	sub	sp, #16
 800b822:	af00      	add	r7, sp, #0
 800b824:	6078      	str	r0, [r7, #4]
	uint16_t *tmp;
	uint32_t tmp1 = 0;
 800b826:	2300      	movs	r3, #0
 800b828:	60fb      	str	r3, [r7, #12]

	tmp1 = huart->State;
 800b82a:	687b      	ldr	r3, [r7, #4]
 800b82c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b830:	b2db      	uxtb	r3, r3
 800b832:	60fb      	str	r3, [r7, #12]
	if ((tmp1 == HAL_UART_STATE_BUSY_RX)
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	2b22      	cmp	r3, #34	; 0x22
 800b838:	d002      	beq.n	800b840 <UART_Receive_IT+0x22>
			|| (tmp1 == HAL_UART_STATE_BUSY_TX_RX)) {
 800b83a:	68fb      	ldr	r3, [r7, #12]
 800b83c:	2b32      	cmp	r3, #50	; 0x32
 800b83e:	d17c      	bne.n	800b93a <UART_Receive_IT+0x11c>
		if (huart->Init.WordLength == UART_WORDLENGTH_9B) {
 800b840:	687b      	ldr	r3, [r7, #4]
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b848:	d123      	bne.n	800b892 <UART_Receive_IT+0x74>
			tmp = (uint16_t*) huart->pRxBuffPtr;
 800b84a:	687b      	ldr	r3, [r7, #4]
 800b84c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b84e:	60bb      	str	r3, [r7, #8]
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b850:	687b      	ldr	r3, [r7, #4]
 800b852:	691b      	ldr	r3, [r3, #16]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d10e      	bne.n	800b876 <UART_Receive_IT+0x58>
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x01FF);
 800b858:	687b      	ldr	r3, [r7, #4]
 800b85a:	681b      	ldr	r3, [r3, #0]
 800b85c:	685b      	ldr	r3, [r3, #4]
 800b85e:	b29b      	uxth	r3, r3
 800b860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b864:	b29a      	uxth	r2, r3
 800b866:	68bb      	ldr	r3, [r7, #8]
 800b868:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 2;
 800b86a:	687b      	ldr	r3, [r7, #4]
 800b86c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b86e:	1c9a      	adds	r2, r3, #2
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	629a      	str	r2, [r3, #40]	; 0x28
 800b874:	e029      	b.n	800b8ca <UART_Receive_IT+0xac>
			} else {
				*tmp = (uint16_t) (huart->Instance->DR & (uint16_t) 0x00FF);
 800b876:	687b      	ldr	r3, [r7, #4]
 800b878:	681b      	ldr	r3, [r3, #0]
 800b87a:	685b      	ldr	r3, [r3, #4]
 800b87c:	b29b      	uxth	r3, r3
 800b87e:	b2db      	uxtb	r3, r3
 800b880:	b29a      	uxth	r2, r3
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	801a      	strh	r2, [r3, #0]
				huart->pRxBuffPtr += 1;
 800b886:	687b      	ldr	r3, [r7, #4]
 800b888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b88a:	1c5a      	adds	r2, r3, #1
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	629a      	str	r2, [r3, #40]	; 0x28
 800b890:	e01b      	b.n	800b8ca <UART_Receive_IT+0xac>
			}
		} else {
			if (huart->Init.Parity == UART_PARITY_NONE) {
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	691b      	ldr	r3, [r3, #16]
 800b896:	2b00      	cmp	r3, #0
 800b898:	d10a      	bne.n	800b8b0 <UART_Receive_IT+0x92>
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	681b      	ldr	r3, [r3, #0]
 800b89e:	6858      	ldr	r0, [r3, #4]
 800b8a0:	687b      	ldr	r3, [r7, #4]
 800b8a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8a4:	1c59      	adds	r1, r3, #1
 800b8a6:	687a      	ldr	r2, [r7, #4]
 800b8a8:	6291      	str	r1, [r2, #40]	; 0x28
 800b8aa:	b2c2      	uxtb	r2, r0
 800b8ac:	701a      	strb	r2, [r3, #0]
 800b8ae:	e00c      	b.n	800b8ca <UART_Receive_IT+0xac>
						& (uint8_t) 0x00FF);
			} else {
				*huart->pRxBuffPtr++ = (uint8_t) (huart->Instance->DR
 800b8b0:	687b      	ldr	r3, [r7, #4]
 800b8b2:	681b      	ldr	r3, [r3, #0]
 800b8b4:	685b      	ldr	r3, [r3, #4]
 800b8b6:	b2da      	uxtb	r2, r3
 800b8b8:	687b      	ldr	r3, [r7, #4]
 800b8ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b8bc:	1c58      	adds	r0, r3, #1
 800b8be:	6879      	ldr	r1, [r7, #4]
 800b8c0:	6288      	str	r0, [r1, #40]	; 0x28
 800b8c2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800b8c6:	b2d2      	uxtb	r2, r2
 800b8c8:	701a      	strb	r2, [r3, #0]
						& (uint8_t) 0x007F);
			}
		}

		if (--huart->RxXferCount == 0) {
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b8ce:	3b01      	subs	r3, #1
 800b8d0:	b29a      	uxth	r2, r3
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	85da      	strh	r2, [r3, #46]	; 0x2e
 800b8d6:	687b      	ldr	r3, [r7, #4]
 800b8d8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b8da:	2b00      	cmp	r3, #0
 800b8dc:	d12b      	bne.n	800b936 <UART_Receive_IT+0x118>
			__HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b8de:	687b      	ldr	r3, [r7, #4]
 800b8e0:	681b      	ldr	r3, [r3, #0]
 800b8e2:	68da      	ldr	r2, [r3, #12]
 800b8e4:	687b      	ldr	r3, [r7, #4]
 800b8e6:	681b      	ldr	r3, [r3, #0]
 800b8e8:	f022 0220 	bic.w	r2, r2, #32
 800b8ec:	60da      	str	r2, [r3, #12]

			/* Check if a transmit process is ongoing or not */
			if (huart->State == HAL_UART_STATE_BUSY_TX_RX) {
 800b8ee:	687b      	ldr	r3, [r7, #4]
 800b8f0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b8f4:	b2db      	uxtb	r3, r3
 800b8f6:	2b32      	cmp	r3, #50	; 0x32
 800b8f8:	d104      	bne.n	800b904 <UART_Receive_IT+0xe6>
				huart->State = HAL_UART_STATE_BUSY_TX;
 800b8fa:	687b      	ldr	r3, [r7, #4]
 800b8fc:	2212      	movs	r2, #18
 800b8fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
 800b902:	e013      	b.n	800b92c <UART_Receive_IT+0x10e>
			} else {
				/* Disable the UART Parity Error Interrupt */
				__HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b904:	687b      	ldr	r3, [r7, #4]
 800b906:	681b      	ldr	r3, [r3, #0]
 800b908:	68da      	ldr	r2, [r3, #12]
 800b90a:	687b      	ldr	r3, [r7, #4]
 800b90c:	681b      	ldr	r3, [r3, #0]
 800b90e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b912:	60da      	str	r2, [r3, #12]

				/* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
				__HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b914:	687b      	ldr	r3, [r7, #4]
 800b916:	681b      	ldr	r3, [r3, #0]
 800b918:	695a      	ldr	r2, [r3, #20]
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	f022 0201 	bic.w	r2, r2, #1
 800b922:	615a      	str	r2, [r3, #20]

				huart->State = HAL_UART_STATE_READY;
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	2201      	movs	r2, #1
 800b928:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
			}
			HAL_UART_RxCpltCallback(huart);
 800b92c:	6878      	ldr	r0, [r7, #4]
 800b92e:	f7f6 fe57 	bl	80025e0 <HAL_UART_RxCpltCallback>

			return HAL_OK;
 800b932:	2300      	movs	r3, #0
 800b934:	e002      	b.n	800b93c <UART_Receive_IT+0x11e>
		}
		return HAL_OK;
 800b936:	2300      	movs	r3, #0
 800b938:	e000      	b.n	800b93c <UART_Receive_IT+0x11e>
	} else {
		return HAL_BUSY;
 800b93a:	2302      	movs	r3, #2
	}
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	3710      	adds	r7, #16
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}

0800b944 <UART_SetConfig>:
 * @brief  Configures the UART peripheral. 
 * @param  huart: pointer to a UART_HandleTypeDef structure that contains
 *                the configuration information for the specified UART module.
 * @retval None
 */
static void UART_SetConfig(UART_HandleTypeDef *huart) {
 800b944:	b5b0      	push	{r4, r5, r7, lr}
 800b946:	b084      	sub	sp, #16
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
	uint32_t tmpreg = 0x00;
 800b94c:	2300      	movs	r3, #0
 800b94e:	60fb      	str	r3, [r7, #12]
	assert_param(IS_UART_STOPBITS(huart->Init.StopBits));
	assert_param(IS_UART_PARITY(huart->Init.Parity));
	assert_param(IS_UART_MODE(huart->Init.Mode));

	/*-------------------------- USART CR2 Configuration -----------------------*/
	tmpreg = huart->Instance->CR2;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	691b      	ldr	r3, [r3, #16]
 800b956:	60fb      	str	r3, [r7, #12]

	/* Clear STOP[13:12] bits */
	tmpreg &= (uint32_t) ~((uint32_t) USART_CR2_STOP);
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800b95e:	60fb      	str	r3, [r7, #12]

	/* Configure the UART Stop Bits: Set STOP[13:12] bits according to huart->Init.StopBits value */
	tmpreg |= (uint32_t) huart->Init.StopBits;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	68db      	ldr	r3, [r3, #12]
 800b964:	68fa      	ldr	r2, [r7, #12]
 800b966:	4313      	orrs	r3, r2
 800b968:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR2 */
	huart->Instance->CR2 = (uint32_t) tmpreg;
 800b96a:	687b      	ldr	r3, [r7, #4]
 800b96c:	681b      	ldr	r3, [r3, #0]
 800b96e:	68fa      	ldr	r2, [r7, #12]
 800b970:	611a      	str	r2, [r3, #16]

	/*-------------------------- USART CR1 Configuration -----------------------*/
	tmpreg = huart->Instance->CR1;
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	681b      	ldr	r3, [r3, #0]
 800b976:	68db      	ldr	r3, [r3, #12]
 800b978:	60fb      	str	r3, [r7, #12]

	/* Clear M, PCE, PS, TE and RE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR1_M | USART_CR1_PCE
 800b97a:	68fb      	ldr	r3, [r7, #12]
 800b97c:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800b980:	f023 030c 	bic.w	r3, r3, #12
 800b984:	60fb      	str	r3, [r7, #12]
	/* Configure the UART Word Length, Parity and mode: 
	 Set the M bits according to huart->Init.WordLength value 
	 Set PCE and PS bits according to huart->Init.Parity value
	 Set TE and RE bits according to huart->Init.Mode value
	 Set OVER8 bit according to huart->Init.OverSampling value */
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	689a      	ldr	r2, [r3, #8]
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	691b      	ldr	r3, [r3, #16]
 800b98e:	431a      	orrs	r2, r3
			| huart->Init.Mode | huart->Init.OverSampling;
 800b990:	687b      	ldr	r3, [r7, #4]
 800b992:	695b      	ldr	r3, [r3, #20]
 800b994:	431a      	orrs	r2, r3
 800b996:	687b      	ldr	r3, [r7, #4]
 800b998:	69db      	ldr	r3, [r3, #28]
 800b99a:	4313      	orrs	r3, r2
	tmpreg |= (uint32_t) huart->Init.WordLength | huart->Init.Parity
 800b99c:	68fa      	ldr	r2, [r7, #12]
 800b99e:	4313      	orrs	r3, r2
 800b9a0:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR1 */
	huart->Instance->CR1 = (uint32_t) tmpreg;
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	68fa      	ldr	r2, [r7, #12]
 800b9a8:	60da      	str	r2, [r3, #12]

	/*-------------------------- USART CR3 Configuration -----------------------*/
	tmpreg = huart->Instance->CR3;
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	695b      	ldr	r3, [r3, #20]
 800b9b0:	60fb      	str	r3, [r7, #12]

	/* Clear CTSE and RTSE bits */
	tmpreg &= (uint32_t) ~((uint32_t) (USART_CR3_RTSE | USART_CR3_CTSE));
 800b9b2:	68fb      	ldr	r3, [r7, #12]
 800b9b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800b9b8:	60fb      	str	r3, [r7, #12]

	/* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
	tmpreg |= huart->Init.HwFlowCtl;
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	699b      	ldr	r3, [r3, #24]
 800b9be:	68fa      	ldr	r2, [r7, #12]
 800b9c0:	4313      	orrs	r3, r2
 800b9c2:	60fb      	str	r3, [r7, #12]

	/* Write to USART CR3 */
	huart->Instance->CR3 = (uint32_t) tmpreg;
 800b9c4:	687b      	ldr	r3, [r7, #4]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	68fa      	ldr	r2, [r7, #12]
 800b9ca:	615a      	str	r2, [r3, #20]

	/* Check the Over Sampling */
	if (huart->Init.OverSampling == UART_OVERSAMPLING_8) {
 800b9cc:	687b      	ldr	r3, [r7, #4]
 800b9ce:	69db      	ldr	r3, [r3, #28]
 800b9d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b9d4:	f040 808c 	bne.w	800baf0 <UART_SetConfig+0x1ac>
		/*-------------------------- USART BRR Configuration ---------------------*/
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	4a8c      	ldr	r2, [pc, #560]	; (800bc10 <UART_SetConfig+0x2cc>)
 800b9de:	4293      	cmp	r3, r2
 800b9e0:	d004      	beq.n	800b9ec <UART_SetConfig+0xa8>
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	4a8b      	ldr	r2, [pc, #556]	; (800bc14 <UART_SetConfig+0x2d0>)
 800b9e8:	4293      	cmp	r3, r2
 800b9ea:	d140      	bne.n	800ba6e <UART_SetConfig+0x12a>
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK2Freq(),
 800b9ec:	f7fe fce8 	bl	800a3c0 <HAL_RCC_GetPCLK2Freq>
 800b9f0:	4602      	mov	r2, r0
 800b9f2:	4613      	mov	r3, r2
 800b9f4:	009b      	lsls	r3, r3, #2
 800b9f6:	4413      	add	r3, r2
 800b9f8:	009a      	lsls	r2, r3, #2
 800b9fa:	441a      	add	r2, r3
 800b9fc:	687b      	ldr	r3, [r7, #4]
 800b9fe:	685b      	ldr	r3, [r3, #4]
 800ba00:	005b      	lsls	r3, r3, #1
 800ba02:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba06:	4a84      	ldr	r2, [pc, #528]	; (800bc18 <UART_SetConfig+0x2d4>)
 800ba08:	fba2 2303 	umull	r2, r3, r2, r3
 800ba0c:	095b      	lsrs	r3, r3, #5
 800ba0e:	011c      	lsls	r4, r3, #4
 800ba10:	f7fe fcd6 	bl	800a3c0 <HAL_RCC_GetPCLK2Freq>
 800ba14:	4602      	mov	r2, r0
 800ba16:	4613      	mov	r3, r2
 800ba18:	009b      	lsls	r3, r3, #2
 800ba1a:	4413      	add	r3, r2
 800ba1c:	009a      	lsls	r2, r3, #2
 800ba1e:	441a      	add	r2, r3
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	685b      	ldr	r3, [r3, #4]
 800ba24:	005b      	lsls	r3, r3, #1
 800ba26:	fbb2 f5f3 	udiv	r5, r2, r3
 800ba2a:	f7fe fcc9 	bl	800a3c0 <HAL_RCC_GetPCLK2Freq>
 800ba2e:	4602      	mov	r2, r0
 800ba30:	4613      	mov	r3, r2
 800ba32:	009b      	lsls	r3, r3, #2
 800ba34:	4413      	add	r3, r2
 800ba36:	009a      	lsls	r2, r3, #2
 800ba38:	441a      	add	r2, r3
 800ba3a:	687b      	ldr	r3, [r7, #4]
 800ba3c:	685b      	ldr	r3, [r3, #4]
 800ba3e:	005b      	lsls	r3, r3, #1
 800ba40:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba44:	4a74      	ldr	r2, [pc, #464]	; (800bc18 <UART_SetConfig+0x2d4>)
 800ba46:	fba2 2303 	umull	r2, r3, r2, r3
 800ba4a:	095b      	lsrs	r3, r3, #5
 800ba4c:	2264      	movs	r2, #100	; 0x64
 800ba4e:	fb02 f303 	mul.w	r3, r2, r3
 800ba52:	1aeb      	subs	r3, r5, r3
 800ba54:	011b      	lsls	r3, r3, #4
 800ba56:	3332      	adds	r3, #50	; 0x32
 800ba58:	4a6f      	ldr	r2, [pc, #444]	; (800bc18 <UART_SetConfig+0x2d4>)
 800ba5a:	fba2 2303 	umull	r2, r3, r2, r3
 800ba5e:	095b      	lsrs	r3, r3, #5
 800ba60:	f003 020f 	and.w	r2, r3, #15
 800ba64:	687b      	ldr	r3, [r7, #4]
 800ba66:	681b      	ldr	r3, [r3, #0]
 800ba68:	4322      	orrs	r2, r4
 800ba6a:	609a      	str	r2, [r3, #8]
 800ba6c:	e0cc      	b.n	800bc08 <UART_SetConfig+0x2c4>
					huart->Init.BaudRate);
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING8(HAL_RCC_GetPCLK1Freq(),
 800ba6e:	f7fe fc81 	bl	800a374 <HAL_RCC_GetPCLK1Freq>
 800ba72:	4602      	mov	r2, r0
 800ba74:	4613      	mov	r3, r2
 800ba76:	009b      	lsls	r3, r3, #2
 800ba78:	4413      	add	r3, r2
 800ba7a:	009a      	lsls	r2, r3, #2
 800ba7c:	441a      	add	r2, r3
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	685b      	ldr	r3, [r3, #4]
 800ba82:	005b      	lsls	r3, r3, #1
 800ba84:	fbb2 f3f3 	udiv	r3, r2, r3
 800ba88:	4a63      	ldr	r2, [pc, #396]	; (800bc18 <UART_SetConfig+0x2d4>)
 800ba8a:	fba2 2303 	umull	r2, r3, r2, r3
 800ba8e:	095b      	lsrs	r3, r3, #5
 800ba90:	011c      	lsls	r4, r3, #4
 800ba92:	f7fe fc6f 	bl	800a374 <HAL_RCC_GetPCLK1Freq>
 800ba96:	4602      	mov	r2, r0
 800ba98:	4613      	mov	r3, r2
 800ba9a:	009b      	lsls	r3, r3, #2
 800ba9c:	4413      	add	r3, r2
 800ba9e:	009a      	lsls	r2, r3, #2
 800baa0:	441a      	add	r2, r3
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	685b      	ldr	r3, [r3, #4]
 800baa6:	005b      	lsls	r3, r3, #1
 800baa8:	fbb2 f5f3 	udiv	r5, r2, r3
 800baac:	f7fe fc62 	bl	800a374 <HAL_RCC_GetPCLK1Freq>
 800bab0:	4602      	mov	r2, r0
 800bab2:	4613      	mov	r3, r2
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	4413      	add	r3, r2
 800bab8:	009a      	lsls	r2, r3, #2
 800baba:	441a      	add	r2, r3
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	685b      	ldr	r3, [r3, #4]
 800bac0:	005b      	lsls	r3, r3, #1
 800bac2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bac6:	4a54      	ldr	r2, [pc, #336]	; (800bc18 <UART_SetConfig+0x2d4>)
 800bac8:	fba2 2303 	umull	r2, r3, r2, r3
 800bacc:	095b      	lsrs	r3, r3, #5
 800bace:	2264      	movs	r2, #100	; 0x64
 800bad0:	fb02 f303 	mul.w	r3, r2, r3
 800bad4:	1aeb      	subs	r3, r5, r3
 800bad6:	011b      	lsls	r3, r3, #4
 800bad8:	3332      	adds	r3, #50	; 0x32
 800bada:	4a4f      	ldr	r2, [pc, #316]	; (800bc18 <UART_SetConfig+0x2d4>)
 800badc:	fba2 2303 	umull	r2, r3, r2, r3
 800bae0:	095b      	lsrs	r3, r3, #5
 800bae2:	f003 020f 	and.w	r2, r3, #15
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	4322      	orrs	r2, r4
 800baec:	609a      	str	r2, [r3, #8]
		} else {
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
					huart->Init.BaudRate);
		}
	}
}
 800baee:	e08b      	b.n	800bc08 <UART_SetConfig+0x2c4>
		if ((huart->Instance == USART1) || (huart->Instance == USART6)) {
 800baf0:	687b      	ldr	r3, [r7, #4]
 800baf2:	681b      	ldr	r3, [r3, #0]
 800baf4:	4a46      	ldr	r2, [pc, #280]	; (800bc10 <UART_SetConfig+0x2cc>)
 800baf6:	4293      	cmp	r3, r2
 800baf8:	d004      	beq.n	800bb04 <UART_SetConfig+0x1c0>
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	681b      	ldr	r3, [r3, #0]
 800bafe:	4a45      	ldr	r2, [pc, #276]	; (800bc14 <UART_SetConfig+0x2d0>)
 800bb00:	4293      	cmp	r3, r2
 800bb02:	d140      	bne.n	800bb86 <UART_SetConfig+0x242>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(),
 800bb04:	f7fe fc5c 	bl	800a3c0 <HAL_RCC_GetPCLK2Freq>
 800bb08:	4602      	mov	r2, r0
 800bb0a:	4613      	mov	r3, r2
 800bb0c:	009b      	lsls	r3, r3, #2
 800bb0e:	4413      	add	r3, r2
 800bb10:	009a      	lsls	r2, r3, #2
 800bb12:	441a      	add	r2, r3
 800bb14:	687b      	ldr	r3, [r7, #4]
 800bb16:	685b      	ldr	r3, [r3, #4]
 800bb18:	009b      	lsls	r3, r3, #2
 800bb1a:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb1e:	4a3e      	ldr	r2, [pc, #248]	; (800bc18 <UART_SetConfig+0x2d4>)
 800bb20:	fba2 2303 	umull	r2, r3, r2, r3
 800bb24:	095b      	lsrs	r3, r3, #5
 800bb26:	011c      	lsls	r4, r3, #4
 800bb28:	f7fe fc4a 	bl	800a3c0 <HAL_RCC_GetPCLK2Freq>
 800bb2c:	4602      	mov	r2, r0
 800bb2e:	4613      	mov	r3, r2
 800bb30:	009b      	lsls	r3, r3, #2
 800bb32:	4413      	add	r3, r2
 800bb34:	009a      	lsls	r2, r3, #2
 800bb36:	441a      	add	r2, r3
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	685b      	ldr	r3, [r3, #4]
 800bb3c:	009b      	lsls	r3, r3, #2
 800bb3e:	fbb2 f5f3 	udiv	r5, r2, r3
 800bb42:	f7fe fc3d 	bl	800a3c0 <HAL_RCC_GetPCLK2Freq>
 800bb46:	4602      	mov	r2, r0
 800bb48:	4613      	mov	r3, r2
 800bb4a:	009b      	lsls	r3, r3, #2
 800bb4c:	4413      	add	r3, r2
 800bb4e:	009a      	lsls	r2, r3, #2
 800bb50:	441a      	add	r2, r3
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	685b      	ldr	r3, [r3, #4]
 800bb56:	009b      	lsls	r3, r3, #2
 800bb58:	fbb2 f3f3 	udiv	r3, r2, r3
 800bb5c:	4a2e      	ldr	r2, [pc, #184]	; (800bc18 <UART_SetConfig+0x2d4>)
 800bb5e:	fba2 2303 	umull	r2, r3, r2, r3
 800bb62:	095b      	lsrs	r3, r3, #5
 800bb64:	2264      	movs	r2, #100	; 0x64
 800bb66:	fb02 f303 	mul.w	r3, r2, r3
 800bb6a:	1aeb      	subs	r3, r5, r3
 800bb6c:	011b      	lsls	r3, r3, #4
 800bb6e:	3332      	adds	r3, #50	; 0x32
 800bb70:	4a29      	ldr	r2, [pc, #164]	; (800bc18 <UART_SetConfig+0x2d4>)
 800bb72:	fba2 2303 	umull	r2, r3, r2, r3
 800bb76:	095b      	lsrs	r3, r3, #5
 800bb78:	f003 020f 	and.w	r2, r3, #15
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	4322      	orrs	r2, r4
 800bb82:	609a      	str	r2, [r3, #8]
 800bb84:	e040      	b.n	800bc08 <UART_SetConfig+0x2c4>
			huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(),
 800bb86:	f7fe fbf5 	bl	800a374 <HAL_RCC_GetPCLK1Freq>
 800bb8a:	4602      	mov	r2, r0
 800bb8c:	4613      	mov	r3, r2
 800bb8e:	009b      	lsls	r3, r3, #2
 800bb90:	4413      	add	r3, r2
 800bb92:	009a      	lsls	r2, r3, #2
 800bb94:	441a      	add	r2, r3
 800bb96:	687b      	ldr	r3, [r7, #4]
 800bb98:	685b      	ldr	r3, [r3, #4]
 800bb9a:	009b      	lsls	r3, r3, #2
 800bb9c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bba0:	4a1d      	ldr	r2, [pc, #116]	; (800bc18 <UART_SetConfig+0x2d4>)
 800bba2:	fba2 2303 	umull	r2, r3, r2, r3
 800bba6:	095b      	lsrs	r3, r3, #5
 800bba8:	011c      	lsls	r4, r3, #4
 800bbaa:	f7fe fbe3 	bl	800a374 <HAL_RCC_GetPCLK1Freq>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	4613      	mov	r3, r2
 800bbb2:	009b      	lsls	r3, r3, #2
 800bbb4:	4413      	add	r3, r2
 800bbb6:	009a      	lsls	r2, r3, #2
 800bbb8:	441a      	add	r2, r3
 800bbba:	687b      	ldr	r3, [r7, #4]
 800bbbc:	685b      	ldr	r3, [r3, #4]
 800bbbe:	009b      	lsls	r3, r3, #2
 800bbc0:	fbb2 f5f3 	udiv	r5, r2, r3
 800bbc4:	f7fe fbd6 	bl	800a374 <HAL_RCC_GetPCLK1Freq>
 800bbc8:	4602      	mov	r2, r0
 800bbca:	4613      	mov	r3, r2
 800bbcc:	009b      	lsls	r3, r3, #2
 800bbce:	4413      	add	r3, r2
 800bbd0:	009a      	lsls	r2, r3, #2
 800bbd2:	441a      	add	r2, r3
 800bbd4:	687b      	ldr	r3, [r7, #4]
 800bbd6:	685b      	ldr	r3, [r3, #4]
 800bbd8:	009b      	lsls	r3, r3, #2
 800bbda:	fbb2 f3f3 	udiv	r3, r2, r3
 800bbde:	4a0e      	ldr	r2, [pc, #56]	; (800bc18 <UART_SetConfig+0x2d4>)
 800bbe0:	fba2 2303 	umull	r2, r3, r2, r3
 800bbe4:	095b      	lsrs	r3, r3, #5
 800bbe6:	2264      	movs	r2, #100	; 0x64
 800bbe8:	fb02 f303 	mul.w	r3, r2, r3
 800bbec:	1aeb      	subs	r3, r5, r3
 800bbee:	011b      	lsls	r3, r3, #4
 800bbf0:	3332      	adds	r3, #50	; 0x32
 800bbf2:	4a09      	ldr	r2, [pc, #36]	; (800bc18 <UART_SetConfig+0x2d4>)
 800bbf4:	fba2 2303 	umull	r2, r3, r2, r3
 800bbf8:	095b      	lsrs	r3, r3, #5
 800bbfa:	f003 020f 	and.w	r2, r3, #15
 800bbfe:	687b      	ldr	r3, [r7, #4]
 800bc00:	681b      	ldr	r3, [r3, #0]
 800bc02:	4322      	orrs	r2, r4
 800bc04:	609a      	str	r2, [r3, #8]
}
 800bc06:	e7ff      	b.n	800bc08 <UART_SetConfig+0x2c4>
 800bc08:	bf00      	nop
 800bc0a:	3710      	adds	r7, #16
 800bc0c:	46bd      	mov	sp, r7
 800bc0e:	bdb0      	pop	{r4, r5, r7, pc}
 800bc10:	40011000 	.word	0x40011000
 800bc14:	40011400 	.word	0x40011400
 800bc18:	51eb851f 	.word	0x51eb851f

0800bc1c <SystemInit>:
 *         Initialize the FPU setting, vector table location and External memory 
 *         configuration.
 * @param  None
 * @retval None
 */
void SystemInit(void) {
 800bc1c:	b480      	push	{r7}
 800bc1e:	af00      	add	r7, sp, #0
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
  #endif
	/* Reset the RCC clock configuration to the default reset state ------------*/
	/* Set HSION bit */
	RCC->CR |= (uint32_t) 0x00000001;
 800bc20:	4b12      	ldr	r3, [pc, #72]	; (800bc6c <SystemInit+0x50>)
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	4a11      	ldr	r2, [pc, #68]	; (800bc6c <SystemInit+0x50>)
 800bc26:	f043 0301 	orr.w	r3, r3, #1
 800bc2a:	6013      	str	r3, [r2, #0]

	/* Reset CFGR register */
	RCC->CFGR = 0x00000000;
 800bc2c:	4b0f      	ldr	r3, [pc, #60]	; (800bc6c <SystemInit+0x50>)
 800bc2e:	2200      	movs	r2, #0
 800bc30:	609a      	str	r2, [r3, #8]

	/* Reset HSEON, CSSON and PLLON bits */
	RCC->CR &= (uint32_t) 0xFEF6FFFF;
 800bc32:	4b0e      	ldr	r3, [pc, #56]	; (800bc6c <SystemInit+0x50>)
 800bc34:	681b      	ldr	r3, [r3, #0]
 800bc36:	4a0d      	ldr	r2, [pc, #52]	; (800bc6c <SystemInit+0x50>)
 800bc38:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800bc3c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bc40:	6013      	str	r3, [r2, #0]

	/* Reset PLLCFGR register */
	RCC->PLLCFGR = 0x24003010;
 800bc42:	4b0a      	ldr	r3, [pc, #40]	; (800bc6c <SystemInit+0x50>)
 800bc44:	4a0a      	ldr	r2, [pc, #40]	; (800bc70 <SystemInit+0x54>)
 800bc46:	605a      	str	r2, [r3, #4]

	/* Reset HSEBYP bit */
	RCC->CR &= (uint32_t) 0xFFFBFFFF;
 800bc48:	4b08      	ldr	r3, [pc, #32]	; (800bc6c <SystemInit+0x50>)
 800bc4a:	681b      	ldr	r3, [r3, #0]
 800bc4c:	4a07      	ldr	r2, [pc, #28]	; (800bc6c <SystemInit+0x50>)
 800bc4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800bc52:	6013      	str	r3, [r2, #0]

	/* Disable all interrupts */
	RCC->CIR = 0x00000000;
 800bc54:	4b05      	ldr	r3, [pc, #20]	; (800bc6c <SystemInit+0x50>)
 800bc56:	2200      	movs	r2, #0
 800bc58:	60da      	str	r2, [r3, #12]

	/* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
	SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800bc5a:	4b06      	ldr	r3, [pc, #24]	; (800bc74 <SystemInit+0x58>)
 800bc5c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800bc60:	609a      	str	r2, [r3, #8]
#endif
}
 800bc62:	bf00      	nop
 800bc64:	46bd      	mov	sp, r7
 800bc66:	bc80      	pop	{r7}
 800bc68:	4770      	bx	lr
 800bc6a:	bf00      	nop
 800bc6c:	40023800 	.word	0x40023800
 800bc70:	24003010 	.word	0x24003010
 800bc74:	e000ed00 	.word	0xe000ed00

0800bc78 <SystemCoreClockUpdate>:
 *           value for HSE crystal.
 *     
 * @param  None
 * @retval None
 */
void SystemCoreClockUpdate(void) {
 800bc78:	b480      	push	{r7}
 800bc7a:	b087      	sub	sp, #28
 800bc7c:	af00      	add	r7, sp, #0
	uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 800bc7e:	2300      	movs	r3, #0
 800bc80:	613b      	str	r3, [r7, #16]
 800bc82:	2300      	movs	r3, #0
 800bc84:	617b      	str	r3, [r7, #20]
 800bc86:	2302      	movs	r3, #2
 800bc88:	60fb      	str	r3, [r7, #12]
 800bc8a:	2300      	movs	r3, #0
 800bc8c:	60bb      	str	r3, [r7, #8]
 800bc8e:	2302      	movs	r3, #2
 800bc90:	607b      	str	r3, [r7, #4]

	/* Get SYSCLK source -------------------------------------------------------*/
	tmp = RCC->CFGR & RCC_CFGR_SWS;
 800bc92:	4b35      	ldr	r3, [pc, #212]	; (800bd68 <SystemCoreClockUpdate+0xf0>)
 800bc94:	689b      	ldr	r3, [r3, #8]
 800bc96:	f003 030c 	and.w	r3, r3, #12
 800bc9a:	613b      	str	r3, [r7, #16]

	switch (tmp) {
 800bc9c:	693b      	ldr	r3, [r7, #16]
 800bc9e:	2b08      	cmp	r3, #8
 800bca0:	d012      	beq.n	800bcc8 <SystemCoreClockUpdate+0x50>
 800bca2:	693b      	ldr	r3, [r7, #16]
 800bca4:	2b08      	cmp	r3, #8
 800bca6:	d846      	bhi.n	800bd36 <SystemCoreClockUpdate+0xbe>
 800bca8:	693b      	ldr	r3, [r7, #16]
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	d003      	beq.n	800bcb6 <SystemCoreClockUpdate+0x3e>
 800bcae:	693b      	ldr	r3, [r7, #16]
 800bcb0:	2b04      	cmp	r3, #4
 800bcb2:	d004      	beq.n	800bcbe <SystemCoreClockUpdate+0x46>
 800bcb4:	e03f      	b.n	800bd36 <SystemCoreClockUpdate+0xbe>
	case 0x00: /* HSI used as system clock source */
		SystemCoreClock = HSI_VALUE;
 800bcb6:	4b2d      	ldr	r3, [pc, #180]	; (800bd6c <SystemCoreClockUpdate+0xf4>)
 800bcb8:	4a2d      	ldr	r2, [pc, #180]	; (800bd70 <SystemCoreClockUpdate+0xf8>)
 800bcba:	601a      	str	r2, [r3, #0]
		break;
 800bcbc:	e03f      	b.n	800bd3e <SystemCoreClockUpdate+0xc6>
	case 0x04: /* HSE used as system clock source */
		SystemCoreClock = HSE_VALUE;
 800bcbe:	4b2d      	ldr	r3, [pc, #180]	; (800bd74 <SystemCoreClockUpdate+0xfc>)
 800bcc0:	681b      	ldr	r3, [r3, #0]
 800bcc2:	4a2a      	ldr	r2, [pc, #168]	; (800bd6c <SystemCoreClockUpdate+0xf4>)
 800bcc4:	6013      	str	r3, [r2, #0]
		break;
 800bcc6:	e03a      	b.n	800bd3e <SystemCoreClockUpdate+0xc6>
	case 0x08: /* PLL used as system clock source */

		/* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
		 SYSCLK = PLL_VCO / PLL_P
		 */
		pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800bcc8:	4b27      	ldr	r3, [pc, #156]	; (800bd68 <SystemCoreClockUpdate+0xf0>)
 800bcca:	685b      	ldr	r3, [r3, #4]
 800bccc:	0d9b      	lsrs	r3, r3, #22
 800bcce:	f003 0301 	and.w	r3, r3, #1
 800bcd2:	60bb      	str	r3, [r7, #8]
		pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800bcd4:	4b24      	ldr	r3, [pc, #144]	; (800bd68 <SystemCoreClockUpdate+0xf0>)
 800bcd6:	685b      	ldr	r3, [r3, #4]
 800bcd8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800bcdc:	607b      	str	r3, [r7, #4]

		if (pllsource != 0) {
 800bcde:	68bb      	ldr	r3, [r7, #8]
 800bce0:	2b00      	cmp	r3, #0
 800bce2:	d00d      	beq.n	800bd00 <SystemCoreClockUpdate+0x88>
			/* HSE used as PLL clock source */
			pllvco = (HSE_VALUE / pllm)
 800bce4:	4b23      	ldr	r3, [pc, #140]	; (800bd74 <SystemCoreClockUpdate+0xfc>)
 800bce6:	681a      	ldr	r2, [r3, #0]
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800bcee:	4a1e      	ldr	r2, [pc, #120]	; (800bd68 <SystemCoreClockUpdate+0xf0>)
 800bcf0:	6852      	ldr	r2, [r2, #4]
 800bcf2:	0992      	lsrs	r2, r2, #6
 800bcf4:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSE_VALUE / pllm)
 800bcf8:	fb02 f303 	mul.w	r3, r2, r3
 800bcfc:	617b      	str	r3, [r7, #20]
 800bcfe:	e00b      	b.n	800bd18 <SystemCoreClockUpdate+0xa0>
		} else {
			/* HSI used as PLL clock source */
			pllvco = (HSI_VALUE / pllm)
 800bd00:	4a1b      	ldr	r2, [pc, #108]	; (800bd70 <SystemCoreClockUpdate+0xf8>)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	fbb2 f3f3 	udiv	r3, r2, r3
					* ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 800bd08:	4a17      	ldr	r2, [pc, #92]	; (800bd68 <SystemCoreClockUpdate+0xf0>)
 800bd0a:	6852      	ldr	r2, [r2, #4]
 800bd0c:	0992      	lsrs	r2, r2, #6
 800bd0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
			pllvco = (HSI_VALUE / pllm)
 800bd12:	fb02 f303 	mul.w	r3, r2, r3
 800bd16:	617b      	str	r3, [r7, #20]
		}

		pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> 16) + 1) * 2;
 800bd18:	4b13      	ldr	r3, [pc, #76]	; (800bd68 <SystemCoreClockUpdate+0xf0>)
 800bd1a:	685b      	ldr	r3, [r3, #4]
 800bd1c:	0c1b      	lsrs	r3, r3, #16
 800bd1e:	f003 0303 	and.w	r3, r3, #3
 800bd22:	3301      	adds	r3, #1
 800bd24:	005b      	lsls	r3, r3, #1
 800bd26:	60fb      	str	r3, [r7, #12]
		SystemCoreClock = pllvco / pllp;
 800bd28:	697a      	ldr	r2, [r7, #20]
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	fbb2 f3f3 	udiv	r3, r2, r3
 800bd30:	4a0e      	ldr	r2, [pc, #56]	; (800bd6c <SystemCoreClockUpdate+0xf4>)
 800bd32:	6013      	str	r3, [r2, #0]
		break;
 800bd34:	e003      	b.n	800bd3e <SystemCoreClockUpdate+0xc6>
	default:
		SystemCoreClock = HSI_VALUE;
 800bd36:	4b0d      	ldr	r3, [pc, #52]	; (800bd6c <SystemCoreClockUpdate+0xf4>)
 800bd38:	4a0d      	ldr	r2, [pc, #52]	; (800bd70 <SystemCoreClockUpdate+0xf8>)
 800bd3a:	601a      	str	r2, [r3, #0]
		break;
 800bd3c:	bf00      	nop
	}
	/* Compute HCLK frequency --------------------------------------------------*/
	/* Get HCLK prescaler */
	tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800bd3e:	4b0a      	ldr	r3, [pc, #40]	; (800bd68 <SystemCoreClockUpdate+0xf0>)
 800bd40:	689b      	ldr	r3, [r3, #8]
 800bd42:	091b      	lsrs	r3, r3, #4
 800bd44:	f003 030f 	and.w	r3, r3, #15
 800bd48:	4a0b      	ldr	r2, [pc, #44]	; (800bd78 <SystemCoreClockUpdate+0x100>)
 800bd4a:	5cd3      	ldrb	r3, [r2, r3]
 800bd4c:	b2db      	uxtb	r3, r3
 800bd4e:	613b      	str	r3, [r7, #16]
	/* HCLK frequency */
	SystemCoreClock >>= tmp;
 800bd50:	4b06      	ldr	r3, [pc, #24]	; (800bd6c <SystemCoreClockUpdate+0xf4>)
 800bd52:	681a      	ldr	r2, [r3, #0]
 800bd54:	693b      	ldr	r3, [r7, #16]
 800bd56:	fa22 f303 	lsr.w	r3, r2, r3
 800bd5a:	4a04      	ldr	r2, [pc, #16]	; (800bd6c <SystemCoreClockUpdate+0xf4>)
 800bd5c:	6013      	str	r3, [r2, #0]
}
 800bd5e:	bf00      	nop
 800bd60:	371c      	adds	r7, #28
 800bd62:	46bd      	mov	sp, r7
 800bd64:	bc80      	pop	{r7}
 800bd66:	4770      	bx	lr
 800bd68:	40023800 	.word	0x40023800
 800bd6c:	20000098 	.word	0x20000098
 800bd70:	00f42400 	.word	0x00f42400
 800bd74:	20000094 	.word	0x20000094
 800bd78:	2000009c 	.word	0x2000009c

0800bd7c <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs  r1, #0
 800bd7c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800bd7e:	e003      	b.n	800bd88 <LoopCopyDataInit>

0800bd80 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800bd80:	4b0a      	ldr	r3, [pc, #40]	; (800bdac <LoopFillZerobss+0x10>)
  ldr  r3, [r3, r1]
 800bd82:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 800bd84:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800bd86:	3104      	adds	r1, #4

0800bd88 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr  r0, =_sdata
 800bd88:	4809      	ldr	r0, [pc, #36]	; (800bdb0 <LoopFillZerobss+0x14>)
  ldr  r3, =_edata
 800bd8a:	4b0a      	ldr	r3, [pc, #40]	; (800bdb4 <LoopFillZerobss+0x18>)
  adds  r2, r0, r1
 800bd8c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800bd8e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800bd90:	d3f6      	bcc.n	800bd80 <CopyDataInit>
  ldr  r2, =_sbss
 800bd92:	4a09      	ldr	r2, [pc, #36]	; (800bdb8 <LoopFillZerobss+0x1c>)
  b  LoopFillZerobss
 800bd94:	e002      	b.n	800bd9c <LoopFillZerobss>

0800bd96 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs  r3, #0
 800bd96:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800bd98:	f842 3b04 	str.w	r3, [r2], #4

0800bd9c <LoopFillZerobss>:

LoopFillZerobss:
  ldr  r3, = _ebss
 800bd9c:	4b07      	ldr	r3, [pc, #28]	; (800bdbc <LoopFillZerobss+0x20>)
  cmp  r2, r3
 800bd9e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800bda0:	d3f9      	bcc.n	800bd96 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800bda2:	f7ff ff3b 	bl	800bc1c <SystemInit>
/* Call the application's entry point.*/
 	bl main
 800bda6:	f7f5 f91b 	bl	8000fe0 <main>
  bx  lr
 800bdaa:	4770      	bx	lr
  ldr  r3, =_sidata
 800bdac:	0800dc58 	.word	0x0800dc58
  ldr  r0, =_sdata
 800bdb0:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800bdb4:	20000110 	.word	0x20000110
  ldr  r2, =_sbss
 800bdb8:	20000110 	.word	0x20000110
  ldr  r3, = _ebss
 800bdbc:	20009e48 	.word	0x20009e48

0800bdc0 <ADC_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800bdc0:	e7fe      	b.n	800bdc0 <ADC_IRQHandler>
	...

0800bdc4 <__assert_func>:
 800bdc4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800bdc6:	4614      	mov	r4, r2
 800bdc8:	461a      	mov	r2, r3
 800bdca:	4b09      	ldr	r3, [pc, #36]	; (800bdf0 <__assert_func+0x2c>)
 800bdcc:	681b      	ldr	r3, [r3, #0]
 800bdce:	4605      	mov	r5, r0
 800bdd0:	68d8      	ldr	r0, [r3, #12]
 800bdd2:	b14c      	cbz	r4, 800bde8 <__assert_func+0x24>
 800bdd4:	4b07      	ldr	r3, [pc, #28]	; (800bdf4 <__assert_func+0x30>)
 800bdd6:	9100      	str	r1, [sp, #0]
 800bdd8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800bddc:	4906      	ldr	r1, [pc, #24]	; (800bdf8 <__assert_func+0x34>)
 800bdde:	462b      	mov	r3, r5
 800bde0:	f000 f814 	bl	800be0c <fiprintf>
 800bde4:	f000 fe46 	bl	800ca74 <abort>
 800bde8:	4b04      	ldr	r3, [pc, #16]	; (800bdfc <__assert_func+0x38>)
 800bdea:	461c      	mov	r4, r3
 800bdec:	e7f3      	b.n	800bdd6 <__assert_func+0x12>
 800bdee:	bf00      	nop
 800bdf0:	200000ac 	.word	0x200000ac
 800bdf4:	0800db7c 	.word	0x0800db7c
 800bdf8:	0800db89 	.word	0x0800db89
 800bdfc:	0800dbb7 	.word	0x0800dbb7

0800be00 <__errno>:
 800be00:	4b01      	ldr	r3, [pc, #4]	; (800be08 <__errno+0x8>)
 800be02:	6818      	ldr	r0, [r3, #0]
 800be04:	4770      	bx	lr
 800be06:	bf00      	nop
 800be08:	200000ac 	.word	0x200000ac

0800be0c <fiprintf>:
 800be0c:	b40e      	push	{r1, r2, r3}
 800be0e:	b503      	push	{r0, r1, lr}
 800be10:	4601      	mov	r1, r0
 800be12:	ab03      	add	r3, sp, #12
 800be14:	4805      	ldr	r0, [pc, #20]	; (800be2c <fiprintf+0x20>)
 800be16:	f853 2b04 	ldr.w	r2, [r3], #4
 800be1a:	6800      	ldr	r0, [r0, #0]
 800be1c:	9301      	str	r3, [sp, #4]
 800be1e:	f000 f91d 	bl	800c05c <_vfiprintf_r>
 800be22:	b002      	add	sp, #8
 800be24:	f85d eb04 	ldr.w	lr, [sp], #4
 800be28:	b003      	add	sp, #12
 800be2a:	4770      	bx	lr
 800be2c:	200000ac 	.word	0x200000ac

0800be30 <malloc>:
 800be30:	4b02      	ldr	r3, [pc, #8]	; (800be3c <malloc+0xc>)
 800be32:	4601      	mov	r1, r0
 800be34:	6818      	ldr	r0, [r3, #0]
 800be36:	f000 b875 	b.w	800bf24 <_malloc_r>
 800be3a:	bf00      	nop
 800be3c:	200000ac 	.word	0x200000ac

0800be40 <memset>:
 800be40:	4402      	add	r2, r0
 800be42:	4603      	mov	r3, r0
 800be44:	4293      	cmp	r3, r2
 800be46:	d100      	bne.n	800be4a <memset+0xa>
 800be48:	4770      	bx	lr
 800be4a:	f803 1b01 	strb.w	r1, [r3], #1
 800be4e:	e7f9      	b.n	800be44 <memset+0x4>

0800be50 <_free_r>:
 800be50:	b538      	push	{r3, r4, r5, lr}
 800be52:	4605      	mov	r5, r0
 800be54:	2900      	cmp	r1, #0
 800be56:	d041      	beq.n	800bedc <_free_r+0x8c>
 800be58:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be5c:	1f0c      	subs	r4, r1, #4
 800be5e:	2b00      	cmp	r3, #0
 800be60:	bfb8      	it	lt
 800be62:	18e4      	addlt	r4, r4, r3
 800be64:	f001 f852 	bl	800cf0c <__malloc_lock>
 800be68:	4a1d      	ldr	r2, [pc, #116]	; (800bee0 <_free_r+0x90>)
 800be6a:	6813      	ldr	r3, [r2, #0]
 800be6c:	b933      	cbnz	r3, 800be7c <_free_r+0x2c>
 800be6e:	6063      	str	r3, [r4, #4]
 800be70:	6014      	str	r4, [r2, #0]
 800be72:	4628      	mov	r0, r5
 800be74:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be78:	f001 b84e 	b.w	800cf18 <__malloc_unlock>
 800be7c:	42a3      	cmp	r3, r4
 800be7e:	d908      	bls.n	800be92 <_free_r+0x42>
 800be80:	6820      	ldr	r0, [r4, #0]
 800be82:	1821      	adds	r1, r4, r0
 800be84:	428b      	cmp	r3, r1
 800be86:	bf01      	itttt	eq
 800be88:	6819      	ldreq	r1, [r3, #0]
 800be8a:	685b      	ldreq	r3, [r3, #4]
 800be8c:	1809      	addeq	r1, r1, r0
 800be8e:	6021      	streq	r1, [r4, #0]
 800be90:	e7ed      	b.n	800be6e <_free_r+0x1e>
 800be92:	461a      	mov	r2, r3
 800be94:	685b      	ldr	r3, [r3, #4]
 800be96:	b10b      	cbz	r3, 800be9c <_free_r+0x4c>
 800be98:	42a3      	cmp	r3, r4
 800be9a:	d9fa      	bls.n	800be92 <_free_r+0x42>
 800be9c:	6811      	ldr	r1, [r2, #0]
 800be9e:	1850      	adds	r0, r2, r1
 800bea0:	42a0      	cmp	r0, r4
 800bea2:	d10b      	bne.n	800bebc <_free_r+0x6c>
 800bea4:	6820      	ldr	r0, [r4, #0]
 800bea6:	4401      	add	r1, r0
 800bea8:	1850      	adds	r0, r2, r1
 800beaa:	4283      	cmp	r3, r0
 800beac:	6011      	str	r1, [r2, #0]
 800beae:	d1e0      	bne.n	800be72 <_free_r+0x22>
 800beb0:	6818      	ldr	r0, [r3, #0]
 800beb2:	685b      	ldr	r3, [r3, #4]
 800beb4:	6053      	str	r3, [r2, #4]
 800beb6:	4401      	add	r1, r0
 800beb8:	6011      	str	r1, [r2, #0]
 800beba:	e7da      	b.n	800be72 <_free_r+0x22>
 800bebc:	d902      	bls.n	800bec4 <_free_r+0x74>
 800bebe:	230c      	movs	r3, #12
 800bec0:	602b      	str	r3, [r5, #0]
 800bec2:	e7d6      	b.n	800be72 <_free_r+0x22>
 800bec4:	6820      	ldr	r0, [r4, #0]
 800bec6:	1821      	adds	r1, r4, r0
 800bec8:	428b      	cmp	r3, r1
 800beca:	bf04      	itt	eq
 800becc:	6819      	ldreq	r1, [r3, #0]
 800bece:	685b      	ldreq	r3, [r3, #4]
 800bed0:	6063      	str	r3, [r4, #4]
 800bed2:	bf04      	itt	eq
 800bed4:	1809      	addeq	r1, r1, r0
 800bed6:	6021      	streq	r1, [r4, #0]
 800bed8:	6054      	str	r4, [r2, #4]
 800beda:	e7ca      	b.n	800be72 <_free_r+0x22>
 800bedc:	bd38      	pop	{r3, r4, r5, pc}
 800bede:	bf00      	nop
 800bee0:	20009e38 	.word	0x20009e38

0800bee4 <sbrk_aligned>:
 800bee4:	b570      	push	{r4, r5, r6, lr}
 800bee6:	4e0e      	ldr	r6, [pc, #56]	; (800bf20 <sbrk_aligned+0x3c>)
 800bee8:	460c      	mov	r4, r1
 800beea:	6831      	ldr	r1, [r6, #0]
 800beec:	4605      	mov	r5, r0
 800beee:	b911      	cbnz	r1, 800bef6 <sbrk_aligned+0x12>
 800bef0:	f7f5 fdc0 	bl	8001a74 <_sbrk_r>
 800bef4:	6030      	str	r0, [r6, #0]
 800bef6:	4621      	mov	r1, r4
 800bef8:	4628      	mov	r0, r5
 800befa:	f7f5 fdbb 	bl	8001a74 <_sbrk_r>
 800befe:	1c43      	adds	r3, r0, #1
 800bf00:	d00a      	beq.n	800bf18 <sbrk_aligned+0x34>
 800bf02:	1cc4      	adds	r4, r0, #3
 800bf04:	f024 0403 	bic.w	r4, r4, #3
 800bf08:	42a0      	cmp	r0, r4
 800bf0a:	d007      	beq.n	800bf1c <sbrk_aligned+0x38>
 800bf0c:	1a21      	subs	r1, r4, r0
 800bf0e:	4628      	mov	r0, r5
 800bf10:	f7f5 fdb0 	bl	8001a74 <_sbrk_r>
 800bf14:	3001      	adds	r0, #1
 800bf16:	d101      	bne.n	800bf1c <sbrk_aligned+0x38>
 800bf18:	f04f 34ff 	mov.w	r4, #4294967295
 800bf1c:	4620      	mov	r0, r4
 800bf1e:	bd70      	pop	{r4, r5, r6, pc}
 800bf20:	20009e3c 	.word	0x20009e3c

0800bf24 <_malloc_r>:
 800bf24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf28:	1ccd      	adds	r5, r1, #3
 800bf2a:	f025 0503 	bic.w	r5, r5, #3
 800bf2e:	3508      	adds	r5, #8
 800bf30:	2d0c      	cmp	r5, #12
 800bf32:	bf38      	it	cc
 800bf34:	250c      	movcc	r5, #12
 800bf36:	2d00      	cmp	r5, #0
 800bf38:	4607      	mov	r7, r0
 800bf3a:	db01      	blt.n	800bf40 <_malloc_r+0x1c>
 800bf3c:	42a9      	cmp	r1, r5
 800bf3e:	d905      	bls.n	800bf4c <_malloc_r+0x28>
 800bf40:	230c      	movs	r3, #12
 800bf42:	603b      	str	r3, [r7, #0]
 800bf44:	2600      	movs	r6, #0
 800bf46:	4630      	mov	r0, r6
 800bf48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf4c:	4e2e      	ldr	r6, [pc, #184]	; (800c008 <_malloc_r+0xe4>)
 800bf4e:	f000 ffdd 	bl	800cf0c <__malloc_lock>
 800bf52:	6833      	ldr	r3, [r6, #0]
 800bf54:	461c      	mov	r4, r3
 800bf56:	bb34      	cbnz	r4, 800bfa6 <_malloc_r+0x82>
 800bf58:	4629      	mov	r1, r5
 800bf5a:	4638      	mov	r0, r7
 800bf5c:	f7ff ffc2 	bl	800bee4 <sbrk_aligned>
 800bf60:	1c43      	adds	r3, r0, #1
 800bf62:	4604      	mov	r4, r0
 800bf64:	d14d      	bne.n	800c002 <_malloc_r+0xde>
 800bf66:	6834      	ldr	r4, [r6, #0]
 800bf68:	4626      	mov	r6, r4
 800bf6a:	2e00      	cmp	r6, #0
 800bf6c:	d140      	bne.n	800bff0 <_malloc_r+0xcc>
 800bf6e:	6823      	ldr	r3, [r4, #0]
 800bf70:	4631      	mov	r1, r6
 800bf72:	4638      	mov	r0, r7
 800bf74:	eb04 0803 	add.w	r8, r4, r3
 800bf78:	f7f5 fd7c 	bl	8001a74 <_sbrk_r>
 800bf7c:	4580      	cmp	r8, r0
 800bf7e:	d13a      	bne.n	800bff6 <_malloc_r+0xd2>
 800bf80:	6821      	ldr	r1, [r4, #0]
 800bf82:	3503      	adds	r5, #3
 800bf84:	1a6d      	subs	r5, r5, r1
 800bf86:	f025 0503 	bic.w	r5, r5, #3
 800bf8a:	3508      	adds	r5, #8
 800bf8c:	2d0c      	cmp	r5, #12
 800bf8e:	bf38      	it	cc
 800bf90:	250c      	movcc	r5, #12
 800bf92:	4629      	mov	r1, r5
 800bf94:	4638      	mov	r0, r7
 800bf96:	f7ff ffa5 	bl	800bee4 <sbrk_aligned>
 800bf9a:	3001      	adds	r0, #1
 800bf9c:	d02b      	beq.n	800bff6 <_malloc_r+0xd2>
 800bf9e:	6823      	ldr	r3, [r4, #0]
 800bfa0:	442b      	add	r3, r5
 800bfa2:	6023      	str	r3, [r4, #0]
 800bfa4:	e00e      	b.n	800bfc4 <_malloc_r+0xa0>
 800bfa6:	6822      	ldr	r2, [r4, #0]
 800bfa8:	1b52      	subs	r2, r2, r5
 800bfaa:	d41e      	bmi.n	800bfea <_malloc_r+0xc6>
 800bfac:	2a0b      	cmp	r2, #11
 800bfae:	d916      	bls.n	800bfde <_malloc_r+0xba>
 800bfb0:	1961      	adds	r1, r4, r5
 800bfb2:	42a3      	cmp	r3, r4
 800bfb4:	6025      	str	r5, [r4, #0]
 800bfb6:	bf18      	it	ne
 800bfb8:	6059      	strne	r1, [r3, #4]
 800bfba:	6863      	ldr	r3, [r4, #4]
 800bfbc:	bf08      	it	eq
 800bfbe:	6031      	streq	r1, [r6, #0]
 800bfc0:	5162      	str	r2, [r4, r5]
 800bfc2:	604b      	str	r3, [r1, #4]
 800bfc4:	4638      	mov	r0, r7
 800bfc6:	f104 060b 	add.w	r6, r4, #11
 800bfca:	f000 ffa5 	bl	800cf18 <__malloc_unlock>
 800bfce:	f026 0607 	bic.w	r6, r6, #7
 800bfd2:	1d23      	adds	r3, r4, #4
 800bfd4:	1af2      	subs	r2, r6, r3
 800bfd6:	d0b6      	beq.n	800bf46 <_malloc_r+0x22>
 800bfd8:	1b9b      	subs	r3, r3, r6
 800bfda:	50a3      	str	r3, [r4, r2]
 800bfdc:	e7b3      	b.n	800bf46 <_malloc_r+0x22>
 800bfde:	6862      	ldr	r2, [r4, #4]
 800bfe0:	42a3      	cmp	r3, r4
 800bfe2:	bf0c      	ite	eq
 800bfe4:	6032      	streq	r2, [r6, #0]
 800bfe6:	605a      	strne	r2, [r3, #4]
 800bfe8:	e7ec      	b.n	800bfc4 <_malloc_r+0xa0>
 800bfea:	4623      	mov	r3, r4
 800bfec:	6864      	ldr	r4, [r4, #4]
 800bfee:	e7b2      	b.n	800bf56 <_malloc_r+0x32>
 800bff0:	4634      	mov	r4, r6
 800bff2:	6876      	ldr	r6, [r6, #4]
 800bff4:	e7b9      	b.n	800bf6a <_malloc_r+0x46>
 800bff6:	230c      	movs	r3, #12
 800bff8:	603b      	str	r3, [r7, #0]
 800bffa:	4638      	mov	r0, r7
 800bffc:	f000 ff8c 	bl	800cf18 <__malloc_unlock>
 800c000:	e7a1      	b.n	800bf46 <_malloc_r+0x22>
 800c002:	6025      	str	r5, [r4, #0]
 800c004:	e7de      	b.n	800bfc4 <_malloc_r+0xa0>
 800c006:	bf00      	nop
 800c008:	20009e38 	.word	0x20009e38

0800c00c <__sfputc_r>:
 800c00c:	6893      	ldr	r3, [r2, #8]
 800c00e:	3b01      	subs	r3, #1
 800c010:	2b00      	cmp	r3, #0
 800c012:	b410      	push	{r4}
 800c014:	6093      	str	r3, [r2, #8]
 800c016:	da07      	bge.n	800c028 <__sfputc_r+0x1c>
 800c018:	6994      	ldr	r4, [r2, #24]
 800c01a:	42a3      	cmp	r3, r4
 800c01c:	db01      	blt.n	800c022 <__sfputc_r+0x16>
 800c01e:	290a      	cmp	r1, #10
 800c020:	d102      	bne.n	800c028 <__sfputc_r+0x1c>
 800c022:	bc10      	pop	{r4}
 800c024:	f000 bc66 	b.w	800c8f4 <__swbuf_r>
 800c028:	6813      	ldr	r3, [r2, #0]
 800c02a:	1c58      	adds	r0, r3, #1
 800c02c:	6010      	str	r0, [r2, #0]
 800c02e:	7019      	strb	r1, [r3, #0]
 800c030:	4608      	mov	r0, r1
 800c032:	bc10      	pop	{r4}
 800c034:	4770      	bx	lr

0800c036 <__sfputs_r>:
 800c036:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c038:	4606      	mov	r6, r0
 800c03a:	460f      	mov	r7, r1
 800c03c:	4614      	mov	r4, r2
 800c03e:	18d5      	adds	r5, r2, r3
 800c040:	42ac      	cmp	r4, r5
 800c042:	d101      	bne.n	800c048 <__sfputs_r+0x12>
 800c044:	2000      	movs	r0, #0
 800c046:	e007      	b.n	800c058 <__sfputs_r+0x22>
 800c048:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c04c:	463a      	mov	r2, r7
 800c04e:	4630      	mov	r0, r6
 800c050:	f7ff ffdc 	bl	800c00c <__sfputc_r>
 800c054:	1c43      	adds	r3, r0, #1
 800c056:	d1f3      	bne.n	800c040 <__sfputs_r+0xa>
 800c058:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c05c <_vfiprintf_r>:
 800c05c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c060:	460d      	mov	r5, r1
 800c062:	b09d      	sub	sp, #116	; 0x74
 800c064:	4614      	mov	r4, r2
 800c066:	4698      	mov	r8, r3
 800c068:	4606      	mov	r6, r0
 800c06a:	b118      	cbz	r0, 800c074 <_vfiprintf_r+0x18>
 800c06c:	6983      	ldr	r3, [r0, #24]
 800c06e:	b90b      	cbnz	r3, 800c074 <_vfiprintf_r+0x18>
 800c070:	f000 fe1e 	bl	800ccb0 <__sinit>
 800c074:	4b89      	ldr	r3, [pc, #548]	; (800c29c <_vfiprintf_r+0x240>)
 800c076:	429d      	cmp	r5, r3
 800c078:	d11b      	bne.n	800c0b2 <_vfiprintf_r+0x56>
 800c07a:	6875      	ldr	r5, [r6, #4]
 800c07c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c07e:	07d9      	lsls	r1, r3, #31
 800c080:	d405      	bmi.n	800c08e <_vfiprintf_r+0x32>
 800c082:	89ab      	ldrh	r3, [r5, #12]
 800c084:	059a      	lsls	r2, r3, #22
 800c086:	d402      	bmi.n	800c08e <_vfiprintf_r+0x32>
 800c088:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c08a:	f000 feaf 	bl	800cdec <__retarget_lock_acquire_recursive>
 800c08e:	89ab      	ldrh	r3, [r5, #12]
 800c090:	071b      	lsls	r3, r3, #28
 800c092:	d501      	bpl.n	800c098 <_vfiprintf_r+0x3c>
 800c094:	692b      	ldr	r3, [r5, #16]
 800c096:	b9eb      	cbnz	r3, 800c0d4 <_vfiprintf_r+0x78>
 800c098:	4629      	mov	r1, r5
 800c09a:	4630      	mov	r0, r6
 800c09c:	f000 fc7c 	bl	800c998 <__swsetup_r>
 800c0a0:	b1c0      	cbz	r0, 800c0d4 <_vfiprintf_r+0x78>
 800c0a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c0a4:	07dc      	lsls	r4, r3, #31
 800c0a6:	d50e      	bpl.n	800c0c6 <_vfiprintf_r+0x6a>
 800c0a8:	f04f 30ff 	mov.w	r0, #4294967295
 800c0ac:	b01d      	add	sp, #116	; 0x74
 800c0ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0b2:	4b7b      	ldr	r3, [pc, #492]	; (800c2a0 <_vfiprintf_r+0x244>)
 800c0b4:	429d      	cmp	r5, r3
 800c0b6:	d101      	bne.n	800c0bc <_vfiprintf_r+0x60>
 800c0b8:	68b5      	ldr	r5, [r6, #8]
 800c0ba:	e7df      	b.n	800c07c <_vfiprintf_r+0x20>
 800c0bc:	4b79      	ldr	r3, [pc, #484]	; (800c2a4 <_vfiprintf_r+0x248>)
 800c0be:	429d      	cmp	r5, r3
 800c0c0:	bf08      	it	eq
 800c0c2:	68f5      	ldreq	r5, [r6, #12]
 800c0c4:	e7da      	b.n	800c07c <_vfiprintf_r+0x20>
 800c0c6:	89ab      	ldrh	r3, [r5, #12]
 800c0c8:	0598      	lsls	r0, r3, #22
 800c0ca:	d4ed      	bmi.n	800c0a8 <_vfiprintf_r+0x4c>
 800c0cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c0ce:	f000 fe8e 	bl	800cdee <__retarget_lock_release_recursive>
 800c0d2:	e7e9      	b.n	800c0a8 <_vfiprintf_r+0x4c>
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	9309      	str	r3, [sp, #36]	; 0x24
 800c0d8:	2320      	movs	r3, #32
 800c0da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c0de:	f8cd 800c 	str.w	r8, [sp, #12]
 800c0e2:	2330      	movs	r3, #48	; 0x30
 800c0e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800c2a8 <_vfiprintf_r+0x24c>
 800c0e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c0ec:	f04f 0901 	mov.w	r9, #1
 800c0f0:	4623      	mov	r3, r4
 800c0f2:	469a      	mov	sl, r3
 800c0f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c0f8:	b10a      	cbz	r2, 800c0fe <_vfiprintf_r+0xa2>
 800c0fa:	2a25      	cmp	r2, #37	; 0x25
 800c0fc:	d1f9      	bne.n	800c0f2 <_vfiprintf_r+0x96>
 800c0fe:	ebba 0b04 	subs.w	fp, sl, r4
 800c102:	d00b      	beq.n	800c11c <_vfiprintf_r+0xc0>
 800c104:	465b      	mov	r3, fp
 800c106:	4622      	mov	r2, r4
 800c108:	4629      	mov	r1, r5
 800c10a:	4630      	mov	r0, r6
 800c10c:	f7ff ff93 	bl	800c036 <__sfputs_r>
 800c110:	3001      	adds	r0, #1
 800c112:	f000 80aa 	beq.w	800c26a <_vfiprintf_r+0x20e>
 800c116:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c118:	445a      	add	r2, fp
 800c11a:	9209      	str	r2, [sp, #36]	; 0x24
 800c11c:	f89a 3000 	ldrb.w	r3, [sl]
 800c120:	2b00      	cmp	r3, #0
 800c122:	f000 80a2 	beq.w	800c26a <_vfiprintf_r+0x20e>
 800c126:	2300      	movs	r3, #0
 800c128:	f04f 32ff 	mov.w	r2, #4294967295
 800c12c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c130:	f10a 0a01 	add.w	sl, sl, #1
 800c134:	9304      	str	r3, [sp, #16]
 800c136:	9307      	str	r3, [sp, #28]
 800c138:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c13c:	931a      	str	r3, [sp, #104]	; 0x68
 800c13e:	4654      	mov	r4, sl
 800c140:	2205      	movs	r2, #5
 800c142:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c146:	4858      	ldr	r0, [pc, #352]	; (800c2a8 <_vfiprintf_r+0x24c>)
 800c148:	f7f4 f842 	bl	80001d0 <memchr>
 800c14c:	9a04      	ldr	r2, [sp, #16]
 800c14e:	b9d8      	cbnz	r0, 800c188 <_vfiprintf_r+0x12c>
 800c150:	06d1      	lsls	r1, r2, #27
 800c152:	bf44      	itt	mi
 800c154:	2320      	movmi	r3, #32
 800c156:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c15a:	0713      	lsls	r3, r2, #28
 800c15c:	bf44      	itt	mi
 800c15e:	232b      	movmi	r3, #43	; 0x2b
 800c160:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800c164:	f89a 3000 	ldrb.w	r3, [sl]
 800c168:	2b2a      	cmp	r3, #42	; 0x2a
 800c16a:	d015      	beq.n	800c198 <_vfiprintf_r+0x13c>
 800c16c:	9a07      	ldr	r2, [sp, #28]
 800c16e:	4654      	mov	r4, sl
 800c170:	2000      	movs	r0, #0
 800c172:	f04f 0c0a 	mov.w	ip, #10
 800c176:	4621      	mov	r1, r4
 800c178:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c17c:	3b30      	subs	r3, #48	; 0x30
 800c17e:	2b09      	cmp	r3, #9
 800c180:	d94e      	bls.n	800c220 <_vfiprintf_r+0x1c4>
 800c182:	b1b0      	cbz	r0, 800c1b2 <_vfiprintf_r+0x156>
 800c184:	9207      	str	r2, [sp, #28]
 800c186:	e014      	b.n	800c1b2 <_vfiprintf_r+0x156>
 800c188:	eba0 0308 	sub.w	r3, r0, r8
 800c18c:	fa09 f303 	lsl.w	r3, r9, r3
 800c190:	4313      	orrs	r3, r2
 800c192:	9304      	str	r3, [sp, #16]
 800c194:	46a2      	mov	sl, r4
 800c196:	e7d2      	b.n	800c13e <_vfiprintf_r+0xe2>
 800c198:	9b03      	ldr	r3, [sp, #12]
 800c19a:	1d19      	adds	r1, r3, #4
 800c19c:	681b      	ldr	r3, [r3, #0]
 800c19e:	9103      	str	r1, [sp, #12]
 800c1a0:	2b00      	cmp	r3, #0
 800c1a2:	bfbb      	ittet	lt
 800c1a4:	425b      	neglt	r3, r3
 800c1a6:	f042 0202 	orrlt.w	r2, r2, #2
 800c1aa:	9307      	strge	r3, [sp, #28]
 800c1ac:	9307      	strlt	r3, [sp, #28]
 800c1ae:	bfb8      	it	lt
 800c1b0:	9204      	strlt	r2, [sp, #16]
 800c1b2:	7823      	ldrb	r3, [r4, #0]
 800c1b4:	2b2e      	cmp	r3, #46	; 0x2e
 800c1b6:	d10c      	bne.n	800c1d2 <_vfiprintf_r+0x176>
 800c1b8:	7863      	ldrb	r3, [r4, #1]
 800c1ba:	2b2a      	cmp	r3, #42	; 0x2a
 800c1bc:	d135      	bne.n	800c22a <_vfiprintf_r+0x1ce>
 800c1be:	9b03      	ldr	r3, [sp, #12]
 800c1c0:	1d1a      	adds	r2, r3, #4
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	9203      	str	r2, [sp, #12]
 800c1c6:	2b00      	cmp	r3, #0
 800c1c8:	bfb8      	it	lt
 800c1ca:	f04f 33ff 	movlt.w	r3, #4294967295
 800c1ce:	3402      	adds	r4, #2
 800c1d0:	9305      	str	r3, [sp, #20]
 800c1d2:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800c2ac <_vfiprintf_r+0x250>
 800c1d6:	7821      	ldrb	r1, [r4, #0]
 800c1d8:	2203      	movs	r2, #3
 800c1da:	4650      	mov	r0, sl
 800c1dc:	f7f3 fff8 	bl	80001d0 <memchr>
 800c1e0:	b140      	cbz	r0, 800c1f4 <_vfiprintf_r+0x198>
 800c1e2:	2340      	movs	r3, #64	; 0x40
 800c1e4:	eba0 000a 	sub.w	r0, r0, sl
 800c1e8:	fa03 f000 	lsl.w	r0, r3, r0
 800c1ec:	9b04      	ldr	r3, [sp, #16]
 800c1ee:	4303      	orrs	r3, r0
 800c1f0:	3401      	adds	r4, #1
 800c1f2:	9304      	str	r3, [sp, #16]
 800c1f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c1f8:	482d      	ldr	r0, [pc, #180]	; (800c2b0 <_vfiprintf_r+0x254>)
 800c1fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c1fe:	2206      	movs	r2, #6
 800c200:	f7f3 ffe6 	bl	80001d0 <memchr>
 800c204:	2800      	cmp	r0, #0
 800c206:	d03f      	beq.n	800c288 <_vfiprintf_r+0x22c>
 800c208:	4b2a      	ldr	r3, [pc, #168]	; (800c2b4 <_vfiprintf_r+0x258>)
 800c20a:	bb1b      	cbnz	r3, 800c254 <_vfiprintf_r+0x1f8>
 800c20c:	9b03      	ldr	r3, [sp, #12]
 800c20e:	3307      	adds	r3, #7
 800c210:	f023 0307 	bic.w	r3, r3, #7
 800c214:	3308      	adds	r3, #8
 800c216:	9303      	str	r3, [sp, #12]
 800c218:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c21a:	443b      	add	r3, r7
 800c21c:	9309      	str	r3, [sp, #36]	; 0x24
 800c21e:	e767      	b.n	800c0f0 <_vfiprintf_r+0x94>
 800c220:	fb0c 3202 	mla	r2, ip, r2, r3
 800c224:	460c      	mov	r4, r1
 800c226:	2001      	movs	r0, #1
 800c228:	e7a5      	b.n	800c176 <_vfiprintf_r+0x11a>
 800c22a:	2300      	movs	r3, #0
 800c22c:	3401      	adds	r4, #1
 800c22e:	9305      	str	r3, [sp, #20]
 800c230:	4619      	mov	r1, r3
 800c232:	f04f 0c0a 	mov.w	ip, #10
 800c236:	4620      	mov	r0, r4
 800c238:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c23c:	3a30      	subs	r2, #48	; 0x30
 800c23e:	2a09      	cmp	r2, #9
 800c240:	d903      	bls.n	800c24a <_vfiprintf_r+0x1ee>
 800c242:	2b00      	cmp	r3, #0
 800c244:	d0c5      	beq.n	800c1d2 <_vfiprintf_r+0x176>
 800c246:	9105      	str	r1, [sp, #20]
 800c248:	e7c3      	b.n	800c1d2 <_vfiprintf_r+0x176>
 800c24a:	fb0c 2101 	mla	r1, ip, r1, r2
 800c24e:	4604      	mov	r4, r0
 800c250:	2301      	movs	r3, #1
 800c252:	e7f0      	b.n	800c236 <_vfiprintf_r+0x1da>
 800c254:	ab03      	add	r3, sp, #12
 800c256:	9300      	str	r3, [sp, #0]
 800c258:	462a      	mov	r2, r5
 800c25a:	4b17      	ldr	r3, [pc, #92]	; (800c2b8 <_vfiprintf_r+0x25c>)
 800c25c:	a904      	add	r1, sp, #16
 800c25e:	4630      	mov	r0, r6
 800c260:	f3af 8000 	nop.w
 800c264:	4607      	mov	r7, r0
 800c266:	1c78      	adds	r0, r7, #1
 800c268:	d1d6      	bne.n	800c218 <_vfiprintf_r+0x1bc>
 800c26a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c26c:	07d9      	lsls	r1, r3, #31
 800c26e:	d405      	bmi.n	800c27c <_vfiprintf_r+0x220>
 800c270:	89ab      	ldrh	r3, [r5, #12]
 800c272:	059a      	lsls	r2, r3, #22
 800c274:	d402      	bmi.n	800c27c <_vfiprintf_r+0x220>
 800c276:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c278:	f000 fdb9 	bl	800cdee <__retarget_lock_release_recursive>
 800c27c:	89ab      	ldrh	r3, [r5, #12]
 800c27e:	065b      	lsls	r3, r3, #25
 800c280:	f53f af12 	bmi.w	800c0a8 <_vfiprintf_r+0x4c>
 800c284:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c286:	e711      	b.n	800c0ac <_vfiprintf_r+0x50>
 800c288:	ab03      	add	r3, sp, #12
 800c28a:	9300      	str	r3, [sp, #0]
 800c28c:	462a      	mov	r2, r5
 800c28e:	4b0a      	ldr	r3, [pc, #40]	; (800c2b8 <_vfiprintf_r+0x25c>)
 800c290:	a904      	add	r1, sp, #16
 800c292:	4630      	mov	r0, r6
 800c294:	f000 f880 	bl	800c398 <_printf_i>
 800c298:	e7e4      	b.n	800c264 <_vfiprintf_r+0x208>
 800c29a:	bf00      	nop
 800c29c:	0800dc10 	.word	0x0800dc10
 800c2a0:	0800dc30 	.word	0x0800dc30
 800c2a4:	0800dbf0 	.word	0x0800dbf0
 800c2a8:	0800dbbc 	.word	0x0800dbbc
 800c2ac:	0800dbc2 	.word	0x0800dbc2
 800c2b0:	0800dbc6 	.word	0x0800dbc6
 800c2b4:	00000000 	.word	0x00000000
 800c2b8:	0800c037 	.word	0x0800c037

0800c2bc <_printf_common>:
 800c2bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c2c0:	4616      	mov	r6, r2
 800c2c2:	4699      	mov	r9, r3
 800c2c4:	688a      	ldr	r2, [r1, #8]
 800c2c6:	690b      	ldr	r3, [r1, #16]
 800c2c8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c2cc:	4293      	cmp	r3, r2
 800c2ce:	bfb8      	it	lt
 800c2d0:	4613      	movlt	r3, r2
 800c2d2:	6033      	str	r3, [r6, #0]
 800c2d4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c2d8:	4607      	mov	r7, r0
 800c2da:	460c      	mov	r4, r1
 800c2dc:	b10a      	cbz	r2, 800c2e2 <_printf_common+0x26>
 800c2de:	3301      	adds	r3, #1
 800c2e0:	6033      	str	r3, [r6, #0]
 800c2e2:	6823      	ldr	r3, [r4, #0]
 800c2e4:	0699      	lsls	r1, r3, #26
 800c2e6:	bf42      	ittt	mi
 800c2e8:	6833      	ldrmi	r3, [r6, #0]
 800c2ea:	3302      	addmi	r3, #2
 800c2ec:	6033      	strmi	r3, [r6, #0]
 800c2ee:	6825      	ldr	r5, [r4, #0]
 800c2f0:	f015 0506 	ands.w	r5, r5, #6
 800c2f4:	d106      	bne.n	800c304 <_printf_common+0x48>
 800c2f6:	f104 0a19 	add.w	sl, r4, #25
 800c2fa:	68e3      	ldr	r3, [r4, #12]
 800c2fc:	6832      	ldr	r2, [r6, #0]
 800c2fe:	1a9b      	subs	r3, r3, r2
 800c300:	42ab      	cmp	r3, r5
 800c302:	dc26      	bgt.n	800c352 <_printf_common+0x96>
 800c304:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c308:	1e13      	subs	r3, r2, #0
 800c30a:	6822      	ldr	r2, [r4, #0]
 800c30c:	bf18      	it	ne
 800c30e:	2301      	movne	r3, #1
 800c310:	0692      	lsls	r2, r2, #26
 800c312:	d42b      	bmi.n	800c36c <_printf_common+0xb0>
 800c314:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c318:	4649      	mov	r1, r9
 800c31a:	4638      	mov	r0, r7
 800c31c:	47c0      	blx	r8
 800c31e:	3001      	adds	r0, #1
 800c320:	d01e      	beq.n	800c360 <_printf_common+0xa4>
 800c322:	6823      	ldr	r3, [r4, #0]
 800c324:	68e5      	ldr	r5, [r4, #12]
 800c326:	6832      	ldr	r2, [r6, #0]
 800c328:	f003 0306 	and.w	r3, r3, #6
 800c32c:	2b04      	cmp	r3, #4
 800c32e:	bf08      	it	eq
 800c330:	1aad      	subeq	r5, r5, r2
 800c332:	68a3      	ldr	r3, [r4, #8]
 800c334:	6922      	ldr	r2, [r4, #16]
 800c336:	bf0c      	ite	eq
 800c338:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c33c:	2500      	movne	r5, #0
 800c33e:	4293      	cmp	r3, r2
 800c340:	bfc4      	itt	gt
 800c342:	1a9b      	subgt	r3, r3, r2
 800c344:	18ed      	addgt	r5, r5, r3
 800c346:	2600      	movs	r6, #0
 800c348:	341a      	adds	r4, #26
 800c34a:	42b5      	cmp	r5, r6
 800c34c:	d11a      	bne.n	800c384 <_printf_common+0xc8>
 800c34e:	2000      	movs	r0, #0
 800c350:	e008      	b.n	800c364 <_printf_common+0xa8>
 800c352:	2301      	movs	r3, #1
 800c354:	4652      	mov	r2, sl
 800c356:	4649      	mov	r1, r9
 800c358:	4638      	mov	r0, r7
 800c35a:	47c0      	blx	r8
 800c35c:	3001      	adds	r0, #1
 800c35e:	d103      	bne.n	800c368 <_printf_common+0xac>
 800c360:	f04f 30ff 	mov.w	r0, #4294967295
 800c364:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c368:	3501      	adds	r5, #1
 800c36a:	e7c6      	b.n	800c2fa <_printf_common+0x3e>
 800c36c:	18e1      	adds	r1, r4, r3
 800c36e:	1c5a      	adds	r2, r3, #1
 800c370:	2030      	movs	r0, #48	; 0x30
 800c372:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c376:	4422      	add	r2, r4
 800c378:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c37c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c380:	3302      	adds	r3, #2
 800c382:	e7c7      	b.n	800c314 <_printf_common+0x58>
 800c384:	2301      	movs	r3, #1
 800c386:	4622      	mov	r2, r4
 800c388:	4649      	mov	r1, r9
 800c38a:	4638      	mov	r0, r7
 800c38c:	47c0      	blx	r8
 800c38e:	3001      	adds	r0, #1
 800c390:	d0e6      	beq.n	800c360 <_printf_common+0xa4>
 800c392:	3601      	adds	r6, #1
 800c394:	e7d9      	b.n	800c34a <_printf_common+0x8e>
	...

0800c398 <_printf_i>:
 800c398:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c39c:	7e0f      	ldrb	r7, [r1, #24]
 800c39e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c3a0:	2f78      	cmp	r7, #120	; 0x78
 800c3a2:	4691      	mov	r9, r2
 800c3a4:	4680      	mov	r8, r0
 800c3a6:	460c      	mov	r4, r1
 800c3a8:	469a      	mov	sl, r3
 800c3aa:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c3ae:	d807      	bhi.n	800c3c0 <_printf_i+0x28>
 800c3b0:	2f62      	cmp	r7, #98	; 0x62
 800c3b2:	d80a      	bhi.n	800c3ca <_printf_i+0x32>
 800c3b4:	2f00      	cmp	r7, #0
 800c3b6:	f000 80d8 	beq.w	800c56a <_printf_i+0x1d2>
 800c3ba:	2f58      	cmp	r7, #88	; 0x58
 800c3bc:	f000 80a3 	beq.w	800c506 <_printf_i+0x16e>
 800c3c0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c3c4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c3c8:	e03a      	b.n	800c440 <_printf_i+0xa8>
 800c3ca:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c3ce:	2b15      	cmp	r3, #21
 800c3d0:	d8f6      	bhi.n	800c3c0 <_printf_i+0x28>
 800c3d2:	a101      	add	r1, pc, #4	; (adr r1, 800c3d8 <_printf_i+0x40>)
 800c3d4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c3d8:	0800c431 	.word	0x0800c431
 800c3dc:	0800c445 	.word	0x0800c445
 800c3e0:	0800c3c1 	.word	0x0800c3c1
 800c3e4:	0800c3c1 	.word	0x0800c3c1
 800c3e8:	0800c3c1 	.word	0x0800c3c1
 800c3ec:	0800c3c1 	.word	0x0800c3c1
 800c3f0:	0800c445 	.word	0x0800c445
 800c3f4:	0800c3c1 	.word	0x0800c3c1
 800c3f8:	0800c3c1 	.word	0x0800c3c1
 800c3fc:	0800c3c1 	.word	0x0800c3c1
 800c400:	0800c3c1 	.word	0x0800c3c1
 800c404:	0800c551 	.word	0x0800c551
 800c408:	0800c475 	.word	0x0800c475
 800c40c:	0800c533 	.word	0x0800c533
 800c410:	0800c3c1 	.word	0x0800c3c1
 800c414:	0800c3c1 	.word	0x0800c3c1
 800c418:	0800c573 	.word	0x0800c573
 800c41c:	0800c3c1 	.word	0x0800c3c1
 800c420:	0800c475 	.word	0x0800c475
 800c424:	0800c3c1 	.word	0x0800c3c1
 800c428:	0800c3c1 	.word	0x0800c3c1
 800c42c:	0800c53b 	.word	0x0800c53b
 800c430:	682b      	ldr	r3, [r5, #0]
 800c432:	1d1a      	adds	r2, r3, #4
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	602a      	str	r2, [r5, #0]
 800c438:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c43c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c440:	2301      	movs	r3, #1
 800c442:	e0a3      	b.n	800c58c <_printf_i+0x1f4>
 800c444:	6820      	ldr	r0, [r4, #0]
 800c446:	6829      	ldr	r1, [r5, #0]
 800c448:	0606      	lsls	r6, r0, #24
 800c44a:	f101 0304 	add.w	r3, r1, #4
 800c44e:	d50a      	bpl.n	800c466 <_printf_i+0xce>
 800c450:	680e      	ldr	r6, [r1, #0]
 800c452:	602b      	str	r3, [r5, #0]
 800c454:	2e00      	cmp	r6, #0
 800c456:	da03      	bge.n	800c460 <_printf_i+0xc8>
 800c458:	232d      	movs	r3, #45	; 0x2d
 800c45a:	4276      	negs	r6, r6
 800c45c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c460:	485e      	ldr	r0, [pc, #376]	; (800c5dc <_printf_i+0x244>)
 800c462:	230a      	movs	r3, #10
 800c464:	e019      	b.n	800c49a <_printf_i+0x102>
 800c466:	680e      	ldr	r6, [r1, #0]
 800c468:	602b      	str	r3, [r5, #0]
 800c46a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800c46e:	bf18      	it	ne
 800c470:	b236      	sxthne	r6, r6
 800c472:	e7ef      	b.n	800c454 <_printf_i+0xbc>
 800c474:	682b      	ldr	r3, [r5, #0]
 800c476:	6820      	ldr	r0, [r4, #0]
 800c478:	1d19      	adds	r1, r3, #4
 800c47a:	6029      	str	r1, [r5, #0]
 800c47c:	0601      	lsls	r1, r0, #24
 800c47e:	d501      	bpl.n	800c484 <_printf_i+0xec>
 800c480:	681e      	ldr	r6, [r3, #0]
 800c482:	e002      	b.n	800c48a <_printf_i+0xf2>
 800c484:	0646      	lsls	r6, r0, #25
 800c486:	d5fb      	bpl.n	800c480 <_printf_i+0xe8>
 800c488:	881e      	ldrh	r6, [r3, #0]
 800c48a:	4854      	ldr	r0, [pc, #336]	; (800c5dc <_printf_i+0x244>)
 800c48c:	2f6f      	cmp	r7, #111	; 0x6f
 800c48e:	bf0c      	ite	eq
 800c490:	2308      	moveq	r3, #8
 800c492:	230a      	movne	r3, #10
 800c494:	2100      	movs	r1, #0
 800c496:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c49a:	6865      	ldr	r5, [r4, #4]
 800c49c:	60a5      	str	r5, [r4, #8]
 800c49e:	2d00      	cmp	r5, #0
 800c4a0:	bfa2      	ittt	ge
 800c4a2:	6821      	ldrge	r1, [r4, #0]
 800c4a4:	f021 0104 	bicge.w	r1, r1, #4
 800c4a8:	6021      	strge	r1, [r4, #0]
 800c4aa:	b90e      	cbnz	r6, 800c4b0 <_printf_i+0x118>
 800c4ac:	2d00      	cmp	r5, #0
 800c4ae:	d04d      	beq.n	800c54c <_printf_i+0x1b4>
 800c4b0:	4615      	mov	r5, r2
 800c4b2:	fbb6 f1f3 	udiv	r1, r6, r3
 800c4b6:	fb03 6711 	mls	r7, r3, r1, r6
 800c4ba:	5dc7      	ldrb	r7, [r0, r7]
 800c4bc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c4c0:	4637      	mov	r7, r6
 800c4c2:	42bb      	cmp	r3, r7
 800c4c4:	460e      	mov	r6, r1
 800c4c6:	d9f4      	bls.n	800c4b2 <_printf_i+0x11a>
 800c4c8:	2b08      	cmp	r3, #8
 800c4ca:	d10b      	bne.n	800c4e4 <_printf_i+0x14c>
 800c4cc:	6823      	ldr	r3, [r4, #0]
 800c4ce:	07de      	lsls	r6, r3, #31
 800c4d0:	d508      	bpl.n	800c4e4 <_printf_i+0x14c>
 800c4d2:	6923      	ldr	r3, [r4, #16]
 800c4d4:	6861      	ldr	r1, [r4, #4]
 800c4d6:	4299      	cmp	r1, r3
 800c4d8:	bfde      	ittt	le
 800c4da:	2330      	movle	r3, #48	; 0x30
 800c4dc:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c4e0:	f105 35ff 	addle.w	r5, r5, #4294967295
 800c4e4:	1b52      	subs	r2, r2, r5
 800c4e6:	6122      	str	r2, [r4, #16]
 800c4e8:	f8cd a000 	str.w	sl, [sp]
 800c4ec:	464b      	mov	r3, r9
 800c4ee:	aa03      	add	r2, sp, #12
 800c4f0:	4621      	mov	r1, r4
 800c4f2:	4640      	mov	r0, r8
 800c4f4:	f7ff fee2 	bl	800c2bc <_printf_common>
 800c4f8:	3001      	adds	r0, #1
 800c4fa:	d14c      	bne.n	800c596 <_printf_i+0x1fe>
 800c4fc:	f04f 30ff 	mov.w	r0, #4294967295
 800c500:	b004      	add	sp, #16
 800c502:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c506:	4835      	ldr	r0, [pc, #212]	; (800c5dc <_printf_i+0x244>)
 800c508:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800c50c:	6829      	ldr	r1, [r5, #0]
 800c50e:	6823      	ldr	r3, [r4, #0]
 800c510:	f851 6b04 	ldr.w	r6, [r1], #4
 800c514:	6029      	str	r1, [r5, #0]
 800c516:	061d      	lsls	r5, r3, #24
 800c518:	d514      	bpl.n	800c544 <_printf_i+0x1ac>
 800c51a:	07df      	lsls	r7, r3, #31
 800c51c:	bf44      	itt	mi
 800c51e:	f043 0320 	orrmi.w	r3, r3, #32
 800c522:	6023      	strmi	r3, [r4, #0]
 800c524:	b91e      	cbnz	r6, 800c52e <_printf_i+0x196>
 800c526:	6823      	ldr	r3, [r4, #0]
 800c528:	f023 0320 	bic.w	r3, r3, #32
 800c52c:	6023      	str	r3, [r4, #0]
 800c52e:	2310      	movs	r3, #16
 800c530:	e7b0      	b.n	800c494 <_printf_i+0xfc>
 800c532:	6823      	ldr	r3, [r4, #0]
 800c534:	f043 0320 	orr.w	r3, r3, #32
 800c538:	6023      	str	r3, [r4, #0]
 800c53a:	2378      	movs	r3, #120	; 0x78
 800c53c:	4828      	ldr	r0, [pc, #160]	; (800c5e0 <_printf_i+0x248>)
 800c53e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c542:	e7e3      	b.n	800c50c <_printf_i+0x174>
 800c544:	0659      	lsls	r1, r3, #25
 800c546:	bf48      	it	mi
 800c548:	b2b6      	uxthmi	r6, r6
 800c54a:	e7e6      	b.n	800c51a <_printf_i+0x182>
 800c54c:	4615      	mov	r5, r2
 800c54e:	e7bb      	b.n	800c4c8 <_printf_i+0x130>
 800c550:	682b      	ldr	r3, [r5, #0]
 800c552:	6826      	ldr	r6, [r4, #0]
 800c554:	6961      	ldr	r1, [r4, #20]
 800c556:	1d18      	adds	r0, r3, #4
 800c558:	6028      	str	r0, [r5, #0]
 800c55a:	0635      	lsls	r5, r6, #24
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	d501      	bpl.n	800c564 <_printf_i+0x1cc>
 800c560:	6019      	str	r1, [r3, #0]
 800c562:	e002      	b.n	800c56a <_printf_i+0x1d2>
 800c564:	0670      	lsls	r0, r6, #25
 800c566:	d5fb      	bpl.n	800c560 <_printf_i+0x1c8>
 800c568:	8019      	strh	r1, [r3, #0]
 800c56a:	2300      	movs	r3, #0
 800c56c:	6123      	str	r3, [r4, #16]
 800c56e:	4615      	mov	r5, r2
 800c570:	e7ba      	b.n	800c4e8 <_printf_i+0x150>
 800c572:	682b      	ldr	r3, [r5, #0]
 800c574:	1d1a      	adds	r2, r3, #4
 800c576:	602a      	str	r2, [r5, #0]
 800c578:	681d      	ldr	r5, [r3, #0]
 800c57a:	6862      	ldr	r2, [r4, #4]
 800c57c:	2100      	movs	r1, #0
 800c57e:	4628      	mov	r0, r5
 800c580:	f7f3 fe26 	bl	80001d0 <memchr>
 800c584:	b108      	cbz	r0, 800c58a <_printf_i+0x1f2>
 800c586:	1b40      	subs	r0, r0, r5
 800c588:	6060      	str	r0, [r4, #4]
 800c58a:	6863      	ldr	r3, [r4, #4]
 800c58c:	6123      	str	r3, [r4, #16]
 800c58e:	2300      	movs	r3, #0
 800c590:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c594:	e7a8      	b.n	800c4e8 <_printf_i+0x150>
 800c596:	6923      	ldr	r3, [r4, #16]
 800c598:	462a      	mov	r2, r5
 800c59a:	4649      	mov	r1, r9
 800c59c:	4640      	mov	r0, r8
 800c59e:	47d0      	blx	sl
 800c5a0:	3001      	adds	r0, #1
 800c5a2:	d0ab      	beq.n	800c4fc <_printf_i+0x164>
 800c5a4:	6823      	ldr	r3, [r4, #0]
 800c5a6:	079b      	lsls	r3, r3, #30
 800c5a8:	d413      	bmi.n	800c5d2 <_printf_i+0x23a>
 800c5aa:	68e0      	ldr	r0, [r4, #12]
 800c5ac:	9b03      	ldr	r3, [sp, #12]
 800c5ae:	4298      	cmp	r0, r3
 800c5b0:	bfb8      	it	lt
 800c5b2:	4618      	movlt	r0, r3
 800c5b4:	e7a4      	b.n	800c500 <_printf_i+0x168>
 800c5b6:	2301      	movs	r3, #1
 800c5b8:	4632      	mov	r2, r6
 800c5ba:	4649      	mov	r1, r9
 800c5bc:	4640      	mov	r0, r8
 800c5be:	47d0      	blx	sl
 800c5c0:	3001      	adds	r0, #1
 800c5c2:	d09b      	beq.n	800c4fc <_printf_i+0x164>
 800c5c4:	3501      	adds	r5, #1
 800c5c6:	68e3      	ldr	r3, [r4, #12]
 800c5c8:	9903      	ldr	r1, [sp, #12]
 800c5ca:	1a5b      	subs	r3, r3, r1
 800c5cc:	42ab      	cmp	r3, r5
 800c5ce:	dcf2      	bgt.n	800c5b6 <_printf_i+0x21e>
 800c5d0:	e7eb      	b.n	800c5aa <_printf_i+0x212>
 800c5d2:	2500      	movs	r5, #0
 800c5d4:	f104 0619 	add.w	r6, r4, #25
 800c5d8:	e7f5      	b.n	800c5c6 <_printf_i+0x22e>
 800c5da:	bf00      	nop
 800c5dc:	0800dbcd 	.word	0x0800dbcd
 800c5e0:	0800dbde 	.word	0x0800dbde

0800c5e4 <iprintf>:
 800c5e4:	b40f      	push	{r0, r1, r2, r3}
 800c5e6:	4b0a      	ldr	r3, [pc, #40]	; (800c610 <iprintf+0x2c>)
 800c5e8:	b513      	push	{r0, r1, r4, lr}
 800c5ea:	681c      	ldr	r4, [r3, #0]
 800c5ec:	b124      	cbz	r4, 800c5f8 <iprintf+0x14>
 800c5ee:	69a3      	ldr	r3, [r4, #24]
 800c5f0:	b913      	cbnz	r3, 800c5f8 <iprintf+0x14>
 800c5f2:	4620      	mov	r0, r4
 800c5f4:	f000 fb5c 	bl	800ccb0 <__sinit>
 800c5f8:	ab05      	add	r3, sp, #20
 800c5fa:	9a04      	ldr	r2, [sp, #16]
 800c5fc:	68a1      	ldr	r1, [r4, #8]
 800c5fe:	9301      	str	r3, [sp, #4]
 800c600:	4620      	mov	r0, r4
 800c602:	f7ff fd2b 	bl	800c05c <_vfiprintf_r>
 800c606:	b002      	add	sp, #8
 800c608:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c60c:	b004      	add	sp, #16
 800c60e:	4770      	bx	lr
 800c610:	200000ac 	.word	0x200000ac

0800c614 <putchar>:
 800c614:	b538      	push	{r3, r4, r5, lr}
 800c616:	4b08      	ldr	r3, [pc, #32]	; (800c638 <putchar+0x24>)
 800c618:	681c      	ldr	r4, [r3, #0]
 800c61a:	4605      	mov	r5, r0
 800c61c:	b124      	cbz	r4, 800c628 <putchar+0x14>
 800c61e:	69a3      	ldr	r3, [r4, #24]
 800c620:	b913      	cbnz	r3, 800c628 <putchar+0x14>
 800c622:	4620      	mov	r0, r4
 800c624:	f000 fb44 	bl	800ccb0 <__sinit>
 800c628:	68a2      	ldr	r2, [r4, #8]
 800c62a:	4629      	mov	r1, r5
 800c62c:	4620      	mov	r0, r4
 800c62e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c632:	f000 be01 	b.w	800d238 <_putc_r>
 800c636:	bf00      	nop
 800c638:	200000ac 	.word	0x200000ac

0800c63c <_puts_r>:
 800c63c:	b570      	push	{r4, r5, r6, lr}
 800c63e:	460e      	mov	r6, r1
 800c640:	4605      	mov	r5, r0
 800c642:	b118      	cbz	r0, 800c64c <_puts_r+0x10>
 800c644:	6983      	ldr	r3, [r0, #24]
 800c646:	b90b      	cbnz	r3, 800c64c <_puts_r+0x10>
 800c648:	f000 fb32 	bl	800ccb0 <__sinit>
 800c64c:	69ab      	ldr	r3, [r5, #24]
 800c64e:	68ac      	ldr	r4, [r5, #8]
 800c650:	b913      	cbnz	r3, 800c658 <_puts_r+0x1c>
 800c652:	4628      	mov	r0, r5
 800c654:	f000 fb2c 	bl	800ccb0 <__sinit>
 800c658:	4b2c      	ldr	r3, [pc, #176]	; (800c70c <_puts_r+0xd0>)
 800c65a:	429c      	cmp	r4, r3
 800c65c:	d120      	bne.n	800c6a0 <_puts_r+0x64>
 800c65e:	686c      	ldr	r4, [r5, #4]
 800c660:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c662:	07db      	lsls	r3, r3, #31
 800c664:	d405      	bmi.n	800c672 <_puts_r+0x36>
 800c666:	89a3      	ldrh	r3, [r4, #12]
 800c668:	0598      	lsls	r0, r3, #22
 800c66a:	d402      	bmi.n	800c672 <_puts_r+0x36>
 800c66c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c66e:	f000 fbbd 	bl	800cdec <__retarget_lock_acquire_recursive>
 800c672:	89a3      	ldrh	r3, [r4, #12]
 800c674:	0719      	lsls	r1, r3, #28
 800c676:	d51d      	bpl.n	800c6b4 <_puts_r+0x78>
 800c678:	6923      	ldr	r3, [r4, #16]
 800c67a:	b1db      	cbz	r3, 800c6b4 <_puts_r+0x78>
 800c67c:	3e01      	subs	r6, #1
 800c67e:	68a3      	ldr	r3, [r4, #8]
 800c680:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800c684:	3b01      	subs	r3, #1
 800c686:	60a3      	str	r3, [r4, #8]
 800c688:	bb39      	cbnz	r1, 800c6da <_puts_r+0x9e>
 800c68a:	2b00      	cmp	r3, #0
 800c68c:	da38      	bge.n	800c700 <_puts_r+0xc4>
 800c68e:	4622      	mov	r2, r4
 800c690:	210a      	movs	r1, #10
 800c692:	4628      	mov	r0, r5
 800c694:	f000 f92e 	bl	800c8f4 <__swbuf_r>
 800c698:	3001      	adds	r0, #1
 800c69a:	d011      	beq.n	800c6c0 <_puts_r+0x84>
 800c69c:	250a      	movs	r5, #10
 800c69e:	e011      	b.n	800c6c4 <_puts_r+0x88>
 800c6a0:	4b1b      	ldr	r3, [pc, #108]	; (800c710 <_puts_r+0xd4>)
 800c6a2:	429c      	cmp	r4, r3
 800c6a4:	d101      	bne.n	800c6aa <_puts_r+0x6e>
 800c6a6:	68ac      	ldr	r4, [r5, #8]
 800c6a8:	e7da      	b.n	800c660 <_puts_r+0x24>
 800c6aa:	4b1a      	ldr	r3, [pc, #104]	; (800c714 <_puts_r+0xd8>)
 800c6ac:	429c      	cmp	r4, r3
 800c6ae:	bf08      	it	eq
 800c6b0:	68ec      	ldreq	r4, [r5, #12]
 800c6b2:	e7d5      	b.n	800c660 <_puts_r+0x24>
 800c6b4:	4621      	mov	r1, r4
 800c6b6:	4628      	mov	r0, r5
 800c6b8:	f000 f96e 	bl	800c998 <__swsetup_r>
 800c6bc:	2800      	cmp	r0, #0
 800c6be:	d0dd      	beq.n	800c67c <_puts_r+0x40>
 800c6c0:	f04f 35ff 	mov.w	r5, #4294967295
 800c6c4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c6c6:	07da      	lsls	r2, r3, #31
 800c6c8:	d405      	bmi.n	800c6d6 <_puts_r+0x9a>
 800c6ca:	89a3      	ldrh	r3, [r4, #12]
 800c6cc:	059b      	lsls	r3, r3, #22
 800c6ce:	d402      	bmi.n	800c6d6 <_puts_r+0x9a>
 800c6d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c6d2:	f000 fb8c 	bl	800cdee <__retarget_lock_release_recursive>
 800c6d6:	4628      	mov	r0, r5
 800c6d8:	bd70      	pop	{r4, r5, r6, pc}
 800c6da:	2b00      	cmp	r3, #0
 800c6dc:	da04      	bge.n	800c6e8 <_puts_r+0xac>
 800c6de:	69a2      	ldr	r2, [r4, #24]
 800c6e0:	429a      	cmp	r2, r3
 800c6e2:	dc06      	bgt.n	800c6f2 <_puts_r+0xb6>
 800c6e4:	290a      	cmp	r1, #10
 800c6e6:	d004      	beq.n	800c6f2 <_puts_r+0xb6>
 800c6e8:	6823      	ldr	r3, [r4, #0]
 800c6ea:	1c5a      	adds	r2, r3, #1
 800c6ec:	6022      	str	r2, [r4, #0]
 800c6ee:	7019      	strb	r1, [r3, #0]
 800c6f0:	e7c5      	b.n	800c67e <_puts_r+0x42>
 800c6f2:	4622      	mov	r2, r4
 800c6f4:	4628      	mov	r0, r5
 800c6f6:	f000 f8fd 	bl	800c8f4 <__swbuf_r>
 800c6fa:	3001      	adds	r0, #1
 800c6fc:	d1bf      	bne.n	800c67e <_puts_r+0x42>
 800c6fe:	e7df      	b.n	800c6c0 <_puts_r+0x84>
 800c700:	6823      	ldr	r3, [r4, #0]
 800c702:	250a      	movs	r5, #10
 800c704:	1c5a      	adds	r2, r3, #1
 800c706:	6022      	str	r2, [r4, #0]
 800c708:	701d      	strb	r5, [r3, #0]
 800c70a:	e7db      	b.n	800c6c4 <_puts_r+0x88>
 800c70c:	0800dc10 	.word	0x0800dc10
 800c710:	0800dc30 	.word	0x0800dc30
 800c714:	0800dbf0 	.word	0x0800dbf0

0800c718 <puts>:
 800c718:	4b02      	ldr	r3, [pc, #8]	; (800c724 <puts+0xc>)
 800c71a:	4601      	mov	r1, r0
 800c71c:	6818      	ldr	r0, [r3, #0]
 800c71e:	f7ff bf8d 	b.w	800c63c <_puts_r>
 800c722:	bf00      	nop
 800c724:	200000ac 	.word	0x200000ac

0800c728 <setvbuf>:
 800c728:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800c72c:	461d      	mov	r5, r3
 800c72e:	4b5d      	ldr	r3, [pc, #372]	; (800c8a4 <setvbuf+0x17c>)
 800c730:	681f      	ldr	r7, [r3, #0]
 800c732:	4604      	mov	r4, r0
 800c734:	460e      	mov	r6, r1
 800c736:	4690      	mov	r8, r2
 800c738:	b127      	cbz	r7, 800c744 <setvbuf+0x1c>
 800c73a:	69bb      	ldr	r3, [r7, #24]
 800c73c:	b913      	cbnz	r3, 800c744 <setvbuf+0x1c>
 800c73e:	4638      	mov	r0, r7
 800c740:	f000 fab6 	bl	800ccb0 <__sinit>
 800c744:	4b58      	ldr	r3, [pc, #352]	; (800c8a8 <setvbuf+0x180>)
 800c746:	429c      	cmp	r4, r3
 800c748:	d167      	bne.n	800c81a <setvbuf+0xf2>
 800c74a:	687c      	ldr	r4, [r7, #4]
 800c74c:	f1b8 0f02 	cmp.w	r8, #2
 800c750:	d006      	beq.n	800c760 <setvbuf+0x38>
 800c752:	f1b8 0f01 	cmp.w	r8, #1
 800c756:	f200 809f 	bhi.w	800c898 <setvbuf+0x170>
 800c75a:	2d00      	cmp	r5, #0
 800c75c:	f2c0 809c 	blt.w	800c898 <setvbuf+0x170>
 800c760:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c762:	07db      	lsls	r3, r3, #31
 800c764:	d405      	bmi.n	800c772 <setvbuf+0x4a>
 800c766:	89a3      	ldrh	r3, [r4, #12]
 800c768:	0598      	lsls	r0, r3, #22
 800c76a:	d402      	bmi.n	800c772 <setvbuf+0x4a>
 800c76c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c76e:	f000 fb3d 	bl	800cdec <__retarget_lock_acquire_recursive>
 800c772:	4621      	mov	r1, r4
 800c774:	4638      	mov	r0, r7
 800c776:	f000 fa07 	bl	800cb88 <_fflush_r>
 800c77a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c77c:	b141      	cbz	r1, 800c790 <setvbuf+0x68>
 800c77e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c782:	4299      	cmp	r1, r3
 800c784:	d002      	beq.n	800c78c <setvbuf+0x64>
 800c786:	4638      	mov	r0, r7
 800c788:	f7ff fb62 	bl	800be50 <_free_r>
 800c78c:	2300      	movs	r3, #0
 800c78e:	6363      	str	r3, [r4, #52]	; 0x34
 800c790:	2300      	movs	r3, #0
 800c792:	61a3      	str	r3, [r4, #24]
 800c794:	6063      	str	r3, [r4, #4]
 800c796:	89a3      	ldrh	r3, [r4, #12]
 800c798:	0619      	lsls	r1, r3, #24
 800c79a:	d503      	bpl.n	800c7a4 <setvbuf+0x7c>
 800c79c:	6921      	ldr	r1, [r4, #16]
 800c79e:	4638      	mov	r0, r7
 800c7a0:	f7ff fb56 	bl	800be50 <_free_r>
 800c7a4:	89a3      	ldrh	r3, [r4, #12]
 800c7a6:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800c7aa:	f023 0303 	bic.w	r3, r3, #3
 800c7ae:	f1b8 0f02 	cmp.w	r8, #2
 800c7b2:	81a3      	strh	r3, [r4, #12]
 800c7b4:	d06c      	beq.n	800c890 <setvbuf+0x168>
 800c7b6:	ab01      	add	r3, sp, #4
 800c7b8:	466a      	mov	r2, sp
 800c7ba:	4621      	mov	r1, r4
 800c7bc:	4638      	mov	r0, r7
 800c7be:	f000 fb17 	bl	800cdf0 <__swhatbuf_r>
 800c7c2:	89a3      	ldrh	r3, [r4, #12]
 800c7c4:	4318      	orrs	r0, r3
 800c7c6:	81a0      	strh	r0, [r4, #12]
 800c7c8:	2d00      	cmp	r5, #0
 800c7ca:	d130      	bne.n	800c82e <setvbuf+0x106>
 800c7cc:	9d00      	ldr	r5, [sp, #0]
 800c7ce:	4628      	mov	r0, r5
 800c7d0:	f7ff fb2e 	bl	800be30 <malloc>
 800c7d4:	4606      	mov	r6, r0
 800c7d6:	2800      	cmp	r0, #0
 800c7d8:	d155      	bne.n	800c886 <setvbuf+0x15e>
 800c7da:	f8dd 9000 	ldr.w	r9, [sp]
 800c7de:	45a9      	cmp	r9, r5
 800c7e0:	d14a      	bne.n	800c878 <setvbuf+0x150>
 800c7e2:	f04f 35ff 	mov.w	r5, #4294967295
 800c7e6:	2200      	movs	r2, #0
 800c7e8:	60a2      	str	r2, [r4, #8]
 800c7ea:	f104 0247 	add.w	r2, r4, #71	; 0x47
 800c7ee:	6022      	str	r2, [r4, #0]
 800c7f0:	6122      	str	r2, [r4, #16]
 800c7f2:	2201      	movs	r2, #1
 800c7f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c7f8:	6162      	str	r2, [r4, #20]
 800c7fa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c7fc:	f043 0302 	orr.w	r3, r3, #2
 800c800:	07d2      	lsls	r2, r2, #31
 800c802:	81a3      	strh	r3, [r4, #12]
 800c804:	d405      	bmi.n	800c812 <setvbuf+0xea>
 800c806:	f413 7f00 	tst.w	r3, #512	; 0x200
 800c80a:	d102      	bne.n	800c812 <setvbuf+0xea>
 800c80c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c80e:	f000 faee 	bl	800cdee <__retarget_lock_release_recursive>
 800c812:	4628      	mov	r0, r5
 800c814:	b003      	add	sp, #12
 800c816:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c81a:	4b24      	ldr	r3, [pc, #144]	; (800c8ac <setvbuf+0x184>)
 800c81c:	429c      	cmp	r4, r3
 800c81e:	d101      	bne.n	800c824 <setvbuf+0xfc>
 800c820:	68bc      	ldr	r4, [r7, #8]
 800c822:	e793      	b.n	800c74c <setvbuf+0x24>
 800c824:	4b22      	ldr	r3, [pc, #136]	; (800c8b0 <setvbuf+0x188>)
 800c826:	429c      	cmp	r4, r3
 800c828:	bf08      	it	eq
 800c82a:	68fc      	ldreq	r4, [r7, #12]
 800c82c:	e78e      	b.n	800c74c <setvbuf+0x24>
 800c82e:	2e00      	cmp	r6, #0
 800c830:	d0cd      	beq.n	800c7ce <setvbuf+0xa6>
 800c832:	69bb      	ldr	r3, [r7, #24]
 800c834:	b913      	cbnz	r3, 800c83c <setvbuf+0x114>
 800c836:	4638      	mov	r0, r7
 800c838:	f000 fa3a 	bl	800ccb0 <__sinit>
 800c83c:	f1b8 0f01 	cmp.w	r8, #1
 800c840:	bf08      	it	eq
 800c842:	89a3      	ldrheq	r3, [r4, #12]
 800c844:	6026      	str	r6, [r4, #0]
 800c846:	bf04      	itt	eq
 800c848:	f043 0301 	orreq.w	r3, r3, #1
 800c84c:	81a3      	strheq	r3, [r4, #12]
 800c84e:	89a2      	ldrh	r2, [r4, #12]
 800c850:	f012 0308 	ands.w	r3, r2, #8
 800c854:	e9c4 6504 	strd	r6, r5, [r4, #16]
 800c858:	d01c      	beq.n	800c894 <setvbuf+0x16c>
 800c85a:	07d3      	lsls	r3, r2, #31
 800c85c:	bf41      	itttt	mi
 800c85e:	2300      	movmi	r3, #0
 800c860:	426d      	negmi	r5, r5
 800c862:	60a3      	strmi	r3, [r4, #8]
 800c864:	61a5      	strmi	r5, [r4, #24]
 800c866:	bf58      	it	pl
 800c868:	60a5      	strpl	r5, [r4, #8]
 800c86a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800c86c:	f015 0501 	ands.w	r5, r5, #1
 800c870:	d115      	bne.n	800c89e <setvbuf+0x176>
 800c872:	f412 7f00 	tst.w	r2, #512	; 0x200
 800c876:	e7c8      	b.n	800c80a <setvbuf+0xe2>
 800c878:	4648      	mov	r0, r9
 800c87a:	f7ff fad9 	bl	800be30 <malloc>
 800c87e:	4606      	mov	r6, r0
 800c880:	2800      	cmp	r0, #0
 800c882:	d0ae      	beq.n	800c7e2 <setvbuf+0xba>
 800c884:	464d      	mov	r5, r9
 800c886:	89a3      	ldrh	r3, [r4, #12]
 800c888:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c88c:	81a3      	strh	r3, [r4, #12]
 800c88e:	e7d0      	b.n	800c832 <setvbuf+0x10a>
 800c890:	2500      	movs	r5, #0
 800c892:	e7a8      	b.n	800c7e6 <setvbuf+0xbe>
 800c894:	60a3      	str	r3, [r4, #8]
 800c896:	e7e8      	b.n	800c86a <setvbuf+0x142>
 800c898:	f04f 35ff 	mov.w	r5, #4294967295
 800c89c:	e7b9      	b.n	800c812 <setvbuf+0xea>
 800c89e:	2500      	movs	r5, #0
 800c8a0:	e7b7      	b.n	800c812 <setvbuf+0xea>
 800c8a2:	bf00      	nop
 800c8a4:	200000ac 	.word	0x200000ac
 800c8a8:	0800dc10 	.word	0x0800dc10
 800c8ac:	0800dc30 	.word	0x0800dc30
 800c8b0:	0800dbf0 	.word	0x0800dbf0

0800c8b4 <siprintf>:
 800c8b4:	b40e      	push	{r1, r2, r3}
 800c8b6:	b500      	push	{lr}
 800c8b8:	b09c      	sub	sp, #112	; 0x70
 800c8ba:	ab1d      	add	r3, sp, #116	; 0x74
 800c8bc:	9002      	str	r0, [sp, #8]
 800c8be:	9006      	str	r0, [sp, #24]
 800c8c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800c8c4:	4809      	ldr	r0, [pc, #36]	; (800c8ec <siprintf+0x38>)
 800c8c6:	9107      	str	r1, [sp, #28]
 800c8c8:	9104      	str	r1, [sp, #16]
 800c8ca:	4909      	ldr	r1, [pc, #36]	; (800c8f0 <siprintf+0x3c>)
 800c8cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800c8d0:	9105      	str	r1, [sp, #20]
 800c8d2:	6800      	ldr	r0, [r0, #0]
 800c8d4:	9301      	str	r3, [sp, #4]
 800c8d6:	a902      	add	r1, sp, #8
 800c8d8:	f000 fbae 	bl	800d038 <_svfiprintf_r>
 800c8dc:	9b02      	ldr	r3, [sp, #8]
 800c8de:	2200      	movs	r2, #0
 800c8e0:	701a      	strb	r2, [r3, #0]
 800c8e2:	b01c      	add	sp, #112	; 0x70
 800c8e4:	f85d eb04 	ldr.w	lr, [sp], #4
 800c8e8:	b003      	add	sp, #12
 800c8ea:	4770      	bx	lr
 800c8ec:	200000ac 	.word	0x200000ac
 800c8f0:	ffff0208 	.word	0xffff0208

0800c8f4 <__swbuf_r>:
 800c8f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c8f6:	460e      	mov	r6, r1
 800c8f8:	4614      	mov	r4, r2
 800c8fa:	4605      	mov	r5, r0
 800c8fc:	b118      	cbz	r0, 800c906 <__swbuf_r+0x12>
 800c8fe:	6983      	ldr	r3, [r0, #24]
 800c900:	b90b      	cbnz	r3, 800c906 <__swbuf_r+0x12>
 800c902:	f000 f9d5 	bl	800ccb0 <__sinit>
 800c906:	4b21      	ldr	r3, [pc, #132]	; (800c98c <__swbuf_r+0x98>)
 800c908:	429c      	cmp	r4, r3
 800c90a:	d12b      	bne.n	800c964 <__swbuf_r+0x70>
 800c90c:	686c      	ldr	r4, [r5, #4]
 800c90e:	69a3      	ldr	r3, [r4, #24]
 800c910:	60a3      	str	r3, [r4, #8]
 800c912:	89a3      	ldrh	r3, [r4, #12]
 800c914:	071a      	lsls	r2, r3, #28
 800c916:	d52f      	bpl.n	800c978 <__swbuf_r+0x84>
 800c918:	6923      	ldr	r3, [r4, #16]
 800c91a:	b36b      	cbz	r3, 800c978 <__swbuf_r+0x84>
 800c91c:	6923      	ldr	r3, [r4, #16]
 800c91e:	6820      	ldr	r0, [r4, #0]
 800c920:	1ac0      	subs	r0, r0, r3
 800c922:	6963      	ldr	r3, [r4, #20]
 800c924:	b2f6      	uxtb	r6, r6
 800c926:	4283      	cmp	r3, r0
 800c928:	4637      	mov	r7, r6
 800c92a:	dc04      	bgt.n	800c936 <__swbuf_r+0x42>
 800c92c:	4621      	mov	r1, r4
 800c92e:	4628      	mov	r0, r5
 800c930:	f000 f92a 	bl	800cb88 <_fflush_r>
 800c934:	bb30      	cbnz	r0, 800c984 <__swbuf_r+0x90>
 800c936:	68a3      	ldr	r3, [r4, #8]
 800c938:	3b01      	subs	r3, #1
 800c93a:	60a3      	str	r3, [r4, #8]
 800c93c:	6823      	ldr	r3, [r4, #0]
 800c93e:	1c5a      	adds	r2, r3, #1
 800c940:	6022      	str	r2, [r4, #0]
 800c942:	701e      	strb	r6, [r3, #0]
 800c944:	6963      	ldr	r3, [r4, #20]
 800c946:	3001      	adds	r0, #1
 800c948:	4283      	cmp	r3, r0
 800c94a:	d004      	beq.n	800c956 <__swbuf_r+0x62>
 800c94c:	89a3      	ldrh	r3, [r4, #12]
 800c94e:	07db      	lsls	r3, r3, #31
 800c950:	d506      	bpl.n	800c960 <__swbuf_r+0x6c>
 800c952:	2e0a      	cmp	r6, #10
 800c954:	d104      	bne.n	800c960 <__swbuf_r+0x6c>
 800c956:	4621      	mov	r1, r4
 800c958:	4628      	mov	r0, r5
 800c95a:	f000 f915 	bl	800cb88 <_fflush_r>
 800c95e:	b988      	cbnz	r0, 800c984 <__swbuf_r+0x90>
 800c960:	4638      	mov	r0, r7
 800c962:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c964:	4b0a      	ldr	r3, [pc, #40]	; (800c990 <__swbuf_r+0x9c>)
 800c966:	429c      	cmp	r4, r3
 800c968:	d101      	bne.n	800c96e <__swbuf_r+0x7a>
 800c96a:	68ac      	ldr	r4, [r5, #8]
 800c96c:	e7cf      	b.n	800c90e <__swbuf_r+0x1a>
 800c96e:	4b09      	ldr	r3, [pc, #36]	; (800c994 <__swbuf_r+0xa0>)
 800c970:	429c      	cmp	r4, r3
 800c972:	bf08      	it	eq
 800c974:	68ec      	ldreq	r4, [r5, #12]
 800c976:	e7ca      	b.n	800c90e <__swbuf_r+0x1a>
 800c978:	4621      	mov	r1, r4
 800c97a:	4628      	mov	r0, r5
 800c97c:	f000 f80c 	bl	800c998 <__swsetup_r>
 800c980:	2800      	cmp	r0, #0
 800c982:	d0cb      	beq.n	800c91c <__swbuf_r+0x28>
 800c984:	f04f 37ff 	mov.w	r7, #4294967295
 800c988:	e7ea      	b.n	800c960 <__swbuf_r+0x6c>
 800c98a:	bf00      	nop
 800c98c:	0800dc10 	.word	0x0800dc10
 800c990:	0800dc30 	.word	0x0800dc30
 800c994:	0800dbf0 	.word	0x0800dbf0

0800c998 <__swsetup_r>:
 800c998:	4b32      	ldr	r3, [pc, #200]	; (800ca64 <__swsetup_r+0xcc>)
 800c99a:	b570      	push	{r4, r5, r6, lr}
 800c99c:	681d      	ldr	r5, [r3, #0]
 800c99e:	4606      	mov	r6, r0
 800c9a0:	460c      	mov	r4, r1
 800c9a2:	b125      	cbz	r5, 800c9ae <__swsetup_r+0x16>
 800c9a4:	69ab      	ldr	r3, [r5, #24]
 800c9a6:	b913      	cbnz	r3, 800c9ae <__swsetup_r+0x16>
 800c9a8:	4628      	mov	r0, r5
 800c9aa:	f000 f981 	bl	800ccb0 <__sinit>
 800c9ae:	4b2e      	ldr	r3, [pc, #184]	; (800ca68 <__swsetup_r+0xd0>)
 800c9b0:	429c      	cmp	r4, r3
 800c9b2:	d10f      	bne.n	800c9d4 <__swsetup_r+0x3c>
 800c9b4:	686c      	ldr	r4, [r5, #4]
 800c9b6:	89a3      	ldrh	r3, [r4, #12]
 800c9b8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c9bc:	0719      	lsls	r1, r3, #28
 800c9be:	d42c      	bmi.n	800ca1a <__swsetup_r+0x82>
 800c9c0:	06dd      	lsls	r5, r3, #27
 800c9c2:	d411      	bmi.n	800c9e8 <__swsetup_r+0x50>
 800c9c4:	2309      	movs	r3, #9
 800c9c6:	6033      	str	r3, [r6, #0]
 800c9c8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c9cc:	81a3      	strh	r3, [r4, #12]
 800c9ce:	f04f 30ff 	mov.w	r0, #4294967295
 800c9d2:	e03e      	b.n	800ca52 <__swsetup_r+0xba>
 800c9d4:	4b25      	ldr	r3, [pc, #148]	; (800ca6c <__swsetup_r+0xd4>)
 800c9d6:	429c      	cmp	r4, r3
 800c9d8:	d101      	bne.n	800c9de <__swsetup_r+0x46>
 800c9da:	68ac      	ldr	r4, [r5, #8]
 800c9dc:	e7eb      	b.n	800c9b6 <__swsetup_r+0x1e>
 800c9de:	4b24      	ldr	r3, [pc, #144]	; (800ca70 <__swsetup_r+0xd8>)
 800c9e0:	429c      	cmp	r4, r3
 800c9e2:	bf08      	it	eq
 800c9e4:	68ec      	ldreq	r4, [r5, #12]
 800c9e6:	e7e6      	b.n	800c9b6 <__swsetup_r+0x1e>
 800c9e8:	0758      	lsls	r0, r3, #29
 800c9ea:	d512      	bpl.n	800ca12 <__swsetup_r+0x7a>
 800c9ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c9ee:	b141      	cbz	r1, 800ca02 <__swsetup_r+0x6a>
 800c9f0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c9f4:	4299      	cmp	r1, r3
 800c9f6:	d002      	beq.n	800c9fe <__swsetup_r+0x66>
 800c9f8:	4630      	mov	r0, r6
 800c9fa:	f7ff fa29 	bl	800be50 <_free_r>
 800c9fe:	2300      	movs	r3, #0
 800ca00:	6363      	str	r3, [r4, #52]	; 0x34
 800ca02:	89a3      	ldrh	r3, [r4, #12]
 800ca04:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ca08:	81a3      	strh	r3, [r4, #12]
 800ca0a:	2300      	movs	r3, #0
 800ca0c:	6063      	str	r3, [r4, #4]
 800ca0e:	6923      	ldr	r3, [r4, #16]
 800ca10:	6023      	str	r3, [r4, #0]
 800ca12:	89a3      	ldrh	r3, [r4, #12]
 800ca14:	f043 0308 	orr.w	r3, r3, #8
 800ca18:	81a3      	strh	r3, [r4, #12]
 800ca1a:	6923      	ldr	r3, [r4, #16]
 800ca1c:	b94b      	cbnz	r3, 800ca32 <__swsetup_r+0x9a>
 800ca1e:	89a3      	ldrh	r3, [r4, #12]
 800ca20:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ca24:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ca28:	d003      	beq.n	800ca32 <__swsetup_r+0x9a>
 800ca2a:	4621      	mov	r1, r4
 800ca2c:	4630      	mov	r0, r6
 800ca2e:	f000 fa05 	bl	800ce3c <__smakebuf_r>
 800ca32:	89a0      	ldrh	r0, [r4, #12]
 800ca34:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ca38:	f010 0301 	ands.w	r3, r0, #1
 800ca3c:	d00a      	beq.n	800ca54 <__swsetup_r+0xbc>
 800ca3e:	2300      	movs	r3, #0
 800ca40:	60a3      	str	r3, [r4, #8]
 800ca42:	6963      	ldr	r3, [r4, #20]
 800ca44:	425b      	negs	r3, r3
 800ca46:	61a3      	str	r3, [r4, #24]
 800ca48:	6923      	ldr	r3, [r4, #16]
 800ca4a:	b943      	cbnz	r3, 800ca5e <__swsetup_r+0xc6>
 800ca4c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ca50:	d1ba      	bne.n	800c9c8 <__swsetup_r+0x30>
 800ca52:	bd70      	pop	{r4, r5, r6, pc}
 800ca54:	0781      	lsls	r1, r0, #30
 800ca56:	bf58      	it	pl
 800ca58:	6963      	ldrpl	r3, [r4, #20]
 800ca5a:	60a3      	str	r3, [r4, #8]
 800ca5c:	e7f4      	b.n	800ca48 <__swsetup_r+0xb0>
 800ca5e:	2000      	movs	r0, #0
 800ca60:	e7f7      	b.n	800ca52 <__swsetup_r+0xba>
 800ca62:	bf00      	nop
 800ca64:	200000ac 	.word	0x200000ac
 800ca68:	0800dc10 	.word	0x0800dc10
 800ca6c:	0800dc30 	.word	0x0800dc30
 800ca70:	0800dbf0 	.word	0x0800dbf0

0800ca74 <abort>:
 800ca74:	b508      	push	{r3, lr}
 800ca76:	2006      	movs	r0, #6
 800ca78:	f000 fc4e 	bl	800d318 <raise>
 800ca7c:	2001      	movs	r0, #1
 800ca7e:	f7f4 ff5b 	bl	8001938 <_exit>
	...

0800ca84 <__sflush_r>:
 800ca84:	898a      	ldrh	r2, [r1, #12]
 800ca86:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ca88:	4605      	mov	r5, r0
 800ca8a:	0710      	lsls	r0, r2, #28
 800ca8c:	460c      	mov	r4, r1
 800ca8e:	d457      	bmi.n	800cb40 <__sflush_r+0xbc>
 800ca90:	684b      	ldr	r3, [r1, #4]
 800ca92:	2b00      	cmp	r3, #0
 800ca94:	dc04      	bgt.n	800caa0 <__sflush_r+0x1c>
 800ca96:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ca98:	2b00      	cmp	r3, #0
 800ca9a:	dc01      	bgt.n	800caa0 <__sflush_r+0x1c>
 800ca9c:	2000      	movs	r0, #0
 800ca9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800caa0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800caa2:	2e00      	cmp	r6, #0
 800caa4:	d0fa      	beq.n	800ca9c <__sflush_r+0x18>
 800caa6:	2300      	movs	r3, #0
 800caa8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800caac:	682f      	ldr	r7, [r5, #0]
 800caae:	602b      	str	r3, [r5, #0]
 800cab0:	d032      	beq.n	800cb18 <__sflush_r+0x94>
 800cab2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cab4:	89a3      	ldrh	r3, [r4, #12]
 800cab6:	075a      	lsls	r2, r3, #29
 800cab8:	d505      	bpl.n	800cac6 <__sflush_r+0x42>
 800caba:	6863      	ldr	r3, [r4, #4]
 800cabc:	1ac0      	subs	r0, r0, r3
 800cabe:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cac0:	b10b      	cbz	r3, 800cac6 <__sflush_r+0x42>
 800cac2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cac4:	1ac0      	subs	r0, r0, r3
 800cac6:	2300      	movs	r3, #0
 800cac8:	4602      	mov	r2, r0
 800caca:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cacc:	6a21      	ldr	r1, [r4, #32]
 800cace:	4628      	mov	r0, r5
 800cad0:	47b0      	blx	r6
 800cad2:	1c43      	adds	r3, r0, #1
 800cad4:	89a3      	ldrh	r3, [r4, #12]
 800cad6:	d106      	bne.n	800cae6 <__sflush_r+0x62>
 800cad8:	6829      	ldr	r1, [r5, #0]
 800cada:	291d      	cmp	r1, #29
 800cadc:	d82c      	bhi.n	800cb38 <__sflush_r+0xb4>
 800cade:	4a29      	ldr	r2, [pc, #164]	; (800cb84 <__sflush_r+0x100>)
 800cae0:	40ca      	lsrs	r2, r1
 800cae2:	07d6      	lsls	r6, r2, #31
 800cae4:	d528      	bpl.n	800cb38 <__sflush_r+0xb4>
 800cae6:	2200      	movs	r2, #0
 800cae8:	6062      	str	r2, [r4, #4]
 800caea:	04d9      	lsls	r1, r3, #19
 800caec:	6922      	ldr	r2, [r4, #16]
 800caee:	6022      	str	r2, [r4, #0]
 800caf0:	d504      	bpl.n	800cafc <__sflush_r+0x78>
 800caf2:	1c42      	adds	r2, r0, #1
 800caf4:	d101      	bne.n	800cafa <__sflush_r+0x76>
 800caf6:	682b      	ldr	r3, [r5, #0]
 800caf8:	b903      	cbnz	r3, 800cafc <__sflush_r+0x78>
 800cafa:	6560      	str	r0, [r4, #84]	; 0x54
 800cafc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cafe:	602f      	str	r7, [r5, #0]
 800cb00:	2900      	cmp	r1, #0
 800cb02:	d0cb      	beq.n	800ca9c <__sflush_r+0x18>
 800cb04:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cb08:	4299      	cmp	r1, r3
 800cb0a:	d002      	beq.n	800cb12 <__sflush_r+0x8e>
 800cb0c:	4628      	mov	r0, r5
 800cb0e:	f7ff f99f 	bl	800be50 <_free_r>
 800cb12:	2000      	movs	r0, #0
 800cb14:	6360      	str	r0, [r4, #52]	; 0x34
 800cb16:	e7c2      	b.n	800ca9e <__sflush_r+0x1a>
 800cb18:	6a21      	ldr	r1, [r4, #32]
 800cb1a:	2301      	movs	r3, #1
 800cb1c:	4628      	mov	r0, r5
 800cb1e:	47b0      	blx	r6
 800cb20:	1c41      	adds	r1, r0, #1
 800cb22:	d1c7      	bne.n	800cab4 <__sflush_r+0x30>
 800cb24:	682b      	ldr	r3, [r5, #0]
 800cb26:	2b00      	cmp	r3, #0
 800cb28:	d0c4      	beq.n	800cab4 <__sflush_r+0x30>
 800cb2a:	2b1d      	cmp	r3, #29
 800cb2c:	d001      	beq.n	800cb32 <__sflush_r+0xae>
 800cb2e:	2b16      	cmp	r3, #22
 800cb30:	d101      	bne.n	800cb36 <__sflush_r+0xb2>
 800cb32:	602f      	str	r7, [r5, #0]
 800cb34:	e7b2      	b.n	800ca9c <__sflush_r+0x18>
 800cb36:	89a3      	ldrh	r3, [r4, #12]
 800cb38:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb3c:	81a3      	strh	r3, [r4, #12]
 800cb3e:	e7ae      	b.n	800ca9e <__sflush_r+0x1a>
 800cb40:	690f      	ldr	r7, [r1, #16]
 800cb42:	2f00      	cmp	r7, #0
 800cb44:	d0aa      	beq.n	800ca9c <__sflush_r+0x18>
 800cb46:	0793      	lsls	r3, r2, #30
 800cb48:	680e      	ldr	r6, [r1, #0]
 800cb4a:	bf08      	it	eq
 800cb4c:	694b      	ldreq	r3, [r1, #20]
 800cb4e:	600f      	str	r7, [r1, #0]
 800cb50:	bf18      	it	ne
 800cb52:	2300      	movne	r3, #0
 800cb54:	1bf6      	subs	r6, r6, r7
 800cb56:	608b      	str	r3, [r1, #8]
 800cb58:	2e00      	cmp	r6, #0
 800cb5a:	dd9f      	ble.n	800ca9c <__sflush_r+0x18>
 800cb5c:	6a21      	ldr	r1, [r4, #32]
 800cb5e:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800cb62:	4633      	mov	r3, r6
 800cb64:	463a      	mov	r2, r7
 800cb66:	4628      	mov	r0, r5
 800cb68:	47e0      	blx	ip
 800cb6a:	2800      	cmp	r0, #0
 800cb6c:	dc06      	bgt.n	800cb7c <__sflush_r+0xf8>
 800cb6e:	89a3      	ldrh	r3, [r4, #12]
 800cb70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cb74:	81a3      	strh	r3, [r4, #12]
 800cb76:	f04f 30ff 	mov.w	r0, #4294967295
 800cb7a:	e790      	b.n	800ca9e <__sflush_r+0x1a>
 800cb7c:	4407      	add	r7, r0
 800cb7e:	1a36      	subs	r6, r6, r0
 800cb80:	e7ea      	b.n	800cb58 <__sflush_r+0xd4>
 800cb82:	bf00      	nop
 800cb84:	20400001 	.word	0x20400001

0800cb88 <_fflush_r>:
 800cb88:	b538      	push	{r3, r4, r5, lr}
 800cb8a:	690b      	ldr	r3, [r1, #16]
 800cb8c:	4605      	mov	r5, r0
 800cb8e:	460c      	mov	r4, r1
 800cb90:	b913      	cbnz	r3, 800cb98 <_fflush_r+0x10>
 800cb92:	2500      	movs	r5, #0
 800cb94:	4628      	mov	r0, r5
 800cb96:	bd38      	pop	{r3, r4, r5, pc}
 800cb98:	b118      	cbz	r0, 800cba2 <_fflush_r+0x1a>
 800cb9a:	6983      	ldr	r3, [r0, #24]
 800cb9c:	b90b      	cbnz	r3, 800cba2 <_fflush_r+0x1a>
 800cb9e:	f000 f887 	bl	800ccb0 <__sinit>
 800cba2:	4b14      	ldr	r3, [pc, #80]	; (800cbf4 <_fflush_r+0x6c>)
 800cba4:	429c      	cmp	r4, r3
 800cba6:	d11b      	bne.n	800cbe0 <_fflush_r+0x58>
 800cba8:	686c      	ldr	r4, [r5, #4]
 800cbaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cbae:	2b00      	cmp	r3, #0
 800cbb0:	d0ef      	beq.n	800cb92 <_fflush_r+0xa>
 800cbb2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cbb4:	07d0      	lsls	r0, r2, #31
 800cbb6:	d404      	bmi.n	800cbc2 <_fflush_r+0x3a>
 800cbb8:	0599      	lsls	r1, r3, #22
 800cbba:	d402      	bmi.n	800cbc2 <_fflush_r+0x3a>
 800cbbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cbbe:	f000 f915 	bl	800cdec <__retarget_lock_acquire_recursive>
 800cbc2:	4628      	mov	r0, r5
 800cbc4:	4621      	mov	r1, r4
 800cbc6:	f7ff ff5d 	bl	800ca84 <__sflush_r>
 800cbca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cbcc:	07da      	lsls	r2, r3, #31
 800cbce:	4605      	mov	r5, r0
 800cbd0:	d4e0      	bmi.n	800cb94 <_fflush_r+0xc>
 800cbd2:	89a3      	ldrh	r3, [r4, #12]
 800cbd4:	059b      	lsls	r3, r3, #22
 800cbd6:	d4dd      	bmi.n	800cb94 <_fflush_r+0xc>
 800cbd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cbda:	f000 f908 	bl	800cdee <__retarget_lock_release_recursive>
 800cbde:	e7d9      	b.n	800cb94 <_fflush_r+0xc>
 800cbe0:	4b05      	ldr	r3, [pc, #20]	; (800cbf8 <_fflush_r+0x70>)
 800cbe2:	429c      	cmp	r4, r3
 800cbe4:	d101      	bne.n	800cbea <_fflush_r+0x62>
 800cbe6:	68ac      	ldr	r4, [r5, #8]
 800cbe8:	e7df      	b.n	800cbaa <_fflush_r+0x22>
 800cbea:	4b04      	ldr	r3, [pc, #16]	; (800cbfc <_fflush_r+0x74>)
 800cbec:	429c      	cmp	r4, r3
 800cbee:	bf08      	it	eq
 800cbf0:	68ec      	ldreq	r4, [r5, #12]
 800cbf2:	e7da      	b.n	800cbaa <_fflush_r+0x22>
 800cbf4:	0800dc10 	.word	0x0800dc10
 800cbf8:	0800dc30 	.word	0x0800dc30
 800cbfc:	0800dbf0 	.word	0x0800dbf0

0800cc00 <std>:
 800cc00:	2300      	movs	r3, #0
 800cc02:	b510      	push	{r4, lr}
 800cc04:	4604      	mov	r4, r0
 800cc06:	e9c0 3300 	strd	r3, r3, [r0]
 800cc0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cc0e:	6083      	str	r3, [r0, #8]
 800cc10:	8181      	strh	r1, [r0, #12]
 800cc12:	6643      	str	r3, [r0, #100]	; 0x64
 800cc14:	81c2      	strh	r2, [r0, #14]
 800cc16:	6183      	str	r3, [r0, #24]
 800cc18:	4619      	mov	r1, r3
 800cc1a:	2208      	movs	r2, #8
 800cc1c:	305c      	adds	r0, #92	; 0x5c
 800cc1e:	f7ff f90f 	bl	800be40 <memset>
 800cc22:	4b05      	ldr	r3, [pc, #20]	; (800cc38 <std+0x38>)
 800cc24:	6263      	str	r3, [r4, #36]	; 0x24
 800cc26:	4b05      	ldr	r3, [pc, #20]	; (800cc3c <std+0x3c>)
 800cc28:	62a3      	str	r3, [r4, #40]	; 0x28
 800cc2a:	4b05      	ldr	r3, [pc, #20]	; (800cc40 <std+0x40>)
 800cc2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800cc2e:	4b05      	ldr	r3, [pc, #20]	; (800cc44 <std+0x44>)
 800cc30:	6224      	str	r4, [r4, #32]
 800cc32:	6323      	str	r3, [r4, #48]	; 0x30
 800cc34:	bd10      	pop	{r4, pc}
 800cc36:	bf00      	nop
 800cc38:	0800d351 	.word	0x0800d351
 800cc3c:	0800d373 	.word	0x0800d373
 800cc40:	0800d3ab 	.word	0x0800d3ab
 800cc44:	0800d3cf 	.word	0x0800d3cf

0800cc48 <_cleanup_r>:
 800cc48:	4901      	ldr	r1, [pc, #4]	; (800cc50 <_cleanup_r+0x8>)
 800cc4a:	f000 b8af 	b.w	800cdac <_fwalk_reent>
 800cc4e:	bf00      	nop
 800cc50:	0800cb89 	.word	0x0800cb89

0800cc54 <__sfmoreglue>:
 800cc54:	b570      	push	{r4, r5, r6, lr}
 800cc56:	2268      	movs	r2, #104	; 0x68
 800cc58:	1e4d      	subs	r5, r1, #1
 800cc5a:	4355      	muls	r5, r2
 800cc5c:	460e      	mov	r6, r1
 800cc5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800cc62:	f7ff f95f 	bl	800bf24 <_malloc_r>
 800cc66:	4604      	mov	r4, r0
 800cc68:	b140      	cbz	r0, 800cc7c <__sfmoreglue+0x28>
 800cc6a:	2100      	movs	r1, #0
 800cc6c:	e9c0 1600 	strd	r1, r6, [r0]
 800cc70:	300c      	adds	r0, #12
 800cc72:	60a0      	str	r0, [r4, #8]
 800cc74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800cc78:	f7ff f8e2 	bl	800be40 <memset>
 800cc7c:	4620      	mov	r0, r4
 800cc7e:	bd70      	pop	{r4, r5, r6, pc}

0800cc80 <__sfp_lock_acquire>:
 800cc80:	4801      	ldr	r0, [pc, #4]	; (800cc88 <__sfp_lock_acquire+0x8>)
 800cc82:	f000 b8b3 	b.w	800cdec <__retarget_lock_acquire_recursive>
 800cc86:	bf00      	nop
 800cc88:	20009e41 	.word	0x20009e41

0800cc8c <__sfp_lock_release>:
 800cc8c:	4801      	ldr	r0, [pc, #4]	; (800cc94 <__sfp_lock_release+0x8>)
 800cc8e:	f000 b8ae 	b.w	800cdee <__retarget_lock_release_recursive>
 800cc92:	bf00      	nop
 800cc94:	20009e41 	.word	0x20009e41

0800cc98 <__sinit_lock_acquire>:
 800cc98:	4801      	ldr	r0, [pc, #4]	; (800cca0 <__sinit_lock_acquire+0x8>)
 800cc9a:	f000 b8a7 	b.w	800cdec <__retarget_lock_acquire_recursive>
 800cc9e:	bf00      	nop
 800cca0:	20009e42 	.word	0x20009e42

0800cca4 <__sinit_lock_release>:
 800cca4:	4801      	ldr	r0, [pc, #4]	; (800ccac <__sinit_lock_release+0x8>)
 800cca6:	f000 b8a2 	b.w	800cdee <__retarget_lock_release_recursive>
 800ccaa:	bf00      	nop
 800ccac:	20009e42 	.word	0x20009e42

0800ccb0 <__sinit>:
 800ccb0:	b510      	push	{r4, lr}
 800ccb2:	4604      	mov	r4, r0
 800ccb4:	f7ff fff0 	bl	800cc98 <__sinit_lock_acquire>
 800ccb8:	69a3      	ldr	r3, [r4, #24]
 800ccba:	b11b      	cbz	r3, 800ccc4 <__sinit+0x14>
 800ccbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ccc0:	f7ff bff0 	b.w	800cca4 <__sinit_lock_release>
 800ccc4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ccc8:	6523      	str	r3, [r4, #80]	; 0x50
 800ccca:	4b13      	ldr	r3, [pc, #76]	; (800cd18 <__sinit+0x68>)
 800cccc:	4a13      	ldr	r2, [pc, #76]	; (800cd1c <__sinit+0x6c>)
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	62a2      	str	r2, [r4, #40]	; 0x28
 800ccd2:	42a3      	cmp	r3, r4
 800ccd4:	bf04      	itt	eq
 800ccd6:	2301      	moveq	r3, #1
 800ccd8:	61a3      	streq	r3, [r4, #24]
 800ccda:	4620      	mov	r0, r4
 800ccdc:	f000 f820 	bl	800cd20 <__sfp>
 800cce0:	6060      	str	r0, [r4, #4]
 800cce2:	4620      	mov	r0, r4
 800cce4:	f000 f81c 	bl	800cd20 <__sfp>
 800cce8:	60a0      	str	r0, [r4, #8]
 800ccea:	4620      	mov	r0, r4
 800ccec:	f000 f818 	bl	800cd20 <__sfp>
 800ccf0:	2200      	movs	r2, #0
 800ccf2:	60e0      	str	r0, [r4, #12]
 800ccf4:	2104      	movs	r1, #4
 800ccf6:	6860      	ldr	r0, [r4, #4]
 800ccf8:	f7ff ff82 	bl	800cc00 <std>
 800ccfc:	68a0      	ldr	r0, [r4, #8]
 800ccfe:	2201      	movs	r2, #1
 800cd00:	2109      	movs	r1, #9
 800cd02:	f7ff ff7d 	bl	800cc00 <std>
 800cd06:	68e0      	ldr	r0, [r4, #12]
 800cd08:	2202      	movs	r2, #2
 800cd0a:	2112      	movs	r1, #18
 800cd0c:	f7ff ff78 	bl	800cc00 <std>
 800cd10:	2301      	movs	r3, #1
 800cd12:	61a3      	str	r3, [r4, #24]
 800cd14:	e7d2      	b.n	800ccbc <__sinit+0xc>
 800cd16:	bf00      	nop
 800cd18:	0800dbb8 	.word	0x0800dbb8
 800cd1c:	0800cc49 	.word	0x0800cc49

0800cd20 <__sfp>:
 800cd20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cd22:	4607      	mov	r7, r0
 800cd24:	f7ff ffac 	bl	800cc80 <__sfp_lock_acquire>
 800cd28:	4b1e      	ldr	r3, [pc, #120]	; (800cda4 <__sfp+0x84>)
 800cd2a:	681e      	ldr	r6, [r3, #0]
 800cd2c:	69b3      	ldr	r3, [r6, #24]
 800cd2e:	b913      	cbnz	r3, 800cd36 <__sfp+0x16>
 800cd30:	4630      	mov	r0, r6
 800cd32:	f7ff ffbd 	bl	800ccb0 <__sinit>
 800cd36:	3648      	adds	r6, #72	; 0x48
 800cd38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cd3c:	3b01      	subs	r3, #1
 800cd3e:	d503      	bpl.n	800cd48 <__sfp+0x28>
 800cd40:	6833      	ldr	r3, [r6, #0]
 800cd42:	b30b      	cbz	r3, 800cd88 <__sfp+0x68>
 800cd44:	6836      	ldr	r6, [r6, #0]
 800cd46:	e7f7      	b.n	800cd38 <__sfp+0x18>
 800cd48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cd4c:	b9d5      	cbnz	r5, 800cd84 <__sfp+0x64>
 800cd4e:	4b16      	ldr	r3, [pc, #88]	; (800cda8 <__sfp+0x88>)
 800cd50:	60e3      	str	r3, [r4, #12]
 800cd52:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cd56:	6665      	str	r5, [r4, #100]	; 0x64
 800cd58:	f000 f847 	bl	800cdea <__retarget_lock_init_recursive>
 800cd5c:	f7ff ff96 	bl	800cc8c <__sfp_lock_release>
 800cd60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cd64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cd68:	6025      	str	r5, [r4, #0]
 800cd6a:	61a5      	str	r5, [r4, #24]
 800cd6c:	2208      	movs	r2, #8
 800cd6e:	4629      	mov	r1, r5
 800cd70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cd74:	f7ff f864 	bl	800be40 <memset>
 800cd78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cd7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cd80:	4620      	mov	r0, r4
 800cd82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cd84:	3468      	adds	r4, #104	; 0x68
 800cd86:	e7d9      	b.n	800cd3c <__sfp+0x1c>
 800cd88:	2104      	movs	r1, #4
 800cd8a:	4638      	mov	r0, r7
 800cd8c:	f7ff ff62 	bl	800cc54 <__sfmoreglue>
 800cd90:	4604      	mov	r4, r0
 800cd92:	6030      	str	r0, [r6, #0]
 800cd94:	2800      	cmp	r0, #0
 800cd96:	d1d5      	bne.n	800cd44 <__sfp+0x24>
 800cd98:	f7ff ff78 	bl	800cc8c <__sfp_lock_release>
 800cd9c:	230c      	movs	r3, #12
 800cd9e:	603b      	str	r3, [r7, #0]
 800cda0:	e7ee      	b.n	800cd80 <__sfp+0x60>
 800cda2:	bf00      	nop
 800cda4:	0800dbb8 	.word	0x0800dbb8
 800cda8:	ffff0001 	.word	0xffff0001

0800cdac <_fwalk_reent>:
 800cdac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cdb0:	4606      	mov	r6, r0
 800cdb2:	4688      	mov	r8, r1
 800cdb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cdb8:	2700      	movs	r7, #0
 800cdba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cdbe:	f1b9 0901 	subs.w	r9, r9, #1
 800cdc2:	d505      	bpl.n	800cdd0 <_fwalk_reent+0x24>
 800cdc4:	6824      	ldr	r4, [r4, #0]
 800cdc6:	2c00      	cmp	r4, #0
 800cdc8:	d1f7      	bne.n	800cdba <_fwalk_reent+0xe>
 800cdca:	4638      	mov	r0, r7
 800cdcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cdd0:	89ab      	ldrh	r3, [r5, #12]
 800cdd2:	2b01      	cmp	r3, #1
 800cdd4:	d907      	bls.n	800cde6 <_fwalk_reent+0x3a>
 800cdd6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cdda:	3301      	adds	r3, #1
 800cddc:	d003      	beq.n	800cde6 <_fwalk_reent+0x3a>
 800cdde:	4629      	mov	r1, r5
 800cde0:	4630      	mov	r0, r6
 800cde2:	47c0      	blx	r8
 800cde4:	4307      	orrs	r7, r0
 800cde6:	3568      	adds	r5, #104	; 0x68
 800cde8:	e7e9      	b.n	800cdbe <_fwalk_reent+0x12>

0800cdea <__retarget_lock_init_recursive>:
 800cdea:	4770      	bx	lr

0800cdec <__retarget_lock_acquire_recursive>:
 800cdec:	4770      	bx	lr

0800cdee <__retarget_lock_release_recursive>:
 800cdee:	4770      	bx	lr

0800cdf0 <__swhatbuf_r>:
 800cdf0:	b570      	push	{r4, r5, r6, lr}
 800cdf2:	460e      	mov	r6, r1
 800cdf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cdf8:	2900      	cmp	r1, #0
 800cdfa:	b096      	sub	sp, #88	; 0x58
 800cdfc:	4614      	mov	r4, r2
 800cdfe:	461d      	mov	r5, r3
 800ce00:	da08      	bge.n	800ce14 <__swhatbuf_r+0x24>
 800ce02:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ce06:	2200      	movs	r2, #0
 800ce08:	602a      	str	r2, [r5, #0]
 800ce0a:	061a      	lsls	r2, r3, #24
 800ce0c:	d410      	bmi.n	800ce30 <__swhatbuf_r+0x40>
 800ce0e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ce12:	e00e      	b.n	800ce32 <__swhatbuf_r+0x42>
 800ce14:	466a      	mov	r2, sp
 800ce16:	f000 fb01 	bl	800d41c <_fstat_r>
 800ce1a:	2800      	cmp	r0, #0
 800ce1c:	dbf1      	blt.n	800ce02 <__swhatbuf_r+0x12>
 800ce1e:	9a01      	ldr	r2, [sp, #4]
 800ce20:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ce24:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ce28:	425a      	negs	r2, r3
 800ce2a:	415a      	adcs	r2, r3
 800ce2c:	602a      	str	r2, [r5, #0]
 800ce2e:	e7ee      	b.n	800ce0e <__swhatbuf_r+0x1e>
 800ce30:	2340      	movs	r3, #64	; 0x40
 800ce32:	2000      	movs	r0, #0
 800ce34:	6023      	str	r3, [r4, #0]
 800ce36:	b016      	add	sp, #88	; 0x58
 800ce38:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ce3c <__smakebuf_r>:
 800ce3c:	898b      	ldrh	r3, [r1, #12]
 800ce3e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ce40:	079d      	lsls	r5, r3, #30
 800ce42:	4606      	mov	r6, r0
 800ce44:	460c      	mov	r4, r1
 800ce46:	d507      	bpl.n	800ce58 <__smakebuf_r+0x1c>
 800ce48:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ce4c:	6023      	str	r3, [r4, #0]
 800ce4e:	6123      	str	r3, [r4, #16]
 800ce50:	2301      	movs	r3, #1
 800ce52:	6163      	str	r3, [r4, #20]
 800ce54:	b002      	add	sp, #8
 800ce56:	bd70      	pop	{r4, r5, r6, pc}
 800ce58:	ab01      	add	r3, sp, #4
 800ce5a:	466a      	mov	r2, sp
 800ce5c:	f7ff ffc8 	bl	800cdf0 <__swhatbuf_r>
 800ce60:	9900      	ldr	r1, [sp, #0]
 800ce62:	4605      	mov	r5, r0
 800ce64:	4630      	mov	r0, r6
 800ce66:	f7ff f85d 	bl	800bf24 <_malloc_r>
 800ce6a:	b948      	cbnz	r0, 800ce80 <__smakebuf_r+0x44>
 800ce6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ce70:	059a      	lsls	r2, r3, #22
 800ce72:	d4ef      	bmi.n	800ce54 <__smakebuf_r+0x18>
 800ce74:	f023 0303 	bic.w	r3, r3, #3
 800ce78:	f043 0302 	orr.w	r3, r3, #2
 800ce7c:	81a3      	strh	r3, [r4, #12]
 800ce7e:	e7e3      	b.n	800ce48 <__smakebuf_r+0xc>
 800ce80:	4b0d      	ldr	r3, [pc, #52]	; (800ceb8 <__smakebuf_r+0x7c>)
 800ce82:	62b3      	str	r3, [r6, #40]	; 0x28
 800ce84:	89a3      	ldrh	r3, [r4, #12]
 800ce86:	6020      	str	r0, [r4, #0]
 800ce88:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ce8c:	81a3      	strh	r3, [r4, #12]
 800ce8e:	9b00      	ldr	r3, [sp, #0]
 800ce90:	6163      	str	r3, [r4, #20]
 800ce92:	9b01      	ldr	r3, [sp, #4]
 800ce94:	6120      	str	r0, [r4, #16]
 800ce96:	b15b      	cbz	r3, 800ceb0 <__smakebuf_r+0x74>
 800ce98:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ce9c:	4630      	mov	r0, r6
 800ce9e:	f000 facf 	bl	800d440 <_isatty_r>
 800cea2:	b128      	cbz	r0, 800ceb0 <__smakebuf_r+0x74>
 800cea4:	89a3      	ldrh	r3, [r4, #12]
 800cea6:	f023 0303 	bic.w	r3, r3, #3
 800ceaa:	f043 0301 	orr.w	r3, r3, #1
 800ceae:	81a3      	strh	r3, [r4, #12]
 800ceb0:	89a0      	ldrh	r0, [r4, #12]
 800ceb2:	4305      	orrs	r5, r0
 800ceb4:	81a5      	strh	r5, [r4, #12]
 800ceb6:	e7cd      	b.n	800ce54 <__smakebuf_r+0x18>
 800ceb8:	0800cc49 	.word	0x0800cc49

0800cebc <memcpy>:
 800cebc:	440a      	add	r2, r1
 800cebe:	4291      	cmp	r1, r2
 800cec0:	f100 33ff 	add.w	r3, r0, #4294967295
 800cec4:	d100      	bne.n	800cec8 <memcpy+0xc>
 800cec6:	4770      	bx	lr
 800cec8:	b510      	push	{r4, lr}
 800ceca:	f811 4b01 	ldrb.w	r4, [r1], #1
 800cece:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ced2:	4291      	cmp	r1, r2
 800ced4:	d1f9      	bne.n	800ceca <memcpy+0xe>
 800ced6:	bd10      	pop	{r4, pc}

0800ced8 <memmove>:
 800ced8:	4288      	cmp	r0, r1
 800ceda:	b510      	push	{r4, lr}
 800cedc:	eb01 0402 	add.w	r4, r1, r2
 800cee0:	d902      	bls.n	800cee8 <memmove+0x10>
 800cee2:	4284      	cmp	r4, r0
 800cee4:	4623      	mov	r3, r4
 800cee6:	d807      	bhi.n	800cef8 <memmove+0x20>
 800cee8:	1e43      	subs	r3, r0, #1
 800ceea:	42a1      	cmp	r1, r4
 800ceec:	d008      	beq.n	800cf00 <memmove+0x28>
 800ceee:	f811 2b01 	ldrb.w	r2, [r1], #1
 800cef2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800cef6:	e7f8      	b.n	800ceea <memmove+0x12>
 800cef8:	4402      	add	r2, r0
 800cefa:	4601      	mov	r1, r0
 800cefc:	428a      	cmp	r2, r1
 800cefe:	d100      	bne.n	800cf02 <memmove+0x2a>
 800cf00:	bd10      	pop	{r4, pc}
 800cf02:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800cf06:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800cf0a:	e7f7      	b.n	800cefc <memmove+0x24>

0800cf0c <__malloc_lock>:
 800cf0c:	4801      	ldr	r0, [pc, #4]	; (800cf14 <__malloc_lock+0x8>)
 800cf0e:	f7ff bf6d 	b.w	800cdec <__retarget_lock_acquire_recursive>
 800cf12:	bf00      	nop
 800cf14:	20009e40 	.word	0x20009e40

0800cf18 <__malloc_unlock>:
 800cf18:	4801      	ldr	r0, [pc, #4]	; (800cf20 <__malloc_unlock+0x8>)
 800cf1a:	f7ff bf68 	b.w	800cdee <__retarget_lock_release_recursive>
 800cf1e:	bf00      	nop
 800cf20:	20009e40 	.word	0x20009e40

0800cf24 <_realloc_r>:
 800cf24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cf28:	4680      	mov	r8, r0
 800cf2a:	4614      	mov	r4, r2
 800cf2c:	460e      	mov	r6, r1
 800cf2e:	b921      	cbnz	r1, 800cf3a <_realloc_r+0x16>
 800cf30:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800cf34:	4611      	mov	r1, r2
 800cf36:	f7fe bff5 	b.w	800bf24 <_malloc_r>
 800cf3a:	b92a      	cbnz	r2, 800cf48 <_realloc_r+0x24>
 800cf3c:	f7fe ff88 	bl	800be50 <_free_r>
 800cf40:	4625      	mov	r5, r4
 800cf42:	4628      	mov	r0, r5
 800cf44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cf48:	f000 fa9c 	bl	800d484 <_malloc_usable_size_r>
 800cf4c:	4284      	cmp	r4, r0
 800cf4e:	4607      	mov	r7, r0
 800cf50:	d802      	bhi.n	800cf58 <_realloc_r+0x34>
 800cf52:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800cf56:	d812      	bhi.n	800cf7e <_realloc_r+0x5a>
 800cf58:	4621      	mov	r1, r4
 800cf5a:	4640      	mov	r0, r8
 800cf5c:	f7fe ffe2 	bl	800bf24 <_malloc_r>
 800cf60:	4605      	mov	r5, r0
 800cf62:	2800      	cmp	r0, #0
 800cf64:	d0ed      	beq.n	800cf42 <_realloc_r+0x1e>
 800cf66:	42bc      	cmp	r4, r7
 800cf68:	4622      	mov	r2, r4
 800cf6a:	4631      	mov	r1, r6
 800cf6c:	bf28      	it	cs
 800cf6e:	463a      	movcs	r2, r7
 800cf70:	f7ff ffa4 	bl	800cebc <memcpy>
 800cf74:	4631      	mov	r1, r6
 800cf76:	4640      	mov	r0, r8
 800cf78:	f7fe ff6a 	bl	800be50 <_free_r>
 800cf7c:	e7e1      	b.n	800cf42 <_realloc_r+0x1e>
 800cf7e:	4635      	mov	r5, r6
 800cf80:	e7df      	b.n	800cf42 <_realloc_r+0x1e>

0800cf82 <__ssputs_r>:
 800cf82:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf86:	688e      	ldr	r6, [r1, #8]
 800cf88:	429e      	cmp	r6, r3
 800cf8a:	4682      	mov	sl, r0
 800cf8c:	460c      	mov	r4, r1
 800cf8e:	4690      	mov	r8, r2
 800cf90:	461f      	mov	r7, r3
 800cf92:	d838      	bhi.n	800d006 <__ssputs_r+0x84>
 800cf94:	898a      	ldrh	r2, [r1, #12]
 800cf96:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800cf9a:	d032      	beq.n	800d002 <__ssputs_r+0x80>
 800cf9c:	6825      	ldr	r5, [r4, #0]
 800cf9e:	6909      	ldr	r1, [r1, #16]
 800cfa0:	eba5 0901 	sub.w	r9, r5, r1
 800cfa4:	6965      	ldr	r5, [r4, #20]
 800cfa6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cfaa:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cfae:	3301      	adds	r3, #1
 800cfb0:	444b      	add	r3, r9
 800cfb2:	106d      	asrs	r5, r5, #1
 800cfb4:	429d      	cmp	r5, r3
 800cfb6:	bf38      	it	cc
 800cfb8:	461d      	movcc	r5, r3
 800cfba:	0553      	lsls	r3, r2, #21
 800cfbc:	d531      	bpl.n	800d022 <__ssputs_r+0xa0>
 800cfbe:	4629      	mov	r1, r5
 800cfc0:	f7fe ffb0 	bl	800bf24 <_malloc_r>
 800cfc4:	4606      	mov	r6, r0
 800cfc6:	b950      	cbnz	r0, 800cfde <__ssputs_r+0x5c>
 800cfc8:	230c      	movs	r3, #12
 800cfca:	f8ca 3000 	str.w	r3, [sl]
 800cfce:	89a3      	ldrh	r3, [r4, #12]
 800cfd0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cfd4:	81a3      	strh	r3, [r4, #12]
 800cfd6:	f04f 30ff 	mov.w	r0, #4294967295
 800cfda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cfde:	6921      	ldr	r1, [r4, #16]
 800cfe0:	464a      	mov	r2, r9
 800cfe2:	f7ff ff6b 	bl	800cebc <memcpy>
 800cfe6:	89a3      	ldrh	r3, [r4, #12]
 800cfe8:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800cfec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800cff0:	81a3      	strh	r3, [r4, #12]
 800cff2:	6126      	str	r6, [r4, #16]
 800cff4:	6165      	str	r5, [r4, #20]
 800cff6:	444e      	add	r6, r9
 800cff8:	eba5 0509 	sub.w	r5, r5, r9
 800cffc:	6026      	str	r6, [r4, #0]
 800cffe:	60a5      	str	r5, [r4, #8]
 800d000:	463e      	mov	r6, r7
 800d002:	42be      	cmp	r6, r7
 800d004:	d900      	bls.n	800d008 <__ssputs_r+0x86>
 800d006:	463e      	mov	r6, r7
 800d008:	6820      	ldr	r0, [r4, #0]
 800d00a:	4632      	mov	r2, r6
 800d00c:	4641      	mov	r1, r8
 800d00e:	f7ff ff63 	bl	800ced8 <memmove>
 800d012:	68a3      	ldr	r3, [r4, #8]
 800d014:	1b9b      	subs	r3, r3, r6
 800d016:	60a3      	str	r3, [r4, #8]
 800d018:	6823      	ldr	r3, [r4, #0]
 800d01a:	4433      	add	r3, r6
 800d01c:	6023      	str	r3, [r4, #0]
 800d01e:	2000      	movs	r0, #0
 800d020:	e7db      	b.n	800cfda <__ssputs_r+0x58>
 800d022:	462a      	mov	r2, r5
 800d024:	f7ff ff7e 	bl	800cf24 <_realloc_r>
 800d028:	4606      	mov	r6, r0
 800d02a:	2800      	cmp	r0, #0
 800d02c:	d1e1      	bne.n	800cff2 <__ssputs_r+0x70>
 800d02e:	6921      	ldr	r1, [r4, #16]
 800d030:	4650      	mov	r0, sl
 800d032:	f7fe ff0d 	bl	800be50 <_free_r>
 800d036:	e7c7      	b.n	800cfc8 <__ssputs_r+0x46>

0800d038 <_svfiprintf_r>:
 800d038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d03c:	4698      	mov	r8, r3
 800d03e:	898b      	ldrh	r3, [r1, #12]
 800d040:	061b      	lsls	r3, r3, #24
 800d042:	b09d      	sub	sp, #116	; 0x74
 800d044:	4607      	mov	r7, r0
 800d046:	460d      	mov	r5, r1
 800d048:	4614      	mov	r4, r2
 800d04a:	d50e      	bpl.n	800d06a <_svfiprintf_r+0x32>
 800d04c:	690b      	ldr	r3, [r1, #16]
 800d04e:	b963      	cbnz	r3, 800d06a <_svfiprintf_r+0x32>
 800d050:	2140      	movs	r1, #64	; 0x40
 800d052:	f7fe ff67 	bl	800bf24 <_malloc_r>
 800d056:	6028      	str	r0, [r5, #0]
 800d058:	6128      	str	r0, [r5, #16]
 800d05a:	b920      	cbnz	r0, 800d066 <_svfiprintf_r+0x2e>
 800d05c:	230c      	movs	r3, #12
 800d05e:	603b      	str	r3, [r7, #0]
 800d060:	f04f 30ff 	mov.w	r0, #4294967295
 800d064:	e0d1      	b.n	800d20a <_svfiprintf_r+0x1d2>
 800d066:	2340      	movs	r3, #64	; 0x40
 800d068:	616b      	str	r3, [r5, #20]
 800d06a:	2300      	movs	r3, #0
 800d06c:	9309      	str	r3, [sp, #36]	; 0x24
 800d06e:	2320      	movs	r3, #32
 800d070:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d074:	f8cd 800c 	str.w	r8, [sp, #12]
 800d078:	2330      	movs	r3, #48	; 0x30
 800d07a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d224 <_svfiprintf_r+0x1ec>
 800d07e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d082:	f04f 0901 	mov.w	r9, #1
 800d086:	4623      	mov	r3, r4
 800d088:	469a      	mov	sl, r3
 800d08a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d08e:	b10a      	cbz	r2, 800d094 <_svfiprintf_r+0x5c>
 800d090:	2a25      	cmp	r2, #37	; 0x25
 800d092:	d1f9      	bne.n	800d088 <_svfiprintf_r+0x50>
 800d094:	ebba 0b04 	subs.w	fp, sl, r4
 800d098:	d00b      	beq.n	800d0b2 <_svfiprintf_r+0x7a>
 800d09a:	465b      	mov	r3, fp
 800d09c:	4622      	mov	r2, r4
 800d09e:	4629      	mov	r1, r5
 800d0a0:	4638      	mov	r0, r7
 800d0a2:	f7ff ff6e 	bl	800cf82 <__ssputs_r>
 800d0a6:	3001      	adds	r0, #1
 800d0a8:	f000 80aa 	beq.w	800d200 <_svfiprintf_r+0x1c8>
 800d0ac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d0ae:	445a      	add	r2, fp
 800d0b0:	9209      	str	r2, [sp, #36]	; 0x24
 800d0b2:	f89a 3000 	ldrb.w	r3, [sl]
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	f000 80a2 	beq.w	800d200 <_svfiprintf_r+0x1c8>
 800d0bc:	2300      	movs	r3, #0
 800d0be:	f04f 32ff 	mov.w	r2, #4294967295
 800d0c2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0c6:	f10a 0a01 	add.w	sl, sl, #1
 800d0ca:	9304      	str	r3, [sp, #16]
 800d0cc:	9307      	str	r3, [sp, #28]
 800d0ce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d0d2:	931a      	str	r3, [sp, #104]	; 0x68
 800d0d4:	4654      	mov	r4, sl
 800d0d6:	2205      	movs	r2, #5
 800d0d8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0dc:	4851      	ldr	r0, [pc, #324]	; (800d224 <_svfiprintf_r+0x1ec>)
 800d0de:	f7f3 f877 	bl	80001d0 <memchr>
 800d0e2:	9a04      	ldr	r2, [sp, #16]
 800d0e4:	b9d8      	cbnz	r0, 800d11e <_svfiprintf_r+0xe6>
 800d0e6:	06d0      	lsls	r0, r2, #27
 800d0e8:	bf44      	itt	mi
 800d0ea:	2320      	movmi	r3, #32
 800d0ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d0f0:	0711      	lsls	r1, r2, #28
 800d0f2:	bf44      	itt	mi
 800d0f4:	232b      	movmi	r3, #43	; 0x2b
 800d0f6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d0fa:	f89a 3000 	ldrb.w	r3, [sl]
 800d0fe:	2b2a      	cmp	r3, #42	; 0x2a
 800d100:	d015      	beq.n	800d12e <_svfiprintf_r+0xf6>
 800d102:	9a07      	ldr	r2, [sp, #28]
 800d104:	4654      	mov	r4, sl
 800d106:	2000      	movs	r0, #0
 800d108:	f04f 0c0a 	mov.w	ip, #10
 800d10c:	4621      	mov	r1, r4
 800d10e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d112:	3b30      	subs	r3, #48	; 0x30
 800d114:	2b09      	cmp	r3, #9
 800d116:	d94e      	bls.n	800d1b6 <_svfiprintf_r+0x17e>
 800d118:	b1b0      	cbz	r0, 800d148 <_svfiprintf_r+0x110>
 800d11a:	9207      	str	r2, [sp, #28]
 800d11c:	e014      	b.n	800d148 <_svfiprintf_r+0x110>
 800d11e:	eba0 0308 	sub.w	r3, r0, r8
 800d122:	fa09 f303 	lsl.w	r3, r9, r3
 800d126:	4313      	orrs	r3, r2
 800d128:	9304      	str	r3, [sp, #16]
 800d12a:	46a2      	mov	sl, r4
 800d12c:	e7d2      	b.n	800d0d4 <_svfiprintf_r+0x9c>
 800d12e:	9b03      	ldr	r3, [sp, #12]
 800d130:	1d19      	adds	r1, r3, #4
 800d132:	681b      	ldr	r3, [r3, #0]
 800d134:	9103      	str	r1, [sp, #12]
 800d136:	2b00      	cmp	r3, #0
 800d138:	bfbb      	ittet	lt
 800d13a:	425b      	neglt	r3, r3
 800d13c:	f042 0202 	orrlt.w	r2, r2, #2
 800d140:	9307      	strge	r3, [sp, #28]
 800d142:	9307      	strlt	r3, [sp, #28]
 800d144:	bfb8      	it	lt
 800d146:	9204      	strlt	r2, [sp, #16]
 800d148:	7823      	ldrb	r3, [r4, #0]
 800d14a:	2b2e      	cmp	r3, #46	; 0x2e
 800d14c:	d10c      	bne.n	800d168 <_svfiprintf_r+0x130>
 800d14e:	7863      	ldrb	r3, [r4, #1]
 800d150:	2b2a      	cmp	r3, #42	; 0x2a
 800d152:	d135      	bne.n	800d1c0 <_svfiprintf_r+0x188>
 800d154:	9b03      	ldr	r3, [sp, #12]
 800d156:	1d1a      	adds	r2, r3, #4
 800d158:	681b      	ldr	r3, [r3, #0]
 800d15a:	9203      	str	r2, [sp, #12]
 800d15c:	2b00      	cmp	r3, #0
 800d15e:	bfb8      	it	lt
 800d160:	f04f 33ff 	movlt.w	r3, #4294967295
 800d164:	3402      	adds	r4, #2
 800d166:	9305      	str	r3, [sp, #20]
 800d168:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 800d228 <_svfiprintf_r+0x1f0>
 800d16c:	7821      	ldrb	r1, [r4, #0]
 800d16e:	2203      	movs	r2, #3
 800d170:	4650      	mov	r0, sl
 800d172:	f7f3 f82d 	bl	80001d0 <memchr>
 800d176:	b140      	cbz	r0, 800d18a <_svfiprintf_r+0x152>
 800d178:	2340      	movs	r3, #64	; 0x40
 800d17a:	eba0 000a 	sub.w	r0, r0, sl
 800d17e:	fa03 f000 	lsl.w	r0, r3, r0
 800d182:	9b04      	ldr	r3, [sp, #16]
 800d184:	4303      	orrs	r3, r0
 800d186:	3401      	adds	r4, #1
 800d188:	9304      	str	r3, [sp, #16]
 800d18a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d18e:	4827      	ldr	r0, [pc, #156]	; (800d22c <_svfiprintf_r+0x1f4>)
 800d190:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d194:	2206      	movs	r2, #6
 800d196:	f7f3 f81b 	bl	80001d0 <memchr>
 800d19a:	2800      	cmp	r0, #0
 800d19c:	d038      	beq.n	800d210 <_svfiprintf_r+0x1d8>
 800d19e:	4b24      	ldr	r3, [pc, #144]	; (800d230 <_svfiprintf_r+0x1f8>)
 800d1a0:	bb1b      	cbnz	r3, 800d1ea <_svfiprintf_r+0x1b2>
 800d1a2:	9b03      	ldr	r3, [sp, #12]
 800d1a4:	3307      	adds	r3, #7
 800d1a6:	f023 0307 	bic.w	r3, r3, #7
 800d1aa:	3308      	adds	r3, #8
 800d1ac:	9303      	str	r3, [sp, #12]
 800d1ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d1b0:	4433      	add	r3, r6
 800d1b2:	9309      	str	r3, [sp, #36]	; 0x24
 800d1b4:	e767      	b.n	800d086 <_svfiprintf_r+0x4e>
 800d1b6:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1ba:	460c      	mov	r4, r1
 800d1bc:	2001      	movs	r0, #1
 800d1be:	e7a5      	b.n	800d10c <_svfiprintf_r+0xd4>
 800d1c0:	2300      	movs	r3, #0
 800d1c2:	3401      	adds	r4, #1
 800d1c4:	9305      	str	r3, [sp, #20]
 800d1c6:	4619      	mov	r1, r3
 800d1c8:	f04f 0c0a 	mov.w	ip, #10
 800d1cc:	4620      	mov	r0, r4
 800d1ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1d2:	3a30      	subs	r2, #48	; 0x30
 800d1d4:	2a09      	cmp	r2, #9
 800d1d6:	d903      	bls.n	800d1e0 <_svfiprintf_r+0x1a8>
 800d1d8:	2b00      	cmp	r3, #0
 800d1da:	d0c5      	beq.n	800d168 <_svfiprintf_r+0x130>
 800d1dc:	9105      	str	r1, [sp, #20]
 800d1de:	e7c3      	b.n	800d168 <_svfiprintf_r+0x130>
 800d1e0:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1e4:	4604      	mov	r4, r0
 800d1e6:	2301      	movs	r3, #1
 800d1e8:	e7f0      	b.n	800d1cc <_svfiprintf_r+0x194>
 800d1ea:	ab03      	add	r3, sp, #12
 800d1ec:	9300      	str	r3, [sp, #0]
 800d1ee:	462a      	mov	r2, r5
 800d1f0:	4b10      	ldr	r3, [pc, #64]	; (800d234 <_svfiprintf_r+0x1fc>)
 800d1f2:	a904      	add	r1, sp, #16
 800d1f4:	4638      	mov	r0, r7
 800d1f6:	f3af 8000 	nop.w
 800d1fa:	1c42      	adds	r2, r0, #1
 800d1fc:	4606      	mov	r6, r0
 800d1fe:	d1d6      	bne.n	800d1ae <_svfiprintf_r+0x176>
 800d200:	89ab      	ldrh	r3, [r5, #12]
 800d202:	065b      	lsls	r3, r3, #25
 800d204:	f53f af2c 	bmi.w	800d060 <_svfiprintf_r+0x28>
 800d208:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d20a:	b01d      	add	sp, #116	; 0x74
 800d20c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d210:	ab03      	add	r3, sp, #12
 800d212:	9300      	str	r3, [sp, #0]
 800d214:	462a      	mov	r2, r5
 800d216:	4b07      	ldr	r3, [pc, #28]	; (800d234 <_svfiprintf_r+0x1fc>)
 800d218:	a904      	add	r1, sp, #16
 800d21a:	4638      	mov	r0, r7
 800d21c:	f7ff f8bc 	bl	800c398 <_printf_i>
 800d220:	e7eb      	b.n	800d1fa <_svfiprintf_r+0x1c2>
 800d222:	bf00      	nop
 800d224:	0800dbbc 	.word	0x0800dbbc
 800d228:	0800dbc2 	.word	0x0800dbc2
 800d22c:	0800dbc6 	.word	0x0800dbc6
 800d230:	00000000 	.word	0x00000000
 800d234:	0800cf83 	.word	0x0800cf83

0800d238 <_putc_r>:
 800d238:	b570      	push	{r4, r5, r6, lr}
 800d23a:	460d      	mov	r5, r1
 800d23c:	4614      	mov	r4, r2
 800d23e:	4606      	mov	r6, r0
 800d240:	b118      	cbz	r0, 800d24a <_putc_r+0x12>
 800d242:	6983      	ldr	r3, [r0, #24]
 800d244:	b90b      	cbnz	r3, 800d24a <_putc_r+0x12>
 800d246:	f7ff fd33 	bl	800ccb0 <__sinit>
 800d24a:	4b1c      	ldr	r3, [pc, #112]	; (800d2bc <_putc_r+0x84>)
 800d24c:	429c      	cmp	r4, r3
 800d24e:	d124      	bne.n	800d29a <_putc_r+0x62>
 800d250:	6874      	ldr	r4, [r6, #4]
 800d252:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d254:	07d8      	lsls	r0, r3, #31
 800d256:	d405      	bmi.n	800d264 <_putc_r+0x2c>
 800d258:	89a3      	ldrh	r3, [r4, #12]
 800d25a:	0599      	lsls	r1, r3, #22
 800d25c:	d402      	bmi.n	800d264 <_putc_r+0x2c>
 800d25e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d260:	f7ff fdc4 	bl	800cdec <__retarget_lock_acquire_recursive>
 800d264:	68a3      	ldr	r3, [r4, #8]
 800d266:	3b01      	subs	r3, #1
 800d268:	2b00      	cmp	r3, #0
 800d26a:	60a3      	str	r3, [r4, #8]
 800d26c:	da05      	bge.n	800d27a <_putc_r+0x42>
 800d26e:	69a2      	ldr	r2, [r4, #24]
 800d270:	4293      	cmp	r3, r2
 800d272:	db1c      	blt.n	800d2ae <_putc_r+0x76>
 800d274:	b2eb      	uxtb	r3, r5
 800d276:	2b0a      	cmp	r3, #10
 800d278:	d019      	beq.n	800d2ae <_putc_r+0x76>
 800d27a:	6823      	ldr	r3, [r4, #0]
 800d27c:	1c5a      	adds	r2, r3, #1
 800d27e:	6022      	str	r2, [r4, #0]
 800d280:	701d      	strb	r5, [r3, #0]
 800d282:	b2ed      	uxtb	r5, r5
 800d284:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800d286:	07da      	lsls	r2, r3, #31
 800d288:	d405      	bmi.n	800d296 <_putc_r+0x5e>
 800d28a:	89a3      	ldrh	r3, [r4, #12]
 800d28c:	059b      	lsls	r3, r3, #22
 800d28e:	d402      	bmi.n	800d296 <_putc_r+0x5e>
 800d290:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800d292:	f7ff fdac 	bl	800cdee <__retarget_lock_release_recursive>
 800d296:	4628      	mov	r0, r5
 800d298:	bd70      	pop	{r4, r5, r6, pc}
 800d29a:	4b09      	ldr	r3, [pc, #36]	; (800d2c0 <_putc_r+0x88>)
 800d29c:	429c      	cmp	r4, r3
 800d29e:	d101      	bne.n	800d2a4 <_putc_r+0x6c>
 800d2a0:	68b4      	ldr	r4, [r6, #8]
 800d2a2:	e7d6      	b.n	800d252 <_putc_r+0x1a>
 800d2a4:	4b07      	ldr	r3, [pc, #28]	; (800d2c4 <_putc_r+0x8c>)
 800d2a6:	429c      	cmp	r4, r3
 800d2a8:	bf08      	it	eq
 800d2aa:	68f4      	ldreq	r4, [r6, #12]
 800d2ac:	e7d1      	b.n	800d252 <_putc_r+0x1a>
 800d2ae:	4629      	mov	r1, r5
 800d2b0:	4622      	mov	r2, r4
 800d2b2:	4630      	mov	r0, r6
 800d2b4:	f7ff fb1e 	bl	800c8f4 <__swbuf_r>
 800d2b8:	4605      	mov	r5, r0
 800d2ba:	e7e3      	b.n	800d284 <_putc_r+0x4c>
 800d2bc:	0800dc10 	.word	0x0800dc10
 800d2c0:	0800dc30 	.word	0x0800dc30
 800d2c4:	0800dbf0 	.word	0x0800dbf0

0800d2c8 <_raise_r>:
 800d2c8:	291f      	cmp	r1, #31
 800d2ca:	b538      	push	{r3, r4, r5, lr}
 800d2cc:	4604      	mov	r4, r0
 800d2ce:	460d      	mov	r5, r1
 800d2d0:	d904      	bls.n	800d2dc <_raise_r+0x14>
 800d2d2:	2316      	movs	r3, #22
 800d2d4:	6003      	str	r3, [r0, #0]
 800d2d6:	f04f 30ff 	mov.w	r0, #4294967295
 800d2da:	bd38      	pop	{r3, r4, r5, pc}
 800d2dc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800d2de:	b112      	cbz	r2, 800d2e6 <_raise_r+0x1e>
 800d2e0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d2e4:	b94b      	cbnz	r3, 800d2fa <_raise_r+0x32>
 800d2e6:	4620      	mov	r0, r4
 800d2e8:	f000 f830 	bl	800d34c <_getpid_r>
 800d2ec:	462a      	mov	r2, r5
 800d2ee:	4601      	mov	r1, r0
 800d2f0:	4620      	mov	r0, r4
 800d2f2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d2f6:	f000 b817 	b.w	800d328 <_kill_r>
 800d2fa:	2b01      	cmp	r3, #1
 800d2fc:	d00a      	beq.n	800d314 <_raise_r+0x4c>
 800d2fe:	1c59      	adds	r1, r3, #1
 800d300:	d103      	bne.n	800d30a <_raise_r+0x42>
 800d302:	2316      	movs	r3, #22
 800d304:	6003      	str	r3, [r0, #0]
 800d306:	2001      	movs	r0, #1
 800d308:	e7e7      	b.n	800d2da <_raise_r+0x12>
 800d30a:	2400      	movs	r4, #0
 800d30c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800d310:	4628      	mov	r0, r5
 800d312:	4798      	blx	r3
 800d314:	2000      	movs	r0, #0
 800d316:	e7e0      	b.n	800d2da <_raise_r+0x12>

0800d318 <raise>:
 800d318:	4b02      	ldr	r3, [pc, #8]	; (800d324 <raise+0xc>)
 800d31a:	4601      	mov	r1, r0
 800d31c:	6818      	ldr	r0, [r3, #0]
 800d31e:	f7ff bfd3 	b.w	800d2c8 <_raise_r>
 800d322:	bf00      	nop
 800d324:	200000ac 	.word	0x200000ac

0800d328 <_kill_r>:
 800d328:	b538      	push	{r3, r4, r5, lr}
 800d32a:	4d07      	ldr	r5, [pc, #28]	; (800d348 <_kill_r+0x20>)
 800d32c:	2300      	movs	r3, #0
 800d32e:	4604      	mov	r4, r0
 800d330:	4608      	mov	r0, r1
 800d332:	4611      	mov	r1, r2
 800d334:	602b      	str	r3, [r5, #0]
 800d336:	f7f4 fb3f 	bl	80019b8 <_kill>
 800d33a:	1c43      	adds	r3, r0, #1
 800d33c:	d102      	bne.n	800d344 <_kill_r+0x1c>
 800d33e:	682b      	ldr	r3, [r5, #0]
 800d340:	b103      	cbz	r3, 800d344 <_kill_r+0x1c>
 800d342:	6023      	str	r3, [r4, #0]
 800d344:	bd38      	pop	{r3, r4, r5, pc}
 800d346:	bf00      	nop
 800d348:	20009e44 	.word	0x20009e44

0800d34c <_getpid_r>:
 800d34c:	f7f4 bb1a 	b.w	8001984 <_getpid>

0800d350 <__sread>:
 800d350:	b510      	push	{r4, lr}
 800d352:	460c      	mov	r4, r1
 800d354:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d358:	f000 f89c 	bl	800d494 <_read_r>
 800d35c:	2800      	cmp	r0, #0
 800d35e:	bfab      	itete	ge
 800d360:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800d362:	89a3      	ldrhlt	r3, [r4, #12]
 800d364:	181b      	addge	r3, r3, r0
 800d366:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800d36a:	bfac      	ite	ge
 800d36c:	6563      	strge	r3, [r4, #84]	; 0x54
 800d36e:	81a3      	strhlt	r3, [r4, #12]
 800d370:	bd10      	pop	{r4, pc}

0800d372 <__swrite>:
 800d372:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d376:	461f      	mov	r7, r3
 800d378:	898b      	ldrh	r3, [r1, #12]
 800d37a:	05db      	lsls	r3, r3, #23
 800d37c:	4605      	mov	r5, r0
 800d37e:	460c      	mov	r4, r1
 800d380:	4616      	mov	r6, r2
 800d382:	d505      	bpl.n	800d390 <__swrite+0x1e>
 800d384:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d388:	2302      	movs	r3, #2
 800d38a:	2200      	movs	r2, #0
 800d38c:	f000 f868 	bl	800d460 <_lseek_r>
 800d390:	89a3      	ldrh	r3, [r4, #12]
 800d392:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d396:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800d39a:	81a3      	strh	r3, [r4, #12]
 800d39c:	4632      	mov	r2, r6
 800d39e:	463b      	mov	r3, r7
 800d3a0:	4628      	mov	r0, r5
 800d3a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d3a6:	f000 b817 	b.w	800d3d8 <_write_r>

0800d3aa <__sseek>:
 800d3aa:	b510      	push	{r4, lr}
 800d3ac:	460c      	mov	r4, r1
 800d3ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3b2:	f000 f855 	bl	800d460 <_lseek_r>
 800d3b6:	1c43      	adds	r3, r0, #1
 800d3b8:	89a3      	ldrh	r3, [r4, #12]
 800d3ba:	bf15      	itete	ne
 800d3bc:	6560      	strne	r0, [r4, #84]	; 0x54
 800d3be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800d3c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800d3c6:	81a3      	strheq	r3, [r4, #12]
 800d3c8:	bf18      	it	ne
 800d3ca:	81a3      	strhne	r3, [r4, #12]
 800d3cc:	bd10      	pop	{r4, pc}

0800d3ce <__sclose>:
 800d3ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d3d2:	f000 b813 	b.w	800d3fc <_close_r>
	...

0800d3d8 <_write_r>:
 800d3d8:	b538      	push	{r3, r4, r5, lr}
 800d3da:	4d07      	ldr	r5, [pc, #28]	; (800d3f8 <_write_r+0x20>)
 800d3dc:	4604      	mov	r4, r0
 800d3de:	4608      	mov	r0, r1
 800d3e0:	4611      	mov	r1, r2
 800d3e2:	2200      	movs	r2, #0
 800d3e4:	602a      	str	r2, [r5, #0]
 800d3e6:	461a      	mov	r2, r3
 800d3e8:	f7f4 fbc4 	bl	8001b74 <_write>
 800d3ec:	1c43      	adds	r3, r0, #1
 800d3ee:	d102      	bne.n	800d3f6 <_write_r+0x1e>
 800d3f0:	682b      	ldr	r3, [r5, #0]
 800d3f2:	b103      	cbz	r3, 800d3f6 <_write_r+0x1e>
 800d3f4:	6023      	str	r3, [r4, #0]
 800d3f6:	bd38      	pop	{r3, r4, r5, pc}
 800d3f8:	20009e44 	.word	0x20009e44

0800d3fc <_close_r>:
 800d3fc:	b538      	push	{r3, r4, r5, lr}
 800d3fe:	4d06      	ldr	r5, [pc, #24]	; (800d418 <_close_r+0x1c>)
 800d400:	2300      	movs	r3, #0
 800d402:	4604      	mov	r4, r0
 800d404:	4608      	mov	r0, r1
 800d406:	602b      	str	r3, [r5, #0]
 800d408:	f7f4 faa2 	bl	8001950 <_close>
 800d40c:	1c43      	adds	r3, r0, #1
 800d40e:	d102      	bne.n	800d416 <_close_r+0x1a>
 800d410:	682b      	ldr	r3, [r5, #0]
 800d412:	b103      	cbz	r3, 800d416 <_close_r+0x1a>
 800d414:	6023      	str	r3, [r4, #0]
 800d416:	bd38      	pop	{r3, r4, r5, pc}
 800d418:	20009e44 	.word	0x20009e44

0800d41c <_fstat_r>:
 800d41c:	b538      	push	{r3, r4, r5, lr}
 800d41e:	4d07      	ldr	r5, [pc, #28]	; (800d43c <_fstat_r+0x20>)
 800d420:	2300      	movs	r3, #0
 800d422:	4604      	mov	r4, r0
 800d424:	4608      	mov	r0, r1
 800d426:	4611      	mov	r1, r2
 800d428:	602b      	str	r3, [r5, #0]
 800d42a:	f7f4 fa9c 	bl	8001966 <_fstat>
 800d42e:	1c43      	adds	r3, r0, #1
 800d430:	d102      	bne.n	800d438 <_fstat_r+0x1c>
 800d432:	682b      	ldr	r3, [r5, #0]
 800d434:	b103      	cbz	r3, 800d438 <_fstat_r+0x1c>
 800d436:	6023      	str	r3, [r4, #0]
 800d438:	bd38      	pop	{r3, r4, r5, pc}
 800d43a:	bf00      	nop
 800d43c:	20009e44 	.word	0x20009e44

0800d440 <_isatty_r>:
 800d440:	b538      	push	{r3, r4, r5, lr}
 800d442:	4d06      	ldr	r5, [pc, #24]	; (800d45c <_isatty_r+0x1c>)
 800d444:	2300      	movs	r3, #0
 800d446:	4604      	mov	r4, r0
 800d448:	4608      	mov	r0, r1
 800d44a:	602b      	str	r3, [r5, #0]
 800d44c:	f7f4 faa1 	bl	8001992 <_isatty>
 800d450:	1c43      	adds	r3, r0, #1
 800d452:	d102      	bne.n	800d45a <_isatty_r+0x1a>
 800d454:	682b      	ldr	r3, [r5, #0]
 800d456:	b103      	cbz	r3, 800d45a <_isatty_r+0x1a>
 800d458:	6023      	str	r3, [r4, #0]
 800d45a:	bd38      	pop	{r3, r4, r5, pc}
 800d45c:	20009e44 	.word	0x20009e44

0800d460 <_lseek_r>:
 800d460:	b538      	push	{r3, r4, r5, lr}
 800d462:	4d07      	ldr	r5, [pc, #28]	; (800d480 <_lseek_r+0x20>)
 800d464:	4604      	mov	r4, r0
 800d466:	4608      	mov	r0, r1
 800d468:	4611      	mov	r1, r2
 800d46a:	2200      	movs	r2, #0
 800d46c:	602a      	str	r2, [r5, #0]
 800d46e:	461a      	mov	r2, r3
 800d470:	f7f4 fab2 	bl	80019d8 <_lseek>
 800d474:	1c43      	adds	r3, r0, #1
 800d476:	d102      	bne.n	800d47e <_lseek_r+0x1e>
 800d478:	682b      	ldr	r3, [r5, #0]
 800d47a:	b103      	cbz	r3, 800d47e <_lseek_r+0x1e>
 800d47c:	6023      	str	r3, [r4, #0]
 800d47e:	bd38      	pop	{r3, r4, r5, pc}
 800d480:	20009e44 	.word	0x20009e44

0800d484 <_malloc_usable_size_r>:
 800d484:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d488:	1f18      	subs	r0, r3, #4
 800d48a:	2b00      	cmp	r3, #0
 800d48c:	bfbc      	itt	lt
 800d48e:	580b      	ldrlt	r3, [r1, r0]
 800d490:	18c0      	addlt	r0, r0, r3
 800d492:	4770      	bx	lr

0800d494 <_read_r>:
 800d494:	b538      	push	{r3, r4, r5, lr}
 800d496:	4d07      	ldr	r5, [pc, #28]	; (800d4b4 <_read_r+0x20>)
 800d498:	4604      	mov	r4, r0
 800d49a:	4608      	mov	r0, r1
 800d49c:	4611      	mov	r1, r2
 800d49e:	2200      	movs	r2, #0
 800d4a0:	602a      	str	r2, [r5, #0]
 800d4a2:	461a      	mov	r2, r3
 800d4a4:	f7f4 fb28 	bl	8001af8 <_read>
 800d4a8:	1c43      	adds	r3, r0, #1
 800d4aa:	d102      	bne.n	800d4b2 <_read_r+0x1e>
 800d4ac:	682b      	ldr	r3, [r5, #0]
 800d4ae:	b103      	cbz	r3, 800d4b2 <_read_r+0x1e>
 800d4b0:	6023      	str	r3, [r4, #0]
 800d4b2:	bd38      	pop	{r3, r4, r5, pc}
 800d4b4:	20009e44 	.word	0x20009e44

0800d4b8 <_init>:
 800d4b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4ba:	bf00      	nop
 800d4bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4be:	bc08      	pop	{r3}
 800d4c0:	469e      	mov	lr, r3
 800d4c2:	4770      	bx	lr

0800d4c4 <_fini>:
 800d4c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4c6:	bf00      	nop
 800d4c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d4ca:	bc08      	pop	{r3}
 800d4cc:	469e      	mov	lr, r3
 800d4ce:	4770      	bx	lr
