// Seed: 1478393347
module module_0 (
    output wand id_0,
    input uwire id_1,
    input wor id_2,
    output tri0 id_3,
    input tri1 id_4,
    output wand id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wire id_8,
    input supply0 id_9,
    input tri0 id_10,
    input supply1 id_11,
    input uwire id_12,
    output tri1 id_13,
    input supply1 id_14,
    input tri1 id_15,
    input tri0 id_16
    , id_18
);
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input uwire id_2,
    output logic id_3,
    output wire id_4,
    input wor id_5,
    input supply0 id_6,
    input supply1 id_7
);
  always id_3 <= 1;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_5,
      id_0,
      id_6,
      id_4,
      id_5,
      id_0,
      id_0,
      id_5,
      id_2,
      id_7,
      id_5,
      id_0,
      id_2,
      id_2,
      id_5
  );
  assign modCall_1.type_2 = 0;
endmodule
