

================================================================
== Vitis HLS Report for 'CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4'
================================================================
* Date:           Mon Jul 14 02:16:38 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        CNN_HLS
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.310 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    26916|    26916|  0.269 ms|  0.269 ms|  26901|  26901|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_119_1_loop_for_ap_4  |    26914|    26914|        56|         21|          1|  1280|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|    47|       -|       -|    -|
|Expression       |        -|     -|       0|    1372|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    11|     158|     744|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|    1069|    -|
|Register         |        -|     -|    2414|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    58|    2572|    3185|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     4|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |          Instance         |        Module        | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |mul_10ns_12ns_21_1_1_U287  |mul_10ns_12ns_21_1_1  |        0|   1|    0|   5|    0|
    |mul_10ns_12ns_21_1_1_U288  |mul_10ns_12ns_21_1_1  |        0|   1|    0|   5|    0|
    |mul_10ns_12ns_21_1_1_U289  |mul_10ns_12ns_21_1_1  |        0|   1|    0|   5|    0|
    |mul_16s_16s_24_1_1_U264    |mul_16s_16s_24_1_1    |        0|   1|    0|   5|    0|
    |mul_7ns_9ns_15_1_1_U253    |mul_7ns_9ns_15_1_1    |        0|   0|    0|  50|    0|
    |mul_7ns_9ns_15_1_1_U254    |mul_7ns_9ns_15_1_1    |        0|   0|    0|  50|    0|
    |mul_7ns_9ns_15_1_1_U255    |mul_7ns_9ns_15_1_1    |        0|   0|    0|  50|    0|
    |mul_7ns_9ns_15_1_1_U256    |mul_7ns_9ns_15_1_1    |        0|   0|    0|  50|    0|
    |mul_8ns_10ns_17_1_1_U257   |mul_8ns_10ns_17_1_1   |        0|   0|    0|  62|    0|
    |mul_8ns_10ns_17_1_1_U258   |mul_8ns_10ns_17_1_1   |        0|   0|    0|  62|    0|
    |mul_8ns_10ns_17_1_1_U259   |mul_8ns_10ns_17_1_1   |        0|   0|    0|  62|    0|
    |mul_9ns_11ns_19_1_1_U260   |mul_9ns_11ns_19_1_1   |        0|   1|    0|   5|    0|
    |mul_9ns_11ns_19_1_1_U261   |mul_9ns_11ns_19_1_1   |        0|   1|    0|   5|    0|
    |mul_9ns_11ns_19_1_1_U262   |mul_9ns_11ns_19_1_1   |        0|   1|    0|   5|    0|
    |mul_9ns_11ns_19_1_1_U283   |mul_9ns_11ns_19_1_1   |        0|   1|    0|   5|    0|
    |mul_9ns_11ns_19_1_1_U284   |mul_9ns_11ns_19_1_1   |        0|   1|    0|   5|    0|
    |mul_9ns_11ns_19_1_1_U285   |mul_9ns_11ns_19_1_1   |        0|   1|    0|   5|    0|
    |mul_9ns_11ns_19_1_1_U286   |mul_9ns_11ns_19_1_1   |        0|   1|    0|   5|    0|
    |sparsemux_7_2_16_1_1_U249  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U250  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U251  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U263  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U265  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U266  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U267  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U268  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U269  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U270  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U271  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U272  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U273  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U274  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U275  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U276  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U277  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U278  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U279  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U280  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U281  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U282  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U290  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |sparsemux_7_2_16_1_1_U291  |sparsemux_7_2_16_1_1  |        0|   0|    0|   9|    0|
    |urem_7ns_3ns_2_11_1_U252   |urem_7ns_3ns_2_11_1   |        0|   0|  158|  87|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+
    |Total                      |                      |        0|  11|  158| 744|    0|
    +---------------------------+----------------------+---------+----+-----+----+-----+

    * DSP: 
    +-------------------------------------+--------------------------------+----------------+
    |               Instance              |             Module             |   Expression   |
    +-------------------------------------+--------------------------------+----------------+
    |am_addmul_7ns_7ns_9ns_17_4_1_U292    |am_addmul_7ns_7ns_9ns_17_4_1    |  (i0 + i1) * i2|
    |am_addmul_7ns_7ns_9ns_17_4_1_U293    |am_addmul_7ns_7ns_9ns_17_4_1    |  (i0 + i1) * i2|
    |am_addmul_7ns_7ns_9ns_17_4_1_U294    |am_addmul_7ns_7ns_9ns_17_4_1    |  (i0 + i1) * i2|
    |am_addmul_7ns_8ns_10ns_19_4_1_U295   |am_addmul_7ns_8ns_10ns_19_4_1   |  (i0 + i1) * i2|
    |am_addmul_7ns_8ns_10ns_19_4_1_U296   |am_addmul_7ns_8ns_10ns_19_4_1   |  (i0 + i1) * i2|
    |am_addmul_7ns_9ns_11ns_21_4_1_U297   |am_addmul_7ns_9ns_11ns_21_4_1   |  (i0 + i1) * i2|
    |am_addmul_7ns_9ns_11ns_21_4_1_U298   |am_addmul_7ns_9ns_11ns_21_4_1   |  (i0 + i1) * i2|
    |am_addmul_7ns_9ns_11ns_21_4_1_U299   |am_addmul_7ns_9ns_11ns_21_4_1   |  (i0 + i1) * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U300  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U301  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U302  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U303  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U304  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U305  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U306  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U307  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U308  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U309  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U310  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U311  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U312  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U313  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U314  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U315  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U316  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U317  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U318  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U319  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U320  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U321  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U322  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U323  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U324  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U325  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U326  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U327  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U328  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U329  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U330  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U331  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U332  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U333  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U334  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U335  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U336  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U337  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    |mac_muladd_16s_16s_24ns_24_4_1_U338  |mac_muladd_16s_16s_24ns_24_4_1  |    i0 + i1 * i2|
    +-------------------------------------+--------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+----+---+----+------------+------------+
    |         Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+----+---+----+------------+------------+
    |add_ln119_1_fu_1774_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln119_fu_1748_p2           |         +|   0|  0|  18|          11|           1|
    |add_ln127_14_fu_2245_p2        |         +|   0|  0|  13|           6|           5|
    |add_ln127_18_fu_2329_p2        |         +|   0|  0|  14|           7|           6|
    |add_ln127_20_fu_2182_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_22_fu_2263_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_24_fu_2408_p2        |         +|   0|  0|  14|           7|           6|
    |add_ln127_26_fu_2348_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_28_fu_2473_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln127_2_fu_1931_p2         |         +|   0|  0|  14|           7|           2|
    |add_ln127_34_fu_2935_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln127_37_fu_2992_p2        |         +|   0|  0|  15|           8|           7|
    |add_ln127_39_fu_2485_p2        |         +|   0|  0|  16|           9|           9|
    |add_ln127_41_fu_2542_p2        |         +|   0|  0|  16|           9|           9|
    |add_ln127_43_fu_3056_p2        |         +|   0|  0|  15|           8|           7|
    |add_ln127_45_fu_3011_p2        |         +|   0|  0|  16|           9|           9|
    |add_ln127_47_fu_3127_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_49_fu_3068_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_4_fu_2022_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln127_51_fu_3139_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_53_fu_3256_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_55_fu_3203_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_57_fu_3322_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_63_fu_3395_p2        |         +|   0|  0|  15|           8|           8|
    |add_ln127_67_fu_3461_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln127_69_fu_3274_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln127_6_fu_2079_p2         |         +|   0|  0|  14|           7|           3|
    |add_ln127_71_fu_3340_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln127_73_fu_3529_p2        |         +|   0|  0|  14|           7|           7|
    |add_ln127_75_fu_3407_p2        |         +|   0|  0|  17|          10|          10|
    |add_ln127_8_fu_2111_p2         |         +|   0|  0|  13|           6|           5|
    |add_ln127_fu_1860_p2           |         +|   0|  0|  14|           7|           1|
    |add_ln129_1_fu_4260_p2         |         +|   0|  0|  17|          11|          11|
    |add_ln129_2_fu_4534_p2         |         +|   0|  0|  23|          16|          16|
    |add_ln129_fu_4516_p2           |         +|   0|  0|  24|          17|          17|
    |arrayidx31_sum_fu_4205_p2      |         +|   0|  0|  18|          11|          11|
    |arrayidx32_sum_126_fu_1818_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_1_1_fu_2046_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_1_2_fu_2068_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_1_3_fu_2150_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_1_4_fu_2160_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_1_fu_1973_p2    |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_238_fu_1829_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_2_1_fu_2235_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_2_2_fu_2306_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_2_3_fu_2316_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_2_4_fu_2382_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_2_fu_2225_p2    |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_350_fu_1918_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_3_1_fu_2447_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_3_2_fu_2457_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_3_3_fu_2510_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_3_4_fu_2520_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_3_fu_2392_p2    |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_462_fu_1963_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_4_1_fu_2585_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_4_2_fu_2957_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_4_3_fu_3827_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_4_4_fu_3861_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_4_fu_2575_p2    |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_5_1_fu_3905_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_5_2_fu_3915_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_5_3_fu_3949_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_5_4_fu_3959_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_5_fu_3871_p2    |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_6_1_fu_4003_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_6_2_fu_4037_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_6_3_fu_4047_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_6_4_fu_4081_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_6_fu_3993_p2    |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_7_1_fu_4125_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_7_2_fu_4135_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_7_3_fu_4165_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_7_4_fu_4175_p2  |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_7_fu_4091_p2    |         +|   0|  0|  18|          11|          10|
    |arrayidx32_sum_fu_1908_p2      |         +|   0|  0|  18|          11|          10|
    |empty_213_fu_4234_p2           |         +|   0|  0|  17|          11|          11|
    |empty_fu_1812_p2               |         +|   0|  0|  18|          11|          11|
    |icmp_ln119_fu_1742_p2          |      icmp|   0|  0|  18|          11|          11|
    |icmp_ln121_fu_1760_p2          |      icmp|   0|  0|  14|           7|           7|
    |select_ln119_1_fu_1780_p3      |    select|   0|  0|   5|           1|           5|
    |select_ln119_fu_1766_p3        |    select|   0|  0|   7|           1|           1|
    |select_ln129_fu_4539_p3        |    select|   0|  0|  16|           1|           1|
    |ap_enable_pp0                  |       xor|   0|  0|   2|           1|           2|
    +-------------------------------+----------+----+---+----+------------+------------+
    |Total                          |          |   0|  0|1372|         788|         714|
    +-------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+-----+-----------+-----+-----------+
    |                  Name                  | LUT | Input Size| Bits| Total Bits|
    +----------------------------------------+-----+-----------+-----+-----------+
    |OutPadConv4_1_address0_local            |  148|         32|    8|        256|
    |OutPadConv4_1_address1_local            |   54|         10|    8|         80|
    |OutPadConv4_2_address0_local            |  148|         32|    8|        256|
    |OutPadConv4_2_address1_local            |   54|         10|    8|         80|
    |OutPadConv4_address0_local              |  148|         32|    8|        256|
    |OutPadConv4_address1_local              |   54|         10|    8|         80|
    |Weights_address0_local                  |  111|         22|   14|        308|
    |Weights_address1_local                  |  106|         21|   14|        294|
    |ap_NS_fsm                               |  111|         22|    1|         22|
    |ap_done_int                             |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2                 |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |    9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten65_load  |    9|          2|   11|         22|
    |ap_sig_allocacmp_n_load                 |    9|          2|    5|         10|
    |ap_sig_allocacmp_y_load                 |    9|          2|    7|         14|
    |indvar_flatten65_fu_294                 |    9|          2|   11|         22|
    |n_fu_290                                |    9|          2|    5|         10|
    |reg_1692                                |    9|          2|   16|         32|
    |reg_1697                                |    9|          2|   16|         32|
    |reg_1702                                |    9|          2|   16|         32|
    |reg_1715                                |    9|          2|   16|         32|
    |y_fu_286                                |    9|          2|    7|         14|
    +----------------------------------------+-----+-----------+-----+-----------+
    |Total                                   | 1069|        221|  192|       1862|
    +----------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |OutPadConv4_1_load_10_reg_5607         |  16|   0|   16|          0|
    |OutPadConv4_1_load_11_reg_5622         |  16|   0|   16|          0|
    |OutPadConv4_1_load_12_reg_5692         |  16|   0|   16|          0|
    |OutPadConv4_1_load_13_reg_5707         |  16|   0|   16|          0|
    |OutPadConv4_1_load_14_reg_5777         |  16|   0|   16|          0|
    |OutPadConv4_1_load_15_reg_5792         |  16|   0|   16|          0|
    |OutPadConv4_1_load_1_reg_5117          |  16|   0|   16|          0|
    |OutPadConv4_1_load_2_reg_5188          |  16|   0|   16|          0|
    |OutPadConv4_1_load_3_reg_5248          |  16|   0|   16|          0|
    |OutPadConv4_1_load_4_reg_5323          |  16|   0|   16|          0|
    |OutPadConv4_1_load_5_reg_5338          |  16|   0|   16|          0|
    |OutPadConv4_1_load_6_reg_5413          |  16|   0|   16|          0|
    |OutPadConv4_1_load_7_reg_5428          |  16|   0|   16|          0|
    |OutPadConv4_1_load_8_reg_5517          |  16|   0|   16|          0|
    |OutPadConv4_1_load_9_reg_5532          |  16|   0|   16|          0|
    |OutPadConv4_1_load_reg_5233            |  16|   0|   16|          0|
    |OutPadConv4_2_load_10_reg_5612         |  16|   0|   16|          0|
    |OutPadConv4_2_load_11_reg_5627         |  16|   0|   16|          0|
    |OutPadConv4_2_load_12_reg_5697         |  16|   0|   16|          0|
    |OutPadConv4_2_load_13_reg_5712         |  16|   0|   16|          0|
    |OutPadConv4_2_load_14_reg_5782         |  16|   0|   16|          0|
    |OutPadConv4_2_load_15_reg_5797         |  16|   0|   16|          0|
    |OutPadConv4_2_load_1_reg_5122          |  16|   0|   16|          0|
    |OutPadConv4_2_load_2_reg_5193          |  16|   0|   16|          0|
    |OutPadConv4_2_load_3_reg_5253          |  16|   0|   16|          0|
    |OutPadConv4_2_load_4_reg_5328          |  16|   0|   16|          0|
    |OutPadConv4_2_load_5_reg_5343          |  16|   0|   16|          0|
    |OutPadConv4_2_load_6_reg_5418          |  16|   0|   16|          0|
    |OutPadConv4_2_load_7_reg_5433          |  16|   0|   16|          0|
    |OutPadConv4_2_load_8_reg_5522          |  16|   0|   16|          0|
    |OutPadConv4_2_load_9_reg_5537          |  16|   0|   16|          0|
    |OutPadConv4_2_load_reg_5238            |  16|   0|   16|          0|
    |OutPadConv4_load_10_reg_5602           |  16|   0|   16|          0|
    |OutPadConv4_load_11_reg_5617           |  16|   0|   16|          0|
    |OutPadConv4_load_12_reg_5687           |  16|   0|   16|          0|
    |OutPadConv4_load_13_reg_5702           |  16|   0|   16|          0|
    |OutPadConv4_load_14_reg_5772           |  16|   0|   16|          0|
    |OutPadConv4_load_15_reg_5787           |  16|   0|   16|          0|
    |OutPadConv4_load_1_reg_5112            |  16|   0|   16|          0|
    |OutPadConv4_load_2_reg_5183            |  16|   0|   16|          0|
    |OutPadConv4_load_3_reg_5243            |  16|   0|   16|          0|
    |OutPadConv4_load_4_reg_5318            |  16|   0|   16|          0|
    |OutPadConv4_load_5_reg_5333            |  16|   0|   16|          0|
    |OutPadConv4_load_6_reg_5408            |  16|   0|   16|          0|
    |OutPadConv4_load_7_reg_5423            |  16|   0|   16|          0|
    |OutPadConv4_load_8_reg_5512            |  16|   0|   16|          0|
    |OutPadConv4_load_9_reg_5527            |  16|   0|   16|          0|
    |OutPadConv4_load_reg_5228              |  16|   0|   16|          0|
    |Weights_load_100_reg_5582              |  16|   0|   16|          0|
    |Weights_load_101_reg_5587              |  16|   0|   16|          0|
    |Weights_load_102_reg_5667              |  16|   0|   16|          0|
    |Weights_load_103_reg_5672              |  16|   0|   16|          0|
    |Weights_load_104_reg_5752              |  16|   0|   16|          0|
    |Weights_load_105_reg_5757              |  16|   0|   16|          0|
    |Weights_load_106_reg_5842              |  16|   0|   16|          0|
    |Weights_load_107_reg_5847              |  16|   0|   16|          0|
    |Weights_load_108_reg_5997              |  16|   0|   16|          0|
    |Weights_load_109_reg_6002              |  16|   0|   16|          0|
    |Weights_load_110_reg_6076              |  16|   0|   16|          0|
    |Weights_load_123_reg_6941              |  16|   0|   16|          0|
    |Weights_load_124_reg_6966              |  16|   0|   16|          0|
    |Weights_load_125_reg_6971              |  16|   0|   16|          0|
    |Weights_load_126_reg_6996              |  16|   0|   16|          0|
    |Weights_load_127_reg_7001              |  16|   0|   16|          0|
    |Weights_load_93_reg_5213               |  16|   0|   16|          0|
    |Weights_load_95_reg_5303               |  16|   0|   16|          0|
    |Weights_load_97_reg_5393               |  16|   0|   16|          0|
    |Weights_load_98_reg_5483               |  16|   0|   16|          0|
    |Weights_load_99_reg_5488               |  16|   0|   16|          0|
    |Weights_load_reg_7016                  |  16|   0|   16|          0|
    |add_ln129_1_reg_7011                   |  11|   0|   11|          0|
    |ap_CS_fsm                              |  21|   0|   21|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |empty_reg_5013                         |   8|   0|   11|          3|
    |empty_reg_5013_pp0_iter1_reg           |   8|   0|   11|          3|
    |icmp_ln119_reg_4991                    |   1|   0|    1|          0|
    |icmp_ln119_reg_4991_pp0_iter1_reg      |   1|   0|    1|          0|
    |indvar_flatten65_fu_294                |  11|   0|   11|          0|
    |n_fu_290                               |   5|   0|    5|          0|
    |reg_1692                               |  16|   0|   16|          0|
    |reg_1697                               |  16|   0|   16|          0|
    |reg_1702                               |  16|   0|   16|          0|
    |reg_1707                               |  16|   0|   16|          0|
    |reg_1711                               |  16|   0|   16|          0|
    |reg_1715                               |  16|   0|   16|          0|
    |reg_1720                               |  16|   0|   16|          0|
    |select_ln119_1_reg_5006                |   5|   0|    5|          0|
    |select_ln119_1_reg_5006_pp0_iter1_reg  |   5|   0|    5|          0|
    |select_ln119_reg_4995                  |   7|   0|    7|          0|
    |select_ln119_reg_4995_pp0_iter1_reg    |   7|   0|    7|          0|
    |tmp_145_reg_5877                       |  16|   0|   16|          0|
    |tmp_154_reg_6596                       |  16|   0|   16|          0|
    |tmp_165_reg_5160                       |   6|   0|    6|          0|
    |tmp_169_reg_5288                       |   7|   0|    7|          0|
    |tmp_170_reg_5293                       |   7|   0|    7|          0|
    |tmp_171_reg_5298                       |   7|   0|    7|          0|
    |tmp_172_reg_5378                       |   7|   0|    7|          0|
    |tmp_173_reg_5468                       |   7|   0|    7|          0|
    |tmp_174_reg_5572                       |   7|   0|    7|          0|
    |tmp_175_reg_5383                       |   8|   0|    8|          0|
    |tmp_176_reg_5388                       |   8|   0|    8|          0|
    |tmp_177_reg_5662                       |   8|   0|    8|          0|
    |tmp_180_reg_5747                       |   8|   0|    8|          0|
    |tmp_182_reg_5832                       |   8|   0|    8|          0|
    |tmp_185_reg_6066                       |   8|   0|    8|          0|
    |tmp_188_reg_6131                       |   8|   0|    8|          0|
    |tmp_190_reg_6191                       |   8|   0|    8|          0|
    |tmp_193_reg_6251                       |   8|   0|    8|          0|
    |tmp_195_reg_7022                       |  16|   0|   16|          0|
    |tmp_196_reg_5473                       |   9|   0|    9|          0|
    |tmp_198_reg_5478                       |   9|   0|    9|          0|
    |tmp_201_reg_5577                       |   9|   0|    9|          0|
    |tmp_204_reg_6311                       |   9|   0|    9|          0|
    |tmp_206_reg_6371                       |   9|   0|    9|          0|
    |tmp_209_reg_6431                       |   9|   0|    9|          0|
    |tmp_61_reg_5882                        |  16|   0|   16|          0|
    |tmp_62_reg_5887                        |  16|   0|   16|          0|
    |tmp_63_reg_5892                        |  16|   0|   16|          0|
    |tmp_64_reg_5897                        |  16|   0|   16|          0|
    |tmp_65_reg_5902                        |  16|   0|   16|          0|
    |tmp_66_reg_5907                        |  16|   0|   16|          0|
    |tmp_67_reg_5912                        |  16|   0|   16|          0|
    |tmp_68_reg_5917                        |  16|   0|   16|          0|
    |tmp_69_reg_5922                        |  16|   0|   16|          0|
    |tmp_70_reg_5927                        |  16|   0|   16|          0|
    |tmp_71_reg_5932                        |  16|   0|   16|          0|
    |tmp_72_reg_5937                        |  16|   0|   16|          0|
    |tmp_73_reg_5942                        |  16|   0|   16|          0|
    |tmp_74_reg_5947                        |  16|   0|   16|          0|
    |tmp_75_reg_5952                        |  16|   0|   16|          0|
    |tmp_76_reg_5957                        |  16|   0|   16|          0|
    |tmp_77_reg_6026                        |  16|   0|   16|          0|
    |tmp_78_reg_6031                        |  16|   0|   16|          0|
    |tmp_79_reg_6091                        |  16|   0|   16|          0|
    |tmp_80_reg_6096                        |  16|   0|   16|          0|
    |tmp_81_reg_6151                        |  16|   0|   16|          0|
    |tmp_82_reg_6156                        |  16|   0|   16|          0|
    |tmp_83_reg_6211                        |  16|   0|   16|          0|
    |tmp_84_reg_6216                        |  16|   0|   16|          0|
    |tmp_85_reg_6271                        |  16|   0|   16|          0|
    |tmp_86_reg_6276                        |  16|   0|   16|          0|
    |tmp_86_reg_6276_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_87_reg_6331                        |  16|   0|   16|          0|
    |tmp_87_reg_6331_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_88_reg_6336                        |  16|   0|   16|          0|
    |tmp_88_reg_6336_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_89_reg_6391                        |  16|   0|   16|          0|
    |tmp_89_reg_6391_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_90_reg_6396                        |  16|   0|   16|          0|
    |tmp_90_reg_6396_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_91_reg_6451                        |  16|   0|   16|          0|
    |tmp_91_reg_6451_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_92_reg_6456                        |  16|   0|   16|          0|
    |tmp_92_reg_6456_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_93_reg_6496                        |  16|   0|   16|          0|
    |tmp_93_reg_6496_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_94_reg_6501                        |  16|   0|   16|          0|
    |tmp_94_reg_6501_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_95_reg_6551                        |  16|   0|   16|          0|
    |tmp_95_reg_6551_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_96_reg_6556                        |  16|   0|   16|          0|
    |tmp_96_reg_6556_pp0_iter1_reg          |  16|   0|   16|          0|
    |tmp_97_reg_6606                        |  16|   0|   16|          0|
    |tmp_97_reg_6606_pp0_iter2_reg          |  16|   0|   16|          0|
    |tmp_98_reg_6611                        |  16|   0|   16|          0|
    |tmp_98_reg_6611_pp0_iter2_reg          |  16|   0|   16|          0|
    |tmp_s_reg_5063                         |   7|   0|    7|          0|
    |trunc_ln121_reg_5862                   |   2|   0|    2|          0|
    |y_fu_286                               |   7|   0|    7|          0|
    |zext_ln121_1_reg_5152                  |   7|   0|   10|          3|
    |zext_ln121_2_reg_5105                  |   7|   0|    9|          2|
    |zext_ln121_3_reg_5069                  |   7|   0|    8|          1|
    |zext_ln121_6_reg_6012                  |   6|   0|    8|          2|
    |zext_ln121_7_reg_5503                  |   6|   0|    7|          1|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  |2414|   0| 2429|         15|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  CNN_Pipeline_VITIS_LOOP_119_1_loop_for_ap_4|  return value|
|Weights_address0        |  out|   14|   ap_memory|                                      Weights|         array|
|Weights_ce0             |  out|    1|   ap_memory|                                      Weights|         array|
|Weights_q0              |   in|   16|   ap_memory|                                      Weights|         array|
|Weights_address1        |  out|   14|   ap_memory|                                      Weights|         array|
|Weights_ce1             |  out|    1|   ap_memory|                                      Weights|         array|
|Weights_q1              |   in|   16|   ap_memory|                                      Weights|         array|
|OutPadConv4_address0    |  out|    8|   ap_memory|                                  OutPadConv4|         array|
|OutPadConv4_ce0         |  out|    1|   ap_memory|                                  OutPadConv4|         array|
|OutPadConv4_q0          |   in|   16|   ap_memory|                                  OutPadConv4|         array|
|OutPadConv4_address1    |  out|    8|   ap_memory|                                  OutPadConv4|         array|
|OutPadConv4_ce1         |  out|    1|   ap_memory|                                  OutPadConv4|         array|
|OutPadConv4_q1          |   in|   16|   ap_memory|                                  OutPadConv4|         array|
|OutPadConv4_1_address0  |  out|    8|   ap_memory|                                OutPadConv4_1|         array|
|OutPadConv4_1_ce0       |  out|    1|   ap_memory|                                OutPadConv4_1|         array|
|OutPadConv4_1_q0        |   in|   16|   ap_memory|                                OutPadConv4_1|         array|
|OutPadConv4_1_address1  |  out|    8|   ap_memory|                                OutPadConv4_1|         array|
|OutPadConv4_1_ce1       |  out|    1|   ap_memory|                                OutPadConv4_1|         array|
|OutPadConv4_1_q1        |   in|   16|   ap_memory|                                OutPadConv4_1|         array|
|OutPadConv4_2_address0  |  out|    8|   ap_memory|                                OutPadConv4_2|         array|
|OutPadConv4_2_ce0       |  out|    1|   ap_memory|                                OutPadConv4_2|         array|
|OutPadConv4_2_q0        |   in|   16|   ap_memory|                                OutPadConv4_2|         array|
|OutPadConv4_2_address1  |  out|    8|   ap_memory|                                OutPadConv4_2|         array|
|OutPadConv4_2_ce1       |  out|    1|   ap_memory|                                OutPadConv4_2|         array|
|OutPadConv4_2_q1        |   in|   16|   ap_memory|                                OutPadConv4_2|         array|
|OutConv4_address0       |  out|   11|   ap_memory|                                     OutConv4|         array|
|OutConv4_ce0            |  out|    1|   ap_memory|                                     OutConv4|         array|
|OutConv4_we0            |  out|    1|   ap_memory|                                     OutConv4|         array|
|OutConv4_d0             |  out|   16|   ap_memory|                                     OutConv4|         array|
+------------------------+-----+-----+------------+---------------------------------------------+--------------+

