-- VHDL for IBM SMS ALD page 41.10.01.1
-- Title: CONSOLE CYCLE START
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/24/2020 9:52:51 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_41_10_01_1_CONSOLE_CYCLE_START is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_STOPPED_AT_CYCLE_END:	 in STD_LOGIC;
		PS_CONSOLE_HOME_POSITION:	 in STD_LOGIC;
		PS_START_KEY_2:	 in STD_LOGIC;
		MS_CONS_CYCLE_START_RESET:	 in STD_LOGIC;
		MV_CONS_MODE_SW_DISPLAY_MODE:	 in STD_LOGIC;
		MV_STORAGE_SCAN_MODE_1:	 in STD_LOGIC;
		PS_CONS_CLOCK_3_POS:	 in STD_LOGIC;
		PS_STOPPED_AT_LAST_EXEC_CYCLE:	 in STD_LOGIC;
		MV_CONS_ADDRESS_ENTRY_NORMAL_2:	 in STD_LOGIC;
		MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ:	 in STD_LOGIC;
		MS_CONS_CYCLE_START_CND:	 in STD_LOGIC;
		MS_PROGRAM_RESET_4:	 in STD_LOGIC;
		PS_CONS_CLOCK_1_POS:	 in STD_LOGIC;
		MS_PROGRAM_SET_BRANCH_CTRL:	 out STD_LOGIC;
		MS_CONS_RESET_START_CONDITION:	 out STD_LOGIC;
		MS_CONSOLE_CYCLE_START:	 out STD_LOGIC;
		PS_CONSOLE_CYCLE_START:	 out STD_LOGIC;
		MS_CONSOLE_ROUTINE_START:	 out STD_LOGIC;
		PS_CONSOLE_ROUTINE_START:	 out STD_LOGIC);
end ALD_41_10_01_1_CONSOLE_CYCLE_START;

architecture behavioral of ALD_41_10_01_1_CONSOLE_CYCLE_START is 

	signal OUT_4B_C: STD_LOGIC;
	signal OUT_3B_G: STD_LOGIC;
	signal OUT_3C_G: STD_LOGIC;
	signal OUT_4D_K: STD_LOGIC;
	signal OUT_3D_G: STD_LOGIC;
	signal OUT_3E_G: STD_LOGIC;
	signal OUT_3F_D: STD_LOGIC;
	signal OUT_2F_C: STD_LOGIC;
	signal OUT_1F_C: STD_LOGIC;
	signal OUT_2G_R: STD_LOGIC;
	signal OUT_1G_Q: STD_LOGIC;
	signal OUT_5H_D: STD_LOGIC;
	signal OUT_5H_D_Latch: STD_LOGIC;
	signal OUT_4H_E: STD_LOGIC;
	signal OUT_4H_E_Latch: STD_LOGIC;
	signal OUT_3H_Q: STD_LOGIC;
	signal OUT_2H_R: STD_LOGIC;
	signal OUT_1I_C: STD_LOGIC;
	signal OUT_DOT_3C: STD_LOGIC;
	signal OUT_DOT_3E: STD_LOGIC;

begin

	OUT_4B_C <= NOT(MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ );
	OUT_3B_G <= NOT(OUT_4B_C AND PS_STOPPED_AT_CYCLE_END AND PS_CONSOLE_HOME_POSITION );
	OUT_3C_G <= NOT(PS_START_KEY_2 AND PS_CONS_CLOCK_3_POS AND MS_CONS_CYCLE_START_RESET );
	OUT_4D_K <= NOT(MV_CONS_MODE_SW_DISPLAY_MODE AND MV_STORAGE_SCAN_MODE_1 );
	OUT_3D_G <= NOT(OUT_4D_K AND PS_CONSOLE_HOME_POSITION AND PS_START_KEY_2 );
	OUT_3E_G <= NOT(MS_CONS_CYCLE_START_RESET AND PS_CONS_CLOCK_3_POS AND PS_STOPPED_AT_LAST_EXEC_CYCLE );
	OUT_3F_D <= NOT(MV_STORAGE_SCAN_MODE_1 AND MV_CONS_ADDRESS_ENTRY_NORMAL_2 );
	OUT_2F_C <= NOT(OUT_3F_D AND OUT_3H_Q );
	OUT_1F_C <= OUT_2F_C;
	OUT_2G_R <= NOT(MV_CONS_MODE_SW_ADDR_SET_MODE_JRJ AND OUT_3H_Q );
	OUT_1G_Q <= OUT_2G_R;
	OUT_5H_D_Latch <= NOT(MS_CONS_CYCLE_START_CND AND MS_PROGRAM_RESET_4 AND OUT_4H_E );
	OUT_4H_E_Latch <= NOT(OUT_5H_D AND OUT_DOT_3C AND OUT_DOT_3E );
	OUT_3H_Q <= OUT_4H_E;
	OUT_2H_R <= NOT(OUT_3H_Q AND PS_CONS_CLOCK_1_POS );
	OUT_1I_C <= NOT(OUT_2H_R );
	OUT_DOT_3C <= OUT_3B_G OR OUT_3C_G;
	OUT_DOT_3E <= OUT_3D_G OR OUT_3E_G;

	MS_PROGRAM_SET_BRANCH_CTRL <= OUT_1F_C;
	MS_CONS_RESET_START_CONDITION <= OUT_1G_Q;
	MS_CONSOLE_CYCLE_START <= OUT_5H_D;
	PS_CONSOLE_CYCLE_START <= OUT_3H_Q;
	MS_CONSOLE_ROUTINE_START <= OUT_2H_R;
	PS_CONSOLE_ROUTINE_START <= OUT_1I_C;

	Latch_5H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_5H_D_Latch,
		Q => OUT_5H_D,
		QBar => OPEN );

	Latch_4H: entity DFlipFlop port map (
		C => FPGA_CLK,
		D => OUT_4H_E_Latch,
		Q => OUT_4H_E,
		QBar => OPEN );


end;
