Release 14.1 - par P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Thu Jan 08 15:07:55 2015

319 signals are not completely routed.

WARNING:ParHelpers:360 - Design is not completely routed.

   GLOBAL_LOGIC0
   GLOBAL_LOGIC1
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0000_cy<2>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0002_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0002_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0003_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0003_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0004_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0004_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0006_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0006_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0007_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0007_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0008_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0008_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0009_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_17_14_add0009_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0001_cy<1>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0002_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0002_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0002_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0003_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0003_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0004_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0004_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0004_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0005_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0005_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0005_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0006_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0006_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0006_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0007_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0007_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_21_18_add0007_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_25_22_add0000_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_25_22_add0000_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_25_22_add0002_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_25_22_add0002_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_25_22_add0002_lut<3>
   Inst_Datapath/convertidor_14/Madd_s_25_22_add0003_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_25_22_add0004_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_29_26_add0000_cy<0>
   Inst_Datapath/convertidor_14/Madd_s_29_26_add0000_lut<2>
   Inst_Datapath/convertidor_14/Madd_s_29_26_add0001_cy<1>
   Inst_Datapath/convertidor_14/N01
   Inst_Datapath/convertidor_14/N10
   Inst_Datapath/convertidor_14/N11
   Inst_Datapath/convertidor_14/N15
   Inst_Datapath/convertidor_14/N17
   Inst_Datapath/convertidor_14/N19
   Inst_Datapath/convertidor_14/N2
   Inst_Datapath/convertidor_14/N21
   Inst_Datapath/convertidor_14/N3
   Inst_Datapath/convertidor_14/N30
   Inst_Datapath/convertidor_14/N311
   Inst_Datapath/convertidor_14/N4
   Inst_Datapath/convertidor_14/N40
   Inst_Datapath/convertidor_14/N6
   Inst_Datapath/convertidor_14/N8
   Inst_Datapath/convertidor_14/s_17_mux0001
   Inst_Datapath/convertidor_14/s_17_mux00022_SW1/O
   Inst_Datapath/convertidor_14/s_21_mux0001
   Inst_Datapath/convertidor_14/s_21_mux000117
   Inst_Datapath/convertidor_14/s_21_mux000134
   Inst_Datapath/convertidor_14/s_21_mux000136_SW2/O
   Inst_Datapath/convertidor_14/s_25_mux0001
   Inst_Datapath/convertidor_14/s_25_mux00011_SW1/O
   Inst_Datapath/convertidor_14/s_26_mux00011_SW1/O
   Inst_Datapath/convertidor_14/s_28_cmp_gt0000
   Inst_Datapath/convertidor_14/s_28_cmp_gt000115
   Inst_Datapath/convertidor_14/s_28_cmp_gt000134
   Inst_Datapath/convertidor_14/s_28_cmp_gt000136/O
   Inst_Datapath/convertidor_14/s_28_cmp_gt00018
   Inst_Datapath/convertidor_14/s_28_mux0001_SW0/O
   Inst_Datapath/convertidor_8/Madd_s_10_7_add0003_cy<2>
   Inst_Datapath/convertidor_8/Madd_s_10_7_add0003_cy<2>110
   Inst_Datapath/convertidor_8/Madd_s_10_7_add0003_lut<2>
   Inst_Datapath/convertidor_8/Madd_s_10_7_add0003_lut<3>
   Inst_Datapath/convertidor_8/N11
   Inst_Datapath/convertidor_8/N2
   Inst_Datapath/convertidor_8/N6
   Inst_Datapath/convertidor_8/N7
   Inst_Datapath/current_data<0>1
   Inst_Datapath/current_data<1>1
   Inst_Datapath/current_data<2>1
   Inst_Datapath/current_data<3>1
   Inst_Datapath/multiplexor/Mmux_y_3_f5
   Inst_Datapath/multiplexor/Mmux_y_3_f51
   Inst_Datapath/multiplexor/Mmux_y_3_f52
   Inst_Datapath/multiplexor/Mmux_y_3_f53
   Inst_Datapath/multiplexor/Mmux_y_4_f5
   Inst_Datapath/multiplexor/Mmux_y_4_f51
   Inst_Datapath/multiplexor/Mmux_y_4_f52
   Inst_Datapath/multiplexor/Mmux_y_4_f53
   Inst_Datapath/multipli/Madd_s_add0000C1
   Inst_Datapath/multipli/Madd_s_add0000C2
   Inst_Datapath/multipli/Madd_s_add0000C3
   Inst_Datapath/multipli/Madd_s_add0000C3_bdd0
   Inst_Datapath/multipli/Madd_s_add0000C4
   Inst_Datapath/multipli/Madd_s_add0000C5
   Inst_Datapath/multipli/Madd_s_add0000C_mand
   Inst_Datapath/multipli/Madd_s_add0000R1
   Inst_Datapath/multipli/Madd_s_add0000R6
   Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<11>
   Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<7>
   Inst_Datapath/multipli/Madd_s_add0000_Madd_cy<9>
   Inst_Datapath/multipli/Madd_s_addsub0001C3
   Inst_Datapath/multipli/Madd_s_addsub0001C4
   Inst_Datapath/multipli/Madd_s_addsub0001C5
   Inst_Datapath/multipli/Madd_s_addsub0001C6_mand
   Inst_Datapath/multipli/Madd_s_addsub0001_Madd_cy<3>
   Inst_Datapath/multipli/Madd_s_addsub0001_Madd_cy<5>
   Inst_Datapath/multipli/Madd_s_addsub0001_Madd_cy<7>
   Inst_Datapath/multipli/Madd_s_addsub0001_Madd_cy<8>
   Inst_Datapath/multipli/Madd_s_addsub0003C1
   Inst_Datapath/multipli/Madd_s_addsub0003C2
   Inst_Datapath/multipli/Madd_s_addsub0003C3
   Inst_Datapath/multipli/Madd_s_addsub0003C5
   Inst_Datapath/multipli/Madd_s_addsub0003C6
   Inst_Datapath/multipli/Madd_s_addsub0003C_mand
   Inst_Datapath/multipli/Madd_s_addsub0003R1
   Inst_Datapath/multipli/Madd_s_addsub0003R4
   Inst_Datapath/multipli/Madd_s_addsub0003R7
   Inst_Datapath/multipli/Madd_s_addsub0003_Madd_cy<5>
   Inst_Datapath/multipli/Madd_s_addsub0003_Madd_cy<7>
   Inst_Datapath/multipli/Madd_s_addsub0003_Madd_cy<9>
   Inst_Datapath/multipli/s_addsub0001<3>
   Inst_Datapath/multipli/s_addsub0001<4>
   Inst_Datapath/multipli/s_addsub0001<5>
   Inst_Datapath/multipli/s_addsub0001<6>
   Inst_Datapath/multipli/s_addsub0001<8>
   Inst_Datapath/multipli/s_addsub0003<10>
   Inst_Datapath/multipli/s_addsub0003<5>
   Inst_Datapath/multipli/s_addsub0003<6>
   Inst_Datapath/multipli/s_addsub0003<7>
   Inst_Datapath/multipli/s_addsub0003<8>
   Inst_Datapath/multipli/s_addsub0003<9>
   Inst_Datapath/multipli/v0<4>
   Inst_Datapath/multipli/v0<6>
   Inst_Datapath/multipli/v1<4>
   Inst_Datapath/multipli/v1<5>
   Inst_Datapath/multipli/v1<6>
   Inst_Datapath/multipli/v1<7>
   Inst_Datapath/multipli/v2<5>
   Inst_Datapath/multipli/v2<6>
   Inst_Datapath/multipli/v3<9>
   Inst_Datapath/multipli/v4<9>
   Inst_Datapath/multiplicacion_i<10>
   Inst_Datapath/multiplicacion_i<11>
   Inst_Datapath/multiplicacion_i<12>
   Inst_Datapath/multiplicacion_i<13>
   Inst_Datapath/multiplicacion_i<2>
   Inst_Datapath/multiplicacion_i<3>
   Inst_Datapath/multiplicacion_i<4>
   Inst_Datapath/multiplicacion_i<5>
   Inst_Datapath/multiplicacion_i<6>
   Inst_Datapath/multiplicacion_i<7>
   Inst_Datapath/multiplicacion_i<8>
   Inst_Datapath/multiplicacion_i<9>
   Inst_Datapath/reg_41/bufer<1>
   Inst_Datapath/reg_41/bufer<2>
   Inst_Datapath/reg_41/bufer<3>
   Inst_Datapath/reg_41/clr_n_inv
   Inst_Datapath/reg_42/bufer<0>
   Inst_Datapath/reg_42/bufer<1>
   Inst_Datapath/reg_42/bufer<2>
   Inst_Datapath/reg_42/bufer<3>
   Inst_Datapath/reg_43/bufer<0>
   Inst_Datapath/reg_44/bufer<0>
   Inst_Datapath/reg_44/bufer<1>
   Inst_Datapath/reg_44/bufer<2>
   Inst_Datapath/reg_44/bufer<3>
   Inst_Datapath/reg_45/bufer<0>
   Inst_Datapath/reg_45/bufer<1>
   Inst_Datapath/reg_45/bufer<2>
   Inst_Datapath/reg_45/bufer<3>
   Inst_Datapath/reg_46/bufer<0>
   Inst_Datapath/reg_46/bufer<1>
   Inst_Datapath/reg_46/bufer<2>
   Inst_Datapath/reg_46/bufer<3>
   Inst_Datapath/reg_47/bufer<0>
   Inst_Datapath/reg_47/bufer<1>
   Inst_Datapath/reg_47/bufer<2>
   Inst_Datapath/reg_47/bufer<3>
   Inst_Datapath/reg_81/bufer<0>
   Inst_Datapath/reg_81/bufer<1>
   Inst_Datapath/reg_81/bufer<2>
   Inst_Datapath/reg_81/bufer<3>
   Inst_Datapath/reg_81/bufer<4>
   Inst_Datapath/reg_81/bufer<5>
   Inst_Datapath/reg_81/bufer<6>
   Inst_Datapath/reg_81/bufer_3_1
   Inst_Datapath/reg_81/bufer_4_1
   Inst_Datapath/reg_81/bufer_5_1
   Inst_FSM/N111
   Inst_FSM/N12
   Inst_FSM/bufer1_FSM_FFd1
   Inst_FSM/bufer1_FSM_FFd2
   Inst_FSM/bufer1_FSM_FFd3
   Inst_FSM/bufer2_FSM_FFd1
   Inst_FSM/bufer2_FSM_FFd2
   Inst_FSM/bufer2_FSM_FFd3
   Inst_FSM/bufer3_FSM_FFd1
   Inst_FSM/bufer3_FSM_FFd2
   Inst_FSM/bufer3_FSM_FFd3
   Inst_FSM/bufer3_FSM_FFd4
   Inst_FSM/current_state<0>
   Inst_FSM/current_state<1>
   Inst_FSM/current_state<2>
   Inst_FSM/current_state<3>
   Inst_FSM/dig_ctr<0>
   Inst_FSM/dig_ctr<1>
   Inst_FSM/dig_ctr<2>
   Inst_FSM/dig_ctr<3>
   Inst_FSM/dig_ctr_mux0000<0>13
   Inst_FSM/dig_ctr_mux0000<0>20
   Inst_FSM/dig_ctr_mux0000<0>36
   Inst_FSM/dig_ctr_mux0000<0>4
   Inst_FSM/dig_ctr_mux0000<1>20
   Inst_FSM/dig_ctr_mux0000<1>28
   Inst_FSM/dig_ctr_mux0000<1>7
   Inst_FSM/dig_ctr_mux0000<2>20
   Inst_FSM/dig_ctr_mux0000<2>28
   Inst_FSM/dig_ctr_mux0000<2>7
   Inst_FSM/dig_ctr_mux0000<3>14
   Inst_FSM/dig_ctr_mux0000<3>36
   Inst_FSM/dig_ctr_mux0000<3>7
   Inst_FSM/mux_ctr<0>
   Inst_FSM/mux_ctr<1>
   Inst_FSM/mux_ctr<2>
   Inst_FSM/mux_ctr_mux0000<0>47
   Inst_FSM/mux_ctr_mux0000<0>9
   Inst_FSM/mux_ctr_mux0000<1>10
   Inst_FSM/mux_ctr_mux0000<1>28
   Inst_FSM/mux_ctr_mux0000<1>37
   Inst_FSM/mux_ctr_mux0000<2>10
   Inst_FSM/mux_ctr_mux0000<2>26
   Inst_FSM/mux_ctr_mux0000<2>37
   Inst_FSM/next_state<0>
   Inst_FSM/next_state<1>
   Inst_FSM/next_state<2>
   Inst_FSM/next_state<3>
   N0
   N100
   N105
   N106
   N108
   N109
   N114
   N115
   N119
   N120
   N134
   N135
   N137
   N138
   N140
   N141
   N149
   N152
   N153
   N155
   N156
   N158
   N159
   N164
   N165
   N17
   N198
   N200
   N202
   N204
   N206
   N24
   N25
   N29
   N31
   N33
   N43
   N45
   N47
   N51
   N58
   N59
   N61
   N62
   N66
   N68
   N76
   N78
   N80
   N83
   N84
   N86
   N87
   N89
   N90
   N92
   N93
   N99
   clk_BUFGP
   clk_BUFGP/IBUFG
   din_0_IBUF
   din_1_IBUF
   din_2_IBUF
   din_3_IBUF
   din_4_IBUF
   din_5_IBUF
   din_6_IBUF
   enter_BUFGP
   enter_BUFGP/IBUFG
   segments_0_OBUF
   segments_1_OBUF
   segments_2_OBUF
   segments_3_OBUF
   segments_4_OBUF
   segments_5_OBUF
   segments_6_OBUF
WARNING:ParHelpers:361 - There are 1 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   din<7>_IBUF


