# -------------------------------------------------------------------------- #
#
# Copyright (C) 2019  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
# Date created = 14:55:13  May 15, 2020
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		Test_Project_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "MAX 10"
set_global_assignment -name DEVICE 10M50DAF484C6GES
set_global_assignment -name TOP_LEVEL_ENTITY Test_Project
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 19.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:55:13  MAY 15, 2020"
set_global_assignment -name LAST_QUARTUS_VERSION "19.1.0 Lite Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 256
set_global_assignment -name BDF_FILE Test_Project.bdf
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CRC_ERROR_OPEN_DRAIN OFF
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP "AS INPUT TRI-STATED"
set_global_assignment -name VERILOG_FILE Verilog1.v
set_global_assignment -name QIP_FILE altpll0.qip
set_location_assignment PIN_A7 -to PUSH1
set_location_assignment PIN_B8 -to PUSH0
set_location_assignment PIN_B11 -to LED[9]
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform.vwf
set_location_assignment PIN_P11 -to CLK_50M
set_location_assignment PIN_D14 -to LED[7]
set_location_assignment PIN_A11 -to LED[8]
set_location_assignment PIN_E14 -to LED[6]
set_location_assignment PIN_C13 -to LED[5]
set_location_assignment PIN_D13 -to LED[4]
set_location_assignment PIN_B10 -to LED[3]
set_location_assignment PIN_A10 -to LED[2]
set_location_assignment PIN_A9 -to LED[1]
set_location_assignment PIN_A8 -to LED[0]
set_global_assignment -name BOARD "MAX 10 DE10 - Lite"
set_global_assignment -name VERILOG_FILE SevenSegDecoder.v
set_location_assignment PIN_C12 -to SW[3]
set_location_assignment PIN_D12 -to SW[2]
set_location_assignment PIN_C11 -to SW[1]
set_location_assignment PIN_C10 -to SW[0]
set_global_assignment -name VERILOG_FILE B2D_10b.v
set_location_assignment PIN_D15 -to Hex0[7]
set_location_assignment PIN_C14 -to Hex0[0]
set_location_assignment PIN_E15 -to Hex0[1]
set_location_assignment PIN_C15 -to Hex0[2]
set_location_assignment PIN_C16 -to Hex0[3]
set_location_assignment PIN_E16 -to Hex0[4]
set_location_assignment PIN_D17 -to Hex0[5]
set_location_assignment PIN_C17 -to Hex0[6]
set_location_assignment PIN_A16 -to Hex1[7]
set_location_assignment PIN_C18 -to Hex1[0]
set_location_assignment PIN_D18 -to Hex1[1]
set_location_assignment PIN_E18 -to Hex1[2]
set_location_assignment PIN_B16 -to Hex1[3]
set_location_assignment PIN_A17 -to Hex1[4]
set_location_assignment PIN_A18 -to Hex1[5]
set_location_assignment PIN_B17 -to Hex1[6]
set_location_assignment PIN_F21 -to Hex3[0]
set_location_assignment PIN_E22 -to Hex3[1]
set_location_assignment PIN_E21 -to Hex3[2]
set_location_assignment PIN_C19 -to Hex3[3]
set_location_assignment PIN_C20 -to Hex3[4]
set_location_assignment PIN_D19 -to Hex3[5]
set_location_assignment PIN_E17 -to Hex3[6]
set_location_assignment PIN_D22 -to Hex3[7]
set_location_assignment PIN_B20 -to Hex2[0]
set_location_assignment PIN_A20 -to Hex2[1]
set_location_assignment PIN_B19 -to Hex2[2]
set_location_assignment PIN_A21 -to Hex2[3]
set_location_assignment PIN_B21 -to Hex2[4]
set_location_assignment PIN_C22 -to Hex2[5]
set_location_assignment PIN_B22 -to Hex2[6]
set_location_assignment PIN_A19 -to Hex2[7]
set_location_assignment PIN_A12 -to SW[4]
set_location_assignment PIN_B12 -to SW[5]
set_location_assignment PIN_A13 -to SW[6]
set_location_assignment PIN_A14 -to SW[7]
set_location_assignment PIN_B14 -to SW[8]
set_location_assignment PIN_F15 -to SW[9]
set_global_assignment -name VERILOG_FILE CLK_GEN.v
set_global_assignment -name VERILOG_FILE Stopwatch_CNTRL.v
set_global_assignment -name VERILOG_FILE B2D_16b.v
set_global_assignment -name VERILOG_FILE Counter_16b.v
set_location_assignment PIN_F18 -to Hex4[0]
set_location_assignment PIN_E20 -to Hex4[1]
set_location_assignment PIN_E19 -to Hex4[2]
set_location_assignment PIN_J18 -to Hex4[3]
set_location_assignment PIN_H19 -to Hex4[4]
set_location_assignment PIN_F19 -to Hex4[5]
set_location_assignment PIN_F20 -to Hex4[6]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top