

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_config10_0_0'
================================================================
* Date:           Thu Jun 24 21:43:03 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     3.898|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    0|    0|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      5|        0|      325|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|        -|    -|
|Register             |        -|      -|        -|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      5|        0|      325|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|   ~0  |        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|   ~0  |        0|    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |mul_ln1118_1_fu_171_p2  |     *    |      1|  0|   5|          16|           7|
    |mul_ln1118_2_fu_167_p2  |     *    |      1|  0|   5|          16|           9|
    |mul_ln1118_3_fu_164_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_4_fu_168_p2  |     *    |      1|  0|   5|          16|           8|
    |mul_ln1118_fu_162_p2    |     *    |      1|  0|   5|          16|           7|
    |add_ln703_1_fu_715_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_2_fu_721_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_3_fu_727_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_4_fu_733_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_5_fu_739_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_6_fu_745_p2   |     +    |      0|  0|  15|          15|           5|
    |add_ln703_7_fu_755_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_8_fu_761_p2   |     +    |      0|  0|  16|          16|          16|
    |add_ln703_fu_709_p2     |     +    |      0|  0|  16|          16|          16|
    |ap_return               |     +    |      0|  0|  16|          16|          16|
    |sub_ln1118_1_fu_438_p2  |     -    |      0|  0|  16|          24|          24|
    |sub_ln1118_2_fu_500_p2  |     -    |      0|  0|  16|           1|          23|
    |sub_ln1118_3_fu_518_p2  |     -    |      0|  0|  16|          23|          23|
    |sub_ln1118_4_fu_569_p2  |     -    |      0|  0|  16|           1|          24|
    |sub_ln1118_5_fu_575_p2  |     -    |      0|  0|  16|          24|          24|
    |sub_ln1118_6_fu_645_p2  |     -    |      0|  0|  23|          23|          23|
    |sub_ln1118_7_fu_689_p2  |     -    |      0|  0|  22|          22|          22|
    |sub_ln1118_fu_420_p2    |     -    |      0|  0|  16|           1|          24|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      5|  0| 325|         358|         375|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+-----------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+---------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_ready       | out |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config10>.0.0 | return value |
|ap_return      | out |   16| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed,config10>.0.0 | return value |
|data_0_V_read  |  in |   16|   ap_none  |                 data_0_V_read                 |    scalar    |
|data_1_V_read  |  in |   16|   ap_none  |                 data_1_V_read                 |    scalar    |
|data_2_V_read  |  in |   16|   ap_none  |                 data_2_V_read                 |    scalar    |
|data_3_V_read  |  in |   16|   ap_none  |                 data_3_V_read                 |    scalar    |
|data_4_V_read  |  in |   16|   ap_none  |                 data_4_V_read                 |    scalar    |
|data_5_V_read  |  in |   16|   ap_none  |                 data_5_V_read                 |    scalar    |
|data_6_V_read  |  in |   16|   ap_none  |                 data_6_V_read                 |    scalar    |
|data_7_V_read  |  in |   16|   ap_none  |                 data_7_V_read                 |    scalar    |
|data_8_V_read  |  in |   16|   ap_none  |                 data_8_V_read                 |    scalar    |
|data_9_V_read  |  in |   16|   ap_none  |                 data_9_V_read                 |    scalar    |
+---------------+-----+-----+------------+-----------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.89>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%data_9_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_9_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 2 'read' 'data_9_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%data_8_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_8_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 3 'read' 'data_8_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%data_7_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_7_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 4 'read' 'data_7_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%data_6_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_6_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 5 'read' 'data_6_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%data_5_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_5_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 6 'read' 'data_5_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%data_4_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_4_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 7 'read' 'data_4_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%data_3_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_3_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 8 'read' 'data_3_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_2_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_2_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 9 'read' 'data_2_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%data_1_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_1_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 10 'read' 'data_1_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%data_0_V_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %data_0_V_read)" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 11 'read' 'data_0_V_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str16)" [firmware/nnet_utils/nnet_dense_latency.h:45]   --->   Operation 12 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:49]   --->   Operation 13 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 10, [4 x i8]* @p_str23, [1 x i8]* @p_str13, [1 x i8]* @p_str13, [1 x i8]* @p_str13) nounwind" [firmware/nnet_utils/nnet_mult.h:71->firmware/nnet_utils/nnet_dense_latency.h:57]   --->   Operation 14 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str16, i32 %tmp)" [firmware/nnet_utils/nnet_dense_latency.h:59]   --->   Operation 15 'specregionend' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%shl_ln = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %data_0_V_read_5, i7 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 16 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i23 %shl_ln to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 17 'sext' 'sext_ln1118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118 = sub i24 0, %sext_ln1118" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 18 'sub' 'sub_ln1118' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln1118_s = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_0_V_read_5, i5 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 19 'bitconcatenate' 'shl_ln1118_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1118_1 = sext i21 %shl_ln1118_s to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 20 'sext' 'sext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1118_1 = sub i24 %sub_ln1118, %sext_ln1118_1" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 21 'sub' 'sub_ln1118_1' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %sub_ln1118_1, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 22 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1118_2 = sext i16 %data_1_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 23 'sext' 'sext_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.94ns)   --->   "%mul_ln1118 = mul i24 %sext_ln1118_2, 71" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 24 'mul' 'mul_ln1118' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 25 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1118_3 = sext i16 %data_2_V_read_5 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 26 'sext' 'sext_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.94ns)   --->   "%mul_ln1118_1 = mul i23 %sext_ln1118_3, -52" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 27 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %mul_ln1118_1, i32 8, i32 22)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 28 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln708 = sext i15 %trunc_ln708_s to i16" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 29 'sext' 'sext_ln708' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%shl_ln1118_1 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_3_V_read_5, i6 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 30 'bitconcatenate' 'shl_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%sext_ln1118_4 = sext i22 %shl_ln1118_1 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 31 'sext' 'sext_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_2 = sub i23 0, %sext_ln1118_4" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 32 'sub' 'sub_ln1118_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln1118_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %data_3_V_read_5, i1 false)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 33 'bitconcatenate' 'shl_ln1118_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln1118_5 = sext i17 %shl_ln1118_2 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 34 'sext' 'sext_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.69ns) (root node of TernaryAdder)   --->   "%sub_ln1118_3 = sub i23 %sub_ln1118_2, %sext_ln1118_5" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 35 'sub' 'sub_ln1118_3' <Predicate = true> <Delay = 0.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_3, i32 8, i32 22)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 36 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln708_1 = sext i15 %trunc_ln708_2 to i16" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 37 'sext' 'sext_ln708_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln1118_6 = sext i16 %data_4_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 38 'sext' 'sext_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (1.94ns)   --->   "%mul_ln1118_2 = mul i24 %sext_ln1118_6, -194" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 39 'mul' 'mul_ln1118_2' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln708_4 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_2, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 40 'partselect' 'trunc_ln708_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i16 %data_5_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 41 'sext' 'sext_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln1118_3 = call i23 @_ssdm_op_BitConcatenate.i23.i16.i7(i16 %data_5_V_read_5, i7 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 42 'bitconcatenate' 'shl_ln1118_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i23 %shl_ln1118_3 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 43 'sext' 'sext_ln1118_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1118_4 = sub i24 0, %sext_ln1118_8" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 44 'sub' 'sub_ln1118_4' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 45 [1/1] (0.70ns) (root node of TernaryAdder)   --->   "%sub_ln1118_5 = sub i24 %sub_ln1118_4, %sext_ln1118_7" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 45 'sub' 'sub_ln1118_5' <Predicate = true> <Delay = 0.70> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln708_5 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %sub_ln1118_5, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 46 'partselect' 'trunc_ln708_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i16 %data_6_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 47 'sext' 'sext_ln1118_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.94ns)   --->   "%mul_ln1118_3 = mul i24 %sext_ln1118_9, 167" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 48 'mul' 'mul_ln1118_3' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln708_6 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_3, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 49 'partselect' 'trunc_ln708_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1118_10 = sext i16 %data_7_V_read_5 to i24" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 50 'sext' 'sext_ln1118_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (1.94ns)   --->   "%mul_ln1118_4 = mul i24 %sext_ln1118_10, 235" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 51 'mul' 'mul_ln1118_4' <Predicate = true> <Delay = 1.94> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln708_7 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %mul_ln1118_4, i32 8, i32 23)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 52 'partselect' 'trunc_ln708_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%shl_ln1118_4 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %data_8_V_read_5, i6 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 53 'bitconcatenate' 'shl_ln1118_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln1118_11 = sext i22 %shl_ln1118_4 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 54 'sext' 'sext_ln1118_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%shl_ln1118_5 = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %data_8_V_read_5, i3 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 55 'bitconcatenate' 'shl_ln1118_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln1118_12 = sext i19 %shl_ln1118_5 to i23" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 56 'sext' 'sext_ln1118_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.58ns)   --->   "%sub_ln1118_6 = sub i23 %sext_ln1118_12, %sext_ln1118_11" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 57 'sub' 'sub_ln1118_6' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln708_3 = call i15 @_ssdm_op_PartSelect.i15.i23.i32.i32(i23 %sub_ln1118_6, i32 8, i32 22)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 58 'partselect' 'trunc_ln708_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln708_2 = sext i15 %trunc_ln708_3 to i16" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 59 'sext' 'sext_ln708_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln1118_6 = call i21 @_ssdm_op_BitConcatenate.i21.i16.i5(i16 %data_9_V_read_5, i5 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 60 'bitconcatenate' 'shl_ln1118_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln1118_13 = sext i21 %shl_ln1118_6 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 61 'sext' 'sext_ln1118_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%shl_ln1118_7 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %data_9_V_read_5, i2 0)" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 62 'bitconcatenate' 'shl_ln1118_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln1118_14 = sext i18 %shl_ln1118_7 to i22" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 63 'sext' 'sext_ln1118_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.57ns)   --->   "%sub_ln1118_7 = sub i22 %sext_ln1118_14, %sext_ln1118_13" [firmware/nnet_utils/nnet_mult.h:67->firmware/nnet_utils/nnet_dense_latency.h:96]   --->   Operation 64 'sub' 'sub_ln1118_7' <Predicate = true> <Delay = 0.57> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_4 = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %sub_ln1118_7, i32 8, i32 21)" [firmware/nnet_utils/nnet_dense_latency.h:101]   --->   Operation 65 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i14 %tmp_4 to i15" [firmware/nnet_utils/nnet_dense_latency.h:101]   --->   Operation 66 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:101]   --->   Operation 67 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.60ns)   --->   "%add_ln703 = add i16 %trunc_ln, %trunc_ln708_1" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 68 'add' 'add_ln703' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_1 = add i16 %sext_ln708_1, %trunc_ln708_4" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 69 'add' 'add_ln703_1' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 70 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_2 = add i16 %add_ln703_1, %sext_ln708" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 70 'add' 'add_ln703_2' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_3 = add i16 %add_ln703_2, %add_ln703" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 71 'add' 'add_ln703_3' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 72 [1/1] (0.60ns)   --->   "%add_ln703_4 = add i16 %trunc_ln708_6, %trunc_ln708_7" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 72 'add' 'add_ln703_4' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln703_5 = add i16 %add_ln703_4, %trunc_ln708_5" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 73 'add' 'add_ln703_5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 74 [1/1] (0.55ns)   --->   "%add_ln703_6 = add i15 %sext_ln101, 20" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 74 'add' 'add_ln703_6' <Predicate = true> <Delay = 0.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i15 %add_ln703_6 to i16" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 75 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.58ns)   --->   "%add_ln703_7 = add i16 %sext_ln703, %sext_ln708_2" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 76 'add' 'add_ln703_7' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_8 = add i16 %add_ln703_7, %add_ln703_5" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 77 'add' 'add_ln703_8' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 78 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln703_9 = add i16 %add_ln703_8, %add_ln703_3" [firmware/nnet_utils/nnet_dense_latency.h:115]   --->   Operation 78 'add' 'add_ln703_9' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str22) nounwind" [firmware/nnet_utils/nnet_dense_latency.h:120]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "ret i16 %add_ln703_9" [firmware/nnet_utils/nnet_dense_latency.h:127]   --->   Operation 80 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_0_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_1_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_2_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_3_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_4_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_5_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_6_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_7_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_8_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_9_V_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_9_V_read_5        (read             ) [ 00]
data_8_V_read_5        (read             ) [ 00]
data_7_V_read_5        (read             ) [ 00]
data_6_V_read_5        (read             ) [ 00]
data_5_V_read_5        (read             ) [ 00]
data_4_V_read_5        (read             ) [ 00]
data_3_V_read_5        (read             ) [ 00]
data_2_V_read_5        (read             ) [ 00]
data_1_V_read_5        (read             ) [ 00]
data_0_V_read_5        (read             ) [ 00]
tmp                    (specregionbegin  ) [ 00]
specpipeline_ln49      (specpipeline     ) [ 00]
specresourcelimit_ln71 (specresourcelimit) [ 00]
empty                  (specregionend    ) [ 00]
shl_ln                 (bitconcatenate   ) [ 00]
sext_ln1118            (sext             ) [ 00]
sub_ln1118             (sub              ) [ 00]
shl_ln1118_s           (bitconcatenate   ) [ 00]
sext_ln1118_1          (sext             ) [ 00]
sub_ln1118_1           (sub              ) [ 00]
trunc_ln               (partselect       ) [ 00]
sext_ln1118_2          (sext             ) [ 00]
mul_ln1118             (mul              ) [ 00]
trunc_ln708_1          (partselect       ) [ 00]
sext_ln1118_3          (sext             ) [ 00]
mul_ln1118_1           (mul              ) [ 00]
trunc_ln708_s          (partselect       ) [ 00]
sext_ln708             (sext             ) [ 00]
shl_ln1118_1           (bitconcatenate   ) [ 00]
sext_ln1118_4          (sext             ) [ 00]
sub_ln1118_2           (sub              ) [ 00]
shl_ln1118_2           (bitconcatenate   ) [ 00]
sext_ln1118_5          (sext             ) [ 00]
sub_ln1118_3           (sub              ) [ 00]
trunc_ln708_2          (partselect       ) [ 00]
sext_ln708_1           (sext             ) [ 00]
sext_ln1118_6          (sext             ) [ 00]
mul_ln1118_2           (mul              ) [ 00]
trunc_ln708_4          (partselect       ) [ 00]
sext_ln1118_7          (sext             ) [ 00]
shl_ln1118_3           (bitconcatenate   ) [ 00]
sext_ln1118_8          (sext             ) [ 00]
sub_ln1118_4           (sub              ) [ 00]
sub_ln1118_5           (sub              ) [ 00]
trunc_ln708_5          (partselect       ) [ 00]
sext_ln1118_9          (sext             ) [ 00]
mul_ln1118_3           (mul              ) [ 00]
trunc_ln708_6          (partselect       ) [ 00]
sext_ln1118_10         (sext             ) [ 00]
mul_ln1118_4           (mul              ) [ 00]
trunc_ln708_7          (partselect       ) [ 00]
shl_ln1118_4           (bitconcatenate   ) [ 00]
sext_ln1118_11         (sext             ) [ 00]
shl_ln1118_5           (bitconcatenate   ) [ 00]
sext_ln1118_12         (sext             ) [ 00]
sub_ln1118_6           (sub              ) [ 00]
trunc_ln708_3          (partselect       ) [ 00]
sext_ln708_2           (sext             ) [ 00]
shl_ln1118_6           (bitconcatenate   ) [ 00]
sext_ln1118_13         (sext             ) [ 00]
shl_ln1118_7           (bitconcatenate   ) [ 00]
sext_ln1118_14         (sext             ) [ 00]
sub_ln1118_7           (sub              ) [ 00]
tmp_4                  (partselect       ) [ 00]
sext_ln101             (sext             ) [ 00]
specloopname_ln101     (specloopname     ) [ 00]
add_ln703              (add              ) [ 00]
add_ln703_1            (add              ) [ 00]
add_ln703_2            (add              ) [ 00]
add_ln703_3            (add              ) [ 00]
add_ln703_4            (add              ) [ 00]
add_ln703_5            (add              ) [ 00]
add_ln703_6            (add              ) [ 00]
sext_ln703             (sext             ) [ 00]
add_ln703_7            (add              ) [ 00]
add_ln703_8            (add              ) [ 00]
add_ln703_9            (add              ) [ 00]
specloopname_ln120     (specloopname     ) [ 00]
ret_ln127              (ret              ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_0_V_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_0_V_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_1_V_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_1_V_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_2_V_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_2_V_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_3_V_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_3_V_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_4_V_read">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_4_V_read"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="data_5_V_read">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_5_V_read"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="data_6_V_read">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_6_V_read"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="data_7_V_read">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_7_V_read"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="data_8_V_read">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_8_V_read"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="data_9_V_read">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_9_V_read"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str23"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i16.i7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i16.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i16.i2"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str22"/></StgValue>
</bind>
</comp>

<comp id="102" class="1004" name="data_9_V_read_5_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="16" slack="0"/>
<pin id="105" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_9_V_read_5/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="data_8_V_read_5_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="16" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_8_V_read_5/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="data_7_V_read_5_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_7_V_read_5/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="data_6_V_read_5_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_6_V_read_5/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="data_5_V_read_5_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_5_V_read_5/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="data_4_V_read_5_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_4_V_read_5/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="data_3_V_read_5_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_3_V_read_5/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="data_2_V_read_5_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_2_V_read_5/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="data_1_V_read_5_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_1_V_read_5/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="data_0_V_read_5_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_0_V_read_5/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mul_ln1118_fu_162">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="0"/>
<pin id="373" dir="0" index="1" bw="8" slack="0"/>
<pin id="374" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="mul_ln1118_3_fu_164">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="9" slack="0"/>
<pin id="386" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_3/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="mul_ln1118_2_fu_167">
<pin_list>
<pin id="380" dir="0" index="0" bw="16" slack="0"/>
<pin id="381" dir="0" index="1" bw="9" slack="0"/>
<pin id="382" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_2/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mul_ln1118_4_fu_168">
<pin_list>
<pin id="388" dir="0" index="0" bw="16" slack="0"/>
<pin id="389" dir="0" index="1" bw="9" slack="0"/>
<pin id="390" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_4/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="mul_ln1118_1_fu_171">
<pin_list>
<pin id="376" dir="0" index="0" bw="16" slack="0"/>
<pin id="377" dir="0" index="1" bw="7" slack="0"/>
<pin id="378" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln1118_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="shl_ln_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="23" slack="0"/>
<pin id="410" dir="0" index="1" bw="16" slack="0"/>
<pin id="411" dir="0" index="2" bw="1" slack="0"/>
<pin id="412" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="sext_ln1118_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="23" slack="0"/>
<pin id="418" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="sub_ln1118_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="23" slack="0"/>
<pin id="423" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="shl_ln1118_s_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="21" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="0" index="2" bw="1" slack="0"/>
<pin id="430" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_s/1 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln1118_1_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="21" slack="0"/>
<pin id="436" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_1/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="sub_ln1118_1_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="24" slack="0"/>
<pin id="440" dir="0" index="1" bw="21" slack="0"/>
<pin id="441" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_1/1 "/>
</bind>
</comp>

<comp id="444" class="1004" name="trunc_ln_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="16" slack="0"/>
<pin id="446" dir="0" index="1" bw="24" slack="0"/>
<pin id="447" dir="0" index="2" bw="5" slack="0"/>
<pin id="448" dir="0" index="3" bw="6" slack="0"/>
<pin id="449" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="sext_ln1118_2_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="16" slack="0"/>
<pin id="456" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_2/1 "/>
</bind>
</comp>

<comp id="459" class="1004" name="trunc_ln708_1_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="16" slack="0"/>
<pin id="461" dir="0" index="1" bw="24" slack="0"/>
<pin id="462" dir="0" index="2" bw="5" slack="0"/>
<pin id="463" dir="0" index="3" bw="6" slack="0"/>
<pin id="464" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_1/1 "/>
</bind>
</comp>

<comp id="469" class="1004" name="sext_ln1118_3_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="16" slack="0"/>
<pin id="471" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_3/1 "/>
</bind>
</comp>

<comp id="474" class="1004" name="trunc_ln708_s_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="15" slack="0"/>
<pin id="476" dir="0" index="1" bw="23" slack="0"/>
<pin id="477" dir="0" index="2" bw="5" slack="0"/>
<pin id="478" dir="0" index="3" bw="6" slack="0"/>
<pin id="479" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_s/1 "/>
</bind>
</comp>

<comp id="484" class="1004" name="sext_ln708_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="15" slack="0"/>
<pin id="486" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708/1 "/>
</bind>
</comp>

<comp id="488" class="1004" name="shl_ln1118_1_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="22" slack="0"/>
<pin id="490" dir="0" index="1" bw="16" slack="0"/>
<pin id="491" dir="0" index="2" bw="1" slack="0"/>
<pin id="492" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_1/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="sext_ln1118_4_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="22" slack="0"/>
<pin id="498" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_4/1 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sub_ln1118_2_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="22" slack="0"/>
<pin id="503" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_2/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="shl_ln1118_2_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="17" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="0" index="2" bw="1" slack="0"/>
<pin id="510" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_2/1 "/>
</bind>
</comp>

<comp id="514" class="1004" name="sext_ln1118_5_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="17" slack="0"/>
<pin id="516" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_5/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="sub_ln1118_3_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="23" slack="0"/>
<pin id="520" dir="0" index="1" bw="17" slack="0"/>
<pin id="521" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_3/1 "/>
</bind>
</comp>

<comp id="524" class="1004" name="trunc_ln708_2_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="15" slack="0"/>
<pin id="526" dir="0" index="1" bw="23" slack="0"/>
<pin id="527" dir="0" index="2" bw="5" slack="0"/>
<pin id="528" dir="0" index="3" bw="6" slack="0"/>
<pin id="529" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_2/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="sext_ln708_1_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="15" slack="0"/>
<pin id="536" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_1/1 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln1118_6_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="16" slack="0"/>
<pin id="540" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_6/1 "/>
</bind>
</comp>

<comp id="543" class="1004" name="trunc_ln708_4_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="16" slack="0"/>
<pin id="545" dir="0" index="1" bw="24" slack="0"/>
<pin id="546" dir="0" index="2" bw="5" slack="0"/>
<pin id="547" dir="0" index="3" bw="6" slack="0"/>
<pin id="548" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_4/1 "/>
</bind>
</comp>

<comp id="553" class="1004" name="sext_ln1118_7_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="16" slack="0"/>
<pin id="555" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_7/1 "/>
</bind>
</comp>

<comp id="557" class="1004" name="shl_ln1118_3_fu_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="23" slack="0"/>
<pin id="559" dir="0" index="1" bw="16" slack="0"/>
<pin id="560" dir="0" index="2" bw="1" slack="0"/>
<pin id="561" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_3/1 "/>
</bind>
</comp>

<comp id="565" class="1004" name="sext_ln1118_8_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="23" slack="0"/>
<pin id="567" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_8/1 "/>
</bind>
</comp>

<comp id="569" class="1004" name="sub_ln1118_4_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="1" slack="0"/>
<pin id="571" dir="0" index="1" bw="23" slack="0"/>
<pin id="572" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_4/1 "/>
</bind>
</comp>

<comp id="575" class="1004" name="sub_ln1118_5_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="24" slack="0"/>
<pin id="577" dir="0" index="1" bw="16" slack="0"/>
<pin id="578" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_5/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="trunc_ln708_5_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="16" slack="0"/>
<pin id="583" dir="0" index="1" bw="24" slack="0"/>
<pin id="584" dir="0" index="2" bw="5" slack="0"/>
<pin id="585" dir="0" index="3" bw="6" slack="0"/>
<pin id="586" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_5/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="sext_ln1118_9_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="16" slack="0"/>
<pin id="593" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_9/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="trunc_ln708_6_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="16" slack="0"/>
<pin id="598" dir="0" index="1" bw="24" slack="0"/>
<pin id="599" dir="0" index="2" bw="5" slack="0"/>
<pin id="600" dir="0" index="3" bw="6" slack="0"/>
<pin id="601" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_6/1 "/>
</bind>
</comp>

<comp id="606" class="1004" name="sext_ln1118_10_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="0"/>
<pin id="608" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_10/1 "/>
</bind>
</comp>

<comp id="611" class="1004" name="trunc_ln708_7_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="16" slack="0"/>
<pin id="613" dir="0" index="1" bw="24" slack="0"/>
<pin id="614" dir="0" index="2" bw="5" slack="0"/>
<pin id="615" dir="0" index="3" bw="6" slack="0"/>
<pin id="616" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_7/1 "/>
</bind>
</comp>

<comp id="621" class="1004" name="shl_ln1118_4_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="22" slack="0"/>
<pin id="623" dir="0" index="1" bw="16" slack="0"/>
<pin id="624" dir="0" index="2" bw="1" slack="0"/>
<pin id="625" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_4/1 "/>
</bind>
</comp>

<comp id="629" class="1004" name="sext_ln1118_11_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="22" slack="0"/>
<pin id="631" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_11/1 "/>
</bind>
</comp>

<comp id="633" class="1004" name="shl_ln1118_5_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="19" slack="0"/>
<pin id="635" dir="0" index="1" bw="16" slack="0"/>
<pin id="636" dir="0" index="2" bw="1" slack="0"/>
<pin id="637" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_5/1 "/>
</bind>
</comp>

<comp id="641" class="1004" name="sext_ln1118_12_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="19" slack="0"/>
<pin id="643" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_12/1 "/>
</bind>
</comp>

<comp id="645" class="1004" name="sub_ln1118_6_fu_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="19" slack="0"/>
<pin id="647" dir="0" index="1" bw="22" slack="0"/>
<pin id="648" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_6/1 "/>
</bind>
</comp>

<comp id="651" class="1004" name="trunc_ln708_3_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="15" slack="0"/>
<pin id="653" dir="0" index="1" bw="23" slack="0"/>
<pin id="654" dir="0" index="2" bw="5" slack="0"/>
<pin id="655" dir="0" index="3" bw="6" slack="0"/>
<pin id="656" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln708_3/1 "/>
</bind>
</comp>

<comp id="661" class="1004" name="sext_ln708_2_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="15" slack="0"/>
<pin id="663" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln708_2/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="shl_ln1118_6_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="21" slack="0"/>
<pin id="667" dir="0" index="1" bw="16" slack="0"/>
<pin id="668" dir="0" index="2" bw="1" slack="0"/>
<pin id="669" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_6/1 "/>
</bind>
</comp>

<comp id="673" class="1004" name="sext_ln1118_13_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="21" slack="0"/>
<pin id="675" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_13/1 "/>
</bind>
</comp>

<comp id="677" class="1004" name="shl_ln1118_7_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="18" slack="0"/>
<pin id="679" dir="0" index="1" bw="16" slack="0"/>
<pin id="680" dir="0" index="2" bw="1" slack="0"/>
<pin id="681" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln1118_7/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="sext_ln1118_14_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="18" slack="0"/>
<pin id="687" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1118_14/1 "/>
</bind>
</comp>

<comp id="689" class="1004" name="sub_ln1118_7_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="18" slack="0"/>
<pin id="691" dir="0" index="1" bw="21" slack="0"/>
<pin id="692" dir="1" index="2" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1118_7/1 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="14" slack="0"/>
<pin id="697" dir="0" index="1" bw="22" slack="0"/>
<pin id="698" dir="0" index="2" bw="5" slack="0"/>
<pin id="699" dir="0" index="3" bw="6" slack="0"/>
<pin id="700" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="sext_ln101_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="14" slack="0"/>
<pin id="707" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/1 "/>
</bind>
</comp>

<comp id="709" class="1004" name="add_ln703_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="16" slack="0"/>
<pin id="711" dir="0" index="1" bw="16" slack="0"/>
<pin id="712" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add_ln703_1_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="15" slack="0"/>
<pin id="717" dir="0" index="1" bw="16" slack="0"/>
<pin id="718" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_1/1 "/>
</bind>
</comp>

<comp id="721" class="1004" name="add_ln703_2_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="16" slack="0"/>
<pin id="723" dir="0" index="1" bw="15" slack="0"/>
<pin id="724" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_2/1 "/>
</bind>
</comp>

<comp id="727" class="1004" name="add_ln703_3_fu_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="16" slack="0"/>
<pin id="729" dir="0" index="1" bw="16" slack="0"/>
<pin id="730" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_3/1 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln703_4_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="16" slack="0"/>
<pin id="735" dir="0" index="1" bw="16" slack="0"/>
<pin id="736" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_4/1 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln703_5_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="16" slack="0"/>
<pin id="741" dir="0" index="1" bw="16" slack="0"/>
<pin id="742" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_5/1 "/>
</bind>
</comp>

<comp id="745" class="1004" name="add_ln703_6_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="14" slack="0"/>
<pin id="747" dir="0" index="1" bw="6" slack="0"/>
<pin id="748" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_6/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="sext_ln703_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="15" slack="0"/>
<pin id="753" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln703/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="add_ln703_7_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="15" slack="0"/>
<pin id="757" dir="0" index="1" bw="15" slack="0"/>
<pin id="758" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_7/1 "/>
</bind>
</comp>

<comp id="761" class="1004" name="add_ln703_8_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="0" index="1" bw="16" slack="0"/>
<pin id="764" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_8/1 "/>
</bind>
</comp>

<comp id="767" class="1004" name="add_ln703_9_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="16" slack="0"/>
<pin id="769" dir="0" index="1" bw="16" slack="0"/>
<pin id="770" dir="1" index="2" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln703_9/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="20" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="16" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="12" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="20" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="8" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="20" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="20" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="4" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="20" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="20" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="375"><net_src comp="58" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="379"><net_src comp="60" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="383"><net_src comp="76" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="387"><net_src comp="78" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="391"><net_src comp="80" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="413"><net_src comp="42" pin="0"/><net_sink comp="408" pin=0"/></net>

<net id="414"><net_src comp="156" pin="2"/><net_sink comp="408" pin=1"/></net>

<net id="415"><net_src comp="44" pin="0"/><net_sink comp="408" pin=2"/></net>

<net id="419"><net_src comp="408" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="46" pin="0"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="416" pin="1"/><net_sink comp="420" pin=1"/></net>

<net id="431"><net_src comp="48" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="156" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="50" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="420" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="434" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="450"><net_src comp="52" pin="0"/><net_sink comp="444" pin=0"/></net>

<net id="451"><net_src comp="438" pin="2"/><net_sink comp="444" pin=1"/></net>

<net id="452"><net_src comp="54" pin="0"/><net_sink comp="444" pin=2"/></net>

<net id="453"><net_src comp="56" pin="0"/><net_sink comp="444" pin=3"/></net>

<net id="457"><net_src comp="150" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="458"><net_src comp="454" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="465"><net_src comp="52" pin="0"/><net_sink comp="459" pin=0"/></net>

<net id="466"><net_src comp="162" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="467"><net_src comp="54" pin="0"/><net_sink comp="459" pin=2"/></net>

<net id="468"><net_src comp="56" pin="0"/><net_sink comp="459" pin=3"/></net>

<net id="472"><net_src comp="144" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="480"><net_src comp="62" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="481"><net_src comp="171" pin="2"/><net_sink comp="474" pin=1"/></net>

<net id="482"><net_src comp="54" pin="0"/><net_sink comp="474" pin=2"/></net>

<net id="483"><net_src comp="64" pin="0"/><net_sink comp="474" pin=3"/></net>

<net id="487"><net_src comp="474" pin="4"/><net_sink comp="484" pin=0"/></net>

<net id="493"><net_src comp="66" pin="0"/><net_sink comp="488" pin=0"/></net>

<net id="494"><net_src comp="138" pin="2"/><net_sink comp="488" pin=1"/></net>

<net id="495"><net_src comp="68" pin="0"/><net_sink comp="488" pin=2"/></net>

<net id="499"><net_src comp="488" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="504"><net_src comp="70" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="496" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="72" pin="0"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="138" pin="2"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="74" pin="0"/><net_sink comp="506" pin=2"/></net>

<net id="517"><net_src comp="506" pin="3"/><net_sink comp="514" pin=0"/></net>

<net id="522"><net_src comp="500" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="514" pin="1"/><net_sink comp="518" pin=1"/></net>

<net id="530"><net_src comp="62" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="531"><net_src comp="518" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="532"><net_src comp="54" pin="0"/><net_sink comp="524" pin=2"/></net>

<net id="533"><net_src comp="64" pin="0"/><net_sink comp="524" pin=3"/></net>

<net id="537"><net_src comp="524" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="541"><net_src comp="132" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="549"><net_src comp="52" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="550"><net_src comp="167" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="551"><net_src comp="54" pin="0"/><net_sink comp="543" pin=2"/></net>

<net id="552"><net_src comp="56" pin="0"/><net_sink comp="543" pin=3"/></net>

<net id="556"><net_src comp="126" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="42" pin="0"/><net_sink comp="557" pin=0"/></net>

<net id="563"><net_src comp="126" pin="2"/><net_sink comp="557" pin=1"/></net>

<net id="564"><net_src comp="44" pin="0"/><net_sink comp="557" pin=2"/></net>

<net id="568"><net_src comp="557" pin="3"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="46" pin="0"/><net_sink comp="569" pin=0"/></net>

<net id="574"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="579"><net_src comp="569" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="580"><net_src comp="553" pin="1"/><net_sink comp="575" pin=1"/></net>

<net id="587"><net_src comp="52" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="588"><net_src comp="575" pin="2"/><net_sink comp="581" pin=1"/></net>

<net id="589"><net_src comp="54" pin="0"/><net_sink comp="581" pin=2"/></net>

<net id="590"><net_src comp="56" pin="0"/><net_sink comp="581" pin=3"/></net>

<net id="594"><net_src comp="120" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="602"><net_src comp="52" pin="0"/><net_sink comp="596" pin=0"/></net>

<net id="603"><net_src comp="164" pin="2"/><net_sink comp="596" pin=1"/></net>

<net id="604"><net_src comp="54" pin="0"/><net_sink comp="596" pin=2"/></net>

<net id="605"><net_src comp="56" pin="0"/><net_sink comp="596" pin=3"/></net>

<net id="609"><net_src comp="114" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="617"><net_src comp="52" pin="0"/><net_sink comp="611" pin=0"/></net>

<net id="618"><net_src comp="168" pin="2"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="54" pin="0"/><net_sink comp="611" pin=2"/></net>

<net id="620"><net_src comp="56" pin="0"/><net_sink comp="611" pin=3"/></net>

<net id="626"><net_src comp="66" pin="0"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="108" pin="2"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="68" pin="0"/><net_sink comp="621" pin=2"/></net>

<net id="632"><net_src comp="621" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="638"><net_src comp="82" pin="0"/><net_sink comp="633" pin=0"/></net>

<net id="639"><net_src comp="108" pin="2"/><net_sink comp="633" pin=1"/></net>

<net id="640"><net_src comp="84" pin="0"/><net_sink comp="633" pin=2"/></net>

<net id="644"><net_src comp="633" pin="3"/><net_sink comp="641" pin=0"/></net>

<net id="649"><net_src comp="641" pin="1"/><net_sink comp="645" pin=0"/></net>

<net id="650"><net_src comp="629" pin="1"/><net_sink comp="645" pin=1"/></net>

<net id="657"><net_src comp="62" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="658"><net_src comp="645" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="659"><net_src comp="54" pin="0"/><net_sink comp="651" pin=2"/></net>

<net id="660"><net_src comp="64" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="664"><net_src comp="651" pin="4"/><net_sink comp="661" pin=0"/></net>

<net id="670"><net_src comp="48" pin="0"/><net_sink comp="665" pin=0"/></net>

<net id="671"><net_src comp="102" pin="2"/><net_sink comp="665" pin=1"/></net>

<net id="672"><net_src comp="50" pin="0"/><net_sink comp="665" pin=2"/></net>

<net id="676"><net_src comp="665" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="682"><net_src comp="86" pin="0"/><net_sink comp="677" pin=0"/></net>

<net id="683"><net_src comp="102" pin="2"/><net_sink comp="677" pin=1"/></net>

<net id="684"><net_src comp="88" pin="0"/><net_sink comp="677" pin=2"/></net>

<net id="688"><net_src comp="677" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="693"><net_src comp="685" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="673" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="701"><net_src comp="90" pin="0"/><net_sink comp="695" pin=0"/></net>

<net id="702"><net_src comp="689" pin="2"/><net_sink comp="695" pin=1"/></net>

<net id="703"><net_src comp="54" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="704"><net_src comp="92" pin="0"/><net_sink comp="695" pin=3"/></net>

<net id="708"><net_src comp="695" pin="4"/><net_sink comp="705" pin=0"/></net>

<net id="713"><net_src comp="444" pin="4"/><net_sink comp="709" pin=0"/></net>

<net id="714"><net_src comp="459" pin="4"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="534" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="720"><net_src comp="543" pin="4"/><net_sink comp="715" pin=1"/></net>

<net id="725"><net_src comp="715" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="726"><net_src comp="484" pin="1"/><net_sink comp="721" pin=1"/></net>

<net id="731"><net_src comp="721" pin="2"/><net_sink comp="727" pin=0"/></net>

<net id="732"><net_src comp="709" pin="2"/><net_sink comp="727" pin=1"/></net>

<net id="737"><net_src comp="596" pin="4"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="611" pin="4"/><net_sink comp="733" pin=1"/></net>

<net id="743"><net_src comp="733" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="744"><net_src comp="581" pin="4"/><net_sink comp="739" pin=1"/></net>

<net id="749"><net_src comp="705" pin="1"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="98" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="754"><net_src comp="745" pin="2"/><net_sink comp="751" pin=0"/></net>

<net id="759"><net_src comp="751" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="760"><net_src comp="661" pin="1"/><net_sink comp="755" pin=1"/></net>

<net id="765"><net_src comp="755" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="766"><net_src comp="739" pin="2"/><net_sink comp="761" pin=1"/></net>

<net id="771"><net_src comp="761" pin="2"/><net_sink comp="767" pin=0"/></net>

<net id="772"><net_src comp="727" pin="2"/><net_sink comp="767" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_0_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_1_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_2_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_3_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_4_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_5_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_6_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_7_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_8_V_read | {1 }
	Port: dense_latency<ap_fixed,ap_fixed,config10>.0.0 : data_9_V_read | {1 }
  - Chain level:
	State 1
		empty : 1
		sext_ln1118 : 1
		sub_ln1118 : 2
		sext_ln1118_1 : 1
		sub_ln1118_1 : 3
		trunc_ln : 4
		mul_ln1118 : 1
		trunc_ln708_1 : 2
		mul_ln1118_1 : 1
		trunc_ln708_s : 2
		sext_ln708 : 3
		sext_ln1118_4 : 1
		sub_ln1118_2 : 2
		sext_ln1118_5 : 1
		sub_ln1118_3 : 3
		trunc_ln708_2 : 4
		sext_ln708_1 : 5
		mul_ln1118_2 : 1
		trunc_ln708_4 : 2
		sext_ln1118_8 : 1
		sub_ln1118_4 : 2
		sub_ln1118_5 : 3
		trunc_ln708_5 : 4
		mul_ln1118_3 : 1
		trunc_ln708_6 : 2
		mul_ln1118_4 : 1
		trunc_ln708_7 : 2
		sext_ln1118_11 : 1
		sext_ln1118_12 : 1
		sub_ln1118_6 : 2
		trunc_ln708_3 : 3
		sext_ln708_2 : 4
		sext_ln1118_13 : 1
		sext_ln1118_14 : 1
		sub_ln1118_7 : 2
		tmp_4 : 3
		sext_ln101 : 4
		add_ln703 : 5
		add_ln703_1 : 6
		add_ln703_2 : 7
		add_ln703_3 : 8
		add_ln703_4 : 3
		add_ln703_5 : 5
		add_ln703_6 : 5
		sext_ln703 : 6
		add_ln703_7 : 7
		add_ln703_8 : 8
		add_ln703_9 : 9
		ret_ln127 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|---------|
| Operation|       Functional Unit       |  DSP48E |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|---------|
|          |       add_ln703_fu_709      |    0    |    0    |    16   |
|          |      add_ln703_1_fu_715     |    0    |    0    |    16   |
|          |      add_ln703_2_fu_721     |    0    |    0    |    16   |
|          |      add_ln703_3_fu_727     |    0    |    0    |    16   |
|    add   |      add_ln703_4_fu_733     |    0    |    0    |    16   |
|          |      add_ln703_5_fu_739     |    0    |    0    |    16   |
|          |      add_ln703_6_fu_745     |    0    |    0    |    14   |
|          |      add_ln703_7_fu_755     |    0    |    0    |    15   |
|          |      add_ln703_8_fu_761     |    0    |    0    |    16   |
|          |      add_ln703_9_fu_767     |    0    |    0    |    16   |
|----------|-----------------------------|---------|---------|---------|
|          |      sub_ln1118_fu_420      |    0    |    0    |    16   |
|          |     sub_ln1118_1_fu_438     |    0    |    0    |    16   |
|          |     sub_ln1118_2_fu_500     |    0    |    0    |    16   |
|    sub   |     sub_ln1118_3_fu_518     |    0    |    0    |    16   |
|          |     sub_ln1118_4_fu_569     |    0    |    0    |    16   |
|          |     sub_ln1118_5_fu_575     |    0    |    0    |    16   |
|          |     sub_ln1118_6_fu_645     |    0    |    0    |    22   |
|          |     sub_ln1118_7_fu_689     |    0    |    0    |    21   |
|----------|-----------------------------|---------|---------|---------|
|          |      mul_ln1118_fu_162      |    1    |    0    |    5    |
|          |     mul_ln1118_3_fu_164     |    1    |    0    |    5    |
|    mul   |     mul_ln1118_2_fu_167     |    1    |    0    |    5    |
|          |     mul_ln1118_4_fu_168     |    1    |    0    |    5    |
|          |     mul_ln1118_1_fu_171     |    1    |    0    |    5    |
|----------|-----------------------------|---------|---------|---------|
|          | data_9_V_read_5_read_fu_102 |    0    |    0    |    0    |
|          | data_8_V_read_5_read_fu_108 |    0    |    0    |    0    |
|          | data_7_V_read_5_read_fu_114 |    0    |    0    |    0    |
|          | data_6_V_read_5_read_fu_120 |    0    |    0    |    0    |
|   read   | data_5_V_read_5_read_fu_126 |    0    |    0    |    0    |
|          | data_4_V_read_5_read_fu_132 |    0    |    0    |    0    |
|          | data_3_V_read_5_read_fu_138 |    0    |    0    |    0    |
|          | data_2_V_read_5_read_fu_144 |    0    |    0    |    0    |
|          | data_1_V_read_5_read_fu_150 |    0    |    0    |    0    |
|          | data_0_V_read_5_read_fu_156 |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |        shl_ln_fu_408        |    0    |    0    |    0    |
|          |     shl_ln1118_s_fu_426     |    0    |    0    |    0    |
|          |     shl_ln1118_1_fu_488     |    0    |    0    |    0    |
|          |     shl_ln1118_2_fu_506     |    0    |    0    |    0    |
|bitconcatenate|     shl_ln1118_3_fu_557     |    0    |    0    |    0    |
|          |     shl_ln1118_4_fu_621     |    0    |    0    |    0    |
|          |     shl_ln1118_5_fu_633     |    0    |    0    |    0    |
|          |     shl_ln1118_6_fu_665     |    0    |    0    |    0    |
|          |     shl_ln1118_7_fu_677     |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |      sext_ln1118_fu_416     |    0    |    0    |    0    |
|          |     sext_ln1118_1_fu_434    |    0    |    0    |    0    |
|          |     sext_ln1118_2_fu_454    |    0    |    0    |    0    |
|          |     sext_ln1118_3_fu_469    |    0    |    0    |    0    |
|          |      sext_ln708_fu_484      |    0    |    0    |    0    |
|          |     sext_ln1118_4_fu_496    |    0    |    0    |    0    |
|          |     sext_ln1118_5_fu_514    |    0    |    0    |    0    |
|          |     sext_ln708_1_fu_534     |    0    |    0    |    0    |
|          |     sext_ln1118_6_fu_538    |    0    |    0    |    0    |
|   sext   |     sext_ln1118_7_fu_553    |    0    |    0    |    0    |
|          |     sext_ln1118_8_fu_565    |    0    |    0    |    0    |
|          |     sext_ln1118_9_fu_591    |    0    |    0    |    0    |
|          |    sext_ln1118_10_fu_606    |    0    |    0    |    0    |
|          |    sext_ln1118_11_fu_629    |    0    |    0    |    0    |
|          |    sext_ln1118_12_fu_641    |    0    |    0    |    0    |
|          |     sext_ln708_2_fu_661     |    0    |    0    |    0    |
|          |    sext_ln1118_13_fu_673    |    0    |    0    |    0    |
|          |    sext_ln1118_14_fu_685    |    0    |    0    |    0    |
|          |      sext_ln101_fu_705      |    0    |    0    |    0    |
|          |      sext_ln703_fu_751      |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_444       |    0    |    0    |    0    |
|          |     trunc_ln708_1_fu_459    |    0    |    0    |    0    |
|          |     trunc_ln708_s_fu_474    |    0    |    0    |    0    |
|          |     trunc_ln708_2_fu_524    |    0    |    0    |    0    |
|partselect|     trunc_ln708_4_fu_543    |    0    |    0    |    0    |
|          |     trunc_ln708_5_fu_581    |    0    |    0    |    0    |
|          |     trunc_ln708_6_fu_596    |    0    |    0    |    0    |
|          |     trunc_ln708_7_fu_611    |    0    |    0    |    0    |
|          |     trunc_ln708_3_fu_651    |    0    |    0    |    0    |
|          |         tmp_4_fu_695        |    0    |    0    |    0    |
|----------|-----------------------------|---------|---------|---------|
|   Total  |                             |    5    |    0    |   321   |
|----------|-----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           | DSP48E |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    5   |    0   |   321  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |    0   |   321  |
+-----------+--------+--------+--------+
