# Reading pref.tcl
# do case_sdy_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/shehzad/OneDrive/Documents/VHDL project/case_sdy.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 19:21:17 on Feb 19,2021
# vcom -reportprogress 300 -93 -work work C:/Users/shehzad/OneDrive/Documents/VHDL project/case_sdy.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity case_sdy
# -- Compiling architecture bhv of case_sdy
# End time: 19:21:18 on Feb 19,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vsim rtl_work.case_sdy
# vsim rtl_work.case_sdy 
# Start time: 19:22:15 on Feb 19,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading rtl_work.case_sdy(bhv)
add wave -position insertpoint  \
sim:/case_sdy/clk \
sim:/case_sdy/res \
sim:/case_sdy/ai \
sim:/case_sdy/x \
sim:/case_sdy/fx \
sim:/case_sdy/reg1
force -freeze sim:/case_sdy/clk 0 0, 1 {5000 ps} -r 10000
force -freeze sim:/case_sdy/clk 1 0, 0 {5000 ps} -r 10000
force -freeze sim:/case_sdy/ai 1 0, 0 {2500 ps} -r 5000
force -freeze sim:/case_sdy/x 1 0, 0 {1250 ps} -r 2500
run 10ns
run 20ns
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/shehzad/OneDrive/Documents/VHDL project/simulation/modelsim/wave.do}
# End time: 19:46:24 on Feb 19,2021, Elapsed time: 0:24:09
# Errors: 0, Warnings: 0
