{
	"finish__design__instance__count__class:antenna_cell": 2,
	"finish__design__instance__area__class:antenna_cell": 11.2896,
	"finish__design__instance__count__class:buffer": 1,
	"finish__design__instance__area__class:buffer": 42.336,
	"finish__design__instance__count__class:clock_buffer": 3,
	"finish__design__instance__area__class:clock_buffer": 321.754,
	"finish__design__instance__count__class:timing_repair_buffer": 22,
	"finish__design__instance__area__class:timing_repair_buffer": 897.523,
	"finish__design__instance__count__class:sequential_cell": 8,
	"finish__design__instance__area__class:sequential_cell": 767.693,
	"finish__design__instance__count__class:multi_input_combinational_cell": 16,
	"finish__design__instance__area__class:multi_input_combinational_cell": 677.376,
	"finish__design__instance__count": 52,
	"finish__design__instance__area": 2717.97,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.72977,
	"finish__clock__skew__setup": 0.000710515,
	"finish__clock__skew__hold": 0.000710515,
	"finish__timing__drv__max_slew_limit": 0.895689,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.9283,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.00301215,
	"finish__power__switching__total": 0.000648968,
	"finish__power__leakage__total": 1.7424e-07,
	"finish__power__total": 0.00366129,
	"finish__design__io": 22,
	"finish__design__die__area": 273550,
	"finish__design__core__area": 267733,
	"finish__design__instance__count": 516,
	"finish__design__instance__area": 5337.16,
	"finish__design__instance__count__stdcell": 516,
	"finish__design__instance__area__stdcell": 5337.16,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0199346,
	"finish__design__instance__utilization__stdcell": 0.0199346,
	"finish__design__rows": 102,
	"finish__design__rows:GF018hv5v_green_sc9": 102,
	"finish__design__sites": 94860,
	"finish__design__sites:GF018hv5v_green_sc9": 94860,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}