{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1527728436018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1527728436050 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 30 21:00:35 2018 " "Processing started: Wed May 30 21:00:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1527728436050 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728436050 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Acoustics -c Acoustics " "Command: quartus_map --read_settings_files=on --write_settings_files=off Acoustics -c Acoustics" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728436050 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728437565 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1527728437747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1527728437747 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "Acoustics Acoustics.vhd(31) " "VHDL syntax error at Acoustics.vhd(31): name used in construct must match previously specified name \"Acoustics\"" {  } { { "Acoustics.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/Acoustics.vhd" 31 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1527728464236 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "Acoustics Acoustics.vhd(8) " "Ignored construct Acoustics at Acoustics.vhd(8) due to previous errors" {  } { { "Acoustics.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/Acoustics.vhd" 8 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1527728464236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acoustics.vhd 0 0 " "Found 0 design units, including 0 entities, in source file acoustics.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728464236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oklibrary.vhd 5 2 " "Found 5 design units, including 2 entities, in source file oklibrary.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 okHost-archHost " "Found design unit 1: okHost-archHost" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okLibrary.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728464252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 okWireOR-archWireOR " "Found design unit 2: okWireOR-archWireOR" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okLibrary.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728464252 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 FRONTPANEL " "Found design unit 3: FRONTPANEL" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okLibrary.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728464252 ""} { "Info" "ISGN_ENTITY_NAME" "1 okHost " "Found entity 1: okHost" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okLibrary.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728464252 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOR " "Found entity 2: okWireOR" {  } { { "okLibrary.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okLibrary.vhd" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728464252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728464252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "okhost.v 32 32 " "Found 32 design units, including 32 entities, in source file okhost.v" { { "Info" "ISGN_ENTITY_NAME" "1 okCore " "Found entity 1: okCore" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "2 okCoreHarness " "Found entity 2: okCoreHarness" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "3 ok_altera_pll " "Found entity 3: ok_altera_pll" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 630 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "4 ramb32x512 " "Found entity 4: ramb32x512" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 755 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_w8_64_r8_64 " "Found entity 5: fifo_w8_64_r8_64" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 929 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_chipid " "Found entity 6: altera_chipid" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 1059 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "7 altchip_id " "Found entity 7: altchip_id" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 1144 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "8 okAuthenticate " "Found entity 8: okAuthenticate" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 1338 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "9 crypto_tok " "Found entity 9: crypto_tok" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 1646 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "10 crp " "Found entity 10: crp" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 1964 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "11 crypto_des " "Found entity 11: crypto_des" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 2034 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "12 key_selh " "Found entity 12: key_selh" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 2138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "13 sbox1 " "Found entity 13: sbox1" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 2595 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "14 sbox2 " "Found entity 14: sbox2" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 2709 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "15 sbox3 " "Found entity 15: sbox3" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 2823 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "16 sbox4 " "Found entity 16: sbox4" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 2937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "17 sbox5 " "Found entity 17: sbox5" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 3051 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "18 sbox6 " "Found entity 18: sbox6" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 3165 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "19 sbox7 " "Found entity 19: sbox7" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 3279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "20 sbox8 " "Found entity 20: sbox8" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 3393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "21 okNios_small " "Found entity 21: okNios_small" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 3477 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "22 altera_reset_controller " "Found entity 22: altera_reset_controller" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 3748 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "23 altera_reset_synchronizer " "Found entity 23: altera_reset_synchronizer" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 4049 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "24 okNios_small_mm_interconnect_0 " "Found entity 24: okNios_small_mm_interconnect_0" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 4121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "25 altera_avalon_sc_fifo " "Found entity 25: altera_avalon_sc_fifo" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 6308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "26 okNios_small_nios_in_port " "Found entity 26: okNios_small_nios_in_port" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 7223 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "27 okNios_small_onchip_memory2_0 " "Found entity 27: okNios_small_onchip_memory2_0" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 7281 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "28 okNios_small_nios_out_port " "Found entity 28: okNios_small_nios_out_port" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 7366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "29 okNios_small_nios2_qsys_0_register_bank_a_module " "Found entity 29: okNios_small_nios2_qsys_0_register_bank_a_module" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 7432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "30 okNios_small_nios2_qsys_0_register_bank_b_module " "Found entity 30: okNios_small_nios2_qsys_0_register_bank_b_module" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 7497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "31 okNios_small_nios2_qsys_0 " "Found entity 31: okNios_small_nios2_qsys_0" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 7562 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""} { "Info" "ISGN_ENTITY_NAME" "32 okNios_small_nios2_qsys_0_test_bench " "Found entity 32: okNios_small_nios2_qsys_0_test_bench" {  } { { "okHost.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.v" 10035 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728466015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "okhost.sv 16 16 " "Found 16 design units, including 16 entities, in source file okhost.sv" { { "Info" "ISGN_ENTITY_NAME" "1 okNios_small_irq_mapper " "Found entity 1: okNios_small_irq_mapper" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arbitrator " "Found entity 2: altera_merlin_arbitrator" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 161 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_arb_adder " "Found entity 3: altera_merlin_arb_adder" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "4 okNios_small_mm_interconnect_0_rsp_mux " "Found entity 4: okNios_small_mm_interconnect_0_rsp_mux" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 368 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "5 okNios_small_mm_interconnect_0_rsp_demux " "Found entity 5: okNios_small_mm_interconnect_0_rsp_demux" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 763 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "6 okNios_small_mm_interconnect_0_cmd_mux " "Found entity 6: okNios_small_mm_interconnect_0_cmd_mux" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "7 okNios_small_mm_interconnect_0_cmd_demux " "Found entity 7: okNios_small_mm_interconnect_0_cmd_demux" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "8 okNios_small_mm_interconnect_0_router_002_default_decode " "Found entity 8: okNios_small_mm_interconnect_0_router_002_default_decode" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 1349 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "9 okNios_small_mm_interconnect_0_router_002 " "Found entity 9: okNios_small_mm_interconnect_0_router_002" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 1390 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "10 okNios_small_mm_interconnect_0_router_default_decode " "Found entity 10: okNios_small_mm_interconnect_0_router_default_decode" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 1575 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "11 okNios_small_mm_interconnect_0_router " "Found entity 11: okNios_small_mm_interconnect_0_router" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 1616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "12 altera_merlin_slave_agent " "Found entity 12: altera_merlin_slave_agent" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 1819 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "13 altera_merlin_burst_uncompressor " "Found entity 13: altera_merlin_burst_uncompressor" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 2435 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "14 altera_merlin_master_agent " "Found entity 14: altera_merlin_master_agent" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 2719 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "15 altera_merlin_slave_translator " "Found entity 15: altera_merlin_slave_translator" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 3039 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""} { "Info" "ISGN_ENTITY_NAME" "16 altera_merlin_master_translator " "Found entity 16: altera_merlin_master_translator" {  } { { "okHost.sv" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okHost.sv" 3566 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728466718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728466718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "okendpoints.v 10 10 " "Found 10 design units, including 10 entities, in source file okendpoints.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_reset " "Found entity 1: sync_reset" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""} { "Info" "ISGN_ENTITY_NAME" "2 okWireOut " "Found entity 2: okWireOut" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""} { "Info" "ISGN_ENTITY_NAME" "3 okWireIn " "Found entity 3: okWireIn" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 124 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""} { "Info" "ISGN_ENTITY_NAME" "4 okTriggerOut " "Found entity 4: okTriggerOut" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 212 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""} { "Info" "ISGN_ENTITY_NAME" "5 okTriggerIn " "Found entity 5: okTriggerIn" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 334 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""} { "Info" "ISGN_ENTITY_NAME" "6 okRegisterBridge " "Found entity 6: okRegisterBridge" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""} { "Info" "ISGN_ENTITY_NAME" "7 okPipeOut " "Found entity 7: okPipeOut" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 522 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""} { "Info" "ISGN_ENTITY_NAME" "8 okPipeIn " "Found entity 8: okPipeIn" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""} { "Info" "ISGN_ENTITY_NAME" "9 okBTPipeOut " "Found entity 9: okBTPipeOut" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""} { "Info" "ISGN_ENTITY_NAME" "10 okBTPipeIn " "Found entity 10: okBTPipeIn" {  } { { "okEndpoints.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/okEndpoints.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728467015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-SYN " "Found design unit 1: fifo-SYN" {  } { { "fifo.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467030 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "fifo.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/fifo.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728467030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file master_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 master_pll-rtl " "Found design unit 1: master_pll-rtl" {  } { { "master_pll.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/master_pll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467046 ""} { "Info" "ISGN_ENTITY_NAME" "1 master_pll " "Found entity 1: master_pll" {  } { { "master_pll.vhd" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/master_pll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728467046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "master_pll/master_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file master_pll/master_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 master_pll_0002 " "Found entity 1: master_pll_0002" {  } { { "master_pll/master_pll_0002.v" "" { Text "C:/Users/blain/Documents/School Work/2018/UWRT/Fpga/Acoustics/master_pll/master_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1527728467062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728467062 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "788 " "Peak virtual memory: 788 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1527728467474 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed May 30 21:01:07 2018 " "Processing ended: Wed May 30 21:01:07 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1527728467474 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1527728467474 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:06 " "Total CPU time (on all processors): 00:01:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1527728467474 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1527728467474 ""}
