

================================================================
== Vitis HLS Report for 'loop_perfect'
================================================================
* Date:           Tue Feb 14 08:27:59 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        proj_loop_perfect
* Solution:       solution3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.050 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    |  min |  max |   Type  |
    +---------+---------+----------+-----------+------+------+---------+
    |     2441|     3641|  9.764 us|  14.564 us|  2442|  3642|       no|
    +---------+---------+----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+
        |- LOOP_I   |     2440|     3640|  122 ~ 182|          -|          -|    20|        no|
        | + LOOP_J  |      120|      180|      6 ~ 9|          -|          -|    20|        no|
        +-----------+---------+---------+-----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     2|        -|        -|    -|
|Expression           |        -|     -|        0|      215|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        0|        9|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      129|    -|
|Register             |        -|     -|      119|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      119|      353|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------+--------------+---------+----+---+----+-----+
    |     Instance    |    Module    | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------+--------------+---------+----+---+----+-----+
    |mux_22_5_1_1_U1  |mux_22_5_1_1  |        0|   0|  0|   9|    0|
    +-----------------+--------------+---------+----+---+----+-----+
    |Total            |              |        0|   0|  0|   9|    0|
    +-----------------+--------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_5ns_5s_12s_12_4_1_U2  |mac_muladd_5ns_5s_12s_12_4_1  |  i0 * i1 + i2|
    |mul_mul_12s_13ns_26_4_1_U3       |mul_mul_12s_13ns_26_4_1       |       i0 * i1|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln232_1_fu_263_p2      |         +|   0|  0|  18|          11|           6|
    |add_ln232_fu_285_p2        |         +|   0|  0|  12|           4|           3|
    |add_ln23_1_fu_191_p2       |         +|   0|  0|  18|          11|           6|
    |add_ln23_fu_203_p2         |         +|   0|  0|  12|           5|           1|
    |add_ln24_fu_257_p2         |         +|   0|  0|  12|           5|           1|
    |empty_15_fu_219_p2         |         +|   0|  0|  12|           4|           3|
    |sub_ln1559_1_fu_398_p2     |         -|   0|  0|  13|           1|           6|
    |sub_ln1559_fu_358_p2       |         -|   0|  0|  32|           1|          25|
    |empty_14_fu_213_p2         |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln232_fu_279_p2       |      icmp|   0|  0|   9|           5|           4|
    |icmp_ln23_fu_197_p2        |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln24_fu_251_p2        |      icmp|   0|  0|   9|           5|           5|
    |icmp_ln25_fu_313_p2        |      icmp|   0|  0|   9|           5|           1|
    |icmp_ln27_fu_336_p2        |      icmp|   0|  0|   9|           5|           5|
    |empty_16_fu_225_p3         |    select|   0|  0|   4|           1|           4|
    |grp_fu_416_p2              |    select|   0|  0|  12|           1|           1|
    |select_ln1559_1_fu_404_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln1559_fu_390_p3    |    select|   0|  0|   6|           1|           6|
    |select_ln232_fu_291_p3     |    select|   0|  0|   4|           1|           4|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 215|          77|          96|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |B_0_d0           |  14|          3|    6|         18|
    |B_1_d0           |  14|          3|    6|         18|
    |ap_NS_fsm        |  65|         12|    1|         12|
    |i_fu_88          |   9|          2|    5|         10|
    |j_reg_148        |   9|          2|    5|         10|
    |phi_mul4_fu_84   |   9|          2|   11|         22|
    |phi_mul_reg_160  |   9|          2|   11|         22|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 129|         26|   45|        112|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |B_0_addr_reg_479         |   4|   0|    4|          0|
    |B_1_addr_reg_474         |   4|   0|    4|          0|
    |acc_V_3_reg_536          |  12|   0|   12|          0|
    |acc_V_fu_92              |  12|   0|   12|          0|
    |add_ln232_1_reg_492      |  11|   0|   11|          0|
    |add_ln23_1_reg_453       |  11|   0|   11|          0|
    |add_ln23_reg_461         |   5|   0|    5|          0|
    |add_ln24_reg_487         |   5|   0|    5|          0|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |empty_13_reg_466         |   1|   0|    1|          0|
    |i_fu_88                  |   5|   0|    5|          0|
    |icmp_ln25_reg_512        |   1|   0|    1|          0|
    |icmp_ln27_reg_527        |   1|   0|    1|          0|
    |j_reg_148                |   5|   0|    5|          0|
    |phi_mul4_fu_84           |  11|   0|   11|          0|
    |phi_mul_reg_160          |  11|   0|   11|          0|
    |select_ln1559_1_reg_547  |   6|   0|    6|          0|
    |tmp_1_reg_470            |   1|   0|    1|          0|
    |tmp_2_reg_497            |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 119|   0|  119|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  loop_perfect|  return value|
|A_0_address0  |  out|    4|   ap_memory|           A_0|         array|
|A_0_ce0       |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0        |   in|    5|   ap_memory|           A_0|         array|
|A_1_address0  |  out|    4|   ap_memory|           A_1|         array|
|A_1_ce0       |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0        |   in|    5|   ap_memory|           A_1|         array|
|B_0_address0  |  out|    4|   ap_memory|           B_0|         array|
|B_0_ce0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_we0       |  out|    1|   ap_memory|           B_0|         array|
|B_0_d0        |  out|    6|   ap_memory|           B_0|         array|
|B_1_address0  |  out|    4|   ap_memory|           B_1|         array|
|B_1_ce0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_we0       |  out|    1|   ap_memory|           B_1|         array|
|B_1_d0        |  out|    6|   ap_memory|           B_1|         array|
+--------------+-----+-----+------------+--------------+--------------+

