//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-31916684
// Driver 390.157
// Based on LLVM 3.4svn
//

.version 6.1
.target sm_21, texmode_independent
.address_size 64

	// .globl	DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop

.entry DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop(
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_0,
	.param .f64 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_1,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_2,
	.param .f64 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_3,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_4,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_5,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_6,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_7,
	.param .u64 .ptr .global .align 8 DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_8
)
{
	.reg .pred 	%p<106>;
	.reg .b32 	%r<9>;
	.reg .f64 	%fd<161>;
	.reg .b64 	%rd<25>;


	ld.param.u64 	%rd5, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_0];
	ld.param.u64 	%rd6, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_2];
	ld.param.u64 	%rd7, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_4];
	ld.param.u64 	%rd8, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_5];
	ld.param.u64 	%rd9, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_6];
	ld.param.u64 	%rd11, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_7];
	ld.param.u64 	%rd10, [DynamicKernel_nop_fsum_fsum_Product_SumIfs_fsop_param_8];
	mov.b32	%r3, %envreg3;
	mov.u32 	%r4, %ctaid.x;
	mov.u32 	%r5, %ntid.x;
	mad.lo.s32 	%r6, %r4, %r5, %r3;
	mov.u32 	%r7, %tid.x;
	add.s32 	%r1, %r6, %r7;
	cvt.s64.s32	%rd1, %r1;
	setp.gt.s32	%p1, %r1, 5;
	mul.wide.s32 	%rd12, %r1, 8;
	add.s64 	%rd2, %rd11, %rd12;
	mov.f64 	%fd150, 0d0000000000000000;
	mov.f64 	%fd144, %fd150;
	@%p1 bra 	BB0_3;

	ld.global.f64 	%fd1, [%rd2];
	abs.f64 	%fd54, %fd1;
	setp.gtu.f64	%p2, %fd54, 0d7FF0000000000000;
	mov.f64 	%fd144, %fd150;
	@%p2 bra 	BB0_3;

	mov.f64 	%fd144, %fd1;

BB0_3:
	add.s64 	%rd3, %rd10, %rd12;
	setp.gt.s32	%p3, %r1, 4;
	mov.f64 	%fd145, %fd150;
	@%p3 bra 	BB0_6;

	ld.global.f64 	%fd3, [%rd3];
	abs.f64 	%fd57, %fd3;
	setp.gtu.f64	%p4, %fd57, 0d7FF0000000000000;
	mov.f64 	%fd145, %fd150;
	@%p4 bra 	BB0_6;

	mov.f64 	%fd145, %fd3;

BB0_6:
	mul.f64 	%fd59, %fd144, %fd145;
	abs.f64 	%fd60, %fd59;
	setp.gtu.f64	%p5, %fd60, 0d7FF0000000000000;
	add.f64 	%fd61, %fd59, 0d0000000000000000;
	selp.f64	%fd5, 0d0000000000000000, %fd61, %p5;
	add.s32 	%r2, %r1, 2;
	setp.gt.s32	%p6, %r2, 6;
	mov.f64 	%fd146, %fd150;
	@%p6 bra 	BB0_9;

	ld.global.f64 	%fd6, [%rd2+8];
	abs.f64 	%fd63, %fd6;
	setp.gtu.f64	%p7, %fd63, 0d7FF0000000000000;
	mov.f64 	%fd146, %fd150;
	@%p7 bra 	BB0_9;

	mov.f64 	%fd146, %fd6;

BB0_9:
	setp.gt.s32	%p8, %r2, 5;
	mov.f64 	%fd147, %fd150;
	@%p8 bra 	BB0_12;

	ld.global.f64 	%fd8, [%rd3+8];
	abs.f64 	%fd66, %fd8;
	setp.gtu.f64	%p9, %fd66, 0d7FF0000000000000;
	mov.f64 	%fd147, %fd150;
	@%p9 bra 	BB0_12;

	mov.f64 	%fd147, %fd8;

BB0_12:
	mul.f64 	%fd68, %fd146, %fd147;
	abs.f64 	%fd69, %fd68;
	setp.gtu.f64	%p10, %fd69, 0d7FF0000000000000;
	add.f64 	%fd70, %fd5, %fd68;
	selp.f64	%fd10, %fd5, %fd70, %p10;
	add.s64 	%rd4, %rd9, %rd12;
	ldu.global.f64 	%fd71, [%rd8];
	abs.f64 	%fd72, %fd71;
	setp.gtu.f64	%p11, %fd72, 0d7FF0000000000000;
	selp.f64	%fd11, 0d0000000000000000, %fd71, %p11;
	mov.f64 	%fd148, %fd150;
	@%p3 bra 	BB0_15;

	ld.global.f64 	%fd12, [%rd4];
	abs.f64 	%fd74, %fd12;
	setp.gtu.f64	%p13, %fd74, 0d7FF0000000000000;
	mov.f64 	%fd148, %fd150;
	@%p13 bra 	BB0_15;

	mov.f64 	%fd148, %fd12;

BB0_15:
	setp.neu.f64	%p14, %fd11, %fd148;
	mov.f64 	%fd151, %fd150;
	@%p14 bra 	BB0_17;

	ldu.global.f64 	%fd76, [%rd7];
	abs.f64 	%fd77, %fd76;
	setp.gtu.f64	%p15, %fd77, 0d7FF0000000000000;
	add.f64 	%fd78, %fd76, 0d0000000000000000;
	selp.f64	%fd151, 0d0000000000000000, %fd78, %p15;

BB0_17:
	ldu.global.f64 	%fd80, [%rd8+8];
	abs.f64 	%fd81, %fd80;
	setp.gtu.f64	%p16, %fd81, 0d7FF0000000000000;
	selp.f64	%fd16, 0d0000000000000000, %fd80, %p16;
	@%p3 bra 	BB0_20;

	ld.global.f64 	%fd17, [%rd4];
	abs.f64 	%fd83, %fd17;
	setp.gtu.f64	%p18, %fd83, 0d7FF0000000000000;
	@%p18 bra 	BB0_20;

	mov.f64 	%fd150, %fd17;

BB0_20:
	setp.neu.f64	%p19, %fd16, %fd150;
	@%p19 bra 	BB0_22;

	ldu.global.f64 	%fd84, [%rd7+8];
	abs.f64 	%fd85, %fd84;
	setp.gtu.f64	%p20, %fd85, 0d7FF0000000000000;
	selp.f64	%fd86, 0d0000000000000000, %fd84, %p20;
	add.f64 	%fd151, %fd151, %fd86;

BB0_22:
	ldu.global.f64 	%fd88, [%rd8+16];
	abs.f64 	%fd89, %fd88;
	setp.gtu.f64	%p21, %fd89, 0d7FF0000000000000;
	selp.f64	%fd21, 0d0000000000000000, %fd88, %p21;
	mov.f64 	%fd152, 0d0000000000000000;
	@%p3 bra 	BB0_25;

	ld.global.f64 	%fd22, [%rd4];
	abs.f64 	%fd91, %fd22;
	setp.gtu.f64	%p23, %fd91, 0d7FF0000000000000;
	@%p23 bra 	BB0_25;

	mov.f64 	%fd152, %fd22;

BB0_25:
	setp.neu.f64	%p24, %fd21, %fd152;
	@%p24 bra 	BB0_27;

	ldu.global.f64 	%fd92, [%rd7+16];
	abs.f64 	%fd93, %fd92;
	setp.gtu.f64	%p25, %fd93, 0d7FF0000000000000;
	selp.f64	%fd94, 0d0000000000000000, %fd92, %p25;
	add.f64 	%fd151, %fd151, %fd94;

BB0_27:
	ldu.global.f64 	%fd96, [%rd8+24];
	abs.f64 	%fd97, %fd96;
	setp.gtu.f64	%p26, %fd97, 0d7FF0000000000000;
	selp.f64	%fd26, 0d0000000000000000, %fd96, %p26;
	mov.f64 	%fd154, 0d0000000000000000;
	@%p3 bra 	BB0_30;

	ld.global.f64 	%fd27, [%rd4];
	abs.f64 	%fd99, %fd27;
	setp.gtu.f64	%p28, %fd99, 0d7FF0000000000000;
	@%p28 bra 	BB0_30;

	mov.f64 	%fd154, %fd27;

BB0_30:
	setp.neu.f64	%p29, %fd26, %fd154;
	@%p29 bra 	BB0_32;

	ldu.global.f64 	%fd100, [%rd7+24];
	abs.f64 	%fd101, %fd100;
	setp.gtu.f64	%p30, %fd101, 0d7FF0000000000000;
	selp.f64	%fd102, 0d0000000000000000, %fd100, %p30;
	add.f64 	%fd151, %fd151, %fd102;

BB0_32:
	ldu.global.f64 	%fd104, [%rd8+32];
	abs.f64 	%fd105, %fd104;
	setp.gtu.f64	%p31, %fd105, 0d7FF0000000000000;
	selp.f64	%fd31, 0d0000000000000000, %fd104, %p31;
	mov.f64 	%fd156, 0d0000000000000000;
	@%p3 bra 	BB0_35;

	ld.global.f64 	%fd32, [%rd4];
	abs.f64 	%fd107, %fd32;
	setp.gtu.f64	%p33, %fd107, 0d7FF0000000000000;
	@%p33 bra 	BB0_35;

	mov.f64 	%fd156, %fd32;

BB0_35:
	setp.neu.f64	%p34, %fd31, %fd156;
	@%p34 bra 	BB0_37;

	ldu.global.f64 	%fd108, [%rd7+32];
	abs.f64 	%fd109, %fd108;
	setp.gtu.f64	%p35, %fd109, 0d7FF0000000000000;
	selp.f64	%fd110, 0d0000000000000000, %fd108, %p35;
	add.f64 	%fd151, %fd151, %fd110;

BB0_37:
	add.f64 	%fd36, %fd10, 0d0000000000000000;
	add.f64 	%fd37, %fd151, 0d0000000000000000;
	cvt.u32.u64	%r8, %rd1;
	mov.f64 	%fd158, 0d3FF0D53D5230DA40;
	setp.gt.s32	%p36, %r8, 3;
	@%p36 bra 	BB0_39;

	add.s64 	%rd16, %rd6, %rd12;
	ld.global.f64 	%fd112, [%rd16];
	abs.f64 	%fd113, %fd112;
	setp.gtu.f64	%p37, %fd113, 0d7FF0000000000000;
	mul.f64 	%fd114, %fd112, 0d3FF4ADD170AAF192;
	mul.f64 	%fd115, %fd114, 0d3FEA0C6615C30F9E;
	selp.f64	%fd158, 0d3FF0D53D5230DA40, %fd115, %p37;

BB0_39:
	setp.gt.f64	%p38, %fd37, 0d0000000000000000;
	setp.lt.f64	%p39, %fd158, 0d0000000000000000;
	and.pred  	%p40, %p39, %p38;
	@%p40 bra 	BB0_41;

	setp.lt.f64	%p41, %fd37, 0d0000000000000000;
	setp.gt.f64	%p42, %fd158, 0d0000000000000000;
	and.pred  	%p43, %p41, %p42;
	@!%p43 bra 	BB0_50;
	bra.uni 	BB0_41;

BB0_41:
	neg.f64 	%fd40, %fd37;
	setp.eq.f64	%p44, %fd158, %fd40;
	mov.f64 	%fd159, 0d0000000000000000;
	@%p44 bra 	BB0_51;

	setp.eq.f64	%p45, %fd158, 0d0000000000000000;
	setp.eq.f64	%p46, %fd37, 0d8000000000000000;
	or.pred  	%p47, %p45, %p46;
	@%p47 bra 	BB0_50;

	add.f64 	%fd117, %fd37, %fd158;
	abs.f64 	%fd41, %fd117;
	abs.f64 	%fd118, %fd41;
	setp.geu.f64	%p48, %fd118, 0d7FF0000000000000;
	@%p48 bra 	BB0_50;

	abs.f64 	%fd42, %fd158;
	mul.f64 	%fd119, %fd42, 0d3D30000000000000;
	setp.gt.f64	%p49, %fd41, %fd119;
	@%p49 bra 	BB0_50;

	abs.f64 	%fd43, %fd40;
	mul.f64 	%fd120, %fd43, 0d3D30000000000000;
	setp.gt.f64	%p50, %fd41, %fd120;
	@%p50 bra 	BB0_50;

	setp.gtu.f64	%p51, %fd41, 0d433FFFFFFFFFFFFF;
	@%p51 bra 	BB0_64;

	cvt.rzi.s64.f64	%rd17, %fd41;
	setp.gt.s64	%p52, %rd17, 9007199254740991;
	cvt.rn.f64.s64	%fd121, %rd17;
	setp.ne.f64	%p53, %fd121, %fd41;
	or.pred  	%p54, %p52, %p53;
	setp.gtu.f64	%p55, %fd42, 0d433FFFFFFFFFFFFF;
	or.pred  	%p56, %p54, %p55;
	@%p56 bra 	BB0_64;

	cvt.rzi.s64.f64	%rd18, %fd42;
	setp.gt.s64	%p57, %rd18, 9007199254740991;
	cvt.rn.f64.s64	%fd122, %rd18;
	setp.ne.f64	%p58, %fd122, %fd42;
	or.pred  	%p59, %p57, %p58;
	setp.gtu.f64	%p60, %fd43, 0d433FFFFFFFFFFFFF;
	or.pred  	%p61, %p59, %p60;
	@%p61 bra 	BB0_64;
	bra.uni 	BB0_49;

BB0_64:
	mul.f64 	%fd128, %fd42, 0d3CF0000000000000;
	setp.geu.f64	%p69, %fd41, %fd128;
	mul.f64 	%fd129, %fd43, 0d3CF0000000000000;
	setp.geu.f64	%p70, %fd41, %fd129;
	or.pred  	%p71, %p69, %p70;
	@!%p71 bra 	BB0_51;
	bra.uni 	BB0_50;

BB0_49:
	cvt.rzi.s64.f64	%rd19, %fd43;
	setp.lt.s64	%p62, %rd19, 9007199254740992;
	cvt.rn.f64.s64	%fd124, %rd19;
	setp.equ.f64	%p63, %fd124, %fd43;
	and.pred  	%p64, %p62, %p63;
	mul.f64 	%fd125, %fd42, 0d3CF0000000000000;
	setp.geu.f64	%p65, %fd41, %fd125;
	or.pred  	%p66, %p64, %p65;
	mul.f64 	%fd126, %fd43, 0d3CF0000000000000;
	setp.geu.f64	%p67, %fd41, %fd126;
	or.pred  	%p68, %p67, %p66;
	@%p68 bra 	BB0_50;
	bra.uni 	BB0_51;

BB0_50:
	add.f64 	%fd159, %fd37, %fd158;

BB0_51:
	setp.gt.f64	%p72, %fd36, 0d0000000000000000;
	setp.lt.f64	%p73, %fd159, 0d0000000000000000;
	and.pred  	%p74, %p73, %p72;
	@%p74 bra 	BB0_53;

	setp.lt.f64	%p75, %fd36, 0d0000000000000000;
	setp.gt.f64	%p76, %fd159, 0d0000000000000000;
	and.pred  	%p77, %p75, %p76;
	@!%p77 bra 	BB0_62;
	bra.uni 	BB0_53;

BB0_53:
	neg.f64 	%fd46, %fd36;
	setp.eq.f64	%p78, %fd159, %fd46;
	mov.f64 	%fd160, 0d0000000000000000;
	@%p78 bra 	BB0_63;

	setp.eq.f64	%p79, %fd159, 0d0000000000000000;
	setp.eq.f64	%p80, %fd36, 0d8000000000000000;
	or.pred  	%p81, %p79, %p80;
	@%p81 bra 	BB0_62;

	add.f64 	%fd131, %fd36, %fd159;
	abs.f64 	%fd47, %fd131;
	abs.f64 	%fd132, %fd47;
	setp.geu.f64	%p82, %fd132, 0d7FF0000000000000;
	@%p82 bra 	BB0_62;

	abs.f64 	%fd48, %fd159;
	mul.f64 	%fd133, %fd48, 0d3D30000000000000;
	setp.gt.f64	%p83, %fd47, %fd133;
	@%p83 bra 	BB0_62;

	abs.f64 	%fd49, %fd46;
	mul.f64 	%fd134, %fd49, 0d3D30000000000000;
	setp.gt.f64	%p84, %fd47, %fd134;
	@%p84 bra 	BB0_62;

	setp.gtu.f64	%p85, %fd47, 0d433FFFFFFFFFFFFF;
	@%p85 bra 	BB0_65;

	cvt.rzi.s64.f64	%rd20, %fd47;
	setp.gt.s64	%p86, %rd20, 9007199254740991;
	cvt.rn.f64.s64	%fd135, %rd20;
	setp.ne.f64	%p87, %fd135, %fd47;
	or.pred  	%p88, %p86, %p87;
	setp.gtu.f64	%p89, %fd48, 0d433FFFFFFFFFFFFF;
	or.pred  	%p90, %p88, %p89;
	@%p90 bra 	BB0_65;

	cvt.rzi.s64.f64	%rd21, %fd48;
	setp.gt.s64	%p91, %rd21, 9007199254740991;
	cvt.rn.f64.s64	%fd136, %rd21;
	setp.ne.f64	%p92, %fd136, %fd48;
	or.pred  	%p93, %p91, %p92;
	setp.gtu.f64	%p94, %fd49, 0d433FFFFFFFFFFFFF;
	or.pred  	%p95, %p93, %p94;
	@%p95 bra 	BB0_65;
	bra.uni 	BB0_61;

BB0_65:
	mul.f64 	%fd142, %fd48, 0d3CF0000000000000;
	setp.geu.f64	%p103, %fd47, %fd142;
	mul.f64 	%fd143, %fd49, 0d3CF0000000000000;
	setp.geu.f64	%p104, %fd47, %fd143;
	or.pred  	%p105, %p103, %p104;
	@!%p105 bra 	BB0_63;
	bra.uni 	BB0_62;

BB0_61:
	cvt.rzi.s64.f64	%rd22, %fd49;
	setp.lt.s64	%p96, %rd22, 9007199254740992;
	cvt.rn.f64.s64	%fd138, %rd22;
	setp.equ.f64	%p97, %fd138, %fd49;
	and.pred  	%p98, %p96, %p97;
	mul.f64 	%fd139, %fd48, 0d3CF0000000000000;
	setp.geu.f64	%p99, %fd47, %fd139;
	or.pred  	%p100, %p98, %p99;
	mul.f64 	%fd140, %fd49, 0d3CF0000000000000;
	setp.geu.f64	%p101, %fd47, %fd140;
	or.pred  	%p102, %p101, %p100;
	@%p102 bra 	BB0_62;
	bra.uni 	BB0_63;

BB0_62:
	add.f64 	%fd160, %fd36, %fd159;

BB0_63:
	add.s64 	%rd24, %rd5, %rd12;
	st.global.f64 	[%rd24], %fd160;
	ret;
}


  