C:/Users/Javier/Documents/Universidad/1_semestre/DD1/LAB/P03/modelsim/tb_reg16b_ena_rst.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/Universidad/1_semestre/DD1/LAB/P03/modelsim/tb_reg16b_ena_rst.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity tb_reg16b_ena_rst
-- Compiling architecture test of tb_reg16b_ena_rst
-- Loading entity reg16b_ena_rst

} {} {}} C:/Users/Javier/Documents/Universidad/1_semestre/DD1/LAB/P03/hdl/reg16b_ena_rst.vhd {1 {vcom -work work -2002 -explicit -stats=none C:/Users/Javier/Documents/Universidad/1_semestre/DD1/LAB/P03/hdl/reg16b_ena_rst.vhd
Model Technology ModelSim ALTERA vcom 10.4d Compiler 2015.12 Dec 30 2015
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling entity reg16b_ena_rst
-- Compiling architecture rtl of reg16b_ena_rst

} {} {}}
