--- Simulation Parameters ---
Scheduling Policy Level: 0
Input File: ./tests/4_Policy_Implemented_Correctly/4_1_1_CLOSED_PAGE_POLICY/test_case_2.txt
Output File: dram.txt
-----------------------------
[1] Enqueued: 0 1 [0 0 0 0]
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 2, state 0 
ACT0	BG:0 BA:0
[2] Enqueued: 0 1 [1 1 1 1]
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 4, state 2 
ACT1	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 6, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 8, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 10, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 12, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 14, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 16, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 18, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 20, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 22, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 24, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 26, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 28, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 30, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 32, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 34, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 36, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 38, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 40, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 42, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 44, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 46, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 48, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 50, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 52, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 54, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 56, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 58, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 60, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 62, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 64, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 66, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 68, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 70, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 72, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 74, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 76, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 78, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 80, state 5 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 82, state 6 
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 84, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 86, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 88, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 90, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 92, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 94, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 96, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 98, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 100, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 102, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 104, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 106, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 108, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 110, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 112, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 114, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 116, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 118, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 120, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 122, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 124, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 126, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 128, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 130, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 132, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 134, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 136, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 138, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 140, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 142, state 10 
PRE	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 144, state 8 
BUFFER_WR	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 146, state 8 
BUFFER_WR	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 148, state 8 
BUFFER_WR	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 150, state 8 
BUFFER_WR	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 152, state 8 
BUFFER_WR	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 154, state 8 
BUFFER_WR	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 156, state 8 
BUFFER_WR	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 158, state 8 
BUFFER_WR	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 160, state 9 
BURST	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 162, state 9 
BURST	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 164, state 9 
BURST	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 166, state 9 
BURST	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 168, state 9 
BURST	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 170, state 9 
BURST	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 172, state 9 
BURST	BG:0 BA:0
queue (size = 2): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
CORE: 0, OPERATION: 1
BG: 0, BA: 0
ROW: 0000, COLH: 00, COLL: 0
|   
V   
NULL

cycle 174, state 9 
BURST	BG:0 BA:0
[174] Dequeued: 0 1 [0 0 0 0]
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 176, state 0 
ACT0	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 178, state 2 
ACT1	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 180, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 182, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 184, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 186, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 188, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 190, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 192, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 194, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 196, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 198, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 200, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 202, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 204, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 206, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 208, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 210, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 212, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 214, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 216, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 218, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 220, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 222, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 224, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 226, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 228, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 230, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 232, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 234, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 236, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 238, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 240, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 242, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 244, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 246, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 248, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 250, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 252, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 254, state 5 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 256, state 6 
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 258, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 260, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 262, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 264, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 266, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 268, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 270, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 272, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 274, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 276, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 278, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 280, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 282, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 284, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 286, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 288, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 290, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 292, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 294, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 296, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 298, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 300, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 302, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 304, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 306, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 308, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 310, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 312, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 314, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 316, state 10 
PRE	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 318, state 8 
BUFFER_WR	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 320, state 8 
BUFFER_WR	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 322, state 8 
BUFFER_WR	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 324, state 8 
BUFFER_WR	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 326, state 8 
BUFFER_WR	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 328, state 8 
BUFFER_WR	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 330, state 8 
BUFFER_WR	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 332, state 8 
BUFFER_WR	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 334, state 9 
BURST	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 336, state 9 
BURST	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 338, state 9 
BURST	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 340, state 9 
BURST	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 342, state 9 
BURST	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 344, state 9 
BURST	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 346, state 9 
BURST	BG:1 BA:1
queue (size = 1): 
CORE: 0, OPERATION: 1
BG: 1, BA: 1
ROW: 0001, COLH: 00, COLL: 1
|   
V   
NULL

cycle 348, state 9 
BURST	BG:1 BA:1
[348] Dequeued: 0 1 [1 1 1 1]
END OF SIMULATION
Total Clock Cycles: 348
Program Execution Time: 0.000731 seconds
