Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto c9320e5a231e4d5db0fa77860acf12eb --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip -L xpm --snapshot IODELAY_BLK_TB_behav xil_defaultlib.IODELAY_BLK_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_arith
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture behavioral of entity xil_defaultlib.DD_CTRL [dd_ctrl_default]
Compiling architecture iodelay_blk_dd_ctrl_0_0_arch of entity xil_defaultlib.IODELAY_BLK_DD_CTRL_0_0 [iodelay_blk_dd_ctrl_0_0_default]
Compiling architecture idelaye2_v of entity unisim.IDELAYE2 [\IDELAYE2(delay_src="DATAIN",hig...]
Compiling architecture behavioral of entity xil_defaultlib.IDELAY_WRAPPER [idelay_wrapper_default]
Compiling architecture iodelay_blk_idelay_wrapper_0_0_arch of entity xil_defaultlib.IODELAY_BLK_IDELAY_WRAPPER_0_0 [iodelay_blk_idelay_wrapper_0_0_d...]
Compiling architecture iodelay_blk_idelay_wrapper_0_1_arch of entity xil_defaultlib.IODELAY_BLK_IDELAY_WRAPPER_0_1 [iodelay_blk_idelay_wrapper_0_1_d...]
Compiling architecture iodelay_blk_idelay_wrapper_1_0_arch of entity xil_defaultlib.IODELAY_BLK_IDELAY_WRAPPER_1_0 [iodelay_blk_idelay_wrapper_1_0_d...]
Compiling architecture iodelay_blk_idelay_wrapper_2_0_arch of entity xil_defaultlib.IODELAY_BLK_IDELAY_WRAPPER_2_0 [iodelay_blk_idelay_wrapper_2_0_d...]
Compiling architecture iodelay_blk_idelay_wrapper_0_2_arch of entity xil_defaultlib.IODELAY_BLK_IDELAY_WRAPPER_0_2 [iodelay_blk_idelay_wrapper_0_2_d...]
Compiling architecture iodelay_blk_idelay_wrapper_1_1_arch of entity xil_defaultlib.IODELAY_BLK_IDELAY_WRAPPER_1_1 [iodelay_blk_idelay_wrapper_1_1_d...]
Compiling architecture iodelay_blk_idelay_wrapper_2_1_arch of entity xil_defaultlib.IODELAY_BLK_IDELAY_WRAPPER_2_1 [iodelay_blk_idelay_wrapper_2_1_d...]
Compiling architecture iodelay_blk_idelay_wrapper_3_0_arch of entity xil_defaultlib.IODELAY_BLK_IDELAY_WRAPPER_3_0 [iodelay_blk_idelay_wrapper_3_0_d...]
Compiling architecture structure of entity xil_defaultlib.IODELAY_BLK [iodelay_blk_default]
Compiling architecture structure of entity xil_defaultlib.IODELAY_BLK_wrapper [iodelay_blk_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.iodelay_blk_tb
Built simulation snapshot IODELAY_BLK_TB_behav
