Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Oct 25 14:10:21 2017
| Host         : pc-b043a-16 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file lab1_6_1_control_sets_placed.rpt
| Design       : lab1_6_1
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     5 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              39 |           12 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+----------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |      Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------------+---------------+----------------------------+------------------+----------------+
|                      |               | bcd7seg/seg_reg[1]_i_2_n_0 |                1 |              1 |
|                      |               | bcd7seg/seg_reg[2]_i_2_n_0 |                1 |              2 |
|  reloj/inst/clk_out1 |               |                            |                1 |              2 |
|                      |               | bcd7seg/seg_reg[0]_i_2_n_0 |                2 |              4 |
|  reloj/inst/clk_out1 |               | bcd7seg/counter[0]_i_1_n_0 |                8 |             32 |
+----------------------+---------------+----------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 2      |                     2 |
| 4      |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


