$date
	Sat Oct 22 18:48:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#226149
b101 !
1"
#226150
b101 &
b101 %
1$
#226151
0"
#226154
b10000 &
b10000 %
#226158
b1000 &
b1000 %
#226162
b100 &
b100 %
#226166
b10 &
b10 %
#226170
b1 &
b1 %
1#
#226174
b0 &
0#
b0 %
0$
#1208838
b1100 &
b1100 %
1$
b1100 !
1"
#1208839
0"
#1208842
b110 &
b110 %
#1208846
b11 &
b11 %
#1208850
b1010 &
b1010 %
#1208854
b101 &
b101 %
#1208858
b10000 &
b10000 %
#1208862
b1000 &
b1000 %
#1208866
b100 &
b100 %
#1208870
b10 &
b10 %
#1208874
b1 &
b1 %
1#
#1208878
b0 &
0#
b0 %
0$
#2176469
b11100 !
1"
#2176470
b11100 &
b11100 %
1$
#2176471
0"
#2176474
b1110 &
b1110 %
#2176478
b111 &
b111 %
#2176482
b10110 &
b10110 %
#2176486
b1011 &
b1011 %
#2176490
b100010 &
b100010 %
#2176494
b10001 &
b10001 %
#2176498
b110100 &
b110100 %
#2176502
b11010 &
b11010 %
#2176506
b1101 &
b1101 %
#2176510
b101000 &
b101000 %
#2176514
b10100 &
b10100 %
#2176518
b1010 &
b1010 %
#2176522
b101 &
b101 %
#2176526
b10000 &
b10000 %
#2176530
b1000 &
b1000 %
#2176534
b100 &
b100 %
#2176538
b10 &
b10 %
#2176542
b1 &
1#
b1 %
#2176546
b0 &
b0 %
0#
0$
#4500012
