

================================================================
== Vitis HLS Report for 'compute_1_Pipeline_VITIS_LOOP_75_12_VITIS_LOOP_77_13'
================================================================
* Date:           Sun Feb  5 16:53:58 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  60.00 ns|  43.660 ns|    16.20 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |      313|      313|  18.780 us|  18.780 us|  313|  313|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_75_12_VITIS_LOOP_77_13  |      311|      311|        18|         15|          1|    20|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|    11|        -|       -|    -|
|Expression           |        -|     -|        0|   18861|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    11|        0|     814|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     403|    -|
|Register             |        -|     -|     1781|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    22|     1781|   20078|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       4|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       2|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP| FF| LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |dmul_64ns_64ns_64_1_max_dsp_1_U801   |dmul_64ns_64ns_64_1_max_dsp_1   |        0|   8|  0|  106|    0|
    |dsub_64ns_64ns_64_1_full_dsp_1_U800  |dsub_64ns_64ns_64_1_full_dsp_1  |        0|   3|  0|  708|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+
    |Total                                |                                |        0|  11|  0|  814|    0|
    +-------------------------------------+--------------------------------+---------+----+---+-----+-----+

    * DSP: 
    +------------------------------------+-------------------------------+----------------+
    |              Instance              |             Module            |   Expression   |
    +------------------------------------+-------------------------------+----------------+
    |am_addmul_9ns_8ns_11ns_21_4_1_U802  |am_addmul_9ns_8ns_11ns_21_4_1  |  (i0 + i1) * i2|
    |mul_mul_12ns_13ns_25_4_1_U803       |mul_mul_12ns_13ns_25_4_1       |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U804       |mul_mul_12ns_13ns_25_4_1       |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U807       |mul_mul_12ns_13ns_25_4_1       |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U808       |mul_mul_12ns_13ns_25_4_1       |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U809       |mul_mul_12ns_13ns_25_4_1       |         i0 * i1|
    |mul_mul_12ns_13ns_25_4_1_U812       |mul_mul_12ns_13ns_25_4_1       |         i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U805        |mul_mul_9ns_10ns_19_4_1        |         i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U806        |mul_mul_9ns_10ns_19_4_1        |         i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U810        |mul_mul_9ns_10ns_19_4_1        |         i0 * i1|
    |mul_mul_9ns_10ns_19_4_1_U811        |mul_mul_9ns_10ns_19_4_1        |         i0 * i1|
    +------------------------------------+-------------------------------+----------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+------+------------+------------+
    |       Variable Name       | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+------+------------+------------+
    |add_ln75_1_fu_455_p2       |         +|   0|  0|    19|          12|          11|
    |add_ln75_2_fu_627_p2       |         +|   0|  0|    19|          12|          11|
    |add_ln75_3_fu_307_p2       |         +|   0|  0|    12|           5|           1|
    |add_ln75_fu_316_p2         |         +|   0|  0|    10|           3|           1|
    |add_ln77_fu_1606_p2        |         +|   0|  0|    10|           3|           1|
    |add_ln79_10_fu_725_p2      |         +|   0|  0|    17|          12|          11|
    |add_ln79_1_fu_1345_p2      |         +|   0|  0|    19|           8|           6|
    |add_ln79_3_fu_372_p2       |         +|   0|  0|    16|           9|           9|
    |add_ln79_4_fu_485_p2       |         +|   0|  0|    19|          12|          12|
    |add_ln79_5_fu_537_p2       |         +|   0|  0|    18|           9|           9|
    |add_ln79_6_fu_600_p2       |         +|   0|  0|    18|           9|           9|
    |add_ln79_7_fu_716_p2       |         +|   0|  0|    19|          12|          12|
    |add_ln79_8_fu_731_p2       |         +|   0|  0|    17|          12|          12|
    |add_ln79_9_fu_721_p2       |         +|   0|  0|    19|          12|          12|
    |add_ln79_fu_1409_p2        |         +|   0|  0|    19|           8|           6|
    |add_ln80_1_fu_504_p2       |         +|   0|  0|    19|          12|          12|
    |add_ln80_3_fu_854_p2       |         +|   0|  0|    17|          12|          11|
    |add_ln80_4_fu_860_p2       |         +|   0|  0|    17|          12|          12|
    |add_ln80_fu_495_p2         |         +|   0|  0|    15|           8|           4|
    |add_ln81_1_fu_747_p2       |         +|   0|  0|    15|           8|           5|
    |add_ln81_2_fu_756_p2       |         +|   0|  0|    19|          12|          12|
    |add_ln81_3_fu_1122_p2      |         +|   0|  0|    19|          12|          12|
    |add_ln81_4_fu_1127_p2      |         +|   0|  0|    17|          12|          11|
    |add_ln81_5_fu_1133_p2      |         +|   0|  0|    17|          12|          12|
    |add_ln81_6_fu_1034_p2      |         +|   0|  0|    19|           8|           8|
    |add_ln81_fu_991_p2         |         +|   0|  0|    19|           8|           8|
    |add_ln83_1_fu_1250_p2      |         +|   0|  0|    17|          12|          11|
    |add_ln83_2_fu_1256_p2      |         +|   0|  0|    17|          12|          12|
    |add_ln83_fu_761_p2         |         +|   0|  0|    19|          12|          12|
    |add_ln84_1_fu_1316_p2      |         +|   0|  0|    19|          12|          12|
    |add_ln84_2_fu_1321_p2      |         +|   0|  0|    17|          12|          11|
    |add_ln84_3_fu_1327_p2      |         +|   0|  0|    17|          12|          12|
    |add_ln84_fu_766_p2         |         +|   0|  0|    19|          12|          12|
    |add_ln85_1_fu_771_p2       |         +|   0|  0|    19|          12|          12|
    |add_ln85_2_fu_1580_p2      |         +|   0|  0|    19|          12|          12|
    |add_ln85_3_fu_1585_p2      |         +|   0|  0|    17|          12|          11|
    |add_ln85_4_fu_1591_p2      |         +|   0|  0|    17|          12|          12|
    |add_ln85_5_fu_1473_p2      |         +|   0|  0|    19|           8|           8|
    |add_ln85_fu_1403_p2        |         +|   0|  0|    19|           8|           8|
    |empty_1877_fu_524_p2       |         +|   0|  0|    16|           9|           9|
    |empty_1878_fu_962_p2       |         +|   0|  0|    16|           9|           9|
    |p_cast832_fu_956_p2        |         +|   0|  0|    19|           8|           6|
    |p_cast832_mid1_fu_1004_p2  |         +|   0|  0|    19|           8|           6|
    |p_mid166_fu_617_p2         |         +|   0|  0|    16|           9|           9|
    |p_mid170_fu_1148_p2        |         +|   0|  0|    16|           9|           9|
    |sub_ln79_1_fu_594_p2       |         -|   0|  0|    16|           9|           9|
    |sub_ln79_2_fu_475_p2       |         -|   0|  0|    15|           8|           8|
    |sub_ln79_3_fu_710_p2       |         -|   0|  0|    19|          12|          12|
    |sub_ln79_4_fu_442_p2       |         -|   0|  0|    19|          12|          12|
    |sub_ln79_fu_414_p2         |         -|   0|  0|    19|          12|          12|
    |sub_ln80_fu_848_p2         |         -|   0|  0|    19|          12|          12|
    |sub_ln81_1_fu_1116_p2      |         -|   0|  0|    19|          12|          12|
    |sub_ln81_2_fu_1028_p2      |         -|   0|  0|    15|           8|           8|
    |sub_ln81_fu_985_p2         |         -|   0|  0|    15|           8|           8|
    |sub_ln83_fu_1244_p2        |         -|   0|  0|    19|          12|          12|
    |sub_ln84_fu_1310_p2        |         -|   0|  0|    19|          12|          12|
    |sub_ln85_1_fu_1574_p2      |         -|   0|  0|    19|          12|          12|
    |sub_ln85_2_fu_1467_p2      |         -|   0|  0|    15|           8|           8|
    |sub_ln85_fu_1397_p2        |         -|   0|  0|    15|           8|           8|
    |icmp_ln75_fu_301_p2        |      icmp|   0|  0|     9|           5|           5|
    |icmp_ln77_fu_322_p2        |      icmp|   0|  0|     9|           3|           4|
    |grp_fu_270_p2              |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln81_1_fu_1063_p2     |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln81_fu_1157_p2       |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln85_1_fu_1664_p2     |      lshr|   0|  0|  1865|         448|         448|
    |lshr_ln85_fu_1620_p2       |      lshr|   0|  0|  1865|         448|         448|
    |select_ln75_1_fu_336_p3    |    select|   0|  0|     3|           1|           3|
    |select_ln75_2_fu_448_p3    |    select|   0|  0|    12|           1|          12|
    |select_ln75_3_fu_921_p3    |    select|   0|  0|     4|           1|           4|
    |select_ln75_4_fu_1040_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln75_5_fu_1423_p3   |    select|   0|  0|     4|           1|           4|
    |select_ln75_6_fu_1639_p3   |    select|   0|  0|     8|           1|           8|
    |select_ln75_fu_328_p3      |    select|   0|  0|     3|           1|           1|
    |shl_ln79_2_fu_741_p2       |       shl|   0|  0|   165|           8|          56|
    |shl_ln79_3_fu_803_p2       |       shl|   0|  0|  1865|         448|         448|
    |shl_ln80_fu_869_p2         |       shl|   0|  0|   165|           8|          56|
    |shl_ln81_1_fu_1197_p2      |       shl|   0|  0|  1865|         448|         448|
    |shl_ln81_fu_1142_p2        |       shl|   0|  0|   165|           8|          56|
    |shl_ln83_fu_1265_p2        |       shl|   0|  0|   165|           8|          56|
    |shl_ln84_1_fu_1526_p2      |       shl|   0|  0|  1865|         448|         448|
    |shl_ln84_fu_1336_p2        |       shl|   0|  0|   165|           8|          56|
    |shl_ln85_1_fu_1710_p2      |       shl|   0|  0|  1865|         448|         448|
    |shl_ln85_fu_1600_p2        |       shl|   0|  0|   165|           8|          56|
    |ap_enable_pp0              |       xor|   0|  0|     2|           1|           2|
    +---------------------------+----------+----+---+------+------------+------------+
    |Total                      |          |   0|  0| 18861|        4695|        4987|
    +---------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                               |  65|         16|    1|         16|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_170                  |   9|          2|    3|          6|
    |ap_sig_allocacmp_indvar_flatten72_load  |   9|          2|    5|         10|
    |ap_sig_allocacmp_j_load                 |   9|          2|    3|          6|
    |epnp_address0                           |  49|          9|    8|         72|
    |epnp_address1                           |  37|          7|    8|         56|
    |epnp_d0                                 |  20|          4|  448|       1792|
    |epnp_d1                                 |  14|          3|  448|       1344|
    |epnp_we0                                |  20|          4|   56|        224|
    |epnp_we1                                |  20|          4|   56|        224|
    |grp_fu_262_p0                           |  14|          3|   64|        192|
    |grp_fu_262_p1                           |  14|          3|   64|        192|
    |grp_fu_266_p0                           |  26|          5|   64|        320|
    |grp_fu_266_p1                           |  20|          4|   64|        256|
    |grp_fu_270_p1                           |  14|          3|  448|       1344|
    |i_fu_164                                |   9|          2|    3|          6|
    |indvar_flatten72_fu_168                 |   9|          2|    5|         10|
    |j_fu_160                                |   9|          2|    3|          6|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 403|         85| 1755|       6084|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |add_ln75_1_reg_1896               |    6|   0|   12|          6|
    |add_ln75_reg_1849                 |    3|   0|    3|          0|
    |add_ln79_3_reg_1885               |    6|   0|    9|          3|
    |add_ln79_4_reg_1914               |    9|   0|   12|          3|
    |add_ln79_6_reg_1961               |    6|   0|    9|          3|
    |add_ln79_7_reg_1998               |    9|   0|   12|          3|
    |add_ln79_9_reg_2003               |    9|   0|   12|          3|
    |add_ln81_2_reg_2017               |    9|   0|   12|          3|
    |add_ln81_3_reg_2120               |    9|   0|   12|          3|
    |add_ln83_reg_2023                 |    9|   0|   12|          3|
    |add_ln84_1_reg_2151               |    9|   0|   12|          3|
    |add_ln84_reg_2028                 |    9|   0|   12|          3|
    |add_ln85_1_reg_2034               |    9|   0|   12|          3|
    |add_ln85_2_reg_2196               |    9|   0|   12|          3|
    |add_ln85_5_reg_2181               |    5|   0|    8|          3|
    |add_ln85_reg_2171                 |    5|   0|    8|          3|
    |ap_CS_fsm                         |   15|   0|   15|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |epnp_addr_92_reg_1955             |    5|   0|    8|          3|
    |epnp_load_76_reg_2110             |  448|   0|  448|          0|
    |i_170_reg_1838                    |    3|   0|    3|          0|
    |i_fu_164                          |    3|   0|    3|          0|
    |icmp_ln75_reg_1845                |    1|   0|    1|          0|
    |icmp_ln77_reg_1856                |    1|   0|    1|          0|
    |icmp_ln77_reg_1856_pp0_iter1_reg  |    1|   0|    1|          0|
    |indvar_flatten72_fu_168           |    5|   0|    5|          0|
    |j_fu_160                          |    3|   0|    3|          0|
    |mul_reg_1988                      |   64|   0|   64|          0|
    |p_cast260_mid1_reg_1971           |    3|   0|    9|          6|
    |p_cast260_reg_1945                |    3|   0|    9|          6|
    |p_mid164_reg_2105                 |    3|   0|    8|          5|
    |p_mid3_reg_1966                   |    3|   0|    7|          4|
    |reg_275                           |   64|   0|   64|          0|
    |select_ln75_2_reg_1890            |    6|   0|   12|          6|
    |select_ln75_5_reg_2176            |    4|   0|    4|          0|
    |select_ln75_reg_1865              |    3|   0|    3|          0|
    |sext_ln79_1_reg_1908              |    9|   0|   12|          3|
    |sext_ln80_reg_1924                |    9|   0|   12|          3|
    |shl_ln79_2_reg_2012               |   56|   0|   56|          0|
    |shl_ln79_reg_1880                 |    2|   0|    5|          3|
    |shl_ln80_reg_2045                 |   56|   0|   56|          0|
    |shl_ln81_reg_2125                 |   56|   0|   56|          0|
    |shl_ln84_1_reg_2186               |  448|   0|  448|          0|
    |shl_ln84_reg_2156                 |   56|   0|   56|          0|
    |shl_ln85_reg_2201                 |   56|   0|   56|          0|
    |sub_ln79_2_reg_1902               |    5|   0|    8|          3|
    |tmp_1251_reg_2055                 |    4|   0|    4|          0|
    |tmp_1252_reg_2166                 |    4|   0|    4|          0|
    |tmp_1256_reg_1993                 |    7|   0|    7|          0|
    |tmp_1257_reg_2040                 |    7|   0|    7|          0|
    |tmp_1258_reg_2115                 |    7|   0|    7|          0|
    |tmp_1259_reg_2135                 |    7|   0|    7|          0|
    |tmp_1260_reg_2146                 |    7|   0|    7|          0|
    |tmp_1261_reg_2191                 |    7|   0|    7|          0|
    |tmp_2106_reg_2060                 |    2|   0|    2|          0|
    |tmp_2107_reg_2065                 |    3|   0|    3|          0|
    |tmp_2110_reg_2075                 |    2|   0|    2|          0|
    |tmp_2111_reg_2080                 |    3|   0|    3|          0|
    |tmp_2124_reg_2140                 |    6|   0|    6|          0|
    |tmp_3307_cast_reg_2095            |    3|   0|    8|          5|
    |tmp_s_reg_1940                    |    3|   0|    7|          4|
    |trunc_ln79_reg_1875               |    2|   0|    2|          0|
    |trunc_ln85_1_reg_2211             |   64|   0|   64|          0|
    |trunc_ln85_reg_2206               |   64|   0|   64|          0|
    |zext_ln79_11_reg_1981             |   61|   0|  448|        387|
    |zext_ln79_mid2_v_reg_1870         |    3|   0|    8|          5|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             | 1781|   0| 2272|        491|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+---------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_75_12_VITIS_LOOP_77_13|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_75_12_VITIS_LOOP_77_13|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_75_12_VITIS_LOOP_77_13|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_75_12_VITIS_LOOP_77_13|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_75_12_VITIS_LOOP_77_13|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  compute.1_Pipeline_VITIS_LOOP_75_12_VITIS_LOOP_77_13|  return value|
|epnp_address0  |  out|    8|   ap_memory|                                                  epnp|         array|
|epnp_ce0       |  out|    1|   ap_memory|                                                  epnp|         array|
|epnp_we0       |  out|   56|   ap_memory|                                                  epnp|         array|
|epnp_d0        |  out|  448|   ap_memory|                                                  epnp|         array|
|epnp_q0        |   in|  448|   ap_memory|                                                  epnp|         array|
|epnp_address1  |  out|    8|   ap_memory|                                                  epnp|         array|
|epnp_ce1       |  out|    1|   ap_memory|                                                  epnp|         array|
|epnp_we1       |  out|   56|   ap_memory|                                                  epnp|         array|
|epnp_d1        |  out|  448|   ap_memory|                                                  epnp|         array|
|epnp_q1        |   in|  448|   ap_memory|                                                  epnp|         array|
|empty          |   in|   64|     ap_none|                                                 empty|        scalar|
+---------------+-----+-----+------------+------------------------------------------------------+--------------+

