
`timescale 1ns / 1ns

module test;


wire  cout_n, sum;

reg  a, b;



halfAdder top(cout_n, sum, a, b); 
 
