// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "06/02/2025 03:53:37"

// 
// Device: Altera EP2C35F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module top_BraRV32 (
	clk,
	reset_n,
	leds,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5,
	HEX6,
	HEX7);
input 	clk;
input 	reset_n;
output 	[7:0] leds;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;
output 	[6:0] HEX6;
output 	[6:0] HEX7;

// Design Ports Information
// leds[0]	=>  Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[1]	=>  Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[2]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[3]	=>  Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[4]	=>  Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[5]	=>  Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[6]	=>  Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// leds[7]	=>  Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[0]	=>  Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[1]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[2]	=>  Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[3]	=>  Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[4]	=>  Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[5]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX0[6]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[0]	=>  Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[2]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[3]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[4]	=>  Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[5]	=>  Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX1[6]	=>  Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[0]	=>  Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[1]	=>  Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[2]	=>  Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[3]	=>  Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[4]	=>  Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[5]	=>  Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX2[6]	=>  Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[0]	=>  Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[1]	=>  Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[2]	=>  Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[3]	=>  Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[4]	=>  Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[5]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX3[6]	=>  Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[0]	=>  Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[1]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[2]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[3]	=>  Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[4]	=>  Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[5]	=>  Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX4[6]	=>  Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[0]	=>  Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[1]	=>  Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[2]	=>  Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[3]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[4]	=>  Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[5]	=>  Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX5[6]	=>  Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[0]	=>  Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[1]	=>  Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[2]	=>  Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[3]	=>  Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[4]	=>  Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[5]	=>  Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX6[6]	=>  Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[0]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[1]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[2]	=>  Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[3]	=>  Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[4]	=>  Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[5]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// HEX7[6]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// clk	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// reset_n	=>  Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ;
wire \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~5 ;
wire \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ;
wire \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ;
wire \cpu|Add2~4_combout ;
wire \cpu|Add2~8_combout ;
wire \cpu|Add2~12_combout ;
wire \cpu|Add2~22_combout ;
wire \cpu|Add2~24_combout ;
wire \cpu|Add2~42_combout ;
wire \cpu|Add2~44_combout ;
wire \cpu|Add2~46_combout ;
wire \cpu|PCplus4[4]~4_combout ;
wire \cpu|PCplus4[5]~6_combout ;
wire \cpu|PCplus4[6]~8_combout ;
wire \cpu|PCplus4[7]~10_combout ;
wire \cpu|PCplus4[9]~14_combout ;
wire \cpu|aluPlus[8]~16_combout ;
wire \cpu|aluReg[0]~0_combout ;
wire \cpu|aluReg[1]~1_combout ;
wire \cpu|aluReg[2]~2_combout ;
wire \cpu|aluReg[3]~3_combout ;
wire \cpu|aluReg[4]~4_combout ;
wire \cpu|cycles[5]~39_combout ;
wire \cpu|aluReg[5]~5_combout ;
wire \cpu|aluReg[6]~6_combout ;
wire \cpu|PC[8]~7_combout ;
wire \cpu|aluReg[9]~8_combout ;
wire \cpu|Add4~2_combout ;
wire \cpu|Add4~6_combout ;
wire \cpu|aluPlus[10]~20_combout ;
wire \cpu|aluPlus[19]~38_combout ;
wire \cpu|aluPlus[21]~42_combout ;
wire \cpu|aluPlus[25]~50_combout ;
wire \cpu|aluPlus[26]~52_combout ;
wire \cpu|aluPlus[27]~54_combout ;
wire \cpu|aluPlus[28]~56_combout ;
wire \cpu|aluPlus[29]~59 ;
wire \cpu|aluPlus[30]~60_combout ;
wire \cpu|aluPlus[30]~61 ;
wire \cpu|aluPlus[31]~62_combout ;
wire \cpu|Add6~18_combout ;
wire \cpu|Add6~39 ;
wire \cpu|Add6~40_combout ;
wire \cpu|Add6~41 ;
wire \cpu|Add6~42_combout ;
wire \cpu|Add6~43 ;
wire \cpu|Add6~44_combout ;
wire \cpu|PCplus4[16]~28_combout ;
wire \cpu|PCplus4[21]~38_combout ;
wire \cpu|aluReg[10]~10_combout ;
wire \cpu|cycles[10]~49_combout ;
wire \cpu|cycles[21]~71_combout ;
wire \cpu|cycles[22]~73_combout ;
wire \cpu|cycles[24]~77_combout ;
wire \cpu|cycles[28]~85_combout ;
wire \cpu|aluReg[31]~11_combout ;
wire \cpu|aluReg[30]~13_combout ;
wire \cpu|aluReg[26]~19_combout ;
wire \cpu|PC[21]~16_combout ;
wire \cpu|PC[19]~12_combout ;
wire \cpu|PC[10]~11_combout ;
wire \cpu|aluReg[23]~30_combout ;
wire \cpu|aluReg[22]~28_combout ;
wire \pd|LessThan0~1_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[128]~57_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[127]~59_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[126]~61_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[125]~63_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[133]~64_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[132]~65_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[131]~67_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[130]~69_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[141]~16_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[136]~72_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[135]~75_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[140]~18_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[148]~19_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[147]~20_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[146]~21_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[142]~77_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[141]~78_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[140]~80_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[145]~24_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[153]~25_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[152]~26_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[151]~27_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[148]~82_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[147]~83_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[146]~84_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[145]~86_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[150]~30_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[153]~88_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[152]~89_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[151]~90_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[150]~92_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[143]~15_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[142]~16_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[141]~17_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[140]~18_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[148]~20_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[145]~24_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[150]~26_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[153]~28_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[151]~31_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[128]~56_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[127]~59_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[126]~60_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[131]~66_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[130]~69_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[138]~70_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[136]~72_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[135]~75_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[142]~77_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[141]~78_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[148]~82_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[147]~83_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[145]~87_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[153]~90_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[152]~91_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[151]~93_combout ;
wire \pd|digits_flat[30]~9_combout ;
wire \cpu|aluOut[0]~2_combout ;
wire \cpu|aluIn2[7]~26_combout ;
wire \cpu|writeBackData[1]~23_combout ;
wire \cpu|writeBackData[1]~24_combout ;
wire \cpu|writeBackData[1]~25_combout ;
wire \cpu|writeBackData[2]~28_combout ;
wire \cpu|writeBackData[2]~29_combout ;
wire \cpu|writeBackData[2]~30_combout ;
wire \cpu|writeBackData[2]~34_combout ;
wire \cpu|writeBackData[2]~35_combout ;
wire \cpu|writeBackData[3]~43_combout ;
wire \cpu|writeBackData[3]~44_combout ;
wire \cpu|writeBackData[3]~45_combout ;
wire \cpu|writeBackData[4]~48_combout ;
wire \cpu|writeBackData[4]~49_combout ;
wire \cpu|writeBackData[4]~50_combout ;
wire \cpu|PCplusImm~3_combout ;
wire \cpu|writeBackData[4]~51_combout ;
wire \cpu|writeBackData[4]~52_combout ;
wire \cpu|writeBackData[5]~58_combout ;
wire \cpu|writeBackData[5]~59_combout ;
wire \cpu|writeBackData[5]~60_combout ;
wire \cpu|PCplusImm~4_combout ;
wire \cpu|writeBackData[5]~61_combout ;
wire \cpu|writeBackData[5]~62_combout ;
wire \cpu|PCplusImm~5_combout ;
wire \cpu|writeBackData[6]~73_combout ;
wire \cpu|writeBackData[6]~74_combout ;
wire \cpu|writeBackData[6]~75_combout ;
wire \cpu|writeBackData~78_combout ;
wire \cpu|writeBackData~79_combout ;
wire \cpu|writeBackData~80_combout ;
wire \cpu|writeBackData[9]~90_combout ;
wire \cpu|writeBackData[9]~91_combout ;
wire \cpu|PCplusImm~7_combout ;
wire \cpu|writeBackData[9]~92_combout ;
wire \cpu|writeBackData[9]~93_combout ;
wire \cpu|writeBackData[8]~99_combout ;
wire \cpu|writeBackData[8]~100_combout ;
wire \cpu|writeBackData[8]~104_combout ;
wire \cpu|writeBackData[8]~105_combout ;
wire \cpu|writeBackData[8]~106_combout ;
wire \cpu|aluReg~36_combout ;
wire \cpu|registerFile[21][0]~regout ;
wire \cpu|registerFile[25][0]~regout ;
wire \cpu|registerFile[17][0]~regout ;
wire \cpu|Mux63~0_combout ;
wire \cpu|registerFile[29][0]~regout ;
wire \cpu|Mux63~1_combout ;
wire \cpu|registerFile[26][0]~regout ;
wire \cpu|registerFile[22][0]~regout ;
wire \cpu|registerFile[18][0]~regout ;
wire \cpu|Mux63~2_combout ;
wire \cpu|registerFile[30][0]~regout ;
wire \cpu|Mux63~3_combout ;
wire \cpu|registerFile[28][0]~regout ;
wire \cpu|registerFile[27][0]~regout ;
wire \cpu|registerFile[19][0]~regout ;
wire \cpu|Mux63~7_combout ;
wire \cpu|registerFile[14][0]~regout ;
wire \cpu|registerFile[13][0]~regout ;
wire \cpu|registerFile[12][0]~regout ;
wire \cpu|Mux63~17_combout ;
wire \cpu|registerFile[15][0]~regout ;
wire \cpu|Mux63~18_combout ;
wire \cpu|Mux31~0_combout ;
wire \cpu|Mux31~1_combout ;
wire \cpu|Mux31~2_combout ;
wire \cpu|Mux31~3_combout ;
wire \cpu|Mux31~4_combout ;
wire \cpu|Mux31~5_combout ;
wire \cpu|Mux31~6_combout ;
wire \cpu|Mux31~7_combout ;
wire \cpu|Mux31~8_combout ;
wire \cpu|Mux31~9_combout ;
wire \cpu|Mux31~17_combout ;
wire \cpu|Mux31~18_combout ;
wire \cpu|registerFile[21][31]~regout ;
wire \cpu|registerFile[25][31]~regout ;
wire \cpu|registerFile[17][31]~regout ;
wire \cpu|Mux0~0_combout ;
wire \cpu|registerFile[29][31]~regout ;
wire \cpu|Mux0~1_combout ;
wire \cpu|registerFile[26][31]~regout ;
wire \cpu|registerFile[22][31]~regout ;
wire \cpu|registerFile[18][31]~regout ;
wire \cpu|Mux0~2_combout ;
wire \cpu|registerFile[30][31]~regout ;
wire \cpu|Mux0~3_combout ;
wire \cpu|registerFile[28][31]~regout ;
wire \cpu|registerFile[31][31]~regout ;
wire \cpu|registerFile[5][31]~regout ;
wire \cpu|registerFile[4][31]~regout ;
wire \cpu|Mux0~10_combout ;
wire \cpu|registerFile[9][31]~regout ;
wire \cpu|Mux0~12_combout ;
wire \cpu|Mux0~13_combout ;
wire \cpu|registerFile[3][31]~regout ;
wire \cpu|registerFile[1][31]~regout ;
wire \cpu|Mux0~14_combout ;
wire \cpu|registerFile[2][31]~regout ;
wire \cpu|Mux0~15_combout ;
wire \cpu|Mux0~16_combout ;
wire \cpu|Mux0~17_combout ;
wire \cpu|Mux32~0_combout ;
wire \cpu|Mux32~1_combout ;
wire \cpu|Mux32~2_combout ;
wire \cpu|Mux32~3_combout ;
wire \cpu|Mux32~4_combout ;
wire \cpu|Mux32~5_combout ;
wire \cpu|Mux32~6_combout ;
wire \cpu|Mux32~7_combout ;
wire \cpu|Mux32~8_combout ;
wire \cpu|Mux32~9_combout ;
wire \cpu|Mux32~12_combout ;
wire \cpu|Mux32~13_combout ;
wire \cpu|Mux32~14_combout ;
wire \cpu|Mux32~15_combout ;
wire \cpu|Mux32~16_combout ;
wire \cpu|registerFile[21][30]~regout ;
wire \cpu|registerFile[24][30]~regout ;
wire \cpu|registerFile[20][30]~regout ;
wire \cpu|registerFile[16][30]~regout ;
wire \cpu|Mux33~4_combout ;
wire \cpu|registerFile[28][30]~regout ;
wire \cpu|Mux33~5_combout ;
wire \cpu|Mux33~7_combout ;
wire \cpu|Mux33~8_combout ;
wire \cpu|registerFile[5][30]~regout ;
wire \cpu|Mux33~10_combout ;
wire \cpu|Mux33~11_combout ;
wire \cpu|registerFile[10][30]~regout ;
wire \cpu|registerFile[8][30]~regout ;
wire \cpu|Mux33~12_combout ;
wire \cpu|Mux33~13_combout ;
wire \cpu|registerFile[13][30]~regout ;
wire \cpu|registerFile[12][30]~regout ;
wire \cpu|Mux33~17_combout ;
wire \cpu|Mux1~0_combout ;
wire \cpu|Mux1~1_combout ;
wire \cpu|Mux1~4_combout ;
wire \cpu|Mux1~5_combout ;
wire \cpu|Mux1~10_combout ;
wire \cpu|Mux1~17_combout ;
wire \cpu|Mux1~18_combout ;
wire \cpu|registerFile[22][29]~regout ;
wire \cpu|registerFile[26][29]~regout ;
wire \cpu|registerFile[18][29]~regout ;
wire \cpu|Mux34~2_combout ;
wire \cpu|registerFile[30][29]~regout ;
wire \cpu|Mux34~3_combout ;
wire \cpu|registerFile[20][29]~regout ;
wire \cpu|registerFile[24][29]~regout ;
wire \cpu|registerFile[16][29]~regout ;
wire \cpu|Mux34~4_combout ;
wire \cpu|registerFile[28][29]~regout ;
wire \cpu|Mux34~5_combout ;
wire \cpu|Mux34~6_combout ;
wire \cpu|registerFile[27][29]~regout ;
wire \cpu|Mux34~12_combout ;
wire \cpu|registerFile[3][29]~regout ;
wire \cpu|registerFile[2][29]~regout ;
wire \cpu|registerFile[15][29]~regout ;
wire \cpu|Mux2~0_combout ;
wire \cpu|Mux2~1_combout ;
wire \cpu|Mux2~2_combout ;
wire \cpu|Mux2~3_combout ;
wire \cpu|Mux2~4_combout ;
wire \cpu|Mux2~5_combout ;
wire \cpu|Mux2~6_combout ;
wire \cpu|Mux2~7_combout ;
wire \cpu|Mux2~8_combout ;
wire \cpu|Mux2~9_combout ;
wire \cpu|Mux2~14_combout ;
wire \cpu|Mux2~15_combout ;
wire \cpu|Mux2~17_combout ;
wire \cpu|Mux2~18_combout ;
wire \cpu|registerFile[21][28]~regout ;
wire \cpu|registerFile[25][28]~regout ;
wire \cpu|registerFile[17][28]~regout ;
wire \cpu|Mux35~0_combout ;
wire \cpu|registerFile[29][28]~regout ;
wire \cpu|Mux35~1_combout ;
wire \cpu|registerFile[26][28]~regout ;
wire \cpu|Mux35~2_combout ;
wire \cpu|Mux35~3_combout ;
wire \cpu|Mux35~4_combout ;
wire \cpu|Mux35~5_combout ;
wire \cpu|Mux35~6_combout ;
wire \cpu|registerFile[23][28]~regout ;
wire \cpu|registerFile[19][28]~regout ;
wire \cpu|Mux35~7_combout ;
wire \cpu|Mux35~8_combout ;
wire \cpu|Mux35~9_combout ;
wire \cpu|registerFile[6][28]~regout ;
wire \cpu|registerFile[5][28]~regout ;
wire \cpu|registerFile[4][28]~regout ;
wire \cpu|Mux35~10_combout ;
wire \cpu|registerFile[7][28]~regout ;
wire \cpu|Mux35~11_combout ;
wire \cpu|registerFile[9][28]~regout ;
wire \cpu|registerFile[10][28]~regout ;
wire \cpu|registerFile[8][28]~regout ;
wire \cpu|Mux35~12_combout ;
wire \cpu|registerFile[11][28]~regout ;
wire \cpu|Mux35~13_combout ;
wire \cpu|registerFile[3][28]~regout ;
wire \cpu|registerFile[1][28]~regout ;
wire \cpu|Mux35~14_combout ;
wire \cpu|registerFile[2][28]~regout ;
wire \cpu|Mux35~15_combout ;
wire \cpu|Mux35~16_combout ;
wire \cpu|registerFile[14][28]~regout ;
wire \cpu|registerFile[13][28]~regout ;
wire \cpu|registerFile[12][28]~regout ;
wire \cpu|Mux35~17_combout ;
wire \cpu|registerFile[15][28]~regout ;
wire \cpu|Mux35~18_combout ;
wire \cpu|Mux35~19_combout ;
wire \cpu|Mux35~20_combout ;
wire \cpu|Mux3~0_combout ;
wire \cpu|Mux3~1_combout ;
wire \cpu|Mux3~7_combout ;
wire \cpu|Mux3~10_combout ;
wire \cpu|Mux3~11_combout ;
wire \cpu|Mux3~12_combout ;
wire \cpu|Mux3~13_combout ;
wire \cpu|Mux3~14_combout ;
wire \cpu|Mux3~15_combout ;
wire \cpu|Mux3~16_combout ;
wire \cpu|Mux3~17_combout ;
wire \cpu|Mux3~18_combout ;
wire \cpu|Mux3~19_combout ;
wire \cpu|Mux36~0_combout ;
wire \cpu|Mux36~2_combout ;
wire \cpu|Mux36~3_combout ;
wire \cpu|registerFile[24][27]~regout ;
wire \cpu|Mux36~4_combout ;
wire \cpu|Mux36~5_combout ;
wire \cpu|Mux36~6_combout ;
wire \cpu|registerFile[27][27]~regout ;
wire \cpu|Mux4~7_combout ;
wire \cpu|Mux4~8_combout ;
wire \cpu|Mux4~14_combout ;
wire \cpu|Mux4~15_combout ;
wire \cpu|Mux4~17_combout ;
wire \cpu|Mux37~0_combout ;
wire \cpu|registerFile[26][26]~regout ;
wire \cpu|registerFile[18][26]~regout ;
wire \cpu|Mux37~2_combout ;
wire \cpu|Mux37~3_combout ;
wire \cpu|registerFile[20][26]~regout ;
wire \cpu|Mux37~4_combout ;
wire \cpu|Mux37~5_combout ;
wire \cpu|Mux37~6_combout ;
wire \cpu|registerFile[5][26]~regout ;
wire \cpu|Mux37~10_combout ;
wire \cpu|registerFile[10][26]~regout ;
wire \cpu|registerFile[8][26]~regout ;
wire \cpu|Mux37~12_combout ;
wire \cpu|Mux37~13_combout ;
wire \cpu|Mux37~14_combout ;
wire \cpu|Mux37~15_combout ;
wire \cpu|Mux37~16_combout ;
wire \cpu|Mux5~2_combout ;
wire \cpu|Mux5~10_combout ;
wire \cpu|Mux5~17_combout ;
wire \cpu|registerFile[25][25]~regout ;
wire \cpu|registerFile[21][25]~regout ;
wire \cpu|registerFile[17][25]~regout ;
wire \cpu|Mux38~0_combout ;
wire \cpu|registerFile[29][25]~regout ;
wire \cpu|Mux38~1_combout ;
wire \cpu|registerFile[26][25]~regout ;
wire \cpu|registerFile[18][25]~regout ;
wire \cpu|Mux38~2_combout ;
wire \cpu|registerFile[9][25]~regout ;
wire \cpu|registerFile[5][25]~regout ;
wire \cpu|registerFile[4][25]~regout ;
wire \cpu|Mux38~12_combout ;
wire \cpu|registerFile[3][25]~regout ;
wire \cpu|registerFile[1][25]~regout ;
wire \cpu|Mux38~14_combout ;
wire \cpu|registerFile[2][25]~regout ;
wire \cpu|Mux38~15_combout ;
wire \cpu|registerFile[13][25]~regout ;
wire \cpu|Mux38~17_combout ;
wire \cpu|Mux6~0_combout ;
wire \cpu|Mux6~1_combout ;
wire \cpu|Mux6~2_combout ;
wire \cpu|Mux6~3_combout ;
wire \cpu|Mux6~4_combout ;
wire \cpu|Mux6~5_combout ;
wire \cpu|Mux6~6_combout ;
wire \cpu|Mux6~7_combout ;
wire \cpu|Mux6~8_combout ;
wire \cpu|Mux6~9_combout ;
wire \cpu|Mux6~10_combout ;
wire \cpu|Mux6~12_combout ;
wire \cpu|Mux6~13_combout ;
wire \cpu|Mux6~14_combout ;
wire \cpu|Mux6~15_combout ;
wire \cpu|Mux6~16_combout ;
wire \cpu|registerFile[25][24]~regout ;
wire \cpu|registerFile[17][24]~regout ;
wire \cpu|Mux39~0_combout ;
wire \cpu|registerFile[16][24]~regout ;
wire \cpu|Mux39~4_combout ;
wire \cpu|Mux39~5_combout ;
wire \cpu|Mux39~7_combout ;
wire \cpu|Mux39~8_combout ;
wire \cpu|registerFile[7][24]~regout ;
wire \cpu|registerFile[3][24]~regout ;
wire \cpu|registerFile[1][24]~regout ;
wire \cpu|Mux39~14_combout ;
wire \cpu|registerFile[13][24]~regout ;
wire \cpu|registerFile[12][24]~regout ;
wire \cpu|Mux39~17_combout ;
wire \cpu|Mux39~18_combout ;
wire \cpu|Mux7~0_combout ;
wire \cpu|Mux7~1_combout ;
wire \cpu|Mux7~2_combout ;
wire \cpu|Mux7~3_combout ;
wire \cpu|Mux7~14_combout ;
wire \cpu|Mux7~17_combout ;
wire \cpu|Mux40~0_combout ;
wire \cpu|registerFile[22][23]~regout ;
wire \cpu|registerFile[26][23]~regout ;
wire \cpu|registerFile[18][23]~regout ;
wire \cpu|Mux40~2_combout ;
wire \cpu|registerFile[30][23]~regout ;
wire \cpu|Mux40~3_combout ;
wire \cpu|registerFile[27][23]~regout ;
wire \cpu|registerFile[23][23]~regout ;
wire \cpu|registerFile[19][23]~regout ;
wire \cpu|Mux40~7_combout ;
wire \cpu|registerFile[31][23]~regout ;
wire \cpu|Mux40~8_combout ;
wire \cpu|registerFile[6][23]~regout ;
wire \cpu|registerFile[5][23]~regout ;
wire \cpu|registerFile[4][23]~regout ;
wire \cpu|Mux40~12_combout ;
wire \cpu|registerFile[7][23]~regout ;
wire \cpu|Mux40~13_combout ;
wire \cpu|registerFile[3][23]~regout ;
wire \cpu|registerFile[1][23]~regout ;
wire \cpu|Mux40~14_combout ;
wire \cpu|registerFile[2][23]~regout ;
wire \cpu|Mux40~15_combout ;
wire \cpu|Mux40~16_combout ;
wire \cpu|registerFile[13][23]~regout ;
wire \cpu|registerFile[12][23]~regout ;
wire \cpu|Mux40~17_combout ;
wire \cpu|Mux8~2_combout ;
wire \cpu|Mux8~3_combout ;
wire \cpu|Mux8~7_combout ;
wire \cpu|Mux8~8_combout ;
wire \cpu|Mux8~10_combout ;
wire \cpu|Mux8~11_combout ;
wire \cpu|Mux8~12_combout ;
wire \cpu|Mux8~13_combout ;
wire \cpu|Mux8~14_combout ;
wire \cpu|Mux8~15_combout ;
wire \cpu|Mux8~16_combout ;
wire \cpu|Mux8~17_combout ;
wire \cpu|Mux8~18_combout ;
wire \cpu|Mux8~19_combout ;
wire \cpu|Mux41~0_combout ;
wire \cpu|Mux41~1_combout ;
wire \cpu|registerFile[26][22]~regout ;
wire \cpu|registerFile[10][22]~regout ;
wire \cpu|registerFile[14][22]~regout ;
wire \cpu|registerFile[13][22]~regout ;
wire \cpu|registerFile[12][22]~regout ;
wire \cpu|Mux41~17_combout ;
wire \cpu|registerFile[15][22]~regout ;
wire \cpu|Mux41~18_combout ;
wire \cpu|Mux9~2_combout ;
wire \cpu|Mux9~4_combout ;
wire \cpu|Mux9~5_combout ;
wire \cpu|Mux9~7_combout ;
wire \cpu|Mux9~10_combout ;
wire \cpu|Mux9~11_combout ;
wire \cpu|Mux9~12_combout ;
wire \cpu|Mux9~13_combout ;
wire \cpu|Mux9~14_combout ;
wire \cpu|Mux9~15_combout ;
wire \cpu|Mux9~16_combout ;
wire \cpu|Mux9~17_combout ;
wire \cpu|Mux9~18_combout ;
wire \cpu|Mux9~19_combout ;
wire \cpu|Mux42~0_combout ;
wire \cpu|Mux42~1_combout ;
wire \cpu|registerFile[22][21]~regout ;
wire \cpu|registerFile[18][21]~regout ;
wire \cpu|Mux42~2_combout ;
wire \cpu|Mux42~3_combout ;
wire \cpu|registerFile[20][21]~regout ;
wire \cpu|registerFile[16][21]~regout ;
wire \cpu|Mux42~4_combout ;
wire \cpu|Mux42~5_combout ;
wire \cpu|Mux42~6_combout ;
wire \cpu|registerFile[27][21]~regout ;
wire \cpu|registerFile[23][21]~regout ;
wire \cpu|registerFile[19][21]~regout ;
wire \cpu|Mux42~7_combout ;
wire \cpu|registerFile[31][21]~regout ;
wire \cpu|Mux42~8_combout ;
wire \cpu|Mux42~9_combout ;
wire \cpu|registerFile[9][21]~regout ;
wire \cpu|registerFile[10][21]~regout ;
wire \cpu|registerFile[8][21]~regout ;
wire \cpu|Mux42~10_combout ;
wire \cpu|registerFile[11][21]~regout ;
wire \cpu|Mux42~11_combout ;
wire \cpu|registerFile[5][21]~regout ;
wire \cpu|registerFile[4][21]~regout ;
wire \cpu|Mux42~12_combout ;
wire \cpu|Mux42~13_combout ;
wire \cpu|Mux42~14_combout ;
wire \cpu|registerFile[2][21]~regout ;
wire \cpu|Mux42~15_combout ;
wire \cpu|Mux42~16_combout ;
wire \cpu|registerFile[13][21]~regout ;
wire \cpu|registerFile[12][21]~regout ;
wire \cpu|Mux42~17_combout ;
wire \cpu|Mux42~18_combout ;
wire \cpu|Mux42~19_combout ;
wire \cpu|Mux42~20_combout ;
wire \cpu|Mux10~2_combout ;
wire \cpu|Mux10~4_combout ;
wire \cpu|Mux10~7_combout ;
wire \cpu|Mux10~8_combout ;
wire \cpu|Mux10~10_combout ;
wire \cpu|Mux10~12_combout ;
wire \cpu|Mux10~13_combout ;
wire \cpu|Mux10~17_combout ;
wire \cpu|Mux43~0_combout ;
wire \cpu|Mux43~1_combout ;
wire \cpu|registerFile[26][20]~regout ;
wire \cpu|registerFile[18][20]~regout ;
wire \cpu|Mux43~2_combout ;
wire \cpu|Mux43~3_combout ;
wire \cpu|registerFile[24][20]~regout ;
wire \cpu|registerFile[20][20]~regout ;
wire \cpu|Mux43~4_combout ;
wire \cpu|Mux43~5_combout ;
wire \cpu|Mux43~6_combout ;
wire \cpu|registerFile[23][20]~regout ;
wire \cpu|registerFile[27][20]~regout ;
wire \cpu|registerFile[19][20]~regout ;
wire \cpu|Mux43~7_combout ;
wire \cpu|registerFile[31][20]~regout ;
wire \cpu|Mux43~8_combout ;
wire \cpu|Mux43~9_combout ;
wire \cpu|registerFile[6][20]~regout ;
wire \cpu|registerFile[5][20]~regout ;
wire \cpu|registerFile[4][20]~regout ;
wire \cpu|Mux43~10_combout ;
wire \cpu|registerFile[7][20]~regout ;
wire \cpu|Mux43~11_combout ;
wire \cpu|registerFile[9][20]~regout ;
wire \cpu|registerFile[8][20]~regout ;
wire \cpu|Mux43~12_combout ;
wire \cpu|Mux43~13_combout ;
wire \cpu|registerFile[3][20]~regout ;
wire \cpu|registerFile[1][20]~regout ;
wire \cpu|Mux43~14_combout ;
wire \cpu|registerFile[2][20]~regout ;
wire \cpu|Mux43~15_combout ;
wire \cpu|Mux43~16_combout ;
wire \cpu|registerFile[13][20]~regout ;
wire \cpu|registerFile[12][20]~regout ;
wire \cpu|Mux43~17_combout ;
wire \cpu|Mux43~18_combout ;
wire \cpu|Mux43~19_combout ;
wire \cpu|Mux43~20_combout ;
wire \cpu|Mux11~2_combout ;
wire \cpu|Mux11~7_combout ;
wire \cpu|Mux11~8_combout ;
wire \cpu|Mux11~12_combout ;
wire \cpu|Mux11~13_combout ;
wire \cpu|Mux11~14_combout ;
wire \cpu|Mux11~15_combout ;
wire \cpu|Mux11~16_combout ;
wire \cpu|Mux11~17_combout ;
wire \cpu|Mux44~2_combout ;
wire \cpu|Mux44~3_combout ;
wire \cpu|registerFile[20][19]~regout ;
wire \cpu|registerFile[24][19]~regout ;
wire \cpu|registerFile[16][19]~regout ;
wire \cpu|Mux44~4_combout ;
wire \cpu|registerFile[28][19]~regout ;
wire \cpu|Mux44~5_combout ;
wire \cpu|Mux44~6_combout ;
wire \cpu|registerFile[5][19]~regout ;
wire \cpu|registerFile[4][19]~regout ;
wire \cpu|Mux44~12_combout ;
wire \cpu|Mux44~13_combout ;
wire \cpu|Mux44~14_combout ;
wire \cpu|Mux44~15_combout ;
wire \cpu|Mux44~16_combout ;
wire \cpu|registerFile[13][19]~regout ;
wire \cpu|Mux44~17_combout ;
wire \cpu|Mux12~4_combout ;
wire \cpu|Mux12~5_combout ;
wire \cpu|Mux12~10_combout ;
wire \cpu|registerFile[25][18]~regout ;
wire \cpu|registerFile[26][18]~regout ;
wire \cpu|registerFile[22][18]~regout ;
wire \cpu|registerFile[18][18]~regout ;
wire \cpu|Mux45~2_combout ;
wire \cpu|registerFile[30][18]~regout ;
wire \cpu|Mux45~3_combout ;
wire \cpu|Mux45~7_combout ;
wire \cpu|registerFile[31][18]~regout ;
wire \cpu|Mux45~8_combout ;
wire \cpu|Mux45~10_combout ;
wire \cpu|registerFile[7][18]~regout ;
wire \cpu|Mux45~11_combout ;
wire \cpu|Mux45~12_combout ;
wire \cpu|Mux45~14_combout ;
wire \cpu|Mux13~2_combout ;
wire \cpu|Mux13~3_combout ;
wire \cpu|Mux13~4_combout ;
wire \cpu|Mux13~5_combout ;
wire \cpu|Mux13~6_combout ;
wire \cpu|registerFile[25][17]~regout ;
wire \cpu|registerFile[21][17]~regout ;
wire \cpu|registerFile[17][17]~regout ;
wire \cpu|Mux46~0_combout ;
wire \cpu|registerFile[29][17]~regout ;
wire \cpu|Mux46~1_combout ;
wire \cpu|registerFile[24][17]~regout ;
wire \cpu|registerFile[16][17]~regout ;
wire \cpu|Mux46~4_combout ;
wire \cpu|registerFile[23][17]~regout ;
wire \cpu|registerFile[19][17]~regout ;
wire \cpu|Mux46~7_combout ;
wire \cpu|registerFile[6][17]~regout ;
wire \cpu|Mux46~12_combout ;
wire \cpu|Mux46~13_combout ;
wire \cpu|registerFile[3][17]~regout ;
wire \cpu|registerFile[1][17]~regout ;
wire \cpu|Mux46~14_combout ;
wire \cpu|registerFile[15][17]~regout ;
wire \cpu|Mux14~0_combout ;
wire \cpu|Mux14~1_combout ;
wire \cpu|Mux14~2_combout ;
wire \cpu|Mux14~3_combout ;
wire \cpu|Mux14~4_combout ;
wire \cpu|Mux14~5_combout ;
wire \cpu|Mux14~6_combout ;
wire \cpu|Mux14~7_combout ;
wire \cpu|Mux14~8_combout ;
wire \cpu|Mux14~9_combout ;
wire \cpu|Mux14~12_combout ;
wire \cpu|Mux14~14_combout ;
wire \cpu|Mux14~17_combout ;
wire \cpu|Mux14~18_combout ;
wire \cpu|registerFile[17][16]~regout ;
wire \cpu|Mux47~0_combout ;
wire \cpu|Mux47~1_combout ;
wire \cpu|registerFile[16][16]~regout ;
wire \cpu|Mux47~4_combout ;
wire \cpu|registerFile[6][16]~regout ;
wire \cpu|registerFile[5][16]~regout ;
wire \cpu|registerFile[4][16]~regout ;
wire \cpu|Mux47~10_combout ;
wire \cpu|registerFile[7][16]~regout ;
wire \cpu|Mux47~11_combout ;
wire \cpu|registerFile[3][16]~regout ;
wire \cpu|registerFile[1][16]~regout ;
wire \cpu|Mux47~14_combout ;
wire \cpu|registerFile[2][16]~regout ;
wire \cpu|Mux47~15_combout ;
wire \cpu|registerFile[13][16]~regout ;
wire \cpu|Mux15~7_combout ;
wire \cpu|Mux15~8_combout ;
wire \cpu|Mux15~10_combout ;
wire \cpu|Mux15~11_combout ;
wire \cpu|Mux15~12_combout ;
wire \cpu|Mux15~13_combout ;
wire \cpu|Mux15~14_combout ;
wire \cpu|Mux15~15_combout ;
wire \cpu|Mux15~16_combout ;
wire \cpu|Mux15~17_combout ;
wire \cpu|Mux15~18_combout ;
wire \cpu|Mux15~19_combout ;
wire \cpu|registerFile[30][15]~regout ;
wire \cpu|Mux48~17_combout ;
wire \cpu|Mux16~2_combout ;
wire \cpu|Mux16~3_combout ;
wire \cpu|Mux16~4_combout ;
wire \cpu|Mux16~5_combout ;
wire \cpu|Mux16~6_combout ;
wire \cpu|Mux16~12_combout ;
wire \cpu|Mux16~13_combout ;
wire \cpu|registerFile[17][14]~regout ;
wire \cpu|Mux49~0_combout ;
wire \cpu|Mux49~1_combout ;
wire \cpu|registerFile[22][14]~regout ;
wire \cpu|Mux49~2_combout ;
wire \cpu|Mux49~3_combout ;
wire \cpu|registerFile[6][14]~regout ;
wire \cpu|registerFile[10][14]~regout ;
wire \cpu|registerFile[8][14]~regout ;
wire \cpu|Mux49~12_combout ;
wire \cpu|registerFile[14][14]~regout ;
wire \cpu|registerFile[13][14]~regout ;
wire \cpu|Mux49~17_combout ;
wire \cpu|Mux49~18_combout ;
wire \cpu|Mux17~10_combout ;
wire \cpu|Mux17~12_combout ;
wire \cpu|Mux17~13_combout ;
wire \cpu|Mux17~14_combout ;
wire \cpu|Mux17~15_combout ;
wire \cpu|Mux17~16_combout ;
wire \cpu|Mux50~0_combout ;
wire \cpu|Mux50~1_combout ;
wire \cpu|registerFile[23][13]~regout ;
wire \cpu|registerFile[19][13]~regout ;
wire \cpu|Mux50~7_combout ;
wire \cpu|registerFile[10][13]~regout ;
wire \cpu|registerFile[8][13]~regout ;
wire \cpu|Mux50~10_combout ;
wire \cpu|registerFile[3][13]~regout ;
wire \cpu|registerFile[1][13]~regout ;
wire \cpu|Mux50~14_combout ;
wire \cpu|registerFile[13][13]~regout ;
wire \cpu|registerFile[12][13]~regout ;
wire \cpu|Mux50~17_combout ;
wire \cpu|Mux50~18_combout ;
wire \cpu|Mux18~4_combout ;
wire \cpu|Mux18~5_combout ;
wire \cpu|Mux18~7_combout ;
wire \cpu|Mux18~8_combout ;
wire \cpu|Mux18~12_combout ;
wire \cpu|Mux18~14_combout ;
wire \cpu|Mux18~17_combout ;
wire \cpu|registerFile[21][12]~regout ;
wire \cpu|registerFile[17][12]~regout ;
wire \cpu|Mux51~0_combout ;
wire \cpu|Mux51~1_combout ;
wire \cpu|Mux51~2_combout ;
wire \cpu|Mux51~3_combout ;
wire \cpu|registerFile[6][12]~regout ;
wire \cpu|registerFile[5][12]~regout ;
wire \cpu|registerFile[4][12]~regout ;
wire \cpu|Mux51~10_combout ;
wire \cpu|registerFile[7][12]~regout ;
wire \cpu|Mux51~11_combout ;
wire \cpu|registerFile[10][12]~regout ;
wire \cpu|registerFile[8][12]~regout ;
wire \cpu|Mux51~12_combout ;
wire \cpu|registerFile[3][12]~regout ;
wire \cpu|registerFile[1][12]~regout ;
wire \cpu|Mux51~14_combout ;
wire \cpu|Mux19~0_combout ;
wire \cpu|Mux19~4_combout ;
wire \cpu|Mux19~5_combout ;
wire \cpu|Mux19~7_combout ;
wire \cpu|Mux19~8_combout ;
wire \cpu|Mux19~10_combout ;
wire \cpu|Mux19~11_combout ;
wire \cpu|Mux19~12_combout ;
wire \cpu|Mux19~13_combout ;
wire \cpu|Mux19~14_combout ;
wire \cpu|Mux19~15_combout ;
wire \cpu|Mux19~16_combout ;
wire \cpu|Mux19~17_combout ;
wire \cpu|Mux19~18_combout ;
wire \cpu|Mux19~19_combout ;
wire \cpu|registerFile[21][11]~regout ;
wire \cpu|registerFile[22][11]~regout ;
wire \cpu|registerFile[26][11]~regout ;
wire \cpu|registerFile[18][11]~regout ;
wire \cpu|Mux52~2_combout ;
wire \cpu|registerFile[30][11]~regout ;
wire \cpu|Mux52~3_combout ;
wire \cpu|registerFile[28][11]~regout ;
wire \cpu|registerFile[9][11]~regout ;
wire \cpu|registerFile[10][11]~regout ;
wire \cpu|registerFile[8][11]~regout ;
wire \cpu|Mux52~10_combout ;
wire \cpu|registerFile[11][11]~regout ;
wire \cpu|Mux52~11_combout ;
wire \cpu|registerFile[6][11]~regout ;
wire \cpu|Mux52~12_combout ;
wire \cpu|Mux52~13_combout ;
wire \cpu|registerFile[3][11]~regout ;
wire \cpu|registerFile[1][11]~regout ;
wire \cpu|Mux52~14_combout ;
wire \cpu|registerFile[2][11]~regout ;
wire \cpu|Mux52~15_combout ;
wire \cpu|Mux52~16_combout ;
wire \cpu|registerFile[13][11]~regout ;
wire \cpu|registerFile[12][11]~regout ;
wire \cpu|Mux52~17_combout ;
wire \cpu|Mux52~18_combout ;
wire \cpu|Mux52~19_combout ;
wire \cpu|Mux20~2_combout ;
wire \cpu|Mux20~3_combout ;
wire \cpu|Mux20~4_combout ;
wire \cpu|Mux20~5_combout ;
wire \cpu|Mux20~6_combout ;
wire \cpu|Mux20~7_combout ;
wire \cpu|Mux20~12_combout ;
wire \cpu|Mux20~13_combout ;
wire \cpu|Mux20~14_combout ;
wire \cpu|Mux20~15_combout ;
wire \cpu|Mux20~16_combout ;
wire \cpu|Mux20~17_combout ;
wire \cpu|registerFile[25][10]~regout ;
wire \cpu|registerFile[29][10]~regout ;
wire \cpu|registerFile[30][10]~regout ;
wire \cpu|registerFile[23][10]~regout ;
wire \cpu|registerFile[6][10]~regout ;
wire \cpu|Mux53~12_combout ;
wire \cpu|Mux53~13_combout ;
wire \cpu|Mux53~17_combout ;
wire \cpu|registerFile[15][10]~regout ;
wire \cpu|Mux53~18_combout ;
wire \cpu|Mux21~0_combout ;
wire \cpu|Mux21~1_combout ;
wire \cpu|Mux21~2_combout ;
wire \cpu|Mux21~3_combout ;
wire \cpu|Mux21~4_combout ;
wire \cpu|Mux21~5_combout ;
wire \cpu|Mux21~6_combout ;
wire \cpu|Mux21~7_combout ;
wire \cpu|Mux21~8_combout ;
wire \cpu|Mux21~9_combout ;
wire \cpu|Mux21~12_combout ;
wire \cpu|Mux21~13_combout ;
wire \cpu|registerFile[25][9]~regout ;
wire \cpu|registerFile[21][9]~regout ;
wire \cpu|registerFile[17][9]~regout ;
wire \cpu|Mux54~0_combout ;
wire \cpu|registerFile[29][9]~regout ;
wire \cpu|Mux54~1_combout ;
wire \cpu|registerFile[22][9]~regout ;
wire \cpu|registerFile[26][9]~regout ;
wire \cpu|registerFile[18][9]~regout ;
wire \cpu|Mux54~2_combout ;
wire \cpu|registerFile[30][9]~regout ;
wire \cpu|Mux54~3_combout ;
wire \cpu|registerFile[20][9]~regout ;
wire \cpu|registerFile[24][9]~regout ;
wire \cpu|registerFile[16][9]~regout ;
wire \cpu|Mux54~4_combout ;
wire \cpu|registerFile[28][9]~regout ;
wire \cpu|Mux54~5_combout ;
wire \cpu|Mux54~6_combout ;
wire \cpu|registerFile[27][9]~regout ;
wire \cpu|registerFile[23][9]~regout ;
wire \cpu|registerFile[19][9]~regout ;
wire \cpu|Mux54~7_combout ;
wire \cpu|registerFile[31][9]~regout ;
wire \cpu|Mux54~8_combout ;
wire \cpu|Mux54~9_combout ;
wire \cpu|registerFile[9][9]~regout ;
wire \cpu|registerFile[8][9]~regout ;
wire \cpu|Mux54~10_combout ;
wire \cpu|registerFile[11][9]~regout ;
wire \cpu|Mux54~11_combout ;
wire \cpu|Mux54~12_combout ;
wire \cpu|Mux54~13_combout ;
wire \cpu|Mux54~14_combout ;
wire \cpu|registerFile[2][9]~regout ;
wire \cpu|Mux54~15_combout ;
wire \cpu|Mux54~16_combout ;
wire \cpu|registerFile[14][9]~regout ;
wire \cpu|registerFile[13][9]~regout ;
wire \cpu|registerFile[12][9]~regout ;
wire \cpu|Mux54~17_combout ;
wire \cpu|registerFile[15][9]~regout ;
wire \cpu|Mux54~18_combout ;
wire \cpu|Mux54~19_combout ;
wire \cpu|Mux54~20_combout ;
wire \cpu|Mux22~0_combout ;
wire \cpu|Mux22~1_combout ;
wire \cpu|Mux22~2_combout ;
wire \cpu|Mux22~3_combout ;
wire \cpu|Mux22~4_combout ;
wire \cpu|Mux22~5_combout ;
wire \cpu|Mux22~6_combout ;
wire \cpu|Mux22~7_combout ;
wire \cpu|Mux22~8_combout ;
wire \cpu|Mux22~9_combout ;
wire \cpu|Mux22~12_combout ;
wire \cpu|Mux22~13_combout ;
wire \cpu|Mux22~17_combout ;
wire \cpu|Mux22~18_combout ;
wire \cpu|registerFile[27][8]~regout ;
wire \cpu|registerFile[19][8]~regout ;
wire \cpu|Mux55~7_combout ;
wire \cpu|registerFile[6][8]~regout ;
wire \cpu|Mux55~17_combout ;
wire \cpu|Mux55~18_combout ;
wire \cpu|Mux23~0_combout ;
wire \cpu|Mux23~1_combout ;
wire \cpu|Mux23~2_combout ;
wire \cpu|Mux23~3_combout ;
wire \cpu|Mux23~4_combout ;
wire \cpu|Mux23~5_combout ;
wire \cpu|Mux23~6_combout ;
wire \cpu|Mux23~7_combout ;
wire \cpu|Mux23~8_combout ;
wire \cpu|Mux23~9_combout ;
wire \cpu|Mux23~12_combout ;
wire \cpu|Mux23~13_combout ;
wire \cpu|Mux23~14_combout ;
wire \cpu|Mux23~15_combout ;
wire \cpu|Mux23~16_combout ;
wire \cpu|registerFile[25][7]~regout ;
wire \cpu|registerFile[18][7]~regout ;
wire \cpu|Mux56~2_combout ;
wire \cpu|Mux56~3_combout ;
wire \cpu|registerFile[20][7]~regout ;
wire \cpu|registerFile[24][7]~regout ;
wire \cpu|registerFile[16][7]~regout ;
wire \cpu|Mux56~4_combout ;
wire \cpu|registerFile[28][7]~regout ;
wire \cpu|Mux56~5_combout ;
wire \cpu|Mux56~6_combout ;
wire \cpu|registerFile[19][7]~regout ;
wire \cpu|Mux56~7_combout ;
wire \cpu|registerFile[8][7]~regout ;
wire \cpu|Mux56~10_combout ;
wire \cpu|Mux56~11_combout ;
wire \cpu|registerFile[13][7]~regout ;
wire \cpu|registerFile[12][7]~regout ;
wire \cpu|Mux56~17_combout ;
wire \cpu|Mux24~0_combout ;
wire \cpu|Mux24~4_combout ;
wire \cpu|Mux24~5_combout ;
wire \cpu|Mux24~12_combout ;
wire \cpu|Mux24~14_combout ;
wire \cpu|Mux24~17_combout ;
wire \cpu|Mux24~18_combout ;
wire \cpu|registerFile[24][6]~regout ;
wire \cpu|registerFile[23][6]~regout ;
wire \cpu|registerFile[19][6]~regout ;
wire \cpu|Mux57~7_combout ;
wire \cpu|Mux57~8_combout ;
wire \cpu|registerFile[8][6]~regout ;
wire \cpu|Mux57~12_combout ;
wire \cpu|registerFile[3][6]~regout ;
wire \cpu|registerFile[1][6]~regout ;
wire \cpu|Mux57~14_combout ;
wire \cpu|Mux57~15_combout ;
wire \cpu|registerFile[14][6]~regout ;
wire \cpu|registerFile[13][6]~regout ;
wire \cpu|registerFile[12][6]~regout ;
wire \cpu|Mux57~17_combout ;
wire \cpu|registerFile[15][6]~regout ;
wire \cpu|Mux57~18_combout ;
wire \cpu|Mux25~4_combout ;
wire \cpu|Mux25~5_combout ;
wire \cpu|Mux25~7_combout ;
wire \cpu|Mux25~10_combout ;
wire \cpu|Mux25~14_combout ;
wire \cpu|Mux25~17_combout ;
wire \cpu|Mux25~18_combout ;
wire \cpu|registerFile[21][5]~regout ;
wire \cpu|registerFile[17][5]~regout ;
wire \cpu|Mux58~0_combout ;
wire \cpu|registerFile[19][5]~regout ;
wire \cpu|Mux58~7_combout ;
wire \cpu|registerFile[31][5]~regout ;
wire \cpu|Mux58~8_combout ;
wire \cpu|registerFile[9][5]~regout ;
wire \cpu|registerFile[8][5]~regout ;
wire \cpu|Mux58~10_combout ;
wire \cpu|registerFile[11][5]~regout ;
wire \cpu|Mux58~11_combout ;
wire \cpu|registerFile[5][5]~regout ;
wire \cpu|registerFile[4][5]~regout ;
wire \cpu|Mux58~12_combout ;
wire \cpu|registerFile[3][5]~regout ;
wire \cpu|registerFile[1][5]~regout ;
wire \cpu|Mux58~14_combout ;
wire \cpu|Mux58~15_combout ;
wire \cpu|Mux26~0_combout ;
wire \cpu|Mux26~1_combout ;
wire \cpu|Mux26~10_combout ;
wire \cpu|Mux26~12_combout ;
wire \cpu|Mux26~13_combout ;
wire \cpu|Mux26~14_combout ;
wire \cpu|registerFile[22][4]~regout ;
wire \cpu|registerFile[18][4]~regout ;
wire \cpu|Mux59~2_combout ;
wire \cpu|Mux59~4_combout ;
wire \cpu|Mux59~5_combout ;
wire \cpu|registerFile[19][4]~regout ;
wire \cpu|registerFile[6][4]~regout ;
wire \cpu|registerFile[5][4]~regout ;
wire \cpu|registerFile[4][4]~regout ;
wire \cpu|Mux59~10_combout ;
wire \cpu|registerFile[7][4]~regout ;
wire \cpu|Mux59~11_combout ;
wire \cpu|registerFile[9][4]~regout ;
wire \cpu|registerFile[8][4]~regout ;
wire \cpu|Mux59~12_combout ;
wire \cpu|registerFile[11][4]~regout ;
wire \cpu|Mux59~13_combout ;
wire \cpu|registerFile[3][4]~regout ;
wire \cpu|registerFile[1][4]~regout ;
wire \cpu|Mux59~14_combout ;
wire \cpu|Mux27~2_combout ;
wire \cpu|Mux27~3_combout ;
wire \cpu|Mux27~7_combout ;
wire \cpu|Mux27~8_combout ;
wire \cpu|Mux27~10_combout ;
wire \cpu|Mux27~11_combout ;
wire \cpu|Mux27~12_combout ;
wire \cpu|Mux27~13_combout ;
wire \cpu|Mux27~14_combout ;
wire \cpu|Mux27~15_combout ;
wire \cpu|Mux27~16_combout ;
wire \cpu|Mux27~17_combout ;
wire \cpu|Mux27~18_combout ;
wire \cpu|Mux27~19_combout ;
wire \cpu|registerFile[21][3]~regout ;
wire \cpu|registerFile[22][3]~regout ;
wire \cpu|registerFile[26][3]~regout ;
wire \cpu|registerFile[18][3]~regout ;
wire \cpu|Mux60~2_combout ;
wire \cpu|registerFile[30][3]~regout ;
wire \cpu|Mux60~3_combout ;
wire \cpu|registerFile[19][3]~regout ;
wire \cpu|Mux60~7_combout ;
wire \cpu|Mux60~8_combout ;
wire \cpu|registerFile[5][3]~regout ;
wire \cpu|registerFile[4][3]~regout ;
wire \cpu|Mux60~12_combout ;
wire \cpu|Mux60~14_combout ;
wire \cpu|registerFile[13][3]~regout ;
wire \cpu|Mux60~17_combout ;
wire \cpu|Mux60~18_combout ;
wire \cpu|Mux28~0_combout ;
wire \cpu|Mux28~1_combout ;
wire \cpu|Mux28~2_combout ;
wire \cpu|Mux28~3_combout ;
wire \cpu|Mux28~10_combout ;
wire \cpu|Mux28~11_combout ;
wire \cpu|registerFile[26][2]~regout ;
wire \cpu|registerFile[22][2]~regout ;
wire \cpu|registerFile[18][2]~regout ;
wire \cpu|Mux61~2_combout ;
wire \cpu|registerFile[30][2]~regout ;
wire \cpu|Mux61~3_combout ;
wire \cpu|registerFile[24][2]~regout ;
wire \cpu|registerFile[20][2]~regout ;
wire \cpu|registerFile[16][2]~regout ;
wire \cpu|Mux61~4_combout ;
wire \cpu|registerFile[28][2]~regout ;
wire \cpu|Mux61~5_combout ;
wire \cpu|Mux61~6_combout ;
wire \cpu|registerFile[6][2]~regout ;
wire \cpu|Mux61~14_combout ;
wire \cpu|Mux61~15_combout ;
wire \cpu|registerFile[14][2]~regout ;
wire \cpu|registerFile[13][2]~regout ;
wire \cpu|registerFile[12][2]~regout ;
wire \cpu|Mux61~17_combout ;
wire \cpu|registerFile[15][2]~regout ;
wire \cpu|Mux61~18_combout ;
wire \cpu|Mux29~2_combout ;
wire \cpu|Mux29~3_combout ;
wire \cpu|Mux29~4_combout ;
wire \cpu|Mux29~5_combout ;
wire \cpu|Mux29~6_combout ;
wire \cpu|Mux29~10_combout ;
wire \cpu|Mux29~12_combout ;
wire \cpu|Mux29~13_combout ;
wire \cpu|Mux29~17_combout ;
wire \cpu|Mux29~18_combout ;
wire \cpu|registerFile[25][1]~regout ;
wire \cpu|registerFile[21][1]~regout ;
wire \cpu|registerFile[17][1]~regout ;
wire \cpu|Mux62~0_combout ;
wire \cpu|registerFile[29][1]~regout ;
wire \cpu|Mux62~1_combout ;
wire \cpu|Mux62~2_combout ;
wire \cpu|Mux62~3_combout ;
wire \cpu|registerFile[20][1]~regout ;
wire \cpu|registerFile[24][1]~regout ;
wire \cpu|registerFile[16][1]~regout ;
wire \cpu|Mux62~4_combout ;
wire \cpu|registerFile[28][1]~regout ;
wire \cpu|Mux62~5_combout ;
wire \cpu|Mux62~6_combout ;
wire \cpu|Mux62~7_combout ;
wire \cpu|Mux62~8_combout ;
wire \cpu|Mux62~9_combout ;
wire \cpu|registerFile[8][1]~regout ;
wire \cpu|Mux62~10_combout ;
wire \cpu|registerFile[1][1]~regout ;
wire \cpu|Mux30~0_combout ;
wire \cpu|Mux30~1_combout ;
wire \cpu|Mux30~4_combout ;
wire \cpu|Mux30~5_combout ;
wire \cpu|Mux30~12_combout ;
wire \cpu|Mux30~14_combout ;
wire \cpu|Mux30~15_combout ;
wire \cpu|Mux30~17_combout ;
wire \cpu|Mux30~18_combout ;
wire \cpu|mem_wmask[0]~0_combout ;
wire \cpu|mem_wmask[0]~1_combout ;
wire \cpu|loadstore_addr~2_combout ;
wire \cpu|loadstore_addr~3_combout ;
wire \cpu|loadstore_addr~4_combout ;
wire \cpu|ShiftLeft0~4_combout ;
wire \cpu|Equal10~0_combout ;
wire \cpu|Equal10~6_combout ;
wire \cpu|jumpToPCplusImm~1_combout ;
wire \cpu|jumpToPCplusImm~2_combout ;
wire \cpu|mem_wdata[26]~9_combout ;
wire \cpu|mem_wdata[29]~21_combout ;
wire \cpu|mem_wdata[30]~25_combout ;
wire \cpu|aluShamt[1]~2_combout ;
wire \cpu|writeBackData[31]~110_combout ;
wire \cpu|writeBackData[31]~111_combout ;
wire \cpu|writeBackData[31]~112_combout ;
wire \cpu|writeBackData[31]~113_combout ;
wire \cpu|writeBackData[31]~114_combout ;
wire \cpu|writeBackData[30]~120_combout ;
wire \cpu|writeBackData[30]~121_combout ;
wire \cpu|writeBackData[29]~127_combout ;
wire \cpu|writeBackData[28]~132_combout ;
wire \cpu|writeBackData[28]~133_combout ;
wire \cpu|writeBackData[28]~134_combout ;
wire \cpu|writeBackData[28]~136_combout ;
wire \cpu|writeBackData[27]~144_combout ;
wire \cpu|writeBackData[27]~145_combout ;
wire \cpu|writeBackData[27]~146_combout ;
wire \cpu|writeBackData[26]~152_combout ;
wire \cpu|writeBackData[26]~153_combout ;
wire \cpu|writeBackData[26]~154_combout ;
wire \cpu|writeBackData[25]~156_combout ;
wire \cpu|writeBackData[25]~159_combout ;
wire \cpu|writeBackData[24]~167_combout ;
wire \cpu|PCplusImm~9_combout ;
wire \cpu|PCplusImm~10_combout ;
wire \cpu|PCplusImm~11_combout ;
wire \cpu|PCplusImm~16_combout ;
wire \cpu|PCplusImm~17_combout ;
wire \cpu|PCplusImm~18_combout ;
wire \cpu|PCplusImm~20_combout ;
wire \cpu|writeBackData[23]~173_combout ;
wire \cpu|writeBackData[23]~174_combout ;
wire \cpu|writeBackData[23]~177_combout ;
wire \cpu|writeBackData[23]~178_combout ;
wire \cpu|writeBackData[23]~179_combout ;
wire \cpu|writeBackData[22]~182_combout ;
wire \cpu|writeBackData[22]~183_combout ;
wire \cpu|writeBackData[21]~190_combout ;
wire \cpu|writeBackData[21]~191_combout ;
wire \cpu|writeBackData[21]~192_combout ;
wire \cpu|writeBackData[21]~193_combout ;
wire \cpu|writeBackData[21]~195_combout ;
wire \cpu|writeBackData[21]~196_combout ;
wire \cpu|writeBackData[19]~212_combout ;
wire \cpu|writeBackData[18]~218_combout ;
wire \cpu|writeBackData[18]~219_combout ;
wire \cpu|writeBackData[18]~221_combout ;
wire \cpu|writeBackData[17]~231_combout ;
wire \cpu|writeBackData[17]~232_combout ;
wire \cpu|writeBackData[17]~233_combout ;
wire \cpu|writeBackData[16]~235_combout ;
wire \cpu|writeBackData[16]~236_combout ;
wire \cpu|writeBackData[16]~237_combout ;
wire \cpu|writeBackData[16]~238_combout ;
wire \cpu|writeBackData[16]~240_combout ;
wire \cpu|writeBackData[15]~245_combout ;
wire \cpu|writeBackData[13]~264_combout ;
wire \cpu|writeBackData[13]~266_combout ;
wire \cpu|writeBackData[13]~267_combout ;
wire \cpu|writeBackData[12]~274_combout ;
wire \cpu|writeBackData[12]~275_combout ;
wire \cpu|writeBackData[12]~280_combout ;
wire \cpu|writeBackData[12]~281_combout ;
wire \cpu|writeBackData[12]~282_combout ;
wire \cpu|writeBackData[11]~289_combout ;
wire \cpu|writeBackData[11]~290_combout ;
wire \cpu|writeBackData[11]~291_combout ;
wire \cpu|writeBackData[10]~295_combout ;
wire \cpu|writeBackData[10]~298_combout ;
wire \cpu|writeBackData[10]~299_combout ;
wire \cpu|writeBackData[10]~300_combout ;
wire \cpu|aluReg~37_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[143]~31_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[142]~32_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[143]~95_combout ;
wire \pd|LessThan1~14_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[152]~38_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[143]~95_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[137]~100_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[133]~98_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[132]~99_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[137]~100_combout ;
wire \cpu|cycles[0]~93_combout ;
wire \cpu|registerFile[2][9]~0_combout ;
wire \cpu|registerFile[22][4]~feeder_combout ;
wire \cpu|registerFile[25][18]~feeder_combout ;
wire \cpu|registerFile[23][17]~feeder_combout ;
wire \cpu|registerFile[23][13]~feeder_combout ;
wire \clk~combout ;
wire \clk~clkctrl_outclk ;
wire \cpu|Selector1~0_combout ;
wire \reset_n~combout ;
wire \cpu|Add6~9 ;
wire \cpu|Add6~10_combout ;
wire \cpu|PC[6]~4_combout ;
wire \cpu|instr[6]~0_combout ;
wire \cpu|mem_wdata[12]~19_combout ;
wire \cpu|Equal12~0_combout ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Equal2~5_combout ;
wire \cpu|needToWait~combout ;
wire \cpu|Selector0~0_combout ;
wire \cpu|WideNor0~0_combout ;
wire \cpu|writeBack~6_combout ;
wire \cpu|Decoder0~16_combout ;
wire \cpu|mem_wdata[17]~4_combout ;
wire \cpu|mem_wdata[18]~8_combout ;
wire \cpu|Equal2~4_combout ;
wire \cpu|aluIn2~0_combout ;
wire \cpu|aluIn2[19]~14_combout ;
wire \cpu|PCplusImm~14_combout ;
wire \cpu|PCplusImm~15_combout ;
wire \cpu|PCplusImm~19_combout ;
wire \cpu|Equal6~0_combout ;
wire \cpu|PCplus4[14]~24_combout ;
wire \cpu|Add6~25 ;
wire \cpu|Add6~26_combout ;
wire \cpu|PC[14]~19_combout ;
wire \cpu|aluIn2[14]~19_combout ;
wire \cpu|mem_wdata[20]~16_combout ;
wire \cpu|mem_wdata[21]~20_combout ;
wire \cpu|mem_wdata[22]~24_combout ;
wire \cpu|Decoder0~19_combout ;
wire \cpu|aluIn2[27]~6_combout ;
wire \cpu|ShiftLeft0~3_combout ;
wire \cpu|Decoder0~15_combout ;
wire \cpu|Decoder0~49_combout ;
wire \cpu|registerFile[15][27]~regout ;
wire \cpu|Decoder0~46_combout ;
wire \cpu|registerFile[14][27]~regout ;
wire \cpu|Mux4~18_combout ;
wire \cpu|writeBackData[24]~165_combout ;
wire \cpu|Equal4~5_combout ;
wire \cpu|writeBackData[24]~164_combout ;
wire \cpu|writeBackData[24]~166_combout ;
wire \cpu|ShiftLeft0~5_combout ;
wire \cpu|aluReg[25]~17_combout ;
wire \cpu|Decoder0~35_combout ;
wire \cpu|Decoder0~36_combout ;
wire \cpu|registerFile[6][25]~regout ;
wire \cpu|Decoder0~40_combout ;
wire \cpu|registerFile[7][25]~regout ;
wire \cpu|Mux38~13_combout ;
wire \cpu|Mux38~16_combout ;
wire \cpu|registerFile[14][25]~regout ;
wire \cpu|Mux38~18_combout ;
wire \cpu|Decoder0~43_combout ;
wire \cpu|registerFile[11][25]~regout ;
wire \cpu|Decoder0~50_combout ;
wire \cpu|registerFile[10][25]~regout ;
wire \cpu|Decoder0~41_combout ;
wire \cpu|Decoder0~55_combout ;
wire \cpu|registerFile[8][25]~regout ;
wire \cpu|Mux38~10_combout ;
wire \cpu|Mux38~11_combout ;
wire \cpu|Mux38~19_combout ;
wire \cpu|Decoder0~28_combout ;
wire \cpu|Decoder0~52_combout ;
wire \cpu|registerFile[30][25]~regout ;
wire \cpu|Decoder0~24_combout ;
wire \cpu|Decoder0~26_combout ;
wire \cpu|registerFile[22][25]~regout ;
wire \cpu|Mux38~3_combout ;
wire \cpu|Decoder0~25_combout ;
wire \cpu|Decoder0~29_combout ;
wire \cpu|registerFile[20][25]~regout ;
wire \cpu|Decoder0~54_combout ;
wire \cpu|registerFile[28][25]~regout ;
wire \cpu|Decoder0~53_combout ;
wire \cpu|registerFile[24][25]~regout ;
wire \cpu|Decoder0~30_combout ;
wire \cpu|registerFile[16][25]~regout ;
wire \cpu|Mux38~4_combout ;
wire \cpu|Mux38~5_combout ;
wire \cpu|Mux38~6_combout ;
wire \cpu|Decoder0~34_combout ;
wire \cpu|registerFile[31][25]~regout ;
wire \cpu|Decoder0~23_combout ;
wire \cpu|Decoder0~32_combout ;
wire \cpu|registerFile[27][25]~regout ;
wire \cpu|Decoder0~33_combout ;
wire \cpu|registerFile[19][25]~regout ;
wire \cpu|Decoder0~31_combout ;
wire \cpu|registerFile[23][25]~regout ;
wire \cpu|Mux38~7_combout ;
wire \cpu|Mux38~8_combout ;
wire \cpu|Mux38~9_combout ;
wire \cpu|Mux38~20_combout ;
wire \cpu|aluIn2[25]~8_combout ;
wire \cpu|ShiftLeft0~0_combout ;
wire \cpu|aluIn2[24]~9_combout ;
wire \cpu|ShiftLeft0~1_combout ;
wire \cpu|registerFile[8][22]~regout ;
wire \cpu|Mux41~12_combout ;
wire \cpu|Decoder0~42_combout ;
wire \cpu|registerFile[9][22]~regout ;
wire \cpu|registerFile[11][22]~regout ;
wire \cpu|Mux41~13_combout ;
wire \cpu|Decoder0~44_combout ;
wire \cpu|registerFile[3][22]~regout ;
wire \cpu|Decoder0~45_combout ;
wire \cpu|registerFile[1][22]~regout ;
wire \cpu|Mux41~14_combout ;
wire \cpu|Decoder0~56_combout ;
wire \cpu|registerFile[2][22]~regout ;
wire \cpu|Mux41~15_combout ;
wire \cpu|Mux41~16_combout ;
wire \cpu|registerFile[6][22]~regout ;
wire \cpu|registerFile[7][22]~regout ;
wire \cpu|registerFile[5][22]~regout ;
wire \cpu|Decoder0~38_combout ;
wire \cpu|Decoder0~39_combout ;
wire \cpu|registerFile[4][22]~regout ;
wire \cpu|Mux41~10_combout ;
wire \cpu|Mux41~11_combout ;
wire \cpu|Mux41~19_combout ;
wire \cpu|registerFile[19][22]~regout ;
wire \cpu|registerFile[27][22]~regout ;
wire \cpu|Mux41~7_combout ;
wire \cpu|registerFile[23][22]~regout ;
wire \cpu|Mux41~8_combout ;
wire \cpu|Decoder0~14_combout ;
wire \cpu|Decoder0~27_combout ;
wire \cpu|registerFile[18][22]~regout ;
wire \cpu|Mux41~2_combout ;
wire \cpu|registerFile[30][22]~regout ;
wire \cpu|Mux41~3_combout ;
wire \cpu|registerFile[24][22]~regout ;
wire \cpu|registerFile[28][22]~regout ;
wire \cpu|registerFile[20][22]~regout ;
wire \cpu|registerFile[16][22]~regout ;
wire \cpu|Mux41~4_combout ;
wire \cpu|Mux41~5_combout ;
wire \cpu|Mux41~6_combout ;
wire \cpu|Mux41~9_combout ;
wire \cpu|Mux41~20_combout ;
wire \cpu|aluIn2[22]~11_combout ;
wire \cpu|aluIn2[21]~12_combout ;
wire \cpu|aluIn2[20]~13_combout ;
wire \cpu|registerFile[22][19]~regout ;
wire \cpu|registerFile[18][19]~regout ;
wire \cpu|Mux12~2_combout ;
wire \cpu|Decoder0~51_combout ;
wire \cpu|registerFile[26][19]~regout ;
wire \cpu|registerFile[30][19]~regout ;
wire \cpu|Mux12~3_combout ;
wire \cpu|Mux12~6_combout ;
wire \cpu|registerFile[25][19]~regout ;
wire \cpu|Decoder0~21_combout ;
wire \cpu|registerFile[17][19]~regout ;
wire \cpu|Mux12~0_combout ;
wire \cpu|registerFile[21][19]~regout ;
wire \cpu|Mux12~1_combout ;
wire \cpu|registerFile[31][19]~regout ;
wire \cpu|registerFile[19][19]~regout ;
wire \cpu|registerFile[27][19]~regout ;
wire \cpu|Mux12~7_combout ;
wire \cpu|Mux12~8_combout ;
wire \cpu|Mux12~9_combout ;
wire \cpu|registerFile[2][19]~regout ;
wire \cpu|registerFile[3][19]~regout ;
wire \cpu|registerFile[1][19]~regout ;
wire \cpu|Mux12~14_combout ;
wire \cpu|Mux12~15_combout ;
wire \cpu|registerFile[9][19]~regout ;
wire \cpu|registerFile[8][19]~regout ;
wire \cpu|registerFile[10][19]~regout ;
wire \cpu|Mux12~12_combout ;
wire \cpu|Mux12~13_combout ;
wire \cpu|Mux12~16_combout ;
wire \cpu|Decoder0~48_combout ;
wire \cpu|registerFile[12][19]~regout ;
wire \cpu|Mux12~17_combout ;
wire \cpu|registerFile[15][19]~regout ;
wire \cpu|Mux12~18_combout ;
wire \cpu|registerFile[6][19]~regout ;
wire \cpu|registerFile[7][19]~regout ;
wire \cpu|Mux12~11_combout ;
wire \cpu|Mux12~19_combout ;
wire \cpu|Mux12~20_combout ;
wire \cpu|Decoder0~22_combout ;
wire \cpu|registerFile[29][18]~regout ;
wire \cpu|registerFile[17][18]~regout ;
wire \cpu|registerFile[21][18]~regout ;
wire \cpu|Mux13~0_combout ;
wire \cpu|Mux13~1_combout ;
wire \cpu|registerFile[23][18]~regout ;
wire \cpu|registerFile[19][18]~regout ;
wire \cpu|Mux13~7_combout ;
wire \cpu|registerFile[27][18]~regout ;
wire \cpu|Mux13~8_combout ;
wire \cpu|Mux13~9_combout ;
wire \cpu|registerFile[11][18]~regout ;
wire \cpu|registerFile[10][18]~regout ;
wire \cpu|registerFile[8][18]~regout ;
wire \cpu|Mux13~10_combout ;
wire \cpu|Mux13~11_combout ;
wire \cpu|registerFile[2][18]~regout ;
wire \cpu|registerFile[1][18]~regout ;
wire \cpu|registerFile[3][18]~regout ;
wire \cpu|Mux13~14_combout ;
wire \cpu|Mux13~15_combout ;
wire \cpu|registerFile[5][18]~regout ;
wire \cpu|registerFile[4][18]~regout ;
wire \cpu|Mux13~12_combout ;
wire \cpu|registerFile[6][18]~regout ;
wire \cpu|Mux13~13_combout ;
wire \cpu|Mux13~16_combout ;
wire \cpu|registerFile[15][18]~regout ;
wire \cpu|registerFile[12][18]~regout ;
wire \cpu|Mux13~17_combout ;
wire \cpu|Mux13~18_combout ;
wire \cpu|Mux13~19_combout ;
wire \cpu|Mux13~20_combout ;
wire \cpu|Add6~32_combout ;
wire \cpu|writeBackData[17]~227_combout ;
wire \cpu|writeBackData[17]~228_combout ;
wire \cpu|PC[17]~9_combout ;
wire \cpu|registerFile[21][15]~regout ;
wire \cpu|registerFile[25][15]~regout ;
wire \cpu|registerFile[17][15]~regout ;
wire \cpu|Mux16~0_combout ;
wire \cpu|Mux16~1_combout ;
wire \cpu|registerFile[23][15]~regout ;
wire \cpu|registerFile[19][15]~regout ;
wire \cpu|registerFile[27][15]~regout ;
wire \cpu|Mux16~7_combout ;
wire \cpu|Mux16~8_combout ;
wire \cpu|Mux16~9_combout ;
wire \cpu|registerFile[5][15]~regout ;
wire \cpu|registerFile[4][15]~regout ;
wire \cpu|Mux16~10_combout ;
wire \cpu|registerFile[7][15]~regout ;
wire \cpu|Mux16~11_combout ;
wire \cpu|registerFile[2][15]~regout ;
wire \cpu|registerFile[3][15]~regout ;
wire \cpu|registerFile[1][15]~regout ;
wire \cpu|Mux16~14_combout ;
wire \cpu|Mux16~15_combout ;
wire \cpu|Mux16~16_combout ;
wire \cpu|registerFile[12][15]~regout ;
wire \cpu|Decoder0~47_combout ;
wire \cpu|registerFile[13][15]~regout ;
wire \cpu|Mux16~17_combout ;
wire \cpu|registerFile[15][15]~regout ;
wire \cpu|registerFile[14][15]~regout ;
wire \cpu|Mux16~18_combout ;
wire \cpu|Mux16~19_combout ;
wire \cpu|Mux16~20_combout ;
wire \cpu|aluPlus[14]~29 ;
wire \cpu|aluPlus[15]~31 ;
wire \cpu|aluPlus[16]~33 ;
wire \cpu|aluPlus[17]~34_combout ;
wire \cpu|Equal5~0_combout ;
wire \cpu|PC[7]~24_combout ;
wire \cpu|PCplus4[15]~27 ;
wire \cpu|PCplus4[16]~29 ;
wire \cpu|PCplus4[17]~30_combout ;
wire \cpu|writeBackData[17]~226_combout ;
wire \cpu|writeBackData[17]~229_combout ;
wire \cpu|registerFile[10][17]~regout ;
wire \cpu|registerFile[8][17]~regout ;
wire \cpu|Mux46~10_combout ;
wire \cpu|registerFile[11][17]~regout ;
wire \cpu|registerFile[9][17]~regout ;
wire \cpu|Mux46~11_combout ;
wire \cpu|registerFile[13][17]~regout ;
wire \cpu|registerFile[12][17]~regout ;
wire \cpu|Mux46~17_combout ;
wire \cpu|registerFile[14][17]~regout ;
wire \cpu|Mux46~18_combout ;
wire \cpu|registerFile[2][17]~regout ;
wire \cpu|Mux46~15_combout ;
wire \cpu|Mux46~16_combout ;
wire \cpu|Mux46~19_combout ;
wire \cpu|registerFile[31][17]~regout ;
wire \cpu|registerFile[27][17]~regout ;
wire \cpu|Mux46~8_combout ;
wire \cpu|registerFile[22][17]~regout ;
wire \cpu|registerFile[30][17]~regout ;
wire \cpu|registerFile[26][17]~regout ;
wire \cpu|registerFile[18][17]~regout ;
wire \cpu|Mux46~2_combout ;
wire \cpu|Mux46~3_combout ;
wire \cpu|registerFile[28][17]~regout ;
wire \cpu|registerFile[20][17]~regout ;
wire \cpu|Mux46~5_combout ;
wire \cpu|Mux46~6_combout ;
wire \cpu|Mux46~9_combout ;
wire \cpu|Mux46~20_combout ;
wire \cpu|aluIn2[17]~16_combout ;
wire \cpu|writeBackData[17]~230_combout ;
wire \cpu|writeBackData[17]~234_combout ;
wire \cpu|registerFile[7][17]~regout ;
wire \cpu|registerFile[5][17]~regout ;
wire \cpu|registerFile[4][17]~regout ;
wire \cpu|Mux14~10_combout ;
wire \cpu|Mux14~11_combout ;
wire \cpu|Mux14~13_combout ;
wire \cpu|Mux14~15_combout ;
wire \cpu|Mux14~16_combout ;
wire \cpu|Mux14~19_combout ;
wire \cpu|Mux14~20_combout ;
wire \cpu|aluPlus[17]~35 ;
wire \cpu|aluPlus[18]~37 ;
wire \cpu|aluPlus[19]~39 ;
wire \cpu|aluPlus[20]~41 ;
wire \cpu|aluPlus[21]~43 ;
wire \cpu|aluPlus[22]~44_combout ;
wire \cpu|aluIn2[12]~21_combout ;
wire \cpu|registerFile[25][12]~regout ;
wire \cpu|registerFile[29][12]~regout ;
wire \cpu|Mux19~1_combout ;
wire \cpu|registerFile[18][12]~regout ;
wire \cpu|registerFile[26][12]~regout ;
wire \cpu|Mux19~2_combout ;
wire \cpu|registerFile[30][12]~regout ;
wire \cpu|registerFile[22][12]~regout ;
wire \cpu|Mux19~3_combout ;
wire \cpu|Mux19~6_combout ;
wire \cpu|Mux19~9_combout ;
wire \cpu|Mux19~20_combout ;
wire \cpu|writeBackData[12]~279_combout ;
wire \cpu|writeBackData~21_combout ;
wire \cpu|PCplusImm~21_combout ;
wire \cpu|PCplusImm~22_combout ;
wire \cpu|Add6~17 ;
wire \cpu|Add6~19 ;
wire \cpu|Add6~21 ;
wire \cpu|Add6~22_combout ;
wire \cpu|writeBackData[12]~276_combout ;
wire \cpu|cycles[1]~31_combout ;
wire \cpu|cycles[1]~32 ;
wire \cpu|cycles[2]~33_combout ;
wire \cpu|cycles[2]~34 ;
wire \cpu|cycles[3]~36 ;
wire \cpu|cycles[4]~37_combout ;
wire \cpu|cycles[4]~38 ;
wire \cpu|cycles[5]~40 ;
wire \cpu|cycles[6]~42 ;
wire \cpu|cycles[7]~43_combout ;
wire \cpu|cycles[7]~44 ;
wire \cpu|cycles[8]~46 ;
wire \cpu|cycles[9]~47_combout ;
wire \cpu|cycles[9]~48 ;
wire \cpu|cycles[10]~50 ;
wire \cpu|cycles[11]~51_combout ;
wire \cpu|cycles[11]~52 ;
wire \cpu|cycles[12]~53_combout ;
wire \cpu|writeBackData[12]~277_combout ;
wire \cpu|writeBackData[12]~278_combout ;
wire \cpu|writeBackData[12]~283_combout ;
wire \cpu|registerFile[15][12]~regout ;
wire \cpu|registerFile[14][12]~regout ;
wire \cpu|registerFile[13][12]~regout ;
wire \cpu|registerFile[12][12]~regout ;
wire \cpu|Mux51~17_combout ;
wire \cpu|Mux51~18_combout ;
wire \cpu|registerFile[2][12]~regout ;
wire \cpu|Mux51~15_combout ;
wire \cpu|registerFile[11][12]~regout ;
wire \cpu|registerFile[9][12]~regout ;
wire \cpu|Mux51~13_combout ;
wire \cpu|Mux51~16_combout ;
wire \cpu|Mux51~19_combout ;
wire \cpu|registerFile[31][12]~regout ;
wire \cpu|registerFile[19][12]~regout ;
wire \cpu|registerFile[27][12]~regout ;
wire \cpu|Mux51~7_combout ;
wire \cpu|registerFile[23][12]~regout ;
wire \cpu|Mux51~8_combout ;
wire \cpu|registerFile[16][12]~regout ;
wire \cpu|registerFile[20][12]~regout ;
wire \cpu|Mux51~4_combout ;
wire \cpu|registerFile[24][12]~regout ;
wire \cpu|registerFile[28][12]~regout ;
wire \cpu|Mux51~5_combout ;
wire \cpu|Mux51~6_combout ;
wire \cpu|Mux51~9_combout ;
wire \cpu|Mux51~20_combout ;
wire \cpu|mem_wdata[28]~17_combout ;
wire \cpu|mem_wdata[28]~18_combout ;
wire \cpu|mem_wdata[29]~22_combout ;
wire \cpu|mem_wdata[30]~26_combout ;
wire \cpu|cycles[12]~54 ;
wire \cpu|cycles[13]~55_combout ;
wire \cpu|cycles[13]~56 ;
wire \cpu|cycles[14]~57_combout ;
wire \cpu|cycles[14]~58 ;
wire \cpu|cycles[15]~59_combout ;
wire \cpu|cycles[15]~60 ;
wire \cpu|cycles[16]~61_combout ;
wire \cpu|cycles[16]~62 ;
wire \cpu|cycles[17]~63_combout ;
wire \cpu|cycles[17]~64 ;
wire \cpu|cycles[18]~65_combout ;
wire \cpu|cycles[18]~66 ;
wire \cpu|cycles[19]~68 ;
wire \cpu|cycles[20]~69_combout ;
wire \cpu|cycles[20]~70 ;
wire \cpu|cycles[21]~72 ;
wire \cpu|cycles[22]~74 ;
wire \cpu|cycles[23]~75_combout ;
wire \cpu|cycles[23]~76 ;
wire \cpu|cycles[24]~78 ;
wire \cpu|cycles[25]~79_combout ;
wire \cpu|cycles[25]~80 ;
wire \cpu|cycles[26]~82 ;
wire \cpu|cycles[27]~83_combout ;
wire \cpu|cycles[27]~84 ;
wire \cpu|cycles[28]~86 ;
wire \cpu|cycles[29]~87_combout ;
wire \cpu|cycles[29]~88 ;
wire \cpu|cycles[30]~89_combout ;
wire \cpu|cycles[30]~90 ;
wire \cpu|cycles[31]~91_combout ;
wire \cpu|writeBackData[31]~109_combout ;
wire \cpu|Equal11~0_combout ;
wire \cpu|LOAD_sign~0_combout ;
wire \cpu|writeBackData~306_combout ;
wire \cpu|writeBackData[31]~108_combout ;
wire \cpu|writeBackData[31]~115_combout ;
wire \cpu|registerFile[11][31]~regout ;
wire \cpu|registerFile[10][31]~regout ;
wire \cpu|registerFile[8][31]~regout ;
wire \cpu|Mux32~10_combout ;
wire \cpu|Mux32~11_combout ;
wire \cpu|registerFile[13][31]~regout ;
wire \cpu|registerFile[12][31]~regout ;
wire \cpu|Mux32~17_combout ;
wire \cpu|registerFile[15][31]~regout ;
wire \cpu|Mux32~18_combout ;
wire \cpu|Mux32~19_combout ;
wire \cpu|Mux32~20_combout ;
wire \cpu|mem_wdata[31]~28_combout ;
wire \cpu|mem_wdata[31]~29_combout ;
wire \cpu|writeBackData[22]~186_combout ;
wire \cpu|writeBackData[22]~187_combout ;
wire \cpu|writeBackData[22]~188_combout ;
wire \cpu|writeBackData[22]~181_combout ;
wire \cpu|PC[22]~18_combout ;
wire \cpu|PCplus4[17]~31 ;
wire \cpu|PCplus4[18]~33 ;
wire \cpu|PCplus4[19]~35 ;
wire \cpu|PCplus4[20]~36_combout ;
wire \cpu|PC[20]~14_combout ;
wire \cpu|aluPlus[20]~40_combout ;
wire \cpu|PCplus4[20]~37 ;
wire \cpu|PCplus4[21]~39 ;
wire \cpu|PCplus4[22]~40_combout ;
wire \cpu|writeBackData[22]~184_combout ;
wire \cpu|writeBackData[22]~185_combout ;
wire \cpu|writeBackData[22]~189_combout ;
wire \cpu|registerFile[31][22]~regout ;
wire \cpu|Mux9~8_combout ;
wire \cpu|registerFile[29][22]~regout ;
wire \cpu|registerFile[25][22]~regout ;
wire \cpu|registerFile[21][22]~regout ;
wire \cpu|registerFile[17][22]~regout ;
wire \cpu|Mux9~0_combout ;
wire \cpu|Mux9~1_combout ;
wire \cpu|registerFile[22][22]~regout ;
wire \cpu|Mux9~3_combout ;
wire \cpu|Mux9~6_combout ;
wire \cpu|Mux9~9_combout ;
wire \cpu|Mux9~20_combout ;
wire \cpu|writeBackData[21]~194_combout ;
wire \cpu|writeBackData[21]~197_combout ;
wire \cpu|writeBackData[21]~198_combout ;
wire \cpu|registerFile[21][21]~regout ;
wire \cpu|registerFile[29][21]~regout ;
wire \cpu|registerFile[25][21]~regout ;
wire \cpu|registerFile[17][21]~regout ;
wire \cpu|Mux10~0_combout ;
wire \cpu|Mux10~1_combout ;
wire \cpu|registerFile[30][21]~regout ;
wire \cpu|registerFile[26][21]~regout ;
wire \cpu|Mux10~3_combout ;
wire \cpu|registerFile[24][21]~regout ;
wire \cpu|registerFile[28][21]~regout ;
wire \cpu|Mux10~5_combout ;
wire \cpu|Mux10~6_combout ;
wire \cpu|Mux10~9_combout ;
wire \cpu|registerFile[1][21]~regout ;
wire \cpu|registerFile[3][21]~regout ;
wire \cpu|Mux10~14_combout ;
wire \cpu|Mux10~15_combout ;
wire \cpu|Mux10~16_combout ;
wire \cpu|registerFile[15][21]~regout ;
wire \cpu|registerFile[14][21]~regout ;
wire \cpu|Mux10~18_combout ;
wire \cpu|registerFile[7][21]~regout ;
wire \cpu|registerFile[6][21]~regout ;
wire \cpu|Mux10~11_combout ;
wire \cpu|Mux10~19_combout ;
wire \cpu|Mux10~20_combout ;
wire \cpu|Add2~39 ;
wire \cpu|Add2~41 ;
wire \cpu|Add2~43 ;
wire \cpu|Add2~45 ;
wire \cpu|Add2~47 ;
wire \cpu|Add2~49 ;
wire \cpu|Add2~50_combout ;
wire \cpu|writeBackData[25]~160_combout ;
wire \cpu|writeBackData[25]~161_combout ;
wire \cpu|writeBackData[25]~162_combout ;
wire \cpu|writeBackData[25]~157_combout ;
wire \cpu|writeBackData[25]~158_combout ;
wire \cpu|writeBackData[25]~163_combout ;
wire \cpu|registerFile[15][25]~regout ;
wire \cpu|registerFile[12][25]~regout ;
wire \cpu|Mux6~17_combout ;
wire \cpu|Mux6~18_combout ;
wire \cpu|Mux6~11_combout ;
wire \cpu|Mux6~19_combout ;
wire \cpu|Mux6~20_combout ;
wire \cpu|aluReg[23]~39_combout ;
wire \cpu|aluReg[24]~15_combout ;
wire \cpu|registerFile[31][24]~regout ;
wire \cpu|registerFile[27][24]~regout ;
wire \cpu|registerFile[23][24]~regout ;
wire \cpu|registerFile[19][24]~regout ;
wire \cpu|Mux7~7_combout ;
wire \cpu|Mux7~8_combout ;
wire \cpu|registerFile[28][24]~regout ;
wire \cpu|registerFile[20][24]~regout ;
wire \cpu|registerFile[24][24]~regout ;
wire \cpu|Mux7~4_combout ;
wire \cpu|Mux7~5_combout ;
wire \cpu|Mux7~6_combout ;
wire \cpu|Mux7~9_combout ;
wire \cpu|registerFile[15][24]~regout ;
wire \cpu|registerFile[14][24]~regout ;
wire \cpu|Mux7~18_combout ;
wire \cpu|registerFile[6][24]~regout ;
wire \cpu|registerFile[5][24]~regout ;
wire \cpu|registerFile[4][24]~regout ;
wire \cpu|Mux7~12_combout ;
wire \cpu|Mux7~13_combout ;
wire \cpu|registerFile[2][24]~regout ;
wire \cpu|Mux7~15_combout ;
wire \cpu|Mux7~16_combout ;
wire \cpu|registerFile[10][24]~regout ;
wire \cpu|registerFile[8][24]~regout ;
wire \cpu|Mux7~10_combout ;
wire \cpu|Mux7~11_combout ;
wire \cpu|Mux7~19_combout ;
wire \cpu|Mux7~20_combout ;
wire \cpu|aluIn2[23]~10_combout ;
wire \cpu|aluPlus[22]~45 ;
wire \cpu|aluPlus[23]~47 ;
wire \cpu|aluPlus[24]~48_combout ;
wire \cpu|writeBackData[24]~168_combout ;
wire \cpu|writeBackData[24]~169_combout ;
wire \cpu|writeBackData[24]~170_combout ;
wire \cpu|writeBackData[24]~171_combout ;
wire \cpu|registerFile[11][24]~regout ;
wire \cpu|registerFile[9][24]~regout ;
wire \cpu|Mux39~12_combout ;
wire \cpu|Mux39~13_combout ;
wire \cpu|Mux39~15_combout ;
wire \cpu|Mux39~16_combout ;
wire \cpu|Mux39~10_combout ;
wire \cpu|Mux39~11_combout ;
wire \cpu|Mux39~19_combout ;
wire \cpu|registerFile[22][24]~regout ;
wire \cpu|registerFile[18][24]~regout ;
wire \cpu|Mux39~2_combout ;
wire \cpu|registerFile[26][24]~regout ;
wire \cpu|registerFile[30][24]~regout ;
wire \cpu|Mux39~3_combout ;
wire \cpu|Mux39~6_combout ;
wire \cpu|registerFile[21][24]~regout ;
wire \cpu|registerFile[29][24]~regout ;
wire \cpu|Mux39~1_combout ;
wire \cpu|Mux39~9_combout ;
wire \cpu|Mux39~20_combout ;
wire \cpu|mem_wdata[24]~1_combout ;
wire \cpu|mem_wdata[24]~2_combout ;
wire \cpu|mem_wdata[25]~5_combout ;
wire \cpu|mem_wdata[25]~6_combout ;
wire \cpu|mem_wdata[26]~10_combout ;
wire \cpu|Decoder0~17_combout ;
wire \cpu|Decoder0~37_combout ;
wire \cpu|registerFile[5][27]~regout ;
wire \cpu|registerFile[4][27]~regout ;
wire \cpu|Mux4~10_combout ;
wire \cpu|registerFile[7][27]~regout ;
wire \cpu|registerFile[6][27]~regout ;
wire \cpu|Mux4~11_combout ;
wire \cpu|registerFile[11][27]~regout ;
wire \cpu|registerFile[9][27]~regout ;
wire \cpu|registerFile[8][27]~regout ;
wire \cpu|registerFile[10][27]~regout ;
wire \cpu|Mux4~12_combout ;
wire \cpu|Mux4~13_combout ;
wire \cpu|Mux4~16_combout ;
wire \cpu|Mux4~19_combout ;
wire \cpu|registerFile[26][27]~regout ;
wire \cpu|registerFile[30][27]~regout ;
wire \cpu|registerFile[22][27]~regout ;
wire \cpu|registerFile[18][27]~regout ;
wire \cpu|Mux4~2_combout ;
wire \cpu|Mux4~3_combout ;
wire \cpu|registerFile[28][27]~regout ;
wire \cpu|registerFile[20][27]~regout ;
wire \cpu|registerFile[16][27]~regout ;
wire \cpu|Mux4~4_combout ;
wire \cpu|Mux4~5_combout ;
wire \cpu|Mux4~6_combout ;
wire \cpu|registerFile[29][27]~regout ;
wire \cpu|registerFile[21][27]~regout ;
wire \cpu|registerFile[17][27]~regout ;
wire \cpu|registerFile[25][27]~regout ;
wire \cpu|Mux4~0_combout ;
wire \cpu|Mux4~1_combout ;
wire \cpu|Mux4~9_combout ;
wire \cpu|Mux4~20_combout ;
wire \cpu|writeBackData[27]~143_combout ;
wire \cpu|writeBackData[27]~140_combout ;
wire \cpu|writeBackData[27]~141_combout ;
wire \cpu|writeBackData[27]~142_combout ;
wire \cpu|writeBackData[27]~147_combout ;
wire \cpu|registerFile[1][27]~regout ;
wire \cpu|registerFile[3][27]~regout ;
wire \cpu|Mux36~14_combout ;
wire \cpu|registerFile[2][27]~regout ;
wire \cpu|Mux36~15_combout ;
wire \cpu|Mux36~12_combout ;
wire \cpu|Mux36~13_combout ;
wire \cpu|Mux36~16_combout ;
wire \cpu|registerFile[12][27]~regout ;
wire \cpu|registerFile[13][27]~regout ;
wire \cpu|Mux36~17_combout ;
wire \cpu|Mux36~18_combout ;
wire \cpu|Mux36~10_combout ;
wire \cpu|Mux36~11_combout ;
wire \cpu|Mux36~19_combout ;
wire \cpu|Mux36~1_combout ;
wire \cpu|registerFile[31][27]~regout ;
wire \cpu|registerFile[19][27]~regout ;
wire \cpu|registerFile[23][27]~regout ;
wire \cpu|Mux36~7_combout ;
wire \cpu|Mux36~8_combout ;
wire \cpu|Mux36~9_combout ;
wire \cpu|Mux36~20_combout ;
wire \cpu|mem_wdata[27]~13_combout ;
wire \cpu|mem_wdata[27]~14_combout ;
wire \cpu|instr[11]~feeder_combout ;
wire \cpu|Decoder0~20_combout ;
wire \cpu|registerFile[25][23]~regout ;
wire \cpu|registerFile[17][23]~regout ;
wire \cpu|Mux8~0_combout ;
wire \cpu|registerFile[21][23]~regout ;
wire \cpu|Mux8~1_combout ;
wire \cpu|registerFile[28][23]~regout ;
wire \cpu|registerFile[24][23]~regout ;
wire \cpu|registerFile[16][23]~regout ;
wire \cpu|registerFile[20][23]~regout ;
wire \cpu|Mux8~4_combout ;
wire \cpu|Mux8~5_combout ;
wire \cpu|Mux8~6_combout ;
wire \cpu|Mux8~9_combout ;
wire \cpu|Mux8~20_combout ;
wire \cpu|writeBackData[23]~176_combout ;
wire \cpu|writeBackData[23]~172_combout ;
wire \cpu|PC[23]~20_combout ;
wire \cpu|aluPlus[23]~46_combout ;
wire \cpu|PCplus4[22]~41 ;
wire \cpu|PCplus4[23]~42_combout ;
wire \cpu|writeBackData[23]~175_combout ;
wire \cpu|writeBackData[23]~180_combout ;
wire \cpu|registerFile[29][23]~regout ;
wire \cpu|Mux40~1_combout ;
wire \cpu|Mux40~4_combout ;
wire \cpu|Mux40~5_combout ;
wire \cpu|Mux40~6_combout ;
wire \cpu|Mux40~9_combout ;
wire \cpu|registerFile[15][23]~regout ;
wire \cpu|registerFile[14][23]~regout ;
wire \cpu|Mux40~18_combout ;
wire \cpu|registerFile[9][23]~regout ;
wire \cpu|registerFile[11][23]~regout ;
wire \cpu|registerFile[10][23]~regout ;
wire \cpu|registerFile[8][23]~regout ;
wire \cpu|Mux40~10_combout ;
wire \cpu|Mux40~11_combout ;
wire \cpu|Mux40~19_combout ;
wire \cpu|Mux40~20_combout ;
wire \cpu|mem_wdata[23]~30_combout ;
wire \cpu|registerFile[9][13]~regout ;
wire \cpu|registerFile[11][13]~regout ;
wire \cpu|Mux18~13_combout ;
wire \cpu|registerFile[2][13]~regout ;
wire \cpu|Mux18~15_combout ;
wire \cpu|Mux18~16_combout ;
wire \cpu|registerFile[7][13]~regout ;
wire \cpu|registerFile[4][13]~regout ;
wire \cpu|registerFile[5][13]~regout ;
wire \cpu|Mux18~10_combout ;
wire \cpu|Mux18~11_combout ;
wire \cpu|registerFile[15][13]~regout ;
wire \cpu|registerFile[14][13]~regout ;
wire \cpu|Mux18~18_combout ;
wire \cpu|Mux18~19_combout ;
wire \cpu|registerFile[17][13]~regout ;
wire \cpu|registerFile[25][13]~regout ;
wire \cpu|Mux18~0_combout ;
wire \cpu|registerFile[21][13]~regout ;
wire \cpu|registerFile[29][13]~regout ;
wire \cpu|Mux18~1_combout ;
wire \cpu|registerFile[22][13]~regout ;
wire \cpu|registerFile[18][13]~regout ;
wire \cpu|Mux18~2_combout ;
wire \cpu|registerFile[30][13]~regout ;
wire \cpu|Mux18~3_combout ;
wire \cpu|Mux18~6_combout ;
wire \cpu|Mux18~9_combout ;
wire \cpu|Mux18~20_combout ;
wire \cpu|aluIn2[11]~22_combout ;
wire \cpu|aluIn2[10]~23_combout ;
wire \cpu|aluIn2[9]~24_combout ;
wire \cpu|aluIn2[8]~25_combout ;
wire \cpu|registerFile[2][6]~regout ;
wire \cpu|Mux25~15_combout ;
wire \cpu|registerFile[7][6]~regout ;
wire \cpu|registerFile[6][6]~regout ;
wire \cpu|registerFile[4][6]~regout ;
wire \cpu|registerFile[5][6]~regout ;
wire \cpu|Mux25~12_combout ;
wire \cpu|Mux25~13_combout ;
wire \cpu|Mux25~16_combout ;
wire \cpu|registerFile[11][6]~regout ;
wire \cpu|registerFile[9][6]~regout ;
wire \cpu|Mux25~11_combout ;
wire \cpu|Mux25~19_combout ;
wire \cpu|registerFile[29][6]~regout ;
wire \cpu|registerFile[25][6]~regout ;
wire \cpu|registerFile[17][6]~regout ;
wire \cpu|Mux25~0_combout ;
wire \cpu|Mux25~1_combout ;
wire \cpu|registerFile[18][6]~regout ;
wire \cpu|Mux25~2_combout ;
wire \cpu|registerFile[30][6]~regout ;
wire \cpu|Mux25~3_combout ;
wire \cpu|Mux25~6_combout ;
wire \cpu|registerFile[27][6]~regout ;
wire \cpu|registerFile[31][6]~regout ;
wire \cpu|Mux25~8_combout ;
wire \cpu|Mux25~9_combout ;
wire \cpu|Mux25~20_combout ;
wire \cpu|aluIn2[3]~30_combout ;
wire \cpu|aluIn2[2]~31_combout ;
wire \cpu|aluIn2[1]~32_combout ;
wire \cpu|registerFile[5][0]~regout ;
wire \cpu|registerFile[4][0]~regout ;
wire \cpu|Mux31~12_combout ;
wire \cpu|registerFile[6][0]~regout ;
wire \cpu|Mux31~13_combout ;
wire \cpu|registerFile[1][0]~regout ;
wire \cpu|Mux31~14_combout ;
wire \cpu|Mux31~15_combout ;
wire \cpu|Mux31~16_combout ;
wire \cpu|registerFile[8][0]~regout ;
wire \cpu|Mux31~10_combout ;
wire \cpu|registerFile[11][0]~regout ;
wire \cpu|Mux31~11_combout ;
wire \cpu|Mux31~19_combout ;
wire \cpu|Mux31~20_combout ;
wire \cpu|Add2~1 ;
wire \cpu|Add2~3 ;
wire \cpu|Add2~5 ;
wire \cpu|Add2~7 ;
wire \cpu|Add2~9 ;
wire \cpu|Add2~11 ;
wire \cpu|Add2~13 ;
wire \cpu|Add2~15 ;
wire \cpu|Add2~17 ;
wire \cpu|Add2~18_combout ;
wire \cpu|writeBackData[9]~95_combout ;
wire \cpu|writeBackData[9]~96_combout ;
wire \cpu|writeBackData[9]~97_combout ;
wire \cpu|writeBackData[9]~94_combout ;
wire \cpu|writeBackData[9]~98_combout ;
wire \cpu|registerFile[5][9]~regout ;
wire \cpu|registerFile[4][9]~regout ;
wire \cpu|Mux22~10_combout ;
wire \cpu|registerFile[7][9]~regout ;
wire \cpu|registerFile[6][9]~regout ;
wire \cpu|Mux22~11_combout ;
wire \cpu|registerFile[3][9]~regout ;
wire \cpu|registerFile[1][9]~regout ;
wire \cpu|Mux22~14_combout ;
wire \cpu|Mux22~15_combout ;
wire \cpu|Mux22~16_combout ;
wire \cpu|Mux22~19_combout ;
wire \cpu|Mux22~20_combout ;
wire \cpu|registerFile[27][5]~regout ;
wire \cpu|Mux26~7_combout ;
wire \cpu|registerFile[23][5]~regout ;
wire \cpu|Mux26~8_combout ;
wire \cpu|registerFile[22][5]~regout ;
wire \cpu|Mux26~2_combout ;
wire \cpu|registerFile[30][5]~regout ;
wire \cpu|registerFile[26][5]~regout ;
wire \cpu|Mux26~3_combout ;
wire \cpu|registerFile[28][5]~regout ;
wire \cpu|registerFile[24][5]~regout ;
wire \cpu|registerFile[20][5]~regout ;
wire \cpu|Mux26~4_combout ;
wire \cpu|Mux26~5_combout ;
wire \cpu|Mux26~6_combout ;
wire \cpu|Mux26~9_combout ;
wire \cpu|registerFile[12][5]~regout ;
wire \cpu|registerFile[13][5]~regout ;
wire \cpu|Mux26~17_combout ;
wire \cpu|Mux26~18_combout ;
wire \cpu|registerFile[2][5]~regout ;
wire \cpu|Mux26~15_combout ;
wire \cpu|Mux26~16_combout ;
wire \cpu|registerFile[7][5]~regout ;
wire \cpu|registerFile[6][5]~regout ;
wire \cpu|Mux26~11_combout ;
wire \cpu|Mux26~19_combout ;
wire \cpu|Mux26~20_combout ;
wire \cpu|aluIn2[4]~29_combout ;
wire \cpu|writeBackData[2]~31_combout ;
wire \cpu|PCplus4[2]~0_combout ;
wire \cpu|writeBackData[2]~32_combout ;
wire \cpu|writeBackData[2]~33_combout ;
wire \cpu|writeBackData[2]~36_combout ;
wire \cpu|writeBackData[2]~37_combout ;
wire \cpu|registerFile[11][2]~regout ;
wire \cpu|registerFile[9][2]~regout ;
wire \cpu|Mux29~11_combout ;
wire \cpu|registerFile[1][2]~regout ;
wire \cpu|registerFile[3][2]~regout ;
wire \cpu|Mux29~14_combout ;
wire \cpu|registerFile[2][2]~regout ;
wire \cpu|Mux29~15_combout ;
wire \cpu|Mux29~16_combout ;
wire \cpu|Mux29~19_combout ;
wire \cpu|registerFile[29][2]~regout ;
wire \cpu|registerFile[25][2]~regout ;
wire \cpu|registerFile[17][2]~regout ;
wire \cpu|registerFile[21][2]~regout ;
wire \cpu|Mux29~0_combout ;
wire \cpu|Mux29~1_combout ;
wire \cpu|registerFile[23][2]~regout ;
wire \cpu|Mux29~7_combout ;
wire \cpu|registerFile[27][2]~regout ;
wire \cpu|Mux29~8_combout ;
wire \cpu|Mux29~9_combout ;
wire \cpu|Mux29~20_combout ;
wire \cpu|writeBackData~302_combout ;
wire \cpu|writeBackData~12_combout ;
wire \cpu|writeBackData[1]~17_combout ;
wire \cpu|writeBackData[1]~18_combout ;
wire \cpu|writeBackData[1]~19_combout ;
wire \cpu|aluIn2[0]~1_combout ;
wire \cpu|aluPlus[0]~1 ;
wire \cpu|aluPlus[1]~2_combout ;
wire \cpu|PCplusImm~0_combout ;
wire \cpu|Add6~0_combout ;
wire \cpu|PC~22_combout ;
wire \cpu|PC~23_combout ;
wire \cpu|writeBackData[1]~20_combout ;
wire \cpu|writeBackData[1]~22_combout ;
wire \cpu|writeBackData[1]~26_combout ;
wire \cpu|writeBackData[1]~27_combout ;
wire \cpu|registerFile[5][1]~regout ;
wire \cpu|Mux30~10_combout ;
wire \cpu|registerFile[7][1]~regout ;
wire \cpu|registerFile[6][1]~regout ;
wire \cpu|Mux30~11_combout ;
wire \cpu|registerFile[9][1]~regout ;
wire \cpu|registerFile[11][1]~regout ;
wire \cpu|Mux30~13_combout ;
wire \cpu|Mux30~16_combout ;
wire \cpu|Mux30~19_combout ;
wire \cpu|registerFile[26][1]~regout ;
wire \cpu|registerFile[30][1]~regout ;
wire \cpu|registerFile[18][1]~regout ;
wire \cpu|registerFile[22][1]~regout ;
wire \cpu|Mux30~2_combout ;
wire \cpu|Mux30~3_combout ;
wire \cpu|Mux30~6_combout ;
wire \cpu|registerFile[27][1]~regout ;
wire \cpu|registerFile[19][1]~regout ;
wire \cpu|Mux30~7_combout ;
wire \cpu|registerFile[23][1]~regout ;
wire \cpu|registerFile[31][1]~regout ;
wire \cpu|Mux30~8_combout ;
wire \cpu|Mux30~9_combout ;
wire \cpu|Mux30~20_combout ;
wire \cpu|aluPlus[1]~3 ;
wire \cpu|aluPlus[2]~5 ;
wire \cpu|aluPlus[3]~7 ;
wire \cpu|aluPlus[4]~9 ;
wire \cpu|aluPlus[5]~11 ;
wire \cpu|aluPlus[6]~13 ;
wire \cpu|aluPlus[7]~15 ;
wire \cpu|aluPlus[8]~17 ;
wire \cpu|aluPlus[9]~19 ;
wire \cpu|aluPlus[10]~21 ;
wire \cpu|aluPlus[11]~23 ;
wire \cpu|aluPlus[12]~25 ;
wire \cpu|aluPlus[13]~27 ;
wire \cpu|aluPlus[14]~28_combout ;
wire \cpu|Add6~27 ;
wire \cpu|Add6~28_combout ;
wire \cpu|writeBackData[15]~250_combout ;
wire \cpu|Equal4~4_combout ;
wire \cpu|writeBackData~249_combout ;
wire \cpu|writeBackData[15]~251_combout ;
wire \cpu|writeBackData~305_combout ;
wire \cpu|writeBackData[15]~252_combout ;
wire \cpu|aluReg[11]~12_combout ;
wire \cpu|aluReg[12]~23_combout ;
wire \cpu|aluReg[13]~26_combout ;
wire \cpu|aluReg[14]~29_combout ;
wire \cpu|aluReg[15]~31_combout ;
wire \cpu|writeBackData[15]~246_combout ;
wire \cpu|aluIn2[15]~18_combout ;
wire \cpu|writeBackData[15]~247_combout ;
wire \cpu|writeBackData[15]~244_combout ;
wire \cpu|writeBackData[15]~248_combout ;
wire \cpu|writeBackData[15]~253_combout ;
wire \cpu|registerFile[22][15]~regout ;
wire \cpu|registerFile[26][15]~regout ;
wire \cpu|registerFile[18][15]~regout ;
wire \cpu|Mux48~2_combout ;
wire \cpu|Mux48~3_combout ;
wire \cpu|registerFile[28][15]~regout ;
wire \cpu|registerFile[20][15]~regout ;
wire \cpu|registerFile[24][15]~regout ;
wire \cpu|registerFile[16][15]~regout ;
wire \cpu|Mux48~4_combout ;
wire \cpu|Mux48~5_combout ;
wire \cpu|Mux48~6_combout ;
wire \cpu|Mux48~7_combout ;
wire \cpu|registerFile[31][15]~regout ;
wire \cpu|Mux48~8_combout ;
wire \cpu|Mux48~0_combout ;
wire \cpu|registerFile[29][15]~regout ;
wire \cpu|Mux48~1_combout ;
wire \cpu|Mux48~9_combout ;
wire \cpu|Mux48~14_combout ;
wire \cpu|Mux48~15_combout ;
wire \cpu|registerFile[6][15]~regout ;
wire \cpu|Mux48~12_combout ;
wire \cpu|Mux48~13_combout ;
wire \cpu|Mux48~16_combout ;
wire \cpu|Mux48~18_combout ;
wire \cpu|registerFile[9][15]~regout ;
wire \cpu|registerFile[11][15]~regout ;
wire \cpu|registerFile[10][15]~regout ;
wire \cpu|registerFile[8][15]~regout ;
wire \cpu|Mux48~10_combout ;
wire \cpu|Mux48~11_combout ;
wire \cpu|Mux48~19_combout ;
wire \cpu|Mux48~20_combout ;
wire \cpu|mem_wdata[15]~31_combout ;
wire \cpu|PCplusImm~8_combout ;
wire \cpu|PCplusImm~6_combout ;
wire \cpu|Add6~11 ;
wire \cpu|Add6~13 ;
wire \cpu|Add6~15 ;
wire \cpu|Add6~16_combout ;
wire \cpu|PC[9]~6_combout ;
wire \cpu|aluPlus[9]~18_combout ;
wire \cpu|Add6~12_combout ;
wire \cpu|PC[7]~5_combout ;
wire \cpu|aluPlus[7]~14_combout ;
wire \cpu|PCplusImm~1_combout ;
wire \cpu|Add6~1 ;
wire \cpu|Add6~3 ;
wire \cpu|Add6~4_combout ;
wire \cpu|PC[3]~1_combout ;
wire \cpu|aluPlus[3]~6_combout ;
wire \cpu|PCplus4[2]~1 ;
wire \cpu|PCplus4[3]~3 ;
wire \cpu|PCplus4[4]~5 ;
wire \cpu|PCplus4[5]~7 ;
wire \cpu|PCplus4[6]~9 ;
wire \cpu|PCplus4[7]~11 ;
wire \cpu|PCplus4[8]~13 ;
wire \cpu|PCplus4[9]~15 ;
wire \cpu|PCplus4[10]~17 ;
wire \cpu|PCplus4[11]~18_combout ;
wire \cpu|Add6~20_combout ;
wire \cpu|PC[11]~13_combout ;
wire \cpu|aluPlus[11]~22_combout ;
wire \cpu|PCplus4[11]~19 ;
wire \cpu|PCplus4[12]~20_combout ;
wire \cpu|PC[12]~15_combout ;
wire \cpu|aluPlus[12]~24_combout ;
wire \cpu|Add6~23 ;
wire \cpu|Add6~24_combout ;
wire \cpu|PC[13]~17_combout ;
wire \cpu|aluPlus[13]~26_combout ;
wire \cpu|PCplus4[12]~21 ;
wire \cpu|PCplus4[13]~23 ;
wire \cpu|PCplus4[14]~25 ;
wire \cpu|PCplus4[15]~26_combout ;
wire \cpu|PC[15]~21_combout ;
wire \cpu|aluPlus[15]~30_combout ;
wire \cpu|Add6~29 ;
wire \cpu|Add6~30_combout ;
wire \cpu|PC[16]~8_combout ;
wire \cpu|aluPlus[16]~32_combout ;
wire \cpu|Add6~31 ;
wire \cpu|Add6~33 ;
wire \cpu|Add6~34_combout ;
wire \cpu|PC[18]~10_combout ;
wire \cpu|aluPlus[18]~36_combout ;
wire \cpu|PCplus4[18]~32_combout ;
wire \cpu|writeBackData[18]~217_combout ;
wire \cpu|writeBackData[18]~220_combout ;
wire \cpu|aluReg[21]~25_combout ;
wire \cpu|aluReg[20]~22_combout ;
wire \cpu|writeBackData[20]~203_combout ;
wire \cpu|Add2~40_combout ;
wire \cpu|writeBackData[20]~204_combout ;
wire \cpu|writeBackData[20]~205_combout ;
wire \cpu|writeBackData[20]~206_combout ;
wire \cpu|writeBackData[20]~199_combout ;
wire \cpu|PCplusImm~12_combout ;
wire \cpu|PCplusImm~13_combout ;
wire \cpu|Add6~35 ;
wire \cpu|Add6~37 ;
wire \cpu|Add6~38_combout ;
wire \cpu|writeBackData[20]~200_combout ;
wire \cpu|writeBackData[20]~201_combout ;
wire \cpu|writeBackData[20]~202_combout ;
wire \cpu|writeBackData[20]~207_combout ;
wire \cpu|registerFile[15][20]~regout ;
wire \cpu|registerFile[14][20]~regout ;
wire \cpu|Mux11~18_combout ;
wire \cpu|registerFile[11][20]~regout ;
wire \cpu|registerFile[10][20]~regout ;
wire \cpu|Mux11~10_combout ;
wire \cpu|Mux11~11_combout ;
wire \cpu|Mux11~19_combout ;
wire \cpu|registerFile[17][20]~regout ;
wire \cpu|registerFile[21][20]~regout ;
wire \cpu|Mux11~0_combout ;
wire \cpu|registerFile[25][20]~regout ;
wire \cpu|registerFile[29][20]~regout ;
wire \cpu|Mux11~1_combout ;
wire \cpu|registerFile[22][20]~regout ;
wire \cpu|registerFile[30][20]~regout ;
wire \cpu|Mux11~3_combout ;
wire \cpu|registerFile[28][20]~regout ;
wire \cpu|registerFile[16][20]~regout ;
wire \cpu|Mux11~4_combout ;
wire \cpu|Mux11~5_combout ;
wire \cpu|Mux11~6_combout ;
wire \cpu|Mux11~9_combout ;
wire \cpu|Mux11~20_combout ;
wire \cpu|aluReg[19]~20_combout ;
wire \cpu|aluReg[17]~16_combout ;
wire \cpu|aluReg[18]~18_combout ;
wire \cpu|registerFile[25][16]~regout ;
wire \cpu|registerFile[29][16]~regout ;
wire \cpu|registerFile[21][16]~regout ;
wire \cpu|Mux15~0_combout ;
wire \cpu|Mux15~1_combout ;
wire \cpu|registerFile[22][16]~regout ;
wire \cpu|registerFile[26][16]~regout ;
wire \cpu|registerFile[18][16]~regout ;
wire \cpu|Mux15~2_combout ;
wire \cpu|Mux15~3_combout ;
wire \cpu|registerFile[28][16]~regout ;
wire \cpu|registerFile[20][16]~regout ;
wire \cpu|registerFile[24][16]~regout ;
wire \cpu|Mux15~4_combout ;
wire \cpu|Mux15~5_combout ;
wire \cpu|Mux15~6_combout ;
wire \cpu|Mux15~9_combout ;
wire \cpu|Mux15~20_combout ;
wire \cpu|aluIn2[13]~20_combout ;
wire \cpu|registerFile[9][10]~regout ;
wire \cpu|registerFile[11][10]~regout ;
wire \cpu|registerFile[10][10]~regout ;
wire \cpu|registerFile[8][10]~regout ;
wire \cpu|Mux21~10_combout ;
wire \cpu|Mux21~11_combout ;
wire \cpu|registerFile[12][10]~regout ;
wire \cpu|registerFile[13][10]~regout ;
wire \cpu|Mux21~17_combout ;
wire \cpu|registerFile[14][10]~regout ;
wire \cpu|Mux21~18_combout ;
wire \cpu|registerFile[3][10]~regout ;
wire \cpu|registerFile[1][10]~regout ;
wire \cpu|Mux21~14_combout ;
wire \cpu|registerFile[2][10]~regout ;
wire \cpu|Mux21~15_combout ;
wire \cpu|Mux21~16_combout ;
wire \cpu|Mux21~19_combout ;
wire \cpu|Mux21~20_combout ;
wire \cpu|Add2~19 ;
wire \cpu|Add2~21 ;
wire \cpu|Add2~23 ;
wire \cpu|Add2~25 ;
wire \cpu|Add2~27 ;
wire \cpu|Add2~29 ;
wire \cpu|Add2~31 ;
wire \cpu|Add2~33 ;
wire \cpu|Add2~35 ;
wire \cpu|Add2~36_combout ;
wire \cpu|writeBackData[18]~222_combout ;
wire \cpu|writeBackData[18]~223_combout ;
wire \cpu|writeBackData[18]~224_combout ;
wire \cpu|writeBackData[18]~225_combout ;
wire \cpu|registerFile[13][18]~regout ;
wire \cpu|Mux45~17_combout ;
wire \cpu|registerFile[14][18]~regout ;
wire \cpu|Mux45~18_combout ;
wire \cpu|Mux45~15_combout ;
wire \cpu|registerFile[9][18]~regout ;
wire \cpu|Mux45~13_combout ;
wire \cpu|Mux45~16_combout ;
wire \cpu|Mux45~19_combout ;
wire \cpu|registerFile[20][18]~regout ;
wire \cpu|registerFile[16][18]~regout ;
wire \cpu|Mux45~4_combout ;
wire \cpu|registerFile[24][18]~regout ;
wire \cpu|registerFile[28][18]~regout ;
wire \cpu|Mux45~5_combout ;
wire \cpu|Mux45~6_combout ;
wire \cpu|Mux45~0_combout ;
wire \cpu|Mux45~1_combout ;
wire \cpu|Mux45~9_combout ;
wire \cpu|Mux45~20_combout ;
wire \cpu|aluIn2[18]~15_combout ;
wire \cpu|Add2~37 ;
wire \cpu|Add2~38_combout ;
wire \cpu|writeBackData[19]~213_combout ;
wire \cpu|writeBackData[19]~214_combout ;
wire \cpu|writeBackData[19]~215_combout ;
wire \cpu|PCplus4[19]~34_combout ;
wire \cpu|writeBackData[19]~208_combout ;
wire \cpu|cycles[19]~67_combout ;
wire \cpu|Add6~36_combout ;
wire \cpu|writeBackData[19]~209_combout ;
wire \cpu|writeBackData[19]~210_combout ;
wire \cpu|writeBackData[19]~211_combout ;
wire \cpu|writeBackData[19]~216_combout ;
wire \cpu|registerFile[14][19]~regout ;
wire \cpu|Mux44~18_combout ;
wire \cpu|Mux44~10_combout ;
wire \cpu|registerFile[11][19]~regout ;
wire \cpu|Mux44~11_combout ;
wire \cpu|Mux44~19_combout ;
wire \cpu|registerFile[23][19]~regout ;
wire \cpu|Mux44~7_combout ;
wire \cpu|Mux44~8_combout ;
wire \cpu|Mux44~0_combout ;
wire \cpu|registerFile[29][19]~regout ;
wire \cpu|Mux44~1_combout ;
wire \cpu|Mux44~9_combout ;
wire \cpu|Mux44~20_combout ;
wire \cpu|mem_wdata[19]~12_combout ;
wire \cpu|Decoder0~18_combout ;
wire \cpu|registerFile[21][14]~regout ;
wire \cpu|Mux17~0_combout ;
wire \cpu|registerFile[25][14]~regout ;
wire \cpu|registerFile[29][14]~regout ;
wire \cpu|Mux17~1_combout ;
wire \cpu|registerFile[23][14]~regout ;
wire \cpu|registerFile[19][14]~regout ;
wire \cpu|Mux17~7_combout ;
wire \cpu|registerFile[27][14]~regout ;
wire \cpu|registerFile[31][14]~regout ;
wire \cpu|Mux17~8_combout ;
wire \cpu|registerFile[20][14]~regout ;
wire \cpu|registerFile[24][14]~regout ;
wire \cpu|Mux17~4_combout ;
wire \cpu|Mux17~5_combout ;
wire \cpu|registerFile[30][14]~regout ;
wire \cpu|registerFile[18][14]~regout ;
wire \cpu|registerFile[26][14]~regout ;
wire \cpu|Mux17~2_combout ;
wire \cpu|Mux17~3_combout ;
wire \cpu|Mux17~6_combout ;
wire \cpu|Mux17~9_combout ;
wire \cpu|registerFile[11][14]~regout ;
wire \cpu|registerFile[9][14]~regout ;
wire \cpu|Mux17~11_combout ;
wire \cpu|registerFile[12][14]~regout ;
wire \cpu|Mux17~17_combout ;
wire \cpu|registerFile[15][14]~regout ;
wire \cpu|Mux17~18_combout ;
wire \cpu|Mux17~19_combout ;
wire \cpu|Mux17~20_combout ;
wire \cpu|writeBackData[14]~259_combout ;
wire \cpu|writeBackData[14]~256_combout ;
wire \cpu|writeBackData[14]~257_combout ;
wire \cpu|writeBackData[14]~254_combout ;
wire \cpu|writeBackData[14]~255_combout ;
wire \cpu|writeBackData[14]~258_combout ;
wire \cpu|Add2~28_combout ;
wire \cpu|writeBackData[14]~260_combout ;
wire \cpu|writeBackData[14]~261_combout ;
wire \cpu|writeBackData[14]~262_combout ;
wire \cpu|writeBackData[14]~263_combout ;
wire \cpu|registerFile[2][14]~regout ;
wire \cpu|registerFile[3][14]~regout ;
wire \cpu|registerFile[1][14]~regout ;
wire \cpu|Mux49~14_combout ;
wire \cpu|Mux49~15_combout ;
wire \cpu|Mux49~13_combout ;
wire \cpu|Mux49~16_combout ;
wire \cpu|registerFile[5][14]~regout ;
wire \cpu|registerFile[4][14]~regout ;
wire \cpu|Mux49~10_combout ;
wire \cpu|registerFile[7][14]~regout ;
wire \cpu|Mux49~11_combout ;
wire \cpu|Mux49~19_combout ;
wire \cpu|Mux49~7_combout ;
wire \cpu|Mux49~8_combout ;
wire \cpu|registerFile[28][14]~regout ;
wire \cpu|registerFile[16][14]~regout ;
wire \cpu|Mux49~4_combout ;
wire \cpu|Mux49~5_combout ;
wire \cpu|Mux49~6_combout ;
wire \cpu|Mux49~9_combout ;
wire \cpu|Mux49~20_combout ;
wire \cpu|mem_wdata[14]~27_combout ;
wire \cpu|ShiftLeft0~2_combout ;
wire \cpu|writeBackData[13]~269_combout ;
wire \cpu|Add2~26_combout ;
wire \cpu|writeBackData[13]~270_combout ;
wire \cpu|writeBackData[13]~271_combout ;
wire \cpu|writeBackData[13]~272_combout ;
wire \cpu|PCplus4[13]~22_combout ;
wire \cpu|writeBackData[8]~304_combout ;
wire \cpu|writeBackData[13]~265_combout ;
wire \cpu|writeBackData[13]~268_combout ;
wire \cpu|writeBackData[13]~273_combout ;
wire \cpu|registerFile[20][13]~regout ;
wire \cpu|registerFile[28][13]~regout ;
wire \cpu|registerFile[24][13]~regout ;
wire \cpu|registerFile[16][13]~regout ;
wire \cpu|Mux50~4_combout ;
wire \cpu|Mux50~5_combout ;
wire \cpu|registerFile[26][13]~regout ;
wire \cpu|Mux50~2_combout ;
wire \cpu|Mux50~3_combout ;
wire \cpu|Mux50~6_combout ;
wire \cpu|registerFile[27][13]~regout ;
wire \cpu|registerFile[31][13]~regout ;
wire \cpu|Mux50~8_combout ;
wire \cpu|Mux50~9_combout ;
wire \cpu|Mux50~15_combout ;
wire \cpu|registerFile[6][13]~regout ;
wire \cpu|Mux50~12_combout ;
wire \cpu|Mux50~13_combout ;
wire \cpu|Mux50~16_combout ;
wire \cpu|Mux50~11_combout ;
wire \cpu|Mux50~19_combout ;
wire \cpu|Mux50~20_combout ;
wire \cpu|mem_wdata[13]~23_combout ;
wire \cpu|aluIn2[16]~17_combout ;
wire \cpu|aluReg[16]~14_combout ;
wire \cpu|writeBackData[16]~241_combout ;
wire \cpu|writeBackData[16]~242_combout ;
wire \cpu|writeBackData[16]~239_combout ;
wire \cpu|writeBackData[16]~243_combout ;
wire \cpu|registerFile[23][16]~regout ;
wire \cpu|registerFile[31][16]~regout ;
wire \cpu|registerFile[19][16]~regout ;
wire \cpu|registerFile[27][16]~regout ;
wire \cpu|Mux47~7_combout ;
wire \cpu|Mux47~8_combout ;
wire \cpu|registerFile[30][16]~regout ;
wire \cpu|Mux47~2_combout ;
wire \cpu|Mux47~3_combout ;
wire \cpu|Mux47~5_combout ;
wire \cpu|Mux47~6_combout ;
wire \cpu|Mux47~9_combout ;
wire \cpu|registerFile[15][16]~regout ;
wire \cpu|registerFile[14][16]~regout ;
wire \cpu|registerFile[12][16]~regout ;
wire \cpu|Mux47~17_combout ;
wire \cpu|Mux47~18_combout ;
wire \cpu|registerFile[10][16]~regout ;
wire \cpu|registerFile[8][16]~regout ;
wire \cpu|Mux47~12_combout ;
wire \cpu|registerFile[9][16]~regout ;
wire \cpu|registerFile[11][16]~regout ;
wire \cpu|Mux47~13_combout ;
wire \cpu|Mux47~16_combout ;
wire \cpu|Mux47~19_combout ;
wire \cpu|Mux47~20_combout ;
wire \cpu|mem_wdata[16]~0_combout ;
wire \cpu|registerFile[15][11]~regout ;
wire \cpu|registerFile[14][11]~regout ;
wire \cpu|Mux20~18_combout ;
wire \cpu|registerFile[7][11]~regout ;
wire \cpu|registerFile[5][11]~regout ;
wire \cpu|registerFile[4][11]~regout ;
wire \cpu|Mux20~10_combout ;
wire \cpu|Mux20~11_combout ;
wire \cpu|Mux20~19_combout ;
wire \cpu|registerFile[17][11]~regout ;
wire \cpu|registerFile[25][11]~regout ;
wire \cpu|Mux20~0_combout ;
wire \cpu|Mux20~1_combout ;
wire \cpu|registerFile[31][11]~regout ;
wire \cpu|registerFile[23][11]~regout ;
wire \cpu|Mux20~8_combout ;
wire \cpu|Mux20~9_combout ;
wire \cpu|Mux20~20_combout ;
wire \cpu|writeBackData[11]~288_combout ;
wire \cpu|writeBackData[11]~286_combout ;
wire \cpu|writeBackData[11]~284_combout ;
wire \cpu|writeBackData[11]~285_combout ;
wire \cpu|writeBackData[11]~287_combout ;
wire \cpu|writeBackData[11]~292_combout ;
wire \cpu|registerFile[29][11]~regout ;
wire \cpu|Mux52~0_combout ;
wire \cpu|Mux52~1_combout ;
wire \cpu|registerFile[16][11]~regout ;
wire \cpu|registerFile[24][11]~regout ;
wire \cpu|Mux52~4_combout ;
wire \cpu|registerFile[20][11]~regout ;
wire \cpu|Mux52~5_combout ;
wire \cpu|Mux52~6_combout ;
wire \cpu|registerFile[27][11]~regout ;
wire \cpu|registerFile[19][11]~regout ;
wire \cpu|Mux52~7_combout ;
wire \cpu|Mux52~8_combout ;
wire \cpu|Mux52~9_combout ;
wire \cpu|Mux52~20_combout ;
wire \cpu|mem_wdata[11]~15_combout ;
wire \cpu|Equal0~1_combout ;
wire \cpu|writeBackData[10]~293_combout ;
wire \cpu|writeBackData[10]~294_combout ;
wire \cpu|PCplus4[10]~16_combout ;
wire \cpu|writeBackData[10]~296_combout ;
wire \cpu|writeBackData[10]~297_combout ;
wire \cpu|writeBackData[10]~301_combout ;
wire \cpu|registerFile[7][10]~regout ;
wire \cpu|registerFile[4][10]~regout ;
wire \cpu|registerFile[5][10]~regout ;
wire \cpu|Mux53~10_combout ;
wire \cpu|Mux53~11_combout ;
wire \cpu|Mux53~14_combout ;
wire \cpu|Mux53~15_combout ;
wire \cpu|Mux53~16_combout ;
wire \cpu|Mux53~19_combout ;
wire \cpu|registerFile[31][10]~regout ;
wire \cpu|registerFile[19][10]~regout ;
wire \cpu|registerFile[27][10]~regout ;
wire \cpu|Mux53~7_combout ;
wire \cpu|Mux53~8_combout ;
wire \cpu|registerFile[21][10]~regout ;
wire \cpu|registerFile[17][10]~regout ;
wire \cpu|Mux53~0_combout ;
wire \cpu|Mux53~1_combout ;
wire \cpu|registerFile[24][10]~regout ;
wire \cpu|registerFile[28][10]~regout ;
wire \cpu|registerFile[16][10]~regout ;
wire \cpu|registerFile[20][10]~regout ;
wire \cpu|Mux53~4_combout ;
wire \cpu|Mux53~5_combout ;
wire \cpu|registerFile[26][10]~regout ;
wire \cpu|registerFile[22][10]~regout ;
wire \cpu|registerFile[18][10]~regout ;
wire \cpu|Mux53~2_combout ;
wire \cpu|Mux53~3_combout ;
wire \cpu|Mux53~6_combout ;
wire \cpu|Mux53~9_combout ;
wire \cpu|Mux53~20_combout ;
wire \cpu|mem_wdata[10]~11_combout ;
wire \cpu|registerFile[9][7]~regout ;
wire \cpu|registerFile[11][7]~regout ;
wire \cpu|Mux24~13_combout ;
wire \cpu|registerFile[2][7]~regout ;
wire \cpu|Mux24~15_combout ;
wire \cpu|Mux24~16_combout ;
wire \cpu|registerFile[7][7]~regout ;
wire \cpu|registerFile[5][7]~regout ;
wire \cpu|registerFile[4][7]~regout ;
wire \cpu|Mux24~10_combout ;
wire \cpu|Mux24~11_combout ;
wire \cpu|Mux24~19_combout ;
wire \cpu|registerFile[22][7]~regout ;
wire \cpu|Mux24~2_combout ;
wire \cpu|registerFile[30][7]~regout ;
wire \cpu|registerFile[26][7]~regout ;
wire \cpu|Mux24~3_combout ;
wire \cpu|Mux24~6_combout ;
wire \cpu|registerFile[23][7]~regout ;
wire \cpu|registerFile[27][7]~regout ;
wire \cpu|Mux24~7_combout ;
wire \cpu|Mux24~8_combout ;
wire \cpu|registerFile[29][7]~regout ;
wire \cpu|registerFile[21][7]~regout ;
wire \cpu|Mux24~1_combout ;
wire \cpu|Mux24~9_combout ;
wire \cpu|Mux24~20_combout ;
wire \cpu|Add2~14_combout ;
wire \cpu|writeBackData[7]~86_combout ;
wire \cpu|aluReg[8]~9_combout ;
wire \cpu|PCplus4[8]~12_combout ;
wire \cpu|cycles[8]~45_combout ;
wire \cpu|Add6~14_combout ;
wire \cpu|writeBackData[8]~101_combout ;
wire \cpu|writeBackData[8]~102_combout ;
wire \cpu|writeBackData[8]~103_combout ;
wire \cpu|writeBackData[8]~107_combout ;
wire \cpu|registerFile[14][8]~regout ;
wire \cpu|registerFile[15][8]~regout ;
wire \cpu|registerFile[12][8]~regout ;
wire \cpu|registerFile[13][8]~regout ;
wire \cpu|Mux23~17_combout ;
wire \cpu|Mux23~18_combout ;
wire \cpu|registerFile[11][8]~regout ;
wire \cpu|registerFile[8][8]~regout ;
wire \cpu|registerFile[10][8]~regout ;
wire \cpu|Mux23~10_combout ;
wire \cpu|Mux23~11_combout ;
wire \cpu|Mux23~19_combout ;
wire \cpu|Mux23~20_combout ;
wire \cpu|aluReg[7]~7_combout ;
wire \cpu|writeBackData[7]~87_combout ;
wire \cpu|writeBackData[7]~88_combout ;
wire \cpu|writeBackData[7]~83_combout ;
wire \cpu|writeBackData[7]~303_combout ;
wire \cpu|writeBackData[7]~81_combout ;
wire \cpu|writeBackData[7]~82_combout ;
wire \cpu|writeBackData[7]~84_combout ;
wire \cpu|writeBackData[7]~85_combout ;
wire \cpu|writeBackData[7]~89_combout ;
wire \cpu|registerFile[6][7]~regout ;
wire \cpu|Mux56~12_combout ;
wire \cpu|Mux56~13_combout ;
wire \cpu|registerFile[1][7]~regout ;
wire \cpu|registerFile[3][7]~regout ;
wire \cpu|Mux56~14_combout ;
wire \cpu|Mux56~15_combout ;
wire \cpu|Mux56~16_combout ;
wire \cpu|registerFile[15][7]~regout ;
wire \cpu|registerFile[14][7]~regout ;
wire \cpu|Mux56~18_combout ;
wire \cpu|Mux56~19_combout ;
wire \cpu|registerFile[31][7]~regout ;
wire \cpu|Mux56~8_combout ;
wire \cpu|registerFile[17][7]~regout ;
wire \cpu|Mux56~0_combout ;
wire \cpu|Mux56~1_combout ;
wire \cpu|Mux56~9_combout ;
wire \cpu|Mux56~20_combout ;
wire \cpu|loadstore_addr~1_combout ;
wire \cpu|Add7~0_combout ;
wire \cpu|mem_wdata[9]~7_combout ;
wire \cpu|Equal7~0_combout ;
wire \cpu|cycles[6]~41_combout ;
wire \cpu|writeBackData[6]~71_combout ;
wire \cpu|writeBackData[6]~68_combout ;
wire \cpu|writeBackData[6]~69_combout ;
wire \cpu|writeBackData[6]~70_combout ;
wire \cpu|writeBackData[6]~72_combout ;
wire \cpu|writeBackData[6]~76_combout ;
wire \cpu|writeBackData[6]~77_combout ;
wire \cpu|registerFile[21][6]~regout ;
wire \cpu|Mux57~0_combout ;
wire \cpu|Mux57~1_combout ;
wire \cpu|registerFile[16][6]~regout ;
wire \cpu|registerFile[20][6]~regout ;
wire \cpu|Mux57~4_combout ;
wire \cpu|registerFile[28][6]~regout ;
wire \cpu|Mux57~5_combout ;
wire \cpu|registerFile[22][6]~regout ;
wire \cpu|Mux57~2_combout ;
wire \cpu|registerFile[26][6]~regout ;
wire \cpu|Mux57~3_combout ;
wire \cpu|Mux57~6_combout ;
wire \cpu|Mux57~9_combout ;
wire \cpu|Mux57~13_combout ;
wire \cpu|Mux57~16_combout ;
wire \cpu|Mux57~10_combout ;
wire \cpu|Mux57~11_combout ;
wire \cpu|Mux57~19_combout ;
wire \cpu|Mux57~20_combout ;
wire \cpu|registerFile[7][8]~regout ;
wire \cpu|registerFile[5][8]~regout ;
wire \cpu|registerFile[4][8]~regout ;
wire \cpu|Mux55~10_combout ;
wire \cpu|Mux55~11_combout ;
wire \cpu|registerFile[9][8]~regout ;
wire \cpu|Mux55~12_combout ;
wire \cpu|Mux55~13_combout ;
wire \cpu|registerFile[2][8]~regout ;
wire \cpu|registerFile[1][8]~regout ;
wire \cpu|registerFile[3][8]~regout ;
wire \cpu|Mux55~14_combout ;
wire \cpu|Mux55~15_combout ;
wire \cpu|Mux55~16_combout ;
wire \cpu|Mux55~19_combout ;
wire \cpu|registerFile[31][8]~regout ;
wire \cpu|registerFile[23][8]~regout ;
wire \cpu|Mux55~8_combout ;
wire \cpu|registerFile[24][8]~regout ;
wire \cpu|registerFile[28][8]~regout ;
wire \cpu|registerFile[20][8]~regout ;
wire \cpu|registerFile[16][8]~regout ;
wire \cpu|Mux55~4_combout ;
wire \cpu|Mux55~5_combout ;
wire \cpu|registerFile[30][8]~regout ;
wire \cpu|registerFile[22][8]~feeder_combout ;
wire \cpu|registerFile[22][8]~regout ;
wire \cpu|registerFile[18][8]~regout ;
wire \cpu|Mux55~2_combout ;
wire \cpu|registerFile[26][8]~regout ;
wire \cpu|Mux55~3_combout ;
wire \cpu|Mux55~6_combout ;
wire \cpu|registerFile[21][8]~regout ;
wire \cpu|registerFile[29][8]~regout ;
wire \cpu|registerFile[17][8]~regout ;
wire \cpu|registerFile[25][8]~regout ;
wire \cpu|Mux55~0_combout ;
wire \cpu|Mux55~1_combout ;
wire \cpu|Mux55~9_combout ;
wire \cpu|Mux55~20_combout ;
wire \cpu|mem_wdata[8]~3_combout ;
wire \cpu|writeBackData~10_combout ;
wire \cpu|cycles[3]~35_combout ;
wire \cpu|writeBackData[3]~41_combout ;
wire \cpu|writeBackData[3]~38_combout ;
wire \cpu|writeBackData[3]~39_combout ;
wire \cpu|writeBackData[3]~40_combout ;
wire \cpu|PCplus4[3]~2_combout ;
wire \cpu|writeBackData[3]~42_combout ;
wire \cpu|writeBackData[3]~46_combout ;
wire \cpu|writeBackData[3]~47_combout ;
wire \cpu|registerFile[28][3]~regout ;
wire \cpu|registerFile[20][3]~regout ;
wire \cpu|registerFile[24][3]~regout ;
wire \cpu|registerFile[16][3]~regout ;
wire \cpu|Mux60~4_combout ;
wire \cpu|Mux60~5_combout ;
wire \cpu|Mux60~6_combout ;
wire \cpu|registerFile[17][3]~regout ;
wire \cpu|Mux60~0_combout ;
wire \cpu|registerFile[29][3]~regout ;
wire \cpu|registerFile[25][3]~regout ;
wire \cpu|Mux60~1_combout ;
wire \cpu|Mux60~9_combout ;
wire \cpu|registerFile[2][3]~regout ;
wire \cpu|Mux60~15_combout ;
wire \cpu|registerFile[6][3]~regout ;
wire \cpu|registerFile[7][3]~regout ;
wire \cpu|Mux60~13_combout ;
wire \cpu|Mux60~16_combout ;
wire \cpu|registerFile[10][3]~regout ;
wire \cpu|Mux60~10_combout ;
wire \cpu|registerFile[11][3]~regout ;
wire \cpu|registerFile[9][3]~regout ;
wire \cpu|Mux60~11_combout ;
wire \cpu|Mux60~19_combout ;
wire \cpu|Mux60~20_combout ;
wire \cpu|aluIn2[5]~28_combout ;
wire \cpu|writeBackData[5]~63_combout ;
wire \cpu|aluPlus[5]~10_combout ;
wire \cpu|Add2~10_combout ;
wire \cpu|writeBackData[5]~64_combout ;
wire \cpu|writeBackData[5]~65_combout ;
wire \cpu|writeBackData[5]~66_combout ;
wire \cpu|writeBackData[5]~67_combout ;
wire \cpu|registerFile[14][5]~regout ;
wire \cpu|registerFile[15][5]~regout ;
wire \cpu|Mux58~17_combout ;
wire \cpu|Mux58~18_combout ;
wire \cpu|Mux58~13_combout ;
wire \cpu|Mux58~16_combout ;
wire \cpu|Mux58~19_combout ;
wire \cpu|registerFile[18][5]~regout ;
wire \cpu|Mux58~2_combout ;
wire \cpu|Mux58~3_combout ;
wire \cpu|registerFile[16][5]~regout ;
wire \cpu|Mux58~4_combout ;
wire \cpu|Mux58~5_combout ;
wire \cpu|Mux58~6_combout ;
wire \cpu|registerFile[29][5]~regout ;
wire \cpu|registerFile[25][5]~regout ;
wire \cpu|Mux58~1_combout ;
wire \cpu|Mux58~9_combout ;
wire \cpu|Mux58~20_combout ;
wire \cpu|registerFile[8][2]~regout ;
wire \cpu|registerFile[10][2]~regout ;
wire \cpu|Mux61~12_combout ;
wire \cpu|Mux61~13_combout ;
wire \cpu|Mux61~16_combout ;
wire \cpu|registerFile[7][2]~regout ;
wire \cpu|registerFile[4][2]~regout ;
wire \cpu|registerFile[5][2]~regout ;
wire \cpu|Mux61~10_combout ;
wire \cpu|Mux61~11_combout ;
wire \cpu|Mux61~19_combout ;
wire \cpu|registerFile[19][2]~regout ;
wire \cpu|Mux61~7_combout ;
wire \cpu|registerFile[31][2]~regout ;
wire \cpu|Mux61~8_combout ;
wire \cpu|Mux61~0_combout ;
wire \cpu|Mux61~1_combout ;
wire \cpu|Mux61~9_combout ;
wire \cpu|Mux61~20_combout ;
wire \cpu|registerFile[15][1]~regout ;
wire \cpu|registerFile[14][1]~regout ;
wire \cpu|registerFile[13][1]~regout ;
wire \cpu|registerFile[12][1]~regout ;
wire \cpu|Mux62~17_combout ;
wire \cpu|Mux62~18_combout ;
wire \cpu|registerFile[2][1]~regout ;
wire \cpu|registerFile[3][1]~regout ;
wire \cpu|Mux62~14_combout ;
wire \cpu|Mux62~15_combout ;
wire \cpu|registerFile[4][1]~regout ;
wire \cpu|Mux62~12_combout ;
wire \cpu|Mux62~13_combout ;
wire \cpu|Mux62~16_combout ;
wire \cpu|Mux62~11_combout ;
wire \cpu|Mux62~19_combout ;
wire \cpu|Mux62~20_combout ;
wire \cpu|instr[26]~feeder_combout ;
wire \cpu|aluIn2[6]~27_combout ;
wire \cpu|aluPlus[6]~12_combout ;
wire \cpu|Add7~1 ;
wire \cpu|Add7~3 ;
wire \cpu|Add7~5 ;
wire \cpu|Add7~7 ;
wire \cpu|Add7~9 ;
wire \cpu|Add7~11 ;
wire \cpu|Add7~12_combout ;
wire \cpu|mem_addr[6]~6_combout ;
wire \cpu|PCplusImm~2_combout ;
wire \cpu|Add6~5 ;
wire \cpu|Add6~6_combout ;
wire \cpu|PC[4]~2_combout ;
wire \cpu|aluPlus[4]~8_combout ;
wire \cpu|Add6~7 ;
wire \cpu|Add6~8_combout ;
wire \cpu|PC[5]~3_combout ;
wire \cpu|Add7~10_combout ;
wire \cpu|mem_addr[5]~5_combout ;
wire \cpu|writeBackData[4]~53_combout ;
wire \cpu|writeBackData[4]~54_combout ;
wire \cpu|writeBackData[4]~55_combout ;
wire \cpu|writeBackData[4]~56_combout ;
wire \cpu|writeBackData[4]~57_combout ;
wire \cpu|registerFile[16][4]~regout ;
wire \cpu|registerFile[24][4]~regout ;
wire \cpu|Mux27~4_combout ;
wire \cpu|registerFile[20][4]~regout ;
wire \cpu|registerFile[28][4]~regout ;
wire \cpu|Mux27~5_combout ;
wire \cpu|Mux27~6_combout ;
wire \cpu|registerFile[29][4]~regout ;
wire \cpu|registerFile[25][4]~regout ;
wire \cpu|registerFile[17][4]~regout ;
wire \cpu|registerFile[21][4]~regout ;
wire \cpu|Mux27~0_combout ;
wire \cpu|Mux27~1_combout ;
wire \cpu|Mux27~9_combout ;
wire \cpu|Mux27~20_combout ;
wire \cpu|Add7~8_combout ;
wire \cpu|mem_addr[4]~4_combout ;
wire \cpu|registerFile[15][3]~regout ;
wire \cpu|registerFile[14][3]~regout ;
wire \cpu|registerFile[12][3]~regout ;
wire \cpu|Mux28~17_combout ;
wire \cpu|Mux28~18_combout ;
wire \cpu|registerFile[1][3]~regout ;
wire \cpu|registerFile[3][3]~regout ;
wire \cpu|Mux28~14_combout ;
wire \cpu|Mux28~15_combout ;
wire \cpu|registerFile[8][3]~regout ;
wire \cpu|Mux28~12_combout ;
wire \cpu|Mux28~13_combout ;
wire \cpu|Mux28~16_combout ;
wire \cpu|Mux28~19_combout ;
wire \cpu|registerFile[31][3]~regout ;
wire \cpu|registerFile[23][3]~regout ;
wire \cpu|registerFile[27][3]~regout ;
wire \cpu|Mux28~7_combout ;
wire \cpu|Mux28~8_combout ;
wire \cpu|Mux28~4_combout ;
wire \cpu|Mux28~5_combout ;
wire \cpu|Mux28~6_combout ;
wire \cpu|Mux28~9_combout ;
wire \cpu|Mux28~20_combout ;
wire \cpu|Add7~6_combout ;
wire \cpu|mem_addr[3]~3_combout ;
wire \cpu|Equal8~4_combout ;
wire \cpu|cycles[26]~81_combout ;
wire \cpu|writeBackData[26]~148_combout ;
wire \cpu|writeBackData[26]~149_combout ;
wire \cpu|writeBackData[26]~150_combout ;
wire \cpu|registerFile[1][26]~regout ;
wire \cpu|registerFile[3][26]~regout ;
wire \cpu|Mux5~14_combout ;
wire \cpu|registerFile[2][26]~regout ;
wire \cpu|Mux5~15_combout ;
wire \cpu|registerFile[4][26]~regout ;
wire \cpu|Mux5~12_combout ;
wire \cpu|registerFile[6][26]~regout ;
wire \cpu|registerFile[7][26]~regout ;
wire \cpu|Mux5~13_combout ;
wire \cpu|Mux5~16_combout ;
wire \cpu|registerFile[15][26]~regout ;
wire \cpu|registerFile[14][26]~regout ;
wire \cpu|Mux5~18_combout ;
wire \cpu|registerFile[11][26]~regout ;
wire \cpu|registerFile[9][26]~regout ;
wire \cpu|Mux5~11_combout ;
wire \cpu|Mux5~19_combout ;
wire \cpu|registerFile[29][26]~regout ;
wire \cpu|registerFile[25][26]~regout ;
wire \cpu|registerFile[21][26]~regout ;
wire \cpu|registerFile[17][26]~regout ;
wire \cpu|Mux5~0_combout ;
wire \cpu|Mux5~1_combout ;
wire \cpu|registerFile[22][26]~regout ;
wire \cpu|registerFile[30][26]~regout ;
wire \cpu|Mux5~3_combout ;
wire \cpu|registerFile[24][26]~regout ;
wire \cpu|registerFile[16][26]~regout ;
wire \cpu|Mux5~4_combout ;
wire \cpu|registerFile[28][26]~regout ;
wire \cpu|Mux5~5_combout ;
wire \cpu|Mux5~6_combout ;
wire \cpu|registerFile[31][26]~regout ;
wire \cpu|registerFile[27][26]~regout ;
wire \cpu|registerFile[19][26]~regout ;
wire \cpu|Mux5~7_combout ;
wire \cpu|Mux5~8_combout ;
wire \cpu|Mux5~9_combout ;
wire \cpu|Mux5~20_combout ;
wire \cpu|writeBackData[26]~151_combout ;
wire \cpu|writeBackData[26]~155_combout ;
wire \cpu|registerFile[23][26]~regout ;
wire \cpu|Mux37~7_combout ;
wire \cpu|Mux37~8_combout ;
wire \cpu|Mux37~1_combout ;
wire \cpu|Mux37~9_combout ;
wire \cpu|Mux37~11_combout ;
wire \cpu|registerFile[13][26]~regout ;
wire \cpu|registerFile[12][26]~regout ;
wire \cpu|Mux37~17_combout ;
wire \cpu|Mux37~18_combout ;
wire \cpu|Mux37~19_combout ;
wire \cpu|Mux37~20_combout ;
wire \cpu|aluIn2[26]~7_combout ;
wire \cpu|Add2~51 ;
wire \cpu|Add2~52_combout ;
wire \cpu|Add2~48_combout ;
wire \cpu|Equal10~7_combout ;
wire \cpu|Add2~32_combout ;
wire \cpu|Add2~34_combout ;
wire \cpu|Add2~30_combout ;
wire \cpu|Equal10~5_combout ;
wire \cpu|Add2~53 ;
wire \cpu|Add2~54_combout ;
wire \cpu|aluIn2[28]~5_combout ;
wire \cpu|Add2~55 ;
wire \cpu|Add2~56_combout ;
wire \cpu|registerFile[9][30]~regout ;
wire \cpu|registerFile[11][30]~regout ;
wire \cpu|Mux1~11_combout ;
wire \cpu|registerFile[2][30]~regout ;
wire \cpu|registerFile[3][30]~regout ;
wire \cpu|registerFile[1][30]~regout ;
wire \cpu|Mux1~14_combout ;
wire \cpu|Mux1~15_combout ;
wire \cpu|registerFile[7][30]~regout ;
wire \cpu|registerFile[6][30]~regout ;
wire \cpu|registerFile[4][30]~regout ;
wire \cpu|Mux1~12_combout ;
wire \cpu|Mux1~13_combout ;
wire \cpu|Mux1~16_combout ;
wire \cpu|Mux1~19_combout ;
wire \cpu|registerFile[31][30]~regout ;
wire \cpu|registerFile[27][30]~regout ;
wire \cpu|registerFile[19][30]~regout ;
wire \cpu|registerFile[23][30]~regout ;
wire \cpu|Mux1~7_combout ;
wire \cpu|Mux1~8_combout ;
wire \cpu|registerFile[22][30]~regout ;
wire \cpu|registerFile[30][30]~regout ;
wire \cpu|registerFile[26][30]~regout ;
wire \cpu|registerFile[18][30]~regout ;
wire \cpu|Mux1~2_combout ;
wire \cpu|Mux1~3_combout ;
wire \cpu|Mux1~6_combout ;
wire \cpu|Mux1~9_combout ;
wire \cpu|Mux1~20_combout ;
wire \cpu|writeBackData[30]~119_combout ;
wire \cpu|writeBackData[30]~122_combout ;
wire \cpu|writeBackData[30]~117_combout ;
wire \cpu|writeBackData[30]~116_combout ;
wire \cpu|writeBackData[30]~118_combout ;
wire \cpu|writeBackData[30]~123_combout ;
wire \cpu|registerFile[15][30]~regout ;
wire \cpu|registerFile[14][30]~regout ;
wire \cpu|Mux33~18_combout ;
wire \cpu|Mux33~14_combout ;
wire \cpu|Mux33~15_combout ;
wire \cpu|Mux33~16_combout ;
wire \cpu|Mux33~19_combout ;
wire \cpu|Mux33~2_combout ;
wire \cpu|Mux33~3_combout ;
wire \cpu|Mux33~6_combout ;
wire \cpu|registerFile[17][30]~regout ;
wire \cpu|registerFile[25][30]~regout ;
wire \cpu|Mux33~0_combout ;
wire \cpu|registerFile[29][30]~regout ;
wire \cpu|Mux33~1_combout ;
wire \cpu|Mux33~9_combout ;
wire \cpu|Mux33~20_combout ;
wire \cpu|aluIn2[30]~3_combout ;
wire \cpu|writeBackData[29]~125_combout ;
wire \cpu|writeBackData[29]~124_combout ;
wire \cpu|writeBackData[29]~126_combout ;
wire \cpu|registerFile[10][29]~regout ;
wire \cpu|registerFile[8][29]~regout ;
wire \cpu|Mux2~12_combout ;
wire \cpu|registerFile[9][29]~regout ;
wire \cpu|registerFile[11][29]~regout ;
wire \cpu|Mux2~13_combout ;
wire \cpu|Mux2~16_combout ;
wire \cpu|registerFile[6][29]~regout ;
wire \cpu|registerFile[5][29]~regout ;
wire \cpu|registerFile[4][29]~regout ;
wire \cpu|Mux2~10_combout ;
wire \cpu|Mux2~11_combout ;
wire \cpu|Mux2~19_combout ;
wire \cpu|Mux2~20_combout ;
wire \cpu|aluReg[27]~21_combout ;
wire \cpu|aluReg[28]~24_combout ;
wire \cpu|writeBackData[28]~135_combout ;
wire \cpu|writeBackData[28]~137_combout ;
wire \cpu|writeBackData[28]~138_combout ;
wire \cpu|writeBackData[28]~139_combout ;
wire \cpu|registerFile[24][28]~regout ;
wire \cpu|registerFile[16][28]~regout ;
wire \cpu|Mux3~4_combout ;
wire \cpu|registerFile[28][28]~regout ;
wire \cpu|registerFile[20][28]~regout ;
wire \cpu|Mux3~5_combout ;
wire \cpu|registerFile[18][28]~regout ;
wire \cpu|Mux3~2_combout ;
wire \cpu|registerFile[30][28]~regout ;
wire \cpu|registerFile[22][28]~regout ;
wire \cpu|Mux3~3_combout ;
wire \cpu|Mux3~6_combout ;
wire \cpu|registerFile[27][28]~regout ;
wire \cpu|registerFile[31][28]~regout ;
wire \cpu|Mux3~8_combout ;
wire \cpu|Mux3~9_combout ;
wire \cpu|Mux3~20_combout ;
wire \cpu|aluReg[29]~27_combout ;
wire \cpu|Add2~57 ;
wire \cpu|Add2~58_combout ;
wire \cpu|aluPlus[24]~49 ;
wire \cpu|aluPlus[25]~51 ;
wire \cpu|aluPlus[26]~53 ;
wire \cpu|aluPlus[27]~55 ;
wire \cpu|aluPlus[28]~57 ;
wire \cpu|aluPlus[29]~58_combout ;
wire \cpu|writeBackData[29]~128_combout ;
wire \cpu|writeBackData[29]~129_combout ;
wire \cpu|writeBackData[29]~130_combout ;
wire \cpu|writeBackData[29]~131_combout ;
wire \cpu|registerFile[7][29]~regout ;
wire \cpu|Mux34~13_combout ;
wire \cpu|registerFile[1][29]~regout ;
wire \cpu|Mux34~14_combout ;
wire \cpu|Mux34~15_combout ;
wire \cpu|Mux34~16_combout ;
wire \cpu|registerFile[14][29]~regout ;
wire \cpu|registerFile[13][29]~regout ;
wire \cpu|registerFile[12][29]~regout ;
wire \cpu|Mux34~17_combout ;
wire \cpu|Mux34~18_combout ;
wire \cpu|Mux34~10_combout ;
wire \cpu|Mux34~11_combout ;
wire \cpu|Mux34~19_combout ;
wire \cpu|registerFile[31][29]~regout ;
wire \cpu|registerFile[23][29]~regout ;
wire \cpu|registerFile[19][29]~regout ;
wire \cpu|Mux34~7_combout ;
wire \cpu|Mux34~8_combout ;
wire \cpu|registerFile[17][29]~regout ;
wire \cpu|registerFile[21][29]~regout ;
wire \cpu|Mux34~0_combout ;
wire \cpu|registerFile[25][29]~regout ;
wire \cpu|registerFile[29][29]~regout ;
wire \cpu|Mux34~1_combout ;
wire \cpu|Mux34~9_combout ;
wire \cpu|Mux34~20_combout ;
wire \cpu|aluIn2[29]~4_combout ;
wire \cpu|Add2~59 ;
wire \cpu|Add2~60_combout ;
wire \cpu|Equal10~8_combout ;
wire \cpu|Equal10~9_combout ;
wire \cpu|Add2~20_combout ;
wire \cpu|Add2~16_combout ;
wire \cpu|Equal10~1_combout ;
wire \cpu|Add2~2_combout ;
wire \cpu|Add2~0_combout ;
wire \cpu|Add2~6_combout ;
wire \cpu|Equal10~2_combout ;
wire \cpu|Equal10~3_combout ;
wire \cpu|aluIn2[31]~2_combout ;
wire \cpu|Add2~61 ;
wire \cpu|Add2~62_combout ;
wire \cpu|Equal10~4_combout ;
wire \cpu|jumpToPCplusImm~0_combout ;
wire \cpu|jumpToPCplusImm~3_combout ;
wire \cpu|Add6~2_combout ;
wire \cpu|PC[2]~0_combout ;
wire \cpu|aluPlus[2]~4_combout ;
wire \cpu|Add7~4_combout ;
wire \cpu|mem_addr[2]~2_combout ;
wire \cpu|registerFile[9][0]~regout ;
wire \cpu|Mux63~12_combout ;
wire \cpu|Mux63~13_combout ;
wire \cpu|registerFile[2][0]~regout ;
wire \cpu|registerFile[3][0]~regout ;
wire \cpu|Mux63~14_combout ;
wire \cpu|Mux63~15_combout ;
wire \cpu|Mux63~16_combout ;
wire \cpu|Mux63~10_combout ;
wire \cpu|registerFile[7][0]~regout ;
wire \cpu|Mux63~11_combout ;
wire \cpu|Mux63~19_combout ;
wire \cpu|registerFile[31][0]~regout ;
wire \cpu|registerFile[23][0]~regout ;
wire \cpu|Mux63~8_combout ;
wire \cpu|registerFile[24][0]~regout ;
wire \cpu|registerFile[20][0]~regout ;
wire \cpu|registerFile[16][0]~regout ;
wire \cpu|Mux63~4_combout ;
wire \cpu|Mux63~5_combout ;
wire \cpu|Mux63~6_combout ;
wire \cpu|Mux63~9_combout ;
wire \cpu|Mux63~20_combout ;
wire \cpu|instr[8]~feeder_combout ;
wire \cpu|loadstore_addr~0_combout ;
wire \cpu|Add7~2_combout ;
wire \cpu|Add4~0_combout ;
wire \cpu|aluShamt[0]~1_combout ;
wire \cpu|aluShamt[3]~4_combout ;
wire \cpu|Add4~1 ;
wire \cpu|Add4~3 ;
wire \cpu|Add4~4_combout ;
wire \cpu|aluShamt[2]~3_combout ;
wire \cpu|WideOr0~0_combout ;
wire \cpu|Selector3~0_combout ;
wire \cpu|Selector3~1_combout ;
wire \cpu|mem_addr[1]~1_combout ;
wire \cpu|aluReg~38_combout ;
wire \cpu|Add4~5 ;
wire \cpu|Add4~7 ;
wire \cpu|Add4~8_combout ;
wire \cpu|aluShamt[4]~0_combout ;
wire \cpu|WideOr0~combout ;
wire \cpu|Selector2~2_combout ;
wire \cpu|mem_addr[0]~0_combout ;
wire \cpu|registerFile[30][4]~regout ;
wire \cpu|registerFile[26][4]~regout ;
wire \cpu|Mux59~3_combout ;
wire \cpu|Mux59~6_combout ;
wire \cpu|registerFile[27][4]~regout ;
wire \cpu|Mux59~7_combout ;
wire \cpu|registerFile[31][4]~regout ;
wire \cpu|registerFile[23][4]~regout ;
wire \cpu|Mux59~8_combout ;
wire \cpu|Mux59~0_combout ;
wire \cpu|Mux59~1_combout ;
wire \cpu|Mux59~9_combout ;
wire \cpu|registerFile[13][4]~regout ;
wire \cpu|registerFile[12][4]~regout ;
wire \cpu|Mux59~17_combout ;
wire \cpu|registerFile[14][4]~regout ;
wire \cpu|registerFile[15][4]~regout ;
wire \cpu|Mux59~18_combout ;
wire \cpu|registerFile[2][4]~regout ;
wire \cpu|Mux59~15_combout ;
wire \cpu|Mux59~16_combout ;
wire \cpu|Mux59~19_combout ;
wire \cpu|Mux59~20_combout ;
wire \cpu|aluOut[0]~5_combout ;
wire \cpu|aluPlus[0]~0_combout ;
wire \cpu|aluOut[0]~0_combout ;
wire \cpu|aluOut[0]~1_combout ;
wire \cpu|aluOut[0]~3_combout ;
wire \cpu|registerFile[14][31]~regout ;
wire \cpu|Mux0~18_combout ;
wire \cpu|registerFile[7][31]~regout ;
wire \cpu|registerFile[6][31]~regout ;
wire \cpu|Mux0~11_combout ;
wire \cpu|Mux0~19_combout ;
wire \cpu|registerFile[19][31]~regout ;
wire \cpu|registerFile[27][31]~regout ;
wire \cpu|Mux0~7_combout ;
wire \cpu|registerFile[23][31]~regout ;
wire \cpu|Mux0~8_combout ;
wire \cpu|registerFile[24][31]~regout ;
wire \cpu|registerFile[20][31]~regout ;
wire \cpu|registerFile[16][31]~regout ;
wire \cpu|Mux0~4_combout ;
wire \cpu|Mux0~5_combout ;
wire \cpu|Mux0~6_combout ;
wire \cpu|Mux0~9_combout ;
wire \cpu|Mux0~20_combout ;
wire \cpu|Add2~63 ;
wire \cpu|Add2~64_combout ;
wire \cpu|aluOut[0]~4_combout ;
wire \cpu|writeBackData~11_combout ;
wire \cpu|writeBackData[0]~13_combout ;
wire \cpu|writeBackData[0]~14_combout ;
wire \cpu|writeBackData[0]~15_combout ;
wire \cpu|writeBackData[0]~16_combout ;
wire \cpu|registerFile[10][0]~regout ;
wire \cpu|registerFile[10][1]~regout ;
wire \cpu|registerFile[10][4]~regout ;
wire \cpu|registerFile[10][5]~regout ;
wire \cpu|registerFile[10][6]~regout ;
wire \cpu|registerFile[10][7]~regout ;
wire \cpu|registerFile[10][9]~regout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[128]~56_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[127]~58_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[126]~60_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[125]~62_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[133]~98_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[132]~99_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[131]~66_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[130]~68_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[137]~71_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[136]~73_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[135]~74_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[138]~70_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[143]~76_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[142]~101_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[141]~79_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[140]~81_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[147]~102_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[148]~96_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[146]~85_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[145]~87_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[153]~97_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[152]~103_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[151]~91_combout ;
wire \pd|Div0|auto_generated|divider|divider|StageOut[150]~93_combout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ;
wire \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ;
wire \pd|LessThan0~0_combout ;
wire \pd|LessThan0~2_combout ;
wire \pd|LessThan1~15_combout ;
wire \pd|LessThan1~12_combout ;
wire \pd|N~5_combout ;
wire \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ;
wire \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ;
wire \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ;
wire \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ;
wire \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ;
wire \pd|N~1_combout ;
wire \pd|N~2_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ;
wire \pd|N~0_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[143]~14_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[142]~15_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[141]~33_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[140]~17_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[148]~34_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[147]~35_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[146]~22_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[145]~23_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ;
wire \pd|N~3_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[153]~36_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[152]~37_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[151]~28_combout ;
wire \pd|Div1|auto_generated|divider|divider|StageOut[150]~29_combout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ;
wire \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ;
wire \pd|N~4_combout ;
wire \pd|N~8_combout ;
wire \pd|N~7_combout ;
wire \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ;
wire \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ;
wire \pd|N~6_combout ;
wire \pd|digits_flat[22]~1_combout ;
wire \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ;
wire \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ;
wire \pd|digits_flat[23]~2_combout ;
wire \pd|N~9_combout ;
wire \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ;
wire \pd|digits_flat[21]~0_combout ;
wire \digit5|WideOr0~0_combout ;
wire \digit5|WideOr1~0_combout ;
wire \digit5|WideOr2~0_combout ;
wire \digit5|WideOr3~0_combout ;
wire \digit5|WideOr4~0_combout ;
wire \digit5|WideOr5~0_combout ;
wire \digit5|WideOr6~0_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[148]~35_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[141]~34_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[140]~19_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[147]~21_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[145]~25_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[152]~29_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[151]~30_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[150]~27_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[143]~32_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[147]~36_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[153]~37_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5 ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ;
wire \pd|LessThan1~16_combout ;
wire \pd|LessThan1~13_combout ;
wire \pd|digits_flat[27]~7_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[150]~14_combout ;
wire \pd|digits_flat[25]~3_combout ;
wire \pd|N~10_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ;
wire \pd|digits_flat[26]~4_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ;
wire \pd|digits_flat[26]~5_combout ;
wire \digit6|WideOr0~0_combout ;
wire \digit6|WideOr1~0_combout ;
wire \digit6|WideOr2~0_combout ;
wire \digit6|WideOr3~0_combout ;
wire \digit6|WideOr4~0_combout ;
wire \digit6|WideOr5~0_combout ;
wire \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ;
wire \pd|Mod1|auto_generated|divider|divider|StageOut[146]~23_combout ;
wire \pd|digits_flat[27]~6_combout ;
wire \digit6|WideOr6~1_combout ;
wire \digit6|WideOr6~0_combout ;
wire \digit6|WideOr6~2_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[127]~58_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[126]~61_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[125]~62_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[128]~57_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[133]~64_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[132]~65_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[131]~67_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[130]~68_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[138]~94_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[137]~71_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[136]~73_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[135]~74_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[142]~101_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[148]~96_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[147]~102_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[143]~76_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[141]~79_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[146]~84_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[153]~97_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[152]~103_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[151]~92_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[150]~89_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ;
wire \pd|digits_flat[30]~10_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ;
wire \pd|Mod0|auto_generated|divider|divider|StageOut[146]~85_combout ;
wire \pd|digits_flat[31]~11_combout ;
wire \pd|digits_flat[31]~12_combout ;
wire \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ;
wire \pd|digits_flat[29]~8_combout ;
wire \digit7|WideOr0~0_combout ;
wire \digit7|WideOr1~0_combout ;
wire \digit7|WideOr2~0_combout ;
wire \digit7|WideOr3~0_combout ;
wire \digit7|WideOr4~0_combout ;
wire \digit7|WideOr5~0_combout ;
wire \digit7|WideOr6~0_combout ;
wire [23:0] \cpu|PC ;
wire [31:0] \ram_inst|altsyncram_component|auto_generated|q_a ;
wire [31:0] \cpu|rs1 ;
wire [4:0] \cpu|aluShamt ;
wire [31:0] \cpu|rs2 ;
wire [3:0] \cpu|state ;
wire [31:0] \cpu|aluReg ;
wire [31:2] \cpu|instr ;
wire [31:0] \cpu|cycles ;

wire [13:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [17:0] \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ;

assign \ram_inst|altsyncram_component|auto_generated|q_a [0] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [1] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \ram_inst|altsyncram_component|auto_generated|q_a [2] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \ram_inst|altsyncram_component|auto_generated|q_a [3] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \ram_inst|altsyncram_component|auto_generated|q_a [8] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];
assign \ram_inst|altsyncram_component|auto_generated|q_a [9] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5];
assign \ram_inst|altsyncram_component|auto_generated|q_a [10] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6];
assign \ram_inst|altsyncram_component|auto_generated|q_a [16] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7];
assign \ram_inst|altsyncram_component|auto_generated|q_a [17] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8];
assign \ram_inst|altsyncram_component|auto_generated|q_a [18] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9];
assign \ram_inst|altsyncram_component|auto_generated|q_a [19] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10];
assign \ram_inst|altsyncram_component|auto_generated|q_a [24] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11];
assign \ram_inst|altsyncram_component|auto_generated|q_a [25] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12];
assign \ram_inst|altsyncram_component|auto_generated|q_a [26] = \ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13];

assign \ram_inst|altsyncram_component|auto_generated|q_a [4] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0];
assign \ram_inst|altsyncram_component|auto_generated|q_a [5] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [1];
assign \ram_inst|altsyncram_component|auto_generated|q_a [6] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [2];
assign \ram_inst|altsyncram_component|auto_generated|q_a [7] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [3];
assign \ram_inst|altsyncram_component|auto_generated|q_a [11] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [4];
assign \ram_inst|altsyncram_component|auto_generated|q_a [12] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [5];
assign \ram_inst|altsyncram_component|auto_generated|q_a [13] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [6];
assign \ram_inst|altsyncram_component|auto_generated|q_a [14] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [7];
assign \ram_inst|altsyncram_component|auto_generated|q_a [15] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [8];
assign \ram_inst|altsyncram_component|auto_generated|q_a [20] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [9];
assign \ram_inst|altsyncram_component|auto_generated|q_a [21] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [10];
assign \ram_inst|altsyncram_component|auto_generated|q_a [22] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [11];
assign \ram_inst|altsyncram_component|auto_generated|q_a [23] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [12];
assign \ram_inst|altsyncram_component|auto_generated|q_a [27] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [13];
assign \ram_inst|altsyncram_component|auto_generated|q_a [28] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [14];
assign \ram_inst|altsyncram_component|auto_generated|q_a [29] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [15];
assign \ram_inst|altsyncram_component|auto_generated|q_a [30] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [16];
assign \ram_inst|altsyncram_component|auto_generated|q_a [31] = \ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [17];

// Location: LCCOMB_X23_Y15_N20
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout  = \cpu|registerFile[10][7]~regout  $ (VCC)
// \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1  = CARRY(\cpu|registerFile[10][7]~regout )

	.dataa(vcc),
	.datab(\cpu|registerFile[10][7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N24
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout  = (\cpu|registerFile[10][9]~regout  & (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3  $ (GND))) # (!\cpu|registerFile[10][9]~regout  & 
// (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3  & VCC))
// \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5  = CARRY((\cpu|registerFile[10][9]~regout  & !\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\cpu|registerFile[10][9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N10
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout  = (((\pd|Div0|auto_generated|divider|divider|StageOut[125]~63_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[125]~62_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1  = CARRY((\pd|Div0|auto_generated|divider|divider|StageOut[125]~63_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[125]~62_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[125]~63_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[125]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N12
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1  & (((\pd|Div0|auto_generated|divider|divider|StageOut[126]~61_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[126]~60_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1  & (!\pd|Div0|auto_generated|divider|divider|StageOut[126]~61_combout  & 
// (!\pd|Div0|auto_generated|divider|divider|StageOut[126]~60_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[126]~61_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[126]~60_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[126]~61_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[126]~60_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N14
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  & (((\pd|Div0|auto_generated|divider|divider|StageOut[127]~59_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[127]~58_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  & ((((\pd|Div0|auto_generated|divider|divider|StageOut[127]~59_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[127]~58_combout )))))
// \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5  = CARRY((!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  & ((\pd|Div0|auto_generated|divider|divider|StageOut[127]~59_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[127]~58_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[127]~59_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[127]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~3 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N20
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  = \pd|N~2_combout  $ (VCC)
// \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1  = CARRY(\pd|N~2_combout )

	.dataa(vcc),
	.datab(\pd|N~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N16
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & (((\pd|Div1|auto_generated|divider|divider|StageOut[142]~32_combout ) # 
// (\pd|Div1|auto_generated|divider|divider|StageOut[142]~15_combout )))) # (!\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((((\pd|Div1|auto_generated|divider|divider|StageOut[142]~32_combout ) # 
// (\pd|Div1|auto_generated|divider|divider|StageOut[142]~15_combout )))))
// \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5  = CARRY((!\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((\pd|Div1|auto_generated|divider|divider|StageOut[142]~32_combout ) # 
// (\pd|Div1|auto_generated|divider|divider|StageOut[142]~15_combout ))))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[142]~32_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[142]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N10
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout  = (((\pd|Div0|auto_generated|divider|divider|StageOut[140]~80_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[140]~81_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  = CARRY((\pd|Div0|auto_generated|divider|divider|StageOut[140]~80_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[140]~81_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[140]~80_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[140]~81_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N12
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (((\pd|Div0|auto_generated|divider|divider|StageOut[141]~78_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[141]~79_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (!\pd|Div0|auto_generated|divider|divider|StageOut[141]~78_combout  & 
// (!\pd|Div0|auto_generated|divider|divider|StageOut[141]~79_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[141]~78_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[141]~79_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[141]~78_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[141]~79_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N14
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & (((\pd|Div0|auto_generated|divider|divider|StageOut[142]~77_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[142]~101_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((((\pd|Div0|auto_generated|divider|divider|StageOut[142]~77_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[142]~101_combout )))))
// \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5  = CARRY((!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((\pd|Div0|auto_generated|divider|divider|StageOut[142]~77_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[142]~101_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[142]~77_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[142]~101_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N2
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (((\pd|Div1|auto_generated|divider|divider|StageOut[146]~21_combout ) # 
// (\pd|Div1|auto_generated|divider|divider|StageOut[146]~22_combout )))) # (!\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (!\pd|Div1|auto_generated|divider|divider|StageOut[146]~21_combout  & 
// (!\pd|Div1|auto_generated|divider|divider|StageOut[146]~22_combout )))
// \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3  = CARRY((!\pd|Div1|auto_generated|divider|divider|StageOut[146]~21_combout  & (!\pd|Div1|auto_generated|divider|divider|StageOut[146]~22_combout  & 
// !\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1 )))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[146]~21_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[146]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N4
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & (((\pd|Div1|auto_generated|divider|divider|StageOut[147]~20_combout ) # 
// (\pd|Div1|auto_generated|divider|divider|StageOut[147]~35_combout )))) # (!\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((((\pd|Div1|auto_generated|divider|divider|StageOut[147]~20_combout ) # 
// (\pd|Div1|auto_generated|divider|divider|StageOut[147]~35_combout )))))
// \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5  = CARRY((!\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((\pd|Div1|auto_generated|divider|divider|StageOut[147]~20_combout ) # 
// (\pd|Div1|auto_generated|divider|divider|StageOut[147]~35_combout ))))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[147]~20_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[147]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N8
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (((\pd|Div0|auto_generated|divider|divider|StageOut[146]~84_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[146]~85_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (!\pd|Div0|auto_generated|divider|divider|StageOut[146]~84_combout  & 
// (!\pd|Div0|auto_generated|divider|divider|StageOut[146]~85_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[146]~84_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[146]~85_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[146]~84_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[146]~85_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N10
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & (((\pd|Div0|auto_generated|divider|divider|StageOut[147]~83_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[147]~102_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((((\pd|Div0|auto_generated|divider|divider|StageOut[147]~83_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[147]~102_combout )))))
// \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5  = CARRY((!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((\pd|Div0|auto_generated|divider|divider|StageOut[147]~83_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[147]~102_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[147]~83_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[147]~102_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N6
cycloneii_lcell_comb \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4 (
// Equation(s):
// \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout  = (\pd|N~5_combout  & (\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~3  $ (GND))) # (!\pd|N~5_combout  & 
// (!\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~3  & VCC))
// \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~5  = CARRY((\pd|N~5_combout  & !\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\pd|N~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ),
	.combout(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ),
	.cout(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N8
cycloneii_lcell_comb \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7 (
// Equation(s):
// \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout  = CARRY(!\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .lut_mask = 16'h000F;
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N10
cycloneii_lcell_comb \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8 (
// Equation(s):
// \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  = \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ),
	.combout(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N8
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  = \pd|N~2_combout  $ (VCC)
// \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1  = CARRY(\pd|N~2_combout )

	.dataa(vcc),
	.datab(\pd|N~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N12
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  = (\pd|N~0_combout  & (\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3  $ (GND))) # (!\pd|N~0_combout  & 
// (!\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & VCC))
// \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5  = CARRY((\pd|N~0_combout  & !\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\pd|N~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N12
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & (((\pd|Mod1|auto_generated|divider|divider|StageOut[142]~16_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout )))) # (!\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((((\pd|Mod1|auto_generated|divider|divider|StageOut[142]~16_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout )))))
// \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5  = CARRY((!\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((\pd|Mod1|auto_generated|divider|divider|StageOut[142]~16_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[142]~16_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N12
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & (((\pd|Mod1|auto_generated|divider|divider|StageOut[147]~36_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[147]~21_combout )))) # (!\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((((\pd|Mod1|auto_generated|divider|divider|StageOut[147]~36_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[147]~21_combout )))))
// \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5  = CARRY((!\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((\pd|Mod1|auto_generated|divider|divider|StageOut[147]~36_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[147]~21_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[147]~36_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[147]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N16
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout  = (((\pd|Mod1|auto_generated|divider|divider|StageOut[150]~26_combout ) # (\pd|Mod1|auto_generated|divider|divider|StageOut[150]~27_combout )))
// \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1  = CARRY((\pd|Mod1|auto_generated|divider|divider|StageOut[150]~26_combout ) # (\pd|Mod1|auto_generated|divider|divider|StageOut[150]~27_combout ))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[150]~26_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[150]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N24
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout  = (\cpu|registerFile[10][8]~regout  & (\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1  & VCC)) # (!\cpu|registerFile[10][8]~regout  & 
// (!\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ))
// \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3  = CARRY((!\cpu|registerFile[10][8]~regout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\cpu|registerFile[10][8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 .lut_mask = 16'hC303;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N24
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[132]~99_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[132]~65_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  & ((((\pd|Mod0|auto_generated|divider|divider|StageOut[132]~99_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[132]~65_combout )))))
// \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5  = CARRY((!\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[132]~99_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[132]~65_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[132]~99_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[132]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N16
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[141]~78_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[141]~79_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[141]~78_combout  & 
// (!\pd|Mod0|auto_generated|divider|divider|StageOut[141]~79_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[141]~78_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[141]~79_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[141]~78_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[141]~79_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N18
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[142]~77_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[142]~101_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((((\pd|Mod0|auto_generated|divider|divider|StageOut[142]~77_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[142]~101_combout )))))
// \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5  = CARRY((!\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[142]~77_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[142]~101_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[142]~77_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[142]~101_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N10
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  = (((\pd|Mod0|auto_generated|divider|divider|StageOut[145]~87_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  = CARRY((\pd|Mod0|auto_generated|divider|divider|StageOut[145]~87_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout ))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[145]~87_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N14
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[147]~83_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[147]~102_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((((\pd|Mod0|auto_generated|divider|divider|StageOut[147]~83_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[147]~102_combout )))))
// \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5  = CARRY((!\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[147]~83_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[147]~102_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[147]~83_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[147]~102_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N26
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[152]~91_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[152]~103_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3  & ((((\pd|Mod0|auto_generated|divider|divider|StageOut[152]~91_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[152]~103_combout )))))
// \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5  = CARRY((!\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[152]~91_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[152]~103_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[152]~91_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[152]~103_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y20_N9
cycloneii_lcell_ff \cpu|aluReg[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[0]~0_combout ),
	.sdata(\cpu|aluReg~36_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(!\cpu|WideOr0~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [0]));

// Location: LCCOMB_X27_Y22_N20
cycloneii_lcell_comb \cpu|Add2~4 (
// Equation(s):
// \cpu|Add2~4_combout  = ((\cpu|rs1 [2] $ (\cpu|aluIn2[2]~31_combout  $ (\cpu|Add2~3 )))) # (GND)
// \cpu|Add2~5  = CARRY((\cpu|rs1 [2] & ((!\cpu|Add2~3 ) # (!\cpu|aluIn2[2]~31_combout ))) # (!\cpu|rs1 [2] & (!\cpu|aluIn2[2]~31_combout  & !\cpu|Add2~3 )))

	.dataa(\cpu|rs1 [2]),
	.datab(\cpu|aluIn2[2]~31_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~3 ),
	.combout(\cpu|Add2~4_combout ),
	.cout(\cpu|Add2~5 ));
// synopsys translate_off
defparam \cpu|Add2~4 .lut_mask = 16'h962B;
defparam \cpu|Add2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N24
cycloneii_lcell_comb \cpu|Add2~8 (
// Equation(s):
// \cpu|Add2~8_combout  = ((\cpu|aluIn2[4]~29_combout  $ (\cpu|rs1 [4] $ (\cpu|Add2~7 )))) # (GND)
// \cpu|Add2~9  = CARRY((\cpu|aluIn2[4]~29_combout  & (\cpu|rs1 [4] & !\cpu|Add2~7 )) # (!\cpu|aluIn2[4]~29_combout  & ((\cpu|rs1 [4]) # (!\cpu|Add2~7 ))))

	.dataa(\cpu|aluIn2[4]~29_combout ),
	.datab(\cpu|rs1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~7 ),
	.combout(\cpu|Add2~8_combout ),
	.cout(\cpu|Add2~9 ));
// synopsys translate_off
defparam \cpu|Add2~8 .lut_mask = 16'h964D;
defparam \cpu|Add2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N28
cycloneii_lcell_comb \cpu|Add2~12 (
// Equation(s):
// \cpu|Add2~12_combout  = ((\cpu|aluIn2[6]~27_combout  $ (\cpu|rs1 [6] $ (\cpu|Add2~11 )))) # (GND)
// \cpu|Add2~13  = CARRY((\cpu|aluIn2[6]~27_combout  & (\cpu|rs1 [6] & !\cpu|Add2~11 )) # (!\cpu|aluIn2[6]~27_combout  & ((\cpu|rs1 [6]) # (!\cpu|Add2~11 ))))

	.dataa(\cpu|aluIn2[6]~27_combout ),
	.datab(\cpu|rs1 [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~11 ),
	.combout(\cpu|Add2~12_combout ),
	.cout(\cpu|Add2~13 ));
// synopsys translate_off
defparam \cpu|Add2~12 .lut_mask = 16'h964D;
defparam \cpu|Add2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N6
cycloneii_lcell_comb \cpu|Add2~22 (
// Equation(s):
// \cpu|Add2~22_combout  = (\cpu|rs1 [11] & ((\cpu|aluIn2[11]~22_combout  & (!\cpu|Add2~21 )) # (!\cpu|aluIn2[11]~22_combout  & (\cpu|Add2~21  & VCC)))) # (!\cpu|rs1 [11] & ((\cpu|aluIn2[11]~22_combout  & ((\cpu|Add2~21 ) # (GND))) # 
// (!\cpu|aluIn2[11]~22_combout  & (!\cpu|Add2~21 ))))
// \cpu|Add2~23  = CARRY((\cpu|rs1 [11] & (\cpu|aluIn2[11]~22_combout  & !\cpu|Add2~21 )) # (!\cpu|rs1 [11] & ((\cpu|aluIn2[11]~22_combout ) # (!\cpu|Add2~21 ))))

	.dataa(\cpu|rs1 [11]),
	.datab(\cpu|aluIn2[11]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~21 ),
	.combout(\cpu|Add2~22_combout ),
	.cout(\cpu|Add2~23 ));
// synopsys translate_off
defparam \cpu|Add2~22 .lut_mask = 16'h694D;
defparam \cpu|Add2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N8
cycloneii_lcell_comb \cpu|Add2~24 (
// Equation(s):
// \cpu|Add2~24_combout  = ((\cpu|aluIn2[12]~21_combout  $ (\cpu|rs1 [12] $ (\cpu|Add2~23 )))) # (GND)
// \cpu|Add2~25  = CARRY((\cpu|aluIn2[12]~21_combout  & (\cpu|rs1 [12] & !\cpu|Add2~23 )) # (!\cpu|aluIn2[12]~21_combout  & ((\cpu|rs1 [12]) # (!\cpu|Add2~23 ))))

	.dataa(\cpu|aluIn2[12]~21_combout ),
	.datab(\cpu|rs1 [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~23 ),
	.combout(\cpu|Add2~24_combout ),
	.cout(\cpu|Add2~25 ));
// synopsys translate_off
defparam \cpu|Add2~24 .lut_mask = 16'h964D;
defparam \cpu|Add2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N26
cycloneii_lcell_comb \cpu|Add2~42 (
// Equation(s):
// \cpu|Add2~42_combout  = (\cpu|aluIn2[21]~12_combout  & ((\cpu|rs1 [21] & (!\cpu|Add2~41 )) # (!\cpu|rs1 [21] & ((\cpu|Add2~41 ) # (GND))))) # (!\cpu|aluIn2[21]~12_combout  & ((\cpu|rs1 [21] & (\cpu|Add2~41  & VCC)) # (!\cpu|rs1 [21] & (!\cpu|Add2~41 ))))
// \cpu|Add2~43  = CARRY((\cpu|aluIn2[21]~12_combout  & ((!\cpu|Add2~41 ) # (!\cpu|rs1 [21]))) # (!\cpu|aluIn2[21]~12_combout  & (!\cpu|rs1 [21] & !\cpu|Add2~41 )))

	.dataa(\cpu|aluIn2[21]~12_combout ),
	.datab(\cpu|rs1 [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~41 ),
	.combout(\cpu|Add2~42_combout ),
	.cout(\cpu|Add2~43 ));
// synopsys translate_off
defparam \cpu|Add2~42 .lut_mask = 16'h692B;
defparam \cpu|Add2~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N28
cycloneii_lcell_comb \cpu|Add2~44 (
// Equation(s):
// \cpu|Add2~44_combout  = ((\cpu|aluIn2[22]~11_combout  $ (\cpu|rs1 [22] $ (\cpu|Add2~43 )))) # (GND)
// \cpu|Add2~45  = CARRY((\cpu|aluIn2[22]~11_combout  & (\cpu|rs1 [22] & !\cpu|Add2~43 )) # (!\cpu|aluIn2[22]~11_combout  & ((\cpu|rs1 [22]) # (!\cpu|Add2~43 ))))

	.dataa(\cpu|aluIn2[22]~11_combout ),
	.datab(\cpu|rs1 [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~43 ),
	.combout(\cpu|Add2~44_combout ),
	.cout(\cpu|Add2~45 ));
// synopsys translate_off
defparam \cpu|Add2~44 .lut_mask = 16'h964D;
defparam \cpu|Add2~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N30
cycloneii_lcell_comb \cpu|Add2~46 (
// Equation(s):
// \cpu|Add2~46_combout  = (\cpu|aluIn2[23]~10_combout  & ((\cpu|rs1 [23] & (!\cpu|Add2~45 )) # (!\cpu|rs1 [23] & ((\cpu|Add2~45 ) # (GND))))) # (!\cpu|aluIn2[23]~10_combout  & ((\cpu|rs1 [23] & (\cpu|Add2~45  & VCC)) # (!\cpu|rs1 [23] & (!\cpu|Add2~45 ))))
// \cpu|Add2~47  = CARRY((\cpu|aluIn2[23]~10_combout  & ((!\cpu|Add2~45 ) # (!\cpu|rs1 [23]))) # (!\cpu|aluIn2[23]~10_combout  & (!\cpu|rs1 [23] & !\cpu|Add2~45 )))

	.dataa(\cpu|aluIn2[23]~10_combout ),
	.datab(\cpu|rs1 [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~45 ),
	.combout(\cpu|Add2~46_combout ),
	.cout(\cpu|Add2~47 ));
// synopsys translate_off
defparam \cpu|Add2~46 .lut_mask = 16'h692B;
defparam \cpu|Add2~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\cpu|mem_wmask[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata[26]~10_combout ,\cpu|mem_wdata[25]~6_combout ,\cpu|mem_wdata[24]~2_combout ,\cpu|mem_wdata[19]~12_combout ,\cpu|mem_wdata[18]~8_combout ,\cpu|mem_wdata[17]~4_combout ,\cpu|mem_wdata[16]~0_combout ,\cpu|mem_wdata[10]~11_combout ,
\cpu|mem_wdata[9]~7_combout ,\cpu|mem_wdata[8]~3_combout ,\cpu|rs2 [3],\cpu|rs2 [2],\cpu|rs2 [1],\cpu|rs2 [0]}),
	.portaaddr({\cpu|mem_addr[6]~6_combout ,\cpu|mem_addr[5]~5_combout ,\cpu|mem_addr[4]~4_combout ,\cpu|mem_addr[3]~3_combout ,\cpu|mem_addr[2]~2_combout ,\cpu|mem_addr[1]~1_combout ,\cpu|mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(14'b00000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../memory_init.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fkd1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 127;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 128;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 14;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = 1792'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000007024C083030C2D39E3C2C3ED8C0E3BE3C083ED8D3230B4D363014C0A3030F8930000000000000000000000000007403C063;
// synopsys translate_on

// Location: LCFF_X24_Y20_N1
cycloneii_lcell_ff \cpu|aluReg[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[1]~1_combout ),
	.sdata(\cpu|rs1 [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [1]));

// Location: LCFF_X24_Y20_N11
cycloneii_lcell_ff \cpu|aluReg[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[2]~2_combout ),
	.sdata(\cpu|rs1 [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [2]));

// Location: LCFF_X24_Y20_N13
cycloneii_lcell_ff \cpu|aluReg[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[3]~3_combout ),
	.sdata(\cpu|rs1 [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [3]));

// Location: LCCOMB_X21_Y21_N14
cycloneii_lcell_comb \cpu|PCplus4[4]~4 (
// Equation(s):
// \cpu|PCplus4[4]~4_combout  = (\cpu|PC [4] & (\cpu|PCplus4[3]~3  $ (GND))) # (!\cpu|PC [4] & (!\cpu|PCplus4[3]~3  & VCC))
// \cpu|PCplus4[4]~5  = CARRY((\cpu|PC [4] & !\cpu|PCplus4[3]~3 ))

	.dataa(vcc),
	.datab(\cpu|PC [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[3]~3 ),
	.combout(\cpu|PCplus4[4]~4_combout ),
	.cout(\cpu|PCplus4[4]~5 ));
// synopsys translate_off
defparam \cpu|PCplus4[4]~4 .lut_mask = 16'hC30C;
defparam \cpu|PCplus4[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y19_N17
cycloneii_lcell_ff \cpu|aluReg[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[4]~4_combout ),
	.sdata(\cpu|rs1 [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [4]));

// Location: LCFF_X21_Y19_N11
cycloneii_lcell_ff \cpu|cycles[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[5]~39_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [5]));

// Location: LCCOMB_X21_Y21_N16
cycloneii_lcell_comb \cpu|PCplus4[5]~6 (
// Equation(s):
// \cpu|PCplus4[5]~6_combout  = (\cpu|PC [5] & (!\cpu|PCplus4[4]~5 )) # (!\cpu|PC [5] & ((\cpu|PCplus4[4]~5 ) # (GND)))
// \cpu|PCplus4[5]~7  = CARRY((!\cpu|PCplus4[4]~5 ) # (!\cpu|PC [5]))

	.dataa(\cpu|PC [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[4]~5 ),
	.combout(\cpu|PCplus4[5]~6_combout ),
	.cout(\cpu|PCplus4[5]~7 ));
// synopsys translate_off
defparam \cpu|PCplus4[5]~6 .lut_mask = 16'h5A5F;
defparam \cpu|PCplus4[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y19_N19
cycloneii_lcell_ff \cpu|aluReg[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[5]~5_combout ),
	.sdata(\cpu|rs1 [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [5]));

// Location: LCCOMB_X21_Y21_N18
cycloneii_lcell_comb \cpu|PCplus4[6]~8 (
// Equation(s):
// \cpu|PCplus4[6]~8_combout  = (\cpu|PC [6] & (\cpu|PCplus4[5]~7  $ (GND))) # (!\cpu|PC [6] & (!\cpu|PCplus4[5]~7  & VCC))
// \cpu|PCplus4[6]~9  = CARRY((\cpu|PC [6] & !\cpu|PCplus4[5]~7 ))

	.dataa(\cpu|PC [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[5]~7 ),
	.combout(\cpu|PCplus4[6]~8_combout ),
	.cout(\cpu|PCplus4[6]~9 ));
// synopsys translate_off
defparam \cpu|PCplus4[6]~8 .lut_mask = 16'hA50A;
defparam \cpu|PCplus4[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y19_N13
cycloneii_lcell_ff \cpu|aluReg[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[6]~6_combout ),
	.sdata(\cpu|rs1 [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [6]));

// Location: LCCOMB_X21_Y21_N20
cycloneii_lcell_comb \cpu|PCplus4[7]~10 (
// Equation(s):
// \cpu|PCplus4[7]~10_combout  = (\cpu|PC [7] & (!\cpu|PCplus4[6]~9 )) # (!\cpu|PC [7] & ((\cpu|PCplus4[6]~9 ) # (GND)))
// \cpu|PCplus4[7]~11  = CARRY((!\cpu|PCplus4[6]~9 ) # (!\cpu|PC [7]))

	.dataa(vcc),
	.datab(\cpu|PC [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[6]~9 ),
	.combout(\cpu|PCplus4[7]~10_combout ),
	.cout(\cpu|PCplus4[7]~11 ));
// synopsys translate_off
defparam \cpu|PCplus4[7]~10 .lut_mask = 16'h3C3F;
defparam \cpu|PCplus4[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X23_Y21_N1
cycloneii_lcell_ff \cpu|PC[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[8]~7_combout ),
	.sdata(\cpu|aluPlus[8]~16_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [8]));

// Location: LCCOMB_X21_Y21_N24
cycloneii_lcell_comb \cpu|PCplus4[9]~14 (
// Equation(s):
// \cpu|PCplus4[9]~14_combout  = (\cpu|PC [9] & (!\cpu|PCplus4[8]~13 )) # (!\cpu|PC [9] & ((\cpu|PCplus4[8]~13 ) # (GND)))
// \cpu|PCplus4[9]~15  = CARRY((!\cpu|PCplus4[8]~13 ) # (!\cpu|PC [9]))

	.dataa(vcc),
	.datab(\cpu|PC [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[8]~13 ),
	.combout(\cpu|PCplus4[9]~14_combout ),
	.cout(\cpu|PCplus4[9]~15 ));
// synopsys translate_off
defparam \cpu|PCplus4[9]~14 .lut_mask = 16'h3C3F;
defparam \cpu|PCplus4[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y19_N25
cycloneii_lcell_ff \cpu|aluReg[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[9]~8_combout ),
	.sdata(\cpu|rs1 [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [9]));

// Location: LCCOMB_X25_Y21_N16
cycloneii_lcell_comb \cpu|aluPlus[8]~16 (
// Equation(s):
// \cpu|aluPlus[8]~16_combout  = ((\cpu|rs1 [8] $ (\cpu|aluIn2[8]~25_combout  $ (!\cpu|aluPlus[7]~15 )))) # (GND)
// \cpu|aluPlus[8]~17  = CARRY((\cpu|rs1 [8] & ((\cpu|aluIn2[8]~25_combout ) # (!\cpu|aluPlus[7]~15 ))) # (!\cpu|rs1 [8] & (\cpu|aluIn2[8]~25_combout  & !\cpu|aluPlus[7]~15 )))

	.dataa(\cpu|rs1 [8]),
	.datab(\cpu|aluIn2[8]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[7]~15 ),
	.combout(\cpu|aluPlus[8]~16_combout ),
	.cout(\cpu|aluPlus[8]~17 ));
// synopsys translate_off
defparam \cpu|aluPlus[8]~16 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[8]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N8
cycloneii_lcell_comb \cpu|aluReg[0]~0 (
// Equation(s):
// \cpu|aluReg[0]~0_combout  = (\cpu|aluReg~38_combout  & ((\cpu|rs1 [0]))) # (!\cpu|aluReg~38_combout  & (\cpu|aluReg [0]))

	.dataa(\cpu|aluReg~38_combout ),
	.datab(vcc),
	.datac(\cpu|aluReg [0]),
	.datad(\cpu|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|aluReg[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[0]~0 .lut_mask = 16'hFA50;
defparam \cpu|aluReg[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N0
cycloneii_lcell_comb \cpu|aluReg[1]~1 (
// Equation(s):
// \cpu|aluReg[1]~1_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [0]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [2]))

	.dataa(\cpu|aluReg [2]),
	.datab(\cpu|ShiftLeft0~5_combout ),
	.datac(vcc),
	.datad(\cpu|aluReg [0]),
	.cin(gnd),
	.combout(\cpu|aluReg[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[1]~1 .lut_mask = 16'hEE22;
defparam \cpu|aluReg[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N10
cycloneii_lcell_comb \cpu|aluReg[2]~2 (
// Equation(s):
// \cpu|aluReg[2]~2_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [1]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [3]))

	.dataa(\cpu|aluReg [3]),
	.datab(\cpu|ShiftLeft0~5_combout ),
	.datac(vcc),
	.datad(\cpu|aluReg [1]),
	.cin(gnd),
	.combout(\cpu|aluReg[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[2]~2 .lut_mask = 16'hEE22;
defparam \cpu|aluReg[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N12
cycloneii_lcell_comb \cpu|aluReg[3]~3 (
// Equation(s):
// \cpu|aluReg[3]~3_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [2])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [4])))

	.dataa(\cpu|aluReg [2]),
	.datab(\cpu|ShiftLeft0~5_combout ),
	.datac(vcc),
	.datad(\cpu|aluReg [4]),
	.cin(gnd),
	.combout(\cpu|aluReg[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[3]~3 .lut_mask = 16'hBB88;
defparam \cpu|aluReg[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N16
cycloneii_lcell_comb \cpu|aluReg[4]~4 (
// Equation(s):
// \cpu|aluReg[4]~4_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [3])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [5])))

	.dataa(\cpu|aluReg [3]),
	.datab(\cpu|aluReg [5]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[4]~4 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N10
cycloneii_lcell_comb \cpu|cycles[5]~39 (
// Equation(s):
// \cpu|cycles[5]~39_combout  = (\cpu|cycles [5] & (\cpu|cycles[4]~38  $ (GND))) # (!\cpu|cycles [5] & (!\cpu|cycles[4]~38  & VCC))
// \cpu|cycles[5]~40  = CARRY((\cpu|cycles [5] & !\cpu|cycles[4]~38 ))

	.dataa(\cpu|cycles [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[4]~38 ),
	.combout(\cpu|cycles[5]~39_combout ),
	.cout(\cpu|cycles[5]~40 ));
// synopsys translate_off
defparam \cpu|cycles[5]~39 .lut_mask = 16'hA50A;
defparam \cpu|cycles[5]~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N18
cycloneii_lcell_comb \cpu|aluReg[5]~5 (
// Equation(s):
// \cpu|aluReg[5]~5_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [4])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [6])))

	.dataa(\cpu|aluReg [4]),
	.datab(\cpu|ShiftLeft0~5_combout ),
	.datac(vcc),
	.datad(\cpu|aluReg [6]),
	.cin(gnd),
	.combout(\cpu|aluReg[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[5]~5 .lut_mask = 16'hBB88;
defparam \cpu|aluReg[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N12
cycloneii_lcell_comb \cpu|aluReg[6]~6 (
// Equation(s):
// \cpu|aluReg[6]~6_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [5]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [7]))

	.dataa(\cpu|aluReg [7]),
	.datab(\cpu|aluReg [5]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[6]~6 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N0
cycloneii_lcell_comb \cpu|PC[8]~7 (
// Equation(s):
// \cpu|PC[8]~7_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~14_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[8]~12_combout ))

	.dataa(\cpu|PCplus4[8]~12_combout ),
	.datab(\cpu|Add6~14_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[8]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[8]~7 .lut_mask = 16'hCCAA;
defparam \cpu|PC[8]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N21
cycloneii_lcell_ff \cpu|aluReg[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[10]~10_combout ),
	.sdata(\cpu|rs1 [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [10]));

// Location: LCCOMB_X25_Y19_N24
cycloneii_lcell_comb \cpu|aluReg[9]~8 (
// Equation(s):
// \cpu|aluReg[9]~8_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [8]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [10]))

	.dataa(\cpu|aluReg [10]),
	.datab(\cpu|aluReg [8]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[9]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[9]~8 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[9]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N16
cycloneii_lcell_comb \cpu|Add4~2 (
// Equation(s):
// \cpu|Add4~2_combout  = (\cpu|aluShamt [1] & (\cpu|Add4~1  & VCC)) # (!\cpu|aluShamt [1] & (!\cpu|Add4~1 ))
// \cpu|Add4~3  = CARRY((!\cpu|aluShamt [1] & !\cpu|Add4~1 ))

	.dataa(\cpu|aluShamt [1]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add4~1 ),
	.combout(\cpu|Add4~2_combout ),
	.cout(\cpu|Add4~3 ));
// synopsys translate_off
defparam \cpu|Add4~2 .lut_mask = 16'hA505;
defparam \cpu|Add4~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N20
cycloneii_lcell_comb \cpu|Add4~6 (
// Equation(s):
// \cpu|Add4~6_combout  = (\cpu|aluShamt [3] & (\cpu|Add4~5  & VCC)) # (!\cpu|aluShamt [3] & (!\cpu|Add4~5 ))
// \cpu|Add4~7  = CARRY((!\cpu|aluShamt [3] & !\cpu|Add4~5 ))

	.dataa(vcc),
	.datab(\cpu|aluShamt [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add4~5 ),
	.combout(\cpu|Add4~6_combout ),
	.cout(\cpu|Add4~7 ));
// synopsys translate_off
defparam \cpu|Add4~6 .lut_mask = 16'hC303;
defparam \cpu|Add4~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y19_N7
cycloneii_lcell_ff \cpu|aluReg[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[31]~11_combout ),
	.sdata(\cpu|rs1 [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [31]));

// Location: LCCOMB_X25_Y21_N20
cycloneii_lcell_comb \cpu|aluPlus[10]~20 (
// Equation(s):
// \cpu|aluPlus[10]~20_combout  = ((\cpu|rs1 [10] $ (\cpu|aluIn2[10]~23_combout  $ (!\cpu|aluPlus[9]~19 )))) # (GND)
// \cpu|aluPlus[10]~21  = CARRY((\cpu|rs1 [10] & ((\cpu|aluIn2[10]~23_combout ) # (!\cpu|aluPlus[9]~19 ))) # (!\cpu|rs1 [10] & (\cpu|aluIn2[10]~23_combout  & !\cpu|aluPlus[9]~19 )))

	.dataa(\cpu|rs1 [10]),
	.datab(\cpu|aluIn2[10]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[9]~19 ),
	.combout(\cpu|aluPlus[10]~20_combout ),
	.cout(\cpu|aluPlus[10]~21 ));
// synopsys translate_off
defparam \cpu|aluPlus[10]~20 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[10]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N6
cycloneii_lcell_comb \cpu|aluPlus[19]~38 (
// Equation(s):
// \cpu|aluPlus[19]~38_combout  = (\cpu|aluIn2[19]~14_combout  & ((\cpu|rs1 [19] & (\cpu|aluPlus[18]~37  & VCC)) # (!\cpu|rs1 [19] & (!\cpu|aluPlus[18]~37 )))) # (!\cpu|aluIn2[19]~14_combout  & ((\cpu|rs1 [19] & (!\cpu|aluPlus[18]~37 )) # (!\cpu|rs1 [19] & 
// ((\cpu|aluPlus[18]~37 ) # (GND)))))
// \cpu|aluPlus[19]~39  = CARRY((\cpu|aluIn2[19]~14_combout  & (!\cpu|rs1 [19] & !\cpu|aluPlus[18]~37 )) # (!\cpu|aluIn2[19]~14_combout  & ((!\cpu|aluPlus[18]~37 ) # (!\cpu|rs1 [19]))))

	.dataa(\cpu|aluIn2[19]~14_combout ),
	.datab(\cpu|rs1 [19]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[18]~37 ),
	.combout(\cpu|aluPlus[19]~38_combout ),
	.cout(\cpu|aluPlus[19]~39 ));
// synopsys translate_off
defparam \cpu|aluPlus[19]~38 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[19]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N10
cycloneii_lcell_comb \cpu|aluPlus[21]~42 (
// Equation(s):
// \cpu|aluPlus[21]~42_combout  = (\cpu|rs1 [21] & ((\cpu|aluIn2[21]~12_combout  & (\cpu|aluPlus[20]~41  & VCC)) # (!\cpu|aluIn2[21]~12_combout  & (!\cpu|aluPlus[20]~41 )))) # (!\cpu|rs1 [21] & ((\cpu|aluIn2[21]~12_combout  & (!\cpu|aluPlus[20]~41 )) # 
// (!\cpu|aluIn2[21]~12_combout  & ((\cpu|aluPlus[20]~41 ) # (GND)))))
// \cpu|aluPlus[21]~43  = CARRY((\cpu|rs1 [21] & (!\cpu|aluIn2[21]~12_combout  & !\cpu|aluPlus[20]~41 )) # (!\cpu|rs1 [21] & ((!\cpu|aluPlus[20]~41 ) # (!\cpu|aluIn2[21]~12_combout ))))

	.dataa(\cpu|rs1 [21]),
	.datab(\cpu|aluIn2[21]~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[20]~41 ),
	.combout(\cpu|aluPlus[21]~42_combout ),
	.cout(\cpu|aluPlus[21]~43 ));
// synopsys translate_off
defparam \cpu|aluPlus[21]~42 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[21]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N18
cycloneii_lcell_comb \cpu|aluPlus[25]~50 (
// Equation(s):
// \cpu|aluPlus[25]~50_combout  = (\cpu|aluIn2[25]~8_combout  & ((\cpu|rs1 [25] & (\cpu|aluPlus[24]~49  & VCC)) # (!\cpu|rs1 [25] & (!\cpu|aluPlus[24]~49 )))) # (!\cpu|aluIn2[25]~8_combout  & ((\cpu|rs1 [25] & (!\cpu|aluPlus[24]~49 )) # (!\cpu|rs1 [25] & 
// ((\cpu|aluPlus[24]~49 ) # (GND)))))
// \cpu|aluPlus[25]~51  = CARRY((\cpu|aluIn2[25]~8_combout  & (!\cpu|rs1 [25] & !\cpu|aluPlus[24]~49 )) # (!\cpu|aluIn2[25]~8_combout  & ((!\cpu|aluPlus[24]~49 ) # (!\cpu|rs1 [25]))))

	.dataa(\cpu|aluIn2[25]~8_combout ),
	.datab(\cpu|rs1 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[24]~49 ),
	.combout(\cpu|aluPlus[25]~50_combout ),
	.cout(\cpu|aluPlus[25]~51 ));
// synopsys translate_off
defparam \cpu|aluPlus[25]~50 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[25]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N20
cycloneii_lcell_comb \cpu|aluPlus[26]~52 (
// Equation(s):
// \cpu|aluPlus[26]~52_combout  = ((\cpu|rs1 [26] $ (\cpu|aluIn2[26]~7_combout  $ (!\cpu|aluPlus[25]~51 )))) # (GND)
// \cpu|aluPlus[26]~53  = CARRY((\cpu|rs1 [26] & ((\cpu|aluIn2[26]~7_combout ) # (!\cpu|aluPlus[25]~51 ))) # (!\cpu|rs1 [26] & (\cpu|aluIn2[26]~7_combout  & !\cpu|aluPlus[25]~51 )))

	.dataa(\cpu|rs1 [26]),
	.datab(\cpu|aluIn2[26]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[25]~51 ),
	.combout(\cpu|aluPlus[26]~52_combout ),
	.cout(\cpu|aluPlus[26]~53 ));
// synopsys translate_off
defparam \cpu|aluPlus[26]~52 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[26]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N22
cycloneii_lcell_comb \cpu|aluPlus[27]~54 (
// Equation(s):
// \cpu|aluPlus[27]~54_combout  = (\cpu|aluIn2[27]~6_combout  & ((\cpu|rs1 [27] & (\cpu|aluPlus[26]~53  & VCC)) # (!\cpu|rs1 [27] & (!\cpu|aluPlus[26]~53 )))) # (!\cpu|aluIn2[27]~6_combout  & ((\cpu|rs1 [27] & (!\cpu|aluPlus[26]~53 )) # (!\cpu|rs1 [27] & 
// ((\cpu|aluPlus[26]~53 ) # (GND)))))
// \cpu|aluPlus[27]~55  = CARRY((\cpu|aluIn2[27]~6_combout  & (!\cpu|rs1 [27] & !\cpu|aluPlus[26]~53 )) # (!\cpu|aluIn2[27]~6_combout  & ((!\cpu|aluPlus[26]~53 ) # (!\cpu|rs1 [27]))))

	.dataa(\cpu|aluIn2[27]~6_combout ),
	.datab(\cpu|rs1 [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[26]~53 ),
	.combout(\cpu|aluPlus[27]~54_combout ),
	.cout(\cpu|aluPlus[27]~55 ));
// synopsys translate_off
defparam \cpu|aluPlus[27]~54 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[27]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N24
cycloneii_lcell_comb \cpu|aluPlus[28]~56 (
// Equation(s):
// \cpu|aluPlus[28]~56_combout  = ((\cpu|aluIn2[28]~5_combout  $ (\cpu|rs1 [28] $ (!\cpu|aluPlus[27]~55 )))) # (GND)
// \cpu|aluPlus[28]~57  = CARRY((\cpu|aluIn2[28]~5_combout  & ((\cpu|rs1 [28]) # (!\cpu|aluPlus[27]~55 ))) # (!\cpu|aluIn2[28]~5_combout  & (\cpu|rs1 [28] & !\cpu|aluPlus[27]~55 )))

	.dataa(\cpu|aluIn2[28]~5_combout ),
	.datab(\cpu|rs1 [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[27]~55 ),
	.combout(\cpu|aluPlus[28]~56_combout ),
	.cout(\cpu|aluPlus[28]~57 ));
// synopsys translate_off
defparam \cpu|aluPlus[28]~56 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[28]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N26
cycloneii_lcell_comb \cpu|aluPlus[29]~58 (
// Equation(s):
// \cpu|aluPlus[29]~58_combout  = (\cpu|rs1 [29] & ((\cpu|aluIn2[29]~4_combout  & (\cpu|aluPlus[28]~57  & VCC)) # (!\cpu|aluIn2[29]~4_combout  & (!\cpu|aluPlus[28]~57 )))) # (!\cpu|rs1 [29] & ((\cpu|aluIn2[29]~4_combout  & (!\cpu|aluPlus[28]~57 )) # 
// (!\cpu|aluIn2[29]~4_combout  & ((\cpu|aluPlus[28]~57 ) # (GND)))))
// \cpu|aluPlus[29]~59  = CARRY((\cpu|rs1 [29] & (!\cpu|aluIn2[29]~4_combout  & !\cpu|aluPlus[28]~57 )) # (!\cpu|rs1 [29] & ((!\cpu|aluPlus[28]~57 ) # (!\cpu|aluIn2[29]~4_combout ))))

	.dataa(\cpu|rs1 [29]),
	.datab(\cpu|aluIn2[29]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[28]~57 ),
	.combout(\cpu|aluPlus[29]~58_combout ),
	.cout(\cpu|aluPlus[29]~59 ));
// synopsys translate_off
defparam \cpu|aluPlus[29]~58 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[29]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N28
cycloneii_lcell_comb \cpu|aluPlus[30]~60 (
// Equation(s):
// \cpu|aluPlus[30]~60_combout  = ((\cpu|rs1 [30] $ (\cpu|aluIn2[30]~3_combout  $ (!\cpu|aluPlus[29]~59 )))) # (GND)
// \cpu|aluPlus[30]~61  = CARRY((\cpu|rs1 [30] & ((\cpu|aluIn2[30]~3_combout ) # (!\cpu|aluPlus[29]~59 ))) # (!\cpu|rs1 [30] & (\cpu|aluIn2[30]~3_combout  & !\cpu|aluPlus[29]~59 )))

	.dataa(\cpu|rs1 [30]),
	.datab(\cpu|aluIn2[30]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[29]~59 ),
	.combout(\cpu|aluPlus[30]~60_combout ),
	.cout(\cpu|aluPlus[30]~61 ));
// synopsys translate_off
defparam \cpu|aluPlus[30]~60 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[30]~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N30
cycloneii_lcell_comb \cpu|aluPlus[31]~62 (
// Equation(s):
// \cpu|aluPlus[31]~62_combout  = \cpu|rs1 [31] $ (\cpu|aluPlus[30]~61  $ (\cpu|aluIn2[31]~2_combout ))

	.dataa(vcc),
	.datab(\cpu|rs1 [31]),
	.datac(vcc),
	.datad(\cpu|aluIn2[31]~2_combout ),
	.cin(\cpu|aluPlus[30]~61 ),
	.combout(\cpu|aluPlus[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluPlus[31]~62 .lut_mask = 16'hC33C;
defparam \cpu|aluPlus[31]~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y19_N9
cycloneii_lcell_ff \cpu|aluReg[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[30]~13_combout ),
	.sdata(\cpu|rs1 [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [30]));

// Location: LCFF_X21_Y18_N25
cycloneii_lcell_ff \cpu|cycles[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[28]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [28]));

// Location: LCFF_X25_Y19_N1
cycloneii_lcell_ff \cpu|aluReg[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[26]~19_combout ),
	.sdata(\cpu|rs1 [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [26]));

// Location: LCFF_X21_Y18_N17
cycloneii_lcell_ff \cpu|cycles[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[24]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [24]));

// Location: LCFF_X21_Y20_N25
cycloneii_lcell_ff \cpu|PC[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[21]~16_combout ),
	.sdata(\cpu|aluPlus[21]~42_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [21]));

// Location: LCFF_X23_Y21_N29
cycloneii_lcell_ff \cpu|PC[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[19]~12_combout ),
	.sdata(\cpu|aluPlus[19]~38_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [19]));

// Location: LCFF_X21_Y22_N29
cycloneii_lcell_ff \cpu|PC[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[10]~11_combout ),
	.sdata(\cpu|aluPlus[10]~20_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [10]));

// Location: LCCOMB_X22_Y21_N28
cycloneii_lcell_comb \cpu|Add6~18 (
// Equation(s):
// \cpu|Add6~18_combout  = (\cpu|PC [10] & ((\cpu|PCplusImm~22_combout  & (\cpu|Add6~17  & VCC)) # (!\cpu|PCplusImm~22_combout  & (!\cpu|Add6~17 )))) # (!\cpu|PC [10] & ((\cpu|PCplusImm~22_combout  & (!\cpu|Add6~17 )) # (!\cpu|PCplusImm~22_combout  & 
// ((\cpu|Add6~17 ) # (GND)))))
// \cpu|Add6~19  = CARRY((\cpu|PC [10] & (!\cpu|PCplusImm~22_combout  & !\cpu|Add6~17 )) # (!\cpu|PC [10] & ((!\cpu|Add6~17 ) # (!\cpu|PCplusImm~22_combout ))))

	.dataa(\cpu|PC [10]),
	.datab(\cpu|PCplusImm~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~17 ),
	.combout(\cpu|Add6~18_combout ),
	.cout(\cpu|Add6~19 ));
// synopsys translate_off
defparam \cpu|Add6~18 .lut_mask = 16'h9617;
defparam \cpu|Add6~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N16
cycloneii_lcell_comb \cpu|Add6~38 (
// Equation(s):
// \cpu|Add6~38_combout  = (\cpu|PC [20] & ((\cpu|PCplusImm~12_combout  & (\cpu|Add6~37  & VCC)) # (!\cpu|PCplusImm~12_combout  & (!\cpu|Add6~37 )))) # (!\cpu|PC [20] & ((\cpu|PCplusImm~12_combout  & (!\cpu|Add6~37 )) # (!\cpu|PCplusImm~12_combout  & 
// ((\cpu|Add6~37 ) # (GND)))))
// \cpu|Add6~39  = CARRY((\cpu|PC [20] & (!\cpu|PCplusImm~12_combout  & !\cpu|Add6~37 )) # (!\cpu|PC [20] & ((!\cpu|Add6~37 ) # (!\cpu|PCplusImm~12_combout ))))

	.dataa(\cpu|PC [20]),
	.datab(\cpu|PCplusImm~12_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~37 ),
	.combout(\cpu|Add6~38_combout ),
	.cout(\cpu|Add6~39 ));
// synopsys translate_off
defparam \cpu|Add6~38 .lut_mask = 16'h9617;
defparam \cpu|Add6~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N18
cycloneii_lcell_comb \cpu|Add6~40 (
// Equation(s):
// \cpu|Add6~40_combout  = ((\cpu|PCplusImm~11_combout  $ (\cpu|PC [21] $ (!\cpu|Add6~39 )))) # (GND)
// \cpu|Add6~41  = CARRY((\cpu|PCplusImm~11_combout  & ((\cpu|PC [21]) # (!\cpu|Add6~39 ))) # (!\cpu|PCplusImm~11_combout  & (\cpu|PC [21] & !\cpu|Add6~39 )))

	.dataa(\cpu|PCplusImm~11_combout ),
	.datab(\cpu|PC [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~39 ),
	.combout(\cpu|Add6~40_combout ),
	.cout(\cpu|Add6~41 ));
// synopsys translate_off
defparam \cpu|Add6~40 .lut_mask = 16'h698E;
defparam \cpu|Add6~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N20
cycloneii_lcell_comb \cpu|Add6~42 (
// Equation(s):
// \cpu|Add6~42_combout  = (\cpu|PC [22] & ((\cpu|PCplusImm~10_combout  & (\cpu|Add6~41  & VCC)) # (!\cpu|PCplusImm~10_combout  & (!\cpu|Add6~41 )))) # (!\cpu|PC [22] & ((\cpu|PCplusImm~10_combout  & (!\cpu|Add6~41 )) # (!\cpu|PCplusImm~10_combout  & 
// ((\cpu|Add6~41 ) # (GND)))))
// \cpu|Add6~43  = CARRY((\cpu|PC [22] & (!\cpu|PCplusImm~10_combout  & !\cpu|Add6~41 )) # (!\cpu|PC [22] & ((!\cpu|Add6~41 ) # (!\cpu|PCplusImm~10_combout ))))

	.dataa(\cpu|PC [22]),
	.datab(\cpu|PCplusImm~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~41 ),
	.combout(\cpu|Add6~42_combout ),
	.cout(\cpu|Add6~43 ));
// synopsys translate_off
defparam \cpu|Add6~42 .lut_mask = 16'h9617;
defparam \cpu|Add6~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N22
cycloneii_lcell_comb \cpu|Add6~44 (
// Equation(s):
// \cpu|Add6~44_combout  = \cpu|PC [23] $ (\cpu|Add6~43  $ (!\cpu|PCplusImm~9_combout ))

	.dataa(\cpu|PC [23]),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|PCplusImm~9_combout ),
	.cin(\cpu|Add6~43 ),
	.combout(\cpu|Add6~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add6~44 .lut_mask = 16'h5AA5;
defparam \cpu|Add6~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N6
cycloneii_lcell_comb \cpu|PCplus4[16]~28 (
// Equation(s):
// \cpu|PCplus4[16]~28_combout  = (\cpu|PC [16] & (\cpu|PCplus4[15]~27  $ (GND))) # (!\cpu|PC [16] & (!\cpu|PCplus4[15]~27  & VCC))
// \cpu|PCplus4[16]~29  = CARRY((\cpu|PC [16] & !\cpu|PCplus4[15]~27 ))

	.dataa(vcc),
	.datab(\cpu|PC [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[15]~27 ),
	.combout(\cpu|PCplus4[16]~28_combout ),
	.cout(\cpu|PCplus4[16]~29 ));
// synopsys translate_off
defparam \cpu|PCplus4[16]~28 .lut_mask = 16'hC30C;
defparam \cpu|PCplus4[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N16
cycloneii_lcell_comb \cpu|PCplus4[21]~38 (
// Equation(s):
// \cpu|PCplus4[21]~38_combout  = (\cpu|PC [21] & (!\cpu|PCplus4[20]~37 )) # (!\cpu|PC [21] & ((\cpu|PCplus4[20]~37 ) # (GND)))
// \cpu|PCplus4[21]~39  = CARRY((!\cpu|PCplus4[20]~37 ) # (!\cpu|PC [21]))

	.dataa(\cpu|PC [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[20]~37 ),
	.combout(\cpu|PCplus4[21]~38_combout ),
	.cout(\cpu|PCplus4[21]~39 ));
// synopsys translate_off
defparam \cpu|PCplus4[21]~38 .lut_mask = 16'h5A5F;
defparam \cpu|PCplus4[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X25_Y22_N21
cycloneii_lcell_ff \cpu|aluReg[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[23]~30_combout ),
	.sdata(\cpu|rs1 [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [23]));

// Location: LCFF_X21_Y18_N13
cycloneii_lcell_ff \cpu|cycles[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[22]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [22]));

// Location: LCFF_X25_Y22_N7
cycloneii_lcell_ff \cpu|aluReg[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[22]~28_combout ),
	.sdata(\cpu|rs1 [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [22]));

// Location: LCFF_X21_Y18_N11
cycloneii_lcell_ff \cpu|cycles[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[21]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [21]));

// Location: LCFF_X21_Y19_N21
cycloneii_lcell_ff \cpu|cycles[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[10]~49_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [10]));

// Location: LCCOMB_X25_Y19_N20
cycloneii_lcell_comb \cpu|aluReg[10]~10 (
// Equation(s):
// \cpu|aluReg[10]~10_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [9])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [11])))

	.dataa(\cpu|aluReg [9]),
	.datab(\cpu|aluReg [11]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[10]~10 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N20
cycloneii_lcell_comb \cpu|cycles[10]~49 (
// Equation(s):
// \cpu|cycles[10]~49_combout  = (\cpu|cycles [10] & (!\cpu|cycles[9]~48 )) # (!\cpu|cycles [10] & ((\cpu|cycles[9]~48 ) # (GND)))
// \cpu|cycles[10]~50  = CARRY((!\cpu|cycles[9]~48 ) # (!\cpu|cycles [10]))

	.dataa(\cpu|cycles [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[9]~48 ),
	.combout(\cpu|cycles[10]~49_combout ),
	.cout(\cpu|cycles[10]~50 ));
// synopsys translate_off
defparam \cpu|cycles[10]~49 .lut_mask = 16'h5A5F;
defparam \cpu|cycles[10]~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N10
cycloneii_lcell_comb \cpu|cycles[21]~71 (
// Equation(s):
// \cpu|cycles[21]~71_combout  = (\cpu|cycles [21] & (\cpu|cycles[20]~70  $ (GND))) # (!\cpu|cycles [21] & (!\cpu|cycles[20]~70  & VCC))
// \cpu|cycles[21]~72  = CARRY((\cpu|cycles [21] & !\cpu|cycles[20]~70 ))

	.dataa(\cpu|cycles [21]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[20]~70 ),
	.combout(\cpu|cycles[21]~71_combout ),
	.cout(\cpu|cycles[21]~72 ));
// synopsys translate_off
defparam \cpu|cycles[21]~71 .lut_mask = 16'hA50A;
defparam \cpu|cycles[21]~71 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N12
cycloneii_lcell_comb \cpu|cycles[22]~73 (
// Equation(s):
// \cpu|cycles[22]~73_combout  = (\cpu|cycles [22] & (!\cpu|cycles[21]~72 )) # (!\cpu|cycles [22] & ((\cpu|cycles[21]~72 ) # (GND)))
// \cpu|cycles[22]~74  = CARRY((!\cpu|cycles[21]~72 ) # (!\cpu|cycles [22]))

	.dataa(\cpu|cycles [22]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[21]~72 ),
	.combout(\cpu|cycles[22]~73_combout ),
	.cout(\cpu|cycles[22]~74 ));
// synopsys translate_off
defparam \cpu|cycles[22]~73 .lut_mask = 16'h5A5F;
defparam \cpu|cycles[22]~73 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N16
cycloneii_lcell_comb \cpu|cycles[24]~77 (
// Equation(s):
// \cpu|cycles[24]~77_combout  = (\cpu|cycles [24] & (!\cpu|cycles[23]~76 )) # (!\cpu|cycles [24] & ((\cpu|cycles[23]~76 ) # (GND)))
// \cpu|cycles[24]~78  = CARRY((!\cpu|cycles[23]~76 ) # (!\cpu|cycles [24]))

	.dataa(\cpu|cycles [24]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[23]~76 ),
	.combout(\cpu|cycles[24]~77_combout ),
	.cout(\cpu|cycles[24]~78 ));
// synopsys translate_off
defparam \cpu|cycles[24]~77 .lut_mask = 16'h5A5F;
defparam \cpu|cycles[24]~77 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N24
cycloneii_lcell_comb \cpu|cycles[28]~85 (
// Equation(s):
// \cpu|cycles[28]~85_combout  = (\cpu|cycles [28] & (!\cpu|cycles[27]~84 )) # (!\cpu|cycles [28] & ((\cpu|cycles[27]~84 ) # (GND)))
// \cpu|cycles[28]~86  = CARRY((!\cpu|cycles[27]~84 ) # (!\cpu|cycles [28]))

	.dataa(\cpu|cycles [28]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[27]~84 ),
	.combout(\cpu|cycles[28]~85_combout ),
	.cout(\cpu|cycles[28]~86 ));
// synopsys translate_off
defparam \cpu|cycles[28]~85 .lut_mask = 16'h5A5F;
defparam \cpu|cycles[28]~85 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N6
cycloneii_lcell_comb \cpu|aluReg[31]~11 (
// Equation(s):
// \cpu|aluReg[31]~11_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [30])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg~37_combout )))

	.dataa(\cpu|aluReg [30]),
	.datab(\cpu|aluReg~37_combout ),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[31]~11 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N8
cycloneii_lcell_comb \cpu|aluReg[30]~13 (
// Equation(s):
// \cpu|aluReg[30]~13_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [29]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [31]))

	.dataa(\cpu|aluReg [31]),
	.datab(\cpu|aluReg [29]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[30]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[30]~13 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[30]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N0
cycloneii_lcell_comb \cpu|aluReg[26]~19 (
// Equation(s):
// \cpu|aluReg[26]~19_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [25])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [27])))

	.dataa(\cpu|aluReg [25]),
	.datab(\cpu|aluReg [27]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[26]~19 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N24
cycloneii_lcell_comb \cpu|PC[21]~16 (
// Equation(s):
// \cpu|PC[21]~16_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~40_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[21]~38_combout ))

	.dataa(\cpu|PCplus4[21]~38_combout ),
	.datab(\cpu|Add6~40_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[21]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[21]~16 .lut_mask = 16'hCCAA;
defparam \cpu|PC[21]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N28
cycloneii_lcell_comb \cpu|PC[19]~12 (
// Equation(s):
// \cpu|PC[19]~12_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~36_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[19]~34_combout ))

	.dataa(\cpu|PCplus4[19]~34_combout ),
	.datab(\cpu|Add6~36_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[19]~12 .lut_mask = 16'hCCAA;
defparam \cpu|PC[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N28
cycloneii_lcell_comb \cpu|PC[10]~11 (
// Equation(s):
// \cpu|PC[10]~11_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~18_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[10]~16_combout ))

	.dataa(\cpu|PCplus4[10]~16_combout ),
	.datab(\cpu|Add6~18_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[10]~11 .lut_mask = 16'hCCAA;
defparam \cpu|PC[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N20
cycloneii_lcell_comb \cpu|aluReg[23]~30 (
// Equation(s):
// \cpu|aluReg[23]~30_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [22])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [24])))

	.dataa(\cpu|aluReg [22]),
	.datab(\cpu|aluReg [24]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[23]~30 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N6
cycloneii_lcell_comb \cpu|aluReg[22]~28 (
// Equation(s):
// \cpu|aluReg[22]~28_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [21]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [23]))

	.dataa(\cpu|aluReg [23]),
	.datab(\cpu|aluReg [21]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[22]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[22]~28 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[22]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N12
cycloneii_lcell_comb \pd|LessThan0~1 (
// Equation(s):
// \pd|LessThan0~1_combout  = (\cpu|registerFile[10][4]~regout ) # ((\cpu|registerFile[10][6]~regout ) # ((\cpu|registerFile[10][5]~regout ) # (\cpu|registerFile[10][7]~regout )))

	.dataa(\cpu|registerFile[10][4]~regout ),
	.datab(\cpu|registerFile[10][6]~regout ),
	.datac(\cpu|registerFile[10][5]~regout ),
	.datad(\cpu|registerFile[10][7]~regout ),
	.cin(gnd),
	.combout(\pd|LessThan0~1_combout ),
	.cout());
// synopsys translate_off
defparam \pd|LessThan0~1 .lut_mask = 16'hFFFE;
defparam \pd|LessThan0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N8
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[128]~57 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[128]~57_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[128]~57_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[128]~57 .lut_mask = 16'h00F0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[128]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N4
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[127]~59 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[127]~59_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[127]~59_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[127]~59 .lut_mask = 16'h00CC;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[127]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N6
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[126]~61 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[126]~61_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[126]~61_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[126]~61 .lut_mask = 16'h00F0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[126]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N14
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[125]~63 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[125]~63_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \cpu|registerFile[10][6]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][6]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[125]~63_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[125]~63 .lut_mask = 16'h3030;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[125]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N8
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[133]~64 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[133]~64_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[133]~64_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[133]~64 .lut_mask = 16'h00F0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[133]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N2
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[132]~65 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[132]~65_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[132]~65_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[132]~65 .lut_mask = 16'h00F0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[132]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N6
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[131]~67 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[131]~67_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[131]~67_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[131]~67 .lut_mask = 16'h00F0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[131]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N10
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[130]~69 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[130]~69_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \cpu|registerFile[10][5]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][5]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[130]~69_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[130]~69 .lut_mask = 16'h3030;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[130]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N4
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[141]~16 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[141]~16_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[141]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[141]~16 .lut_mask = 16'h00F0;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[141]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N12
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[136]~72 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[136]~72_combout  = (\cpu|registerFile[10][5]~regout  & \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )

	.dataa(\cpu|registerFile[10][5]~regout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[136]~72_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[136]~72 .lut_mask = 16'hA0A0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[136]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N10
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[135]~75 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[135]~75_combout  = (\cpu|registerFile[10][4]~regout  & !\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\cpu|registerFile[10][4]~regout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[135]~75_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[135]~75 .lut_mask = 16'h0C0C;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[135]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N0
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[140]~18 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[140]~18_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (!\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[140]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[140]~18 .lut_mask = 16'h1100;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[140]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N26
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[148]~19 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[148]~19_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[148]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[148]~19 .lut_mask = 16'h0A0A;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[148]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N10
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[147]~20 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[147]~20_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[147]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[147]~20 .lut_mask = 16'h00F0;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[147]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N8
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[146]~21 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[146]~21_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[146]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[146]~21 .lut_mask = 16'h2200;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[146]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N2
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[142]~77 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[142]~77_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[142]~77_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[142]~77 .lut_mask = 16'h00F0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[142]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N20
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[141]~78 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[141]~78_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \cpu|registerFile[10][4]~regout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|registerFile[10][4]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[141]~78_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[141]~78 .lut_mask = 16'hAA00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[141]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N24
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[140]~80 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[140]~80_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \cpu|registerFile[10][3]~regout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|registerFile[10][3]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[140]~80_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[140]~80 .lut_mask = 16'hAA00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[140]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N28
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[145]~24 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[145]~24_combout  = (!\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[145]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[145]~24 .lut_mask = 16'h0500;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[145]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N12
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[153]~25 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[153]~25_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[153]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[153]~25 .lut_mask = 16'h0C0C;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[153]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N24
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[152]~26 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[152]~26_combout  = (!\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[152]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[152]~26 .lut_mask = 16'h0F00;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[152]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N30
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[151]~27 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[151]~27_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[151]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[151]~27 .lut_mask = 16'h0A00;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[151]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N24
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[148]~82 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[148]~82_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[148]~82_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[148]~82 .lut_mask = 16'h00AA;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[148]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N2
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[147]~83 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[147]~83_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[147]~83_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[147]~83 .lut_mask = 16'h3300;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[147]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N20
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[146]~84 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[146]~84_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \cpu|registerFile[10][3]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][3]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[146]~84_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[146]~84 .lut_mask = 16'hCC00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[146]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N18
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[145]~86 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[145]~86_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \cpu|registerFile[10][2]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][2]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[145]~86_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[145]~86 .lut_mask = 16'hCC00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[145]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N2
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[150]~30 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[150]~30_combout  = (!\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[150]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[150]~30 .lut_mask = 16'h0500;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[150]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N8
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[153]~88 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[153]~88_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[153]~88_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[153]~88 .lut_mask = 16'h5050;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[153]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N10
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[152]~89 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[152]~89_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[152]~89_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[152]~89 .lut_mask = 16'h00F0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[152]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N12
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[151]~90 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[151]~90_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \cpu|registerFile[10][2]~regout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\cpu|registerFile[10][2]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[151]~90_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[151]~90 .lut_mask = 16'hA0A0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[151]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N0
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[150]~92 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[150]~92_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \cpu|registerFile[10][1]~regout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|registerFile[10][1]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[150]~92_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[150]~92 .lut_mask = 16'hAA00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[150]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N24
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[143]~15 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[143]~15_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  & !\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[143]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[143]~15 .lut_mask = 16'h00AA;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[143]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N2
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[142]~16 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[142]~16_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  & !\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[142]~16_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[142]~16 .lut_mask = 16'h00F0;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[142]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N20
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[141]~17 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[141]~17_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  & !\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[141]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[141]~17 .lut_mask = 16'h00AA;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[141]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N6
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[140]~18 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[140]~18_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(vcc),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[140]~18_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[140]~18 .lut_mask = 16'h0C00;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[140]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N0
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[148]~20 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[148]~20_combout  = (!\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout )

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[148]~20_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[148]~20 .lut_mask = 16'h5050;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[148]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N18
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[145]~24 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[145]~24_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[145]~24_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[145]~24 .lut_mask = 16'h0A00;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[145]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N12
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[150]~26 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[150]~26_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[150]~26_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[150]~26 .lut_mask = 16'h3000;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[150]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N30
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[153]~28 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[153]~28_combout  = (!\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[153]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[153]~28 .lut_mask = 16'h0F00;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[153]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N4
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[151]~31 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[151]~31_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  & !\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[151]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[151]~31 .lut_mask = 16'h0C0C;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[151]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N0
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[128]~56 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[128]~56_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \cpu|registerFile[10][9]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][9]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[128]~56_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[128]~56 .lut_mask = 16'hC0C0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[128]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N20
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[127]~59 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[127]~59_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[127]~59_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[127]~59 .lut_mask = 16'h00F0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[127]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N16
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[126]~60 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[126]~60_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \cpu|registerFile[10][7]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][7]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[126]~60_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[126]~60 .lut_mask = 16'hCC00;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[126]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N20
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[125]~63 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \cpu|registerFile[10][6]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][6]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[125]~63 .lut_mask = 16'h3300;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[125]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N12
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[131]~66 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[131]~66_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \cpu|registerFile[10][6]~regout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(\cpu|registerFile[10][6]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[131]~66_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[131]~66 .lut_mask = 16'hF000;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[131]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N2
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[130]~69 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[130]~69_combout  = (\cpu|registerFile[10][5]~regout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\cpu|registerFile[10][5]~regout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[130]~69_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[130]~69 .lut_mask = 16'h0C0C;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[130]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N16
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[138]~70 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[138]~70_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[138]~70_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[138]~70 .lut_mask = 16'h00CC;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[138]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N4
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[136]~72 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[136]~72_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \cpu|registerFile[10][5]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][5]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[136]~72_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[136]~72 .lut_mask = 16'hC0C0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[136]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N10
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[135]~75 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[135]~75_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \cpu|registerFile[10][4]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][4]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[135]~75_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[135]~75 .lut_mask = 16'h3300;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[135]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N0
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[142]~77 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[142]~77_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[142]~77_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[142]~77 .lut_mask = 16'h3300;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[142]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N10
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[141]~78 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[141]~78_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \cpu|registerFile[10][4]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][4]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[141]~78_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[141]~78 .lut_mask = 16'hCC00;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[141]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N6
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[140]~80 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \cpu|registerFile[10][3]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][3]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[140]~80 .lut_mask = 16'hC0C0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[140]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N26
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[148]~82 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[148]~82_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~4_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[148]~82_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[148]~82 .lut_mask = 16'h0C0C;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[148]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N0
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[147]~83 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[147]~83_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[147]~83_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[147]~83 .lut_mask = 16'h00F0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[147]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N20
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[145]~87 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[145]~87_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \cpu|registerFile[10][2]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][2]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[145]~87_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[145]~87 .lut_mask = 16'h3030;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[145]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N16
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[150]~88 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \cpu|registerFile[10][1]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][1]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[150]~88 .lut_mask = 16'hCC00;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[150]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N6
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[153]~90 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[153]~90_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~4_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[153]~90_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[153]~90 .lut_mask = 16'h00F0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[153]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N8
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[152]~91 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[152]~91_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[152]~91_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[152]~91 .lut_mask = 16'h3300;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[152]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N14
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[151]~93 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[151]~93_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[151]~93_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[151]~93 .lut_mask = 16'h00F0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[151]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N10
cycloneii_lcell_comb \pd|digits_flat[30]~9 (
// Equation(s):
// \pd|digits_flat[30]~9_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\cpu|registerFile[10][2]~regout ))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & 
// (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ))

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.datad(\cpu|registerFile[10][2]~regout ),
	.cin(gnd),
	.combout(\pd|digits_flat[30]~9_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[30]~9 .lut_mask = 16'hFC30;
defparam \pd|digits_flat[30]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N8
cycloneii_lcell_comb \cpu|aluOut[0]~2 (
// Equation(s):
// \cpu|aluOut[0]~2_combout  = (\cpu|aluIn2[0]~1_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [0])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[0]~1_combout  & (!\cpu|ShiftLeft0~3_combout  & ((\cpu|rs1 [0]))))

	.dataa(\cpu|aluIn2[0]~1_combout ),
	.datab(\cpu|ShiftLeft0~3_combout ),
	.datac(\cpu|ShiftLeft0~2_combout ),
	.datad(\cpu|rs1 [0]),
	.cin(gnd),
	.combout(\cpu|aluOut[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluOut[0]~2 .lut_mask = 16'hB322;
defparam \cpu|aluOut[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N25
cycloneii_lcell_ff \cpu|rs2[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux35~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [28]));

// Location: LCFF_X30_Y23_N17
cycloneii_lcell_ff \cpu|rs2[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux42~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [21]));

// Location: LCFF_X29_Y23_N21
cycloneii_lcell_ff \cpu|rs2[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux43~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [20]));

// Location: LCFF_X23_Y23_N13
cycloneii_lcell_ff \cpu|rs2[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux54~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [9]));

// Location: LCCOMB_X27_Y19_N0
cycloneii_lcell_comb \cpu|aluIn2[7]~26 (
// Equation(s):
// \cpu|aluIn2[7]~26_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [7]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [27]))

	.dataa(vcc),
	.datab(\cpu|aluIn2~0_combout ),
	.datac(\cpu|instr [27]),
	.datad(\cpu|rs2 [7]),
	.cin(gnd),
	.combout(\cpu|aluIn2[7]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[7]~26 .lut_mask = 16'hFC30;
defparam \cpu|aluIn2[7]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N1
cycloneii_lcell_ff \cpu|instr[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [22]));

// Location: LCFF_X22_Y19_N3
cycloneii_lcell_ff \cpu|cycles[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[0]~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [0]));

// Location: LCCOMB_X28_Y20_N24
cycloneii_lcell_comb \cpu|writeBackData[1]~23 (
// Equation(s):
// \cpu|writeBackData[1]~23_combout  = (\cpu|ShiftLeft0~3_combout  & (\cpu|ShiftLeft0~2_combout  & (\cpu|aluIn2[1]~32_combout  & \cpu|rs1 [1]))) # (!\cpu|ShiftLeft0~3_combout  & (((\cpu|aluIn2[1]~32_combout ) # (\cpu|rs1 [1]))))

	.dataa(\cpu|ShiftLeft0~3_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|aluIn2[1]~32_combout ),
	.datad(\cpu|rs1 [1]),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~23 .lut_mask = 16'hD550;
defparam \cpu|writeBackData[1]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N28
cycloneii_lcell_comb \cpu|writeBackData[1]~24 (
// Equation(s):
// \cpu|writeBackData[1]~24_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~2_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[1]~2_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[1]~2_combout ))))

	.dataa(\cpu|Add2~2_combout ),
	.datab(\cpu|instr [5]),
	.datac(\cpu|instr [30]),
	.datad(\cpu|aluPlus[1]~2_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~24 .lut_mask = 16'hBF80;
defparam \cpu|writeBackData[1]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N22
cycloneii_lcell_comb \cpu|writeBackData[1]~25 (
// Equation(s):
// \cpu|writeBackData[1]~25_combout  = (\cpu|writeBackData[1]~24_combout  & (((\cpu|aluReg [1] & \cpu|Equal12~0_combout )) # (!\cpu|ShiftLeft0~1_combout ))) # (!\cpu|writeBackData[1]~24_combout  & (\cpu|aluReg [1] & ((\cpu|Equal12~0_combout ))))

	.dataa(\cpu|writeBackData[1]~24_combout ),
	.datab(\cpu|aluReg [1]),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~25 .lut_mask = 16'hCE0A;
defparam \cpu|writeBackData[1]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N10
cycloneii_lcell_comb \cpu|writeBackData[2]~28 (
// Equation(s):
// \cpu|writeBackData[2]~28_combout  = (!\cpu|writeBackData~302_combout  & ((\cpu|writeBackData~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|writeBackData~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a 
// [2]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [2]),
	.datab(\cpu|writeBackData~302_combout ),
	.datac(\cpu|writeBackData~12_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~28 .lut_mask = 16'h3202;
defparam \cpu|writeBackData[2]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N12
cycloneii_lcell_comb \cpu|writeBackData[2]~29 (
// Equation(s):
// \cpu|writeBackData[2]~29_combout  = (\cpu|Add7~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [26]))) # (!\cpu|Add7~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [10]))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [10]),
	.datac(\cpu|Add7~2_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~29 .lut_mask = 16'hFC0C;
defparam \cpu|writeBackData[2]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N4
cycloneii_lcell_comb \cpu|writeBackData[2]~30 (
// Equation(s):
// \cpu|writeBackData[2]~30_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[2]~28_combout ) # ((\cpu|writeBackData~302_combout  & \cpu|writeBackData[2]~29_combout ))))

	.dataa(\cpu|writeBackData[2]~28_combout ),
	.datab(\cpu|writeBackData~302_combout ),
	.datac(\cpu|writeBackData[2]~29_combout ),
	.datad(\cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~30 .lut_mask = 16'hEA00;
defparam \cpu|writeBackData[2]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N8
cycloneii_lcell_comb \cpu|writeBackData[2]~34 (
// Equation(s):
// \cpu|writeBackData[2]~34_combout  = (\cpu|instr [30] & ((\cpu|instr [5] & ((\cpu|Add2~4_combout ))) # (!\cpu|instr [5] & (\cpu|aluPlus[2]~4_combout )))) # (!\cpu|instr [30] & (\cpu|aluPlus[2]~4_combout ))

	.dataa(\cpu|instr [30]),
	.datab(\cpu|aluPlus[2]~4_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|Add2~4_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~34 .lut_mask = 16'hEC4C;
defparam \cpu|writeBackData[2]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N2
cycloneii_lcell_comb \cpu|writeBackData[2]~35 (
// Equation(s):
// \cpu|writeBackData[2]~35_combout  = (\cpu|aluReg [2] & ((\cpu|Equal12~0_combout ) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|writeBackData[2]~34_combout )))) # (!\cpu|aluReg [2] & (!\cpu|ShiftLeft0~1_combout  & (\cpu|writeBackData[2]~34_combout )))

	.dataa(\cpu|aluReg [2]),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|writeBackData[2]~34_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~35 .lut_mask = 16'hBA30;
defparam \cpu|writeBackData[2]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N8
cycloneii_lcell_comb \cpu|writeBackData[3]~43 (
// Equation(s):
// \cpu|writeBackData[3]~43_combout  = (\cpu|aluIn2[3]~30_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [3])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[3]~30_combout  & (((!\cpu|ShiftLeft0~3_combout  & \cpu|rs1 [3]))))

	.dataa(\cpu|ShiftLeft0~2_combout ),
	.datab(\cpu|aluIn2[3]~30_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|rs1 [3]),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~43 .lut_mask = 16'h8F0C;
defparam \cpu|writeBackData[3]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N20
cycloneii_lcell_comb \cpu|writeBackData[3]~44 (
// Equation(s):
// \cpu|writeBackData[3]~44_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~6_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[3]~6_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[3]~6_combout ))))

	.dataa(\cpu|Add2~6_combout ),
	.datab(\cpu|instr [5]),
	.datac(\cpu|instr [30]),
	.datad(\cpu|aluPlus[3]~6_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~44 .lut_mask = 16'hBF80;
defparam \cpu|writeBackData[3]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N14
cycloneii_lcell_comb \cpu|writeBackData[3]~45 (
// Equation(s):
// \cpu|writeBackData[3]~45_combout  = (\cpu|aluReg [3] & ((\cpu|Equal12~0_combout ) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|writeBackData[3]~44_combout )))) # (!\cpu|aluReg [3] & (!\cpu|ShiftLeft0~1_combout  & (\cpu|writeBackData[3]~44_combout )))

	.dataa(\cpu|aluReg [3]),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|writeBackData[3]~44_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~45 .lut_mask = 16'hBA30;
defparam \cpu|writeBackData[3]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N18
cycloneii_lcell_comb \cpu|writeBackData[4]~48 (
// Equation(s):
// \cpu|writeBackData[4]~48_combout  = (!\cpu|writeBackData~302_combout  & ((\cpu|writeBackData~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|writeBackData~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a 
// [4]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [4]),
	.datab(\cpu|writeBackData~12_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|writeBackData~302_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~48 .lut_mask = 16'h00E2;
defparam \cpu|writeBackData[4]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N26
cycloneii_lcell_comb \cpu|writeBackData[4]~49 (
// Equation(s):
// \cpu|writeBackData[4]~49_combout  = (\cpu|Add7~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [28]))) # (!\cpu|Add7~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [12]))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [12]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [28]),
	.datac(\cpu|Add7~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~49 .lut_mask = 16'hCACA;
defparam \cpu|writeBackData[4]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N28
cycloneii_lcell_comb \cpu|writeBackData[4]~50 (
// Equation(s):
// \cpu|writeBackData[4]~50_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[4]~48_combout ) # ((\cpu|writeBackData[4]~49_combout  & \cpu|writeBackData~302_combout ))))

	.dataa(\cpu|Equal0~1_combout ),
	.datab(\cpu|writeBackData[4]~48_combout ),
	.datac(\cpu|writeBackData[4]~49_combout ),
	.datad(\cpu|writeBackData~302_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~50 .lut_mask = 16'hA888;
defparam \cpu|writeBackData[4]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N24
cycloneii_lcell_comb \cpu|PCplusImm~3 (
// Equation(s):
// \cpu|PCplusImm~3_combout  = (\cpu|instr [3] & (((\cpu|instr [24])))) # (!\cpu|instr [3] & (!\cpu|instr [4] & (\cpu|instr [11])))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [11]),
	.datad(\cpu|instr [24]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~3 .lut_mask = 16'hBA10;
defparam \cpu|PCplusImm~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N6
cycloneii_lcell_comb \cpu|writeBackData[4]~51 (
// Equation(s):
// \cpu|writeBackData[4]~51_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~6_combout ) # ((\cpu|cycles [4] & \cpu|Equal4~5_combout )))) # (!\cpu|Equal7~0_combout  & (((\cpu|cycles [4] & \cpu|Equal4~5_combout ))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Add6~6_combout ),
	.datac(\cpu|cycles [4]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~51 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[4]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N24
cycloneii_lcell_comb \cpu|writeBackData[4]~52 (
// Equation(s):
// \cpu|writeBackData[4]~52_combout  = (\cpu|writeBackData[4]~51_combout ) # ((\cpu|writeBackData[4]~50_combout ) # ((\cpu|PCplus4[4]~4_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|writeBackData[4]~51_combout ),
	.datab(\cpu|PCplus4[4]~4_combout ),
	.datac(\cpu|writeBackData[4]~50_combout ),
	.datad(\cpu|writeBackData~21_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~52 .lut_mask = 16'hFEFA;
defparam \cpu|writeBackData[4]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N6
cycloneii_lcell_comb \cpu|writeBackData[5]~58 (
// Equation(s):
// \cpu|writeBackData[5]~58_combout  = (!\cpu|writeBackData~302_combout  & ((\cpu|writeBackData~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\cpu|writeBackData~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [5])))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|writeBackData~302_combout ),
	.datac(\cpu|writeBackData~12_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [5]),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~58_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~58 .lut_mask = 16'h2320;
defparam \cpu|writeBackData[5]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N4
cycloneii_lcell_comb \cpu|writeBackData[5]~59 (
// Equation(s):
// \cpu|writeBackData[5]~59_combout  = (\cpu|Add7~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [29])) # (!\cpu|Add7~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [13])))

	.dataa(vcc),
	.datab(\cpu|Add7~2_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [29]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~59_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~59 .lut_mask = 16'hF3C0;
defparam \cpu|writeBackData[5]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N16
cycloneii_lcell_comb \cpu|writeBackData[5]~60 (
// Equation(s):
// \cpu|writeBackData[5]~60_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[5]~58_combout ) # ((\cpu|writeBackData[5]~59_combout  & \cpu|writeBackData~302_combout ))))

	.dataa(\cpu|writeBackData[5]~59_combout ),
	.datab(\cpu|writeBackData~302_combout ),
	.datac(\cpu|writeBackData[5]~58_combout ),
	.datad(\cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~60_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~60 .lut_mask = 16'hF800;
defparam \cpu|writeBackData[5]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N24
cycloneii_lcell_comb \cpu|PCplusImm~4 (
// Equation(s):
// \cpu|PCplusImm~4_combout  = (\cpu|instr [25] & ((\cpu|instr [3]) # (!\cpu|instr [4])))

	.dataa(vcc),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [3]),
	.datad(\cpu|instr [25]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~4 .lut_mask = 16'hF300;
defparam \cpu|PCplusImm~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N2
cycloneii_lcell_comb \cpu|writeBackData[5]~61 (
// Equation(s):
// \cpu|writeBackData[5]~61_combout  = (\cpu|Equal4~5_combout  & ((\cpu|cycles [5]) # ((\cpu|Add6~8_combout  & \cpu|Equal7~0_combout )))) # (!\cpu|Equal4~5_combout  & (\cpu|Add6~8_combout  & ((\cpu|Equal7~0_combout ))))

	.dataa(\cpu|Equal4~5_combout ),
	.datab(\cpu|Add6~8_combout ),
	.datac(\cpu|cycles [5]),
	.datad(\cpu|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~61_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~61 .lut_mask = 16'hECA0;
defparam \cpu|writeBackData[5]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N24
cycloneii_lcell_comb \cpu|writeBackData[5]~62 (
// Equation(s):
// \cpu|writeBackData[5]~62_combout  = (\cpu|writeBackData[5]~61_combout ) # ((\cpu|writeBackData[5]~60_combout ) # ((\cpu|PCplus4[5]~6_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|PCplus4[5]~6_combout ),
	.datab(\cpu|writeBackData[5]~61_combout ),
	.datac(\cpu|writeBackData[5]~60_combout ),
	.datad(\cpu|writeBackData~21_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~62_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~62 .lut_mask = 16'hFEFC;
defparam \cpu|writeBackData[5]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N16
cycloneii_lcell_comb \cpu|PCplusImm~5 (
// Equation(s):
// \cpu|PCplusImm~5_combout  = (\cpu|instr [26] & ((\cpu|instr [3]) # (!\cpu|instr [4])))

	.dataa(\cpu|instr [4]),
	.datab(\cpu|instr [3]),
	.datac(vcc),
	.datad(\cpu|instr [26]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~5 .lut_mask = 16'hDD00;
defparam \cpu|PCplusImm~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N24
cycloneii_lcell_comb \cpu|writeBackData[6]~73 (
// Equation(s):
// \cpu|writeBackData[6]~73_combout  = (\cpu|aluIn2[6]~27_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [6])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[6]~27_combout  & (!\cpu|ShiftLeft0~3_combout  & ((\cpu|rs1 [6]))))

	.dataa(\cpu|aluIn2[6]~27_combout ),
	.datab(\cpu|ShiftLeft0~3_combout ),
	.datac(\cpu|ShiftLeft0~2_combout ),
	.datad(\cpu|rs1 [6]),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~73_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~73 .lut_mask = 16'hB322;
defparam \cpu|writeBackData[6]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N26
cycloneii_lcell_comb \cpu|writeBackData[6]~74 (
// Equation(s):
// \cpu|writeBackData[6]~74_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~12_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[6]~12_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[6]~12_combout ))))

	.dataa(\cpu|Add2~12_combout ),
	.datab(\cpu|aluPlus[6]~12_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~74_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~74 .lut_mask = 16'hACCC;
defparam \cpu|writeBackData[6]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N20
cycloneii_lcell_comb \cpu|writeBackData[6]~75 (
// Equation(s):
// \cpu|writeBackData[6]~75_combout  = (\cpu|ShiftLeft0~1_combout  & (((\cpu|Equal12~0_combout  & \cpu|aluReg [6])))) # (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[6]~74_combout ) # ((\cpu|Equal12~0_combout  & \cpu|aluReg [6]))))

	.dataa(\cpu|ShiftLeft0~1_combout ),
	.datab(\cpu|writeBackData[6]~74_combout ),
	.datac(\cpu|Equal12~0_combout ),
	.datad(\cpu|aluReg [6]),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~75_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~75 .lut_mask = 16'hF444;
defparam \cpu|writeBackData[6]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N16
cycloneii_lcell_comb \cpu|writeBackData~78 (
// Equation(s):
// \cpu|writeBackData~78_combout  = (\cpu|Add7~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [31])) # (!\cpu|Add7~0_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [31]),
	.datac(\cpu|Add7~0_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|writeBackData~78_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~78 .lut_mask = 16'hCFC0;
defparam \cpu|writeBackData~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N18
cycloneii_lcell_comb \cpu|writeBackData~79 (
// Equation(s):
// \cpu|writeBackData~79_combout  = (\cpu|Add7~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\cpu|Add7~0_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [7])))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Add7~0_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [7]),
	.cin(gnd),
	.combout(\cpu|writeBackData~79_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~79 .lut_mask = 16'hCFC0;
defparam \cpu|writeBackData~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N12
cycloneii_lcell_comb \cpu|writeBackData~80 (
// Equation(s):
// \cpu|writeBackData~80_combout  = (\cpu|Equal11~0_combout  & ((\cpu|Add7~2_combout  & (\cpu|writeBackData~78_combout )) # (!\cpu|Add7~2_combout  & ((\cpu|writeBackData~79_combout )))))

	.dataa(\cpu|writeBackData~78_combout ),
	.datab(\cpu|writeBackData~79_combout ),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|Equal11~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData~80_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~80 .lut_mask = 16'hAC00;
defparam \cpu|writeBackData~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N12
cycloneii_lcell_comb \cpu|writeBackData[9]~90 (
// Equation(s):
// \cpu|writeBackData[9]~90_combout  = (!\cpu|instr [13] & ((\cpu|writeBackData~305_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [25] & \cpu|writeBackData[7]~303_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [25]),
	.datab(\cpu|instr [13]),
	.datac(\cpu|writeBackData[7]~303_combout ),
	.datad(\cpu|writeBackData~305_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[9]~90_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[9]~90 .lut_mask = 16'h3320;
defparam \cpu|writeBackData[9]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N30
cycloneii_lcell_comb \cpu|writeBackData[9]~91 (
// Equation(s):
// \cpu|writeBackData[9]~91_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[9]~90_combout ) # ((\cpu|writeBackData[8]~304_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [9]))))

	.dataa(\cpu|writeBackData[8]~304_combout ),
	.datab(\cpu|Equal0~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\cpu|writeBackData[9]~90_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[9]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[9]~91 .lut_mask = 16'hCC80;
defparam \cpu|writeBackData[9]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N6
cycloneii_lcell_comb \cpu|PCplusImm~7 (
// Equation(s):
// \cpu|PCplusImm~7_combout  = (\cpu|instr [29] & ((\cpu|instr [3]) # (!\cpu|instr [4])))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [29]),
	.datac(vcc),
	.datad(\cpu|instr [4]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~7 .lut_mask = 16'h88CC;
defparam \cpu|PCplusImm~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N10
cycloneii_lcell_comb \cpu|writeBackData[9]~92 (
// Equation(s):
// \cpu|writeBackData[9]~92_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~16_combout ) # ((\cpu|cycles [9] & \cpu|Equal4~5_combout )))) # (!\cpu|Equal7~0_combout  & (((\cpu|cycles [9] & \cpu|Equal4~5_combout ))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Add6~16_combout ),
	.datac(\cpu|cycles [9]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[9]~92_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[9]~92 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[9]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N16
cycloneii_lcell_comb \cpu|writeBackData[9]~93 (
// Equation(s):
// \cpu|writeBackData[9]~93_combout  = (\cpu|writeBackData[9]~92_combout ) # ((\cpu|writeBackData[9]~91_combout ) # ((\cpu|PCplus4[9]~14_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|writeBackData[9]~92_combout ),
	.datab(\cpu|writeBackData[9]~91_combout ),
	.datac(\cpu|PCplus4[9]~14_combout ),
	.datad(\cpu|writeBackData~21_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[9]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[9]~93 .lut_mask = 16'hFEEE;
defparam \cpu|writeBackData[9]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N0
cycloneii_lcell_comb \cpu|writeBackData[8]~99 (
// Equation(s):
// \cpu|writeBackData[8]~99_combout  = (!\cpu|instr [13] & ((\cpu|writeBackData~305_combout ) # ((\cpu|writeBackData[7]~303_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [24]))))

	.dataa(\cpu|writeBackData[7]~303_combout ),
	.datab(\cpu|instr [13]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|writeBackData~305_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~99_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~99 .lut_mask = 16'h3320;
defparam \cpu|writeBackData[8]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N18
cycloneii_lcell_comb \cpu|writeBackData[8]~100 (
// Equation(s):
// \cpu|writeBackData[8]~100_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[8]~99_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [8] & \cpu|writeBackData[8]~304_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [8]),
	.datab(\cpu|writeBackData[8]~99_combout ),
	.datac(\cpu|writeBackData[8]~304_combout ),
	.datad(\cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~100_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~100 .lut_mask = 16'hEC00;
defparam \cpu|writeBackData[8]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N8
cycloneii_lcell_comb \cpu|writeBackData[8]~104 (
// Equation(s):
// \cpu|writeBackData[8]~104_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~16_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[8]~16_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[8]~16_combout ))))

	.dataa(\cpu|instr [5]),
	.datab(\cpu|Add2~16_combout ),
	.datac(\cpu|aluPlus[8]~16_combout ),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~104_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~104 .lut_mask = 16'hD8F0;
defparam \cpu|writeBackData[8]~104 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N2
cycloneii_lcell_comb \cpu|writeBackData[8]~105 (
// Equation(s):
// \cpu|writeBackData[8]~105_combout  = (\cpu|writeBackData[8]~104_combout  & (((\cpu|aluReg [8] & \cpu|Equal12~0_combout )) # (!\cpu|ShiftLeft0~1_combout ))) # (!\cpu|writeBackData[8]~104_combout  & (((\cpu|aluReg [8] & \cpu|Equal12~0_combout ))))

	.dataa(\cpu|writeBackData[8]~104_combout ),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|aluReg [8]),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~105_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~105 .lut_mask = 16'hF222;
defparam \cpu|writeBackData[8]~105 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N12
cycloneii_lcell_comb \cpu|writeBackData[8]~106 (
// Equation(s):
// \cpu|writeBackData[8]~106_combout  = (\cpu|writeBackData[8]~105_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[8]~25_combout  $ (\cpu|rs1 [8]))))

	.dataa(\cpu|aluIn2[8]~25_combout ),
	.datab(\cpu|writeBackData[8]~105_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|rs1 [8]),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~106_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~106 .lut_mask = 16'hCDCE;
defparam \cpu|writeBackData[8]~106 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N14
cycloneii_lcell_comb \cpu|aluReg~36 (
// Equation(s):
// \cpu|aluReg~36_combout  = (\cpu|aluReg [1] & ((\cpu|instr [13]) # ((\cpu|instr [14]) # (!\cpu|instr [12]))))

	.dataa(\cpu|instr [13]),
	.datab(\cpu|instr [12]),
	.datac(\cpu|aluReg [1]),
	.datad(\cpu|instr [14]),
	.cin(gnd),
	.combout(\cpu|aluReg~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg~36 .lut_mask = 16'hF0B0;
defparam \cpu|aluReg~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N13
cycloneii_lcell_ff \cpu|aluShamt[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluShamt[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluShamt [1]));

// Location: LCFF_X33_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[21][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][0]~regout ));

// Location: LCFF_X34_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[25][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][0]~regout ));

// Location: LCFF_X33_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[17][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][0]~regout ));

// Location: LCCOMB_X33_Y17_N10
cycloneii_lcell_comb \cpu|Mux63~0 (
// Equation(s):
// \cpu|Mux63~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[25][0]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[17][0]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][0]~regout ),
	.datad(\cpu|registerFile[25][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux63~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[29][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][0]~regout ));

// Location: LCCOMB_X34_Y17_N26
cycloneii_lcell_comb \cpu|Mux63~1 (
// Equation(s):
// \cpu|Mux63~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux63~0_combout  & (\cpu|registerFile[29][0]~regout )) # (!\cpu|Mux63~0_combout  & ((\cpu|registerFile[21][0]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux63~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux63~0_combout ),
	.datac(\cpu|registerFile[29][0]~regout ),
	.datad(\cpu|registerFile[21][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~1 .lut_mask = 16'hE6C4;
defparam \cpu|Mux63~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[26][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][0]~regout ));

// Location: LCFF_X37_Y22_N3
cycloneii_lcell_ff \cpu|registerFile[22][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][0]~regout ));

// Location: LCFF_X36_Y22_N17
cycloneii_lcell_ff \cpu|registerFile[18][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][0]~regout ));

// Location: LCCOMB_X37_Y22_N2
cycloneii_lcell_comb \cpu|Mux63~2 (
// Equation(s):
// \cpu|Mux63~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & (\cpu|registerFile[22][0]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[18][0]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][0]~regout ),
	.datad(\cpu|registerFile[18][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux63~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N19
cycloneii_lcell_ff \cpu|registerFile[30][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][0]~regout ));

// Location: LCCOMB_X37_Y22_N24
cycloneii_lcell_comb \cpu|Mux63~3 (
// Equation(s):
// \cpu|Mux63~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux63~2_combout  & (\cpu|registerFile[30][0]~regout )) # (!\cpu|Mux63~2_combout  & ((\cpu|registerFile[26][0]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux63~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[30][0]~regout ),
	.datac(\cpu|registerFile[26][0]~regout ),
	.datad(\cpu|Mux63~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux63~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N19
cycloneii_lcell_ff \cpu|registerFile[28][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][0]~regout ));

// Location: LCFF_X37_Y19_N1
cycloneii_lcell_ff \cpu|registerFile[27][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][0]~regout ));

// Location: LCFF_X41_Y18_N27
cycloneii_lcell_ff \cpu|registerFile[19][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][0]~regout ));

// Location: LCCOMB_X41_Y18_N26
cycloneii_lcell_comb \cpu|Mux63~7 (
// Equation(s):
// \cpu|Mux63~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[27][0]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][0]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[19][0]~regout ),
	.datad(\cpu|registerFile[27][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux63~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N17
cycloneii_lcell_ff \cpu|registerFile[14][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][0]~regout ));

// Location: LCFF_X35_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[13][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][0]~regout ));

// Location: LCFF_X34_Y19_N19
cycloneii_lcell_ff \cpu|registerFile[12][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][0]~regout ));

// Location: LCCOMB_X34_Y19_N18
cycloneii_lcell_comb \cpu|Mux63~17 (
// Equation(s):
// \cpu|Mux63~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & ((\cpu|registerFile[13][0]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[12][0]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[12][0]~regout ),
	.datad(\cpu|registerFile[13][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~17 .lut_mask = 16'hDC98;
defparam \cpu|Mux63~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N19
cycloneii_lcell_ff \cpu|registerFile[15][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][0]~regout ));

// Location: LCCOMB_X33_Y21_N16
cycloneii_lcell_comb \cpu|Mux63~18 (
// Equation(s):
// \cpu|Mux63~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux63~17_combout  & (\cpu|registerFile[15][0]~regout )) # (!\cpu|Mux63~17_combout  & ((\cpu|registerFile[14][0]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux63~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[15][0]~regout ),
	.datac(\cpu|registerFile[14][0]~regout ),
	.datad(\cpu|Mux63~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~18 .lut_mask = 16'hDDA0;
defparam \cpu|Mux63~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N24
cycloneii_lcell_comb \cpu|Mux31~0 (
// Equation(s):
// \cpu|Mux31~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[21][0]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[17][0]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[21][0]~regout ),
	.datad(\cpu|registerFile[17][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~0 .lut_mask = 16'hB9A8;
defparam \cpu|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N8
cycloneii_lcell_comb \cpu|Mux31~1 (
// Equation(s):
// \cpu|Mux31~1_combout  = (\cpu|Mux31~0_combout  & ((\cpu|registerFile[29][0]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux31~0_combout  & (((\cpu|registerFile[25][0]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|Mux31~0_combout ),
	.datab(\cpu|registerFile[29][0]~regout ),
	.datac(\cpu|registerFile[25][0]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~1 .lut_mask = 16'hD8AA;
defparam \cpu|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N16
cycloneii_lcell_comb \cpu|Mux31~2 (
// Equation(s):
// \cpu|Mux31~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & ((\cpu|registerFile[26][0]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[18][0]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[18][0]~regout ),
	.datad(\cpu|registerFile[26][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~2 .lut_mask = 16'hDC98;
defparam \cpu|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N18
cycloneii_lcell_comb \cpu|Mux31~3 (
// Equation(s):
// \cpu|Mux31~3_combout  = (\cpu|Mux31~2_combout  & (((\cpu|registerFile[30][0]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux31~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|registerFile[22][0]~regout ))))

	.dataa(\cpu|Mux31~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[30][0]~regout ),
	.datad(\cpu|registerFile[22][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N16
cycloneii_lcell_comb \cpu|Mux31~4 (
// Equation(s):
// \cpu|Mux31~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[24][0]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|registerFile[16][0]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[24][0]~regout ),
	.datac(\cpu|registerFile[16][0]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N18
cycloneii_lcell_comb \cpu|Mux31~5 (
// Equation(s):
// \cpu|Mux31~5_combout  = (\cpu|Mux31~4_combout  & (((\cpu|registerFile[28][0]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux31~4_combout  & (\cpu|registerFile[20][0]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[20][0]~regout ),
	.datab(\cpu|Mux31~4_combout ),
	.datac(\cpu|registerFile[28][0]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~5 .lut_mask = 16'hE2CC;
defparam \cpu|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N0
cycloneii_lcell_comb \cpu|Mux31~6 (
// Equation(s):
// \cpu|Mux31~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux31~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux31~5_combout )))))

	.dataa(\cpu|Mux31~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|Mux31~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N8
cycloneii_lcell_comb \cpu|Mux31~7 (
// Equation(s):
// \cpu|Mux31~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[23][0]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[19][0]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][0]~regout ),
	.datad(\cpu|registerFile[19][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N0
cycloneii_lcell_comb \cpu|Mux31~8 (
// Equation(s):
// \cpu|Mux31~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux31~7_combout  & (\cpu|registerFile[31][0]~regout )) # (!\cpu|Mux31~7_combout  & ((\cpu|registerFile[27][0]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux31~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[31][0]~regout ),
	.datac(\cpu|registerFile[27][0]~regout ),
	.datad(\cpu|Mux31~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~8 .lut_mask = 16'hDDA0;
defparam \cpu|Mux31~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N2
cycloneii_lcell_comb \cpu|Mux31~9 (
// Equation(s):
// \cpu|Mux31~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux31~6_combout  & (\cpu|Mux31~8_combout )) # (!\cpu|Mux31~6_combout  & ((\cpu|Mux31~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux31~6_combout ))))

	.dataa(\cpu|Mux31~8_combout ),
	.datab(\cpu|Mux31~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux31~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~9 .lut_mask = 16'hAFC0;
defparam \cpu|Mux31~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N10
cycloneii_lcell_comb \cpu|Mux31~17 (
// Equation(s):
// \cpu|Mux31~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[13][0]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[12][0]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[12][0]~regout ),
	.datac(\cpu|registerFile[13][0]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux31~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~17 .lut_mask = 16'hAAE4;
defparam \cpu|Mux31~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N18
cycloneii_lcell_comb \cpu|Mux31~18 (
// Equation(s):
// \cpu|Mux31~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux31~17_combout  & ((\cpu|registerFile[15][0]~regout ))) # (!\cpu|Mux31~17_combout  & (\cpu|registerFile[14][0]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux31~17_combout ))))

	.dataa(\cpu|registerFile[14][0]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][0]~regout ),
	.datad(\cpu|Mux31~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~18 .lut_mask = 16'hF388;
defparam \cpu|Mux31~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N5
cycloneii_lcell_ff \cpu|registerFile[21][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][31]~regout ));

// Location: LCFF_X24_Y19_N7
cycloneii_lcell_ff \cpu|registerFile[25][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[31]~115_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][31]~regout ));

// Location: LCFF_X33_Y17_N7
cycloneii_lcell_ff \cpu|registerFile[17][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][31]~regout ));

// Location: LCCOMB_X33_Y17_N6
cycloneii_lcell_comb \cpu|Mux0~0 (
// Equation(s):
// \cpu|Mux0~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & ((\cpu|registerFile[25][31]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[17][31]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[17][31]~regout ),
	.datad(\cpu|registerFile[25][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~0 .lut_mask = 16'hDC98;
defparam \cpu|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[29][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][31]~regout ));

// Location: LCCOMB_X32_Y18_N24
cycloneii_lcell_comb \cpu|Mux0~1 (
// Equation(s):
// \cpu|Mux0~1_combout  = (\cpu|Mux0~0_combout  & (((\cpu|registerFile[29][31]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux0~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|registerFile[21][31]~regout ))))

	.dataa(\cpu|Mux0~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[29][31]~regout ),
	.datad(\cpu|registerFile[21][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~1 .lut_mask = 16'hE6A2;
defparam \cpu|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N11
cycloneii_lcell_ff \cpu|registerFile[26][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][31]~regout ));

// Location: LCFF_X35_Y16_N29
cycloneii_lcell_ff \cpu|registerFile[22][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][31]~regout ));

// Location: LCFF_X34_Y16_N25
cycloneii_lcell_ff \cpu|registerFile[18][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][31]~regout ));

// Location: LCCOMB_X35_Y16_N28
cycloneii_lcell_comb \cpu|Mux0~2 (
// Equation(s):
// \cpu|Mux0~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & ((\cpu|registerFile[22][31]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[18][31]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[18][31]~regout ),
	.datac(\cpu|registerFile[22][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~2 .lut_mask = 16'hFA44;
defparam \cpu|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y16_N19
cycloneii_lcell_ff \cpu|registerFile[30][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][31]~regout ));

// Location: LCCOMB_X35_Y16_N10
cycloneii_lcell_comb \cpu|Mux0~3 (
// Equation(s):
// \cpu|Mux0~3_combout  = (\cpu|Mux0~2_combout  & ((\cpu|registerFile[30][31]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux0~2_combout  & (((\cpu|registerFile[26][31]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[30][31]~regout ),
	.datab(\cpu|Mux0~2_combout ),
	.datac(\cpu|registerFile[26][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~3 .lut_mask = 16'hB8CC;
defparam \cpu|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N11
cycloneii_lcell_ff \cpu|registerFile[28][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][31]~regout ));

// Location: LCFF_X38_Y21_N9
cycloneii_lcell_ff \cpu|registerFile[31][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][31]~regout ));

// Location: LCFF_X33_Y19_N13
cycloneii_lcell_ff \cpu|registerFile[5][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][31]~regout ));

// Location: LCFF_X33_Y19_N15
cycloneii_lcell_ff \cpu|registerFile[4][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][31]~regout ));

// Location: LCCOMB_X33_Y19_N12
cycloneii_lcell_comb \cpu|Mux0~10 (
// Equation(s):
// \cpu|Mux0~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[5][31]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[4][31]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[4][31]~regout ),
	.datac(\cpu|registerFile[5][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux0~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~10 .lut_mask = 16'hFA44;
defparam \cpu|Mux0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N21
cycloneii_lcell_ff \cpu|registerFile[9][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][31]~regout ));

// Location: LCCOMB_X40_Y20_N22
cycloneii_lcell_comb \cpu|Mux0~12 (
// Equation(s):
// \cpu|Mux0~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[10][31]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[8][31]~regout )))))

	.dataa(\cpu|registerFile[10][31]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[8][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux0~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N20
cycloneii_lcell_comb \cpu|Mux0~13 (
// Equation(s):
// \cpu|Mux0~13_combout  = (\cpu|Mux0~12_combout  & ((\cpu|registerFile[11][31]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux0~12_combout  & (((\cpu|registerFile[9][31]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux0~12_combout ),
	.datab(\cpu|registerFile[11][31]~regout ),
	.datac(\cpu|registerFile[9][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux0~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~13 .lut_mask = 16'hD8AA;
defparam \cpu|Mux0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[3][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][31]~regout ));

// Location: LCFF_X36_Y17_N31
cycloneii_lcell_ff \cpu|registerFile[1][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][31]~regout ));

// Location: LCCOMB_X36_Y17_N28
cycloneii_lcell_comb \cpu|Mux0~14 (
// Equation(s):
// \cpu|Mux0~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][31]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][31]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[1][31]~regout ),
	.datac(\cpu|registerFile[3][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~14 .lut_mask = 16'hA088;
defparam \cpu|Mux0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[2][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][31]~regout ));

// Location: LCCOMB_X35_Y17_N28
cycloneii_lcell_comb \cpu|Mux0~15 (
// Equation(s):
// \cpu|Mux0~15_combout  = (\cpu|Mux0~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][31]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux0~14_combout ),
	.datac(\cpu|registerFile[2][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~15 .lut_mask = 16'hDCCC;
defparam \cpu|Mux0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N10
cycloneii_lcell_comb \cpu|Mux0~16 (
// Equation(s):
// \cpu|Mux0~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux0~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux0~15_combout  
// & !\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux0~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux0~15_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~16 .lut_mask = 16'hCCB8;
defparam \cpu|Mux0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N0
cycloneii_lcell_comb \cpu|Mux0~17 (
// Equation(s):
// \cpu|Mux0~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][31]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][31]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][31]~regout ),
	.datad(\cpu|registerFile[13][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N4
cycloneii_lcell_comb \cpu|Mux32~0 (
// Equation(s):
// \cpu|Mux32~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & (\cpu|registerFile[21][31]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[17][31]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[21][31]~regout ),
	.datad(\cpu|registerFile[17][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux32~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux32~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N16
cycloneii_lcell_comb \cpu|Mux32~1 (
// Equation(s):
// \cpu|Mux32~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux32~0_combout  & (\cpu|registerFile[29][31]~regout )) # (!\cpu|Mux32~0_combout  & ((\cpu|registerFile[25][31]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux32~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[29][31]~regout ),
	.datac(\cpu|Mux32~0_combout ),
	.datad(\cpu|registerFile[25][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux32~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~1 .lut_mask = 16'hDAD0;
defparam \cpu|Mux32~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N24
cycloneii_lcell_comb \cpu|Mux32~2 (
// Equation(s):
// \cpu|Mux32~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[26][31]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][31]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[26][31]~regout ),
	.datac(\cpu|registerFile[18][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux32~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux32~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N18
cycloneii_lcell_comb \cpu|Mux32~3 (
// Equation(s):
// \cpu|Mux32~3_combout  = (\cpu|Mux32~2_combout  & (((\cpu|registerFile[30][31]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|Mux32~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|registerFile[22][31]~regout ))))

	.dataa(\cpu|Mux32~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[30][31]~regout ),
	.datad(\cpu|registerFile[22][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux32~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux32~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N24
cycloneii_lcell_comb \cpu|Mux32~4 (
// Equation(s):
// \cpu|Mux32~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[24][31]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[16][31]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][31]~regout ),
	.datac(\cpu|registerFile[16][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux32~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux32~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N10
cycloneii_lcell_comb \cpu|Mux32~5 (
// Equation(s):
// \cpu|Mux32~5_combout  = (\cpu|Mux32~4_combout  & (((\cpu|registerFile[28][31]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux32~4_combout  & (\cpu|registerFile[20][31]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|Mux32~4_combout ),
	.datab(\cpu|registerFile[20][31]~regout ),
	.datac(\cpu|registerFile[28][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux32~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~5 .lut_mask = 16'hE4AA;
defparam \cpu|Mux32~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N10
cycloneii_lcell_comb \cpu|Mux32~6 (
// Equation(s):
// \cpu|Mux32~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # (\cpu|Mux32~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux32~5_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux32~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux32~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux32~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~6 .lut_mask = 16'hCEC2;
defparam \cpu|Mux32~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N28
cycloneii_lcell_comb \cpu|Mux32~7 (
// Equation(s):
// \cpu|Mux32~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|registerFile[23][31]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|registerFile[19][31]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[19][31]~regout ),
	.datac(\cpu|registerFile[23][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux32~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~7 .lut_mask = 16'hAAE4;
defparam \cpu|Mux32~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N8
cycloneii_lcell_comb \cpu|Mux32~8 (
// Equation(s):
// \cpu|Mux32~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux32~7_combout  & ((\cpu|registerFile[31][31]~regout ))) # (!\cpu|Mux32~7_combout  & (\cpu|registerFile[27][31]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux32~7_combout ))))

	.dataa(\cpu|registerFile[27][31]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[31][31]~regout ),
	.datad(\cpu|Mux32~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux32~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~8 .lut_mask = 16'hF388;
defparam \cpu|Mux32~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N12
cycloneii_lcell_comb \cpu|Mux32~9 (
// Equation(s):
// \cpu|Mux32~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux32~6_combout  & (\cpu|Mux32~8_combout )) # (!\cpu|Mux32~6_combout  & ((\cpu|Mux32~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux32~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux32~8_combout ),
	.datac(\cpu|Mux32~1_combout ),
	.datad(\cpu|Mux32~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux32~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~9 .lut_mask = 16'hDDA0;
defparam \cpu|Mux32~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N14
cycloneii_lcell_comb \cpu|Mux32~12 (
// Equation(s):
// \cpu|Mux32~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[5][31]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][31]~regout )))))

	.dataa(\cpu|registerFile[5][31]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[4][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux32~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux32~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N0
cycloneii_lcell_comb \cpu|Mux32~13 (
// Equation(s):
// \cpu|Mux32~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux32~12_combout  & ((\cpu|registerFile[7][31]~regout ))) # (!\cpu|Mux32~12_combout  & (\cpu|registerFile[6][31]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux32~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux32~12_combout ),
	.datac(\cpu|registerFile[6][31]~regout ),
	.datad(\cpu|registerFile[7][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux32~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux32~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N30
cycloneii_lcell_comb \cpu|Mux32~14 (
// Equation(s):
// \cpu|Mux32~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][31]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][31]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][31]~regout ),
	.datad(\cpu|registerFile[3][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux32~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~14 .lut_mask = 16'hA820;
defparam \cpu|Mux32~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N26
cycloneii_lcell_comb \cpu|Mux32~15 (
// Equation(s):
// \cpu|Mux32~15_combout  = (\cpu|Mux32~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[2][31]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[2][31]~regout ),
	.datac(\cpu|Mux32~14_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux32~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~15 .lut_mask = 16'hF4F0;
defparam \cpu|Mux32~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N12
cycloneii_lcell_comb \cpu|Mux32~16 (
// Equation(s):
// \cpu|Mux32~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux32~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux32~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux32~15_combout ),
	.datac(\cpu|Mux32~13_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux32~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~16 .lut_mask = 16'hFA44;
defparam \cpu|Mux32~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[21][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][30]~regout ));

// Location: LCFF_X32_Y19_N29
cycloneii_lcell_ff \cpu|registerFile[24][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][30]~regout ));

// Location: LCFF_X32_Y19_N15
cycloneii_lcell_ff \cpu|registerFile[20][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][30]~regout ));

// Location: LCFF_X31_Y19_N29
cycloneii_lcell_ff \cpu|registerFile[16][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][30]~regout ));

// Location: LCCOMB_X31_Y19_N28
cycloneii_lcell_comb \cpu|Mux33~4 (
// Equation(s):
// \cpu|Mux33~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[20][30]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[16][30]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[20][30]~regout ),
	.datac(\cpu|registerFile[16][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux33~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~4 .lut_mask = 16'hEE50;
defparam \cpu|Mux33~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N15
cycloneii_lcell_ff \cpu|registerFile[28][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][30]~regout ));

// Location: LCCOMB_X31_Y19_N14
cycloneii_lcell_comb \cpu|Mux33~5 (
// Equation(s):
// \cpu|Mux33~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux33~4_combout  & (\cpu|registerFile[28][30]~regout )) # (!\cpu|Mux33~4_combout  & ((\cpu|registerFile[24][30]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux33~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux33~4_combout ),
	.datac(\cpu|registerFile[28][30]~regout ),
	.datad(\cpu|registerFile[24][30]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux33~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~5 .lut_mask = 16'hE6C4;
defparam \cpu|Mux33~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N8
cycloneii_lcell_comb \cpu|Mux33~7 (
// Equation(s):
// \cpu|Mux33~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[27][30]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[19][30]~regout )))))

	.dataa(\cpu|registerFile[27][30]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux33~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~7 .lut_mask = 16'hEE30;
defparam \cpu|Mux33~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y19_N26
cycloneii_lcell_comb \cpu|Mux33~8 (
// Equation(s):
// \cpu|Mux33~8_combout  = (\cpu|Mux33~7_combout  & (((\cpu|registerFile[31][30]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux33~7_combout  & (\cpu|registerFile[23][30]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|registerFile[23][30]~regout ),
	.datab(\cpu|registerFile[31][30]~regout ),
	.datac(\cpu|Mux33~7_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux33~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~8 .lut_mask = 16'hCAF0;
defparam \cpu|Mux33~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N25
cycloneii_lcell_ff \cpu|registerFile[5][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][30]~regout ));

// Location: LCCOMB_X33_Y19_N24
cycloneii_lcell_comb \cpu|Mux33~10 (
// Equation(s):
// \cpu|Mux33~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][30]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][30]~regout ))))

	.dataa(\cpu|registerFile[4][30]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[5][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux33~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux33~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N24
cycloneii_lcell_comb \cpu|Mux33~11 (
// Equation(s):
// \cpu|Mux33~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux33~10_combout  & ((\cpu|registerFile[7][30]~regout ))) # (!\cpu|Mux33~10_combout  & (\cpu|registerFile[6][30]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux33~10_combout ))))

	.dataa(\cpu|registerFile[6][30]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[7][30]~regout ),
	.datad(\cpu|Mux33~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~11 .lut_mask = 16'hF388;
defparam \cpu|Mux33~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N1
cycloneii_lcell_ff \cpu|registerFile[10][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][30]~regout ));

// Location: LCFF_X40_Y20_N3
cycloneii_lcell_ff \cpu|registerFile[8][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][30]~regout ));

// Location: LCCOMB_X40_Y20_N2
cycloneii_lcell_comb \cpu|Mux33~12 (
// Equation(s):
// \cpu|Mux33~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][30]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|registerFile[8][30]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[10][30]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[8][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux33~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux33~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N8
cycloneii_lcell_comb \cpu|Mux33~13 (
// Equation(s):
// \cpu|Mux33~13_combout  = (\cpu|Mux33~12_combout  & (((\cpu|registerFile[11][30]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|Mux33~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|registerFile[9][30]~regout )))

	.dataa(\cpu|Mux33~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[9][30]~regout ),
	.datad(\cpu|registerFile[11][30]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux33~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux33~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[13][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][30]~regout ));

// Location: LCFF_X34_Y19_N31
cycloneii_lcell_ff \cpu|registerFile[12][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][30]~regout ));

// Location: LCCOMB_X34_Y19_N30
cycloneii_lcell_comb \cpu|Mux33~17 (
// Equation(s):
// \cpu|Mux33~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[13][30]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|registerFile[12][30]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[13][30]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[12][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux33~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~17 .lut_mask = 16'hCCB8;
defparam \cpu|Mux33~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N8
cycloneii_lcell_comb \cpu|Mux1~0 (
// Equation(s):
// \cpu|Mux1~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[21][30]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[17][30]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[17][30]~regout ),
	.datac(\cpu|registerFile[21][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~0 .lut_mask = 16'hAAE4;
defparam \cpu|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N14
cycloneii_lcell_comb \cpu|Mux1~1 (
// Equation(s):
// \cpu|Mux1~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux1~0_combout  & ((\cpu|registerFile[29][30]~regout ))) # (!\cpu|Mux1~0_combout  & (\cpu|registerFile[25][30]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux1~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[25][30]~regout ),
	.datac(\cpu|registerFile[29][30]~regout ),
	.datad(\cpu|Mux1~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~1 .lut_mask = 16'hF588;
defparam \cpu|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N28
cycloneii_lcell_comb \cpu|Mux1~4 (
// Equation(s):
// \cpu|Mux1~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[24][30]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[16][30]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[16][30]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[24][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux1~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~4 .lut_mask = 16'hCCE2;
defparam \cpu|Mux1~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N14
cycloneii_lcell_comb \cpu|Mux1~5 (
// Equation(s):
// \cpu|Mux1~5_combout  = (\cpu|Mux1~4_combout  & ((\cpu|registerFile[28][30]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux1~4_combout  & (((\cpu|registerFile[20][30]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[28][30]~regout ),
	.datab(\cpu|Mux1~4_combout ),
	.datac(\cpu|registerFile[20][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux1~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~5 .lut_mask = 16'hB8CC;
defparam \cpu|Mux1~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N0
cycloneii_lcell_comb \cpu|Mux1~10 (
// Equation(s):
// \cpu|Mux1~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][30]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][30]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][30]~regout ),
	.datad(\cpu|registerFile[8][30]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux1~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux1~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N26
cycloneii_lcell_comb \cpu|Mux1~17 (
// Equation(s):
// \cpu|Mux1~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[13][30]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[12][30]~regout ))))

	.dataa(\cpu|registerFile[12][30]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[13][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux1~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~17 .lut_mask = 16'hFC22;
defparam \cpu|Mux1~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N4
cycloneii_lcell_comb \cpu|Mux1~18 (
// Equation(s):
// \cpu|Mux1~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux1~17_combout  & ((\cpu|registerFile[15][30]~regout ))) # (!\cpu|Mux1~17_combout  & (\cpu|registerFile[14][30]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux1~17_combout ))))

	.dataa(\cpu|registerFile[14][30]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][30]~regout ),
	.datad(\cpu|Mux1~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~18 .lut_mask = 16'hF388;
defparam \cpu|Mux1~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N5
cycloneii_lcell_ff \cpu|registerFile[22][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][29]~regout ));

// Location: LCFF_X37_Y22_N31
cycloneii_lcell_ff \cpu|registerFile[26][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][29]~regout ));

// Location: LCFF_X36_Y22_N29
cycloneii_lcell_ff \cpu|registerFile[18][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][29]~regout ));

// Location: LCCOMB_X37_Y22_N30
cycloneii_lcell_comb \cpu|Mux34~2 (
// Equation(s):
// \cpu|Mux34~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[26][29]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[18][29]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[26][29]~regout ),
	.datad(\cpu|registerFile[18][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux34~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux34~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N15
cycloneii_lcell_ff \cpu|registerFile[30][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][29]~regout ));

// Location: LCCOMB_X37_Y22_N4
cycloneii_lcell_comb \cpu|Mux34~3 (
// Equation(s):
// \cpu|Mux34~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux34~2_combout  & (\cpu|registerFile[30][29]~regout )) # (!\cpu|Mux34~2_combout  & ((\cpu|registerFile[22][29]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux34~2_combout ))))

	.dataa(\cpu|registerFile[30][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][29]~regout ),
	.datad(\cpu|Mux34~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux34~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N29
cycloneii_lcell_ff \cpu|registerFile[20][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][29]~regout ));

// Location: LCFF_X37_Y20_N15
cycloneii_lcell_ff \cpu|registerFile[24][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][29]~regout ));

// Location: LCFF_X36_Y20_N29
cycloneii_lcell_ff \cpu|registerFile[16][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][29]~regout ));

// Location: LCCOMB_X37_Y20_N14
cycloneii_lcell_comb \cpu|Mux34~4 (
// Equation(s):
// \cpu|Mux34~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & (\cpu|registerFile[24][29]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[16][29]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[24][29]~regout ),
	.datad(\cpu|registerFile[16][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux34~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~4 .lut_mask = 16'hD9C8;
defparam \cpu|Mux34~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N23
cycloneii_lcell_ff \cpu|registerFile[28][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][29]~regout ));

// Location: LCCOMB_X37_Y20_N28
cycloneii_lcell_comb \cpu|Mux34~5 (
// Equation(s):
// \cpu|Mux34~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux34~4_combout  & ((\cpu|registerFile[28][29]~regout ))) # (!\cpu|Mux34~4_combout  & (\cpu|registerFile[20][29]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux34~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux34~4_combout ),
	.datac(\cpu|registerFile[20][29]~regout ),
	.datad(\cpu|registerFile[28][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux34~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux34~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N16
cycloneii_lcell_comb \cpu|Mux34~6 (
// Equation(s):
// \cpu|Mux34~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|Mux34~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|Mux34~5_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux34~5_combout ),
	.datad(\cpu|Mux34~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~6 .lut_mask = 16'hBA98;
defparam \cpu|Mux34~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N21
cycloneii_lcell_ff \cpu|registerFile[27][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][29]~regout ));

// Location: LCCOMB_X33_Y19_N30
cycloneii_lcell_comb \cpu|Mux34~12 (
// Equation(s):
// \cpu|Mux34~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[5][29]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][29]~regout )))))

	.dataa(\cpu|registerFile[5][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[4][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux34~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux34~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[3][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][29]~regout ));

// Location: LCFF_X35_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[2][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][29]~regout ));

// Location: LCFF_X34_Y22_N7
cycloneii_lcell_ff \cpu|registerFile[15][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][29]~regout ));

// Location: LCCOMB_X34_Y17_N16
cycloneii_lcell_comb \cpu|Mux2~0 (
// Equation(s):
// \cpu|Mux2~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[25][29]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[17][29]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[17][29]~regout ),
	.datac(\cpu|registerFile[25][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~0 .lut_mask = 16'hAAE4;
defparam \cpu|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N2
cycloneii_lcell_comb \cpu|Mux2~1 (
// Equation(s):
// \cpu|Mux2~1_combout  = (\cpu|Mux2~0_combout  & (((\cpu|registerFile[29][29]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux2~0_combout  & (\cpu|registerFile[21][29]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux2~0_combout ),
	.datab(\cpu|registerFile[21][29]~regout ),
	.datac(\cpu|registerFile[29][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~1 .lut_mask = 16'hE4AA;
defparam \cpu|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N28
cycloneii_lcell_comb \cpu|Mux2~2 (
// Equation(s):
// \cpu|Mux2~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[22][29]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][29]~regout )))))

	.dataa(\cpu|registerFile[22][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[18][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~2 .lut_mask = 16'hEE30;
defparam \cpu|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N14
cycloneii_lcell_comb \cpu|Mux2~3 (
// Equation(s):
// \cpu|Mux2~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux2~2_combout  & ((\cpu|registerFile[30][29]~regout ))) # (!\cpu|Mux2~2_combout  & (\cpu|registerFile[26][29]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux2~2_combout ))))

	.dataa(\cpu|registerFile[26][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[30][29]~regout ),
	.datad(\cpu|Mux2~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~3 .lut_mask = 16'hF388;
defparam \cpu|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N28
cycloneii_lcell_comb \cpu|Mux2~4 (
// Equation(s):
// \cpu|Mux2~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[20][29]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[16][29]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[20][29]~regout ),
	.datac(\cpu|registerFile[16][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~4 .lut_mask = 16'hEE50;
defparam \cpu|Mux2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N22
cycloneii_lcell_comb \cpu|Mux2~5 (
// Equation(s):
// \cpu|Mux2~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux2~4_combout  & ((\cpu|registerFile[28][29]~regout ))) # (!\cpu|Mux2~4_combout  & (\cpu|registerFile[24][29]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux2~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[24][29]~regout ),
	.datac(\cpu|registerFile[28][29]~regout ),
	.datad(\cpu|Mux2~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~5 .lut_mask = 16'hF588;
defparam \cpu|Mux2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N20
cycloneii_lcell_comb \cpu|Mux2~6 (
// Equation(s):
// \cpu|Mux2~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|Mux2~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|Mux2~5_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux2~5_combout ),
	.datad(\cpu|Mux2~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~6 .lut_mask = 16'hBA98;
defparam \cpu|Mux2~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N20
cycloneii_lcell_comb \cpu|Mux2~7 (
// Equation(s):
// \cpu|Mux2~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[27][29]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[19][29]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[27][29]~regout ),
	.datad(\cpu|registerFile[19][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux2~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux2~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N2
cycloneii_lcell_comb \cpu|Mux2~8 (
// Equation(s):
// \cpu|Mux2~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux2~7_combout  & (\cpu|registerFile[31][29]~regout )) # (!\cpu|Mux2~7_combout  & ((\cpu|registerFile[23][29]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux2~7_combout ))))

	.dataa(\cpu|registerFile[31][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[23][29]~regout ),
	.datad(\cpu|Mux2~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~8 .lut_mask = 16'hBBC0;
defparam \cpu|Mux2~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N22
cycloneii_lcell_comb \cpu|Mux2~9 (
// Equation(s):
// \cpu|Mux2~9_combout  = (\cpu|Mux2~6_combout  & ((\cpu|Mux2~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux2~6_combout  & (((\cpu|Mux2~1_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux2~6_combout ),
	.datab(\cpu|Mux2~8_combout ),
	.datac(\cpu|Mux2~1_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux2~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~9 .lut_mask = 16'hD8AA;
defparam \cpu|Mux2~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N20
cycloneii_lcell_comb \cpu|Mux2~14 (
// Equation(s):
// \cpu|Mux2~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][29]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][29]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[1][29]~regout ),
	.datac(\cpu|registerFile[3][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux2~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~14 .lut_mask = 16'hA088;
defparam \cpu|Mux2~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N20
cycloneii_lcell_comb \cpu|Mux2~15 (
// Equation(s):
// \cpu|Mux2~15_combout  = (\cpu|Mux2~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][29]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux2~14_combout ),
	.datac(\cpu|registerFile[2][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux2~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~15 .lut_mask = 16'hDCCC;
defparam \cpu|Mux2~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N28
cycloneii_lcell_comb \cpu|Mux2~17 (
// Equation(s):
// \cpu|Mux2~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][29]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][29]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][29]~regout ),
	.datad(\cpu|registerFile[13][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux2~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux2~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N6
cycloneii_lcell_comb \cpu|Mux2~18 (
// Equation(s):
// \cpu|Mux2~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux2~17_combout  & ((\cpu|registerFile[15][29]~regout ))) # (!\cpu|Mux2~17_combout  & (\cpu|registerFile[14][29]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux2~17_combout ))))

	.dataa(\cpu|registerFile[14][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][29]~regout ),
	.datad(\cpu|Mux2~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~18 .lut_mask = 16'hF388;
defparam \cpu|Mux2~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[21][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][28]~regout ));

// Location: LCFF_X34_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[25][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][28]~regout ));

// Location: LCFF_X31_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[17][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][28]~regout ));

// Location: LCCOMB_X31_Y17_N18
cycloneii_lcell_comb \cpu|Mux35~0 (
// Equation(s):
// \cpu|Mux35~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[25][28]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[17][28]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[25][28]~regout ),
	.datac(\cpu|registerFile[17][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux35~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~0 .lut_mask = 16'hAAD8;
defparam \cpu|Mux35~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N7
cycloneii_lcell_ff \cpu|registerFile[29][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][28]~regout ));

// Location: LCCOMB_X34_Y17_N6
cycloneii_lcell_comb \cpu|Mux35~1 (
// Equation(s):
// \cpu|Mux35~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux35~0_combout  & ((\cpu|registerFile[29][28]~regout ))) # (!\cpu|Mux35~0_combout  & (\cpu|registerFile[21][28]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux35~0_combout ))))

	.dataa(\cpu|registerFile[21][28]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[29][28]~regout ),
	.datad(\cpu|Mux35~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~1 .lut_mask = 16'hF388;
defparam \cpu|Mux35~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N11
cycloneii_lcell_ff \cpu|registerFile[26][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][28]~regout ));

// Location: LCCOMB_X37_Y22_N28
cycloneii_lcell_comb \cpu|Mux35~2 (
// Equation(s):
// \cpu|Mux35~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & (\cpu|registerFile[22][28]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[18][28]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][28]~regout ),
	.datad(\cpu|registerFile[18][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux35~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux35~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N10
cycloneii_lcell_comb \cpu|Mux35~3 (
// Equation(s):
// \cpu|Mux35~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux35~2_combout  & ((\cpu|registerFile[30][28]~regout ))) # (!\cpu|Mux35~2_combout  & (\cpu|registerFile[26][28]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux35~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux35~2_combout ),
	.datac(\cpu|registerFile[26][28]~regout ),
	.datad(\cpu|registerFile[30][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux35~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~3 .lut_mask = 16'hEC64;
defparam \cpu|Mux35~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N18
cycloneii_lcell_comb \cpu|Mux35~4 (
// Equation(s):
// \cpu|Mux35~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[20][28]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[16][28]~regout ))))

	.dataa(\cpu|registerFile[16][28]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[20][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux35~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~4 .lut_mask = 16'hFC22;
defparam \cpu|Mux35~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N0
cycloneii_lcell_comb \cpu|Mux35~5 (
// Equation(s):
// \cpu|Mux35~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux35~4_combout  & (\cpu|registerFile[28][28]~regout )) # (!\cpu|Mux35~4_combout  & ((\cpu|registerFile[24][28]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux35~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[28][28]~regout ),
	.datac(\cpu|registerFile[24][28]~regout ),
	.datad(\cpu|Mux35~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux35~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N6
cycloneii_lcell_comb \cpu|Mux35~6 (
// Equation(s):
// \cpu|Mux35~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux35~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux35~5_combout )))))

	.dataa(\cpu|Mux35~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux35~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux35~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N29
cycloneii_lcell_ff \cpu|registerFile[23][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][28]~regout ));

// Location: LCFF_X41_Y18_N31
cycloneii_lcell_ff \cpu|registerFile[19][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][28]~regout ));

// Location: LCCOMB_X41_Y18_N30
cycloneii_lcell_comb \cpu|Mux35~7 (
// Equation(s):
// \cpu|Mux35~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[27][28]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][28]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[19][28]~regout ),
	.datad(\cpu|registerFile[27][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux35~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux35~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N10
cycloneii_lcell_comb \cpu|Mux35~8 (
// Equation(s):
// \cpu|Mux35~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux35~7_combout  & ((\cpu|registerFile[31][28]~regout ))) # (!\cpu|Mux35~7_combout  & (\cpu|registerFile[23][28]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux35~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[23][28]~regout ),
	.datac(\cpu|registerFile[31][28]~regout ),
	.datad(\cpu|Mux35~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~8 .lut_mask = 16'hF588;
defparam \cpu|Mux35~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N14
cycloneii_lcell_comb \cpu|Mux35~9 (
// Equation(s):
// \cpu|Mux35~9_combout  = (\cpu|Mux35~6_combout  & (((\cpu|Mux35~8_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux35~6_combout  & (\cpu|Mux35~1_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux35~6_combout ),
	.datab(\cpu|Mux35~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux35~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~9 .lut_mask = 16'hEA4A;
defparam \cpu|Mux35~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N11
cycloneii_lcell_ff \cpu|registerFile[6][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][28]~regout ));

// Location: LCFF_X33_Y19_N17
cycloneii_lcell_ff \cpu|registerFile[5][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][28]~regout ));

// Location: LCFF_X33_Y19_N27
cycloneii_lcell_ff \cpu|registerFile[4][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][28]~regout ));

// Location: LCCOMB_X33_Y19_N16
cycloneii_lcell_comb \cpu|Mux35~10 (
// Equation(s):
// \cpu|Mux35~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][28]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][28]~regout ))))

	.dataa(\cpu|registerFile[4][28]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[5][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux35~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux35~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N11
cycloneii_lcell_ff \cpu|registerFile[7][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][28]~regout ));

// Location: LCCOMB_X33_Y18_N10
cycloneii_lcell_comb \cpu|Mux35~11 (
// Equation(s):
// \cpu|Mux35~11_combout  = (\cpu|Mux35~10_combout  & (((\cpu|registerFile[7][28]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux35~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[6][28]~regout ))))

	.dataa(\cpu|Mux35~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[7][28]~regout ),
	.datad(\cpu|registerFile[6][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux35~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux35~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N5
cycloneii_lcell_ff \cpu|registerFile[9][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][28]~regout ));

// Location: LCFF_X40_Y20_N9
cycloneii_lcell_ff \cpu|registerFile[10][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][28]~regout ));

// Location: LCFF_X40_Y20_N11
cycloneii_lcell_ff \cpu|registerFile[8][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][28]~regout ));

// Location: LCCOMB_X40_Y20_N10
cycloneii_lcell_comb \cpu|Mux35~12 (
// Equation(s):
// \cpu|Mux35~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][28]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|registerFile[8][28]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[10][28]~regout ),
	.datac(\cpu|registerFile[8][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux35~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux35~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N15
cycloneii_lcell_ff \cpu|registerFile[11][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][28]~regout ));

// Location: LCCOMB_X40_Y22_N4
cycloneii_lcell_comb \cpu|Mux35~13 (
// Equation(s):
// \cpu|Mux35~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux35~12_combout  & (\cpu|registerFile[11][28]~regout )) # (!\cpu|Mux35~12_combout  & ((\cpu|registerFile[9][28]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux35~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[11][28]~regout ),
	.datac(\cpu|registerFile[9][28]~regout ),
	.datad(\cpu|Mux35~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux35~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N17
cycloneii_lcell_ff \cpu|registerFile[3][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][28]~regout ));

// Location: LCFF_X36_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[1][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][28]~regout ));

// Location: LCCOMB_X36_Y17_N18
cycloneii_lcell_comb \cpu|Mux35~14 (
// Equation(s):
// \cpu|Mux35~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][28]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][28]~regout )))))

	.dataa(\cpu|registerFile[3][28]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux35~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~14 .lut_mask = 16'hB800;
defparam \cpu|Mux35~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[2][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[28]~139_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][28]~regout ));

// Location: LCCOMB_X34_Y16_N6
cycloneii_lcell_comb \cpu|Mux35~15 (
// Equation(s):
// \cpu|Mux35~15_combout  = (\cpu|Mux35~14_combout ) # ((\cpu|registerFile[2][28]~regout  & (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \ram_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\cpu|registerFile[2][28]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux35~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux35~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N8
cycloneii_lcell_comb \cpu|Mux35~16 (
// Equation(s):
// \cpu|Mux35~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux35~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [22] & \cpu|Mux35~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux35~13_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux35~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~16 .lut_mask = 16'hADA8;
defparam \cpu|Mux35~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N13
cycloneii_lcell_ff \cpu|registerFile[14][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][28]~regout ));

// Location: LCFF_X33_Y22_N27
cycloneii_lcell_ff \cpu|registerFile[13][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][28]~regout ));

// Location: LCFF_X34_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[12][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][28]~regout ));

// Location: LCCOMB_X33_Y22_N26
cycloneii_lcell_comb \cpu|Mux35~17 (
// Equation(s):
// \cpu|Mux35~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][28]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][28]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][28]~regout ),
	.datad(\cpu|registerFile[12][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux35~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux35~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N19
cycloneii_lcell_ff \cpu|registerFile[15][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][28]~regout ));

// Location: LCCOMB_X33_Y18_N12
cycloneii_lcell_comb \cpu|Mux35~18 (
// Equation(s):
// \cpu|Mux35~18_combout  = (\cpu|Mux35~17_combout  & (((\cpu|registerFile[15][28]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux35~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[14][28]~regout )))

	.dataa(\cpu|Mux35~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[14][28]~regout ),
	.datad(\cpu|registerFile[15][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux35~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~18 .lut_mask = 16'hEA62;
defparam \cpu|Mux35~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N14
cycloneii_lcell_comb \cpu|Mux35~19 (
// Equation(s):
// \cpu|Mux35~19_combout  = (\cpu|Mux35~16_combout  & ((\cpu|Mux35~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux35~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [22] & \cpu|Mux35~11_combout 
// ))))

	.dataa(\cpu|Mux35~18_combout ),
	.datab(\cpu|Mux35~16_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux35~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~19 .lut_mask = 16'hBC8C;
defparam \cpu|Mux35~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N24
cycloneii_lcell_comb \cpu|Mux35~20 (
// Equation(s):
// \cpu|Mux35~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux35~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux35~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux35~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux35~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux35~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux35~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux35~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N24
cycloneii_lcell_comb \cpu|Mux3~0 (
// Equation(s):
// \cpu|Mux3~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[21][28]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[17][28]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][28]~regout ),
	.datad(\cpu|registerFile[17][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N20
cycloneii_lcell_comb \cpu|Mux3~1 (
// Equation(s):
// \cpu|Mux3~1_combout  = (\cpu|Mux3~0_combout  & ((\cpu|registerFile[29][28]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux3~0_combout  & (((\cpu|registerFile[25][28]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[29][28]~regout ),
	.datab(\cpu|Mux3~0_combout ),
	.datac(\cpu|registerFile[25][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~1 .lut_mask = 16'hB8CC;
defparam \cpu|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N28
cycloneii_lcell_comb \cpu|Mux3~7 (
// Equation(s):
// \cpu|Mux3~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[23][28]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[19][28]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][28]~regout ),
	.datad(\cpu|registerFile[19][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux3~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux3~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N8
cycloneii_lcell_comb \cpu|Mux3~10 (
// Equation(s):
// \cpu|Mux3~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[10][28]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[8][28]~regout ))))

	.dataa(\cpu|registerFile[8][28]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux3~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux3~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N14
cycloneii_lcell_comb \cpu|Mux3~11 (
// Equation(s):
// \cpu|Mux3~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux3~10_combout  & ((\cpu|registerFile[11][28]~regout ))) # (!\cpu|Mux3~10_combout  & (\cpu|registerFile[9][28]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux3~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[9][28]~regout ),
	.datac(\cpu|registerFile[11][28]~regout ),
	.datad(\cpu|Mux3~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~11 .lut_mask = 16'hF588;
defparam \cpu|Mux3~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N26
cycloneii_lcell_comb \cpu|Mux3~12 (
// Equation(s):
// \cpu|Mux3~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[5][28]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|registerFile[4][28]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[5][28]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[4][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux3~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux3~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N10
cycloneii_lcell_comb \cpu|Mux3~13 (
// Equation(s):
// \cpu|Mux3~13_combout  = (\cpu|Mux3~12_combout  & ((\cpu|registerFile[7][28]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|Mux3~12_combout  & (((\cpu|registerFile[6][28]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[7][28]~regout ),
	.datab(\cpu|Mux3~12_combout ),
	.datac(\cpu|registerFile[6][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux3~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~13 .lut_mask = 16'hB8CC;
defparam \cpu|Mux3~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N16
cycloneii_lcell_comb \cpu|Mux3~14 (
// Equation(s):
// \cpu|Mux3~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][28]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][28]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[1][28]~regout ),
	.datac(\cpu|registerFile[3][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux3~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~14 .lut_mask = 16'hA088;
defparam \cpu|Mux3~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N6
cycloneii_lcell_comb \cpu|Mux3~15 (
// Equation(s):
// \cpu|Mux3~15_combout  = (\cpu|Mux3~14_combout ) # ((\cpu|registerFile[2][28]~regout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & !\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|registerFile[2][28]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux3~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~15 .lut_mask = 16'hFF08;
defparam \cpu|Mux3~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N0
cycloneii_lcell_comb \cpu|Mux3~16 (
// Equation(s):
// \cpu|Mux3~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux3~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux3~15_combout ))))

	.dataa(\cpu|Mux3~15_combout ),
	.datab(\cpu|Mux3~13_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux3~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~16 .lut_mask = 16'hFC0A;
defparam \cpu|Mux3~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N24
cycloneii_lcell_comb \cpu|Mux3~17 (
// Equation(s):
// \cpu|Mux3~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][28]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][28]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][28]~regout ),
	.datad(\cpu|registerFile[13][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux3~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux3~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N18
cycloneii_lcell_comb \cpu|Mux3~18 (
// Equation(s):
// \cpu|Mux3~18_combout  = (\cpu|Mux3~17_combout  & (((\cpu|registerFile[15][28]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux3~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][28]~regout ))))

	.dataa(\cpu|Mux3~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][28]~regout ),
	.datad(\cpu|registerFile[14][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux3~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux3~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N18
cycloneii_lcell_comb \cpu|Mux3~19 (
// Equation(s):
// \cpu|Mux3~19_combout  = (\cpu|Mux3~16_combout  & ((\cpu|Mux3~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux3~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [18] & \cpu|Mux3~11_combout ))))

	.dataa(\cpu|Mux3~18_combout ),
	.datab(\cpu|Mux3~16_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux3~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~19 .lut_mask = 16'hBC8C;
defparam \cpu|Mux3~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N24
cycloneii_lcell_comb \cpu|Mux36~0 (
// Equation(s):
// \cpu|Mux36~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[21][27]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[17][27]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[21][27]~regout ),
	.datac(\cpu|registerFile[17][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux36~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~0 .lut_mask = 16'hAAD8;
defparam \cpu|Mux36~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N10
cycloneii_lcell_comb \cpu|Mux36~2 (
// Equation(s):
// \cpu|Mux36~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[26][27]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][27]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[26][27]~regout ),
	.datac(\cpu|registerFile[18][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux36~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux36~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N8
cycloneii_lcell_comb \cpu|Mux36~3 (
// Equation(s):
// \cpu|Mux36~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux36~2_combout  & (\cpu|registerFile[30][27]~regout )) # (!\cpu|Mux36~2_combout  & ((\cpu|registerFile[22][27]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux36~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[30][27]~regout ),
	.datac(\cpu|registerFile[22][27]~regout ),
	.datad(\cpu|Mux36~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux36~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N7
cycloneii_lcell_ff \cpu|registerFile[24][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][27]~regout ));

// Location: LCCOMB_X37_Y20_N6
cycloneii_lcell_comb \cpu|Mux36~4 (
// Equation(s):
// \cpu|Mux36~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|registerFile[24][27]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|registerFile[16][27]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|registerFile[16][27]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[24][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux36~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~4 .lut_mask = 16'hCCE2;
defparam \cpu|Mux36~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N4
cycloneii_lcell_comb \cpu|Mux36~5 (
// Equation(s):
// \cpu|Mux36~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux36~4_combout  & (\cpu|registerFile[28][27]~regout )) # (!\cpu|Mux36~4_combout  & ((\cpu|registerFile[20][27]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux36~4_combout ))))

	.dataa(\cpu|registerFile[28][27]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[20][27]~regout ),
	.datad(\cpu|Mux36~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~5 .lut_mask = 16'hBBC0;
defparam \cpu|Mux36~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N10
cycloneii_lcell_comb \cpu|Mux36~6 (
// Equation(s):
// \cpu|Mux36~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux36~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux36~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux36~3_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux36~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~6 .lut_mask = 16'hE5E0;
defparam \cpu|Mux36~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N17
cycloneii_lcell_ff \cpu|registerFile[27][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][27]~regout ));

// Location: LCCOMB_X38_Y22_N16
cycloneii_lcell_comb \cpu|Mux4~7 (
// Equation(s):
// \cpu|Mux4~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[27][27]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[19][27]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[27][27]~regout ),
	.datad(\cpu|registerFile[19][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux4~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux4~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N6
cycloneii_lcell_comb \cpu|Mux4~8 (
// Equation(s):
// \cpu|Mux4~8_combout  = (\cpu|Mux4~7_combout  & (((\cpu|registerFile[31][27]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux4~7_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[23][27]~regout )))

	.dataa(\cpu|Mux4~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[23][27]~regout ),
	.datad(\cpu|registerFile[31][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~8 .lut_mask = 16'hEA62;
defparam \cpu|Mux4~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N12
cycloneii_lcell_comb \cpu|Mux4~14 (
// Equation(s):
// \cpu|Mux4~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][27]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][27]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][27]~regout ),
	.datad(\cpu|registerFile[1][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux4~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~14 .lut_mask = 16'hA280;
defparam \cpu|Mux4~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N8
cycloneii_lcell_comb \cpu|Mux4~15 (
// Equation(s):
// \cpu|Mux4~15_combout  = (\cpu|Mux4~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & \cpu|registerFile[2][27]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[2][27]~regout ),
	.datad(\cpu|Mux4~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~15 .lut_mask = 16'hFF40;
defparam \cpu|Mux4~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N12
cycloneii_lcell_comb \cpu|Mux4~17 (
// Equation(s):
// \cpu|Mux4~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][27]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][27]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][27]~regout ),
	.datad(\cpu|registerFile[13][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux4~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux4~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N2
cycloneii_lcell_comb \cpu|Mux37~0 (
// Equation(s):
// \cpu|Mux37~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[25][26]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[17][26]~regout )))))

	.dataa(\cpu|registerFile[25][26]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux37~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux37~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N17
cycloneii_lcell_ff \cpu|registerFile[26][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][26]~regout ));

// Location: LCFF_X34_Y21_N13
cycloneii_lcell_ff \cpu|registerFile[18][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][26]~regout ));

// Location: LCCOMB_X34_Y21_N12
cycloneii_lcell_comb \cpu|Mux37~2 (
// Equation(s):
// \cpu|Mux37~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[22][26]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[18][26]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[18][26]~regout ),
	.datad(\cpu|registerFile[22][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux37~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux37~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N20
cycloneii_lcell_comb \cpu|Mux37~3 (
// Equation(s):
// \cpu|Mux37~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux37~2_combout  & (\cpu|registerFile[30][26]~regout )) # (!\cpu|Mux37~2_combout  & ((\cpu|registerFile[26][26]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux37~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[30][26]~regout ),
	.datac(\cpu|Mux37~2_combout ),
	.datad(\cpu|registerFile[26][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux37~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~3 .lut_mask = 16'hDAD0;
defparam \cpu|Mux37~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N27
cycloneii_lcell_ff \cpu|registerFile[20][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][26]~regout ));

// Location: LCCOMB_X37_Y20_N26
cycloneii_lcell_comb \cpu|Mux37~4 (
// Equation(s):
// \cpu|Mux37~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[20][26]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[16][26]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[20][26]~regout ),
	.datad(\cpu|registerFile[16][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux37~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux37~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N8
cycloneii_lcell_comb \cpu|Mux37~5 (
// Equation(s):
// \cpu|Mux37~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux37~4_combout  & (\cpu|registerFile[28][26]~regout )) # (!\cpu|Mux37~4_combout  & ((\cpu|registerFile[24][26]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux37~4_combout ))))

	.dataa(\cpu|registerFile[28][26]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[24][26]~regout ),
	.datad(\cpu|Mux37~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~5 .lut_mask = 16'hBBC0;
defparam \cpu|Mux37~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N16
cycloneii_lcell_comb \cpu|Mux37~6 (
// Equation(s):
// \cpu|Mux37~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux37~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux37~5_combout ))))

	.dataa(\cpu|Mux37~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux37~3_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux37~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~6 .lut_mask = 16'hFC22;
defparam \cpu|Mux37~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N7
cycloneii_lcell_ff \cpu|registerFile[5][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][26]~regout ));

// Location: LCCOMB_X33_Y22_N6
cycloneii_lcell_comb \cpu|Mux37~10 (
// Equation(s):
// \cpu|Mux37~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[5][26]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][26]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[5][26]~regout ),
	.datad(\cpu|registerFile[4][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux37~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux37~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N17
cycloneii_lcell_ff \cpu|registerFile[10][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][26]~regout ));

// Location: LCFF_X40_Y23_N19
cycloneii_lcell_ff \cpu|registerFile[8][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][26]~regout ));

// Location: LCCOMB_X40_Y23_N18
cycloneii_lcell_comb \cpu|Mux37~12 (
// Equation(s):
// \cpu|Mux37~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][26]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|registerFile[8][26]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[10][26]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[8][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux37~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux37~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N28
cycloneii_lcell_comb \cpu|Mux37~13 (
// Equation(s):
// \cpu|Mux37~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux37~12_combout  & (\cpu|registerFile[11][26]~regout )) # (!\cpu|Mux37~12_combout  & ((\cpu|registerFile[9][26]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux37~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[11][26]~regout ),
	.datac(\cpu|registerFile[9][26]~regout ),
	.datad(\cpu|Mux37~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux37~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N2
cycloneii_lcell_comb \cpu|Mux37~14 (
// Equation(s):
// \cpu|Mux37~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][26]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][26]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[3][26]~regout ),
	.datac(\cpu|registerFile[1][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux37~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~14 .lut_mask = 16'h88A0;
defparam \cpu|Mux37~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N12
cycloneii_lcell_comb \cpu|Mux37~15 (
// Equation(s):
// \cpu|Mux37~15_combout  = (\cpu|Mux37~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][26]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][26]~regout ),
	.datad(\cpu|Mux37~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~15 .lut_mask = 16'hFF40;
defparam \cpu|Mux37~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N6
cycloneii_lcell_comb \cpu|Mux37~16 (
// Equation(s):
// \cpu|Mux37~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|Mux37~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux37~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux37~13_combout ),
	.datad(\cpu|Mux37~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~16 .lut_mask = 16'hB9A8;
defparam \cpu|Mux37~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N16
cycloneii_lcell_comb \cpu|Mux5~2 (
// Equation(s):
// \cpu|Mux5~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[26][26]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[18][26]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[18][26]~regout ),
	.datac(\cpu|registerFile[26][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N16
cycloneii_lcell_comb \cpu|Mux5~10 (
// Equation(s):
// \cpu|Mux5~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][26]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][26]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][26]~regout ),
	.datad(\cpu|registerFile[8][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux5~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux5~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N8
cycloneii_lcell_comb \cpu|Mux5~17 (
// Equation(s):
// \cpu|Mux5~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][26]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][26]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][26]~regout ),
	.datad(\cpu|registerFile[13][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux5~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux5~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[25][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][25]~regout ));

// Location: LCFF_X28_Y19_N23
cycloneii_lcell_ff \cpu|registerFile[21][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[25]~163_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][25]~regout ));

// Location: LCFF_X34_Y21_N23
cycloneii_lcell_ff \cpu|registerFile[17][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][25]~regout ));

// Location: LCCOMB_X34_Y21_N22
cycloneii_lcell_comb \cpu|Mux38~0 (
// Equation(s):
// \cpu|Mux38~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[21][25]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[17][25]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[21][25]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux38~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux38~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[29][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][25]~regout ));

// Location: LCCOMB_X34_Y17_N18
cycloneii_lcell_comb \cpu|Mux38~1 (
// Equation(s):
// \cpu|Mux38~1_combout  = (\cpu|Mux38~0_combout  & (((\cpu|registerFile[29][25]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux38~0_combout  & (\cpu|registerFile[25][25]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[25][25]~regout ),
	.datab(\cpu|Mux38~0_combout ),
	.datac(\cpu|registerFile[29][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux38~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~1 .lut_mask = 16'hE2CC;
defparam \cpu|Mux38~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N1
cycloneii_lcell_ff \cpu|registerFile[26][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][25]~regout ));

// Location: LCFF_X34_Y21_N1
cycloneii_lcell_ff \cpu|registerFile[18][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][25]~regout ));

// Location: LCCOMB_X34_Y21_N0
cycloneii_lcell_comb \cpu|Mux38~2 (
// Equation(s):
// \cpu|Mux38~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[26][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][25]~regout )))))

	.dataa(\cpu|registerFile[26][25]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[18][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux38~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~2 .lut_mask = 16'hEE30;
defparam \cpu|Mux38~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[9][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][25]~regout ));

// Location: LCFF_X34_Y20_N5
cycloneii_lcell_ff \cpu|registerFile[5][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][25]~regout ));

// Location: LCFF_X34_Y20_N7
cycloneii_lcell_ff \cpu|registerFile[4][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][25]~regout ));

// Location: LCCOMB_X34_Y20_N6
cycloneii_lcell_comb \cpu|Mux38~12 (
// Equation(s):
// \cpu|Mux38~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][25]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|registerFile[4][25]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[5][25]~regout ),
	.datac(\cpu|registerFile[4][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux38~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux38~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N25
cycloneii_lcell_ff \cpu|registerFile[3][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][25]~regout ));

// Location: LCFF_X35_Y20_N3
cycloneii_lcell_ff \cpu|registerFile[1][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][25]~regout ));

// Location: LCCOMB_X35_Y20_N2
cycloneii_lcell_comb \cpu|Mux38~14 (
// Equation(s):
// \cpu|Mux38~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][25]~regout )))))

	.dataa(\cpu|registerFile[3][25]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[1][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux38~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~14 .lut_mask = 16'h88C0;
defparam \cpu|Mux38~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[2][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][25]~regout ));

// Location: LCCOMB_X35_Y20_N4
cycloneii_lcell_comb \cpu|Mux38~15 (
// Equation(s):
// \cpu|Mux38~15_combout  = (\cpu|Mux38~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|registerFile[2][25]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[2][25]~regout ),
	.datad(\cpu|Mux38~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux38~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N11
cycloneii_lcell_ff \cpu|registerFile[13][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][25]~regout ));

// Location: LCCOMB_X34_Y25_N10
cycloneii_lcell_comb \cpu|Mux38~17 (
// Equation(s):
// \cpu|Mux38~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][25]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][25]~regout ),
	.datad(\cpu|registerFile[12][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux38~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux38~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N24
cycloneii_lcell_comb \cpu|Mux6~0 (
// Equation(s):
// \cpu|Mux6~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & ((\cpu|registerFile[25][25]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[17][25]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[17][25]~regout ),
	.datac(\cpu|registerFile[25][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~0 .lut_mask = 16'hFA44;
defparam \cpu|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N18
cycloneii_lcell_comb \cpu|Mux6~1 (
// Equation(s):
// \cpu|Mux6~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux6~0_combout  & (\cpu|registerFile[29][25]~regout )) # (!\cpu|Mux6~0_combout  & ((\cpu|registerFile[21][25]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux6~0_combout ))))

	.dataa(\cpu|registerFile[29][25]~regout ),
	.datab(\cpu|registerFile[21][25]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|Mux6~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~1 .lut_mask = 16'hAFC0;
defparam \cpu|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N20
cycloneii_lcell_comb \cpu|Mux6~2 (
// Equation(s):
// \cpu|Mux6~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & ((\cpu|registerFile[22][25]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[18][25]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[18][25]~regout ),
	.datac(\cpu|registerFile[22][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~2 .lut_mask = 16'hFA44;
defparam \cpu|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N30
cycloneii_lcell_comb \cpu|Mux6~3 (
// Equation(s):
// \cpu|Mux6~3_combout  = (\cpu|Mux6~2_combout  & (((\cpu|registerFile[30][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux6~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|registerFile[26][25]~regout ))))

	.dataa(\cpu|Mux6~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[30][25]~regout ),
	.datad(\cpu|registerFile[26][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N26
cycloneii_lcell_comb \cpu|Mux6~4 (
// Equation(s):
// \cpu|Mux6~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[20][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[16][25]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[20][25]~regout ),
	.datad(\cpu|registerFile[16][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux6~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~4 .lut_mask = 16'hD9C8;
defparam \cpu|Mux6~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N8
cycloneii_lcell_comb \cpu|Mux6~5 (
// Equation(s):
// \cpu|Mux6~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux6~4_combout  & ((\cpu|registerFile[28][25]~regout ))) # (!\cpu|Mux6~4_combout  & (\cpu|registerFile[24][25]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux6~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux6~4_combout ),
	.datac(\cpu|registerFile[24][25]~regout ),
	.datad(\cpu|registerFile[28][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux6~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux6~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N4
cycloneii_lcell_comb \cpu|Mux6~6 (
// Equation(s):
// \cpu|Mux6~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux6~3_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux6~5_combout  & 
// !\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux6~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|Mux6~5_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux6~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~6 .lut_mask = 16'hCCB8;
defparam \cpu|Mux6~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N24
cycloneii_lcell_comb \cpu|Mux6~7 (
// Equation(s):
// \cpu|Mux6~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[27][25]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[19][25]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[27][25]~regout ),
	.datad(\cpu|registerFile[19][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux6~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux6~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N18
cycloneii_lcell_comb \cpu|Mux6~8 (
// Equation(s):
// \cpu|Mux6~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux6~7_combout  & ((\cpu|registerFile[31][25]~regout ))) # (!\cpu|Mux6~7_combout  & (\cpu|registerFile[23][25]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux6~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[23][25]~regout ),
	.datac(\cpu|registerFile[31][25]~regout ),
	.datad(\cpu|Mux6~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~8 .lut_mask = 16'hF588;
defparam \cpu|Mux6~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N30
cycloneii_lcell_comb \cpu|Mux6~9 (
// Equation(s):
// \cpu|Mux6~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux6~6_combout  & (\cpu|Mux6~8_combout )) # (!\cpu|Mux6~6_combout  & ((\cpu|Mux6~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux6~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux6~8_combout ),
	.datac(\cpu|Mux6~6_combout ),
	.datad(\cpu|Mux6~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~9 .lut_mask = 16'hDAD0;
defparam \cpu|Mux6~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N4
cycloneii_lcell_comb \cpu|Mux6~10 (
// Equation(s):
// \cpu|Mux6~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & (\cpu|registerFile[5][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][25]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[5][25]~regout ),
	.datad(\cpu|registerFile[4][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux6~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux6~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneii_lcell_comb \cpu|Mux6~12 (
// Equation(s):
// \cpu|Mux6~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][25]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[8][25]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[8][25]~regout ),
	.datad(\cpu|registerFile[10][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux6~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux6~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N24
cycloneii_lcell_comb \cpu|Mux6~13 (
// Equation(s):
// \cpu|Mux6~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux6~12_combout  & (\cpu|registerFile[11][25]~regout )) # (!\cpu|Mux6~12_combout  & ((\cpu|registerFile[9][25]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux6~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[11][25]~regout ),
	.datac(\cpu|registerFile[9][25]~regout ),
	.datad(\cpu|Mux6~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux6~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N24
cycloneii_lcell_comb \cpu|Mux6~14 (
// Equation(s):
// \cpu|Mux6~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][25]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][25]~regout ),
	.datad(\cpu|registerFile[1][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux6~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~14 .lut_mask = 16'hA280;
defparam \cpu|Mux6~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N8
cycloneii_lcell_comb \cpu|Mux6~15 (
// Equation(s):
// \cpu|Mux6~15_combout  = (\cpu|Mux6~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][25]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux6~14_combout ),
	.datac(\cpu|registerFile[2][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux6~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~15 .lut_mask = 16'hDCCC;
defparam \cpu|Mux6~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N24
cycloneii_lcell_comb \cpu|Mux6~16 (
// Equation(s):
// \cpu|Mux6~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|Mux6~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux6~15_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux6~15_combout ),
	.datad(\cpu|Mux6~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~16 .lut_mask = 16'hBA98;
defparam \cpu|Mux6~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N17
cycloneii_lcell_ff \cpu|registerFile[25][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][24]~regout ));

// Location: LCFF_X31_Y17_N15
cycloneii_lcell_ff \cpu|registerFile[17][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][24]~regout ));

// Location: LCCOMB_X31_Y17_N14
cycloneii_lcell_comb \cpu|Mux39~0 (
// Equation(s):
// \cpu|Mux39~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[25][24]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[17][24]~regout )))))

	.dataa(\cpu|registerFile[25][24]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux39~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux39~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N19
cycloneii_lcell_ff \cpu|registerFile[16][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][24]~regout ));

// Location: LCCOMB_X41_Y21_N18
cycloneii_lcell_comb \cpu|Mux39~4 (
// Equation(s):
// \cpu|Mux39~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[20][24]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[16][24]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[20][24]~regout ),
	.datac(\cpu|registerFile[16][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux39~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux39~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N20
cycloneii_lcell_comb \cpu|Mux39~5 (
// Equation(s):
// \cpu|Mux39~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux39~4_combout  & ((\cpu|registerFile[28][24]~regout ))) # (!\cpu|Mux39~4_combout  & (\cpu|registerFile[24][24]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux39~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][24]~regout ),
	.datac(\cpu|registerFile[28][24]~regout ),
	.datad(\cpu|Mux39~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~5 .lut_mask = 16'hF588;
defparam \cpu|Mux39~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N6
cycloneii_lcell_comb \cpu|Mux39~7 (
// Equation(s):
// \cpu|Mux39~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[27][24]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][24]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[19][24]~regout ),
	.datad(\cpu|registerFile[27][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux39~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux39~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N26
cycloneii_lcell_comb \cpu|Mux39~8 (
// Equation(s):
// \cpu|Mux39~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux39~7_combout  & ((\cpu|registerFile[31][24]~regout ))) # (!\cpu|Mux39~7_combout  & (\cpu|registerFile[23][24]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux39~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[23][24]~regout ),
	.datac(\cpu|registerFile[31][24]~regout ),
	.datad(\cpu|Mux39~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~8 .lut_mask = 16'hF588;
defparam \cpu|Mux39~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N25
cycloneii_lcell_ff \cpu|registerFile[7][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[24]~171_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][24]~regout ));

// Location: LCFF_X35_Y20_N31
cycloneii_lcell_ff \cpu|registerFile[3][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][24]~regout ));

// Location: LCFF_X35_Y20_N17
cycloneii_lcell_ff \cpu|registerFile[1][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][24]~regout ));

// Location: LCCOMB_X35_Y20_N16
cycloneii_lcell_comb \cpu|Mux39~14 (
// Equation(s):
// \cpu|Mux39~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][24]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][24]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[1][24]~regout ),
	.datad(\cpu|registerFile[3][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux39~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~14 .lut_mask = 16'hC840;
defparam \cpu|Mux39~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N13
cycloneii_lcell_ff \cpu|registerFile[13][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][24]~regout ));

// Location: LCFF_X35_Y25_N21
cycloneii_lcell_ff \cpu|registerFile[12][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][24]~regout ));

// Location: LCCOMB_X34_Y25_N12
cycloneii_lcell_comb \cpu|Mux39~17 (
// Equation(s):
// \cpu|Mux39~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][24]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][24]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][24]~regout ),
	.datad(\cpu|registerFile[12][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux39~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux39~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N26
cycloneii_lcell_comb \cpu|Mux39~18 (
// Equation(s):
// \cpu|Mux39~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux39~17_combout  & ((\cpu|registerFile[15][24]~regout ))) # (!\cpu|Mux39~17_combout  & (\cpu|registerFile[14][24]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux39~17_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux39~17_combout ),
	.datac(\cpu|registerFile[14][24]~regout ),
	.datad(\cpu|registerFile[15][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux39~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~18 .lut_mask = 16'hEC64;
defparam \cpu|Mux39~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N12
cycloneii_lcell_comb \cpu|Mux7~0 (
// Equation(s):
// \cpu|Mux7~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[21][24]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[17][24]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][24]~regout ),
	.datad(\cpu|registerFile[17][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N16
cycloneii_lcell_comb \cpu|Mux7~1 (
// Equation(s):
// \cpu|Mux7~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux7~0_combout  & (\cpu|registerFile[29][24]~regout )) # (!\cpu|Mux7~0_combout  & ((\cpu|registerFile[25][24]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux7~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[29][24]~regout ),
	.datac(\cpu|registerFile[25][24]~regout ),
	.datad(\cpu|Mux7~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N30
cycloneii_lcell_comb \cpu|Mux7~2 (
// Equation(s):
// \cpu|Mux7~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[26][24]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][24]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[26][24]~regout ),
	.datad(\cpu|registerFile[18][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N0
cycloneii_lcell_comb \cpu|Mux7~3 (
// Equation(s):
// \cpu|Mux7~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux7~2_combout  & ((\cpu|registerFile[30][24]~regout ))) # (!\cpu|Mux7~2_combout  & (\cpu|registerFile[22][24]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux7~2_combout ))))

	.dataa(\cpu|registerFile[22][24]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[30][24]~regout ),
	.datad(\cpu|Mux7~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~3 .lut_mask = 16'hF388;
defparam \cpu|Mux7~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N30
cycloneii_lcell_comb \cpu|Mux7~14 (
// Equation(s):
// \cpu|Mux7~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][24]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][24]~regout ))))

	.dataa(\cpu|registerFile[1][24]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux7~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~14 .lut_mask = 16'hE200;
defparam \cpu|Mux7~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N20
cycloneii_lcell_comb \cpu|Mux7~17 (
// Equation(s):
// \cpu|Mux7~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[13][24]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|registerFile[12][24]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[13][24]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[12][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux7~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~17 .lut_mask = 16'hCCB8;
defparam \cpu|Mux7~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N30
cycloneii_lcell_comb \cpu|Mux40~0 (
// Equation(s):
// \cpu|Mux40~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[21][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[17][23]~regout )))))

	.dataa(\cpu|registerFile[21][23]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[17][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux40~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux40~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N17
cycloneii_lcell_ff \cpu|registerFile[22][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][23]~regout ));

// Location: LCFF_X36_Y21_N21
cycloneii_lcell_ff \cpu|registerFile[26][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][23]~regout ));

// Location: LCFF_X34_Y21_N21
cycloneii_lcell_ff \cpu|registerFile[18][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][23]~regout ));

// Location: LCCOMB_X34_Y21_N20
cycloneii_lcell_comb \cpu|Mux40~2 (
// Equation(s):
// \cpu|Mux40~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[26][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][23]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[26][23]~regout ),
	.datac(\cpu|registerFile[18][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux40~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux40~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N3
cycloneii_lcell_ff \cpu|registerFile[30][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][23]~regout ));

// Location: LCCOMB_X33_Y20_N16
cycloneii_lcell_comb \cpu|Mux40~3 (
// Equation(s):
// \cpu|Mux40~3_combout  = (\cpu|Mux40~2_combout  & (((\cpu|registerFile[30][23]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux40~2_combout  & (\cpu|registerFile[22][23]~regout  & 
// (\ram_inst|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\cpu|Mux40~2_combout ),
	.datab(\cpu|registerFile[22][23]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|registerFile[30][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux40~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~3 .lut_mask = 16'hEA4A;
defparam \cpu|Mux40~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N11
cycloneii_lcell_ff \cpu|registerFile[27][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][23]~regout ));

// Location: LCFF_X37_Y23_N19
cycloneii_lcell_ff \cpu|registerFile[23][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][23]~regout ));

// Location: LCFF_X41_Y18_N17
cycloneii_lcell_ff \cpu|registerFile[19][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][23]~regout ));

// Location: LCCOMB_X41_Y18_N16
cycloneii_lcell_comb \cpu|Mux40~7 (
// Equation(s):
// \cpu|Mux40~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[23][23]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][23]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[19][23]~regout ),
	.datad(\cpu|registerFile[23][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux40~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~7 .lut_mask = 16'hBA98;
defparam \cpu|Mux40~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N13
cycloneii_lcell_ff \cpu|registerFile[31][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[23]~180_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][23]~regout ));

// Location: LCCOMB_X37_Y19_N4
cycloneii_lcell_comb \cpu|Mux40~8 (
// Equation(s):
// \cpu|Mux40~8_combout  = (\cpu|Mux40~7_combout  & (((\cpu|registerFile[31][23]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux40~7_combout  & (\cpu|registerFile[27][23]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[27][23]~regout ),
	.datab(\cpu|registerFile[31][23]~regout ),
	.datac(\cpu|Mux40~7_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux40~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~8 .lut_mask = 16'hCAF0;
defparam \cpu|Mux40~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N21
cycloneii_lcell_ff \cpu|registerFile[6][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][23]~regout ));

// Location: LCFF_X34_Y20_N1
cycloneii_lcell_ff \cpu|registerFile[5][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][23]~regout ));

// Location: LCFF_X34_Y20_N19
cycloneii_lcell_ff \cpu|registerFile[4][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][23]~regout ));

// Location: LCCOMB_X34_Y20_N18
cycloneii_lcell_comb \cpu|Mux40~12 (
// Equation(s):
// \cpu|Mux40~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|registerFile[5][23]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[4][23]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[4][23]~regout ),
	.datad(\cpu|registerFile[5][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux40~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux40~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N23
cycloneii_lcell_ff \cpu|registerFile[7][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][23]~regout ));

// Location: LCCOMB_X37_Y24_N20
cycloneii_lcell_comb \cpu|Mux40~13 (
// Equation(s):
// \cpu|Mux40~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux40~12_combout  & ((\cpu|registerFile[7][23]~regout ))) # (!\cpu|Mux40~12_combout  & (\cpu|registerFile[6][23]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux40~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux40~12_combout ),
	.datac(\cpu|registerFile[6][23]~regout ),
	.datad(\cpu|registerFile[7][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux40~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux40~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N11
cycloneii_lcell_ff \cpu|registerFile[3][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][23]~regout ));

// Location: LCFF_X35_Y20_N21
cycloneii_lcell_ff \cpu|registerFile[1][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][23]~regout ));

// Location: LCCOMB_X35_Y20_N20
cycloneii_lcell_comb \cpu|Mux40~14 (
// Equation(s):
// \cpu|Mux40~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][23]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][23]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[1][23]~regout ),
	.datad(\cpu|registerFile[3][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux40~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~14 .lut_mask = 16'hC840;
defparam \cpu|Mux40~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N27
cycloneii_lcell_ff \cpu|registerFile[2][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][23]~regout ));

// Location: LCCOMB_X37_Y22_N8
cycloneii_lcell_comb \cpu|Mux40~15 (
// Equation(s):
// \cpu|Mux40~15_combout  = (\cpu|Mux40~14_combout ) # ((\cpu|registerFile[2][23]~regout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|registerFile[2][23]~regout ),
	.datab(\cpu|Mux40~14_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux40~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~15 .lut_mask = 16'hCCEC;
defparam \cpu|Mux40~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N26
cycloneii_lcell_comb \cpu|Mux40~16 (
// Equation(s):
// \cpu|Mux40~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|Mux40~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux40~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux40~15_combout ),
	.datad(\cpu|Mux40~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~16 .lut_mask = 16'hDC98;
defparam \cpu|Mux40~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N17
cycloneii_lcell_ff \cpu|registerFile[13][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][23]~regout ));

// Location: LCFF_X35_Y25_N23
cycloneii_lcell_ff \cpu|registerFile[12][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][23]~regout ));

// Location: LCCOMB_X34_Y25_N16
cycloneii_lcell_comb \cpu|Mux40~17 (
// Equation(s):
// \cpu|Mux40~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][23]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][23]~regout ),
	.datad(\cpu|registerFile[12][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux40~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux40~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N16
cycloneii_lcell_comb \cpu|Mux8~2 (
// Equation(s):
// \cpu|Mux8~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[22][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][23]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[22][23]~regout ),
	.datad(\cpu|registerFile[18][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N2
cycloneii_lcell_comb \cpu|Mux8~3 (
// Equation(s):
// \cpu|Mux8~3_combout  = (\cpu|Mux8~2_combout  & (((\cpu|registerFile[30][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux8~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|registerFile[26][23]~regout ))))

	.dataa(\cpu|Mux8~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[30][23]~regout ),
	.datad(\cpu|registerFile[26][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N10
cycloneii_lcell_comb \cpu|Mux8~7 (
// Equation(s):
// \cpu|Mux8~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & ((\cpu|registerFile[27][23]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[19][23]~regout ))))

	.dataa(\cpu|registerFile[19][23]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[27][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux8~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~7 .lut_mask = 16'hFC22;
defparam \cpu|Mux8~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N18
cycloneii_lcell_comb \cpu|Mux8~8 (
// Equation(s):
// \cpu|Mux8~8_combout  = (\cpu|Mux8~7_combout  & ((\cpu|registerFile[31][23]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux8~7_combout  & (((\cpu|registerFile[23][23]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[31][23]~regout ),
	.datab(\cpu|Mux8~7_combout ),
	.datac(\cpu|registerFile[23][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux8~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~8 .lut_mask = 16'hB8CC;
defparam \cpu|Mux8~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N0
cycloneii_lcell_comb \cpu|Mux8~10 (
// Equation(s):
// \cpu|Mux8~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & (\cpu|registerFile[5][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][23]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[5][23]~regout ),
	.datad(\cpu|registerFile[4][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux8~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux8~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N22
cycloneii_lcell_comb \cpu|Mux8~11 (
// Equation(s):
// \cpu|Mux8~11_combout  = (\cpu|Mux8~10_combout  & (((\cpu|registerFile[7][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux8~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[6][23]~regout ))))

	.dataa(\cpu|Mux8~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[7][23]~regout ),
	.datad(\cpu|registerFile[6][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux8~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux8~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N26
cycloneii_lcell_comb \cpu|Mux8~12 (
// Equation(s):
// \cpu|Mux8~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[10][23]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|registerFile[8][23]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[10][23]~regout ),
	.datac(\cpu|registerFile[8][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux8~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux8~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N8
cycloneii_lcell_comb \cpu|Mux8~13 (
// Equation(s):
// \cpu|Mux8~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux8~12_combout  & ((\cpu|registerFile[11][23]~regout ))) # (!\cpu|Mux8~12_combout  & (\cpu|registerFile[9][23]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|Mux8~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux8~12_combout ),
	.datac(\cpu|registerFile[9][23]~regout ),
	.datad(\cpu|registerFile[11][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux8~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux8~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N10
cycloneii_lcell_comb \cpu|Mux8~14 (
// Equation(s):
// \cpu|Mux8~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][23]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][23]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[1][23]~regout ),
	.datac(\cpu|registerFile[3][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux8~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~14 .lut_mask = 16'hA088;
defparam \cpu|Mux8~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N26
cycloneii_lcell_comb \cpu|Mux8~15 (
// Equation(s):
// \cpu|Mux8~15_combout  = (\cpu|Mux8~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][23]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|Mux8~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[2][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux8~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~15 .lut_mask = 16'hBAAA;
defparam \cpu|Mux8~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N10
cycloneii_lcell_comb \cpu|Mux8~16 (
// Equation(s):
// \cpu|Mux8~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux8~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [17] & \cpu|Mux8~15_combout ))))

	.dataa(\cpu|Mux8~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|Mux8~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~16 .lut_mask = 16'hCBC8;
defparam \cpu|Mux8~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N22
cycloneii_lcell_comb \cpu|Mux8~17 (
// Equation(s):
// \cpu|Mux8~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[13][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[12][23]~regout )))))

	.dataa(\cpu|registerFile[13][23]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux8~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~17 .lut_mask = 16'hEE30;
defparam \cpu|Mux8~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N16
cycloneii_lcell_comb \cpu|Mux8~18 (
// Equation(s):
// \cpu|Mux8~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux8~17_combout  & (\cpu|registerFile[15][23]~regout )) # (!\cpu|Mux8~17_combout  & ((\cpu|registerFile[14][23]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux8~17_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux8~17_combout ),
	.datac(\cpu|registerFile[15][23]~regout ),
	.datad(\cpu|registerFile[14][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux8~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~18 .lut_mask = 16'hE6C4;
defparam \cpu|Mux8~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N12
cycloneii_lcell_comb \cpu|Mux8~19 (
// Equation(s):
// \cpu|Mux8~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux8~16_combout  & ((\cpu|Mux8~18_combout ))) # (!\cpu|Mux8~16_combout  & (\cpu|Mux8~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|Mux8~16_combout ))))

	.dataa(\cpu|Mux8~11_combout ),
	.datab(\cpu|Mux8~18_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|Mux8~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~19 .lut_mask = 16'hCFA0;
defparam \cpu|Mux8~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N2
cycloneii_lcell_comb \cpu|Mux41~0 (
// Equation(s):
// \cpu|Mux41~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[25][22]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[17][22]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[25][22]~regout ),
	.datac(\cpu|registerFile[17][22]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux41~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~0 .lut_mask = 16'hAAD8;
defparam \cpu|Mux41~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N30
cycloneii_lcell_comb \cpu|Mux41~1 (
// Equation(s):
// \cpu|Mux41~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux41~0_combout  & ((\cpu|registerFile[29][22]~regout ))) # (!\cpu|Mux41~0_combout  & (\cpu|registerFile[21][22]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux41~0_combout ))))

	.dataa(\cpu|registerFile[21][22]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[29][22]~regout ),
	.datad(\cpu|Mux41~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux41~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~1 .lut_mask = 16'hF388;
defparam \cpu|Mux41~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N27
cycloneii_lcell_ff \cpu|registerFile[26][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][22]~regout ));

// Location: LCFF_X40_Y23_N21
cycloneii_lcell_ff \cpu|registerFile[10][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][22]~regout ));

// Location: LCFF_X35_Y23_N11
cycloneii_lcell_ff \cpu|registerFile[14][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][22]~regout ));

// Location: LCFF_X35_Y19_N13
cycloneii_lcell_ff \cpu|registerFile[13][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][22]~regout ));

// Location: LCFF_X36_Y19_N25
cycloneii_lcell_ff \cpu|registerFile[12][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][22]~regout ));

// Location: LCCOMB_X36_Y19_N24
cycloneii_lcell_comb \cpu|Mux41~17 (
// Equation(s):
// \cpu|Mux41~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & ((\cpu|registerFile[13][22]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[12][22]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[12][22]~regout ),
	.datad(\cpu|registerFile[13][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux41~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~17 .lut_mask = 16'hDC98;
defparam \cpu|Mux41~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N29
cycloneii_lcell_ff \cpu|registerFile[15][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][22]~regout ));

// Location: LCCOMB_X35_Y23_N10
cycloneii_lcell_comb \cpu|Mux41~18 (
// Equation(s):
// \cpu|Mux41~18_combout  = (\cpu|Mux41~17_combout  & (((\cpu|registerFile[15][22]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux41~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[14][22]~regout )))

	.dataa(\cpu|Mux41~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[14][22]~regout ),
	.datad(\cpu|registerFile[15][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux41~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~18 .lut_mask = 16'hEA62;
defparam \cpu|Mux41~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N26
cycloneii_lcell_comb \cpu|Mux9~2 (
// Equation(s):
// \cpu|Mux9~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[26][22]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][22]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[26][22]~regout ),
	.datad(\cpu|registerFile[18][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N14
cycloneii_lcell_comb \cpu|Mux9~4 (
// Equation(s):
// \cpu|Mux9~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|registerFile[24][22]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[16][22]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[24][22]~regout ),
	.datad(\cpu|registerFile[16][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~4 .lut_mask = 16'hD9C8;
defparam \cpu|Mux9~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N28
cycloneii_lcell_comb \cpu|Mux9~5 (
// Equation(s):
// \cpu|Mux9~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux9~4_combout  & (\cpu|registerFile[28][22]~regout )) # (!\cpu|Mux9~4_combout  & ((\cpu|registerFile[20][22]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux9~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[28][22]~regout ),
	.datac(\cpu|registerFile[20][22]~regout ),
	.datad(\cpu|Mux9~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux9~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N10
cycloneii_lcell_comb \cpu|Mux9~7 (
// Equation(s):
// \cpu|Mux9~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[23][22]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[19][22]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][22]~regout ),
	.datad(\cpu|registerFile[19][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux9~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N20
cycloneii_lcell_comb \cpu|Mux9~10 (
// Equation(s):
// \cpu|Mux9~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][22]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][22]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][22]~regout ),
	.datad(\cpu|registerFile[8][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux9~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N6
cycloneii_lcell_comb \cpu|Mux9~11 (
// Equation(s):
// \cpu|Mux9~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux9~10_combout  & (\cpu|registerFile[11][22]~regout )) # (!\cpu|Mux9~10_combout  & ((\cpu|registerFile[9][22]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|Mux9~10_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux9~10_combout ),
	.datac(\cpu|registerFile[11][22]~regout ),
	.datad(\cpu|registerFile[9][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~11 .lut_mask = 16'hE6C4;
defparam \cpu|Mux9~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N28
cycloneii_lcell_comb \cpu|Mux9~12 (
// Equation(s):
// \cpu|Mux9~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[5][22]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[4][22]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[4][22]~regout ),
	.datac(\cpu|registerFile[5][22]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux9~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~12 .lut_mask = 16'hFA44;
defparam \cpu|Mux9~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N8
cycloneii_lcell_comb \cpu|Mux9~13 (
// Equation(s):
// \cpu|Mux9~13_combout  = (\cpu|Mux9~12_combout  & (((\cpu|registerFile[7][22]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux9~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[6][22]~regout )))

	.dataa(\cpu|Mux9~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[6][22]~regout ),
	.datad(\cpu|registerFile[7][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux9~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N8
cycloneii_lcell_comb \cpu|Mux9~14 (
// Equation(s):
// \cpu|Mux9~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][22]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][22]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[1][22]~regout ),
	.datad(\cpu|registerFile[3][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~14 .lut_mask = 16'hA820;
defparam \cpu|Mux9~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N28
cycloneii_lcell_comb \cpu|Mux9~15 (
// Equation(s):
// \cpu|Mux9~15_combout  = (\cpu|Mux9~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][22]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[2][22]~regout ),
	.datac(\cpu|Mux9~14_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux9~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~15 .lut_mask = 16'hF4F0;
defparam \cpu|Mux9~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N22
cycloneii_lcell_comb \cpu|Mux9~16 (
// Equation(s):
// \cpu|Mux9~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|Mux9~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux9~15_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux9~13_combout ),
	.datad(\cpu|Mux9~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~16 .lut_mask = 16'hD9C8;
defparam \cpu|Mux9~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N12
cycloneii_lcell_comb \cpu|Mux9~17 (
// Equation(s):
// \cpu|Mux9~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[13][22]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[12][22]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[12][22]~regout ),
	.datac(\cpu|registerFile[13][22]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux9~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~17 .lut_mask = 16'hAAE4;
defparam \cpu|Mux9~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N28
cycloneii_lcell_comb \cpu|Mux9~18 (
// Equation(s):
// \cpu|Mux9~18_combout  = (\cpu|Mux9~17_combout  & (((\cpu|registerFile[15][22]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux9~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][22]~regout ))))

	.dataa(\cpu|Mux9~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][22]~regout ),
	.datad(\cpu|registerFile[14][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux9~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N24
cycloneii_lcell_comb \cpu|Mux9~19 (
// Equation(s):
// \cpu|Mux9~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux9~16_combout  & (\cpu|Mux9~18_combout )) # (!\cpu|Mux9~16_combout  & ((\cpu|Mux9~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|Mux9~16_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux9~16_combout ),
	.datac(\cpu|Mux9~18_combout ),
	.datad(\cpu|Mux9~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~19 .lut_mask = 16'hE6C4;
defparam \cpu|Mux9~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N18
cycloneii_lcell_comb \cpu|Mux42~0 (
// Equation(s):
// \cpu|Mux42~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[21][21]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[17][21]~regout )))))

	.dataa(\cpu|registerFile[21][21]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[17][21]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux42~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux42~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N20
cycloneii_lcell_comb \cpu|Mux42~1 (
// Equation(s):
// \cpu|Mux42~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux42~0_combout  & (\cpu|registerFile[29][21]~regout )) # (!\cpu|Mux42~0_combout  & ((\cpu|registerFile[25][21]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux42~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[29][21]~regout ),
	.datac(\cpu|registerFile[25][21]~regout ),
	.datad(\cpu|Mux42~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux42~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y22_N21
cycloneii_lcell_ff \cpu|registerFile[22][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][21]~regout ));

// Location: LCFF_X36_Y22_N13
cycloneii_lcell_ff \cpu|registerFile[18][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][21]~regout ));

// Location: LCCOMB_X37_Y22_N22
cycloneii_lcell_comb \cpu|Mux42~2 (
// Equation(s):
// \cpu|Mux42~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[26][21]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[18][21]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[26][21]~regout ),
	.datad(\cpu|registerFile[18][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux42~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux42~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N20
cycloneii_lcell_comb \cpu|Mux42~3 (
// Equation(s):
// \cpu|Mux42~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux42~2_combout  & (\cpu|registerFile[30][21]~regout )) # (!\cpu|Mux42~2_combout  & ((\cpu|registerFile[22][21]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux42~2_combout ))))

	.dataa(\cpu|registerFile[30][21]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][21]~regout ),
	.datad(\cpu|Mux42~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux42~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N13
cycloneii_lcell_ff \cpu|registerFile[20][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][21]~regout ));

// Location: LCFF_X38_Y20_N17
cycloneii_lcell_ff \cpu|registerFile[16][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][21]~regout ));

// Location: LCCOMB_X37_Y20_N22
cycloneii_lcell_comb \cpu|Mux42~4 (
// Equation(s):
// \cpu|Mux42~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|registerFile[24][21]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|registerFile[16][21]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|registerFile[16][21]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[24][21]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux42~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~4 .lut_mask = 16'hCCE2;
defparam \cpu|Mux42~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N12
cycloneii_lcell_comb \cpu|Mux42~5 (
// Equation(s):
// \cpu|Mux42~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux42~4_combout  & ((\cpu|registerFile[28][21]~regout ))) # (!\cpu|Mux42~4_combout  & (\cpu|registerFile[20][21]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux42~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux42~4_combout ),
	.datac(\cpu|registerFile[20][21]~regout ),
	.datad(\cpu|registerFile[28][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux42~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux42~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N0
cycloneii_lcell_comb \cpu|Mux42~6 (
// Equation(s):
// \cpu|Mux42~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux42~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux42~5_combout )))))

	.dataa(\cpu|Mux42~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux42~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux42~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y23_N9
cycloneii_lcell_ff \cpu|registerFile[27][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][21]~regout ));

// Location: LCFF_X37_Y23_N9
cycloneii_lcell_ff \cpu|registerFile[23][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][21]~regout ));

// Location: LCFF_X38_Y23_N27
cycloneii_lcell_ff \cpu|registerFile[19][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][21]~regout ));

// Location: LCCOMB_X38_Y23_N26
cycloneii_lcell_comb \cpu|Mux42~7 (
// Equation(s):
// \cpu|Mux42~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[23][21]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][21]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][21]~regout ),
	.datad(\cpu|registerFile[23][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux42~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux42~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N17
cycloneii_lcell_ff \cpu|registerFile[31][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][21]~regout ));

// Location: LCCOMB_X37_Y22_N18
cycloneii_lcell_comb \cpu|Mux42~8 (
// Equation(s):
// \cpu|Mux42~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux42~7_combout  & (\cpu|registerFile[31][21]~regout )) # (!\cpu|Mux42~7_combout  & ((\cpu|registerFile[27][21]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux42~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[31][21]~regout ),
	.datac(\cpu|Mux42~7_combout ),
	.datad(\cpu|registerFile[27][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux42~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~8 .lut_mask = 16'hDAD0;
defparam \cpu|Mux42~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y22_N12
cycloneii_lcell_comb \cpu|Mux42~9 (
// Equation(s):
// \cpu|Mux42~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux42~6_combout  & (\cpu|Mux42~8_combout )) # (!\cpu|Mux42~6_combout  & ((\cpu|Mux42~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux42~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux42~8_combout ),
	.datac(\cpu|Mux42~1_combout ),
	.datad(\cpu|Mux42~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~9 .lut_mask = 16'hDDA0;
defparam \cpu|Mux42~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N27
cycloneii_lcell_ff \cpu|registerFile[9][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][21]~regout ));

// Location: LCFF_X40_Y23_N1
cycloneii_lcell_ff \cpu|registerFile[10][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][21]~regout ));

// Location: LCFF_X40_Y23_N11
cycloneii_lcell_ff \cpu|registerFile[8][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][21]~regout ));

// Location: LCCOMB_X40_Y23_N0
cycloneii_lcell_comb \cpu|Mux42~10 (
// Equation(s):
// \cpu|Mux42~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [21] & (\cpu|registerFile[10][21]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[8][21]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[10][21]~regout ),
	.datad(\cpu|registerFile[8][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux42~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux42~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N11
cycloneii_lcell_ff \cpu|registerFile[11][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][21]~regout ));

// Location: LCCOMB_X33_Y23_N10
cycloneii_lcell_comb \cpu|Mux42~11 (
// Equation(s):
// \cpu|Mux42~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux42~10_combout  & ((\cpu|registerFile[11][21]~regout ))) # (!\cpu|Mux42~10_combout  & (\cpu|registerFile[9][21]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux42~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[9][21]~regout ),
	.datac(\cpu|registerFile[11][21]~regout ),
	.datad(\cpu|Mux42~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~11 .lut_mask = 16'hF588;
defparam \cpu|Mux42~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N1
cycloneii_lcell_ff \cpu|registerFile[5][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][21]~regout ));

// Location: LCFF_X36_Y24_N27
cycloneii_lcell_ff \cpu|registerFile[4][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][21]~regout ));

// Location: LCCOMB_X36_Y24_N26
cycloneii_lcell_comb \cpu|Mux42~12 (
// Equation(s):
// \cpu|Mux42~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & ((\cpu|registerFile[5][21]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][21]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[4][21]~regout ),
	.datad(\cpu|registerFile[5][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux42~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~12 .lut_mask = 16'hDC98;
defparam \cpu|Mux42~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N28
cycloneii_lcell_comb \cpu|Mux42~13 (
// Equation(s):
// \cpu|Mux42~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux42~12_combout  & (\cpu|registerFile[7][21]~regout )) # (!\cpu|Mux42~12_combout  & ((\cpu|registerFile[6][21]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux42~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[7][21]~regout ),
	.datac(\cpu|registerFile[6][21]~regout ),
	.datad(\cpu|Mux42~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux42~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N18
cycloneii_lcell_comb \cpu|Mux42~14 (
// Equation(s):
// \cpu|Mux42~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][21]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][21]~regout ))))

	.dataa(\cpu|registerFile[1][21]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[3][21]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux42~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~14 .lut_mask = 16'hC088;
defparam \cpu|Mux42~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N31
cycloneii_lcell_ff \cpu|registerFile[2][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][21]~regout ));

// Location: LCCOMB_X35_Y19_N30
cycloneii_lcell_comb \cpu|Mux42~15 (
// Equation(s):
// \cpu|Mux42~15_combout  = (\cpu|Mux42~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[2][21]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux42~14_combout ),
	.datac(\cpu|registerFile[2][21]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux42~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~15 .lut_mask = 16'hCCEC;
defparam \cpu|Mux42~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N24
cycloneii_lcell_comb \cpu|Mux42~16 (
// Equation(s):
// \cpu|Mux42~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|Mux42~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux42~15_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|Mux42~15_combout ),
	.datad(\cpu|Mux42~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~16 .lut_mask = 16'hBA98;
defparam \cpu|Mux42~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N17
cycloneii_lcell_ff \cpu|registerFile[13][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][21]~regout ));

// Location: LCFF_X36_Y19_N3
cycloneii_lcell_ff \cpu|registerFile[12][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][21]~regout ));

// Location: LCCOMB_X36_Y19_N2
cycloneii_lcell_comb \cpu|Mux42~17 (
// Equation(s):
// \cpu|Mux42~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & ((\cpu|registerFile[13][21]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[12][21]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[12][21]~regout ),
	.datad(\cpu|registerFile[13][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux42~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~17 .lut_mask = 16'hDC98;
defparam \cpu|Mux42~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N22
cycloneii_lcell_comb \cpu|Mux42~18 (
// Equation(s):
// \cpu|Mux42~18_combout  = (\cpu|Mux42~17_combout  & ((\cpu|registerFile[15][21]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux42~17_combout  & (((\cpu|registerFile[14][21]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[15][21]~regout ),
	.datab(\cpu|Mux42~17_combout ),
	.datac(\cpu|registerFile[14][21]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux42~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~18 .lut_mask = 16'hB8CC;
defparam \cpu|Mux42~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N10
cycloneii_lcell_comb \cpu|Mux42~19 (
// Equation(s):
// \cpu|Mux42~19_combout  = (\cpu|Mux42~16_combout  & (((\cpu|Mux42~18_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux42~16_combout  & (\cpu|Mux42~11_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23]))))

	.dataa(\cpu|Mux42~16_combout ),
	.datab(\cpu|Mux42~11_combout ),
	.datac(\cpu|Mux42~18_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux42~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~19 .lut_mask = 16'hE4AA;
defparam \cpu|Mux42~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N16
cycloneii_lcell_comb \cpu|Mux42~20 (
// Equation(s):
// \cpu|Mux42~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux42~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux42~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux42~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux42~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux42~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux42~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux42~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N12
cycloneii_lcell_comb \cpu|Mux10~2 (
// Equation(s):
// \cpu|Mux10~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[22][21]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[18][21]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[18][21]~regout ),
	.datad(\cpu|registerFile[22][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N16
cycloneii_lcell_comb \cpu|Mux10~4 (
// Equation(s):
// \cpu|Mux10~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & ((\cpu|registerFile[20][21]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[16][21]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[16][21]~regout ),
	.datad(\cpu|registerFile[20][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~4 .lut_mask = 16'hDC98;
defparam \cpu|Mux10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N8
cycloneii_lcell_comb \cpu|Mux10~7 (
// Equation(s):
// \cpu|Mux10~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[27][21]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[19][21]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[19][21]~regout ),
	.datac(\cpu|registerFile[27][21]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~7 .lut_mask = 16'hFA44;
defparam \cpu|Mux10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N16
cycloneii_lcell_comb \cpu|Mux10~8 (
// Equation(s):
// \cpu|Mux10~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux10~7_combout  & ((\cpu|registerFile[31][21]~regout ))) # (!\cpu|Mux10~7_combout  & (\cpu|registerFile[23][21]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux10~7_combout ))))

	.dataa(\cpu|registerFile[23][21]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[31][21]~regout ),
	.datad(\cpu|Mux10~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~8 .lut_mask = 16'hF388;
defparam \cpu|Mux10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N0
cycloneii_lcell_comb \cpu|Mux10~10 (
// Equation(s):
// \cpu|Mux10~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[5][21]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[4][21]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[4][21]~regout ),
	.datac(\cpu|registerFile[5][21]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux10~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux10~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N10
cycloneii_lcell_comb \cpu|Mux10~12 (
// Equation(s):
// \cpu|Mux10~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][21]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[8][21]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[8][21]~regout ),
	.datad(\cpu|registerFile[10][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux10~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux10~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N26
cycloneii_lcell_comb \cpu|Mux10~13 (
// Equation(s):
// \cpu|Mux10~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux10~12_combout  & (\cpu|registerFile[11][21]~regout )) # (!\cpu|Mux10~12_combout  & ((\cpu|registerFile[9][21]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux10~12_combout ))))

	.dataa(\cpu|registerFile[11][21]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][21]~regout ),
	.datad(\cpu|Mux10~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux10~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N16
cycloneii_lcell_comb \cpu|Mux10~17 (
// Equation(s):
// \cpu|Mux10~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][21]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[12][21]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[13][21]~regout ),
	.datad(\cpu|registerFile[12][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux10~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~17 .lut_mask = 16'hB9A8;
defparam \cpu|Mux10~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N22
cycloneii_lcell_comb \cpu|Mux43~0 (
// Equation(s):
// \cpu|Mux43~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[25][20]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[17][20]~regout )))))

	.dataa(\cpu|registerFile[25][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux43~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux43~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N10
cycloneii_lcell_comb \cpu|Mux43~1 (
// Equation(s):
// \cpu|Mux43~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux43~0_combout  & ((\cpu|registerFile[29][20]~regout ))) # (!\cpu|Mux43~0_combout  & (\cpu|registerFile[21][20]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux43~0_combout ))))

	.dataa(\cpu|registerFile[21][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[29][20]~regout ),
	.datad(\cpu|Mux43~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~1 .lut_mask = 16'hF388;
defparam \cpu|Mux43~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N17
cycloneii_lcell_ff \cpu|registerFile[26][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][20]~regout ));

// Location: LCFF_X38_Y18_N11
cycloneii_lcell_ff \cpu|registerFile[18][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][20]~regout ));

// Location: LCCOMB_X37_Y18_N18
cycloneii_lcell_comb \cpu|Mux43~2 (
// Equation(s):
// \cpu|Mux43~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[22][20]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[18][20]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[18][20]~regout ),
	.datac(\cpu|registerFile[22][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux43~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~2 .lut_mask = 16'hFA44;
defparam \cpu|Mux43~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N16
cycloneii_lcell_comb \cpu|Mux43~3 (
// Equation(s):
// \cpu|Mux43~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux43~2_combout  & ((\cpu|registerFile[30][20]~regout ))) # (!\cpu|Mux43~2_combout  & (\cpu|registerFile[26][20]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux43~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux43~2_combout ),
	.datac(\cpu|registerFile[26][20]~regout ),
	.datad(\cpu|registerFile[30][20]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux43~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~3 .lut_mask = 16'hEC64;
defparam \cpu|Mux43~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N21
cycloneii_lcell_ff \cpu|registerFile[24][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][20]~regout ));

// Location: LCFF_X37_Y20_N31
cycloneii_lcell_ff \cpu|registerFile[20][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][20]~regout ));

// Location: LCCOMB_X37_Y20_N30
cycloneii_lcell_comb \cpu|Mux43~4 (
// Equation(s):
// \cpu|Mux43~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[20][20]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[16][20]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[20][20]~regout ),
	.datad(\cpu|registerFile[16][20]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux43~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux43~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N20
cycloneii_lcell_comb \cpu|Mux43~5 (
// Equation(s):
// \cpu|Mux43~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux43~4_combout  & ((\cpu|registerFile[28][20]~regout ))) # (!\cpu|Mux43~4_combout  & (\cpu|registerFile[24][20]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux43~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux43~4_combout ),
	.datac(\cpu|registerFile[24][20]~regout ),
	.datad(\cpu|registerFile[28][20]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux43~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux43~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N28
cycloneii_lcell_comb \cpu|Mux43~6 (
// Equation(s):
// \cpu|Mux43~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux43~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux43~5_combout )))))

	.dataa(\cpu|Mux43~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux43~5_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux43~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~6 .lut_mask = 16'hEE30;
defparam \cpu|Mux43~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N21
cycloneii_lcell_ff \cpu|registerFile[23][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][20]~regout ));

// Location: LCFF_X37_Y19_N15
cycloneii_lcell_ff \cpu|registerFile[27][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][20]~regout ));

// Location: LCFF_X38_Y19_N9
cycloneii_lcell_ff \cpu|registerFile[19][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][20]~regout ));

// Location: LCCOMB_X38_Y19_N8
cycloneii_lcell_comb \cpu|Mux43~7 (
// Equation(s):
// \cpu|Mux43~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[27][20]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][20]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][20]~regout ),
	.datad(\cpu|registerFile[27][20]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux43~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~7 .lut_mask = 16'hBA98;
defparam \cpu|Mux43~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N25
cycloneii_lcell_ff \cpu|registerFile[31][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][20]~regout ));

// Location: LCCOMB_X37_Y18_N6
cycloneii_lcell_comb \cpu|Mux43~8 (
// Equation(s):
// \cpu|Mux43~8_combout  = (\cpu|Mux43~7_combout  & ((\cpu|registerFile[31][20]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux43~7_combout  & (((\cpu|registerFile[23][20]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|registerFile[31][20]~regout ),
	.datab(\cpu|registerFile[23][20]~regout ),
	.datac(\cpu|Mux43~7_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux43~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~8 .lut_mask = 16'hACF0;
defparam \cpu|Mux43~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N8
cycloneii_lcell_comb \cpu|Mux43~9 (
// Equation(s):
// \cpu|Mux43~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux43~6_combout  & ((\cpu|Mux43~8_combout ))) # (!\cpu|Mux43~6_combout  & (\cpu|Mux43~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux43~6_combout ))))

	.dataa(\cpu|Mux43~1_combout ),
	.datab(\cpu|Mux43~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux43~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~9 .lut_mask = 16'hCFA0;
defparam \cpu|Mux43~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N25
cycloneii_lcell_ff \cpu|registerFile[6][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][20]~regout ));

// Location: LCFF_X36_Y24_N13
cycloneii_lcell_ff \cpu|registerFile[5][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][20]~regout ));

// Location: LCFF_X36_Y24_N15
cycloneii_lcell_ff \cpu|registerFile[4][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][20]~regout ));

// Location: LCCOMB_X36_Y24_N12
cycloneii_lcell_comb \cpu|Mux43~10 (
// Equation(s):
// \cpu|Mux43~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][20]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][20]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[4][20]~regout ),
	.datac(\cpu|registerFile[5][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux43~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~10 .lut_mask = 16'hFA44;
defparam \cpu|Mux43~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N27
cycloneii_lcell_ff \cpu|registerFile[7][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][20]~regout ));

// Location: LCCOMB_X37_Y24_N26
cycloneii_lcell_comb \cpu|Mux43~11 (
// Equation(s):
// \cpu|Mux43~11_combout  = (\cpu|Mux43~10_combout  & (((\cpu|registerFile[7][20]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux43~10_combout  & (\cpu|registerFile[6][20]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[6][20]~regout ),
	.datab(\cpu|Mux43~10_combout ),
	.datac(\cpu|registerFile[7][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux43~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~11 .lut_mask = 16'hE2CC;
defparam \cpu|Mux43~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N15
cycloneii_lcell_ff \cpu|registerFile[9][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][20]~regout ));

// Location: LCFF_X40_Y23_N7
cycloneii_lcell_ff \cpu|registerFile[8][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][20]~regout ));

// Location: LCCOMB_X40_Y23_N6
cycloneii_lcell_comb \cpu|Mux43~12 (
// Equation(s):
// \cpu|Mux43~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [21] & ((\cpu|registerFile[10][20]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[8][20]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[8][20]~regout ),
	.datad(\cpu|registerFile[10][20]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux43~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~12 .lut_mask = 16'hDC98;
defparam \cpu|Mux43~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N14
cycloneii_lcell_comb \cpu|Mux43~13 (
// Equation(s):
// \cpu|Mux43~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux43~12_combout  & (\cpu|registerFile[11][20]~regout )) # (!\cpu|Mux43~12_combout  & ((\cpu|registerFile[9][20]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux43~12_combout ))))

	.dataa(\cpu|registerFile[11][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[9][20]~regout ),
	.datad(\cpu|Mux43~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux43~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N15
cycloneii_lcell_ff \cpu|registerFile[3][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][20]~regout ));

// Location: LCFF_X35_Y20_N1
cycloneii_lcell_ff \cpu|registerFile[1][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][20]~regout ));

// Location: LCCOMB_X35_Y20_N14
cycloneii_lcell_comb \cpu|Mux43~14 (
// Equation(s):
// \cpu|Mux43~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][20]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][20]~regout ))))

	.dataa(\cpu|registerFile[1][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[3][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux43~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~14 .lut_mask = 16'hE200;
defparam \cpu|Mux43~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N27
cycloneii_lcell_ff \cpu|registerFile[2][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][20]~regout ));

// Location: LCCOMB_X35_Y19_N26
cycloneii_lcell_comb \cpu|Mux43~15 (
// Equation(s):
// \cpu|Mux43~15_combout  = (\cpu|Mux43~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|registerFile[2][20]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[2][20]~regout ),
	.datad(\cpu|Mux43~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux43~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N0
cycloneii_lcell_comb \cpu|Mux43~16 (
// Equation(s):
// \cpu|Mux43~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux43~13_combout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux43~15_combout 
//  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux43~15_combout ),
	.datac(\cpu|Mux43~13_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux43~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~16 .lut_mask = 16'hAAE4;
defparam \cpu|Mux43~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N21
cycloneii_lcell_ff \cpu|registerFile[13][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][20]~regout ));

// Location: LCFF_X36_Y19_N29
cycloneii_lcell_ff \cpu|registerFile[12][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][20]~regout ));

// Location: LCCOMB_X36_Y19_N28
cycloneii_lcell_comb \cpu|Mux43~17 (
// Equation(s):
// \cpu|Mux43~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[13][20]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|registerFile[12][20]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[13][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[12][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux43~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~17 .lut_mask = 16'hCCB8;
defparam \cpu|Mux43~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N26
cycloneii_lcell_comb \cpu|Mux43~18 (
// Equation(s):
// \cpu|Mux43~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux43~17_combout  & (\cpu|registerFile[15][20]~regout )) # (!\cpu|Mux43~17_combout  & ((\cpu|registerFile[14][20]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux43~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[15][20]~regout ),
	.datac(\cpu|registerFile[14][20]~regout ),
	.datad(\cpu|Mux43~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~18 .lut_mask = 16'hDDA0;
defparam \cpu|Mux43~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N10
cycloneii_lcell_comb \cpu|Mux43~19 (
// Equation(s):
// \cpu|Mux43~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux43~16_combout  & (\cpu|Mux43~18_combout )) # (!\cpu|Mux43~16_combout  & ((\cpu|Mux43~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux43~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux43~18_combout ),
	.datac(\cpu|Mux43~16_combout ),
	.datad(\cpu|Mux43~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~19 .lut_mask = 16'hDAD0;
defparam \cpu|Mux43~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N20
cycloneii_lcell_comb \cpu|Mux43~20 (
// Equation(s):
// \cpu|Mux43~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux43~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux43~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux43~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux43~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux43~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux43~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux43~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N10
cycloneii_lcell_comb \cpu|Mux11~2 (
// Equation(s):
// \cpu|Mux11~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[26][20]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|registerFile[18][20]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[26][20]~regout ),
	.datac(\cpu|registerFile[18][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N20
cycloneii_lcell_comb \cpu|Mux11~7 (
// Equation(s):
// \cpu|Mux11~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[23][20]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[19][20]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[19][20]~regout ),
	.datac(\cpu|registerFile[23][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux11~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~7 .lut_mask = 16'hAAE4;
defparam \cpu|Mux11~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N24
cycloneii_lcell_comb \cpu|Mux11~8 (
// Equation(s):
// \cpu|Mux11~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux11~7_combout  & ((\cpu|registerFile[31][20]~regout ))) # (!\cpu|Mux11~7_combout  & (\cpu|registerFile[27][20]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux11~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[27][20]~regout ),
	.datac(\cpu|registerFile[31][20]~regout ),
	.datad(\cpu|Mux11~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~8 .lut_mask = 16'hF588;
defparam \cpu|Mux11~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N14
cycloneii_lcell_comb \cpu|Mux11~12 (
// Equation(s):
// \cpu|Mux11~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[5][20]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|registerFile[4][20]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[5][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[4][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux11~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux11~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N24
cycloneii_lcell_comb \cpu|Mux11~13 (
// Equation(s):
// \cpu|Mux11~13_combout  = (\cpu|Mux11~12_combout  & (((\cpu|registerFile[7][20]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux11~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[6][20]~regout )))

	.dataa(\cpu|Mux11~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[6][20]~regout ),
	.datad(\cpu|registerFile[7][20]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux11~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux11~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N0
cycloneii_lcell_comb \cpu|Mux11~14 (
// Equation(s):
// \cpu|Mux11~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][20]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][20]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[1][20]~regout ),
	.datad(\cpu|registerFile[3][20]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux11~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~14 .lut_mask = 16'hA820;
defparam \cpu|Mux11~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N26
cycloneii_lcell_comb \cpu|Mux11~15 (
// Equation(s):
// \cpu|Mux11~15_combout  = (\cpu|Mux11~14_combout ) # ((\cpu|registerFile[2][20]~regout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & !\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|registerFile[2][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux11~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~15 .lut_mask = 16'hFF08;
defparam \cpu|Mux11~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N12
cycloneii_lcell_comb \cpu|Mux11~16 (
// Equation(s):
// \cpu|Mux11~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux11~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux11~15_combout )))))

	.dataa(\cpu|Mux11~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux11~15_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux11~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~16 .lut_mask = 16'hEE30;
defparam \cpu|Mux11~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N20
cycloneii_lcell_comb \cpu|Mux11~17 (
// Equation(s):
// \cpu|Mux11~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[13][20]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[12][20]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[12][20]~regout ),
	.datac(\cpu|registerFile[13][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux11~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~17 .lut_mask = 16'hAAE4;
defparam \cpu|Mux11~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N14
cycloneii_lcell_comb \cpu|Mux44~2 (
// Equation(s):
// \cpu|Mux44~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[26][19]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][19]~regout )))))

	.dataa(\cpu|registerFile[26][19]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[18][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux44~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~2 .lut_mask = 16'hEE30;
defparam \cpu|Mux44~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N26
cycloneii_lcell_comb \cpu|Mux44~3 (
// Equation(s):
// \cpu|Mux44~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux44~2_combout  & (\cpu|registerFile[30][19]~regout )) # (!\cpu|Mux44~2_combout  & ((\cpu|registerFile[22][19]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux44~2_combout ))))

	.dataa(\cpu|registerFile[30][19]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][19]~regout ),
	.datad(\cpu|Mux44~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux44~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N19
cycloneii_lcell_ff \cpu|registerFile[20][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][19]~regout ));

// Location: LCFF_X36_Y18_N11
cycloneii_lcell_ff \cpu|registerFile[24][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][19]~regout ));

// Location: LCFF_X33_Y20_N1
cycloneii_lcell_ff \cpu|registerFile[16][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][19]~regout ));

// Location: LCCOMB_X33_Y20_N0
cycloneii_lcell_comb \cpu|Mux44~4 (
// Equation(s):
// \cpu|Mux44~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[24][19]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[16][19]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[16][19]~regout ),
	.datad(\cpu|registerFile[24][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux44~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~4 .lut_mask = 16'hDC98;
defparam \cpu|Mux44~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N11
cycloneii_lcell_ff \cpu|registerFile[28][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][19]~regout ));

// Location: LCCOMB_X33_Y20_N10
cycloneii_lcell_comb \cpu|Mux44~5 (
// Equation(s):
// \cpu|Mux44~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux44~4_combout  & (\cpu|registerFile[28][19]~regout )) # (!\cpu|Mux44~4_combout  & ((\cpu|registerFile[20][19]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux44~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux44~4_combout ),
	.datac(\cpu|registerFile[28][19]~regout ),
	.datad(\cpu|registerFile[20][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux44~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~5 .lut_mask = 16'hE6C4;
defparam \cpu|Mux44~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N20
cycloneii_lcell_comb \cpu|Mux44~6 (
// Equation(s):
// \cpu|Mux44~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [21] & ((\cpu|Mux44~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux44~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|Mux44~5_combout ),
	.datad(\cpu|Mux44~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~6 .lut_mask = 16'hDC98;
defparam \cpu|Mux44~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[5][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][19]~regout ));

// Location: LCFF_X36_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[4][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][19]~regout ));

// Location: LCCOMB_X36_Y24_N18
cycloneii_lcell_comb \cpu|Mux44~12 (
// Equation(s):
// \cpu|Mux44~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[5][19]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][19]~regout )))))

	.dataa(\cpu|registerFile[5][19]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[4][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux44~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux44~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N28
cycloneii_lcell_comb \cpu|Mux44~13 (
// Equation(s):
// \cpu|Mux44~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux44~12_combout  & (\cpu|registerFile[7][19]~regout )) # (!\cpu|Mux44~12_combout  & ((\cpu|registerFile[6][19]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux44~12_combout ))))

	.dataa(\cpu|registerFile[7][19]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[6][19]~regout ),
	.datad(\cpu|Mux44~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux44~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N18
cycloneii_lcell_comb \cpu|Mux44~14 (
// Equation(s):
// \cpu|Mux44~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][19]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][19]~regout )))))

	.dataa(\cpu|registerFile[3][19]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux44~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~14 .lut_mask = 16'hB800;
defparam \cpu|Mux44~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N18
cycloneii_lcell_comb \cpu|Mux44~15 (
// Equation(s):
// \cpu|Mux44~15_combout  = (\cpu|Mux44~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][19]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][19]~regout ),
	.datad(\cpu|Mux44~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~15 .lut_mask = 16'hFF40;
defparam \cpu|Mux44~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N12
cycloneii_lcell_comb \cpu|Mux44~16 (
// Equation(s):
// \cpu|Mux44~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & (\cpu|Mux44~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux44~15_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux44~13_combout ),
	.datad(\cpu|Mux44~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~16 .lut_mask = 16'hD9C8;
defparam \cpu|Mux44~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N21
cycloneii_lcell_ff \cpu|registerFile[13][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][19]~regout ));

// Location: LCCOMB_X34_Y25_N20
cycloneii_lcell_comb \cpu|Mux44~17 (
// Equation(s):
// \cpu|Mux44~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][19]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][19]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][19]~regout ),
	.datad(\cpu|registerFile[12][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux44~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux44~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N18
cycloneii_lcell_comb \cpu|Mux12~4 (
// Equation(s):
// \cpu|Mux12~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[20][19]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[16][19]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[16][19]~regout ),
	.datac(\cpu|registerFile[20][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux12~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~4 .lut_mask = 16'hAAE4;
defparam \cpu|Mux12~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N10
cycloneii_lcell_comb \cpu|Mux12~5 (
// Equation(s):
// \cpu|Mux12~5_combout  = (\cpu|Mux12~4_combout  & ((\cpu|registerFile[28][19]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux12~4_combout  & (((\cpu|registerFile[24][19]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[28][19]~regout ),
	.datab(\cpu|Mux12~4_combout ),
	.datac(\cpu|registerFile[24][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux12~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~5 .lut_mask = 16'hB8CC;
defparam \cpu|Mux12~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N16
cycloneii_lcell_comb \cpu|Mux12~10 (
// Equation(s):
// \cpu|Mux12~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[5][19]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[4][19]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[4][19]~regout ),
	.datac(\cpu|registerFile[5][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux12~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux12~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N15
cycloneii_lcell_ff \cpu|registerFile[25][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|registerFile[25][18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][18]~regout ));

// Location: LCFF_X37_Y18_N21
cycloneii_lcell_ff \cpu|registerFile[26][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][18]~regout ));

// Location: LCFF_X37_Y18_N15
cycloneii_lcell_ff \cpu|registerFile[22][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][18]~regout ));

// Location: LCFF_X38_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[18][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][18]~regout ));

// Location: LCCOMB_X37_Y18_N14
cycloneii_lcell_comb \cpu|Mux45~2 (
// Equation(s):
// \cpu|Mux45~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[22][18]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[18][18]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[18][18]~regout ),
	.datac(\cpu|registerFile[22][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux45~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~2 .lut_mask = 16'hFA44;
defparam \cpu|Mux45~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y18_N21
cycloneii_lcell_ff \cpu|registerFile[30][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][18]~regout ));

// Location: LCCOMB_X37_Y18_N20
cycloneii_lcell_comb \cpu|Mux45~3 (
// Equation(s):
// \cpu|Mux45~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux45~2_combout  & ((\cpu|registerFile[30][18]~regout ))) # (!\cpu|Mux45~2_combout  & (\cpu|registerFile[26][18]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux45~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux45~2_combout ),
	.datac(\cpu|registerFile[26][18]~regout ),
	.datad(\cpu|registerFile[30][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux45~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~3 .lut_mask = 16'hEC64;
defparam \cpu|Mux45~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N0
cycloneii_lcell_comb \cpu|Mux45~7 (
// Equation(s):
// \cpu|Mux45~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[27][18]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][18]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[19][18]~regout ),
	.datad(\cpu|registerFile[27][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux45~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux45~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N21
cycloneii_lcell_ff \cpu|registerFile[31][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][18]~regout ));

// Location: LCCOMB_X40_Y18_N20
cycloneii_lcell_comb \cpu|Mux45~8 (
// Equation(s):
// \cpu|Mux45~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux45~7_combout  & ((\cpu|registerFile[31][18]~regout ))) # (!\cpu|Mux45~7_combout  & (\cpu|registerFile[23][18]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux45~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[23][18]~regout ),
	.datac(\cpu|registerFile[31][18]~regout ),
	.datad(\cpu|Mux45~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~8 .lut_mask = 16'hF588;
defparam \cpu|Mux45~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N4
cycloneii_lcell_comb \cpu|Mux45~10 (
// Equation(s):
// \cpu|Mux45~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[5][18]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][18]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[5][18]~regout ),
	.datad(\cpu|registerFile[4][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux45~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux45~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[7][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[18]~225_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][18]~regout ));

// Location: LCCOMB_X35_Y24_N0
cycloneii_lcell_comb \cpu|Mux45~11 (
// Equation(s):
// \cpu|Mux45~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux45~10_combout  & (\cpu|registerFile[7][18]~regout )) # (!\cpu|Mux45~10_combout  & ((\cpu|registerFile[6][18]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux45~10_combout ))))

	.dataa(\cpu|registerFile[7][18]~regout ),
	.datab(\cpu|registerFile[6][18]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux45~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~11 .lut_mask = 16'hAFC0;
defparam \cpu|Mux45~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N2
cycloneii_lcell_comb \cpu|Mux45~12 (
// Equation(s):
// \cpu|Mux45~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][18]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|registerFile[8][18]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[10][18]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[8][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux45~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux45~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N14
cycloneii_lcell_comb \cpu|Mux45~14 (
// Equation(s):
// \cpu|Mux45~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][18]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][18]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][18]~regout ),
	.datad(\cpu|registerFile[3][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux45~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~14 .lut_mask = 16'hA820;
defparam \cpu|Mux45~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N18
cycloneii_lcell_comb \cpu|Mux13~2 (
// Equation(s):
// \cpu|Mux13~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[26][18]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[18][18]~regout )))))

	.dataa(\cpu|registerFile[26][18]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[18][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~2 .lut_mask = 16'hEE30;
defparam \cpu|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N20
cycloneii_lcell_comb \cpu|Mux13~3 (
// Equation(s):
// \cpu|Mux13~3_combout  = (\cpu|Mux13~2_combout  & (((\cpu|registerFile[30][18]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux13~2_combout  & (\cpu|registerFile[22][18]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[22][18]~regout ),
	.datab(\cpu|Mux13~2_combout ),
	.datac(\cpu|registerFile[30][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux13~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~3 .lut_mask = 16'hE2CC;
defparam \cpu|Mux13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N2
cycloneii_lcell_comb \cpu|Mux13~4 (
// Equation(s):
// \cpu|Mux13~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[24][18]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[16][18]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[16][18]~regout ),
	.datad(\cpu|registerFile[24][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux13~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~4 .lut_mask = 16'hBA98;
defparam \cpu|Mux13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N28
cycloneii_lcell_comb \cpu|Mux13~5 (
// Equation(s):
// \cpu|Mux13~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux13~4_combout  & ((\cpu|registerFile[28][18]~regout ))) # (!\cpu|Mux13~4_combout  & (\cpu|registerFile[20][18]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux13~4_combout ))))

	.dataa(\cpu|registerFile[20][18]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[28][18]~regout ),
	.datad(\cpu|Mux13~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~5 .lut_mask = 16'hF388;
defparam \cpu|Mux13~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N6
cycloneii_lcell_comb \cpu|Mux13~6 (
// Equation(s):
// \cpu|Mux13~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & (\cpu|Mux13~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux13~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|Mux13~3_combout ),
	.datad(\cpu|Mux13~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~6 .lut_mask = 16'hD9C8;
defparam \cpu|Mux13~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[25][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[17]~234_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][17]~regout ));

// Location: LCFF_X35_Y22_N23
cycloneii_lcell_ff \cpu|registerFile[21][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][17]~regout ));

// Location: LCFF_X34_Y21_N27
cycloneii_lcell_ff \cpu|registerFile[17][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][17]~regout ));

// Location: LCCOMB_X34_Y21_N26
cycloneii_lcell_comb \cpu|Mux46~0 (
// Equation(s):
// \cpu|Mux46~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[21][17]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[17][17]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[21][17]~regout ),
	.datac(\cpu|registerFile[17][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux46~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~0 .lut_mask = 16'hAAD8;
defparam \cpu|Mux46~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N15
cycloneii_lcell_ff \cpu|registerFile[29][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][17]~regout ));

// Location: LCCOMB_X32_Y17_N14
cycloneii_lcell_comb \cpu|Mux46~1 (
// Equation(s):
// \cpu|Mux46~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux46~0_combout  & (\cpu|registerFile[29][17]~regout )) # (!\cpu|Mux46~0_combout  & ((\cpu|registerFile[25][17]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux46~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux46~0_combout ),
	.datac(\cpu|registerFile[29][17]~regout ),
	.datad(\cpu|registerFile[25][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux46~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~1 .lut_mask = 16'hE6C4;
defparam \cpu|Mux46~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N5
cycloneii_lcell_ff \cpu|registerFile[24][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][17]~regout ));

// Location: LCFF_X36_Y18_N23
cycloneii_lcell_ff \cpu|registerFile[16][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][17]~regout ));

// Location: LCCOMB_X36_Y18_N22
cycloneii_lcell_comb \cpu|Mux46~4 (
// Equation(s):
// \cpu|Mux46~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[24][17]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[16][17]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][17]~regout ),
	.datac(\cpu|registerFile[16][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux46~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux46~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N25
cycloneii_lcell_ff \cpu|registerFile[23][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|registerFile[23][17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][17]~regout ));

// Location: LCFF_X38_Y23_N3
cycloneii_lcell_ff \cpu|registerFile[19][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][17]~regout ));

// Location: LCCOMB_X38_Y23_N2
cycloneii_lcell_comb \cpu|Mux46~7 (
// Equation(s):
// \cpu|Mux46~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[23][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[19][17]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[23][17]~regout ),
	.datac(\cpu|registerFile[19][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux46~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~7 .lut_mask = 16'hEE50;
defparam \cpu|Mux46~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N25
cycloneii_lcell_ff \cpu|registerFile[6][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][17]~regout ));

// Location: LCCOMB_X36_Y24_N10
cycloneii_lcell_comb \cpu|Mux46~12 (
// Equation(s):
// \cpu|Mux46~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[5][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][17]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[5][17]~regout ),
	.datac(\cpu|registerFile[4][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux46~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux46~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N24
cycloneii_lcell_comb \cpu|Mux46~13 (
// Equation(s):
// \cpu|Mux46~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux46~12_combout  & (\cpu|registerFile[7][17]~regout )) # (!\cpu|Mux46~12_combout  & ((\cpu|registerFile[6][17]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux46~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[7][17]~regout ),
	.datac(\cpu|registerFile[6][17]~regout ),
	.datad(\cpu|Mux46~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux46~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[3][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][17]~regout ));

// Location: LCFF_X34_Y24_N3
cycloneii_lcell_ff \cpu|registerFile[1][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][17]~regout ));

// Location: LCCOMB_X34_Y24_N2
cycloneii_lcell_comb \cpu|Mux46~14 (
// Equation(s):
// \cpu|Mux46~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][17]~regout )))))

	.dataa(\cpu|registerFile[3][17]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux46~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~14 .lut_mask = 16'hB800;
defparam \cpu|Mux46~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N25
cycloneii_lcell_ff \cpu|registerFile[15][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][17]~regout ));

// Location: LCCOMB_X38_Y20_N30
cycloneii_lcell_comb \cpu|Mux14~0 (
// Equation(s):
// \cpu|Mux14~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[25][17]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|registerFile[17][17]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[25][17]~regout ),
	.datac(\cpu|registerFile[17][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~0 .lut_mask = 16'hAAD8;
defparam \cpu|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N22
cycloneii_lcell_comb \cpu|Mux14~1 (
// Equation(s):
// \cpu|Mux14~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux14~0_combout  & (\cpu|registerFile[29][17]~regout )) # (!\cpu|Mux14~0_combout  & ((\cpu|registerFile[21][17]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux14~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[29][17]~regout ),
	.datac(\cpu|registerFile[21][17]~regout ),
	.datad(\cpu|Mux14~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N18
cycloneii_lcell_comb \cpu|Mux14~2 (
// Equation(s):
// \cpu|Mux14~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[22][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][17]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[22][17]~regout ),
	.datad(\cpu|registerFile[18][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N12
cycloneii_lcell_comb \cpu|Mux14~3 (
// Equation(s):
// \cpu|Mux14~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux14~2_combout  & (\cpu|registerFile[30][17]~regout )) # (!\cpu|Mux14~2_combout  & ((\cpu|registerFile[26][17]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux14~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[30][17]~regout ),
	.datac(\cpu|registerFile[26][17]~regout ),
	.datad(\cpu|Mux14~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N14
cycloneii_lcell_comb \cpu|Mux14~4 (
// Equation(s):
// \cpu|Mux14~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[20][17]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[16][17]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[16][17]~regout ),
	.datac(\cpu|registerFile[20][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux14~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~4 .lut_mask = 16'hFA44;
defparam \cpu|Mux14~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N4
cycloneii_lcell_comb \cpu|Mux14~5 (
// Equation(s):
// \cpu|Mux14~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux14~4_combout  & (\cpu|registerFile[28][17]~regout )) # (!\cpu|Mux14~4_combout  & ((\cpu|registerFile[24][17]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux14~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[28][17]~regout ),
	.datac(\cpu|registerFile[24][17]~regout ),
	.datad(\cpu|Mux14~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux14~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N16
cycloneii_lcell_comb \cpu|Mux14~6 (
// Equation(s):
// \cpu|Mux14~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|Mux14~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux14~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux14~3_combout ),
	.datad(\cpu|Mux14~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~6 .lut_mask = 16'hB9A8;
defparam \cpu|Mux14~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N16
cycloneii_lcell_comb \cpu|Mux14~7 (
// Equation(s):
// \cpu|Mux14~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[27][17]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[19][17]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[19][17]~regout ),
	.datac(\cpu|registerFile[27][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux14~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~7 .lut_mask = 16'hFA44;
defparam \cpu|Mux14~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N8
cycloneii_lcell_comb \cpu|Mux14~8 (
// Equation(s):
// \cpu|Mux14~8_combout  = (\cpu|Mux14~7_combout  & (((\cpu|registerFile[31][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux14~7_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|registerFile[23][17]~regout ))))

	.dataa(\cpu|Mux14~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[31][17]~regout ),
	.datad(\cpu|registerFile[23][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux14~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~8 .lut_mask = 16'hE6A2;
defparam \cpu|Mux14~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N10
cycloneii_lcell_comb \cpu|Mux14~9 (
// Equation(s):
// \cpu|Mux14~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux14~6_combout  & ((\cpu|Mux14~8_combout ))) # (!\cpu|Mux14~6_combout  & (\cpu|Mux14~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux14~6_combout ))))

	.dataa(\cpu|Mux14~1_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux14~8_combout ),
	.datad(\cpu|Mux14~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~9 .lut_mask = 16'hF388;
defparam \cpu|Mux14~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N30
cycloneii_lcell_comb \cpu|Mux14~12 (
// Equation(s):
// \cpu|Mux14~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[10][17]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|registerFile[8][17]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[10][17]~regout ),
	.datac(\cpu|registerFile[8][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux14~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux14~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N16
cycloneii_lcell_comb \cpu|Mux14~14 (
// Equation(s):
// \cpu|Mux14~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][17]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][17]~regout ),
	.datad(\cpu|registerFile[1][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux14~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~14 .lut_mask = 16'hA280;
defparam \cpu|Mux14~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N14
cycloneii_lcell_comb \cpu|Mux14~17 (
// Equation(s):
// \cpu|Mux14~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[13][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[12][17]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[13][17]~regout ),
	.datac(\cpu|registerFile[12][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux14~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~17 .lut_mask = 16'hEE50;
defparam \cpu|Mux14~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N24
cycloneii_lcell_comb \cpu|Mux14~18 (
// Equation(s):
// \cpu|Mux14~18_combout  = (\cpu|Mux14~17_combout  & (((\cpu|registerFile[15][17]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|Mux14~17_combout  & (\cpu|registerFile[14][17]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[14][17]~regout ),
	.datab(\cpu|Mux14~17_combout ),
	.datac(\cpu|registerFile[15][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux14~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~18 .lut_mask = 16'hE2CC;
defparam \cpu|Mux14~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N31
cycloneii_lcell_ff \cpu|registerFile[17][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][16]~regout ));

// Location: LCCOMB_X34_Y21_N30
cycloneii_lcell_comb \cpu|Mux47~0 (
// Equation(s):
// \cpu|Mux47~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[25][16]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[17][16]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[25][16]~regout ),
	.datac(\cpu|registerFile[17][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux47~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~0 .lut_mask = 16'hEE50;
defparam \cpu|Mux47~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N10
cycloneii_lcell_comb \cpu|Mux47~1 (
// Equation(s):
// \cpu|Mux47~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux47~0_combout  & (\cpu|registerFile[29][16]~regout )) # (!\cpu|Mux47~0_combout  & ((\cpu|registerFile[21][16]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux47~0_combout ))))

	.dataa(\cpu|registerFile[29][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[21][16]~regout ),
	.datad(\cpu|Mux47~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux47~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N3
cycloneii_lcell_ff \cpu|registerFile[16][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][16]~regout ));

// Location: LCCOMB_X41_Y21_N2
cycloneii_lcell_comb \cpu|Mux47~4 (
// Equation(s):
// \cpu|Mux47~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[20][16]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[16][16]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[20][16]~regout ),
	.datac(\cpu|registerFile[16][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux47~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux47~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N13
cycloneii_lcell_ff \cpu|registerFile[6][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][16]~regout ));

// Location: LCFF_X36_Y24_N29
cycloneii_lcell_ff \cpu|registerFile[5][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][16]~regout ));

// Location: LCFF_X36_Y24_N7
cycloneii_lcell_ff \cpu|registerFile[4][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][16]~regout ));

// Location: LCCOMB_X36_Y24_N28
cycloneii_lcell_comb \cpu|Mux47~10 (
// Equation(s):
// \cpu|Mux47~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][16]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][16]~regout ))))

	.dataa(\cpu|registerFile[4][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[5][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux47~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux47~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N31
cycloneii_lcell_ff \cpu|registerFile[7][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][16]~regout ));

// Location: LCCOMB_X37_Y24_N30
cycloneii_lcell_comb \cpu|Mux47~11 (
// Equation(s):
// \cpu|Mux47~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux47~10_combout  & (\cpu|registerFile[7][16]~regout )) # (!\cpu|Mux47~10_combout  & ((\cpu|registerFile[6][16]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux47~10_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux47~10_combout ),
	.datac(\cpu|registerFile[7][16]~regout ),
	.datad(\cpu|registerFile[6][16]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux47~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~11 .lut_mask = 16'hE6C4;
defparam \cpu|Mux47~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N21
cycloneii_lcell_ff \cpu|registerFile[3][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][16]~regout ));

// Location: LCFF_X34_Y24_N31
cycloneii_lcell_ff \cpu|registerFile[1][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][16]~regout ));

// Location: LCCOMB_X34_Y24_N20
cycloneii_lcell_comb \cpu|Mux47~14 (
// Equation(s):
// \cpu|Mux47~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][16]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][16]~regout ))))

	.dataa(\cpu|registerFile[1][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[3][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux47~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~14 .lut_mask = 16'hE200;
defparam \cpu|Mux47~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N23
cycloneii_lcell_ff \cpu|registerFile[2][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][16]~regout ));

// Location: LCCOMB_X35_Y19_N22
cycloneii_lcell_comb \cpu|Mux47~15 (
// Equation(s):
// \cpu|Mux47~15_combout  = (\cpu|Mux47~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[2][16]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux47~14_combout ),
	.datac(\cpu|registerFile[2][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux47~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~15 .lut_mask = 16'hCCEC;
defparam \cpu|Mux47~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N1
cycloneii_lcell_ff \cpu|registerFile[13][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][16]~regout ));

// Location: LCCOMB_X38_Y19_N26
cycloneii_lcell_comb \cpu|Mux15~7 (
// Equation(s):
// \cpu|Mux15~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[23][16]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[19][16]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[23][16]~regout ),
	.datad(\cpu|registerFile[19][16]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux15~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~7 .lut_mask = 16'hD9C8;
defparam \cpu|Mux15~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N28
cycloneii_lcell_comb \cpu|Mux15~8 (
// Equation(s):
// \cpu|Mux15~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux15~7_combout  & (\cpu|registerFile[31][16]~regout )) # (!\cpu|Mux15~7_combout  & ((\cpu|registerFile[27][16]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux15~7_combout ))))

	.dataa(\cpu|registerFile[31][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[27][16]~regout ),
	.datad(\cpu|Mux15~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~8 .lut_mask = 16'hBBC0;
defparam \cpu|Mux15~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N8
cycloneii_lcell_comb \cpu|Mux15~10 (
// Equation(s):
// \cpu|Mux15~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][16]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][16]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][16]~regout ),
	.datad(\cpu|registerFile[8][16]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux15~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux15~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N2
cycloneii_lcell_comb \cpu|Mux15~11 (
// Equation(s):
// \cpu|Mux15~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux15~10_combout  & ((\cpu|registerFile[11][16]~regout ))) # (!\cpu|Mux15~10_combout  & (\cpu|registerFile[9][16]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux15~10_combout ))))

	.dataa(\cpu|registerFile[9][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][16]~regout ),
	.datad(\cpu|Mux15~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~11 .lut_mask = 16'hF388;
defparam \cpu|Mux15~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N6
cycloneii_lcell_comb \cpu|Mux15~12 (
// Equation(s):
// \cpu|Mux15~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[5][16]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|registerFile[4][16]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[5][16]~regout ),
	.datac(\cpu|registerFile[4][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux15~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux15~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N12
cycloneii_lcell_comb \cpu|Mux15~13 (
// Equation(s):
// \cpu|Mux15~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux15~12_combout  & ((\cpu|registerFile[7][16]~regout ))) # (!\cpu|Mux15~12_combout  & (\cpu|registerFile[6][16]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux15~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux15~12_combout ),
	.datac(\cpu|registerFile[6][16]~regout ),
	.datad(\cpu|registerFile[7][16]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux15~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux15~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N30
cycloneii_lcell_comb \cpu|Mux15~14 (
// Equation(s):
// \cpu|Mux15~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][16]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][16]~regout )))))

	.dataa(\cpu|registerFile[3][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[1][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux15~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~14 .lut_mask = 16'h88C0;
defparam \cpu|Mux15~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N12
cycloneii_lcell_comb \cpu|Mux15~15 (
// Equation(s):
// \cpu|Mux15~15_combout  = (\cpu|Mux15~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][16]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|Mux15~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[2][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux15~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~15 .lut_mask = 16'hBAAA;
defparam \cpu|Mux15~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N30
cycloneii_lcell_comb \cpu|Mux15~16 (
// Equation(s):
// \cpu|Mux15~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux15~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux15~15_combout ))))

	.dataa(\cpu|Mux15~15_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux15~13_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux15~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~16 .lut_mask = 16'hFC22;
defparam \cpu|Mux15~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N0
cycloneii_lcell_comb \cpu|Mux15~17 (
// Equation(s):
// \cpu|Mux15~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[13][16]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[12][16]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[12][16]~regout ),
	.datac(\cpu|registerFile[13][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux15~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~17 .lut_mask = 16'hAAE4;
defparam \cpu|Mux15~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N0
cycloneii_lcell_comb \cpu|Mux15~18 (
// Equation(s):
// \cpu|Mux15~18_combout  = (\cpu|Mux15~17_combout  & (((\cpu|registerFile[15][16]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux15~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][16]~regout ))))

	.dataa(\cpu|Mux15~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][16]~regout ),
	.datad(\cpu|registerFile[14][16]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux15~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux15~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N0
cycloneii_lcell_comb \cpu|Mux15~19 (
// Equation(s):
// \cpu|Mux15~19_combout  = (\cpu|Mux15~16_combout  & ((\cpu|Mux15~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux15~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [18] & \cpu|Mux15~11_combout 
// ))))

	.dataa(\cpu|Mux15~18_combout ),
	.datab(\cpu|Mux15~16_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux15~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~19 .lut_mask = 16'hBC8C;
defparam \cpu|Mux15~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N21
cycloneii_lcell_ff \cpu|registerFile[30][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][15]~regout ));

// Location: LCCOMB_X34_Y25_N24
cycloneii_lcell_comb \cpu|Mux48~17 (
// Equation(s):
// \cpu|Mux48~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][15]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][15]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][15]~regout ),
	.datad(\cpu|registerFile[12][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux48~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux48~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N10
cycloneii_lcell_comb \cpu|Mux16~2 (
// Equation(s):
// \cpu|Mux16~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[22][15]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][15]~regout )))))

	.dataa(\cpu|registerFile[22][15]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[18][15]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~2 .lut_mask = 16'hEE30;
defparam \cpu|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N20
cycloneii_lcell_comb \cpu|Mux16~3 (
// Equation(s):
// \cpu|Mux16~3_combout  = (\cpu|Mux16~2_combout  & (((\cpu|registerFile[30][15]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux16~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|registerFile[26][15]~regout ))))

	.dataa(\cpu|Mux16~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[30][15]~regout ),
	.datad(\cpu|registerFile[26][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N24
cycloneii_lcell_comb \cpu|Mux16~4 (
// Equation(s):
// \cpu|Mux16~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & ((\cpu|registerFile[20][15]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[16][15]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[16][15]~regout ),
	.datad(\cpu|registerFile[20][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux16~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~4 .lut_mask = 16'hDC98;
defparam \cpu|Mux16~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N26
cycloneii_lcell_comb \cpu|Mux16~5 (
// Equation(s):
// \cpu|Mux16~5_combout  = (\cpu|Mux16~4_combout  & (((\cpu|registerFile[28][15]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux16~4_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|registerFile[24][15]~regout ))))

	.dataa(\cpu|Mux16~4_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[28][15]~regout ),
	.datad(\cpu|registerFile[24][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux16~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~5 .lut_mask = 16'hE6A2;
defparam \cpu|Mux16~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N6
cycloneii_lcell_comb \cpu|Mux16~6 (
// Equation(s):
// \cpu|Mux16~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & (\cpu|Mux16~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux16~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|Mux16~3_combout ),
	.datad(\cpu|Mux16~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~6 .lut_mask = 16'hD9C8;
defparam \cpu|Mux16~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneii_lcell_comb \cpu|Mux16~12 (
// Equation(s):
// \cpu|Mux16~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[10][15]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[8][15]~regout )))))

	.dataa(\cpu|registerFile[10][15]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[8][15]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux16~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux16~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N30
cycloneii_lcell_comb \cpu|Mux16~13 (
// Equation(s):
// \cpu|Mux16~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux16~12_combout  & (\cpu|registerFile[11][15]~regout )) # (!\cpu|Mux16~12_combout  & ((\cpu|registerFile[9][15]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux16~12_combout ))))

	.dataa(\cpu|registerFile[11][15]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][15]~regout ),
	.datad(\cpu|Mux16~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux16~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y21_N3
cycloneii_lcell_ff \cpu|registerFile[17][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][14]~regout ));

// Location: LCCOMB_X34_Y21_N2
cycloneii_lcell_comb \cpu|Mux49~0 (
// Equation(s):
// \cpu|Mux49~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[25][14]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[17][14]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[25][14]~regout ),
	.datac(\cpu|registerFile[17][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux49~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~0 .lut_mask = 16'hEE50;
defparam \cpu|Mux49~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N10
cycloneii_lcell_comb \cpu|Mux49~1 (
// Equation(s):
// \cpu|Mux49~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux49~0_combout  & ((\cpu|registerFile[29][14]~regout ))) # (!\cpu|Mux49~0_combout  & (\cpu|registerFile[21][14]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux49~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[21][14]~regout ),
	.datac(\cpu|registerFile[29][14]~regout ),
	.datad(\cpu|Mux49~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~1 .lut_mask = 16'hF588;
defparam \cpu|Mux49~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N27
cycloneii_lcell_ff \cpu|registerFile[22][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][14]~regout ));

// Location: LCCOMB_X34_Y21_N28
cycloneii_lcell_comb \cpu|Mux49~2 (
// Equation(s):
// \cpu|Mux49~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[22][14]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[18][14]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[22][14]~regout ),
	.datac(\cpu|registerFile[18][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux49~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux49~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N12
cycloneii_lcell_comb \cpu|Mux49~3 (
// Equation(s):
// \cpu|Mux49~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux49~2_combout  & ((\cpu|registerFile[30][14]~regout ))) # (!\cpu|Mux49~2_combout  & (\cpu|registerFile[26][14]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux49~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux49~2_combout ),
	.datac(\cpu|registerFile[26][14]~regout ),
	.datad(\cpu|registerFile[30][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux49~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~3 .lut_mask = 16'hEC64;
defparam \cpu|Mux49~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[6][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][14]~regout ));

// Location: LCFF_X40_Y23_N13
cycloneii_lcell_ff \cpu|registerFile[10][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][14]~regout ));

// Location: LCFF_X40_Y23_N15
cycloneii_lcell_ff \cpu|registerFile[8][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][14]~regout ));

// Location: LCCOMB_X40_Y23_N14
cycloneii_lcell_comb \cpu|Mux49~12 (
// Equation(s):
// \cpu|Mux49~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [21] & ((\cpu|registerFile[10][14]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[8][14]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[8][14]~regout ),
	.datad(\cpu|registerFile[10][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux49~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~12 .lut_mask = 16'hDC98;
defparam \cpu|Mux49~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N3
cycloneii_lcell_ff \cpu|registerFile[14][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][14]~regout ));

// Location: LCFF_X34_Y25_N29
cycloneii_lcell_ff \cpu|registerFile[13][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][14]~regout ));

// Location: LCCOMB_X34_Y25_N28
cycloneii_lcell_comb \cpu|Mux49~17 (
// Equation(s):
// \cpu|Mux49~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][14]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][14]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][14]~regout ),
	.datad(\cpu|registerFile[12][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux49~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux49~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N2
cycloneii_lcell_comb \cpu|Mux49~18 (
// Equation(s):
// \cpu|Mux49~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux49~17_combout  & (\cpu|registerFile[15][14]~regout )) # (!\cpu|Mux49~17_combout  & ((\cpu|registerFile[14][14]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux49~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[15][14]~regout ),
	.datac(\cpu|registerFile[14][14]~regout ),
	.datad(\cpu|Mux49~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~18 .lut_mask = 16'hDDA0;
defparam \cpu|Mux49~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y23_N12
cycloneii_lcell_comb \cpu|Mux17~10 (
// Equation(s):
// \cpu|Mux17~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|registerFile[10][14]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[8][14]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[8][14]~regout ),
	.datac(\cpu|registerFile[10][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux17~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux17~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y24_N2
cycloneii_lcell_comb \cpu|Mux17~12 (
// Equation(s):
// \cpu|Mux17~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[5][14]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|registerFile[4][14]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[5][14]~regout ),
	.datac(\cpu|registerFile[4][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux17~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux17~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N16
cycloneii_lcell_comb \cpu|Mux17~13 (
// Equation(s):
// \cpu|Mux17~13_combout  = (\cpu|Mux17~12_combout  & (((\cpu|registerFile[7][14]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux17~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[6][14]~regout )))

	.dataa(\cpu|Mux17~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[6][14]~regout ),
	.datad(\cpu|registerFile[7][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux17~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux17~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N8
cycloneii_lcell_comb \cpu|Mux17~14 (
// Equation(s):
// \cpu|Mux17~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][14]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][14]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][14]~regout ),
	.datad(\cpu|registerFile[1][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux17~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~14 .lut_mask = 16'hA280;
defparam \cpu|Mux17~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N24
cycloneii_lcell_comb \cpu|Mux17~15 (
// Equation(s):
// \cpu|Mux17~15_combout  = (\cpu|Mux17~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & \cpu|registerFile[2][14]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[2][14]~regout ),
	.datad(\cpu|Mux17~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~15 .lut_mask = 16'hFF40;
defparam \cpu|Mux17~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N0
cycloneii_lcell_comb \cpu|Mux17~16 (
// Equation(s):
// \cpu|Mux17~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux17~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux17~15_combout )))))

	.dataa(\cpu|Mux17~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|Mux17~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~16 .lut_mask = 16'hE3E0;
defparam \cpu|Mux17~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N18
cycloneii_lcell_comb \cpu|Mux50~0 (
// Equation(s):
// \cpu|Mux50~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[21][13]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[17][13]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[21][13]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux50~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux50~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N6
cycloneii_lcell_comb \cpu|Mux50~1 (
// Equation(s):
// \cpu|Mux50~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux50~0_combout  & (\cpu|registerFile[29][13]~regout )) # (!\cpu|Mux50~0_combout  & ((\cpu|registerFile[25][13]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux50~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux50~0_combout ),
	.datac(\cpu|registerFile[29][13]~regout ),
	.datad(\cpu|registerFile[25][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux50~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~1 .lut_mask = 16'hE6C4;
defparam \cpu|Mux50~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[23][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|registerFile[23][13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][13]~regout ));

// Location: LCFF_X37_Y17_N7
cycloneii_lcell_ff \cpu|registerFile[19][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][13]~regout ));

// Location: LCCOMB_X37_Y17_N6
cycloneii_lcell_comb \cpu|Mux50~7 (
// Equation(s):
// \cpu|Mux50~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[23][13]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[19][13]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[23][13]~regout ),
	.datac(\cpu|registerFile[19][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux50~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~7 .lut_mask = 16'hEE50;
defparam \cpu|Mux50~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N1
cycloneii_lcell_ff \cpu|registerFile[10][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][13]~regout ));

// Location: LCFF_X40_Y24_N13
cycloneii_lcell_ff \cpu|registerFile[8][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][13]~regout ));

// Location: LCCOMB_X36_Y19_N0
cycloneii_lcell_comb \cpu|Mux50~10 (
// Equation(s):
// \cpu|Mux50~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][13]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[8][13]~regout ))))

	.dataa(\cpu|registerFile[8][13]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[10][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux50~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux50~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N13
cycloneii_lcell_ff \cpu|registerFile[3][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][13]~regout ));

// Location: LCFF_X34_Y24_N23
cycloneii_lcell_ff \cpu|registerFile[1][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][13]~regout ));

// Location: LCCOMB_X34_Y24_N12
cycloneii_lcell_comb \cpu|Mux50~14 (
// Equation(s):
// \cpu|Mux50~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][13]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][13]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[3][13]~regout ),
	.datad(\cpu|registerFile[1][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux50~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~14 .lut_mask = 16'hA280;
defparam \cpu|Mux50~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N3
cycloneii_lcell_ff \cpu|registerFile[13][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][13]~regout ));

// Location: LCFF_X36_Y19_N27
cycloneii_lcell_ff \cpu|registerFile[12][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][13]~regout ));

// Location: LCCOMB_X36_Y19_N26
cycloneii_lcell_comb \cpu|Mux50~17 (
// Equation(s):
// \cpu|Mux50~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & ((\cpu|registerFile[13][13]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[12][13]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[12][13]~regout ),
	.datad(\cpu|registerFile[13][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux50~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~17 .lut_mask = 16'hDC98;
defparam \cpu|Mux50~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N20
cycloneii_lcell_comb \cpu|Mux50~18 (
// Equation(s):
// \cpu|Mux50~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux50~17_combout  & (\cpu|registerFile[15][13]~regout )) # (!\cpu|Mux50~17_combout  & ((\cpu|registerFile[14][13]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux50~17_combout ))))

	.dataa(\cpu|registerFile[15][13]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[14][13]~regout ),
	.datad(\cpu|Mux50~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~18 .lut_mask = 16'hBBC0;
defparam \cpu|Mux50~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N2
cycloneii_lcell_comb \cpu|Mux18~4 (
// Equation(s):
// \cpu|Mux18~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[20][13]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[16][13]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[20][13]~regout ),
	.datad(\cpu|registerFile[16][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux18~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~4 .lut_mask = 16'hD9C8;
defparam \cpu|Mux18~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N8
cycloneii_lcell_comb \cpu|Mux18~5 (
// Equation(s):
// \cpu|Mux18~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux18~4_combout  & ((\cpu|registerFile[28][13]~regout ))) # (!\cpu|Mux18~4_combout  & (\cpu|registerFile[24][13]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux18~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux18~4_combout ),
	.datac(\cpu|registerFile[24][13]~regout ),
	.datad(\cpu|registerFile[28][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux18~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux18~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N18
cycloneii_lcell_comb \cpu|Mux18~7 (
// Equation(s):
// \cpu|Mux18~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[27][13]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[19][13]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[27][13]~regout ),
	.datad(\cpu|registerFile[19][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux18~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux18~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N28
cycloneii_lcell_comb \cpu|Mux18~8 (
// Equation(s):
// \cpu|Mux18~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux18~7_combout  & ((\cpu|registerFile[31][13]~regout ))) # (!\cpu|Mux18~7_combout  & (\cpu|registerFile[23][13]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux18~7_combout ))))

	.dataa(\cpu|registerFile[23][13]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[31][13]~regout ),
	.datad(\cpu|Mux18~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~8 .lut_mask = 16'hF388;
defparam \cpu|Mux18~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneii_lcell_comb \cpu|Mux18~12 (
// Equation(s):
// \cpu|Mux18~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][13]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[8][13]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[8][13]~regout ),
	.datad(\cpu|registerFile[10][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux18~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux18~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N22
cycloneii_lcell_comb \cpu|Mux18~14 (
// Equation(s):
// \cpu|Mux18~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][13]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][13]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[3][13]~regout ),
	.datac(\cpu|registerFile[1][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux18~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~14 .lut_mask = 16'h88A0;
defparam \cpu|Mux18~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N2
cycloneii_lcell_comb \cpu|Mux18~17 (
// Equation(s):
// \cpu|Mux18~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[13][13]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[12][13]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[12][13]~regout ),
	.datac(\cpu|registerFile[13][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux18~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~17 .lut_mask = 16'hAAE4;
defparam \cpu|Mux18~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N7
cycloneii_lcell_ff \cpu|registerFile[21][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[12]~283_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][12]~regout ));

// Location: LCFF_X31_Y22_N17
cycloneii_lcell_ff \cpu|registerFile[17][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][12]~regout ));

// Location: LCCOMB_X31_Y22_N16
cycloneii_lcell_comb \cpu|Mux51~0 (
// Equation(s):
// \cpu|Mux51~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[25][12]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[17][12]~regout )))))

	.dataa(\cpu|registerFile[25][12]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux51~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux51~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N10
cycloneii_lcell_comb \cpu|Mux51~1 (
// Equation(s):
// \cpu|Mux51~1_combout  = (\cpu|Mux51~0_combout  & (((\cpu|registerFile[29][12]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|Mux51~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|registerFile[21][12]~regout ))))

	.dataa(\cpu|Mux51~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[29][12]~regout ),
	.datad(\cpu|registerFile[21][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux51~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~1 .lut_mask = 16'hE6A2;
defparam \cpu|Mux51~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N28
cycloneii_lcell_comb \cpu|Mux51~2 (
// Equation(s):
// \cpu|Mux51~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & (\cpu|registerFile[22][12]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[18][12]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][12]~regout ),
	.datad(\cpu|registerFile[18][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux51~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux51~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N8
cycloneii_lcell_comb \cpu|Mux51~3 (
// Equation(s):
// \cpu|Mux51~3_combout  = (\cpu|Mux51~2_combout  & ((\cpu|registerFile[30][12]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux51~2_combout  & (((\cpu|registerFile[26][12]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[30][12]~regout ),
	.datab(\cpu|Mux51~2_combout ),
	.datac(\cpu|registerFile[26][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux51~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~3 .lut_mask = 16'hB8CC;
defparam \cpu|Mux51~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[6][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][12]~regout ));

// Location: LCFF_X30_Y25_N9
cycloneii_lcell_ff \cpu|registerFile[5][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][12]~regout ));

// Location: LCFF_X31_Y25_N19
cycloneii_lcell_ff \cpu|registerFile[4][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][12]~regout ));

// Location: LCCOMB_X30_Y25_N8
cycloneii_lcell_comb \cpu|Mux51~10 (
// Equation(s):
// \cpu|Mux51~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|registerFile[5][12]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[4][12]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[5][12]~regout ),
	.datad(\cpu|registerFile[4][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux51~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux51~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N27
cycloneii_lcell_ff \cpu|registerFile[7][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][12]~regout ));

// Location: LCCOMB_X31_Y24_N26
cycloneii_lcell_comb \cpu|Mux51~11 (
// Equation(s):
// \cpu|Mux51~11_combout  = (\cpu|Mux51~10_combout  & (((\cpu|registerFile[7][12]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux51~10_combout  & (\cpu|registerFile[6][12]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|Mux51~10_combout ),
	.datab(\cpu|registerFile[6][12]~regout ),
	.datac(\cpu|registerFile[7][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux51~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~11 .lut_mask = 16'hE4AA;
defparam \cpu|Mux51~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y19_N13
cycloneii_lcell_ff \cpu|registerFile[10][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][12]~regout ));

// Location: LCFF_X29_Y18_N1
cycloneii_lcell_ff \cpu|registerFile[8][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][12]~regout ));

// Location: LCCOMB_X29_Y18_N0
cycloneii_lcell_comb \cpu|Mux51~12 (
// Equation(s):
// \cpu|Mux51~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][12]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|registerFile[8][12]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[10][12]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[8][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux51~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux51~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N1
cycloneii_lcell_ff \cpu|registerFile[3][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][12]~regout ));

// Location: LCFF_X34_Y24_N11
cycloneii_lcell_ff \cpu|registerFile[1][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][12]~regout ));

// Location: LCCOMB_X34_Y24_N0
cycloneii_lcell_comb \cpu|Mux51~14 (
// Equation(s):
// \cpu|Mux51~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][12]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][12]~regout ))))

	.dataa(\cpu|registerFile[1][12]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[3][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux51~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~14 .lut_mask = 16'hE200;
defparam \cpu|Mux51~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N20
cycloneii_lcell_comb \cpu|Mux19~0 (
// Equation(s):
// \cpu|Mux19~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[21][12]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [18] & \cpu|registerFile[17][12]~regout ))))

	.dataa(\cpu|registerFile[21][12]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|registerFile[17][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~0 .lut_mask = 16'hCBC8;
defparam \cpu|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N14
cycloneii_lcell_comb \cpu|Mux19~4 (
// Equation(s):
// \cpu|Mux19~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & ((\cpu|registerFile[24][12]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[16][12]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[16][12]~regout ),
	.datad(\cpu|registerFile[24][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux19~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~4 .lut_mask = 16'hDC98;
defparam \cpu|Mux19~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N0
cycloneii_lcell_comb \cpu|Mux19~5 (
// Equation(s):
// \cpu|Mux19~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux19~4_combout  & ((\cpu|registerFile[28][12]~regout ))) # (!\cpu|Mux19~4_combout  & (\cpu|registerFile[20][12]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux19~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[20][12]~regout ),
	.datac(\cpu|registerFile[28][12]~regout ),
	.datad(\cpu|Mux19~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~5 .lut_mask = 16'hF588;
defparam \cpu|Mux19~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N22
cycloneii_lcell_comb \cpu|Mux19~7 (
// Equation(s):
// \cpu|Mux19~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[23][12]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[19][12]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[19][12]~regout ),
	.datac(\cpu|registerFile[23][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux19~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~7 .lut_mask = 16'hFA44;
defparam \cpu|Mux19~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N26
cycloneii_lcell_comb \cpu|Mux19~8 (
// Equation(s):
// \cpu|Mux19~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux19~7_combout  & ((\cpu|registerFile[31][12]~regout ))) # (!\cpu|Mux19~7_combout  & (\cpu|registerFile[27][12]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux19~7_combout ))))

	.dataa(\cpu|registerFile[27][12]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[31][12]~regout ),
	.datad(\cpu|Mux19~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~8 .lut_mask = 16'hF388;
defparam \cpu|Mux19~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N12
cycloneii_lcell_comb \cpu|Mux19~10 (
// Equation(s):
// \cpu|Mux19~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][12]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][12]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][12]~regout ),
	.datad(\cpu|registerFile[8][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux19~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux19~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N22
cycloneii_lcell_comb \cpu|Mux19~11 (
// Equation(s):
// \cpu|Mux19~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux19~10_combout  & ((\cpu|registerFile[11][12]~regout ))) # (!\cpu|Mux19~10_combout  & (\cpu|registerFile[9][12]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux19~10_combout ))))

	.dataa(\cpu|registerFile[9][12]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][12]~regout ),
	.datad(\cpu|Mux19~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~11 .lut_mask = 16'hF388;
defparam \cpu|Mux19~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N18
cycloneii_lcell_comb \cpu|Mux19~12 (
// Equation(s):
// \cpu|Mux19~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[5][12]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][12]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[5][12]~regout ),
	.datac(\cpu|registerFile[4][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux19~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux19~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N8
cycloneii_lcell_comb \cpu|Mux19~13 (
// Equation(s):
// \cpu|Mux19~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux19~12_combout  & ((\cpu|registerFile[7][12]~regout ))) # (!\cpu|Mux19~12_combout  & (\cpu|registerFile[6][12]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux19~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux19~12_combout ),
	.datac(\cpu|registerFile[6][12]~regout ),
	.datad(\cpu|registerFile[7][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux19~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux19~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N10
cycloneii_lcell_comb \cpu|Mux19~14 (
// Equation(s):
// \cpu|Mux19~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][12]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][12]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[3][12]~regout ),
	.datac(\cpu|registerFile[1][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux19~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~14 .lut_mask = 16'h88A0;
defparam \cpu|Mux19~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N10
cycloneii_lcell_comb \cpu|Mux19~15 (
// Equation(s):
// \cpu|Mux19~15_combout  = (\cpu|Mux19~14_combout ) # ((\cpu|registerFile[2][12]~regout  & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|registerFile[2][12]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|Mux19~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux19~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N28
cycloneii_lcell_comb \cpu|Mux19~16 (
// Equation(s):
// \cpu|Mux19~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # (\cpu|Mux19~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux19~15_combout 
//  & (!\ram_inst|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\cpu|Mux19~15_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux19~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~16 .lut_mask = 16'hCEC2;
defparam \cpu|Mux19~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N28
cycloneii_lcell_comb \cpu|Mux19~17 (
// Equation(s):
// \cpu|Mux19~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[13][12]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[12][12]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[12][12]~regout ),
	.datac(\cpu|registerFile[13][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux19~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~17 .lut_mask = 16'hAAE4;
defparam \cpu|Mux19~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N4
cycloneii_lcell_comb \cpu|Mux19~18 (
// Equation(s):
// \cpu|Mux19~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux19~17_combout  & ((\cpu|registerFile[15][12]~regout ))) # (!\cpu|Mux19~17_combout  & (\cpu|registerFile[14][12]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux19~17_combout ))))

	.dataa(\cpu|registerFile[14][12]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][12]~regout ),
	.datad(\cpu|Mux19~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~18 .lut_mask = 16'hF388;
defparam \cpu|Mux19~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N30
cycloneii_lcell_comb \cpu|Mux19~19 (
// Equation(s):
// \cpu|Mux19~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux19~16_combout  & ((\cpu|Mux19~18_combout ))) # (!\cpu|Mux19~16_combout  & (\cpu|Mux19~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|Mux19~16_combout ))))

	.dataa(\cpu|Mux19~11_combout ),
	.datab(\cpu|Mux19~18_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux19~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~19 .lut_mask = 16'hCFA0;
defparam \cpu|Mux19~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N3
cycloneii_lcell_ff \cpu|registerFile[21][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][11]~regout ));

// Location: LCFF_X32_Y25_N1
cycloneii_lcell_ff \cpu|registerFile[22][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][11]~regout ));

// Location: LCFF_X36_Y21_N11
cycloneii_lcell_ff \cpu|registerFile[26][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][11]~regout ));

// Location: LCFF_X32_Y25_N19
cycloneii_lcell_ff \cpu|registerFile[18][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][11]~regout ));

// Location: LCCOMB_X36_Y21_N10
cycloneii_lcell_comb \cpu|Mux52~2 (
// Equation(s):
// \cpu|Mux52~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & (\cpu|registerFile[26][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][11]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[26][11]~regout ),
	.datad(\cpu|registerFile[18][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux52~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux52~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N11
cycloneii_lcell_ff \cpu|registerFile[30][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][11]~regout ));

// Location: LCCOMB_X32_Y25_N0
cycloneii_lcell_comb \cpu|Mux52~3 (
// Equation(s):
// \cpu|Mux52~3_combout  = (\cpu|Mux52~2_combout  & (((\cpu|registerFile[30][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|Mux52~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|registerFile[22][11]~regout )))

	.dataa(\cpu|Mux52~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][11]~regout ),
	.datad(\cpu|registerFile[30][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux52~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~3 .lut_mask = 16'hEA62;
defparam \cpu|Mux52~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N29
cycloneii_lcell_ff \cpu|registerFile[28][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][11]~regout ));

// Location: LCFF_X41_Y23_N1
cycloneii_lcell_ff \cpu|registerFile[9][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][11]~regout ));

// Location: LCFF_X36_Y19_N9
cycloneii_lcell_ff \cpu|registerFile[10][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][11]~regout ));

// Location: LCFF_X29_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[8][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][11]~regout ));

// Location: LCCOMB_X36_Y19_N8
cycloneii_lcell_comb \cpu|Mux52~10 (
// Equation(s):
// \cpu|Mux52~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][11]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[8][11]~regout ))))

	.dataa(\cpu|registerFile[8][11]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[10][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux52~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux52~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N27
cycloneii_lcell_ff \cpu|registerFile[11][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][11]~regout ));

// Location: LCCOMB_X41_Y23_N26
cycloneii_lcell_comb \cpu|Mux52~11 (
// Equation(s):
// \cpu|Mux52~11_combout  = (\cpu|Mux52~10_combout  & (((\cpu|registerFile[11][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|Mux52~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\cpu|registerFile[9][11]~regout ))))

	.dataa(\cpu|Mux52~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[11][11]~regout ),
	.datad(\cpu|registerFile[9][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux52~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux52~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N9
cycloneii_lcell_ff \cpu|registerFile[6][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][11]~regout ));

// Location: LCCOMB_X29_Y18_N12
cycloneii_lcell_comb \cpu|Mux52~12 (
// Equation(s):
// \cpu|Mux52~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][11]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|registerFile[4][11]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[5][11]~regout ),
	.datac(\cpu|registerFile[4][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux52~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux52~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N8
cycloneii_lcell_comb \cpu|Mux52~13 (
// Equation(s):
// \cpu|Mux52~13_combout  = (\cpu|Mux52~12_combout  & (((\cpu|registerFile[7][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux52~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[6][11]~regout )))

	.dataa(\cpu|Mux52~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[6][11]~regout ),
	.datad(\cpu|registerFile[7][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux52~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux52~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y24_N5
cycloneii_lcell_ff \cpu|registerFile[3][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][11]~regout ));

// Location: LCFF_X34_Y24_N7
cycloneii_lcell_ff \cpu|registerFile[1][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][11]~regout ));

// Location: LCCOMB_X34_Y24_N4
cycloneii_lcell_comb \cpu|Mux52~14 (
// Equation(s):
// \cpu|Mux52~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][11]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[3][11]~regout ),
	.datad(\cpu|registerFile[1][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux52~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~14 .lut_mask = 16'hC480;
defparam \cpu|Mux52~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N7
cycloneii_lcell_ff \cpu|registerFile[2][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][11]~regout ));

// Location: LCCOMB_X30_Y25_N6
cycloneii_lcell_comb \cpu|Mux52~15 (
// Equation(s):
// \cpu|Mux52~15_combout  = (\cpu|Mux52~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][11]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][11]~regout ),
	.datad(\cpu|Mux52~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~15 .lut_mask = 16'hFF40;
defparam \cpu|Mux52~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N20
cycloneii_lcell_comb \cpu|Mux52~16 (
// Equation(s):
// \cpu|Mux52~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux52~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [23] & \cpu|Mux52~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux52~13_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux52~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~16 .lut_mask = 16'hADA8;
defparam \cpu|Mux52~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N7
cycloneii_lcell_ff \cpu|registerFile[13][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][11]~regout ));

// Location: LCFF_X36_Y19_N19
cycloneii_lcell_ff \cpu|registerFile[12][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][11]~regout ));

// Location: LCCOMB_X36_Y19_N18
cycloneii_lcell_comb \cpu|Mux52~17 (
// Equation(s):
// \cpu|Mux52~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[13][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][11]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[13][11]~regout ),
	.datac(\cpu|registerFile[12][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux52~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~17 .lut_mask = 16'hEE50;
defparam \cpu|Mux52~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N30
cycloneii_lcell_comb \cpu|Mux52~18 (
// Equation(s):
// \cpu|Mux52~18_combout  = (\cpu|Mux52~17_combout  & ((\cpu|registerFile[15][11]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux52~17_combout  & (((\cpu|registerFile[14][11]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[15][11]~regout ),
	.datab(\cpu|Mux52~17_combout ),
	.datac(\cpu|registerFile[14][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux52~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~18 .lut_mask = 16'hB8CC;
defparam \cpu|Mux52~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N22
cycloneii_lcell_comb \cpu|Mux52~19 (
// Equation(s):
// \cpu|Mux52~19_combout  = (\cpu|Mux52~16_combout  & ((\cpu|Mux52~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux52~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [23] & \cpu|Mux52~11_combout 
// ))))

	.dataa(\cpu|Mux52~16_combout ),
	.datab(\cpu|Mux52~18_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux52~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~19 .lut_mask = 16'hDA8A;
defparam \cpu|Mux52~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N18
cycloneii_lcell_comb \cpu|Mux20~2 (
// Equation(s):
// \cpu|Mux20~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[22][11]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[18][11]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[18][11]~regout ),
	.datad(\cpu|registerFile[22][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N10
cycloneii_lcell_comb \cpu|Mux20~3 (
// Equation(s):
// \cpu|Mux20~3_combout  = (\cpu|Mux20~2_combout  & (((\cpu|registerFile[30][11]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux20~2_combout  & (\cpu|registerFile[26][11]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|Mux20~2_combout ),
	.datab(\cpu|registerFile[26][11]~regout ),
	.datac(\cpu|registerFile[30][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~3 .lut_mask = 16'hE4AA;
defparam \cpu|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N14
cycloneii_lcell_comb \cpu|Mux20~4 (
// Equation(s):
// \cpu|Mux20~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[20][11]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[16][11]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[16][11]~regout ),
	.datad(\cpu|registerFile[20][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux20~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~4 .lut_mask = 16'hBA98;
defparam \cpu|Mux20~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N28
cycloneii_lcell_comb \cpu|Mux20~5 (
// Equation(s):
// \cpu|Mux20~5_combout  = (\cpu|Mux20~4_combout  & (((\cpu|registerFile[28][11]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux20~4_combout  & (\cpu|registerFile[24][11]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|Mux20~4_combout ),
	.datab(\cpu|registerFile[24][11]~regout ),
	.datac(\cpu|registerFile[28][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux20~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~5 .lut_mask = 16'hE4AA;
defparam \cpu|Mux20~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N30
cycloneii_lcell_comb \cpu|Mux20~6 (
// Equation(s):
// \cpu|Mux20~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux20~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux20~5_combout )))))

	.dataa(\cpu|Mux20~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|Mux20~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux20~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N12
cycloneii_lcell_comb \cpu|Mux20~7 (
// Equation(s):
// \cpu|Mux20~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[27][11]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[19][11]~regout ))))

	.dataa(\cpu|registerFile[19][11]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[27][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux20~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~7 .lut_mask = 16'hFC22;
defparam \cpu|Mux20~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N18
cycloneii_lcell_comb \cpu|Mux20~12 (
// Equation(s):
// \cpu|Mux20~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[10][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[8][11]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[10][11]~regout ),
	.datac(\cpu|registerFile[8][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux20~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux20~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N0
cycloneii_lcell_comb \cpu|Mux20~13 (
// Equation(s):
// \cpu|Mux20~13_combout  = (\cpu|Mux20~12_combout  & (((\cpu|registerFile[11][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux20~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[9][11]~regout )))

	.dataa(\cpu|Mux20~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][11]~regout ),
	.datad(\cpu|registerFile[11][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux20~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux20~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y24_N6
cycloneii_lcell_comb \cpu|Mux20~14 (
// Equation(s):
// \cpu|Mux20~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][11]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[3][11]~regout ),
	.datac(\cpu|registerFile[1][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux20~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~14 .lut_mask = 16'h88A0;
defparam \cpu|Mux20~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N16
cycloneii_lcell_comb \cpu|Mux20~15 (
// Equation(s):
// \cpu|Mux20~15_combout  = (\cpu|Mux20~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][11]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[2][11]~regout ),
	.datac(\cpu|Mux20~14_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux20~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~15 .lut_mask = 16'hF4F0;
defparam \cpu|Mux20~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N16
cycloneii_lcell_comb \cpu|Mux20~16 (
// Equation(s):
// \cpu|Mux20~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|Mux20~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux20~15_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux20~13_combout ),
	.datad(\cpu|Mux20~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~16 .lut_mask = 16'hD9C8;
defparam \cpu|Mux20~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N6
cycloneii_lcell_comb \cpu|Mux20~17 (
// Equation(s):
// \cpu|Mux20~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[13][11]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[12][11]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[12][11]~regout ),
	.datac(\cpu|registerFile[13][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux20~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~17 .lut_mask = 16'hAAE4;
defparam \cpu|Mux20~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N19
cycloneii_lcell_ff \cpu|registerFile[25][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][10]~regout ));

// Location: LCFF_X34_Y18_N23
cycloneii_lcell_ff \cpu|registerFile[29][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][10]~regout ));

// Location: LCFF_X36_Y25_N25
cycloneii_lcell_ff \cpu|registerFile[30][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][10]~regout ));

// Location: LCFF_X41_Y18_N3
cycloneii_lcell_ff \cpu|registerFile[23][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][10]~regout ));

// Location: LCFF_X27_Y25_N17
cycloneii_lcell_ff \cpu|registerFile[6][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][10]~regout ));

// Location: LCCOMB_X29_Y18_N30
cycloneii_lcell_comb \cpu|Mux53~12 (
// Equation(s):
// \cpu|Mux53~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][10]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|registerFile[8][10]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[10][10]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[8][10]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux53~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux53~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N8
cycloneii_lcell_comb \cpu|Mux53~13 (
// Equation(s):
// \cpu|Mux53~13_combout  = (\cpu|Mux53~12_combout  & (((\cpu|registerFile[11][10]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|Mux53~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|registerFile[9][10]~regout )))

	.dataa(\cpu|Mux53~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[9][10]~regout ),
	.datad(\cpu|registerFile[11][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux53~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux53~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N14
cycloneii_lcell_comb \cpu|Mux53~17 (
// Equation(s):
// \cpu|Mux53~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|registerFile[13][10]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[12][10]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[13][10]~regout ),
	.datad(\cpu|registerFile[12][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux53~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~17 .lut_mask = 16'hB9A8;
defparam \cpu|Mux53~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N13
cycloneii_lcell_ff \cpu|registerFile[15][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[10]~301_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][10]~regout ));

// Location: LCCOMB_X29_Y22_N10
cycloneii_lcell_comb \cpu|Mux53~18 (
// Equation(s):
// \cpu|Mux53~18_combout  = (\cpu|Mux53~17_combout  & (((\cpu|registerFile[15][10]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux53~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[14][10]~regout )))

	.dataa(\cpu|Mux53~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[14][10]~regout ),
	.datad(\cpu|registerFile[15][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux53~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~18 .lut_mask = 16'hEA62;
defparam \cpu|Mux53~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N30
cycloneii_lcell_comb \cpu|Mux21~0 (
// Equation(s):
// \cpu|Mux21~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[21][10]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[17][10]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][10]~regout ),
	.datad(\cpu|registerFile[17][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N22
cycloneii_lcell_comb \cpu|Mux21~1 (
// Equation(s):
// \cpu|Mux21~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux21~0_combout  & ((\cpu|registerFile[29][10]~regout ))) # (!\cpu|Mux21~0_combout  & (\cpu|registerFile[25][10]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux21~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[25][10]~regout ),
	.datac(\cpu|registerFile[29][10]~regout ),
	.datad(\cpu|Mux21~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~1 .lut_mask = 16'hF588;
defparam \cpu|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N30
cycloneii_lcell_comb \cpu|Mux21~2 (
// Equation(s):
// \cpu|Mux21~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[26][10]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[18][10]~regout )))))

	.dataa(\cpu|registerFile[26][10]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[18][10]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~2 .lut_mask = 16'hEE30;
defparam \cpu|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N24
cycloneii_lcell_comb \cpu|Mux21~3 (
// Equation(s):
// \cpu|Mux21~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux21~2_combout  & ((\cpu|registerFile[30][10]~regout ))) # (!\cpu|Mux21~2_combout  & (\cpu|registerFile[22][10]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux21~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[22][10]~regout ),
	.datac(\cpu|registerFile[30][10]~regout ),
	.datad(\cpu|Mux21~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~3 .lut_mask = 16'hF588;
defparam \cpu|Mux21~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N18
cycloneii_lcell_comb \cpu|Mux21~4 (
// Equation(s):
// \cpu|Mux21~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[24][10]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[16][10]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[16][10]~regout ),
	.datac(\cpu|registerFile[24][10]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux21~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~4 .lut_mask = 16'hAAE4;
defparam \cpu|Mux21~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N18
cycloneii_lcell_comb \cpu|Mux21~5 (
// Equation(s):
// \cpu|Mux21~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux21~4_combout  & ((\cpu|registerFile[28][10]~regout ))) # (!\cpu|Mux21~4_combout  & (\cpu|registerFile[20][10]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux21~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux21~4_combout ),
	.datac(\cpu|registerFile[20][10]~regout ),
	.datad(\cpu|registerFile[28][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux21~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux21~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N24
cycloneii_lcell_comb \cpu|Mux21~6 (
// Equation(s):
// \cpu|Mux21~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux21~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux21~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux21~3_combout ),
	.datac(\cpu|Mux21~5_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux21~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~6 .lut_mask = 16'hEE50;
defparam \cpu|Mux21~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y18_N2
cycloneii_lcell_comb \cpu|Mux21~7 (
// Equation(s):
// \cpu|Mux21~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[23][10]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[19][10]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][10]~regout ),
	.datad(\cpu|registerFile[19][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux21~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux21~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N0
cycloneii_lcell_comb \cpu|Mux21~8 (
// Equation(s):
// \cpu|Mux21~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux21~7_combout  & (\cpu|registerFile[31][10]~regout )) # (!\cpu|Mux21~7_combout  & ((\cpu|registerFile[27][10]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux21~7_combout ))))

	.dataa(\cpu|registerFile[31][10]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[27][10]~regout ),
	.datad(\cpu|Mux21~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~8 .lut_mask = 16'hBBC0;
defparam \cpu|Mux21~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y19_N10
cycloneii_lcell_comb \cpu|Mux21~9 (
// Equation(s):
// \cpu|Mux21~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux21~6_combout  & (\cpu|Mux21~8_combout )) # (!\cpu|Mux21~6_combout  & ((\cpu|Mux21~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux21~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux21~8_combout ),
	.datac(\cpu|Mux21~6_combout ),
	.datad(\cpu|Mux21~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~9 .lut_mask = 16'hDAD0;
defparam \cpu|Mux21~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N30
cycloneii_lcell_comb \cpu|Mux21~12 (
// Equation(s):
// \cpu|Mux21~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[5][10]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][10]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[5][10]~regout ),
	.datac(\cpu|registerFile[4][10]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux21~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux21~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N16
cycloneii_lcell_comb \cpu|Mux21~13 (
// Equation(s):
// \cpu|Mux21~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux21~12_combout  & (\cpu|registerFile[7][10]~regout )) # (!\cpu|Mux21~12_combout  & ((\cpu|registerFile[6][10]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux21~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[7][10]~regout ),
	.datac(\cpu|registerFile[6][10]~regout ),
	.datad(\cpu|Mux21~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux21~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N27
cycloneii_lcell_ff \cpu|registerFile[25][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][9]~regout ));

// Location: LCFF_X31_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[21][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][9]~regout ));

// Location: LCFF_X31_Y17_N7
cycloneii_lcell_ff \cpu|registerFile[17][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][9]~regout ));

// Location: LCCOMB_X31_Y17_N6
cycloneii_lcell_comb \cpu|Mux54~0 (
// Equation(s):
// \cpu|Mux54~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[21][9]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[17][9]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][9]~regout ),
	.datad(\cpu|registerFile[21][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux54~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~0 .lut_mask = 16'hDC98;
defparam \cpu|Mux54~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[29][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][9]~regout ));

// Location: LCCOMB_X34_Y18_N18
cycloneii_lcell_comb \cpu|Mux54~1 (
// Equation(s):
// \cpu|Mux54~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux54~0_combout  & ((\cpu|registerFile[29][9]~regout ))) # (!\cpu|Mux54~0_combout  & (\cpu|registerFile[25][9]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux54~0_combout ))))

	.dataa(\cpu|registerFile[25][9]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[29][9]~regout ),
	.datad(\cpu|Mux54~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~1 .lut_mask = 16'hF388;
defparam \cpu|Mux54~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N9
cycloneii_lcell_ff \cpu|registerFile[22][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][9]~regout ));

// Location: LCFF_X31_Y25_N25
cycloneii_lcell_ff \cpu|registerFile[26][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][9]~regout ));

// Location: LCFF_X32_Y25_N3
cycloneii_lcell_ff \cpu|registerFile[18][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][9]~regout ));

// Location: LCCOMB_X32_Y25_N2
cycloneii_lcell_comb \cpu|Mux54~2 (
// Equation(s):
// \cpu|Mux54~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[26][9]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[18][9]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[18][9]~regout ),
	.datad(\cpu|registerFile[26][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux54~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux54~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[30][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][9]~regout ));

// Location: LCCOMB_X32_Y25_N20
cycloneii_lcell_comb \cpu|Mux54~3 (
// Equation(s):
// \cpu|Mux54~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux54~2_combout  & (\cpu|registerFile[30][9]~regout )) # (!\cpu|Mux54~2_combout  & ((\cpu|registerFile[22][9]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux54~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[30][9]~regout ),
	.datac(\cpu|registerFile[22][9]~regout ),
	.datad(\cpu|Mux54~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux54~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N7
cycloneii_lcell_ff \cpu|registerFile[20][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][9]~regout ));

// Location: LCFF_X36_Y18_N31
cycloneii_lcell_ff \cpu|registerFile[24][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][9]~regout ));

// Location: LCFF_X36_Y18_N1
cycloneii_lcell_ff \cpu|registerFile[16][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][9]~regout ));

// Location: LCCOMB_X36_Y18_N30
cycloneii_lcell_comb \cpu|Mux54~4 (
// Equation(s):
// \cpu|Mux54~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[24][9]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[16][9]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[24][9]~regout ),
	.datad(\cpu|registerFile[16][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux54~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux54~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N27
cycloneii_lcell_ff \cpu|registerFile[28][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][9]~regout ));

// Location: LCCOMB_X35_Y18_N6
cycloneii_lcell_comb \cpu|Mux54~5 (
// Equation(s):
// \cpu|Mux54~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux54~4_combout  & (\cpu|registerFile[28][9]~regout )) # (!\cpu|Mux54~4_combout  & ((\cpu|registerFile[20][9]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux54~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[28][9]~regout ),
	.datac(\cpu|registerFile[20][9]~regout ),
	.datad(\cpu|Mux54~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux54~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N8
cycloneii_lcell_comb \cpu|Mux54~6 (
// Equation(s):
// \cpu|Mux54~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux54~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux54~5_combout )))))

	.dataa(\cpu|Mux54~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux54~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux54~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N3
cycloneii_lcell_ff \cpu|registerFile[27][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][9]~regout ));

// Location: LCFF_X37_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[23][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][9]~regout ));

// Location: LCFF_X37_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[19][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][9]~regout ));

// Location: LCCOMB_X37_Y17_N26
cycloneii_lcell_comb \cpu|Mux54~7 (
// Equation(s):
// \cpu|Mux54~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[23][9]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[19][9]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[23][9]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][9]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux54~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~7 .lut_mask = 16'hCCB8;
defparam \cpu|Mux54~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N21
cycloneii_lcell_ff \cpu|registerFile[31][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][9]~regout ));

// Location: LCCOMB_X30_Y18_N18
cycloneii_lcell_comb \cpu|Mux54~8 (
// Equation(s):
// \cpu|Mux54~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux54~7_combout  & (\cpu|registerFile[31][9]~regout )) # (!\cpu|Mux54~7_combout  & ((\cpu|registerFile[27][9]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux54~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[31][9]~regout ),
	.datac(\cpu|Mux54~7_combout ),
	.datad(\cpu|registerFile[27][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux54~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~8 .lut_mask = 16'hDAD0;
defparam \cpu|Mux54~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N28
cycloneii_lcell_comb \cpu|Mux54~9 (
// Equation(s):
// \cpu|Mux54~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux54~6_combout  & (\cpu|Mux54~8_combout )) # (!\cpu|Mux54~6_combout  & ((\cpu|Mux54~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux54~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux54~8_combout ),
	.datac(\cpu|Mux54~6_combout ),
	.datad(\cpu|Mux54~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~9 .lut_mask = 16'hDAD0;
defparam \cpu|Mux54~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N21
cycloneii_lcell_ff \cpu|registerFile[9][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][9]~regout ));

// Location: LCFF_X25_Y16_N15
cycloneii_lcell_ff \cpu|registerFile[8][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][9]~regout ));

// Location: LCCOMB_X25_Y16_N16
cycloneii_lcell_comb \cpu|Mux54~10 (
// Equation(s):
// \cpu|Mux54~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|registerFile[10][9]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[8][9]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[8][9]~regout ),
	.datac(\cpu|registerFile[10][9]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux54~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux54~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N7
cycloneii_lcell_ff \cpu|registerFile[11][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][9]~regout ));

// Location: LCCOMB_X27_Y18_N6
cycloneii_lcell_comb \cpu|Mux54~11 (
// Equation(s):
// \cpu|Mux54~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux54~10_combout  & ((\cpu|registerFile[11][9]~regout ))) # (!\cpu|Mux54~10_combout  & (\cpu|registerFile[9][9]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux54~10_combout ))))

	.dataa(\cpu|registerFile[9][9]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[11][9]~regout ),
	.datad(\cpu|Mux54~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~11 .lut_mask = 16'hF388;
defparam \cpu|Mux54~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N10
cycloneii_lcell_comb \cpu|Mux54~12 (
// Equation(s):
// \cpu|Mux54~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & ((\cpu|registerFile[5][9]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][9]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[4][9]~regout ),
	.datad(\cpu|registerFile[5][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux54~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~12 .lut_mask = 16'hDC98;
defparam \cpu|Mux54~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N12
cycloneii_lcell_comb \cpu|Mux54~13 (
// Equation(s):
// \cpu|Mux54~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux54~12_combout  & ((\cpu|registerFile[7][9]~regout ))) # (!\cpu|Mux54~12_combout  & (\cpu|registerFile[6][9]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux54~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux54~12_combout ),
	.datac(\cpu|registerFile[6][9]~regout ),
	.datad(\cpu|registerFile[7][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux54~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux54~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N14
cycloneii_lcell_comb \cpu|Mux54~14 (
// Equation(s):
// \cpu|Mux54~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][9]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][9]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[1][9]~regout ),
	.datad(\cpu|registerFile[3][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux54~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~14 .lut_mask = 16'hC840;
defparam \cpu|Mux54~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[2][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|registerFile[2][9]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][9]~regout ));

// Location: LCCOMB_X30_Y18_N26
cycloneii_lcell_comb \cpu|Mux54~15 (
// Equation(s):
// \cpu|Mux54~15_combout  = (\cpu|Mux54~14_combout ) # ((!\cpu|registerFile[2][9]~regout  & (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \ram_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\cpu|registerFile[2][9]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux54~14_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux54~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~15 .lut_mask = 16'hF1F0;
defparam \cpu|Mux54~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N12
cycloneii_lcell_comb \cpu|Mux54~16 (
// Equation(s):
// \cpu|Mux54~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux54~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux54~15_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux54~13_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux54~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~16 .lut_mask = 16'hE5E0;
defparam \cpu|Mux54~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N27
cycloneii_lcell_ff \cpu|registerFile[14][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][9]~regout ));

// Location: LCFF_X28_Y25_N25
cycloneii_lcell_ff \cpu|registerFile[13][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][9]~regout ));

// Location: LCFF_X29_Y25_N31
cycloneii_lcell_ff \cpu|registerFile[12][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][9]~regout ));

// Location: LCCOMB_X28_Y25_N24
cycloneii_lcell_comb \cpu|Mux54~17 (
// Equation(s):
// \cpu|Mux54~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|registerFile[13][9]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[12][9]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[13][9]~regout ),
	.datad(\cpu|registerFile[12][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux54~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~17 .lut_mask = 16'hB9A8;
defparam \cpu|Mux54~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N13
cycloneii_lcell_ff \cpu|registerFile[15][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][9]~regout ));

// Location: LCCOMB_X30_Y22_N26
cycloneii_lcell_comb \cpu|Mux54~18 (
// Equation(s):
// \cpu|Mux54~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux54~17_combout  & ((\cpu|registerFile[15][9]~regout ))) # (!\cpu|Mux54~17_combout  & (\cpu|registerFile[14][9]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux54~17_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux54~17_combout ),
	.datac(\cpu|registerFile[14][9]~regout ),
	.datad(\cpu|registerFile[15][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux54~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~18 .lut_mask = 16'hEC64;
defparam \cpu|Mux54~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N22
cycloneii_lcell_comb \cpu|Mux54~19 (
// Equation(s):
// \cpu|Mux54~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux54~16_combout  & (\cpu|Mux54~18_combout )) # (!\cpu|Mux54~16_combout  & ((\cpu|Mux54~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|Mux54~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux54~18_combout ),
	.datac(\cpu|Mux54~11_combout ),
	.datad(\cpu|Mux54~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~19 .lut_mask = 16'hDDA0;
defparam \cpu|Mux54~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N12
cycloneii_lcell_comb \cpu|Mux54~20 (
// Equation(s):
// \cpu|Mux54~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux54~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux54~19_combout ))

	.dataa(\cpu|Mux54~19_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux54~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux54~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux54~20 .lut_mask = 16'hFA0A;
defparam \cpu|Mux54~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N26
cycloneii_lcell_comb \cpu|Mux22~0 (
// Equation(s):
// \cpu|Mux22~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[25][9]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[17][9]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[25][9]~regout ),
	.datad(\cpu|registerFile[17][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~0 .lut_mask = 16'hB9A8;
defparam \cpu|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N28
cycloneii_lcell_comb \cpu|Mux22~1 (
// Equation(s):
// \cpu|Mux22~1_combout  = (\cpu|Mux22~0_combout  & ((\cpu|registerFile[29][9]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux22~0_combout  & (((\cpu|registerFile[21][9]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux22~0_combout ),
	.datab(\cpu|registerFile[29][9]~regout ),
	.datac(\cpu|registerFile[21][9]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~1 .lut_mask = 16'hD8AA;
defparam \cpu|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N8
cycloneii_lcell_comb \cpu|Mux22~2 (
// Equation(s):
// \cpu|Mux22~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[22][9]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[18][9]~regout ))))

	.dataa(\cpu|registerFile[18][9]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[22][9]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~2 .lut_mask = 16'hFC22;
defparam \cpu|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N24
cycloneii_lcell_comb \cpu|Mux22~3 (
// Equation(s):
// \cpu|Mux22~3_combout  = (\cpu|Mux22~2_combout  & (((\cpu|registerFile[30][9]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux22~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|registerFile[26][9]~regout ))))

	.dataa(\cpu|Mux22~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[30][9]~regout ),
	.datad(\cpu|registerFile[26][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux22~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N0
cycloneii_lcell_comb \cpu|Mux22~4 (
// Equation(s):
// \cpu|Mux22~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[20][9]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[16][9]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[16][9]~regout ),
	.datad(\cpu|registerFile[20][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~4 .lut_mask = 16'hBA98;
defparam \cpu|Mux22~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N26
cycloneii_lcell_comb \cpu|Mux22~5 (
// Equation(s):
// \cpu|Mux22~5_combout  = (\cpu|Mux22~4_combout  & (((\cpu|registerFile[28][9]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux22~4_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|registerFile[24][9]~regout ))))

	.dataa(\cpu|Mux22~4_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[28][9]~regout ),
	.datad(\cpu|registerFile[24][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~5 .lut_mask = 16'hE6A2;
defparam \cpu|Mux22~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N16
cycloneii_lcell_comb \cpu|Mux22~6 (
// Equation(s):
// \cpu|Mux22~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|Mux22~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|Mux22~5_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux22~5_combout ),
	.datad(\cpu|Mux22~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~6 .lut_mask = 16'hBA98;
defparam \cpu|Mux22~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N2
cycloneii_lcell_comb \cpu|Mux22~7 (
// Equation(s):
// \cpu|Mux22~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[27][9]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[19][9]~regout ))))

	.dataa(\cpu|registerFile[19][9]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[27][9]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux22~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~7 .lut_mask = 16'hFC22;
defparam \cpu|Mux22~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N20
cycloneii_lcell_comb \cpu|Mux22~8 (
// Equation(s):
// \cpu|Mux22~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux22~7_combout  & ((\cpu|registerFile[31][9]~regout ))) # (!\cpu|Mux22~7_combout  & (\cpu|registerFile[23][9]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux22~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[23][9]~regout ),
	.datac(\cpu|registerFile[31][9]~regout ),
	.datad(\cpu|Mux22~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~8 .lut_mask = 16'hF588;
defparam \cpu|Mux22~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N10
cycloneii_lcell_comb \cpu|Mux22~9 (
// Equation(s):
// \cpu|Mux22~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux22~6_combout  & ((\cpu|Mux22~8_combout ))) # (!\cpu|Mux22~6_combout  & (\cpu|Mux22~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux22~6_combout ))))

	.dataa(\cpu|Mux22~1_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux22~6_combout ),
	.datad(\cpu|Mux22~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~9 .lut_mask = 16'hF838;
defparam \cpu|Mux22~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N14
cycloneii_lcell_comb \cpu|Mux22~12 (
// Equation(s):
// \cpu|Mux22~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[10][9]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|registerFile[8][9]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[10][9]~regout ),
	.datac(\cpu|registerFile[8][9]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux22~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux22~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N20
cycloneii_lcell_comb \cpu|Mux22~13 (
// Equation(s):
// \cpu|Mux22~13_combout  = (\cpu|Mux22~12_combout  & (((\cpu|registerFile[11][9]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux22~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[9][9]~regout )))

	.dataa(\cpu|Mux22~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][9]~regout ),
	.datad(\cpu|registerFile[11][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux22~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N30
cycloneii_lcell_comb \cpu|Mux22~17 (
// Equation(s):
// \cpu|Mux22~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][9]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][9]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][9]~regout ),
	.datad(\cpu|registerFile[13][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux22~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N12
cycloneii_lcell_comb \cpu|Mux22~18 (
// Equation(s):
// \cpu|Mux22~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux22~17_combout  & (\cpu|registerFile[15][9]~regout )) # (!\cpu|Mux22~17_combout  & ((\cpu|registerFile[14][9]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux22~17_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux22~17_combout ),
	.datac(\cpu|registerFile[15][9]~regout ),
	.datad(\cpu|registerFile[14][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~18 .lut_mask = 16'hE6C4;
defparam \cpu|Mux22~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N31
cycloneii_lcell_ff \cpu|registerFile[27][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][8]~regout ));

// Location: LCFF_X37_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[19][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][8]~regout ));

// Location: LCCOMB_X37_Y17_N20
cycloneii_lcell_comb \cpu|Mux55~7 (
// Equation(s):
// \cpu|Mux55~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[27][8]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[19][8]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[27][8]~regout ),
	.datac(\cpu|registerFile[19][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux55~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~7 .lut_mask = 16'hAAD8;
defparam \cpu|Mux55~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N1
cycloneii_lcell_ff \cpu|registerFile[6][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][8]~regout ));

// Location: LCCOMB_X28_Y25_N22
cycloneii_lcell_comb \cpu|Mux55~17 (
// Equation(s):
// \cpu|Mux55~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|registerFile[13][8]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[12][8]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[13][8]~regout ),
	.datad(\cpu|registerFile[12][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux55~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~17 .lut_mask = 16'hB9A8;
defparam \cpu|Mux55~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N14
cycloneii_lcell_comb \cpu|Mux55~18 (
// Equation(s):
// \cpu|Mux55~18_combout  = (\cpu|Mux55~17_combout  & ((\cpu|registerFile[15][8]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux55~17_combout  & (((\cpu|registerFile[14][8]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[15][8]~regout ),
	.datab(\cpu|Mux55~17_combout ),
	.datac(\cpu|registerFile[14][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux55~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~18 .lut_mask = 16'hB8CC;
defparam \cpu|Mux55~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y17_N0
cycloneii_lcell_comb \cpu|Mux23~0 (
// Equation(s):
// \cpu|Mux23~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[21][8]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[17][8]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][8]~regout ),
	.datad(\cpu|registerFile[17][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N12
cycloneii_lcell_comb \cpu|Mux23~1 (
// Equation(s):
// \cpu|Mux23~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux23~0_combout  & (\cpu|registerFile[29][8]~regout )) # (!\cpu|Mux23~0_combout  & ((\cpu|registerFile[25][8]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux23~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux23~0_combout ),
	.datac(\cpu|registerFile[29][8]~regout ),
	.datad(\cpu|registerFile[25][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~1 .lut_mask = 16'hE6C4;
defparam \cpu|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N28
cycloneii_lcell_comb \cpu|Mux23~2 (
// Equation(s):
// \cpu|Mux23~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[26][8]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][8]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[26][8]~regout ),
	.datad(\cpu|registerFile[18][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N12
cycloneii_lcell_comb \cpu|Mux23~3 (
// Equation(s):
// \cpu|Mux23~3_combout  = (\cpu|Mux23~2_combout  & (((\cpu|registerFile[30][8]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux23~2_combout  & (\cpu|registerFile[22][8]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux23~2_combout ),
	.datab(\cpu|registerFile[22][8]~regout ),
	.datac(\cpu|registerFile[30][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~3 .lut_mask = 16'hE4AA;
defparam \cpu|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N26
cycloneii_lcell_comb \cpu|Mux23~4 (
// Equation(s):
// \cpu|Mux23~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[24][8]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[16][8]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[16][8]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[24][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~4 .lut_mask = 16'hCCE2;
defparam \cpu|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N24
cycloneii_lcell_comb \cpu|Mux23~5 (
// Equation(s):
// \cpu|Mux23~5_combout  = (\cpu|Mux23~4_combout  & ((\cpu|registerFile[28][8]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux23~4_combout  & (((\cpu|registerFile[20][8]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux23~4_combout ),
	.datab(\cpu|registerFile[28][8]~regout ),
	.datac(\cpu|registerFile[20][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux23~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~5 .lut_mask = 16'hD8AA;
defparam \cpu|Mux23~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N8
cycloneii_lcell_comb \cpu|Mux23~6 (
// Equation(s):
// \cpu|Mux23~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux23~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux23~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux23~3_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|Mux23~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~6 .lut_mask = 16'hE5E0;
defparam \cpu|Mux23~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N18
cycloneii_lcell_comb \cpu|Mux23~7 (
// Equation(s):
// \cpu|Mux23~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[23][8]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[19][8]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[19][8]~regout ),
	.datac(\cpu|registerFile[23][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux23~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~7 .lut_mask = 16'hFA44;
defparam \cpu|Mux23~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N26
cycloneii_lcell_comb \cpu|Mux23~8 (
// Equation(s):
// \cpu|Mux23~8_combout  = (\cpu|Mux23~7_combout  & (((\cpu|registerFile[31][8]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux23~7_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|registerFile[27][8]~regout ))))

	.dataa(\cpu|Mux23~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[31][8]~regout ),
	.datad(\cpu|registerFile[27][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux23~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~8 .lut_mask = 16'hE6A2;
defparam \cpu|Mux23~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N26
cycloneii_lcell_comb \cpu|Mux23~9 (
// Equation(s):
// \cpu|Mux23~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux23~6_combout  & (\cpu|Mux23~8_combout )) # (!\cpu|Mux23~6_combout  & ((\cpu|Mux23~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|Mux23~6_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux23~6_combout ),
	.datac(\cpu|Mux23~8_combout ),
	.datad(\cpu|Mux23~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~9 .lut_mask = 16'hE6C4;
defparam \cpu|Mux23~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N14
cycloneii_lcell_comb \cpu|Mux23~12 (
// Equation(s):
// \cpu|Mux23~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[5][8]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][8]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[5][8]~regout ),
	.datac(\cpu|registerFile[4][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux23~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux23~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N0
cycloneii_lcell_comb \cpu|Mux23~13 (
// Equation(s):
// \cpu|Mux23~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux23~12_combout  & ((\cpu|registerFile[7][8]~regout ))) # (!\cpu|Mux23~12_combout  & (\cpu|registerFile[6][8]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux23~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux23~12_combout ),
	.datac(\cpu|registerFile[6][8]~regout ),
	.datad(\cpu|registerFile[7][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux23~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux23~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N18
cycloneii_lcell_comb \cpu|Mux23~14 (
// Equation(s):
// \cpu|Mux23~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][8]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][8]~regout ))))

	.dataa(\cpu|registerFile[1][8]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[3][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux23~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~14 .lut_mask = 16'hC088;
defparam \cpu|Mux23~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N18
cycloneii_lcell_comb \cpu|Mux23~15 (
// Equation(s):
// \cpu|Mux23~15_combout  = (\cpu|Mux23~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \cpu|registerFile[2][8]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[2][8]~regout ),
	.datad(\cpu|Mux23~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux23~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N20
cycloneii_lcell_comb \cpu|Mux23~16 (
// Equation(s):
// \cpu|Mux23~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux23~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux23~15_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux23~13_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|Mux23~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~16 .lut_mask = 16'hE5E0;
defparam \cpu|Mux23~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N5
cycloneii_lcell_ff \cpu|registerFile[25][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][7]~regout ));

// Location: LCFF_X29_Y21_N7
cycloneii_lcell_ff \cpu|registerFile[18][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][7]~regout ));

// Location: LCCOMB_X29_Y21_N6
cycloneii_lcell_comb \cpu|Mux56~2 (
// Equation(s):
// \cpu|Mux56~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[26][7]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][7]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[26][7]~regout ),
	.datac(\cpu|registerFile[18][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux56~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux56~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N2
cycloneii_lcell_comb \cpu|Mux56~3 (
// Equation(s):
// \cpu|Mux56~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux56~2_combout  & (\cpu|registerFile[30][7]~regout )) # (!\cpu|Mux56~2_combout  & ((\cpu|registerFile[22][7]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux56~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[30][7]~regout ),
	.datac(\cpu|registerFile[22][7]~regout ),
	.datad(\cpu|Mux56~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux56~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N13
cycloneii_lcell_ff \cpu|registerFile[20][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][7]~regout ));

// Location: LCFF_X32_Y20_N25
cycloneii_lcell_ff \cpu|registerFile[24][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][7]~regout ));

// Location: LCFF_X33_Y20_N13
cycloneii_lcell_ff \cpu|registerFile[16][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][7]~regout ));

// Location: LCCOMB_X33_Y20_N12
cycloneii_lcell_comb \cpu|Mux56~4 (
// Equation(s):
// \cpu|Mux56~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[24][7]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[16][7]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[16][7]~regout ),
	.datad(\cpu|registerFile[24][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux56~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~4 .lut_mask = 16'hDC98;
defparam \cpu|Mux56~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N15
cycloneii_lcell_ff \cpu|registerFile[28][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][7]~regout ));

// Location: LCCOMB_X33_Y20_N14
cycloneii_lcell_comb \cpu|Mux56~5 (
// Equation(s):
// \cpu|Mux56~5_combout  = (\cpu|Mux56~4_combout  & (((\cpu|registerFile[28][7]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|Mux56~4_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|registerFile[20][7]~regout ))))

	.dataa(\cpu|Mux56~4_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[28][7]~regout ),
	.datad(\cpu|registerFile[20][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux56~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~5 .lut_mask = 16'hE6A2;
defparam \cpu|Mux56~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N6
cycloneii_lcell_comb \cpu|Mux56~6 (
// Equation(s):
// \cpu|Mux56~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [21] & (\cpu|Mux56~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux56~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|Mux56~3_combout ),
	.datad(\cpu|Mux56~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~6 .lut_mask = 16'hD9C8;
defparam \cpu|Mux56~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N19
cycloneii_lcell_ff \cpu|registerFile[19][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][7]~regout ));

// Location: LCCOMB_X32_Y20_N18
cycloneii_lcell_comb \cpu|Mux56~7 (
// Equation(s):
// \cpu|Mux56~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[23][7]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][7]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][7]~regout ),
	.datad(\cpu|registerFile[23][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux56~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux56~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N25
cycloneii_lcell_ff \cpu|registerFile[8][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][7]~regout ));

// Location: LCCOMB_X25_Y16_N22
cycloneii_lcell_comb \cpu|Mux56~10 (
// Equation(s):
// \cpu|Mux56~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][7]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[8][7]~regout ))))

	.dataa(\cpu|registerFile[8][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[10][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux56~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux56~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N30
cycloneii_lcell_comb \cpu|Mux56~11 (
// Equation(s):
// \cpu|Mux56~11_combout  = (\cpu|Mux56~10_combout  & (((\cpu|registerFile[11][7]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|Mux56~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|registerFile[9][7]~regout )))

	.dataa(\cpu|Mux56~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[9][7]~regout ),
	.datad(\cpu|registerFile[11][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux56~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~11 .lut_mask = 16'hEA62;
defparam \cpu|Mux56~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y25_N3
cycloneii_lcell_ff \cpu|registerFile[13][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][7]~regout ));

// Location: LCFF_X29_Y25_N29
cycloneii_lcell_ff \cpu|registerFile[12][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][7]~regout ));

// Location: LCCOMB_X28_Y25_N2
cycloneii_lcell_comb \cpu|Mux56~17 (
// Equation(s):
// \cpu|Mux56~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|registerFile[13][7]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[12][7]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[13][7]~regout ),
	.datad(\cpu|registerFile[12][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux56~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~17 .lut_mask = 16'hB9A8;
defparam \cpu|Mux56~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N4
cycloneii_lcell_comb \cpu|Mux24~0 (
// Equation(s):
// \cpu|Mux24~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[25][7]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[17][7]~regout ))))

	.dataa(\cpu|registerFile[17][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[25][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~0 .lut_mask = 16'hFC22;
defparam \cpu|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N12
cycloneii_lcell_comb \cpu|Mux24~4 (
// Equation(s):
// \cpu|Mux24~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[20][7]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[16][7]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[20][7]~regout ),
	.datad(\cpu|registerFile[16][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux24~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux24~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N24
cycloneii_lcell_comb \cpu|Mux24~5 (
// Equation(s):
// \cpu|Mux24~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux24~4_combout  & (\cpu|registerFile[28][7]~regout )) # (!\cpu|Mux24~4_combout  & ((\cpu|registerFile[24][7]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux24~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[28][7]~regout ),
	.datac(\cpu|registerFile[24][7]~regout ),
	.datad(\cpu|Mux24~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux24~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux24~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N24
cycloneii_lcell_comb \cpu|Mux24~12 (
// Equation(s):
// \cpu|Mux24~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[10][7]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|registerFile[8][7]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[10][7]~regout ),
	.datac(\cpu|registerFile[8][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux24~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux24~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N28
cycloneii_lcell_comb \cpu|Mux24~14 (
// Equation(s):
// \cpu|Mux24~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][7]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][7]~regout ))))

	.dataa(\cpu|registerFile[1][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux24~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~14 .lut_mask = 16'hE200;
defparam \cpu|Mux24~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N28
cycloneii_lcell_comb \cpu|Mux24~17 (
// Equation(s):
// \cpu|Mux24~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][7]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][7]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][7]~regout ),
	.datad(\cpu|registerFile[13][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux24~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux24~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N28
cycloneii_lcell_comb \cpu|Mux24~18 (
// Equation(s):
// \cpu|Mux24~18_combout  = (\cpu|Mux24~17_combout  & (((\cpu|registerFile[15][7]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux24~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][7]~regout ))))

	.dataa(\cpu|Mux24~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][7]~regout ),
	.datad(\cpu|registerFile[14][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux24~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux24~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N21
cycloneii_lcell_ff \cpu|registerFile[24][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][6]~regout ));

// Location: LCFF_X32_Y23_N17
cycloneii_lcell_ff \cpu|registerFile[23][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][6]~regout ));

// Location: LCFF_X32_Y20_N31
cycloneii_lcell_ff \cpu|registerFile[19][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][6]~regout ));

// Location: LCCOMB_X32_Y20_N30
cycloneii_lcell_comb \cpu|Mux57~7 (
// Equation(s):
// \cpu|Mux57~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[27][6]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[19][6]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[27][6]~regout ),
	.datac(\cpu|registerFile[19][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux57~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~7 .lut_mask = 16'hAAD8;
defparam \cpu|Mux57~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N28
cycloneii_lcell_comb \cpu|Mux57~8 (
// Equation(s):
// \cpu|Mux57~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux57~7_combout  & (\cpu|registerFile[31][6]~regout )) # (!\cpu|Mux57~7_combout  & ((\cpu|registerFile[23][6]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux57~7_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux57~7_combout ),
	.datac(\cpu|registerFile[31][6]~regout ),
	.datad(\cpu|registerFile[23][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux57~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~8 .lut_mask = 16'hE6C4;
defparam \cpu|Mux57~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y16_N27
cycloneii_lcell_ff \cpu|registerFile[8][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][6]~regout ));

// Location: LCCOMB_X25_Y16_N26
cycloneii_lcell_comb \cpu|Mux57~12 (
// Equation(s):
// \cpu|Mux57~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|registerFile[10][6]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[8][6]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[8][6]~regout ),
	.datad(\cpu|registerFile[10][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux57~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux57~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[3][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][6]~regout ));

// Location: LCFF_X28_Y25_N13
cycloneii_lcell_ff \cpu|registerFile[1][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][6]~regout ));

// Location: LCCOMB_X28_Y25_N12
cycloneii_lcell_comb \cpu|Mux57~14 (
// Equation(s):
// \cpu|Mux57~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][6]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][6]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[3][6]~regout ),
	.datac(\cpu|registerFile[1][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux57~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~14 .lut_mask = 16'h88A0;
defparam \cpu|Mux57~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N30
cycloneii_lcell_comb \cpu|Mux57~15 (
// Equation(s):
// \cpu|Mux57~15_combout  = (\cpu|Mux57~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][6]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][6]~regout ),
	.datad(\cpu|Mux57~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~15 .lut_mask = 16'hFF40;
defparam \cpu|Mux57~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N23
cycloneii_lcell_ff \cpu|registerFile[14][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][6]~regout ));

// Location: LCFF_X28_Y25_N19
cycloneii_lcell_ff \cpu|registerFile[13][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][6]~regout ));

// Location: LCFF_X29_Y25_N15
cycloneii_lcell_ff \cpu|registerFile[12][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][6]~regout ));

// Location: LCCOMB_X28_Y25_N18
cycloneii_lcell_comb \cpu|Mux57~17 (
// Equation(s):
// \cpu|Mux57~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|registerFile[13][6]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|registerFile[12][6]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[12][6]~regout ),
	.datac(\cpu|registerFile[13][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux57~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~17 .lut_mask = 16'hAAE4;
defparam \cpu|Mux57~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N1
cycloneii_lcell_ff \cpu|registerFile[15][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][6]~regout ));

// Location: LCCOMB_X30_Y22_N22
cycloneii_lcell_comb \cpu|Mux57~18 (
// Equation(s):
// \cpu|Mux57~18_combout  = (\cpu|Mux57~17_combout  & ((\cpu|registerFile[15][6]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux57~17_combout  & (((\cpu|registerFile[14][6]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|Mux57~17_combout ),
	.datab(\cpu|registerFile[15][6]~regout ),
	.datac(\cpu|registerFile[14][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux57~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~18 .lut_mask = 16'hD8AA;
defparam \cpu|Mux57~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N20
cycloneii_lcell_comb \cpu|Mux25~4 (
// Equation(s):
// \cpu|Mux25~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[24][6]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[16][6]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[16][6]~regout ),
	.datac(\cpu|registerFile[24][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux25~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~4 .lut_mask = 16'hAAE4;
defparam \cpu|Mux25~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N28
cycloneii_lcell_comb \cpu|Mux25~5 (
// Equation(s):
// \cpu|Mux25~5_combout  = (\cpu|Mux25~4_combout  & ((\cpu|registerFile[28][6]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux25~4_combout  & (((\cpu|registerFile[20][6]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux25~4_combout ),
	.datab(\cpu|registerFile[28][6]~regout ),
	.datac(\cpu|registerFile[20][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux25~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~5 .lut_mask = 16'hD8AA;
defparam \cpu|Mux25~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N16
cycloneii_lcell_comb \cpu|Mux25~7 (
// Equation(s):
// \cpu|Mux25~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[23][6]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[19][6]~regout ))))

	.dataa(\cpu|registerFile[19][6]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux25~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~7 .lut_mask = 16'hFC22;
defparam \cpu|Mux25~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N28
cycloneii_lcell_comb \cpu|Mux25~10 (
// Equation(s):
// \cpu|Mux25~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|registerFile[10][6]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[8][6]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[8][6]~regout ),
	.datac(\cpu|registerFile[10][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux25~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux25~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N8
cycloneii_lcell_comb \cpu|Mux25~14 (
// Equation(s):
// \cpu|Mux25~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][6]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][6]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][6]~regout ),
	.datad(\cpu|registerFile[1][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux25~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~14 .lut_mask = 16'hA280;
defparam \cpu|Mux25~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N14
cycloneii_lcell_comb \cpu|Mux25~17 (
// Equation(s):
// \cpu|Mux25~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][6]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][6]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][6]~regout ),
	.datad(\cpu|registerFile[13][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux25~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux25~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N0
cycloneii_lcell_comb \cpu|Mux25~18 (
// Equation(s):
// \cpu|Mux25~18_combout  = (\cpu|Mux25~17_combout  & (((\cpu|registerFile[15][6]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux25~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][6]~regout ))))

	.dataa(\cpu|Mux25~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][6]~regout ),
	.datad(\cpu|registerFile[14][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux25~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux25~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N17
cycloneii_lcell_ff \cpu|registerFile[21][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][5]~regout ));

// Location: LCFF_X30_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[17][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][5]~regout ));

// Location: LCCOMB_X30_Y17_N18
cycloneii_lcell_comb \cpu|Mux58~0 (
// Equation(s):
// \cpu|Mux58~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[21][5]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[17][5]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[21][5]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux58~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux58~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N11
cycloneii_lcell_ff \cpu|registerFile[19][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][5]~regout ));

// Location: LCCOMB_X32_Y20_N10
cycloneii_lcell_comb \cpu|Mux58~7 (
// Equation(s):
// \cpu|Mux58~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[23][5]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][5]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][5]~regout ),
	.datad(\cpu|registerFile[23][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux58~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux58~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N11
cycloneii_lcell_ff \cpu|registerFile[31][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][5]~regout ));

// Location: LCCOMB_X35_Y18_N10
cycloneii_lcell_comb \cpu|Mux58~8 (
// Equation(s):
// \cpu|Mux58~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux58~7_combout  & ((\cpu|registerFile[31][5]~regout ))) # (!\cpu|Mux58~7_combout  & (\cpu|registerFile[27][5]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux58~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[27][5]~regout ),
	.datac(\cpu|registerFile[31][5]~regout ),
	.datad(\cpu|Mux58~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~8 .lut_mask = 16'hF588;
defparam \cpu|Mux58~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N1
cycloneii_lcell_ff \cpu|registerFile[9][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][5]~regout ));

// Location: LCFF_X25_Y16_N5
cycloneii_lcell_ff \cpu|registerFile[8][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][5]~regout ));

// Location: LCCOMB_X25_Y16_N18
cycloneii_lcell_comb \cpu|Mux58~10 (
// Equation(s):
// \cpu|Mux58~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|registerFile[10][5]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[8][5]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[8][5]~regout ),
	.datac(\cpu|registerFile[10][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux58~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux58~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N27
cycloneii_lcell_ff \cpu|registerFile[11][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][5]~regout ));

// Location: LCCOMB_X31_Y16_N26
cycloneii_lcell_comb \cpu|Mux58~11 (
// Equation(s):
// \cpu|Mux58~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux58~10_combout  & ((\cpu|registerFile[11][5]~regout ))) # (!\cpu|Mux58~10_combout  & (\cpu|registerFile[9][5]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux58~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[9][5]~regout ),
	.datac(\cpu|registerFile[11][5]~regout ),
	.datad(\cpu|Mux58~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~11 .lut_mask = 16'hF588;
defparam \cpu|Mux58~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[5][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][5]~regout ));

// Location: LCFF_X24_Y17_N3
cycloneii_lcell_ff \cpu|registerFile[4][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][5]~regout ));

// Location: LCCOMB_X24_Y17_N2
cycloneii_lcell_comb \cpu|Mux58~12 (
// Equation(s):
// \cpu|Mux58~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[5][5]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][5]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[5][5]~regout ),
	.datac(\cpu|registerFile[4][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux58~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux58~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[3][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][5]~regout ));

// Location: LCFF_X23_Y17_N7
cycloneii_lcell_ff \cpu|registerFile[1][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][5]~regout ));

// Location: LCCOMB_X23_Y17_N6
cycloneii_lcell_comb \cpu|Mux58~14 (
// Equation(s):
// \cpu|Mux58~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][5]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][5]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[3][5]~regout ),
	.datac(\cpu|registerFile[1][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux58~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~14 .lut_mask = 16'hD800;
defparam \cpu|Mux58~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N12
cycloneii_lcell_comb \cpu|Mux58~15 (
// Equation(s):
// \cpu|Mux58~15_combout  = (\cpu|Mux58~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|registerFile[2][5]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux58~14_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|registerFile[2][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux58~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~15 .lut_mask = 16'hCECC;
defparam \cpu|Mux58~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N28
cycloneii_lcell_comb \cpu|Mux26~0 (
// Equation(s):
// \cpu|Mux26~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|registerFile[25][5]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[17][5]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[25][5]~regout ),
	.datad(\cpu|registerFile[17][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N16
cycloneii_lcell_comb \cpu|Mux26~1 (
// Equation(s):
// \cpu|Mux26~1_combout  = (\cpu|Mux26~0_combout  & (((\cpu|registerFile[29][5]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux26~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[21][5]~regout )))

	.dataa(\cpu|Mux26~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][5]~regout ),
	.datad(\cpu|registerFile[29][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~1 .lut_mask = 16'hEA62;
defparam \cpu|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N28
cycloneii_lcell_comb \cpu|Mux26~10 (
// Equation(s):
// \cpu|Mux26~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[5][5]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[4][5]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[4][5]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[5][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux26~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~10 .lut_mask = 16'hCCE2;
defparam \cpu|Mux26~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N4
cycloneii_lcell_comb \cpu|Mux26~12 (
// Equation(s):
// \cpu|Mux26~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[10][5]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|registerFile[8][5]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[10][5]~regout ),
	.datac(\cpu|registerFile[8][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux26~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux26~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N0
cycloneii_lcell_comb \cpu|Mux26~13 (
// Equation(s):
// \cpu|Mux26~13_combout  = (\cpu|Mux26~12_combout  & (((\cpu|registerFile[11][5]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux26~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[9][5]~regout )))

	.dataa(\cpu|Mux26~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][5]~regout ),
	.datad(\cpu|registerFile[11][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux26~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux26~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N20
cycloneii_lcell_comb \cpu|Mux26~14 (
// Equation(s):
// \cpu|Mux26~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][5]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][5]~regout ))))

	.dataa(\cpu|registerFile[1][5]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux26~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~14 .lut_mask = 16'hE200;
defparam \cpu|Mux26~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N15
cycloneii_lcell_ff \cpu|registerFile[22][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|registerFile[22][4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][4]~regout ));

// Location: LCFF_X29_Y21_N27
cycloneii_lcell_ff \cpu|registerFile[18][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][4]~regout ));

// Location: LCCOMB_X29_Y21_N26
cycloneii_lcell_comb \cpu|Mux59~2 (
// Equation(s):
// \cpu|Mux59~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[22][4]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[18][4]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[18][4]~regout ),
	.datad(\cpu|registerFile[22][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux59~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux59~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N18
cycloneii_lcell_comb \cpu|Mux59~4 (
// Equation(s):
// \cpu|Mux59~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[20][4]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[16][4]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[16][4]~regout ),
	.datad(\cpu|registerFile[20][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux59~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~4 .lut_mask = 16'hBA98;
defparam \cpu|Mux59~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N20
cycloneii_lcell_comb \cpu|Mux59~5 (
// Equation(s):
// \cpu|Mux59~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux59~4_combout  & ((\cpu|registerFile[28][4]~regout ))) # (!\cpu|Mux59~4_combout  & (\cpu|registerFile[24][4]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux59~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][4]~regout ),
	.datac(\cpu|registerFile[28][4]~regout ),
	.datad(\cpu|Mux59~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux59~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~5 .lut_mask = 16'hF588;
defparam \cpu|Mux59~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y19_N1
cycloneii_lcell_ff \cpu|registerFile[19][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[4]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][4]~regout ));

// Location: LCFF_X27_Y17_N13
cycloneii_lcell_ff \cpu|registerFile[6][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][4]~regout ));

// Location: LCFF_X23_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[5][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][4]~regout ));

// Location: LCFF_X24_Y17_N7
cycloneii_lcell_ff \cpu|registerFile[4][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][4]~regout ));

// Location: LCCOMB_X23_Y17_N8
cycloneii_lcell_comb \cpu|Mux59~10 (
// Equation(s):
// \cpu|Mux59~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][4]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][4]~regout ))))

	.dataa(\cpu|registerFile[4][4]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[5][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux59~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux59~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N7
cycloneii_lcell_ff \cpu|registerFile[7][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][4]~regout ));

// Location: LCCOMB_X27_Y17_N6
cycloneii_lcell_comb \cpu|Mux59~11 (
// Equation(s):
// \cpu|Mux59~11_combout  = (\cpu|Mux59~10_combout  & (((\cpu|registerFile[7][4]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux59~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[6][4]~regout ))))

	.dataa(\cpu|Mux59~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[7][4]~regout ),
	.datad(\cpu|registerFile[6][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux59~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux59~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N21
cycloneii_lcell_ff \cpu|registerFile[9][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][4]~regout ));

// Location: LCFF_X25_Y16_N31
cycloneii_lcell_ff \cpu|registerFile[8][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][4]~regout ));

// Location: LCCOMB_X25_Y16_N30
cycloneii_lcell_comb \cpu|Mux59~12 (
// Equation(s):
// \cpu|Mux59~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][4]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|registerFile[8][4]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[10][4]~regout ),
	.datac(\cpu|registerFile[8][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux59~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux59~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N15
cycloneii_lcell_ff \cpu|registerFile[11][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][4]~regout ));

// Location: LCCOMB_X31_Y16_N20
cycloneii_lcell_comb \cpu|Mux59~13 (
// Equation(s):
// \cpu|Mux59~13_combout  = (\cpu|Mux59~12_combout  & ((\cpu|registerFile[11][4]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux59~12_combout  & (((\cpu|registerFile[9][4]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|Mux59~12_combout ),
	.datab(\cpu|registerFile[11][4]~regout ),
	.datac(\cpu|registerFile[9][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux59~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~13 .lut_mask = 16'hD8AA;
defparam \cpu|Mux59~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N1
cycloneii_lcell_ff \cpu|registerFile[3][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][4]~regout ));

// Location: LCFF_X23_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[1][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][4]~regout ));

// Location: LCCOMB_X24_Y17_N0
cycloneii_lcell_comb \cpu|Mux59~14 (
// Equation(s):
// \cpu|Mux59~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][4]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][4]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[1][4]~regout ),
	.datac(\cpu|registerFile[3][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux59~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~14 .lut_mask = 16'hE400;
defparam \cpu|Mux59~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N12
cycloneii_lcell_comb \cpu|Mux27~2 (
// Equation(s):
// \cpu|Mux27~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[26][4]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[18][4]~regout ))))

	.dataa(\cpu|registerFile[18][4]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[26][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~2 .lut_mask = 16'hFC22;
defparam \cpu|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N20
cycloneii_lcell_comb \cpu|Mux27~3 (
// Equation(s):
// \cpu|Mux27~3_combout  = (\cpu|Mux27~2_combout  & (((\cpu|registerFile[30][4]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux27~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|registerFile[22][4]~regout ))))

	.dataa(\cpu|Mux27~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[30][4]~regout ),
	.datad(\cpu|registerFile[22][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux27~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux27~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N8
cycloneii_lcell_comb \cpu|Mux27~7 (
// Equation(s):
// \cpu|Mux27~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[23][4]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[19][4]~regout ))))

	.dataa(\cpu|registerFile[19][4]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux27~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~7 .lut_mask = 16'hFC22;
defparam \cpu|Mux27~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N4
cycloneii_lcell_comb \cpu|Mux27~8 (
// Equation(s):
// \cpu|Mux27~8_combout  = (\cpu|Mux27~7_combout  & (((\cpu|registerFile[31][4]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux27~7_combout  & (\cpu|registerFile[27][4]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[27][4]~regout ),
	.datab(\cpu|registerFile[31][4]~regout ),
	.datac(\cpu|Mux27~7_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux27~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~8 .lut_mask = 16'hCAF0;
defparam \cpu|Mux27~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N8
cycloneii_lcell_comb \cpu|Mux27~10 (
// Equation(s):
// \cpu|Mux27~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|registerFile[10][4]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[8][4]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[8][4]~regout ),
	.datac(\cpu|registerFile[10][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux27~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux27~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N14
cycloneii_lcell_comb \cpu|Mux27~11 (
// Equation(s):
// \cpu|Mux27~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux27~10_combout  & ((\cpu|registerFile[11][4]~regout ))) # (!\cpu|Mux27~10_combout  & (\cpu|registerFile[9][4]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux27~10_combout ))))

	.dataa(\cpu|registerFile[9][4]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][4]~regout ),
	.datad(\cpu|Mux27~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~11 .lut_mask = 16'hF388;
defparam \cpu|Mux27~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N6
cycloneii_lcell_comb \cpu|Mux27~12 (
// Equation(s):
// \cpu|Mux27~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[5][4]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][4]~regout )))))

	.dataa(\cpu|registerFile[5][4]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[4][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux27~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux27~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N12
cycloneii_lcell_comb \cpu|Mux27~13 (
// Equation(s):
// \cpu|Mux27~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux27~12_combout  & ((\cpu|registerFile[7][4]~regout ))) # (!\cpu|Mux27~12_combout  & (\cpu|registerFile[6][4]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux27~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux27~12_combout ),
	.datac(\cpu|registerFile[6][4]~regout ),
	.datad(\cpu|registerFile[7][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux27~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux27~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N26
cycloneii_lcell_comb \cpu|Mux27~14 (
// Equation(s):
// \cpu|Mux27~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][4]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][4]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[3][4]~regout ),
	.datac(\cpu|registerFile[1][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux27~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~14 .lut_mask = 16'h88A0;
defparam \cpu|Mux27~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N12
cycloneii_lcell_comb \cpu|Mux27~15 (
// Equation(s):
// \cpu|Mux27~15_combout  = (\cpu|Mux27~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \cpu|registerFile[2][4]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux27~14_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|registerFile[2][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux27~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~15 .lut_mask = 16'hCECC;
defparam \cpu|Mux27~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N18
cycloneii_lcell_comb \cpu|Mux27~16 (
// Equation(s):
// \cpu|Mux27~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|Mux27~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux27~15_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux27~15_combout ),
	.datad(\cpu|Mux27~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~16 .lut_mask = 16'hBA98;
defparam \cpu|Mux27~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N30
cycloneii_lcell_comb \cpu|Mux27~17 (
// Equation(s):
// \cpu|Mux27~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & (\cpu|registerFile[13][4]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[12][4]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[13][4]~regout ),
	.datad(\cpu|registerFile[12][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux27~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux27~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N6
cycloneii_lcell_comb \cpu|Mux27~18 (
// Equation(s):
// \cpu|Mux27~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux27~17_combout  & (\cpu|registerFile[15][4]~regout )) # (!\cpu|Mux27~17_combout  & ((\cpu|registerFile[14][4]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux27~17_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux27~17_combout ),
	.datac(\cpu|registerFile[15][4]~regout ),
	.datad(\cpu|registerFile[14][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux27~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~18 .lut_mask = 16'hE6C4;
defparam \cpu|Mux27~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N4
cycloneii_lcell_comb \cpu|Mux27~19 (
// Equation(s):
// \cpu|Mux27~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux27~16_combout  & ((\cpu|Mux27~18_combout ))) # (!\cpu|Mux27~16_combout  & (\cpu|Mux27~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|Mux27~16_combout ))))

	.dataa(\cpu|Mux27~11_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux27~18_combout ),
	.datad(\cpu|Mux27~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~19 .lut_mask = 16'hF388;
defparam \cpu|Mux27~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[21][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][3]~regout ));

// Location: LCFF_X29_Y17_N15
cycloneii_lcell_ff \cpu|registerFile[22][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][3]~regout ));

// Location: LCFF_X29_Y24_N1
cycloneii_lcell_ff \cpu|registerFile[26][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][3]~regout ));

// Location: LCFF_X29_Y21_N23
cycloneii_lcell_ff \cpu|registerFile[18][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][3]~regout ));

// Location: LCCOMB_X29_Y21_N22
cycloneii_lcell_comb \cpu|Mux60~2 (
// Equation(s):
// \cpu|Mux60~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[26][3]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][3]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[26][3]~regout ),
	.datac(\cpu|registerFile[18][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux60~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux60~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N17
cycloneii_lcell_ff \cpu|registerFile[30][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][3]~regout ));

// Location: LCCOMB_X29_Y21_N10
cycloneii_lcell_comb \cpu|Mux60~3 (
// Equation(s):
// \cpu|Mux60~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux60~2_combout  & ((\cpu|registerFile[30][3]~regout ))) # (!\cpu|Mux60~2_combout  & (\cpu|registerFile[22][3]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux60~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[22][3]~regout ),
	.datac(\cpu|registerFile[30][3]~regout ),
	.datad(\cpu|Mux60~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~3 .lut_mask = 16'hF588;
defparam \cpu|Mux60~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[19][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][3]~regout ));

// Location: LCCOMB_X28_Y24_N16
cycloneii_lcell_comb \cpu|Mux60~7 (
// Equation(s):
// \cpu|Mux60~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[23][3]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[19][3]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[23][3]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux60~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~7 .lut_mask = 16'hCCB8;
defparam \cpu|Mux60~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N10
cycloneii_lcell_comb \cpu|Mux60~8 (
// Equation(s):
// \cpu|Mux60~8_combout  = (\cpu|Mux60~7_combout  & (((\cpu|registerFile[31][3]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|Mux60~7_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|registerFile[27][3]~regout ))))

	.dataa(\cpu|Mux60~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[31][3]~regout ),
	.datad(\cpu|registerFile[27][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux60~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~8 .lut_mask = 16'hE6A2;
defparam \cpu|Mux60~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N31
cycloneii_lcell_ff \cpu|registerFile[5][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][3]~regout ));

// Location: LCFF_X24_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[4][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][3]~regout ));

// Location: LCCOMB_X24_Y17_N18
cycloneii_lcell_comb \cpu|Mux60~12 (
// Equation(s):
// \cpu|Mux60~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[5][3]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][3]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[5][3]~regout ),
	.datac(\cpu|registerFile[4][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux60~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux60~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N12
cycloneii_lcell_comb \cpu|Mux60~14 (
// Equation(s):
// \cpu|Mux60~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][3]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][3]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[1][3]~regout ),
	.datac(\cpu|registerFile[3][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux60~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~14 .lut_mask = 16'hE400;
defparam \cpu|Mux60~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N27
cycloneii_lcell_ff \cpu|registerFile[13][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][3]~regout ));

// Location: LCCOMB_X29_Y24_N26
cycloneii_lcell_comb \cpu|Mux60~17 (
// Equation(s):
// \cpu|Mux60~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|registerFile[13][3]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[12][3]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[13][3]~regout ),
	.datad(\cpu|registerFile[12][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux60~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~17 .lut_mask = 16'hB9A8;
defparam \cpu|Mux60~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N26
cycloneii_lcell_comb \cpu|Mux60~18 (
// Equation(s):
// \cpu|Mux60~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux60~17_combout  & ((\cpu|registerFile[15][3]~regout ))) # (!\cpu|Mux60~17_combout  & (\cpu|registerFile[14][3]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux60~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[14][3]~regout ),
	.datac(\cpu|registerFile[15][3]~regout ),
	.datad(\cpu|Mux60~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~18 .lut_mask = 16'hF588;
defparam \cpu|Mux60~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N20
cycloneii_lcell_comb \cpu|Mux28~0 (
// Equation(s):
// \cpu|Mux28~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[25][3]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[17][3]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[17][3]~regout ),
	.datac(\cpu|registerFile[25][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~0 .lut_mask = 16'hFA44;
defparam \cpu|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N24
cycloneii_lcell_comb \cpu|Mux28~1 (
// Equation(s):
// \cpu|Mux28~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux28~0_combout  & (\cpu|registerFile[29][3]~regout )) # (!\cpu|Mux28~0_combout  & ((\cpu|registerFile[21][3]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux28~0_combout ))))

	.dataa(\cpu|registerFile[29][3]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][3]~regout ),
	.datad(\cpu|Mux28~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N14
cycloneii_lcell_comb \cpu|Mux28~2 (
// Equation(s):
// \cpu|Mux28~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[22][3]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][3]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[22][3]~regout ),
	.datad(\cpu|registerFile[18][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N16
cycloneii_lcell_comb \cpu|Mux28~3 (
// Equation(s):
// \cpu|Mux28~3_combout  = (\cpu|Mux28~2_combout  & (((\cpu|registerFile[30][3]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux28~2_combout  & (\cpu|registerFile[26][3]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|Mux28~2_combout ),
	.datab(\cpu|registerFile[26][3]~regout ),
	.datac(\cpu|registerFile[30][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux28~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~3 .lut_mask = 16'hE4AA;
defparam \cpu|Mux28~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N30
cycloneii_lcell_comb \cpu|Mux28~10 (
// Equation(s):
// \cpu|Mux28~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & (\cpu|registerFile[5][3]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][3]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[5][3]~regout ),
	.datad(\cpu|registerFile[4][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux28~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux28~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N18
cycloneii_lcell_comb \cpu|Mux28~11 (
// Equation(s):
// \cpu|Mux28~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux28~10_combout  & ((\cpu|registerFile[7][3]~regout ))) # (!\cpu|Mux28~10_combout  & (\cpu|registerFile[6][3]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux28~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[6][3]~regout ),
	.datac(\cpu|registerFile[7][3]~regout ),
	.datad(\cpu|Mux28~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~11 .lut_mask = 16'hF588;
defparam \cpu|Mux28~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N29
cycloneii_lcell_ff \cpu|registerFile[26][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][2]~regout ));

// Location: LCFF_X30_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[22][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][2]~regout ));

// Location: LCFF_X29_Y21_N13
cycloneii_lcell_ff \cpu|registerFile[18][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][2]~regout ));

// Location: LCCOMB_X29_Y21_N12
cycloneii_lcell_comb \cpu|Mux61~2 (
// Equation(s):
// \cpu|Mux61~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[22][2]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[18][2]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[22][2]~regout ),
	.datac(\cpu|registerFile[18][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux61~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux61~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N31
cycloneii_lcell_ff \cpu|registerFile[30][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][2]~regout ));

// Location: LCCOMB_X29_Y21_N30
cycloneii_lcell_comb \cpu|Mux61~3 (
// Equation(s):
// \cpu|Mux61~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux61~2_combout  & ((\cpu|registerFile[30][2]~regout ))) # (!\cpu|Mux61~2_combout  & (\cpu|registerFile[26][2]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux61~2_combout ))))

	.dataa(\cpu|registerFile[26][2]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[30][2]~regout ),
	.datad(\cpu|Mux61~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~3 .lut_mask = 16'hF388;
defparam \cpu|Mux61~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y20_N17
cycloneii_lcell_ff \cpu|registerFile[24][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][2]~regout ));

// Location: LCFF_X30_Y20_N27
cycloneii_lcell_ff \cpu|registerFile[20][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][2]~regout ));

// Location: LCFF_X23_Y20_N21
cycloneii_lcell_ff \cpu|registerFile[16][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[2]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][2]~regout ));

// Location: LCCOMB_X30_Y20_N26
cycloneii_lcell_comb \cpu|Mux61~4 (
// Equation(s):
// \cpu|Mux61~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[20][2]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[16][2]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[20][2]~regout ),
	.datad(\cpu|registerFile[16][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux61~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux61~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y19_N25
cycloneii_lcell_ff \cpu|registerFile[28][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][2]~regout ));

// Location: LCCOMB_X23_Y19_N24
cycloneii_lcell_comb \cpu|Mux61~5 (
// Equation(s):
// \cpu|Mux61~5_combout  = (\cpu|Mux61~4_combout  & (((\cpu|registerFile[28][2]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|Mux61~4_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|registerFile[24][2]~regout ))))

	.dataa(\cpu|Mux61~4_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[28][2]~regout ),
	.datad(\cpu|registerFile[24][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux61~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~5 .lut_mask = 16'hE6A2;
defparam \cpu|Mux61~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N16
cycloneii_lcell_comb \cpu|Mux61~6 (
// Equation(s):
// \cpu|Mux61~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux61~3_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|Mux61~5_combout ))))

	.dataa(\cpu|Mux61~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux61~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~6 .lut_mask = 16'hCBC8;
defparam \cpu|Mux61~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[6][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][2]~regout ));

// Location: LCCOMB_X24_Y17_N16
cycloneii_lcell_comb \cpu|Mux61~14 (
// Equation(s):
// \cpu|Mux61~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][2]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][2]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[1][2]~regout ),
	.datac(\cpu|registerFile[3][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux61~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~14 .lut_mask = 16'hE400;
defparam \cpu|Mux61~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N16
cycloneii_lcell_comb \cpu|Mux61~15 (
// Equation(s):
// \cpu|Mux61~15_combout  = (\cpu|Mux61~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[2][2]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux61~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux61~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~15 .lut_mask = 16'hAAEA;
defparam \cpu|Mux61~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N19
cycloneii_lcell_ff \cpu|registerFile[14][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][2]~regout ));

// Location: LCFF_X29_Y24_N23
cycloneii_lcell_ff \cpu|registerFile[13][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][2]~regout ));

// Location: LCFF_X29_Y16_N27
cycloneii_lcell_ff \cpu|registerFile[12][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][2]~regout ));

// Location: LCCOMB_X29_Y16_N26
cycloneii_lcell_comb \cpu|Mux61~17 (
// Equation(s):
// \cpu|Mux61~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & ((\cpu|registerFile[13][2]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[12][2]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[12][2]~regout ),
	.datad(\cpu|registerFile[13][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux61~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~17 .lut_mask = 16'hDC98;
defparam \cpu|Mux61~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N21
cycloneii_lcell_ff \cpu|registerFile[15][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][2]~regout ));

// Location: LCCOMB_X30_Y22_N18
cycloneii_lcell_comb \cpu|Mux61~18 (
// Equation(s):
// \cpu|Mux61~18_combout  = (\cpu|Mux61~17_combout  & ((\cpu|registerFile[15][2]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux61~17_combout  & (((\cpu|registerFile[14][2]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[15][2]~regout ),
	.datab(\cpu|Mux61~17_combout ),
	.datac(\cpu|registerFile[14][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux61~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~18 .lut_mask = 16'hB8CC;
defparam \cpu|Mux61~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N28
cycloneii_lcell_comb \cpu|Mux29~2 (
// Equation(s):
// \cpu|Mux29~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[26][2]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[18][2]~regout ))))

	.dataa(\cpu|registerFile[18][2]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[26][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~2 .lut_mask = 16'hFC22;
defparam \cpu|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N8
cycloneii_lcell_comb \cpu|Mux29~3 (
// Equation(s):
// \cpu|Mux29~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux29~2_combout  & (\cpu|registerFile[30][2]~regout )) # (!\cpu|Mux29~2_combout  & ((\cpu|registerFile[22][2]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux29~2_combout ))))

	.dataa(\cpu|registerFile[30][2]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[22][2]~regout ),
	.datad(\cpu|Mux29~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux29~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N16
cycloneii_lcell_comb \cpu|Mux29~4 (
// Equation(s):
// \cpu|Mux29~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[24][2]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[16][2]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[24][2]~regout ),
	.datad(\cpu|registerFile[16][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux29~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux29~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N2
cycloneii_lcell_comb \cpu|Mux29~5 (
// Equation(s):
// \cpu|Mux29~5_combout  = (\cpu|Mux29~4_combout  & ((\cpu|registerFile[28][2]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux29~4_combout  & (((\cpu|registerFile[20][2]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[28][2]~regout ),
	.datab(\cpu|registerFile[20][2]~regout ),
	.datac(\cpu|Mux29~4_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux29~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~5 .lut_mask = 16'hACF0;
defparam \cpu|Mux29~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N4
cycloneii_lcell_comb \cpu|Mux29~6 (
// Equation(s):
// \cpu|Mux29~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & (\cpu|Mux29~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux29~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|Mux29~3_combout ),
	.datad(\cpu|Mux29~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~6 .lut_mask = 16'hD9C8;
defparam \cpu|Mux29~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N18
cycloneii_lcell_comb \cpu|Mux29~10 (
// Equation(s):
// \cpu|Mux29~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][2]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][2]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][2]~regout ),
	.datad(\cpu|registerFile[8][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux29~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux29~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N22
cycloneii_lcell_comb \cpu|Mux29~12 (
// Equation(s):
// \cpu|Mux29~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[5][2]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[4][2]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[4][2]~regout ),
	.datad(\cpu|registerFile[5][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux29~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux29~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N16
cycloneii_lcell_comb \cpu|Mux29~13 (
// Equation(s):
// \cpu|Mux29~13_combout  = (\cpu|Mux29~12_combout  & (((\cpu|registerFile[7][2]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux29~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[6][2]~regout )))

	.dataa(\cpu|Mux29~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[6][2]~regout ),
	.datad(\cpu|registerFile[7][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux29~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux29~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N22
cycloneii_lcell_comb \cpu|Mux29~17 (
// Equation(s):
// \cpu|Mux29~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & (\cpu|registerFile[13][2]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[12][2]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[13][2]~regout ),
	.datad(\cpu|registerFile[12][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux29~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux29~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N20
cycloneii_lcell_comb \cpu|Mux29~18 (
// Equation(s):
// \cpu|Mux29~18_combout  = (\cpu|Mux29~17_combout  & (((\cpu|registerFile[15][2]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux29~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][2]~regout ))))

	.dataa(\cpu|Mux29~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][2]~regout ),
	.datad(\cpu|registerFile[14][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux29~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux29~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N13
cycloneii_lcell_ff \cpu|registerFile[25][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][1]~regout ));

// Location: LCFF_X31_Y17_N5
cycloneii_lcell_ff \cpu|registerFile[21][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][1]~regout ));

// Location: LCFF_X31_Y17_N23
cycloneii_lcell_ff \cpu|registerFile[17][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][1]~regout ));

// Location: LCCOMB_X31_Y17_N22
cycloneii_lcell_comb \cpu|Mux62~0 (
// Equation(s):
// \cpu|Mux62~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[21][1]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[17][1]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[21][1]~regout ),
	.datac(\cpu|registerFile[17][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux62~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~0 .lut_mask = 16'hEE50;
defparam \cpu|Mux62~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N11
cycloneii_lcell_ff \cpu|registerFile[29][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][1]~regout ));

// Location: LCCOMB_X30_Y20_N22
cycloneii_lcell_comb \cpu|Mux62~1 (
// Equation(s):
// \cpu|Mux62~1_combout  = (\cpu|Mux62~0_combout  & (((\cpu|registerFile[29][1]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux62~0_combout  & (\cpu|registerFile[25][1]~regout  & 
// (\ram_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|registerFile[25][1]~regout ),
	.datab(\cpu|Mux62~0_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|registerFile[29][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux62~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~1 .lut_mask = 16'hEC2C;
defparam \cpu|Mux62~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N24
cycloneii_lcell_comb \cpu|Mux62~2 (
// Equation(s):
// \cpu|Mux62~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|registerFile[26][1]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|registerFile[18][1]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[18][1]~regout ),
	.datac(\cpu|registerFile[26][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux62~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux62~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N4
cycloneii_lcell_comb \cpu|Mux62~3 (
// Equation(s):
// \cpu|Mux62~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux62~2_combout  & (\cpu|registerFile[30][1]~regout )) # (!\cpu|Mux62~2_combout  & ((\cpu|registerFile[22][1]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux62~2_combout ))))

	.dataa(\cpu|registerFile[30][1]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][1]~regout ),
	.datad(\cpu|Mux62~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux62~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N9
cycloneii_lcell_ff \cpu|registerFile[20][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][1]~regout ));

// Location: LCFF_X23_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[24][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][1]~regout ));

// Location: LCFF_X31_Y19_N23
cycloneii_lcell_ff \cpu|registerFile[16][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][1]~regout ));

// Location: LCCOMB_X31_Y19_N22
cycloneii_lcell_comb \cpu|Mux62~4 (
// Equation(s):
// \cpu|Mux62~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[24][1]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[16][1]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][1]~regout ),
	.datac(\cpu|registerFile[16][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux62~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux62~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N9
cycloneii_lcell_ff \cpu|registerFile[28][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][1]~regout ));

// Location: LCCOMB_X31_Y19_N8
cycloneii_lcell_comb \cpu|Mux62~5 (
// Equation(s):
// \cpu|Mux62~5_combout  = (\cpu|Mux62~4_combout  & (((\cpu|registerFile[28][1]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux62~4_combout  & (\cpu|registerFile[20][1]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|registerFile[20][1]~regout ),
	.datab(\cpu|Mux62~4_combout ),
	.datac(\cpu|registerFile[28][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux62~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~5 .lut_mask = 16'hE2CC;
defparam \cpu|Mux62~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N10
cycloneii_lcell_comb \cpu|Mux62~6 (
// Equation(s):
// \cpu|Mux62~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux62~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux62~5_combout )))))

	.dataa(\cpu|Mux62~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux62~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux62~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N8
cycloneii_lcell_comb \cpu|Mux62~7 (
// Equation(s):
// \cpu|Mux62~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[23][1]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[19][1]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[23][1]~regout ),
	.datac(\cpu|registerFile[19][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux62~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~7 .lut_mask = 16'hAAD8;
defparam \cpu|Mux62~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y24_N18
cycloneii_lcell_comb \cpu|Mux62~8 (
// Equation(s):
// \cpu|Mux62~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux62~7_combout  & ((\cpu|registerFile[31][1]~regout ))) # (!\cpu|Mux62~7_combout  & (\cpu|registerFile[27][1]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux62~7_combout ))))

	.dataa(\cpu|registerFile[27][1]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[31][1]~regout ),
	.datad(\cpu|Mux62~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~8 .lut_mask = 16'hF388;
defparam \cpu|Mux62~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N12
cycloneii_lcell_comb \cpu|Mux62~9 (
// Equation(s):
// \cpu|Mux62~9_combout  = (\cpu|Mux62~6_combout  & (((\cpu|Mux62~8_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|Mux62~6_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux62~1_combout ))))

	.dataa(\cpu|Mux62~6_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux62~8_combout ),
	.datad(\cpu|Mux62~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~9 .lut_mask = 16'hE6A2;
defparam \cpu|Mux62~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N21
cycloneii_lcell_ff \cpu|registerFile[8][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][1]~regout ));

// Location: LCCOMB_X27_Y16_N24
cycloneii_lcell_comb \cpu|Mux62~10 (
// Equation(s):
// \cpu|Mux62~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|registerFile[10][1]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[8][1]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[8][1]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[10][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux62~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~10 .lut_mask = 16'hCCE2;
defparam \cpu|Mux62~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N1
cycloneii_lcell_ff \cpu|registerFile[1][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[1]~27_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][1]~regout ));

// Location: LCCOMB_X30_Y20_N12
cycloneii_lcell_comb \cpu|Mux30~0 (
// Equation(s):
// \cpu|Mux30~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[25][1]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[17][1]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[17][1]~regout ),
	.datac(\cpu|registerFile[25][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~0 .lut_mask = 16'hFA44;
defparam \cpu|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N10
cycloneii_lcell_comb \cpu|Mux30~1 (
// Equation(s):
// \cpu|Mux30~1_combout  = (\cpu|Mux30~0_combout  & (((\cpu|registerFile[29][1]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux30~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|registerFile[21][1]~regout ))))

	.dataa(\cpu|Mux30~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[29][1]~regout ),
	.datad(\cpu|registerFile[21][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~1 .lut_mask = 16'hE6A2;
defparam \cpu|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N8
cycloneii_lcell_comb \cpu|Mux30~4 (
// Equation(s):
// \cpu|Mux30~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[20][1]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[16][1]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[16][1]~regout ),
	.datac(\cpu|registerFile[20][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux30~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~4 .lut_mask = 16'hAAE4;
defparam \cpu|Mux30~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y24_N16
cycloneii_lcell_comb \cpu|Mux30~5 (
// Equation(s):
// \cpu|Mux30~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux30~4_combout  & (\cpu|registerFile[28][1]~regout )) # (!\cpu|Mux30~4_combout  & ((\cpu|registerFile[24][1]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux30~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[28][1]~regout ),
	.datac(\cpu|registerFile[24][1]~regout ),
	.datad(\cpu|Mux30~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux30~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N20
cycloneii_lcell_comb \cpu|Mux30~12 (
// Equation(s):
// \cpu|Mux30~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][1]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[8][1]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[8][1]~regout ),
	.datad(\cpu|registerFile[10][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux30~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux30~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N4
cycloneii_lcell_comb \cpu|Mux30~14 (
// Equation(s):
// \cpu|Mux30~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][1]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][1]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[1][1]~regout ),
	.datac(\cpu|registerFile[3][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux30~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~14 .lut_mask = 16'hA088;
defparam \cpu|Mux30~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y16_N10
cycloneii_lcell_comb \cpu|Mux30~15 (
// Equation(s):
// \cpu|Mux30~15_combout  = (\cpu|Mux30~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \cpu|registerFile[2][1]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[2][1]~regout ),
	.datad(\cpu|Mux30~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux30~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y16_N30
cycloneii_lcell_comb \cpu|Mux30~17 (
// Equation(s):
// \cpu|Mux30~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & ((\cpu|registerFile[13][1]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[12][1]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[12][1]~regout ),
	.datad(\cpu|registerFile[13][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux30~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~17 .lut_mask = 16'hDC98;
defparam \cpu|Mux30~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N14
cycloneii_lcell_comb \cpu|Mux30~18 (
// Equation(s):
// \cpu|Mux30~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux30~17_combout  & ((\cpu|registerFile[15][1]~regout ))) # (!\cpu|Mux30~17_combout  & (\cpu|registerFile[14][1]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux30~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[14][1]~regout ),
	.datac(\cpu|registerFile[15][1]~regout ),
	.datad(\cpu|Mux30~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~18 .lut_mask = 16'hF588;
defparam \cpu|Mux30~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N6
cycloneii_lcell_comb \cpu|mem_wmask[0]~0 (
// Equation(s):
// \cpu|mem_wmask[0]~0_combout  = (\cpu|Add7~2_combout  & (((!\cpu|Equal11~0_combout  & !\cpu|Equal12~0_combout )))) # (!\cpu|Add7~2_combout  & (((!\cpu|Equal11~0_combout )) # (!\cpu|Add7~0_combout )))

	.dataa(\cpu|Add7~0_combout ),
	.datab(\cpu|Add7~2_combout ),
	.datac(\cpu|Equal11~0_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wmask[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wmask[0]~0 .lut_mask = 16'h131F;
defparam \cpu|mem_wmask[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N12
cycloneii_lcell_comb \cpu|mem_wmask[0]~1 (
// Equation(s):
// \cpu|mem_wmask[0]~1_combout  = (\cpu|state [2] & (\cpu|Equal2~5_combout  & \cpu|mem_wmask[0]~0_combout ))

	.dataa(vcc),
	.datab(\cpu|state [2]),
	.datac(\cpu|Equal2~5_combout ),
	.datad(\cpu|mem_wmask[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wmask[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wmask[0]~1 .lut_mask = 16'hC000;
defparam \cpu|mem_wmask[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N12
cycloneii_lcell_comb \cpu|loadstore_addr~2 (
// Equation(s):
// \cpu|loadstore_addr~2_combout  = (\cpu|instr [5] & ((\cpu|instr [9]))) # (!\cpu|instr [5] & (\cpu|instr [22]))

	.dataa(\cpu|instr [22]),
	.datab(vcc),
	.datac(\cpu|instr [9]),
	.datad(\cpu|instr [5]),
	.cin(gnd),
	.combout(\cpu|loadstore_addr~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|loadstore_addr~2 .lut_mask = 16'hF0AA;
defparam \cpu|loadstore_addr~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N18
cycloneii_lcell_comb \cpu|loadstore_addr~3 (
// Equation(s):
// \cpu|loadstore_addr~3_combout  = (\cpu|instr [5] & (\cpu|instr [10])) # (!\cpu|instr [5] & ((\cpu|instr [23])))

	.dataa(\cpu|instr [5]),
	.datab(vcc),
	.datac(\cpu|instr [10]),
	.datad(\cpu|instr [23]),
	.cin(gnd),
	.combout(\cpu|loadstore_addr~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|loadstore_addr~3 .lut_mask = 16'hF5A0;
defparam \cpu|loadstore_addr~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N18
cycloneii_lcell_comb \cpu|loadstore_addr~4 (
// Equation(s):
// \cpu|loadstore_addr~4_combout  = (\cpu|instr [5] & ((\cpu|instr [11]))) # (!\cpu|instr [5] & (\cpu|instr [24]))

	.dataa(vcc),
	.datab(\cpu|instr [24]),
	.datac(\cpu|instr [11]),
	.datad(\cpu|instr [5]),
	.cin(gnd),
	.combout(\cpu|loadstore_addr~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|loadstore_addr~4 .lut_mask = 16'hF0CC;
defparam \cpu|loadstore_addr~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N24
cycloneii_lcell_comb \cpu|ShiftLeft0~4 (
// Equation(s):
// \cpu|ShiftLeft0~4_combout  = (!\cpu|instr [14] & !\cpu|instr [13])

	.dataa(vcc),
	.datab(\cpu|instr [14]),
	.datac(\cpu|instr [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|ShiftLeft0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft0~4 .lut_mask = 16'h0303;
defparam \cpu|ShiftLeft0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N6
cycloneii_lcell_comb \cpu|Equal10~0 (
// Equation(s):
// \cpu|Equal10~0_combout  = (!\cpu|Add2~14_combout  & (!\cpu|Add2~12_combout  & (!\cpu|Add2~8_combout  & !\cpu|Add2~10_combout )))

	.dataa(\cpu|Add2~14_combout ),
	.datab(\cpu|Add2~12_combout ),
	.datac(\cpu|Add2~8_combout ),
	.datad(\cpu|Add2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~0 .lut_mask = 16'h0001;
defparam \cpu|Equal10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N6
cycloneii_lcell_comb \cpu|Equal10~6 (
// Equation(s):
// \cpu|Equal10~6_combout  = (!\cpu|Add2~38_combout  & (!\cpu|Add2~40_combout  & (!\cpu|Add2~42_combout  & !\cpu|Add2~44_combout )))

	.dataa(\cpu|Add2~38_combout ),
	.datab(\cpu|Add2~40_combout ),
	.datac(\cpu|Add2~42_combout ),
	.datad(\cpu|Add2~44_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~6 .lut_mask = 16'h0001;
defparam \cpu|Equal10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N18
cycloneii_lcell_comb \cpu|jumpToPCplusImm~1 (
// Equation(s):
// \cpu|jumpToPCplusImm~1_combout  = (\cpu|Add2~64_combout  & ((\cpu|instr [13]) # ((\cpu|aluIn2[31]~2_combout ) # (!\cpu|rs1 [31])))) # (!\cpu|Add2~64_combout  & (!\cpu|instr [13] & (!\cpu|rs1 [31] & \cpu|aluIn2[31]~2_combout )))

	.dataa(\cpu|Add2~64_combout ),
	.datab(\cpu|instr [13]),
	.datac(\cpu|rs1 [31]),
	.datad(\cpu|aluIn2[31]~2_combout ),
	.cin(gnd),
	.combout(\cpu|jumpToPCplusImm~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|jumpToPCplusImm~1 .lut_mask = 16'hAB8A;
defparam \cpu|jumpToPCplusImm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N20
cycloneii_lcell_comb \cpu|jumpToPCplusImm~2 (
// Equation(s):
// \cpu|jumpToPCplusImm~2_combout  = (\cpu|instr [14] & (\cpu|instr [12] $ (!\cpu|jumpToPCplusImm~1_combout )))

	.dataa(\cpu|instr [12]),
	.datab(vcc),
	.datac(\cpu|instr [14]),
	.datad(\cpu|jumpToPCplusImm~1_combout ),
	.cin(gnd),
	.combout(\cpu|jumpToPCplusImm~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|jumpToPCplusImm~2 .lut_mask = 16'hA050;
defparam \cpu|jumpToPCplusImm~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N24
cycloneii_lcell_comb \cpu|mem_wdata[26]~9 (
// Equation(s):
// \cpu|mem_wdata[26]~9_combout  = (!\cpu|Add7~0_combout  & ((\cpu|Add7~2_combout  & ((\cpu|rs2 [10]))) # (!\cpu|Add7~2_combout  & (\cpu|rs2 [26]))))

	.dataa(\cpu|rs2 [26]),
	.datab(\cpu|Add7~0_combout ),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|rs2 [10]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[26]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[26]~9 .lut_mask = 16'h3202;
defparam \cpu|mem_wdata[26]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N20
cycloneii_lcell_comb \cpu|mem_wdata[29]~21 (
// Equation(s):
// \cpu|mem_wdata[29]~21_combout  = (!\cpu|Add7~0_combout  & ((\cpu|Add7~2_combout  & (\cpu|rs2 [13])) # (!\cpu|Add7~2_combout  & ((\cpu|rs2 [29])))))

	.dataa(\cpu|rs2 [13]),
	.datab(\cpu|rs2 [29]),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|Add7~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wdata[29]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[29]~21 .lut_mask = 16'h00AC;
defparam \cpu|mem_wdata[29]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N10
cycloneii_lcell_comb \cpu|mem_wdata[30]~25 (
// Equation(s):
// \cpu|mem_wdata[30]~25_combout  = (!\cpu|Add7~0_combout  & ((\cpu|Add7~2_combout  & (\cpu|rs2 [14])) # (!\cpu|Add7~2_combout  & ((\cpu|rs2 [30])))))

	.dataa(\cpu|Add7~0_combout ),
	.datab(\cpu|Add7~2_combout ),
	.datac(\cpu|rs2 [14]),
	.datad(\cpu|rs2 [30]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[30]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[30]~25 .lut_mask = 16'h5140;
defparam \cpu|mem_wdata[30]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N12
cycloneii_lcell_comb \cpu|aluShamt[1]~2 (
// Equation(s):
// \cpu|aluShamt[1]~2_combout  = (\cpu|WideOr0~combout  & (((\cpu|aluReg~38_combout  & \cpu|aluIn2[1]~32_combout )))) # (!\cpu|WideOr0~combout  & (\cpu|Add4~2_combout ))

	.dataa(\cpu|Add4~2_combout ),
	.datab(\cpu|WideOr0~combout ),
	.datac(\cpu|aluReg~38_combout ),
	.datad(\cpu|aluIn2[1]~32_combout ),
	.cin(gnd),
	.combout(\cpu|aluShamt[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluShamt[1]~2 .lut_mask = 16'hE222;
defparam \cpu|aluShamt[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N20
cycloneii_lcell_comb \cpu|writeBackData[31]~110 (
// Equation(s):
// \cpu|writeBackData[31]~110_combout  = (\cpu|ShiftLeft0~3_combout  & (!\cpu|ShiftLeft0~0_combout  & (\cpu|rs1 [31] $ (\cpu|aluIn2[31]~2_combout )))) # (!\cpu|ShiftLeft0~3_combout  & (((\cpu|rs1 [31]) # (\cpu|aluIn2[31]~2_combout ))))

	.dataa(\cpu|ShiftLeft0~0_combout ),
	.datab(\cpu|ShiftLeft0~3_combout ),
	.datac(\cpu|rs1 [31]),
	.datad(\cpu|aluIn2[31]~2_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[31]~110_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[31]~110 .lut_mask = 16'h3770;
defparam \cpu|writeBackData[31]~110 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N18
cycloneii_lcell_comb \cpu|writeBackData[31]~111 (
// Equation(s):
// \cpu|writeBackData[31]~111_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~62_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[31]~62_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[31]~62_combout ))))

	.dataa(\cpu|Add2~62_combout ),
	.datab(\cpu|instr [5]),
	.datac(\cpu|instr [30]),
	.datad(\cpu|aluPlus[31]~62_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[31]~111_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[31]~111 .lut_mask = 16'hBF80;
defparam \cpu|writeBackData[31]~111 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N4
cycloneii_lcell_comb \cpu|writeBackData[31]~112 (
// Equation(s):
// \cpu|writeBackData[31]~112_combout  = (\cpu|aluReg [31] & ((\cpu|Equal12~0_combout ) # ((\cpu|writeBackData[31]~111_combout  & !\cpu|ShiftLeft0~1_combout )))) # (!\cpu|aluReg [31] & (\cpu|writeBackData[31]~111_combout  & (!\cpu|ShiftLeft0~1_combout )))

	.dataa(\cpu|aluReg [31]),
	.datab(\cpu|writeBackData[31]~111_combout ),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[31]~112_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[31]~112 .lut_mask = 16'hAE0C;
defparam \cpu|writeBackData[31]~112 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N18
cycloneii_lcell_comb \cpu|writeBackData[31]~113 (
// Equation(s):
// \cpu|writeBackData[31]~113_combout  = (\cpu|instr [14] & (\cpu|instr [13] & (\cpu|rs1 [31] & \cpu|instr [12])))

	.dataa(\cpu|instr [14]),
	.datab(\cpu|instr [13]),
	.datac(\cpu|rs1 [31]),
	.datad(\cpu|instr [12]),
	.cin(gnd),
	.combout(\cpu|writeBackData[31]~113_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[31]~113 .lut_mask = 16'h8000;
defparam \cpu|writeBackData[31]~113 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N30
cycloneii_lcell_comb \cpu|writeBackData[31]~114 (
// Equation(s):
// \cpu|writeBackData[31]~114_combout  = (\cpu|writeBackData[31]~110_combout ) # ((\cpu|writeBackData[31]~112_combout ) # ((\cpu|writeBackData[31]~113_combout  & \cpu|aluIn2[31]~2_combout )))

	.dataa(\cpu|writeBackData[31]~113_combout ),
	.datab(\cpu|aluIn2[31]~2_combout ),
	.datac(\cpu|writeBackData[31]~110_combout ),
	.datad(\cpu|writeBackData[31]~112_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[31]~114_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[31]~114 .lut_mask = 16'hFFF8;
defparam \cpu|writeBackData[31]~114 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N10
cycloneii_lcell_comb \cpu|writeBackData[30]~120 (
// Equation(s):
// \cpu|writeBackData[30]~120_combout  = (\cpu|instr [30] & ((\cpu|instr [5] & (\cpu|Add2~60_combout )) # (!\cpu|instr [5] & ((\cpu|aluPlus[30]~60_combout ))))) # (!\cpu|instr [30] & (((\cpu|aluPlus[30]~60_combout ))))

	.dataa(\cpu|instr [30]),
	.datab(\cpu|instr [5]),
	.datac(\cpu|Add2~60_combout ),
	.datad(\cpu|aluPlus[30]~60_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[30]~120_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[30]~120 .lut_mask = 16'hF780;
defparam \cpu|writeBackData[30]~120 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N12
cycloneii_lcell_comb \cpu|writeBackData[30]~121 (
// Equation(s):
// \cpu|writeBackData[30]~121_combout  = (\cpu|Equal12~0_combout  & ((\cpu|aluReg [30]) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|writeBackData[30]~120_combout )))) # (!\cpu|Equal12~0_combout  & (((!\cpu|ShiftLeft0~1_combout  & 
// \cpu|writeBackData[30]~120_combout ))))

	.dataa(\cpu|Equal12~0_combout ),
	.datab(\cpu|aluReg [30]),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|writeBackData[30]~120_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[30]~121_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[30]~121 .lut_mask = 16'h8F88;
defparam \cpu|writeBackData[30]~121 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N12
cycloneii_lcell_comb \cpu|writeBackData[29]~127 (
// Equation(s):
// \cpu|writeBackData[29]~127_combout  = (\cpu|ShiftLeft0~3_combout  & (\cpu|aluIn2[29]~4_combout  & (\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [29]))) # (!\cpu|ShiftLeft0~3_combout  & ((\cpu|aluIn2[29]~4_combout ) # ((\cpu|rs1 [29]))))

	.dataa(\cpu|ShiftLeft0~3_combout ),
	.datab(\cpu|aluIn2[29]~4_combout ),
	.datac(\cpu|ShiftLeft0~2_combout ),
	.datad(\cpu|rs1 [29]),
	.cin(gnd),
	.combout(\cpu|writeBackData[29]~127_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[29]~127 .lut_mask = 16'hD544;
defparam \cpu|writeBackData[29]~127 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N18
cycloneii_lcell_comb \cpu|writeBackData[28]~132 (
// Equation(s):
// \cpu|writeBackData[28]~132_combout  = (\cpu|Equal4~5_combout  & ((\cpu|cycles [28]) # ((\cpu|instr [28] & \cpu|Equal6~0_combout )))) # (!\cpu|Equal4~5_combout  & (((\cpu|instr [28] & \cpu|Equal6~0_combout ))))

	.dataa(\cpu|Equal4~5_combout ),
	.datab(\cpu|cycles [28]),
	.datac(\cpu|instr [28]),
	.datad(\cpu|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[28]~132_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[28]~132 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[28]~132 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N10
cycloneii_lcell_comb \cpu|writeBackData[28]~133 (
// Equation(s):
// \cpu|writeBackData[28]~133_combout  = (\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [28])

	.dataa(\cpu|instr [13]),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [28]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|writeBackData[28]~133_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[28]~133 .lut_mask = 16'hA0A0;
defparam \cpu|writeBackData[28]~133 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N12
cycloneii_lcell_comb \cpu|writeBackData[28]~134 (
// Equation(s):
// \cpu|writeBackData[28]~134_combout  = (\cpu|writeBackData[28]~132_combout ) # ((\cpu|Equal0~1_combout  & ((\cpu|writeBackData[28]~133_combout ) # (\cpu|writeBackData~306_combout ))))

	.dataa(\cpu|writeBackData[28]~133_combout ),
	.datab(\cpu|writeBackData[28]~132_combout ),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\cpu|writeBackData~306_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[28]~134_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[28]~134 .lut_mask = 16'hFCEC;
defparam \cpu|writeBackData[28]~134 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N10
cycloneii_lcell_comb \cpu|writeBackData[28]~136 (
// Equation(s):
// \cpu|writeBackData[28]~136_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~56_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[28]~56_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[28]~56_combout ))

	.dataa(\cpu|instr [5]),
	.datab(\cpu|aluPlus[28]~56_combout ),
	.datac(\cpu|Add2~56_combout ),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[28]~136_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[28]~136 .lut_mask = 16'hE4CC;
defparam \cpu|writeBackData[28]~136 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N12
cycloneii_lcell_comb \cpu|writeBackData[27]~144 (
// Equation(s):
// \cpu|writeBackData[27]~144_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~54_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[27]~54_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[27]~54_combout ))))

	.dataa(\cpu|Add2~54_combout ),
	.datab(\cpu|instr [5]),
	.datac(\cpu|aluPlus[27]~54_combout ),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[27]~144_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[27]~144 .lut_mask = 16'hB8F0;
defparam \cpu|writeBackData[27]~144 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N30
cycloneii_lcell_comb \cpu|writeBackData[27]~145 (
// Equation(s):
// \cpu|writeBackData[27]~145_combout  = (\cpu|writeBackData[27]~144_combout  & (((\cpu|Equal12~0_combout  & \cpu|aluReg [27])) # (!\cpu|ShiftLeft0~1_combout ))) # (!\cpu|writeBackData[27]~144_combout  & (((\cpu|Equal12~0_combout  & \cpu|aluReg [27]))))

	.dataa(\cpu|writeBackData[27]~144_combout ),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|Equal12~0_combout ),
	.datad(\cpu|aluReg [27]),
	.cin(gnd),
	.combout(\cpu|writeBackData[27]~145_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[27]~145 .lut_mask = 16'hF222;
defparam \cpu|writeBackData[27]~145 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N24
cycloneii_lcell_comb \cpu|writeBackData[27]~146 (
// Equation(s):
// \cpu|writeBackData[27]~146_combout  = (\cpu|writeBackData[27]~145_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|rs1 [27] $ (\cpu|aluIn2[27]~6_combout ))))

	.dataa(\cpu|rs1 [27]),
	.datab(\cpu|ShiftLeft0~0_combout ),
	.datac(\cpu|aluIn2[27]~6_combout ),
	.datad(\cpu|writeBackData[27]~145_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[27]~146_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[27]~146 .lut_mask = 16'hFF12;
defparam \cpu|writeBackData[27]~146 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N0
cycloneii_lcell_comb \cpu|writeBackData[26]~152 (
// Equation(s):
// \cpu|writeBackData[26]~152_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~52_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[26]~52_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[26]~52_combout ))

	.dataa(\cpu|aluPlus[26]~52_combout ),
	.datab(\cpu|Add2~52_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[26]~152_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[26]~152 .lut_mask = 16'hCAAA;
defparam \cpu|writeBackData[26]~152 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N10
cycloneii_lcell_comb \cpu|writeBackData[26]~153 (
// Equation(s):
// \cpu|writeBackData[26]~153_combout  = (\cpu|Equal12~0_combout  & ((\cpu|aluReg [26]) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|writeBackData[26]~152_combout )))) # (!\cpu|Equal12~0_combout  & (((!\cpu|ShiftLeft0~1_combout  & 
// \cpu|writeBackData[26]~152_combout ))))

	.dataa(\cpu|Equal12~0_combout ),
	.datab(\cpu|aluReg [26]),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|writeBackData[26]~152_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[26]~153_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[26]~153 .lut_mask = 16'h8F88;
defparam \cpu|writeBackData[26]~153 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N12
cycloneii_lcell_comb \cpu|writeBackData[26]~154 (
// Equation(s):
// \cpu|writeBackData[26]~154_combout  = (\cpu|writeBackData[26]~153_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|rs1 [26] $ (\cpu|aluIn2[26]~7_combout ))))

	.dataa(\cpu|rs1 [26]),
	.datab(\cpu|aluIn2[26]~7_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|writeBackData[26]~153_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[26]~154_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[26]~154 .lut_mask = 16'hFF06;
defparam \cpu|writeBackData[26]~154 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N22
cycloneii_lcell_comb \cpu|writeBackData[25]~156 (
// Equation(s):
// \cpu|writeBackData[25]~156_combout  = (\cpu|Equal6~0_combout  & ((\cpu|instr [25]) # ((\cpu|cycles [25] & \cpu|Equal4~5_combout )))) # (!\cpu|Equal6~0_combout  & (\cpu|cycles [25] & (\cpu|Equal4~5_combout )))

	.dataa(\cpu|Equal6~0_combout ),
	.datab(\cpu|cycles [25]),
	.datac(\cpu|Equal4~5_combout ),
	.datad(\cpu|instr [25]),
	.cin(gnd),
	.combout(\cpu|writeBackData[25]~156_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[25]~156 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[25]~156 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N24
cycloneii_lcell_comb \cpu|writeBackData[25]~159 (
// Equation(s):
// \cpu|writeBackData[25]~159_combout  = (\cpu|rs1 [25] & (((\cpu|ShiftLeft0~2_combout  & \cpu|aluIn2[25]~8_combout )) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|rs1 [25] & (((!\cpu|ShiftLeft0~3_combout  & \cpu|aluIn2[25]~8_combout ))))

	.dataa(\cpu|rs1 [25]),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|aluIn2[25]~8_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[25]~159_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[25]~159 .lut_mask = 16'h8F0A;
defparam \cpu|writeBackData[25]~159 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N12
cycloneii_lcell_comb \cpu|writeBackData[24]~167 (
// Equation(s):
// \cpu|writeBackData[24]~167_combout  = (\cpu|aluIn2[24]~9_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [24])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[24]~9_combout  & (!\cpu|ShiftLeft0~3_combout  & ((\cpu|rs1 [24]))))

	.dataa(\cpu|aluIn2[24]~9_combout ),
	.datab(\cpu|ShiftLeft0~3_combout ),
	.datac(\cpu|ShiftLeft0~2_combout ),
	.datad(\cpu|rs1 [24]),
	.cin(gnd),
	.combout(\cpu|writeBackData[24]~167_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[24]~167 .lut_mask = 16'hB322;
defparam \cpu|writeBackData[24]~167 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N20
cycloneii_lcell_comb \cpu|PCplusImm~9 (
// Equation(s):
// \cpu|PCplusImm~9_combout  = (\cpu|instr [3] & (((\cpu|instr [31])))) # (!\cpu|instr [3] & ((\cpu|instr [4] & ((\cpu|instr [23]))) # (!\cpu|instr [4] & (\cpu|instr [31]))))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [31]),
	.datad(\cpu|instr [23]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~9 .lut_mask = 16'hF4B0;
defparam \cpu|PCplusImm~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N30
cycloneii_lcell_comb \cpu|PCplusImm~10 (
// Equation(s):
// \cpu|PCplusImm~10_combout  = (\cpu|instr [4] & ((\cpu|instr [3] & (\cpu|instr [31])) # (!\cpu|instr [3] & ((\cpu|instr [22]))))) # (!\cpu|instr [4] & (\cpu|instr [31]))

	.dataa(\cpu|instr [4]),
	.datab(\cpu|instr [31]),
	.datac(\cpu|instr [22]),
	.datad(\cpu|instr [3]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~10 .lut_mask = 16'hCCE4;
defparam \cpu|PCplusImm~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N28
cycloneii_lcell_comb \cpu|PCplusImm~11 (
// Equation(s):
// \cpu|PCplusImm~11_combout  = (\cpu|instr [3] & (((\cpu|instr [31])))) # (!\cpu|instr [3] & ((\cpu|instr [4] & (\cpu|instr [21])) # (!\cpu|instr [4] & ((\cpu|instr [31])))))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [21]),
	.datac(\cpu|instr [4]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~11 .lut_mask = 16'hEF40;
defparam \cpu|PCplusImm~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N3
cycloneii_lcell_ff \cpu|instr[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [16]));

// Location: LCCOMB_X22_Y18_N2
cycloneii_lcell_comb \cpu|PCplusImm~16 (
// Equation(s):
// \cpu|PCplusImm~16_combout  = (\cpu|instr [3] & (((\cpu|instr [16])))) # (!\cpu|instr [3] & ((\cpu|instr [4] & (\cpu|instr [16])) # (!\cpu|instr [4] & ((\cpu|instr [31])))))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [16]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~16 .lut_mask = 16'hF1E0;
defparam \cpu|PCplusImm~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N12
cycloneii_lcell_comb \cpu|PCplusImm~17 (
// Equation(s):
// \cpu|PCplusImm~17_combout  = (\cpu|instr [3] & (((\cpu|instr [15])))) # (!\cpu|instr [3] & ((\cpu|instr [4] & (\cpu|instr [15])) # (!\cpu|instr [4] & ((\cpu|instr [31])))))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [15]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~17 .lut_mask = 16'hF1E0;
defparam \cpu|PCplusImm~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N16
cycloneii_lcell_comb \cpu|PCplusImm~18 (
// Equation(s):
// \cpu|PCplusImm~18_combout  = (\cpu|instr [4] & (((\cpu|instr [14])))) # (!\cpu|instr [4] & ((\cpu|instr [3] & (\cpu|instr [14])) # (!\cpu|instr [3] & ((\cpu|instr [31])))))

	.dataa(\cpu|instr [4]),
	.datab(\cpu|instr [3]),
	.datac(\cpu|instr [14]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~18 .lut_mask = 16'hF1E0;
defparam \cpu|PCplusImm~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N22
cycloneii_lcell_comb \cpu|PCplusImm~20 (
// Equation(s):
// \cpu|PCplusImm~20_combout  = (\cpu|instr [3] & (\cpu|instr [12])) # (!\cpu|instr [3] & ((\cpu|instr [4] & (\cpu|instr [12])) # (!\cpu|instr [4] & ((\cpu|instr [31])))))

	.dataa(\cpu|instr [12]),
	.datab(\cpu|instr [3]),
	.datac(\cpu|instr [4]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~20 .lut_mask = 16'hABA8;
defparam \cpu|PCplusImm~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N30
cycloneii_lcell_comb \cpu|writeBackData[23]~173 (
// Equation(s):
// \cpu|writeBackData[23]~173_combout  = (\cpu|Add6~44_combout  & ((\cpu|Equal7~0_combout ) # ((\cpu|instr [23] & \cpu|Equal6~0_combout )))) # (!\cpu|Add6~44_combout  & (((\cpu|instr [23] & \cpu|Equal6~0_combout ))))

	.dataa(\cpu|Add6~44_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|instr [23]),
	.datad(\cpu|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[23]~173_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[23]~173 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[23]~173 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N16
cycloneii_lcell_comb \cpu|writeBackData[23]~174 (
// Equation(s):
// \cpu|writeBackData[23]~174_combout  = (\cpu|writeBackData[23]~173_combout ) # ((\cpu|Equal4~5_combout  & \cpu|cycles [23]))

	.dataa(\cpu|Equal4~5_combout ),
	.datab(\cpu|cycles [23]),
	.datac(vcc),
	.datad(\cpu|writeBackData[23]~173_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[23]~174_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[23]~174 .lut_mask = 16'hFF88;
defparam \cpu|writeBackData[23]~174 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N6
cycloneii_lcell_comb \cpu|writeBackData[23]~177 (
// Equation(s):
// \cpu|writeBackData[23]~177_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~46_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[23]~46_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[23]~46_combout ))

	.dataa(\cpu|aluPlus[23]~46_combout ),
	.datab(\cpu|instr [5]),
	.datac(\cpu|instr [30]),
	.datad(\cpu|Add2~46_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[23]~177_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[23]~177 .lut_mask = 16'hEA2A;
defparam \cpu|writeBackData[23]~177 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N8
cycloneii_lcell_comb \cpu|writeBackData[23]~178 (
// Equation(s):
// \cpu|writeBackData[23]~178_combout  = (\cpu|Equal12~0_combout  & ((\cpu|aluReg [23]) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|writeBackData[23]~177_combout )))) # (!\cpu|Equal12~0_combout  & (((!\cpu|ShiftLeft0~1_combout  & 
// \cpu|writeBackData[23]~177_combout ))))

	.dataa(\cpu|Equal12~0_combout ),
	.datab(\cpu|aluReg [23]),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|writeBackData[23]~177_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[23]~178_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[23]~178 .lut_mask = 16'h8F88;
defparam \cpu|writeBackData[23]~178 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N10
cycloneii_lcell_comb \cpu|writeBackData[23]~179 (
// Equation(s):
// \cpu|writeBackData[23]~179_combout  = (\cpu|writeBackData[23]~178_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[23]~10_combout  $ (\cpu|rs1 [23]))))

	.dataa(\cpu|aluIn2[23]~10_combout ),
	.datab(\cpu|ShiftLeft0~0_combout ),
	.datac(\cpu|writeBackData[23]~178_combout ),
	.datad(\cpu|rs1 [23]),
	.cin(gnd),
	.combout(\cpu|writeBackData[23]~179_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[23]~179 .lut_mask = 16'hF1F2;
defparam \cpu|writeBackData[23]~179 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N28
cycloneii_lcell_comb \cpu|writeBackData[22]~182 (
// Equation(s):
// \cpu|writeBackData[22]~182_combout  = (\cpu|Add6~42_combout  & ((\cpu|Equal7~0_combout ) # ((\cpu|instr [22] & \cpu|Equal6~0_combout )))) # (!\cpu|Add6~42_combout  & (\cpu|instr [22] & ((\cpu|Equal6~0_combout ))))

	.dataa(\cpu|Add6~42_combout ),
	.datab(\cpu|instr [22]),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[22]~182_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[22]~182 .lut_mask = 16'hECA0;
defparam \cpu|writeBackData[22]~182 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N6
cycloneii_lcell_comb \cpu|writeBackData[22]~183 (
// Equation(s):
// \cpu|writeBackData[22]~183_combout  = (\cpu|writeBackData[22]~182_combout ) # ((\cpu|cycles [22] & \cpu|Equal4~5_combout ))

	.dataa(vcc),
	.datab(\cpu|writeBackData[22]~182_combout ),
	.datac(\cpu|cycles [22]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[22]~183_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[22]~183 .lut_mask = 16'hFCCC;
defparam \cpu|writeBackData[22]~183 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N8
cycloneii_lcell_comb \cpu|writeBackData[21]~190 (
// Equation(s):
// \cpu|writeBackData[21]~190_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|instr [13]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|writeBackData~306_combout ),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[21]~190_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[21]~190 .lut_mask = 16'hE0C0;
defparam \cpu|writeBackData[21]~190 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N6
cycloneii_lcell_comb \cpu|writeBackData[21]~191 (
// Equation(s):
// \cpu|writeBackData[21]~191_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~40_combout ) # ((\cpu|instr [21] & \cpu|Equal6~0_combout )))) # (!\cpu|Equal7~0_combout  & (\cpu|instr [21] & (\cpu|Equal6~0_combout )))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|instr [21]),
	.datac(\cpu|Equal6~0_combout ),
	.datad(\cpu|Add6~40_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[21]~191_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[21]~191 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[21]~191 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N8
cycloneii_lcell_comb \cpu|writeBackData[21]~192 (
// Equation(s):
// \cpu|writeBackData[21]~192_combout  = (\cpu|writeBackData[21]~191_combout ) # ((\cpu|cycles [21] & \cpu|Equal4~5_combout ))

	.dataa(\cpu|cycles [21]),
	.datab(\cpu|Equal4~5_combout ),
	.datac(\cpu|writeBackData[21]~191_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|writeBackData[21]~192_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[21]~192 .lut_mask = 16'hF8F8;
defparam \cpu|writeBackData[21]~192 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N12
cycloneii_lcell_comb \cpu|writeBackData[21]~193 (
// Equation(s):
// \cpu|writeBackData[21]~193_combout  = (\cpu|writeBackData[21]~192_combout ) # ((\cpu|writeBackData[21]~190_combout ) # ((\cpu|PCplus4[21]~38_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|PCplus4[21]~38_combout ),
	.datab(\cpu|writeBackData~21_combout ),
	.datac(\cpu|writeBackData[21]~192_combout ),
	.datad(\cpu|writeBackData[21]~190_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[21]~193_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[21]~193 .lut_mask = 16'hFFF8;
defparam \cpu|writeBackData[21]~193 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N16
cycloneii_lcell_comb \cpu|writeBackData[21]~195 (
// Equation(s):
// \cpu|writeBackData[21]~195_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~42_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[21]~42_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[21]~42_combout ))

	.dataa(\cpu|aluPlus[21]~42_combout ),
	.datab(\cpu|Add2~42_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[21]~195_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[21]~195 .lut_mask = 16'hCAAA;
defparam \cpu|writeBackData[21]~195 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N10
cycloneii_lcell_comb \cpu|writeBackData[21]~196 (
// Equation(s):
// \cpu|writeBackData[21]~196_combout  = (\cpu|aluReg [21] & ((\cpu|Equal12~0_combout ) # ((\cpu|writeBackData[21]~195_combout  & !\cpu|ShiftLeft0~1_combout )))) # (!\cpu|aluReg [21] & (((\cpu|writeBackData[21]~195_combout  & !\cpu|ShiftLeft0~1_combout ))))

	.dataa(\cpu|aluReg [21]),
	.datab(\cpu|Equal12~0_combout ),
	.datac(\cpu|writeBackData[21]~195_combout ),
	.datad(\cpu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[21]~196_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[21]~196 .lut_mask = 16'h88F8;
defparam \cpu|writeBackData[21]~196 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N6
cycloneii_lcell_comb \cpu|writeBackData[19]~212 (
// Equation(s):
// \cpu|writeBackData[19]~212_combout  = (\cpu|ShiftLeft0~3_combout  & (\cpu|aluIn2[19]~14_combout  & (\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [19]))) # (!\cpu|ShiftLeft0~3_combout  & ((\cpu|aluIn2[19]~14_combout ) # ((\cpu|rs1 [19]))))

	.dataa(\cpu|ShiftLeft0~3_combout ),
	.datab(\cpu|aluIn2[19]~14_combout ),
	.datac(\cpu|ShiftLeft0~2_combout ),
	.datad(\cpu|rs1 [19]),
	.cin(gnd),
	.combout(\cpu|writeBackData[19]~212_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[19]~212 .lut_mask = 16'hD544;
defparam \cpu|writeBackData[19]~212 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N30
cycloneii_lcell_comb \cpu|writeBackData[18]~218 (
// Equation(s):
// \cpu|writeBackData[18]~218_combout  = (\cpu|instr [18] & ((\cpu|Equal6~0_combout ) # ((\cpu|Add6~34_combout  & \cpu|Equal7~0_combout )))) # (!\cpu|instr [18] & (\cpu|Add6~34_combout  & ((\cpu|Equal7~0_combout ))))

	.dataa(\cpu|instr [18]),
	.datab(\cpu|Add6~34_combout ),
	.datac(\cpu|Equal6~0_combout ),
	.datad(\cpu|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[18]~218_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[18]~218 .lut_mask = 16'hECA0;
defparam \cpu|writeBackData[18]~218 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N0
cycloneii_lcell_comb \cpu|writeBackData[18]~219 (
// Equation(s):
// \cpu|writeBackData[18]~219_combout  = (\cpu|writeBackData[18]~218_combout ) # ((\cpu|cycles [18] & \cpu|Equal4~5_combout ))

	.dataa(vcc),
	.datab(\cpu|writeBackData[18]~218_combout ),
	.datac(\cpu|cycles [18]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[18]~219_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[18]~219 .lut_mask = 16'hFCCC;
defparam \cpu|writeBackData[18]~219 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N20
cycloneii_lcell_comb \cpu|writeBackData[18]~221 (
// Equation(s):
// \cpu|writeBackData[18]~221_combout  = (\cpu|aluIn2[18]~15_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [18])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[18]~15_combout  & (((\cpu|rs1 [18] & !\cpu|ShiftLeft0~3_combout ))))

	.dataa(\cpu|aluIn2[18]~15_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|rs1 [18]),
	.datad(\cpu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[18]~221_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[18]~221 .lut_mask = 16'h80FA;
defparam \cpu|writeBackData[18]~221 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N2
cycloneii_lcell_comb \cpu|writeBackData[17]~231 (
// Equation(s):
// \cpu|writeBackData[17]~231_combout  = (\cpu|instr [30] & ((\cpu|instr [5] & (\cpu|Add2~34_combout )) # (!\cpu|instr [5] & ((\cpu|aluPlus[17]~34_combout ))))) # (!\cpu|instr [30] & (((\cpu|aluPlus[17]~34_combout ))))

	.dataa(\cpu|Add2~34_combout ),
	.datab(\cpu|instr [30]),
	.datac(\cpu|aluPlus[17]~34_combout ),
	.datad(\cpu|instr [5]),
	.cin(gnd),
	.combout(\cpu|writeBackData[17]~231_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[17]~231 .lut_mask = 16'hB8F0;
defparam \cpu|writeBackData[17]~231 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N20
cycloneii_lcell_comb \cpu|writeBackData[17]~232 (
// Equation(s):
// \cpu|writeBackData[17]~232_combout  = (\cpu|aluReg [17] & ((\cpu|Equal12~0_combout ) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|writeBackData[17]~231_combout )))) # (!\cpu|aluReg [17] & (!\cpu|ShiftLeft0~1_combout  & (\cpu|writeBackData[17]~231_combout )))

	.dataa(\cpu|aluReg [17]),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|writeBackData[17]~231_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[17]~232_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[17]~232 .lut_mask = 16'hBA30;
defparam \cpu|writeBackData[17]~232 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N12
cycloneii_lcell_comb \cpu|writeBackData[17]~233 (
// Equation(s):
// \cpu|writeBackData[17]~233_combout  = (\cpu|writeBackData[17]~232_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|rs1 [17] $ (\cpu|aluIn2[17]~16_combout ))))

	.dataa(\cpu|rs1 [17]),
	.datab(\cpu|writeBackData[17]~232_combout ),
	.datac(\cpu|aluIn2[17]~16_combout ),
	.datad(\cpu|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[17]~233_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[17]~233 .lut_mask = 16'hCCDE;
defparam \cpu|writeBackData[17]~233 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N2
cycloneii_lcell_comb \cpu|writeBackData[16]~235 (
// Equation(s):
// \cpu|writeBackData[16]~235_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # ((\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|instr [13]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\cpu|writeBackData~306_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[16]~235_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[16]~235 .lut_mask = 16'hF080;
defparam \cpu|writeBackData[16]~235 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N18
cycloneii_lcell_comb \cpu|writeBackData[16]~236 (
// Equation(s):
// \cpu|writeBackData[16]~236_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~30_combout ) # ((\cpu|Equal6~0_combout  & \cpu|instr [16])))) # (!\cpu|Equal7~0_combout  & (((\cpu|Equal6~0_combout  & \cpu|instr [16]))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Add6~30_combout ),
	.datac(\cpu|Equal6~0_combout ),
	.datad(\cpu|instr [16]),
	.cin(gnd),
	.combout(\cpu|writeBackData[16]~236_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[16]~236 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[16]~236 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N20
cycloneii_lcell_comb \cpu|writeBackData[16]~237 (
// Equation(s):
// \cpu|writeBackData[16]~237_combout  = (\cpu|writeBackData[16]~236_combout ) # ((\cpu|cycles [16] & \cpu|Equal4~5_combout ))

	.dataa(vcc),
	.datab(\cpu|writeBackData[16]~236_combout ),
	.datac(\cpu|cycles [16]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[16]~237_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[16]~237 .lut_mask = 16'hFCCC;
defparam \cpu|writeBackData[16]~237 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N28
cycloneii_lcell_comb \cpu|writeBackData[16]~238 (
// Equation(s):
// \cpu|writeBackData[16]~238_combout  = (\cpu|writeBackData[16]~237_combout ) # ((\cpu|writeBackData[16]~235_combout ) # ((\cpu|PCplus4[16]~28_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|PCplus4[16]~28_combout ),
	.datab(\cpu|writeBackData[16]~237_combout ),
	.datac(\cpu|writeBackData~21_combout ),
	.datad(\cpu|writeBackData[16]~235_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[16]~238_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[16]~238 .lut_mask = 16'hFFEC;
defparam \cpu|writeBackData[16]~238 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N6
cycloneii_lcell_comb \cpu|writeBackData[16]~240 (
// Equation(s):
// \cpu|writeBackData[16]~240_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~32_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[16]~32_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[16]~32_combout ))))

	.dataa(\cpu|instr [5]),
	.datab(\cpu|Add2~32_combout ),
	.datac(\cpu|aluPlus[16]~32_combout ),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[16]~240_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[16]~240 .lut_mask = 16'hD8F0;
defparam \cpu|writeBackData[16]~240 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N12
cycloneii_lcell_comb \cpu|writeBackData[15]~245 (
// Equation(s):
// \cpu|writeBackData[15]~245_combout  = (\cpu|instr [30] & ((\cpu|instr [5] & (\cpu|Add2~30_combout )) # (!\cpu|instr [5] & ((\cpu|aluPlus[15]~30_combout ))))) # (!\cpu|instr [30] & (((\cpu|aluPlus[15]~30_combout ))))

	.dataa(\cpu|Add2~30_combout ),
	.datab(\cpu|instr [30]),
	.datac(\cpu|aluPlus[15]~30_combout ),
	.datad(\cpu|instr [5]),
	.cin(gnd),
	.combout(\cpu|writeBackData[15]~245_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[15]~245 .lut_mask = 16'hB8F0;
defparam \cpu|writeBackData[15]~245 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N2
cycloneii_lcell_comb \cpu|writeBackData[13]~264 (
// Equation(s):
// \cpu|writeBackData[13]~264_combout  = (!\cpu|instr [13] & ((\cpu|writeBackData~305_combout ) # ((\cpu|writeBackData[7]~303_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [29]))))

	.dataa(\cpu|writeBackData[7]~303_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [29]),
	.datac(\cpu|writeBackData~305_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~264_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~264 .lut_mask = 16'h00F8;
defparam \cpu|writeBackData[13]~264 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N14
cycloneii_lcell_comb \cpu|writeBackData[13]~266 (
// Equation(s):
// \cpu|writeBackData[13]~266_combout  = (\cpu|Add6~24_combout  & ((\cpu|Equal7~0_combout ) # ((\cpu|Equal6~0_combout  & \cpu|instr [13])))) # (!\cpu|Add6~24_combout  & (\cpu|Equal6~0_combout  & ((\cpu|instr [13]))))

	.dataa(\cpu|Add6~24_combout ),
	.datab(\cpu|Equal6~0_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~266_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~266 .lut_mask = 16'hECA0;
defparam \cpu|writeBackData[13]~266 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N16
cycloneii_lcell_comb \cpu|writeBackData[13]~267 (
// Equation(s):
// \cpu|writeBackData[13]~267_combout  = (\cpu|writeBackData[13]~266_combout ) # ((\cpu|cycles [13] & \cpu|Equal4~5_combout ))

	.dataa(\cpu|cycles [13]),
	.datab(vcc),
	.datac(\cpu|writeBackData[13]~266_combout ),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~267_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~267 .lut_mask = 16'hFAF0;
defparam \cpu|writeBackData[13]~267 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N4
cycloneii_lcell_comb \cpu|writeBackData[12]~274 (
// Equation(s):
// \cpu|writeBackData[12]~274_combout  = (!\cpu|instr [13] & ((\cpu|writeBackData~305_combout ) # ((\cpu|writeBackData[7]~303_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [28]))))

	.dataa(\cpu|writeBackData[7]~303_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [28]),
	.datac(\cpu|writeBackData~305_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~274_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~274 .lut_mask = 16'h00F8;
defparam \cpu|writeBackData[12]~274 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N20
cycloneii_lcell_comb \cpu|writeBackData[12]~275 (
// Equation(s):
// \cpu|writeBackData[12]~275_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[12]~274_combout ) # ((\cpu|writeBackData[8]~304_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [12]))))

	.dataa(\cpu|writeBackData[8]~304_combout ),
	.datab(\cpu|Equal0~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [12]),
	.datad(\cpu|writeBackData[12]~274_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~275_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~275 .lut_mask = 16'hCC80;
defparam \cpu|writeBackData[12]~275 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N2
cycloneii_lcell_comb \cpu|writeBackData[12]~280 (
// Equation(s):
// \cpu|writeBackData[12]~280_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~24_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[12]~24_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[12]~24_combout ))

	.dataa(\cpu|instr [5]),
	.datab(\cpu|aluPlus[12]~24_combout ),
	.datac(\cpu|instr [30]),
	.datad(\cpu|Add2~24_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~280_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~280 .lut_mask = 16'hEC4C;
defparam \cpu|writeBackData[12]~280 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N28
cycloneii_lcell_comb \cpu|writeBackData[12]~281 (
// Equation(s):
// \cpu|writeBackData[12]~281_combout  = (\cpu|ShiftLeft0~1_combout  & (\cpu|Equal12~0_combout  & (\cpu|aluReg [12]))) # (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[12]~280_combout ) # ((\cpu|Equal12~0_combout  & \cpu|aluReg [12]))))

	.dataa(\cpu|ShiftLeft0~1_combout ),
	.datab(\cpu|Equal12~0_combout ),
	.datac(\cpu|aluReg [12]),
	.datad(\cpu|writeBackData[12]~280_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~281_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~281 .lut_mask = 16'hD5C0;
defparam \cpu|writeBackData[12]~281 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N30
cycloneii_lcell_comb \cpu|writeBackData[12]~282 (
// Equation(s):
// \cpu|writeBackData[12]~282_combout  = (\cpu|writeBackData[12]~281_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[12]~21_combout  $ (\cpu|rs1 [12]))))

	.dataa(\cpu|ShiftLeft0~0_combout ),
	.datab(\cpu|writeBackData[12]~281_combout ),
	.datac(\cpu|aluIn2[12]~21_combout ),
	.datad(\cpu|rs1 [12]),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~282_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~282 .lut_mask = 16'hCDDC;
defparam \cpu|writeBackData[12]~282 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N0
cycloneii_lcell_comb \cpu|writeBackData[11]~289 (
// Equation(s):
// \cpu|writeBackData[11]~289_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~22_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[11]~22_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[11]~22_combout ))))

	.dataa(\cpu|Add2~22_combout ),
	.datab(\cpu|aluPlus[11]~22_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[11]~289_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[11]~289 .lut_mask = 16'hACCC;
defparam \cpu|writeBackData[11]~289 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N18
cycloneii_lcell_comb \cpu|writeBackData[11]~290 (
// Equation(s):
// \cpu|writeBackData[11]~290_combout  = (\cpu|aluReg [11] & ((\cpu|Equal12~0_combout ) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|writeBackData[11]~289_combout )))) # (!\cpu|aluReg [11] & (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[11]~289_combout ))))

	.dataa(\cpu|aluReg [11]),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|Equal12~0_combout ),
	.datad(\cpu|writeBackData[11]~289_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[11]~290_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[11]~290 .lut_mask = 16'hB3A0;
defparam \cpu|writeBackData[11]~290 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N12
cycloneii_lcell_comb \cpu|writeBackData[11]~291 (
// Equation(s):
// \cpu|writeBackData[11]~291_combout  = (\cpu|writeBackData[11]~290_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[11]~22_combout  $ (\cpu|rs1 [11]))))

	.dataa(\cpu|aluIn2[11]~22_combout ),
	.datab(\cpu|rs1 [11]),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|writeBackData[11]~290_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[11]~291_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[11]~291 .lut_mask = 16'hFF06;
defparam \cpu|writeBackData[11]~291 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N24
cycloneii_lcell_comb \cpu|writeBackData[10]~295 (
// Equation(s):
// \cpu|writeBackData[10]~295_combout  = (\cpu|cycles [10] & ((\cpu|Equal4~5_combout ) # ((\cpu|Equal7~0_combout  & \cpu|Add6~18_combout )))) # (!\cpu|cycles [10] & (\cpu|Equal7~0_combout  & (\cpu|Add6~18_combout )))

	.dataa(\cpu|cycles [10]),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|Add6~18_combout ),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[10]~295_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[10]~295 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[10]~295 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N12
cycloneii_lcell_comb \cpu|writeBackData[10]~298 (
// Equation(s):
// \cpu|writeBackData[10]~298_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~20_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[10]~20_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[10]~20_combout ))

	.dataa(\cpu|instr [5]),
	.datab(\cpu|aluPlus[10]~20_combout ),
	.datac(\cpu|instr [30]),
	.datad(\cpu|Add2~20_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[10]~298_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[10]~298 .lut_mask = 16'hEC4C;
defparam \cpu|writeBackData[10]~298 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N22
cycloneii_lcell_comb \cpu|writeBackData[10]~299 (
// Equation(s):
// \cpu|writeBackData[10]~299_combout  = (\cpu|aluReg [10] & ((\cpu|Equal12~0_combout ) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|writeBackData[10]~298_combout )))) # (!\cpu|aluReg [10] & (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[10]~298_combout ))))

	.dataa(\cpu|aluReg [10]),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|Equal12~0_combout ),
	.datad(\cpu|writeBackData[10]~298_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[10]~299_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[10]~299 .lut_mask = 16'hB3A0;
defparam \cpu|writeBackData[10]~299 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N24
cycloneii_lcell_comb \cpu|writeBackData[10]~300 (
// Equation(s):
// \cpu|writeBackData[10]~300_combout  = (\cpu|writeBackData[10]~299_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[10]~23_combout  $ (\cpu|rs1 [10]))))

	.dataa(\cpu|aluIn2[10]~23_combout ),
	.datab(\cpu|writeBackData[10]~299_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|rs1 [10]),
	.cin(gnd),
	.combout(\cpu|writeBackData[10]~300_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[10]~300 .lut_mask = 16'hCDCE;
defparam \cpu|writeBackData[10]~300 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N4
cycloneii_lcell_comb \cpu|aluReg~37 (
// Equation(s):
// \cpu|aluReg~37_combout  = (\cpu|aluReg [31] & \cpu|instr [30])

	.dataa(\cpu|aluReg [31]),
	.datab(vcc),
	.datac(\cpu|instr [30]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluReg~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg~37 .lut_mask = 16'hA0A0;
defparam \cpu|aluReg~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N6
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[143]~31 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[143]~31_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & (\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[143]~31_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[143]~31 .lut_mask = 16'h4400;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[143]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N24
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[142]~32 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[142]~32_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[142]~32_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[142]~32 .lut_mask = 16'h2200;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[142]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N12
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[138]~94 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|StageOut[132]~99_combout ) # 
// ((!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|StageOut[132]~99_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[138]~94 .lut_mask = 16'hAA20;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[138]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N20
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[143]~95 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[143]~95_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|StageOut[137]~100_combout ) # 
// ((!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[137]~100_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[143]~95_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[143]~95 .lut_mask = 16'hBA00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[143]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N30
cycloneii_lcell_comb \pd|LessThan1~14 (
// Equation(s):
// \pd|LessThan1~14_combout  = (\pd|LessThan0~2_combout  & ((!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ) # (!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|LessThan1~14_combout ),
	.cout());
// synopsys translate_off
defparam \pd|LessThan1~14 .lut_mask = 16'h5F00;
defparam \pd|LessThan1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N22
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[152]~38 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[152]~38_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout ) # 
// ((!\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[152]~38_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[152]~38 .lut_mask = 16'hDC00;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[152]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N6
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[143]~95 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[143]~95_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[137]~100_combout ) # 
// ((\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[137]~100_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[143]~95_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[143]~95 .lut_mask = 16'h88C8;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[143]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N14
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[137]~100 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[137]~100_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & 
// (\cpu|registerFile[10][6]~regout )) # (!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout )))))

	.dataa(\cpu|registerFile[10][6]~regout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[137]~100_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[137]~100 .lut_mask = 16'h88C0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[137]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N4
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[133]~98 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[133]~98_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & 
// ((\cpu|registerFile[10][8]~regout ))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & (\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(\cpu|registerFile[10][8]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[133]~98_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[133]~98 .lut_mask = 16'hE020;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[133]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N6
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[132]~99 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[132]~99_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & 
// ((\cpu|registerFile[10][7]~regout ))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & (\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][7]~regout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[132]~99_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[132]~99 .lut_mask = 16'hC088;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[132]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N16
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[137]~100 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[137]~100_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & 
// ((\cpu|registerFile[10][6]~regout ))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & (\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(\cpu|registerFile[10][6]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[137]~100_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[137]~100 .lut_mask = 16'hC808;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[137]~100 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N2
cycloneii_lcell_comb \cpu|cycles[0]~93 (
// Equation(s):
// \cpu|cycles[0]~93_combout  = !\cpu|cycles [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|cycles [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cycles[0]~93_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cycles[0]~93 .lut_mask = 16'h0F0F;
defparam \cpu|cycles[0]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N24
cycloneii_lcell_comb \cpu|registerFile[2][9]~0 (
// Equation(s):
// \cpu|registerFile[2][9]~0_combout  = !\cpu|writeBackData[9]~98_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|writeBackData[9]~98_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|registerFile[2][9]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registerFile[2][9]~0 .lut_mask = 16'h0F0F;
defparam \cpu|registerFile[2][9]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N14
cycloneii_lcell_comb \cpu|registerFile[22][4]~feeder (
// Equation(s):
// \cpu|registerFile[22][4]~feeder_combout  = \cpu|writeBackData[4]~57_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|writeBackData[4]~57_combout ),
	.cin(gnd),
	.combout(\cpu|registerFile[22][4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registerFile[22][4]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registerFile[22][4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N14
cycloneii_lcell_comb \cpu|registerFile[25][18]~feeder (
// Equation(s):
// \cpu|registerFile[25][18]~feeder_combout  = \cpu|writeBackData[18]~225_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|writeBackData[18]~225_combout ),
	.cin(gnd),
	.combout(\cpu|registerFile[25][18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registerFile[25][18]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registerFile[25][18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N24
cycloneii_lcell_comb \cpu|registerFile[23][17]~feeder (
// Equation(s):
// \cpu|registerFile[23][17]~feeder_combout  = \cpu|writeBackData[17]~234_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|writeBackData[17]~234_combout ),
	.cin(gnd),
	.combout(\cpu|registerFile[23][17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registerFile[23][17]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registerFile[23][17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N28
cycloneii_lcell_comb \cpu|registerFile[23][13]~feeder (
// Equation(s):
// \cpu|registerFile[23][13]~feeder_combout  = \cpu|writeBackData[13]~273_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|writeBackData[13]~273_combout ),
	.cin(gnd),
	.combout(\cpu|registerFile[23][13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registerFile[23][13]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registerFile[23][13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(clk));
// synopsys translate_off
defparam \clk~I .input_async_reset = "none";
defparam \clk~I .input_power_up = "low";
defparam \clk~I .input_register_mode = "none";
defparam \clk~I .input_sync_reset = "none";
defparam \clk~I .oe_async_reset = "none";
defparam \clk~I .oe_power_up = "low";
defparam \clk~I .oe_register_mode = "none";
defparam \clk~I .oe_sync_reset = "none";
defparam \clk~I .operation_mode = "input";
defparam \clk~I .output_async_reset = "none";
defparam \clk~I .output_power_up = "low";
defparam \clk~I .output_register_mode = "none";
defparam \clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneii_clkctrl \clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\clk~clkctrl_outclk ));
// synopsys translate_off
defparam \clk~clkctrl .clock_type = "global clock";
defparam \clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N8
cycloneii_lcell_comb \cpu|Selector1~0 (
// Equation(s):
// \cpu|Selector1~0_combout  = (\cpu|state [1]) # ((\cpu|state [3] & (!\cpu|WideOr0~combout  & \cpu|state [2])))

	.dataa(\cpu|state [3]),
	.datab(\cpu|WideOr0~combout ),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [1]),
	.cin(gnd),
	.combout(\cpu|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector1~0 .lut_mask = 16'hFF20;
defparam \cpu|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_G26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \reset_n~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\reset_n~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(reset_n));
// synopsys translate_off
defparam \reset_n~I .input_async_reset = "none";
defparam \reset_n~I .input_power_up = "low";
defparam \reset_n~I .input_register_mode = "none";
defparam \reset_n~I .input_sync_reset = "none";
defparam \reset_n~I .oe_async_reset = "none";
defparam \reset_n~I .oe_power_up = "low";
defparam \reset_n~I .oe_register_mode = "none";
defparam \reset_n~I .oe_sync_reset = "none";
defparam \reset_n~I .operation_mode = "input";
defparam \reset_n~I .output_async_reset = "none";
defparam \reset_n~I .output_power_up = "low";
defparam \reset_n~I .output_register_mode = "none";
defparam \reset_n~I .output_sync_reset = "none";
// synopsys translate_on

// Location: LCFF_X21_Y23_N9
cycloneii_lcell_ff \cpu|state[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Selector1~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|state [2]));

// Location: LCCOMB_X22_Y21_N18
cycloneii_lcell_comb \cpu|Add6~8 (
// Equation(s):
// \cpu|Add6~8_combout  = ((\cpu|PCplusImm~4_combout  $ (\cpu|PC [5] $ (!\cpu|Add6~7 )))) # (GND)
// \cpu|Add6~9  = CARRY((\cpu|PCplusImm~4_combout  & ((\cpu|PC [5]) # (!\cpu|Add6~7 ))) # (!\cpu|PCplusImm~4_combout  & (\cpu|PC [5] & !\cpu|Add6~7 )))

	.dataa(\cpu|PCplusImm~4_combout ),
	.datab(\cpu|PC [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~7 ),
	.combout(\cpu|Add6~8_combout ),
	.cout(\cpu|Add6~9 ));
// synopsys translate_off
defparam \cpu|Add6~8 .lut_mask = 16'h698E;
defparam \cpu|Add6~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N20
cycloneii_lcell_comb \cpu|Add6~10 (
// Equation(s):
// \cpu|Add6~10_combout  = (\cpu|PCplusImm~5_combout  & ((\cpu|PC [6] & (\cpu|Add6~9  & VCC)) # (!\cpu|PC [6] & (!\cpu|Add6~9 )))) # (!\cpu|PCplusImm~5_combout  & ((\cpu|PC [6] & (!\cpu|Add6~9 )) # (!\cpu|PC [6] & ((\cpu|Add6~9 ) # (GND)))))
// \cpu|Add6~11  = CARRY((\cpu|PCplusImm~5_combout  & (!\cpu|PC [6] & !\cpu|Add6~9 )) # (!\cpu|PCplusImm~5_combout  & ((!\cpu|Add6~9 ) # (!\cpu|PC [6]))))

	.dataa(\cpu|PCplusImm~5_combout ),
	.datab(\cpu|PC [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~9 ),
	.combout(\cpu|Add6~10_combout ),
	.cout(\cpu|Add6~11 ));
// synopsys translate_off
defparam \cpu|Add6~10 .lut_mask = 16'h9617;
defparam \cpu|Add6~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N30
cycloneii_lcell_comb \cpu|PC[6]~4 (
// Equation(s):
// \cpu|PC[6]~4_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~10_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[6]~8_combout ))

	.dataa(\cpu|PCplus4[6]~8_combout ),
	.datab(\cpu|Add6~10_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[6]~4 .lut_mask = 16'hCCAA;
defparam \cpu|PC[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N0
cycloneii_lcell_comb \cpu|instr[6]~0 (
// Equation(s):
// \cpu|instr[6]~0_combout  = (\cpu|state [1] & !\reset_n~combout )

	.dataa(vcc),
	.datab(\cpu|state [1]),
	.datac(vcc),
	.datad(\reset_n~combout ),
	.cin(gnd),
	.combout(\cpu|instr[6]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr[6]~0 .lut_mask = 16'h00CC;
defparam \cpu|instr[6]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N3
cycloneii_lcell_ff \cpu|instr[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [20]));

// Location: LCCOMB_X29_Y23_N30
cycloneii_lcell_comb \cpu|mem_wdata[12]~19 (
// Equation(s):
// \cpu|mem_wdata[12]~19_combout  = (\cpu|Add7~0_combout  & ((\cpu|rs2 [4]))) # (!\cpu|Add7~0_combout  & (\cpu|rs2 [12]))

	.dataa(\cpu|rs2 [12]),
	.datab(vcc),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|rs2 [4]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[12]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[12]~19 .lut_mask = 16'hFA0A;
defparam \cpu|mem_wdata[12]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N0
cycloneii_lcell_comb \cpu|Equal12~0 (
// Equation(s):
// \cpu|Equal12~0_combout  = (\cpu|instr [12] & !\cpu|instr [13])

	.dataa(vcc),
	.datab(\cpu|instr [12]),
	.datac(\cpu|instr [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Equal12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal12~0 .lut_mask = 16'h0C0C;
defparam \cpu|Equal12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N22
cycloneii_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = (!\cpu|instr [3] & !\cpu|instr [4])

	.dataa(vcc),
	.datab(\cpu|instr [3]),
	.datac(vcc),
	.datad(\cpu|instr [4]),
	.cin(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal0~0 .lut_mask = 16'h0033;
defparam \cpu|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N4
cycloneii_lcell_comb \cpu|Equal2~5 (
// Equation(s):
// \cpu|Equal2~5_combout  = (!\cpu|instr [6] & (\cpu|instr [5] & (\cpu|Equal0~0_combout  & !\cpu|instr [2])))

	.dataa(\cpu|instr [6]),
	.datab(\cpu|instr [5]),
	.datac(\cpu|Equal0~0_combout ),
	.datad(\cpu|instr [2]),
	.cin(gnd),
	.combout(\cpu|Equal2~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal2~5 .lut_mask = 16'h0040;
defparam \cpu|Equal2~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N4
cycloneii_lcell_comb \cpu|needToWait (
// Equation(s):
// \cpu|needToWait~combout  = (\cpu|Equal0~1_combout ) # ((\cpu|Equal2~5_combout ) # ((\cpu|writeBackData~10_combout  & \cpu|Equal12~0_combout )))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|Equal0~1_combout ),
	.datac(\cpu|Equal12~0_combout ),
	.datad(\cpu|Equal2~5_combout ),
	.cin(gnd),
	.combout(\cpu|needToWait~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|needToWait .lut_mask = 16'hFFEC;
defparam \cpu|needToWait .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y25_N24
cycloneii_lcell_comb \cpu|Selector0~0 (
// Equation(s):
// \cpu|Selector0~0_combout  = (\cpu|state [2] & ((\cpu|needToWait~combout ) # ((!\cpu|WideOr0~combout  & \cpu|state [3])))) # (!\cpu|state [2] & (!\cpu|WideOr0~combout  & (\cpu|state [3])))

	.dataa(\cpu|state [2]),
	.datab(\cpu|WideOr0~combout ),
	.datac(\cpu|state [3]),
	.datad(\cpu|needToWait~combout ),
	.cin(gnd),
	.combout(\cpu|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector0~0 .lut_mask = 16'hBA30;
defparam \cpu|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y25_N25
cycloneii_lcell_ff \cpu|state[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Selector0~0_combout ),
	.sdata(vcc),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\reset_n~combout ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|state [3]));

// Location: LCCOMB_X21_Y23_N6
cycloneii_lcell_comb \cpu|WideNor0~0 (
// Equation(s):
// \cpu|WideNor0~0_combout  = (!\cpu|state [2] & !\cpu|state [3])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|state [2]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|WideNor0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideNor0~0 .lut_mask = 16'h000F;
defparam \cpu|WideNor0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N26
cycloneii_lcell_comb \cpu|writeBack~6 (
// Equation(s):
// \cpu|writeBack~6_combout  = (!\cpu|WideNor0~0_combout  & (((\cpu|instr [2]) # (!\cpu|Equal0~0_combout )) # (!\cpu|instr [5])))

	.dataa(\cpu|instr [5]),
	.datab(\cpu|instr [2]),
	.datac(\cpu|WideNor0~0_combout ),
	.datad(\cpu|Equal0~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBack~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBack~6 .lut_mask = 16'h0D0F;
defparam \cpu|writeBack~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N26
cycloneii_lcell_comb \cpu|Decoder0~16 (
// Equation(s):
// \cpu|Decoder0~16_combout  = (\cpu|writeBack~6_combout  & \cpu|instr [7])

	.dataa(vcc),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|instr [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Decoder0~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~16 .lut_mask = 16'hC0C0;
defparam \cpu|Decoder0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N14
cycloneii_lcell_comb \cpu|mem_wdata[17]~4 (
// Equation(s):
// \cpu|mem_wdata[17]~4_combout  = (\cpu|Add7~2_combout  & ((\cpu|rs2 [1]))) # (!\cpu|Add7~2_combout  & (\cpu|rs2 [17]))

	.dataa(\cpu|rs2 [17]),
	.datab(\cpu|Add7~2_combout ),
	.datac(vcc),
	.datad(\cpu|rs2 [1]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[17]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[17]~4 .lut_mask = 16'hEE22;
defparam \cpu|mem_wdata[17]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N16
cycloneii_lcell_comb \cpu|mem_wdata[18]~8 (
// Equation(s):
// \cpu|mem_wdata[18]~8_combout  = (\cpu|Add7~2_combout  & ((\cpu|rs2 [2]))) # (!\cpu|Add7~2_combout  & (\cpu|rs2 [18]))

	.dataa(\cpu|rs2 [18]),
	.datab(\cpu|Add7~2_combout ),
	.datac(vcc),
	.datad(\cpu|rs2 [2]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[18]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[18]~8 .lut_mask = 16'hEE22;
defparam \cpu|mem_wdata[18]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N26
cycloneii_lcell_comb \cpu|Equal2~4 (
// Equation(s):
// \cpu|Equal2~4_combout  = (\cpu|instr [5] & !\cpu|instr [2])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [2]),
	.cin(gnd),
	.combout(\cpu|Equal2~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal2~4 .lut_mask = 16'h00F0;
defparam \cpu|Equal2~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N28
cycloneii_lcell_comb \cpu|aluIn2~0 (
// Equation(s):
// \cpu|aluIn2~0_combout  = (!\cpu|instr [3] & (\cpu|Equal2~4_combout  & (\cpu|instr [6] $ (\cpu|instr [4]))))

	.dataa(\cpu|instr [6]),
	.datab(\cpu|instr [3]),
	.datac(\cpu|instr [4]),
	.datad(\cpu|Equal2~4_combout ),
	.cin(gnd),
	.combout(\cpu|aluIn2~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2~0 .lut_mask = 16'h1200;
defparam \cpu|aluIn2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N6
cycloneii_lcell_comb \cpu|aluIn2[19]~14 (
// Equation(s):
// \cpu|aluIn2[19]~14_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [19]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [31]))

	.dataa(vcc),
	.datab(\cpu|aluIn2~0_combout ),
	.datac(\cpu|instr [31]),
	.datad(\cpu|rs2 [19]),
	.cin(gnd),
	.combout(\cpu|aluIn2[19]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[19]~14 .lut_mask = 16'hFC30;
defparam \cpu|aluIn2[19]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N23
cycloneii_lcell_ff \cpu|instr[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [18]));

// Location: LCCOMB_X22_Y18_N22
cycloneii_lcell_comb \cpu|PCplusImm~14 (
// Equation(s):
// \cpu|PCplusImm~14_combout  = (\cpu|instr [3] & (((\cpu|instr [18])))) # (!\cpu|instr [3] & ((\cpu|instr [4] & (\cpu|instr [18])) # (!\cpu|instr [4] & ((\cpu|instr [31])))))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [18]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~14 .lut_mask = 16'hF1E0;
defparam \cpu|PCplusImm~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y18_N1
cycloneii_lcell_ff \cpu|instr[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [17]));

// Location: LCCOMB_X22_Y18_N0
cycloneii_lcell_comb \cpu|PCplusImm~15 (
// Equation(s):
// \cpu|PCplusImm~15_combout  = (\cpu|instr [3] & (((\cpu|instr [17])))) # (!\cpu|instr [3] & ((\cpu|instr [4] & (\cpu|instr [17])) # (!\cpu|instr [4] & ((\cpu|instr [31])))))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [17]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~15 .lut_mask = 16'hF1E0;
defparam \cpu|PCplusImm~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N10
cycloneii_lcell_comb \cpu|PCplusImm~19 (
// Equation(s):
// \cpu|PCplusImm~19_combout  = (\cpu|instr [4] & (((\cpu|instr [13])))) # (!\cpu|instr [4] & ((\cpu|instr [3] & ((\cpu|instr [13]))) # (!\cpu|instr [3] & (\cpu|instr [31]))))

	.dataa(\cpu|instr [31]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [13]),
	.datad(\cpu|instr [3]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~19 .lut_mask = 16'hF0E2;
defparam \cpu|PCplusImm~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N16
cycloneii_lcell_comb \cpu|Equal6~0 (
// Equation(s):
// \cpu|Equal6~0_combout  = (\cpu|Equal4~4_combout  & (\cpu|instr [2] & (\cpu|instr [5] & !\cpu|instr [6])))

	.dataa(\cpu|Equal4~4_combout ),
	.datab(\cpu|instr [2]),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [6]),
	.cin(gnd),
	.combout(\cpu|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal6~0 .lut_mask = 16'h0080;
defparam \cpu|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N2
cycloneii_lcell_comb \cpu|PCplus4[14]~24 (
// Equation(s):
// \cpu|PCplus4[14]~24_combout  = (\cpu|PC [14] & (\cpu|PCplus4[13]~23  $ (GND))) # (!\cpu|PC [14] & (!\cpu|PCplus4[13]~23  & VCC))
// \cpu|PCplus4[14]~25  = CARRY((\cpu|PC [14] & !\cpu|PCplus4[13]~23 ))

	.dataa(\cpu|PC [14]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[13]~23 ),
	.combout(\cpu|PCplus4[14]~24_combout ),
	.cout(\cpu|PCplus4[14]~25 ));
// synopsys translate_off
defparam \cpu|PCplus4[14]~24 .lut_mask = 16'hA50A;
defparam \cpu|PCplus4[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N2
cycloneii_lcell_comb \cpu|Add6~24 (
// Equation(s):
// \cpu|Add6~24_combout  = ((\cpu|PC [13] $ (\cpu|PCplusImm~19_combout  $ (!\cpu|Add6~23 )))) # (GND)
// \cpu|Add6~25  = CARRY((\cpu|PC [13] & ((\cpu|PCplusImm~19_combout ) # (!\cpu|Add6~23 ))) # (!\cpu|PC [13] & (\cpu|PCplusImm~19_combout  & !\cpu|Add6~23 )))

	.dataa(\cpu|PC [13]),
	.datab(\cpu|PCplusImm~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~23 ),
	.combout(\cpu|Add6~24_combout ),
	.cout(\cpu|Add6~25 ));
// synopsys translate_off
defparam \cpu|Add6~24 .lut_mask = 16'h698E;
defparam \cpu|Add6~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N4
cycloneii_lcell_comb \cpu|Add6~26 (
// Equation(s):
// \cpu|Add6~26_combout  = (\cpu|PCplusImm~18_combout  & ((\cpu|PC [14] & (\cpu|Add6~25  & VCC)) # (!\cpu|PC [14] & (!\cpu|Add6~25 )))) # (!\cpu|PCplusImm~18_combout  & ((\cpu|PC [14] & (!\cpu|Add6~25 )) # (!\cpu|PC [14] & ((\cpu|Add6~25 ) # (GND)))))
// \cpu|Add6~27  = CARRY((\cpu|PCplusImm~18_combout  & (!\cpu|PC [14] & !\cpu|Add6~25 )) # (!\cpu|PCplusImm~18_combout  & ((!\cpu|Add6~25 ) # (!\cpu|PC [14]))))

	.dataa(\cpu|PCplusImm~18_combout ),
	.datab(\cpu|PC [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~25 ),
	.combout(\cpu|Add6~26_combout ),
	.cout(\cpu|Add6~27 ));
// synopsys translate_off
defparam \cpu|Add6~26 .lut_mask = 16'h9617;
defparam \cpu|Add6~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N26
cycloneii_lcell_comb \cpu|PC[14]~19 (
// Equation(s):
// \cpu|PC[14]~19_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~26_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[14]~24_combout ))

	.dataa(\cpu|jumpToPCplusImm~3_combout ),
	.datab(\cpu|PCplus4[14]~24_combout ),
	.datac(vcc),
	.datad(\cpu|Add6~26_combout ),
	.cin(gnd),
	.combout(\cpu|PC[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[14]~19 .lut_mask = 16'hEE44;
defparam \cpu|PC[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N18
cycloneii_lcell_comb \cpu|aluIn2[14]~19 (
// Equation(s):
// \cpu|aluIn2[14]~19_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [14])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(vcc),
	.datab(\cpu|rs2 [14]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|aluIn2[14]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[14]~19 .lut_mask = 16'hCFC0;
defparam \cpu|aluIn2[14]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N0
cycloneii_lcell_comb \cpu|mem_wdata[20]~16 (
// Equation(s):
// \cpu|mem_wdata[20]~16_combout  = (\cpu|Add7~2_combout  & ((\cpu|rs2 [4]))) # (!\cpu|Add7~2_combout  & (\cpu|rs2 [20]))

	.dataa(\cpu|rs2 [20]),
	.datab(vcc),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|rs2 [4]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[20]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[20]~16 .lut_mask = 16'hFA0A;
defparam \cpu|mem_wdata[20]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N2
cycloneii_lcell_comb \cpu|mem_wdata[21]~20 (
// Equation(s):
// \cpu|mem_wdata[21]~20_combout  = (\cpu|Add7~2_combout  & ((\cpu|rs2 [5]))) # (!\cpu|Add7~2_combout  & (\cpu|rs2 [21]))

	.dataa(\cpu|rs2 [21]),
	.datab(vcc),
	.datac(\cpu|rs2 [5]),
	.datad(\cpu|Add7~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wdata[21]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[21]~20 .lut_mask = 16'hF0AA;
defparam \cpu|mem_wdata[21]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N16
cycloneii_lcell_comb \cpu|mem_wdata[22]~24 (
// Equation(s):
// \cpu|mem_wdata[22]~24_combout  = (\cpu|Add7~2_combout  & ((\cpu|rs2 [6]))) # (!\cpu|Add7~2_combout  & (\cpu|rs2 [22]))

	.dataa(\cpu|rs2 [22]),
	.datab(vcc),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|rs2 [6]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[22]~24 .lut_mask = 16'hFA0A;
defparam \cpu|mem_wdata[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N28
cycloneii_lcell_comb \cpu|Decoder0~19 (
// Equation(s):
// \cpu|Decoder0~19_combout  = (\cpu|instr [10] & (\cpu|writeBack~6_combout  & !\cpu|instr [8]))

	.dataa(\cpu|instr [10]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|instr [8]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Decoder0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~19 .lut_mask = 16'h0808;
defparam \cpu|Decoder0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N12
cycloneii_lcell_comb \cpu|aluIn2[27]~6 (
// Equation(s):
// \cpu|aluIn2[27]~6_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [27])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(\cpu|rs2 [27]),
	.datab(\cpu|instr [31]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[27]~6 .lut_mask = 16'hACAC;
defparam \cpu|aluIn2[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N30
cycloneii_lcell_comb \cpu|ShiftLeft0~3 (
// Equation(s):
// \cpu|ShiftLeft0~3_combout  = ((\cpu|instr [12]) # (!\cpu|instr [13])) # (!\cpu|instr [14])

	.dataa(vcc),
	.datab(\cpu|instr [14]),
	.datac(\cpu|instr [13]),
	.datad(\cpu|instr [12]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft0~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft0~3 .lut_mask = 16'hFF3F;
defparam \cpu|ShiftLeft0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N16
cycloneii_lcell_comb \cpu|Decoder0~15 (
// Equation(s):
// \cpu|Decoder0~15_combout  = (\cpu|instr [10] & (\cpu|writeBack~6_combout  & (\cpu|instr [8] & !\cpu|instr [11])))

	.dataa(\cpu|instr [10]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|instr [8]),
	.datad(\cpu|instr [11]),
	.cin(gnd),
	.combout(\cpu|Decoder0~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~15 .lut_mask = 16'h0080;
defparam \cpu|Decoder0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N0
cycloneii_lcell_comb \cpu|Decoder0~49 (
// Equation(s):
// \cpu|Decoder0~49_combout  = (\cpu|instr [7] & (\cpu|Decoder0~15_combout  & \cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~15_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~49_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~49 .lut_mask = 16'hC000;
defparam \cpu|Decoder0~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N15
cycloneii_lcell_ff \cpu|registerFile[15][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][27]~regout ));

// Location: LCCOMB_X33_Y16_N10
cycloneii_lcell_comb \cpu|Decoder0~46 (
// Equation(s):
// \cpu|Decoder0~46_combout  = (!\cpu|instr [7] & (\cpu|Decoder0~15_combout  & \cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~15_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~46 .lut_mask = 16'h3000;
defparam \cpu|Decoder0~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N17
cycloneii_lcell_ff \cpu|registerFile[14][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][27]~regout ));

// Location: LCCOMB_X34_Y22_N14
cycloneii_lcell_comb \cpu|Mux4~18 (
// Equation(s):
// \cpu|Mux4~18_combout  = (\cpu|Mux4~17_combout  & (((\cpu|registerFile[15][27]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux4~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][27]~regout ))))

	.dataa(\cpu|Mux4~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][27]~regout ),
	.datad(\cpu|registerFile[14][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux4~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux4~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N0
cycloneii_lcell_comb \cpu|writeBackData[24]~165 (
// Equation(s):
// \cpu|writeBackData[24]~165_combout  = (\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [24])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|instr [13]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.cin(gnd),
	.combout(\cpu|writeBackData[24]~165_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[24]~165 .lut_mask = 16'hF000;
defparam \cpu|writeBackData[24]~165 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N19
cycloneii_lcell_ff \cpu|instr[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [24]));

// Location: LCCOMB_X24_Y23_N22
cycloneii_lcell_comb \cpu|Equal4~5 (
// Equation(s):
// \cpu|Equal4~5_combout  = (\cpu|instr [6] & (\cpu|instr [4] & (!\cpu|instr [3] & \cpu|Equal2~4_combout )))

	.dataa(\cpu|instr [6]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [3]),
	.datad(\cpu|Equal2~4_combout ),
	.cin(gnd),
	.combout(\cpu|Equal4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal4~5 .lut_mask = 16'h0800;
defparam \cpu|Equal4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N22
cycloneii_lcell_comb \cpu|writeBackData[24]~164 (
// Equation(s):
// \cpu|writeBackData[24]~164_combout  = (\cpu|cycles [24] & ((\cpu|Equal4~5_combout ) # ((\cpu|Equal6~0_combout  & \cpu|instr [24])))) # (!\cpu|cycles [24] & (\cpu|Equal6~0_combout  & (\cpu|instr [24])))

	.dataa(\cpu|cycles [24]),
	.datab(\cpu|Equal6~0_combout ),
	.datac(\cpu|instr [24]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[24]~164_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[24]~164 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[24]~164 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N26
cycloneii_lcell_comb \cpu|writeBackData[24]~166 (
// Equation(s):
// \cpu|writeBackData[24]~166_combout  = (\cpu|writeBackData[24]~164_combout ) # ((\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # (\cpu|writeBackData[24]~165_combout ))))

	.dataa(\cpu|writeBackData~306_combout ),
	.datab(\cpu|writeBackData[24]~165_combout ),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\cpu|writeBackData[24]~164_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[24]~166_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[24]~166 .lut_mask = 16'hFFE0;
defparam \cpu|writeBackData[24]~166 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N24
cycloneii_lcell_comb \cpu|ShiftLeft0~5 (
// Equation(s):
// \cpu|ShiftLeft0~5_combout  = (\cpu|instr [12] & (!\cpu|instr [13] & !\cpu|instr [14]))

	.dataa(vcc),
	.datab(\cpu|instr [12]),
	.datac(\cpu|instr [13]),
	.datad(\cpu|instr [14]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft0~5 .lut_mask = 16'h000C;
defparam \cpu|ShiftLeft0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N8
cycloneii_lcell_comb \cpu|aluReg[25]~17 (
// Equation(s):
// \cpu|aluReg[25]~17_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [24]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [26]))

	.dataa(\cpu|aluReg [26]),
	.datab(\cpu|aluReg [24]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[25]~17 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N4
cycloneii_lcell_comb \cpu|Decoder0~35 (
// Equation(s):
// \cpu|Decoder0~35_combout  = (!\cpu|instr [10] & (\cpu|instr [8] & !\cpu|instr [11]))

	.dataa(\cpu|instr [10]),
	.datab(vcc),
	.datac(\cpu|instr [8]),
	.datad(\cpu|instr [11]),
	.cin(gnd),
	.combout(\cpu|Decoder0~35_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~35 .lut_mask = 16'h0050;
defparam \cpu|Decoder0~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N30
cycloneii_lcell_comb \cpu|Decoder0~36 (
// Equation(s):
// \cpu|Decoder0~36_combout  = (!\cpu|instr [7] & (\cpu|writeBack~6_combout  & (\cpu|Decoder0~35_combout  & \cpu|instr [9])))

	.dataa(\cpu|instr [7]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|Decoder0~35_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~36 .lut_mask = 16'h4000;
defparam \cpu|Decoder0~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N1
cycloneii_lcell_ff \cpu|registerFile[6][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][25]~regout ));

// Location: LCCOMB_X24_Y18_N12
cycloneii_lcell_comb \cpu|Decoder0~40 (
// Equation(s):
// \cpu|Decoder0~40_combout  = (\cpu|instr [7] & (\cpu|writeBack~6_combout  & (\cpu|Decoder0~35_combout  & \cpu|instr [9])))

	.dataa(\cpu|instr [7]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|Decoder0~35_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~40 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N11
cycloneii_lcell_ff \cpu|registerFile[7][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][25]~regout ));

// Location: LCCOMB_X31_Y24_N0
cycloneii_lcell_comb \cpu|Mux38~13 (
// Equation(s):
// \cpu|Mux38~13_combout  = (\cpu|Mux38~12_combout  & (((\cpu|registerFile[7][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux38~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[6][25]~regout )))

	.dataa(\cpu|Mux38~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[6][25]~regout ),
	.datad(\cpu|registerFile[7][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux38~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux38~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N0
cycloneii_lcell_comb \cpu|Mux38~16 (
// Equation(s):
// \cpu|Mux38~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux38~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux38~15_combout ))))

	.dataa(\cpu|Mux38~15_combout ),
	.datab(\cpu|Mux38~13_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux38~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~16 .lut_mask = 16'hFC0A;
defparam \cpu|Mux38~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N1
cycloneii_lcell_ff \cpu|registerFile[14][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][25]~regout ));

// Location: LCCOMB_X34_Y25_N0
cycloneii_lcell_comb \cpu|Mux38~18 (
// Equation(s):
// \cpu|Mux38~18_combout  = (\cpu|Mux38~17_combout  & ((\cpu|registerFile[15][25]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux38~17_combout  & (((\cpu|registerFile[14][25]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|Mux38~17_combout ),
	.datab(\cpu|registerFile[15][25]~regout ),
	.datac(\cpu|registerFile[14][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux38~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~18 .lut_mask = 16'hD8AA;
defparam \cpu|Mux38~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N24
cycloneii_lcell_comb \cpu|Decoder0~43 (
// Equation(s):
// \cpu|Decoder0~43_combout  = (\cpu|instr [7] & (\cpu|Decoder0~15_combout  & !\cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~15_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~43_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~43 .lut_mask = 16'h00C0;
defparam \cpu|Decoder0~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N27
cycloneii_lcell_ff \cpu|registerFile[11][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][25]~regout ));

// Location: LCCOMB_X33_Y16_N26
cycloneii_lcell_comb \cpu|Decoder0~50 (
// Equation(s):
// \cpu|Decoder0~50_combout  = (!\cpu|instr [7] & (\cpu|Decoder0~15_combout  & !\cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~15_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~50_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~50 .lut_mask = 16'h0030;
defparam \cpu|Decoder0~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N1
cycloneii_lcell_ff \cpu|registerFile[10][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][25]~regout ));

// Location: LCCOMB_X24_Y18_N22
cycloneii_lcell_comb \cpu|Decoder0~41 (
// Equation(s):
// \cpu|Decoder0~41_combout  = (\cpu|instr [10] & (\cpu|writeBack~6_combout  & (!\cpu|instr [8] & !\cpu|instr [11])))

	.dataa(\cpu|instr [10]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|instr [8]),
	.datad(\cpu|instr [11]),
	.cin(gnd),
	.combout(\cpu|Decoder0~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~41 .lut_mask = 16'h0008;
defparam \cpu|Decoder0~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N6
cycloneii_lcell_comb \cpu|Decoder0~55 (
// Equation(s):
// \cpu|Decoder0~55_combout  = (!\cpu|instr [7] & (\cpu|Decoder0~41_combout  & !\cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~41_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~55 .lut_mask = 16'h0030;
defparam \cpu|Decoder0~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N11
cycloneii_lcell_ff \cpu|registerFile[8][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][25]~regout ));

// Location: LCCOMB_X40_Y24_N0
cycloneii_lcell_comb \cpu|Mux38~10 (
// Equation(s):
// \cpu|Mux38~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|registerFile[10][25]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[8][25]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[10][25]~regout ),
	.datad(\cpu|registerFile[8][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux38~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux38~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N26
cycloneii_lcell_comb \cpu|Mux38~11 (
// Equation(s):
// \cpu|Mux38~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux38~10_combout  & ((\cpu|registerFile[11][25]~regout ))) # (!\cpu|Mux38~10_combout  & (\cpu|registerFile[9][25]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux38~10_combout ))))

	.dataa(\cpu|registerFile[9][25]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[11][25]~regout ),
	.datad(\cpu|Mux38~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~11 .lut_mask = 16'hF388;
defparam \cpu|Mux38~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N2
cycloneii_lcell_comb \cpu|Mux38~19 (
// Equation(s):
// \cpu|Mux38~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux38~16_combout  & (\cpu|Mux38~18_combout )) # (!\cpu|Mux38~16_combout  & ((\cpu|Mux38~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|Mux38~16_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux38~16_combout ),
	.datac(\cpu|Mux38~18_combout ),
	.datad(\cpu|Mux38~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~19 .lut_mask = 16'hE6C4;
defparam \cpu|Mux38~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N8
cycloneii_lcell_comb \cpu|Decoder0~28 (
// Equation(s):
// \cpu|Decoder0~28_combout  = (\cpu|instr [10] & (\cpu|writeBack~6_combout  & (\cpu|instr [8] & \cpu|instr [9])))

	.dataa(\cpu|instr [10]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|instr [8]),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~28 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N20
cycloneii_lcell_comb \cpu|Decoder0~52 (
// Equation(s):
// \cpu|Decoder0~52_combout  = (\cpu|Decoder0~28_combout  & (\cpu|instr [11] & !\cpu|instr [7]))

	.dataa(vcc),
	.datab(\cpu|Decoder0~28_combout ),
	.datac(\cpu|instr [11]),
	.datad(\cpu|instr [7]),
	.cin(gnd),
	.combout(\cpu|Decoder0~52_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~52 .lut_mask = 16'h00C0;
defparam \cpu|Decoder0~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N31
cycloneii_lcell_ff \cpu|registerFile[30][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][25]~regout ));

// Location: LCCOMB_X25_Y18_N18
cycloneii_lcell_comb \cpu|Decoder0~24 (
// Equation(s):
// \cpu|Decoder0~24_combout  = (\cpu|instr [8] & !\cpu|instr [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|instr [8]),
	.datad(\cpu|instr [10]),
	.cin(gnd),
	.combout(\cpu|Decoder0~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~24 .lut_mask = 16'h00F0;
defparam \cpu|Decoder0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N14
cycloneii_lcell_comb \cpu|Decoder0~26 (
// Equation(s):
// \cpu|Decoder0~26_combout  = (\cpu|Decoder0~25_combout  & (\cpu|Decoder0~24_combout  & (\cpu|instr [9] & \cpu|writeBack~6_combout )))

	.dataa(\cpu|Decoder0~25_combout ),
	.datab(\cpu|Decoder0~24_combout ),
	.datac(\cpu|instr [9]),
	.datad(\cpu|writeBack~6_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~26 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N21
cycloneii_lcell_ff \cpu|registerFile[22][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][25]~regout ));

// Location: LCCOMB_X38_Y22_N4
cycloneii_lcell_comb \cpu|Mux38~3 (
// Equation(s):
// \cpu|Mux38~3_combout  = (\cpu|Mux38~2_combout  & ((\cpu|registerFile[30][25]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux38~2_combout  & (((\cpu|registerFile[22][25]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|Mux38~2_combout ),
	.datab(\cpu|registerFile[30][25]~regout ),
	.datac(\cpu|registerFile[22][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux38~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~3 .lut_mask = 16'hD8AA;
defparam \cpu|Mux38~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N12
cycloneii_lcell_comb \cpu|Decoder0~25 (
// Equation(s):
// \cpu|Decoder0~25_combout  = (!\cpu|instr [7] & \cpu|instr [11])

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|instr [11]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Decoder0~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~25 .lut_mask = 16'h3030;
defparam \cpu|Decoder0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N2
cycloneii_lcell_comb \cpu|Decoder0~29 (
// Equation(s):
// \cpu|Decoder0~29_combout  = (\cpu|Decoder0~17_combout  & (\cpu|writeBack~6_combout  & (\cpu|instr [9] & \cpu|Decoder0~25_combout )))

	.dataa(\cpu|Decoder0~17_combout ),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|instr [9]),
	.datad(\cpu|Decoder0~25_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~29 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N27
cycloneii_lcell_ff \cpu|registerFile[20][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][25]~regout ));

// Location: LCCOMB_X32_Y18_N4
cycloneii_lcell_comb \cpu|Decoder0~54 (
// Equation(s):
// \cpu|Decoder0~54_combout  = (!\cpu|instr [7] & (\cpu|instr [9] & (\cpu|Decoder0~19_combout  & \cpu|instr [11])))

	.dataa(\cpu|instr [7]),
	.datab(\cpu|instr [9]),
	.datac(\cpu|Decoder0~19_combout ),
	.datad(\cpu|instr [11]),
	.cin(gnd),
	.combout(\cpu|Decoder0~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~54 .lut_mask = 16'h4000;
defparam \cpu|Decoder0~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N27
cycloneii_lcell_ff \cpu|registerFile[28][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][25]~regout ));

// Location: LCCOMB_X32_Y18_N2
cycloneii_lcell_comb \cpu|Decoder0~53 (
// Equation(s):
// \cpu|Decoder0~53_combout  = (!\cpu|instr [7] & (!\cpu|instr [9] & (\cpu|Decoder0~19_combout  & \cpu|instr [11])))

	.dataa(\cpu|instr [7]),
	.datab(\cpu|instr [9]),
	.datac(\cpu|Decoder0~19_combout ),
	.datad(\cpu|instr [11]),
	.cin(gnd),
	.combout(\cpu|Decoder0~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~53 .lut_mask = 16'h1000;
defparam \cpu|Decoder0~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N9
cycloneii_lcell_ff \cpu|registerFile[24][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][25]~regout ));

// Location: LCCOMB_X25_Y18_N4
cycloneii_lcell_comb \cpu|Decoder0~30 (
// Equation(s):
// \cpu|Decoder0~30_combout  = (\cpu|Decoder0~14_combout  & (\cpu|Decoder0~17_combout  & (\cpu|instr [11] & \cpu|writeBack~6_combout )))

	.dataa(\cpu|Decoder0~14_combout ),
	.datab(\cpu|Decoder0~17_combout ),
	.datac(\cpu|instr [11]),
	.datad(\cpu|writeBack~6_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~30 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N17
cycloneii_lcell_ff \cpu|registerFile[16][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][25]~regout ));

// Location: LCCOMB_X31_Y19_N16
cycloneii_lcell_comb \cpu|Mux38~4 (
// Equation(s):
// \cpu|Mux38~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[24][25]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[16][25]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][25]~regout ),
	.datac(\cpu|registerFile[16][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux38~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux38~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N26
cycloneii_lcell_comb \cpu|Mux38~5 (
// Equation(s):
// \cpu|Mux38~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux38~4_combout  & ((\cpu|registerFile[28][25]~regout ))) # (!\cpu|Mux38~4_combout  & (\cpu|registerFile[20][25]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux38~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[20][25]~regout ),
	.datac(\cpu|registerFile[28][25]~regout ),
	.datad(\cpu|Mux38~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~5 .lut_mask = 16'hF588;
defparam \cpu|Mux38~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N14
cycloneii_lcell_comb \cpu|Mux38~6 (
// Equation(s):
// \cpu|Mux38~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [21] & (\cpu|Mux38~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux38~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|Mux38~3_combout ),
	.datad(\cpu|Mux38~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~6 .lut_mask = 16'hD9C8;
defparam \cpu|Mux38~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N10
cycloneii_lcell_comb \cpu|Decoder0~34 (
// Equation(s):
// \cpu|Decoder0~34_combout  = (\cpu|Decoder0~28_combout  & (\cpu|instr [11] & \cpu|instr [7]))

	.dataa(vcc),
	.datab(\cpu|Decoder0~28_combout ),
	.datac(\cpu|instr [11]),
	.datad(\cpu|instr [7]),
	.cin(gnd),
	.combout(\cpu|Decoder0~34_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~34 .lut_mask = 16'hC000;
defparam \cpu|Decoder0~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N19
cycloneii_lcell_ff \cpu|registerFile[31][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][25]~regout ));

// Location: LCCOMB_X24_Y18_N14
cycloneii_lcell_comb \cpu|Decoder0~23 (
// Equation(s):
// \cpu|Decoder0~23_combout  = (\cpu|instr [10] & (\cpu|writeBack~6_combout  & (\cpu|instr [8] & \cpu|instr [11])))

	.dataa(\cpu|instr [10]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|instr [8]),
	.datad(\cpu|instr [11]),
	.cin(gnd),
	.combout(\cpu|Decoder0~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~23 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N12
cycloneii_lcell_comb \cpu|Decoder0~32 (
// Equation(s):
// \cpu|Decoder0~32_combout  = (\cpu|instr [7] & (\cpu|Decoder0~23_combout  & !\cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~23_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~32 .lut_mask = 16'h00C0;
defparam \cpu|Decoder0~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[27][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][25]~regout ));

// Location: LCCOMB_X25_Y18_N0
cycloneii_lcell_comb \cpu|Decoder0~33 (
// Equation(s):
// \cpu|Decoder0~33_combout  = (!\cpu|instr [9] & (\cpu|Decoder0~24_combout  & (\cpu|instr [11] & \cpu|Decoder0~16_combout )))

	.dataa(\cpu|instr [9]),
	.datab(\cpu|Decoder0~24_combout ),
	.datac(\cpu|instr [11]),
	.datad(\cpu|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~33 .lut_mask = 16'h4000;
defparam \cpu|Decoder0~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N3
cycloneii_lcell_ff \cpu|registerFile[19][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][25]~regout ));

// Location: LCCOMB_X25_Y18_N30
cycloneii_lcell_comb \cpu|Decoder0~31 (
// Equation(s):
// \cpu|Decoder0~31_combout  = (\cpu|instr [9] & (\cpu|Decoder0~24_combout  & (\cpu|instr [11] & \cpu|Decoder0~16_combout )))

	.dataa(\cpu|instr [9]),
	.datab(\cpu|Decoder0~24_combout ),
	.datac(\cpu|instr [11]),
	.datad(\cpu|Decoder0~16_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~31 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[23][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][25]~regout ));

// Location: LCCOMB_X38_Y22_N2
cycloneii_lcell_comb \cpu|Mux38~7 (
// Equation(s):
// \cpu|Mux38~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[23][25]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][25]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][25]~regout ),
	.datad(\cpu|registerFile[23][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux38~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux38~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N12
cycloneii_lcell_comb \cpu|Mux38~8 (
// Equation(s):
// \cpu|Mux38~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux38~7_combout  & (\cpu|registerFile[31][25]~regout )) # (!\cpu|Mux38~7_combout  & ((\cpu|registerFile[27][25]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux38~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[31][25]~regout ),
	.datac(\cpu|registerFile[27][25]~regout ),
	.datad(\cpu|Mux38~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~8 .lut_mask = 16'hDDA0;
defparam \cpu|Mux38~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N6
cycloneii_lcell_comb \cpu|Mux38~9 (
// Equation(s):
// \cpu|Mux38~9_combout  = (\cpu|Mux38~6_combout  & (((\cpu|Mux38~8_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux38~6_combout  & (\cpu|Mux38~1_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux38~1_combout ),
	.datab(\cpu|Mux38~6_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux38~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~9 .lut_mask = 16'hEC2C;
defparam \cpu|Mux38~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N20
cycloneii_lcell_comb \cpu|Mux38~20 (
// Equation(s):
// \cpu|Mux38~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux38~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux38~19_combout ))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|Mux38~19_combout ),
	.datad(\cpu|Mux38~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux38~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux38~20 .lut_mask = 16'hFC30;
defparam \cpu|Mux38~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N21
cycloneii_lcell_ff \cpu|rs2[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux38~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [25]));

// Location: LCCOMB_X23_Y23_N30
cycloneii_lcell_comb \cpu|aluIn2[25]~8 (
// Equation(s):
// \cpu|aluIn2[25]~8_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [25])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(vcc),
	.datab(\cpu|aluIn2~0_combout ),
	.datac(\cpu|rs2 [25]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|aluIn2[25]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[25]~8 .lut_mask = 16'hF3C0;
defparam \cpu|aluIn2[25]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N2
cycloneii_lcell_comb \cpu|ShiftLeft0~0 (
// Equation(s):
// \cpu|ShiftLeft0~0_combout  = ((\cpu|instr [13]) # (\cpu|instr [12])) # (!\cpu|instr [14])

	.dataa(vcc),
	.datab(\cpu|instr [14]),
	.datac(\cpu|instr [13]),
	.datad(\cpu|instr [12]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft0~0 .lut_mask = 16'hFFF3;
defparam \cpu|ShiftLeft0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N24
cycloneii_lcell_comb \cpu|aluIn2[24]~9 (
// Equation(s):
// \cpu|aluIn2[24]~9_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [24])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(\cpu|aluIn2~0_combout ),
	.datab(\cpu|rs2 [24]),
	.datac(\cpu|instr [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[24]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[24]~9 .lut_mask = 16'hD8D8;
defparam \cpu|aluIn2[24]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N18
cycloneii_lcell_comb \cpu|ShiftLeft0~1 (
// Equation(s):
// \cpu|ShiftLeft0~1_combout  = (\cpu|instr [12]) # ((\cpu|instr [13]) # (\cpu|instr [14]))

	.dataa(vcc),
	.datab(\cpu|instr [12]),
	.datac(\cpu|instr [13]),
	.datad(\cpu|instr [14]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft0~1 .lut_mask = 16'hFFFC;
defparam \cpu|ShiftLeft0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N23
cycloneii_lcell_ff \cpu|registerFile[8][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][22]~regout ));

// Location: LCCOMB_X40_Y23_N22
cycloneii_lcell_comb \cpu|Mux41~12 (
// Equation(s):
// \cpu|Mux41~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][22]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|registerFile[8][22]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[10][22]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[8][22]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux41~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux41~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N22
cycloneii_lcell_comb \cpu|Decoder0~42 (
// Equation(s):
// \cpu|Decoder0~42_combout  = (\cpu|instr [7] & (\cpu|Decoder0~41_combout  & !\cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~41_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~42 .lut_mask = 16'h00C0;
defparam \cpu|Decoder0~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N13
cycloneii_lcell_ff \cpu|registerFile[9][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][22]~regout ));

// Location: LCFF_X40_Y22_N7
cycloneii_lcell_ff \cpu|registerFile[11][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][22]~regout ));

// Location: LCCOMB_X40_Y22_N12
cycloneii_lcell_comb \cpu|Mux41~13 (
// Equation(s):
// \cpu|Mux41~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux41~12_combout  & ((\cpu|registerFile[11][22]~regout ))) # (!\cpu|Mux41~12_combout  & (\cpu|registerFile[9][22]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|Mux41~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux41~12_combout ),
	.datac(\cpu|registerFile[9][22]~regout ),
	.datad(\cpu|registerFile[11][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux41~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux41~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N0
cycloneii_lcell_comb \cpu|Decoder0~44 (
// Equation(s):
// \cpu|Decoder0~44_combout  = (\cpu|instr [7] & (\cpu|writeBack~6_combout  & (\cpu|Decoder0~35_combout  & !\cpu|instr [9])))

	.dataa(\cpu|instr [7]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|Decoder0~35_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~44_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~44 .lut_mask = 16'h0080;
defparam \cpu|Decoder0~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N23
cycloneii_lcell_ff \cpu|registerFile[3][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][22]~regout ));

// Location: LCCOMB_X25_Y18_N28
cycloneii_lcell_comb \cpu|Decoder0~45 (
// Equation(s):
// \cpu|Decoder0~45_combout  = (!\cpu|instr [11] & (\cpu|Decoder0~16_combout  & (!\cpu|instr [9] & \cpu|Decoder0~17_combout )))

	.dataa(\cpu|instr [11]),
	.datab(\cpu|Decoder0~16_combout ),
	.datac(\cpu|instr [9]),
	.datad(\cpu|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~45_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~45 .lut_mask = 16'h0400;
defparam \cpu|Decoder0~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N9
cycloneii_lcell_ff \cpu|registerFile[1][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][22]~regout ));

// Location: LCCOMB_X35_Y20_N22
cycloneii_lcell_comb \cpu|Mux41~14 (
// Equation(s):
// \cpu|Mux41~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][22]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][22]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[3][22]~regout ),
	.datad(\cpu|registerFile[1][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux41~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~14 .lut_mask = 16'hC480;
defparam \cpu|Mux41~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N6
cycloneii_lcell_comb \cpu|Decoder0~56 (
// Equation(s):
// \cpu|Decoder0~56_combout  = (!\cpu|instr [7] & (\cpu|writeBack~6_combout  & (\cpu|Decoder0~35_combout  & !\cpu|instr [9])))

	.dataa(\cpu|instr [7]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|Decoder0~35_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~56 .lut_mask = 16'h0040;
defparam \cpu|Decoder0~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N19
cycloneii_lcell_ff \cpu|registerFile[2][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][22]~regout ));

// Location: LCCOMB_X35_Y19_N18
cycloneii_lcell_comb \cpu|Mux41~15 (
// Equation(s):
// \cpu|Mux41~15_combout  = (\cpu|Mux41~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[2][22]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux41~14_combout ),
	.datac(\cpu|registerFile[2][22]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux41~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~15 .lut_mask = 16'hCCEC;
defparam \cpu|Mux41~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N22
cycloneii_lcell_comb \cpu|Mux41~16 (
// Equation(s):
// \cpu|Mux41~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux41~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|Mux41~15_combout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux41~13_combout ),
	.datac(\cpu|Mux41~15_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux41~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~16 .lut_mask = 16'hAAD8;
defparam \cpu|Mux41~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[6][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][22]~regout ));

// Location: LCFF_X37_Y24_N11
cycloneii_lcell_ff \cpu|registerFile[7][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][22]~regout ));

// Location: LCFF_X34_Y20_N29
cycloneii_lcell_ff \cpu|registerFile[5][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][22]~regout ));

// Location: LCCOMB_X24_Y18_N24
cycloneii_lcell_comb \cpu|Decoder0~38 (
// Equation(s):
// \cpu|Decoder0~38_combout  = (!\cpu|instr [10] & (!\cpu|instr [8] & !\cpu|instr [11]))

	.dataa(\cpu|instr [10]),
	.datab(vcc),
	.datac(\cpu|instr [8]),
	.datad(\cpu|instr [11]),
	.cin(gnd),
	.combout(\cpu|Decoder0~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~38 .lut_mask = 16'h0005;
defparam \cpu|Decoder0~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y18_N2
cycloneii_lcell_comb \cpu|Decoder0~39 (
// Equation(s):
// \cpu|Decoder0~39_combout  = (!\cpu|instr [7] & (\cpu|writeBack~6_combout  & (\cpu|Decoder0~38_combout  & \cpu|instr [9])))

	.dataa(\cpu|instr [7]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|Decoder0~38_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~39 .lut_mask = 16'h4000;
defparam \cpu|Decoder0~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N15
cycloneii_lcell_ff \cpu|registerFile[4][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[22]~189_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][22]~regout ));

// Location: LCCOMB_X40_Y24_N2
cycloneii_lcell_comb \cpu|Mux41~10 (
// Equation(s):
// \cpu|Mux41~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[5][22]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][22]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[5][22]~regout ),
	.datad(\cpu|registerFile[4][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux41~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux41~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y24_N10
cycloneii_lcell_comb \cpu|Mux41~11 (
// Equation(s):
// \cpu|Mux41~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux41~10_combout  & ((\cpu|registerFile[7][22]~regout ))) # (!\cpu|Mux41~10_combout  & (\cpu|registerFile[6][22]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux41~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[6][22]~regout ),
	.datac(\cpu|registerFile[7][22]~regout ),
	.datad(\cpu|Mux41~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux41~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~11 .lut_mask = 16'hF588;
defparam \cpu|Mux41~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N24
cycloneii_lcell_comb \cpu|Mux41~19 (
// Equation(s):
// \cpu|Mux41~19_combout  = (\cpu|Mux41~16_combout  & ((\cpu|Mux41~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux41~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [22] & \cpu|Mux41~11_combout 
// ))))

	.dataa(\cpu|Mux41~18_combout ),
	.datab(\cpu|Mux41~16_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux41~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux41~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~19 .lut_mask = 16'hBC8C;
defparam \cpu|Mux41~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N21
cycloneii_lcell_ff \cpu|registerFile[19][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][22]~regout ));

// Location: LCFF_X40_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[27][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][22]~regout ));

// Location: LCCOMB_X41_Y18_N20
cycloneii_lcell_comb \cpu|Mux41~7 (
// Equation(s):
// \cpu|Mux41~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[27][22]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][22]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[19][22]~regout ),
	.datad(\cpu|registerFile[27][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux41~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux41~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N11
cycloneii_lcell_ff \cpu|registerFile[23][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][22]~regout ));

// Location: LCCOMB_X40_Y24_N22
cycloneii_lcell_comb \cpu|Mux41~8 (
// Equation(s):
// \cpu|Mux41~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux41~7_combout  & (\cpu|registerFile[31][22]~regout )) # (!\cpu|Mux41~7_combout  & ((\cpu|registerFile[23][22]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux41~7_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux41~7_combout ),
	.datac(\cpu|registerFile[31][22]~regout ),
	.datad(\cpu|registerFile[23][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux41~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~8 .lut_mask = 16'hE6C4;
defparam \cpu|Mux41~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N24
cycloneii_lcell_comb \cpu|Decoder0~14 (
// Equation(s):
// \cpu|Decoder0~14_combout  = (!\cpu|instr [7] & !\cpu|instr [9])

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|instr [9]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Decoder0~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~14 .lut_mask = 16'h0303;
defparam \cpu|Decoder0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N8
cycloneii_lcell_comb \cpu|Decoder0~27 (
// Equation(s):
// \cpu|Decoder0~27_combout  = (\cpu|instr [11] & (\cpu|writeBack~6_combout  & (\cpu|Decoder0~14_combout  & \cpu|Decoder0~24_combout )))

	.dataa(\cpu|instr [11]),
	.datab(\cpu|writeBack~6_combout ),
	.datac(\cpu|Decoder0~14_combout ),
	.datad(\cpu|Decoder0~24_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~27 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N25
cycloneii_lcell_ff \cpu|registerFile[18][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][22]~regout ));

// Location: LCCOMB_X29_Y21_N24
cycloneii_lcell_comb \cpu|Mux41~2 (
// Equation(s):
// \cpu|Mux41~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[22][22]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[18][22]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[22][22]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[18][22]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux41~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~2 .lut_mask = 16'hCCB8;
defparam \cpu|Mux41~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N19
cycloneii_lcell_ff \cpu|registerFile[30][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][22]~regout ));

// Location: LCCOMB_X29_Y21_N4
cycloneii_lcell_comb \cpu|Mux41~3 (
// Equation(s):
// \cpu|Mux41~3_combout  = (\cpu|Mux41~2_combout  & (((\cpu|registerFile[30][22]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux41~2_combout  & (\cpu|registerFile[26][22]~regout  & 
// (\ram_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|registerFile[26][22]~regout ),
	.datab(\cpu|Mux41~2_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|registerFile[30][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux41~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~3 .lut_mask = 16'hEC2C;
defparam \cpu|Mux41~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N15
cycloneii_lcell_ff \cpu|registerFile[24][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][22]~regout ));

// Location: LCFF_X37_Y21_N17
cycloneii_lcell_ff \cpu|registerFile[28][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][22]~regout ));

// Location: LCFF_X41_Y21_N29
cycloneii_lcell_ff \cpu|registerFile[20][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][22]~regout ));

// Location: LCFF_X41_Y21_N31
cycloneii_lcell_ff \cpu|registerFile[16][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][22]~regout ));

// Location: LCCOMB_X41_Y21_N30
cycloneii_lcell_comb \cpu|Mux41~4 (
// Equation(s):
// \cpu|Mux41~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[20][22]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[16][22]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[20][22]~regout ),
	.datac(\cpu|registerFile[16][22]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux41~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux41~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N16
cycloneii_lcell_comb \cpu|Mux41~5 (
// Equation(s):
// \cpu|Mux41~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux41~4_combout  & ((\cpu|registerFile[28][22]~regout ))) # (!\cpu|Mux41~4_combout  & (\cpu|registerFile[24][22]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux41~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][22]~regout ),
	.datac(\cpu|registerFile[28][22]~regout ),
	.datad(\cpu|Mux41~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux41~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~5 .lut_mask = 16'hF588;
defparam \cpu|Mux41~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N4
cycloneii_lcell_comb \cpu|Mux41~6 (
// Equation(s):
// \cpu|Mux41~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|Mux41~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux41~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux41~3_combout ),
	.datad(\cpu|Mux41~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux41~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~6 .lut_mask = 16'hB9A8;
defparam \cpu|Mux41~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneii_lcell_comb \cpu|Mux41~9 (
// Equation(s):
// \cpu|Mux41~9_combout  = (\cpu|Mux41~6_combout  & (((\cpu|Mux41~8_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux41~6_combout  & (\cpu|Mux41~1_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|Mux41~1_combout ),
	.datab(\cpu|Mux41~8_combout ),
	.datac(\cpu|Mux41~6_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux41~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~9 .lut_mask = 16'hCAF0;
defparam \cpu|Mux41~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N12
cycloneii_lcell_comb \cpu|Mux41~20 (
// Equation(s):
// \cpu|Mux41~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux41~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux41~19_combout ))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|Mux41~19_combout ),
	.datad(\cpu|Mux41~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux41~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux41~20 .lut_mask = 16'hFC30;
defparam \cpu|Mux41~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N13
cycloneii_lcell_ff \cpu|rs2[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux41~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [22]));

// Location: LCCOMB_X27_Y24_N14
cycloneii_lcell_comb \cpu|aluIn2[22]~11 (
// Equation(s):
// \cpu|aluIn2[22]~11_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [22]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [31]))

	.dataa(\cpu|instr [31]),
	.datab(vcc),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [22]),
	.cin(gnd),
	.combout(\cpu|aluIn2[22]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[22]~11 .lut_mask = 16'hFA0A;
defparam \cpu|aluIn2[22]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N10
cycloneii_lcell_comb \cpu|aluIn2[21]~12 (
// Equation(s):
// \cpu|aluIn2[21]~12_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [21])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(\cpu|rs2 [21]),
	.datab(\cpu|aluIn2~0_combout ),
	.datac(\cpu|instr [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[21]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[21]~12 .lut_mask = 16'hB8B8;
defparam \cpu|aluIn2[21]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N6
cycloneii_lcell_comb \cpu|aluIn2[20]~13 (
// Equation(s):
// \cpu|aluIn2[20]~13_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [20])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(\cpu|rs2 [20]),
	.datab(\cpu|instr [31]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[20]~13 .lut_mask = 16'hACAC;
defparam \cpu|aluIn2[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y21_N5
cycloneii_lcell_ff \cpu|registerFile[22][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][19]~regout ));

// Location: LCFF_X34_Y21_N15
cycloneii_lcell_ff \cpu|registerFile[18][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][19]~regout ));

// Location: LCCOMB_X32_Y21_N4
cycloneii_lcell_comb \cpu|Mux12~2 (
// Equation(s):
// \cpu|Mux12~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[22][19]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][19]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[22][19]~regout ),
	.datad(\cpu|registerFile[18][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N4
cycloneii_lcell_comb \cpu|Decoder0~51 (
// Equation(s):
// \cpu|Decoder0~51_combout  = (!\cpu|instr [7] & (\cpu|Decoder0~23_combout  & !\cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~23_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~51_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~51 .lut_mask = 16'h0030;
defparam \cpu|Decoder0~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N9
cycloneii_lcell_ff \cpu|registerFile[26][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][19]~regout ));

// Location: LCFF_X32_Y21_N23
cycloneii_lcell_ff \cpu|registerFile[30][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[19]~216_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][19]~regout ));

// Location: LCCOMB_X36_Y21_N8
cycloneii_lcell_comb \cpu|Mux12~3 (
// Equation(s):
// \cpu|Mux12~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux12~2_combout  & ((\cpu|registerFile[30][19]~regout ))) # (!\cpu|Mux12~2_combout  & (\cpu|registerFile[26][19]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux12~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux12~2_combout ),
	.datac(\cpu|registerFile[26][19]~regout ),
	.datad(\cpu|registerFile[30][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~3 .lut_mask = 16'hEC64;
defparam \cpu|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N28
cycloneii_lcell_comb \cpu|Mux12~6 (
// Equation(s):
// \cpu|Mux12~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux12~3_combout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux12~5_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux12~5_combout ),
	.datab(\cpu|Mux12~3_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux12~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~6 .lut_mask = 16'hF0CA;
defparam \cpu|Mux12~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N7
cycloneii_lcell_ff \cpu|registerFile[25][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][19]~regout ));

// Location: LCCOMB_X25_Y18_N16
cycloneii_lcell_comb \cpu|Decoder0~21 (
// Equation(s):
// \cpu|Decoder0~21_combout  = (\cpu|instr [11] & (\cpu|Decoder0~16_combout  & (!\cpu|instr [9] & \cpu|Decoder0~17_combout )))

	.dataa(\cpu|instr [11]),
	.datab(\cpu|Decoder0~16_combout ),
	.datac(\cpu|instr [9]),
	.datad(\cpu|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~21 .lut_mask = 16'h0800;
defparam \cpu|Decoder0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[17][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][19]~regout ));

// Location: LCCOMB_X33_Y24_N6
cycloneii_lcell_comb \cpu|Mux12~0 (
// Equation(s):
// \cpu|Mux12~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|registerFile[25][19]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[17][19]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[25][19]~regout ),
	.datad(\cpu|registerFile[17][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N25
cycloneii_lcell_ff \cpu|registerFile[21][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][19]~regout ));

// Location: LCCOMB_X32_Y24_N24
cycloneii_lcell_comb \cpu|Mux12~1 (
// Equation(s):
// \cpu|Mux12~1_combout  = (\cpu|Mux12~0_combout  & ((\cpu|registerFile[29][19]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux12~0_combout  & (((\cpu|registerFile[21][19]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[29][19]~regout ),
	.datab(\cpu|Mux12~0_combout ),
	.datac(\cpu|registerFile[21][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~1 .lut_mask = 16'hB8CC;
defparam \cpu|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N13
cycloneii_lcell_ff \cpu|registerFile[31][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][19]~regout ));

// Location: LCFF_X38_Y23_N23
cycloneii_lcell_ff \cpu|registerFile[19][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][19]~regout ));

// Location: LCFF_X38_Y23_N21
cycloneii_lcell_ff \cpu|registerFile[27][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][19]~regout ));

// Location: LCCOMB_X38_Y23_N20
cycloneii_lcell_comb \cpu|Mux12~7 (
// Equation(s):
// \cpu|Mux12~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[27][19]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[19][19]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[19][19]~regout ),
	.datac(\cpu|registerFile[27][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux12~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~7 .lut_mask = 16'hFA44;
defparam \cpu|Mux12~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N12
cycloneii_lcell_comb \cpu|Mux12~8 (
// Equation(s):
// \cpu|Mux12~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux12~7_combout  & ((\cpu|registerFile[31][19]~regout ))) # (!\cpu|Mux12~7_combout  & (\cpu|registerFile[23][19]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux12~7_combout ))))

	.dataa(\cpu|registerFile[23][19]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[31][19]~regout ),
	.datad(\cpu|Mux12~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~8 .lut_mask = 16'hF388;
defparam \cpu|Mux12~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N30
cycloneii_lcell_comb \cpu|Mux12~9 (
// Equation(s):
// \cpu|Mux12~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux12~6_combout  & ((\cpu|Mux12~8_combout ))) # (!\cpu|Mux12~6_combout  & (\cpu|Mux12~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|Mux12~6_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux12~6_combout ),
	.datac(\cpu|Mux12~1_combout ),
	.datad(\cpu|Mux12~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~9 .lut_mask = 16'hEC64;
defparam \cpu|Mux12~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N29
cycloneii_lcell_ff \cpu|registerFile[2][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][19]~regout ));

// Location: LCFF_X34_Y24_N25
cycloneii_lcell_ff \cpu|registerFile[3][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][19]~regout ));

// Location: LCFF_X34_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[1][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][19]~regout ));

// Location: LCCOMB_X34_Y24_N24
cycloneii_lcell_comb \cpu|Mux12~14 (
// Equation(s):
// \cpu|Mux12~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][19]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][19]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][19]~regout ),
	.datad(\cpu|registerFile[1][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux12~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~14 .lut_mask = 16'hA280;
defparam \cpu|Mux12~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N28
cycloneii_lcell_comb \cpu|Mux12~15 (
// Equation(s):
// \cpu|Mux12~15_combout  = (\cpu|Mux12~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \cpu|registerFile[2][19]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[2][19]~regout ),
	.datad(\cpu|Mux12~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux12~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N11
cycloneii_lcell_ff \cpu|registerFile[9][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][19]~regout ));

// Location: LCFF_X40_Y24_N7
cycloneii_lcell_ff \cpu|registerFile[8][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][19]~regout ));

// Location: LCFF_X40_Y24_N29
cycloneii_lcell_ff \cpu|registerFile[10][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][19]~regout ));

// Location: LCCOMB_X40_Y24_N6
cycloneii_lcell_comb \cpu|Mux12~12 (
// Equation(s):
// \cpu|Mux12~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][19]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[8][19]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[8][19]~regout ),
	.datad(\cpu|registerFile[10][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux12~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux12~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N10
cycloneii_lcell_comb \cpu|Mux12~13 (
// Equation(s):
// \cpu|Mux12~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux12~12_combout  & (\cpu|registerFile[11][19]~regout )) # (!\cpu|Mux12~12_combout  & ((\cpu|registerFile[9][19]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux12~12_combout ))))

	.dataa(\cpu|registerFile[11][19]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][19]~regout ),
	.datad(\cpu|Mux12~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux12~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N26
cycloneii_lcell_comb \cpu|Mux12~16 (
// Equation(s):
// \cpu|Mux12~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux12~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux12~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux12~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux12~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~16 .lut_mask = 16'hF4A4;
defparam \cpu|Mux12~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N14
cycloneii_lcell_comb \cpu|Decoder0~48 (
// Equation(s):
// \cpu|Decoder0~48_combout  = (!\cpu|instr [7] & (\cpu|Decoder0~41_combout  & \cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~41_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~48_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~48 .lut_mask = 16'h3000;
defparam \cpu|Decoder0~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N23
cycloneii_lcell_ff \cpu|registerFile[12][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][19]~regout ));

// Location: LCCOMB_X34_Y22_N22
cycloneii_lcell_comb \cpu|Mux12~17 (
// Equation(s):
// \cpu|Mux12~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[13][19]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[12][19]~regout )))))

	.dataa(\cpu|registerFile[13][19]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux12~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~17 .lut_mask = 16'hEE30;
defparam \cpu|Mux12~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N17
cycloneii_lcell_ff \cpu|registerFile[15][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][19]~regout ));

// Location: LCCOMB_X34_Y22_N16
cycloneii_lcell_comb \cpu|Mux12~18 (
// Equation(s):
// \cpu|Mux12~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux12~17_combout  & (\cpu|registerFile[15][19]~regout )) # (!\cpu|Mux12~17_combout  & ((\cpu|registerFile[14][19]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux12~17_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux12~17_combout ),
	.datac(\cpu|registerFile[15][19]~regout ),
	.datad(\cpu|registerFile[14][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux12~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~18 .lut_mask = 16'hE6C4;
defparam \cpu|Mux12~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N29
cycloneii_lcell_ff \cpu|registerFile[6][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][19]~regout ));

// Location: LCFF_X31_Y24_N7
cycloneii_lcell_ff \cpu|registerFile[7][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][19]~regout ));

// Location: LCCOMB_X31_Y24_N6
cycloneii_lcell_comb \cpu|Mux12~11 (
// Equation(s):
// \cpu|Mux12~11_combout  = (\cpu|Mux12~10_combout  & (((\cpu|registerFile[7][19]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|Mux12~10_combout  & (\cpu|registerFile[6][19]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|Mux12~10_combout ),
	.datab(\cpu|registerFile[6][19]~regout ),
	.datac(\cpu|registerFile[7][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux12~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~11 .lut_mask = 16'hE4AA;
defparam \cpu|Mux12~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N12
cycloneii_lcell_comb \cpu|Mux12~19 (
// Equation(s):
// \cpu|Mux12~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux12~16_combout  & (\cpu|Mux12~18_combout )) # (!\cpu|Mux12~16_combout  & ((\cpu|Mux12~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|Mux12~16_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux12~16_combout ),
	.datac(\cpu|Mux12~18_combout ),
	.datad(\cpu|Mux12~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~19 .lut_mask = 16'hE6C4;
defparam \cpu|Mux12~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N12
cycloneii_lcell_comb \cpu|Mux12~20 (
// Equation(s):
// \cpu|Mux12~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux12~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux12~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux12~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux12~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux12~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux12~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux12~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N13
cycloneii_lcell_ff \cpu|rs1[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux12~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [19]));

// Location: LCCOMB_X32_Y18_N16
cycloneii_lcell_comb \cpu|Decoder0~22 (
// Equation(s):
// \cpu|Decoder0~22_combout  = (\cpu|instr [7] & (\cpu|instr [9] & (\cpu|Decoder0~19_combout  & \cpu|instr [11])))

	.dataa(\cpu|instr [7]),
	.datab(\cpu|instr [9]),
	.datac(\cpu|Decoder0~19_combout ),
	.datad(\cpu|instr [11]),
	.cin(gnd),
	.combout(\cpu|Decoder0~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~22 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N11
cycloneii_lcell_ff \cpu|registerFile[29][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][18]~regout ));

// Location: LCFF_X34_Y21_N17
cycloneii_lcell_ff \cpu|registerFile[17][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][18]~regout ));

// Location: LCFF_X35_Y22_N29
cycloneii_lcell_ff \cpu|registerFile[21][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][18]~regout ));

// Location: LCCOMB_X35_Y22_N28
cycloneii_lcell_comb \cpu|Mux13~0 (
// Equation(s):
// \cpu|Mux13~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[21][18]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[17][18]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[17][18]~regout ),
	.datac(\cpu|registerFile[21][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~0 .lut_mask = 16'hAAE4;
defparam \cpu|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N10
cycloneii_lcell_comb \cpu|Mux13~1 (
// Equation(s):
// \cpu|Mux13~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux13~0_combout  & ((\cpu|registerFile[29][18]~regout ))) # (!\cpu|Mux13~0_combout  & (\cpu|registerFile[25][18]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux13~0_combout ))))

	.dataa(\cpu|registerFile[25][18]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[29][18]~regout ),
	.datad(\cpu|Mux13~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~1 .lut_mask = 16'hF388;
defparam \cpu|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N23
cycloneii_lcell_ff \cpu|registerFile[23][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][18]~regout ));

// Location: LCFF_X41_Y18_N1
cycloneii_lcell_ff \cpu|registerFile[19][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][18]~regout ));

// Location: LCCOMB_X41_Y18_N22
cycloneii_lcell_comb \cpu|Mux13~7 (
// Equation(s):
// \cpu|Mux13~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[23][18]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[19][18]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][18]~regout ),
	.datad(\cpu|registerFile[19][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux13~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux13~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[27][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][18]~regout ));

// Location: LCCOMB_X40_Y18_N18
cycloneii_lcell_comb \cpu|Mux13~8 (
// Equation(s):
// \cpu|Mux13~8_combout  = (\cpu|Mux13~7_combout  & ((\cpu|registerFile[31][18]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux13~7_combout  & (((\cpu|registerFile[27][18]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[31][18]~regout ),
	.datab(\cpu|Mux13~7_combout ),
	.datac(\cpu|registerFile[27][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux13~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~8 .lut_mask = 16'hB8CC;
defparam \cpu|Mux13~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N16
cycloneii_lcell_comb \cpu|Mux13~9 (
// Equation(s):
// \cpu|Mux13~9_combout  = (\cpu|Mux13~6_combout  & (((\cpu|Mux13~8_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux13~6_combout  & (\cpu|Mux13~1_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|Mux13~6_combout ),
	.datab(\cpu|Mux13~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux13~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~9 .lut_mask = 16'hEA4A;
defparam \cpu|Mux13~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N19
cycloneii_lcell_ff \cpu|registerFile[11][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][18]~regout ));

// Location: LCFF_X40_Y23_N25
cycloneii_lcell_ff \cpu|registerFile[10][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][18]~regout ));

// Location: LCFF_X40_Y23_N3
cycloneii_lcell_ff \cpu|registerFile[8][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][18]~regout ));

// Location: LCCOMB_X40_Y23_N24
cycloneii_lcell_comb \cpu|Mux13~10 (
// Equation(s):
// \cpu|Mux13~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][18]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][18]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][18]~regout ),
	.datad(\cpu|registerFile[8][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux13~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux13~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N18
cycloneii_lcell_comb \cpu|Mux13~11 (
// Equation(s):
// \cpu|Mux13~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux13~10_combout  & ((\cpu|registerFile[11][18]~regout ))) # (!\cpu|Mux13~10_combout  & (\cpu|registerFile[9][18]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux13~10_combout ))))

	.dataa(\cpu|registerFile[9][18]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][18]~regout ),
	.datad(\cpu|Mux13~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~11 .lut_mask = 16'hF388;
defparam \cpu|Mux13~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[2][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][18]~regout ));

// Location: LCFF_X34_Y24_N15
cycloneii_lcell_ff \cpu|registerFile[1][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][18]~regout ));

// Location: LCFF_X34_Y24_N29
cycloneii_lcell_ff \cpu|registerFile[3][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][18]~regout ));

// Location: LCCOMB_X34_Y24_N28
cycloneii_lcell_comb \cpu|Mux13~14 (
// Equation(s):
// \cpu|Mux13~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][18]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][18]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[1][18]~regout ),
	.datac(\cpu|registerFile[3][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux13~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~14 .lut_mask = 16'hA088;
defparam \cpu|Mux13~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N18
cycloneii_lcell_comb \cpu|Mux13~15 (
// Equation(s):
// \cpu|Mux13~15_combout  = (\cpu|Mux13~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \cpu|registerFile[2][18]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[2][18]~regout ),
	.datad(\cpu|Mux13~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux13~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N5
cycloneii_lcell_ff \cpu|registerFile[5][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][18]~regout ));

// Location: LCFF_X36_Y24_N23
cycloneii_lcell_ff \cpu|registerFile[4][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][18]~regout ));

// Location: LCCOMB_X36_Y24_N22
cycloneii_lcell_comb \cpu|Mux13~12 (
// Equation(s):
// \cpu|Mux13~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[5][18]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|registerFile[4][18]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[5][18]~regout ),
	.datac(\cpu|registerFile[4][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux13~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux13~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N15
cycloneii_lcell_ff \cpu|registerFile[6][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][18]~regout ));

// Location: LCCOMB_X35_Y24_N14
cycloneii_lcell_comb \cpu|Mux13~13 (
// Equation(s):
// \cpu|Mux13~13_combout  = (\cpu|Mux13~12_combout  & ((\cpu|registerFile[7][18]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|Mux13~12_combout  & (((\cpu|registerFile[6][18]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[7][18]~regout ),
	.datab(\cpu|Mux13~12_combout ),
	.datac(\cpu|registerFile[6][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux13~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~13 .lut_mask = 16'hB8CC;
defparam \cpu|Mux13~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N16
cycloneii_lcell_comb \cpu|Mux13~16 (
// Equation(s):
// \cpu|Mux13~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|Mux13~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux13~15_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux13~15_combout ),
	.datad(\cpu|Mux13~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~16 .lut_mask = 16'hBA98;
defparam \cpu|Mux13~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N21
cycloneii_lcell_ff \cpu|registerFile[15][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][18]~regout ));

// Location: LCFF_X34_Y22_N27
cycloneii_lcell_ff \cpu|registerFile[12][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][18]~regout ));

// Location: LCCOMB_X34_Y22_N26
cycloneii_lcell_comb \cpu|Mux13~17 (
// Equation(s):
// \cpu|Mux13~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][18]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][18]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][18]~regout ),
	.datad(\cpu|registerFile[13][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux13~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux13~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y22_N20
cycloneii_lcell_comb \cpu|Mux13~18 (
// Equation(s):
// \cpu|Mux13~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux13~17_combout  & ((\cpu|registerFile[15][18]~regout ))) # (!\cpu|Mux13~17_combout  & (\cpu|registerFile[14][18]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux13~17_combout ))))

	.dataa(\cpu|registerFile[14][18]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][18]~regout ),
	.datad(\cpu|Mux13~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~18 .lut_mask = 16'hF388;
defparam \cpu|Mux13~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N10
cycloneii_lcell_comb \cpu|Mux13~19 (
// Equation(s):
// \cpu|Mux13~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux13~16_combout  & ((\cpu|Mux13~18_combout ))) # (!\cpu|Mux13~16_combout  & (\cpu|Mux13~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|Mux13~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux13~11_combout ),
	.datac(\cpu|Mux13~16_combout ),
	.datad(\cpu|Mux13~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~19 .lut_mask = 16'hF858;
defparam \cpu|Mux13~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N30
cycloneii_lcell_comb \cpu|Mux13~20 (
// Equation(s):
// \cpu|Mux13~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux13~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux13~19_combout )))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|Mux13~9_combout ),
	.datad(\cpu|Mux13~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux13~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux13~20 .lut_mask = 16'hF3C0;
defparam \cpu|Mux13~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N31
cycloneii_lcell_ff \cpu|rs1[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux13~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [18]));

// Location: LCCOMB_X22_Y20_N10
cycloneii_lcell_comb \cpu|Add6~32 (
// Equation(s):
// \cpu|Add6~32_combout  = ((\cpu|PC [17] $ (\cpu|PCplusImm~15_combout  $ (!\cpu|Add6~31 )))) # (GND)
// \cpu|Add6~33  = CARRY((\cpu|PC [17] & ((\cpu|PCplusImm~15_combout ) # (!\cpu|Add6~31 ))) # (!\cpu|PC [17] & (\cpu|PCplusImm~15_combout  & !\cpu|Add6~31 )))

	.dataa(\cpu|PC [17]),
	.datab(\cpu|PCplusImm~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~31 ),
	.combout(\cpu|Add6~32_combout ),
	.cout(\cpu|Add6~33 ));
// synopsys translate_off
defparam \cpu|Add6~32 .lut_mask = 16'h698E;
defparam \cpu|Add6~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N14
cycloneii_lcell_comb \cpu|writeBackData[17]~227 (
// Equation(s):
// \cpu|writeBackData[17]~227_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~32_combout ) # ((\cpu|Equal6~0_combout  & \cpu|instr [17])))) # (!\cpu|Equal7~0_combout  & (((\cpu|Equal6~0_combout  & \cpu|instr [17]))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Add6~32_combout ),
	.datac(\cpu|Equal6~0_combout ),
	.datad(\cpu|instr [17]),
	.cin(gnd),
	.combout(\cpu|writeBackData[17]~227_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[17]~227 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[17]~227 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N16
cycloneii_lcell_comb \cpu|writeBackData[17]~228 (
// Equation(s):
// \cpu|writeBackData[17]~228_combout  = (\cpu|writeBackData[17]~227_combout ) # ((\cpu|cycles [17] & \cpu|Equal4~5_combout ))

	.dataa(\cpu|cycles [17]),
	.datab(vcc),
	.datac(\cpu|writeBackData[17]~227_combout ),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[17]~228_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[17]~228 .lut_mask = 16'hFAF0;
defparam \cpu|writeBackData[17]~228 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N14
cycloneii_lcell_comb \cpu|PC[17]~9 (
// Equation(s):
// \cpu|PC[17]~9_combout  = (\cpu|jumpToPCplusImm~3_combout  & (\cpu|Add6~32_combout )) # (!\cpu|jumpToPCplusImm~3_combout  & ((\cpu|PCplus4[17]~30_combout )))

	.dataa(\cpu|Add6~32_combout ),
	.datab(\cpu|PCplus4[17]~30_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[17]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[17]~9 .lut_mask = 16'hAACC;
defparam \cpu|PC[17]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[21][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][15]~regout ));

// Location: LCFF_X33_Y24_N29
cycloneii_lcell_ff \cpu|registerFile[25][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][15]~regout ));

// Location: LCFF_X33_Y24_N23
cycloneii_lcell_ff \cpu|registerFile[17][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][15]~regout ));

// Location: LCCOMB_X33_Y24_N28
cycloneii_lcell_comb \cpu|Mux16~0 (
// Equation(s):
// \cpu|Mux16~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|registerFile[25][15]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[17][15]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[25][15]~regout ),
	.datad(\cpu|registerFile[17][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N18
cycloneii_lcell_comb \cpu|Mux16~1 (
// Equation(s):
// \cpu|Mux16~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux16~0_combout  & (\cpu|registerFile[29][15]~regout )) # (!\cpu|Mux16~0_combout  & ((\cpu|registerFile[21][15]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux16~0_combout ))))

	.dataa(\cpu|registerFile[29][15]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][15]~regout ),
	.datad(\cpu|Mux16~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~1 .lut_mask = 16'hBBC0;
defparam \cpu|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N29
cycloneii_lcell_ff \cpu|registerFile[23][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][15]~regout ));

// Location: LCFF_X38_Y23_N5
cycloneii_lcell_ff \cpu|registerFile[19][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][15]~regout ));

// Location: LCFF_X38_Y23_N19
cycloneii_lcell_ff \cpu|registerFile[27][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][15]~regout ));

// Location: LCCOMB_X38_Y23_N18
cycloneii_lcell_comb \cpu|Mux16~7 (
// Equation(s):
// \cpu|Mux16~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[27][15]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[19][15]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[19][15]~regout ),
	.datac(\cpu|registerFile[27][15]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux16~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~7 .lut_mask = 16'hFA44;
defparam \cpu|Mux16~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N28
cycloneii_lcell_comb \cpu|Mux16~8 (
// Equation(s):
// \cpu|Mux16~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux16~7_combout  & (\cpu|registerFile[31][15]~regout )) # (!\cpu|Mux16~7_combout  & ((\cpu|registerFile[23][15]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux16~7_combout ))))

	.dataa(\cpu|registerFile[31][15]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[23][15]~regout ),
	.datad(\cpu|Mux16~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~8 .lut_mask = 16'hBBC0;
defparam \cpu|Mux16~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N8
cycloneii_lcell_comb \cpu|Mux16~9 (
// Equation(s):
// \cpu|Mux16~9_combout  = (\cpu|Mux16~6_combout  & (((\cpu|Mux16~8_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux16~6_combout  & (\cpu|Mux16~1_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux16~6_combout ),
	.datab(\cpu|Mux16~1_combout ),
	.datac(\cpu|Mux16~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux16~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~9 .lut_mask = 16'hE4AA;
defparam \cpu|Mux16~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y20_N25
cycloneii_lcell_ff \cpu|registerFile[5][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][15]~regout ));

// Location: LCFF_X34_Y20_N3
cycloneii_lcell_ff \cpu|registerFile[4][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][15]~regout ));

// Location: LCCOMB_X34_Y20_N24
cycloneii_lcell_comb \cpu|Mux16~10 (
// Equation(s):
// \cpu|Mux16~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & (\cpu|registerFile[5][15]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][15]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[5][15]~regout ),
	.datad(\cpu|registerFile[4][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux16~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux16~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N11
cycloneii_lcell_ff \cpu|registerFile[7][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][15]~regout ));

// Location: LCCOMB_X29_Y20_N10
cycloneii_lcell_comb \cpu|Mux16~11 (
// Equation(s):
// \cpu|Mux16~11_combout  = (\cpu|Mux16~10_combout  & (((\cpu|registerFile[7][15]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|Mux16~10_combout  & (\cpu|registerFile[6][15]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[6][15]~regout ),
	.datab(\cpu|Mux16~10_combout ),
	.datac(\cpu|registerFile[7][15]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux16~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~11 .lut_mask = 16'hE2CC;
defparam \cpu|Mux16~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N21
cycloneii_lcell_ff \cpu|registerFile[2][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][15]~regout ));

// Location: LCFF_X35_Y20_N29
cycloneii_lcell_ff \cpu|registerFile[3][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][15]~regout ));

// Location: LCFF_X35_Y20_N7
cycloneii_lcell_ff \cpu|registerFile[1][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][15]~regout ));

// Location: LCCOMB_X35_Y20_N28
cycloneii_lcell_comb \cpu|Mux16~14 (
// Equation(s):
// \cpu|Mux16~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][15]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][15]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][15]~regout ),
	.datad(\cpu|registerFile[1][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux16~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~14 .lut_mask = 16'hA280;
defparam \cpu|Mux16~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N20
cycloneii_lcell_comb \cpu|Mux16~15 (
// Equation(s):
// \cpu|Mux16~15_combout  = (\cpu|Mux16~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \cpu|registerFile[2][15]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[2][15]~regout ),
	.datad(\cpu|Mux16~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux16~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N8
cycloneii_lcell_comb \cpu|Mux16~16 (
// Equation(s):
// \cpu|Mux16~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux16~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux16~15_combout )))))

	.dataa(\cpu|Mux16~13_combout ),
	.datab(\cpu|Mux16~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux16~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~16 .lut_mask = 16'hFA0C;
defparam \cpu|Mux16~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N9
cycloneii_lcell_ff \cpu|registerFile[12][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][15]~regout ));

// Location: LCCOMB_X33_Y16_N28
cycloneii_lcell_comb \cpu|Decoder0~47 (
// Equation(s):
// \cpu|Decoder0~47_combout  = (\cpu|instr [7] & (\cpu|Decoder0~41_combout  & \cpu|instr [9]))

	.dataa(vcc),
	.datab(\cpu|instr [7]),
	.datac(\cpu|Decoder0~41_combout ),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|Decoder0~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~47 .lut_mask = 16'hC000;
defparam \cpu|Decoder0~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N25
cycloneii_lcell_ff \cpu|registerFile[13][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][15]~regout ));

// Location: LCCOMB_X29_Y25_N8
cycloneii_lcell_comb \cpu|Mux16~17 (
// Equation(s):
// \cpu|Mux16~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][15]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][15]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][15]~regout ),
	.datad(\cpu|registerFile[13][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux16~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux16~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y20_N21
cycloneii_lcell_ff \cpu|registerFile[15][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][15]~regout ));

// Location: LCFF_X34_Y25_N7
cycloneii_lcell_ff \cpu|registerFile[14][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][15]~regout ));

// Location: LCCOMB_X29_Y20_N20
cycloneii_lcell_comb \cpu|Mux16~18 (
// Equation(s):
// \cpu|Mux16~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux16~17_combout  & (\cpu|registerFile[15][15]~regout )) # (!\cpu|Mux16~17_combout  & ((\cpu|registerFile[14][15]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux16~17_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux16~17_combout ),
	.datac(\cpu|registerFile[15][15]~regout ),
	.datad(\cpu|registerFile[14][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux16~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~18 .lut_mask = 16'hE6C4;
defparam \cpu|Mux16~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N26
cycloneii_lcell_comb \cpu|Mux16~19 (
// Equation(s):
// \cpu|Mux16~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux16~16_combout  & ((\cpu|Mux16~18_combout ))) # (!\cpu|Mux16~16_combout  & (\cpu|Mux16~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|Mux16~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux16~11_combout ),
	.datac(\cpu|Mux16~16_combout ),
	.datad(\cpu|Mux16~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~19 .lut_mask = 16'hF858;
defparam \cpu|Mux16~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N2
cycloneii_lcell_comb \cpu|Mux16~20 (
// Equation(s):
// \cpu|Mux16~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux16~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux16~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux16~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux16~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux16~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux16~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux16~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N3
cycloneii_lcell_ff \cpu|rs1[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux16~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [15]));

// Location: LCCOMB_X25_Y21_N28
cycloneii_lcell_comb \cpu|aluPlus[14]~28 (
// Equation(s):
// \cpu|aluPlus[14]~28_combout  = ((\cpu|rs1 [14] $ (\cpu|aluIn2[14]~19_combout  $ (!\cpu|aluPlus[13]~27 )))) # (GND)
// \cpu|aluPlus[14]~29  = CARRY((\cpu|rs1 [14] & ((\cpu|aluIn2[14]~19_combout ) # (!\cpu|aluPlus[13]~27 ))) # (!\cpu|rs1 [14] & (\cpu|aluIn2[14]~19_combout  & !\cpu|aluPlus[13]~27 )))

	.dataa(\cpu|rs1 [14]),
	.datab(\cpu|aluIn2[14]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[13]~27 ),
	.combout(\cpu|aluPlus[14]~28_combout ),
	.cout(\cpu|aluPlus[14]~29 ));
// synopsys translate_off
defparam \cpu|aluPlus[14]~28 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[14]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N30
cycloneii_lcell_comb \cpu|aluPlus[15]~30 (
// Equation(s):
// \cpu|aluPlus[15]~30_combout  = (\cpu|aluIn2[15]~18_combout  & ((\cpu|rs1 [15] & (\cpu|aluPlus[14]~29  & VCC)) # (!\cpu|rs1 [15] & (!\cpu|aluPlus[14]~29 )))) # (!\cpu|aluIn2[15]~18_combout  & ((\cpu|rs1 [15] & (!\cpu|aluPlus[14]~29 )) # (!\cpu|rs1 [15] & 
// ((\cpu|aluPlus[14]~29 ) # (GND)))))
// \cpu|aluPlus[15]~31  = CARRY((\cpu|aluIn2[15]~18_combout  & (!\cpu|rs1 [15] & !\cpu|aluPlus[14]~29 )) # (!\cpu|aluIn2[15]~18_combout  & ((!\cpu|aluPlus[14]~29 ) # (!\cpu|rs1 [15]))))

	.dataa(\cpu|aluIn2[15]~18_combout ),
	.datab(\cpu|rs1 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[14]~29 ),
	.combout(\cpu|aluPlus[15]~30_combout ),
	.cout(\cpu|aluPlus[15]~31 ));
// synopsys translate_off
defparam \cpu|aluPlus[15]~30 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[15]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N0
cycloneii_lcell_comb \cpu|aluPlus[16]~32 (
// Equation(s):
// \cpu|aluPlus[16]~32_combout  = ((\cpu|rs1 [16] $ (\cpu|aluIn2[16]~17_combout  $ (!\cpu|aluPlus[15]~31 )))) # (GND)
// \cpu|aluPlus[16]~33  = CARRY((\cpu|rs1 [16] & ((\cpu|aluIn2[16]~17_combout ) # (!\cpu|aluPlus[15]~31 ))) # (!\cpu|rs1 [16] & (\cpu|aluIn2[16]~17_combout  & !\cpu|aluPlus[15]~31 )))

	.dataa(\cpu|rs1 [16]),
	.datab(\cpu|aluIn2[16]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[15]~31 ),
	.combout(\cpu|aluPlus[16]~32_combout ),
	.cout(\cpu|aluPlus[16]~33 ));
// synopsys translate_off
defparam \cpu|aluPlus[16]~32 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[16]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N2
cycloneii_lcell_comb \cpu|aluPlus[17]~34 (
// Equation(s):
// \cpu|aluPlus[17]~34_combout  = (\cpu|aluIn2[17]~16_combout  & ((\cpu|rs1 [17] & (\cpu|aluPlus[16]~33  & VCC)) # (!\cpu|rs1 [17] & (!\cpu|aluPlus[16]~33 )))) # (!\cpu|aluIn2[17]~16_combout  & ((\cpu|rs1 [17] & (!\cpu|aluPlus[16]~33 )) # (!\cpu|rs1 [17] & 
// ((\cpu|aluPlus[16]~33 ) # (GND)))))
// \cpu|aluPlus[17]~35  = CARRY((\cpu|aluIn2[17]~16_combout  & (!\cpu|rs1 [17] & !\cpu|aluPlus[16]~33 )) # (!\cpu|aluIn2[17]~16_combout  & ((!\cpu|aluPlus[16]~33 ) # (!\cpu|rs1 [17]))))

	.dataa(\cpu|aluIn2[17]~16_combout ),
	.datab(\cpu|rs1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[16]~33 ),
	.combout(\cpu|aluPlus[17]~34_combout ),
	.cout(\cpu|aluPlus[17]~35 ));
// synopsys translate_off
defparam \cpu|aluPlus[17]~34 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[17]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N14
cycloneii_lcell_comb \cpu|Equal5~0 (
// Equation(s):
// \cpu|Equal5~0_combout  = (\cpu|instr [6] & (\cpu|instr [5] & (\cpu|Equal0~0_combout  & \cpu|instr [2])))

	.dataa(\cpu|instr [6]),
	.datab(\cpu|instr [5]),
	.datac(\cpu|Equal0~0_combout ),
	.datad(\cpu|instr [2]),
	.cin(gnd),
	.combout(\cpu|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal5~0 .lut_mask = 16'h8000;
defparam \cpu|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N0
cycloneii_lcell_comb \cpu|PC[7]~24 (
// Equation(s):
// \cpu|PC[7]~24_combout  = (\cpu|state [2]) # (\reset_n~combout )

	.dataa(vcc),
	.datab(\cpu|state [2]),
	.datac(vcc),
	.datad(\reset_n~combout ),
	.cin(gnd),
	.combout(\cpu|PC[7]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[7]~24 .lut_mask = 16'hFFCC;
defparam \cpu|PC[7]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N15
cycloneii_lcell_ff \cpu|PC[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[17]~9_combout ),
	.sdata(\cpu|aluPlus[17]~34_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [17]));

// Location: LCCOMB_X21_Y20_N4
cycloneii_lcell_comb \cpu|PCplus4[15]~26 (
// Equation(s):
// \cpu|PCplus4[15]~26_combout  = (\cpu|PC [15] & (!\cpu|PCplus4[14]~25 )) # (!\cpu|PC [15] & ((\cpu|PCplus4[14]~25 ) # (GND)))
// \cpu|PCplus4[15]~27  = CARRY((!\cpu|PCplus4[14]~25 ) # (!\cpu|PC [15]))

	.dataa(vcc),
	.datab(\cpu|PC [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[14]~25 ),
	.combout(\cpu|PCplus4[15]~26_combout ),
	.cout(\cpu|PCplus4[15]~27 ));
// synopsys translate_off
defparam \cpu|PCplus4[15]~26 .lut_mask = 16'h3C3F;
defparam \cpu|PCplus4[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N8
cycloneii_lcell_comb \cpu|PCplus4[17]~30 (
// Equation(s):
// \cpu|PCplus4[17]~30_combout  = (\cpu|PC [17] & (!\cpu|PCplus4[16]~29 )) # (!\cpu|PC [17] & ((\cpu|PCplus4[16]~29 ) # (GND)))
// \cpu|PCplus4[17]~31  = CARRY((!\cpu|PCplus4[16]~29 ) # (!\cpu|PC [17]))

	.dataa(vcc),
	.datab(\cpu|PC [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[16]~29 ),
	.combout(\cpu|PCplus4[17]~30_combout ),
	.cout(\cpu|PCplus4[17]~31 ));
// synopsys translate_off
defparam \cpu|PCplus4[17]~30 .lut_mask = 16'h3C3F;
defparam \cpu|PCplus4[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N26
cycloneii_lcell_comb \cpu|writeBackData[17]~226 (
// Equation(s):
// \cpu|writeBackData[17]~226_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & \cpu|instr [13]))))

	.dataa(\cpu|writeBackData~306_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|instr [13]),
	.datad(\cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[17]~226_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[17]~226 .lut_mask = 16'hEA00;
defparam \cpu|writeBackData[17]~226 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N24
cycloneii_lcell_comb \cpu|writeBackData[17]~229 (
// Equation(s):
// \cpu|writeBackData[17]~229_combout  = (\cpu|writeBackData[17]~228_combout ) # ((\cpu|writeBackData[17]~226_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PCplus4[17]~30_combout )))

	.dataa(\cpu|writeBackData~21_combout ),
	.datab(\cpu|writeBackData[17]~228_combout ),
	.datac(\cpu|PCplus4[17]~30_combout ),
	.datad(\cpu|writeBackData[17]~226_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[17]~229_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[17]~229 .lut_mask = 16'hFFEC;
defparam \cpu|writeBackData[17]~229 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N29
cycloneii_lcell_ff \cpu|registerFile[10][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][17]~regout ));

// Location: LCFF_X40_Y23_N31
cycloneii_lcell_ff \cpu|registerFile[8][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][17]~regout ));

// Location: LCCOMB_X40_Y23_N28
cycloneii_lcell_comb \cpu|Mux46~10 (
// Equation(s):
// \cpu|Mux46~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [21] & (\cpu|registerFile[10][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[8][17]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[10][17]~regout ),
	.datad(\cpu|registerFile[8][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux46~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux46~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N7
cycloneii_lcell_ff \cpu|registerFile[11][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][17]~regout ));

// Location: LCFF_X41_Y23_N29
cycloneii_lcell_ff \cpu|registerFile[9][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][17]~regout ));

// Location: LCCOMB_X41_Y23_N6
cycloneii_lcell_comb \cpu|Mux46~11 (
// Equation(s):
// \cpu|Mux46~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux46~10_combout  & (\cpu|registerFile[11][17]~regout )) # (!\cpu|Mux46~10_combout  & ((\cpu|registerFile[9][17]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|Mux46~10_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux46~10_combout ),
	.datac(\cpu|registerFile[11][17]~regout ),
	.datad(\cpu|registerFile[9][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux46~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~11 .lut_mask = 16'hE6C4;
defparam \cpu|Mux46~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N5
cycloneii_lcell_ff \cpu|registerFile[13][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][17]~regout ));

// Location: LCFF_X35_Y25_N15
cycloneii_lcell_ff \cpu|registerFile[12][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][17]~regout ));

// Location: LCCOMB_X34_Y25_N4
cycloneii_lcell_comb \cpu|Mux46~17 (
// Equation(s):
// \cpu|Mux46~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][17]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][17]~regout ),
	.datad(\cpu|registerFile[12][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux46~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux46~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N27
cycloneii_lcell_ff \cpu|registerFile[14][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][17]~regout ));

// Location: LCCOMB_X34_Y25_N26
cycloneii_lcell_comb \cpu|Mux46~18 (
// Equation(s):
// \cpu|Mux46~18_combout  = (\cpu|Mux46~17_combout  & ((\cpu|registerFile[15][17]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux46~17_combout  & (((\cpu|registerFile[14][17]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[15][17]~regout ),
	.datab(\cpu|Mux46~17_combout ),
	.datac(\cpu|registerFile[14][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux46~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~18 .lut_mask = 16'hB8CC;
defparam \cpu|Mux46~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N23
cycloneii_lcell_ff \cpu|registerFile[2][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][17]~regout ));

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \cpu|Mux46~15 (
// Equation(s):
// \cpu|Mux46~15_combout  = (\cpu|Mux46~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][17]~regout )))

	.dataa(\cpu|Mux46~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|registerFile[2][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux46~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~15 .lut_mask = 16'hBAAA;
defparam \cpu|Mux46~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N28
cycloneii_lcell_comb \cpu|Mux46~16 (
// Equation(s):
// \cpu|Mux46~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux46~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [23] & \cpu|Mux46~15_combout ))))

	.dataa(\cpu|Mux46~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux46~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~16 .lut_mask = 16'hCBC8;
defparam \cpu|Mux46~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N6
cycloneii_lcell_comb \cpu|Mux46~19 (
// Equation(s):
// \cpu|Mux46~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux46~16_combout  & ((\cpu|Mux46~18_combout ))) # (!\cpu|Mux46~16_combout  & (\cpu|Mux46~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|Mux46~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux46~11_combout ),
	.datac(\cpu|Mux46~18_combout ),
	.datad(\cpu|Mux46~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~19 .lut_mask = 16'hF588;
defparam \cpu|Mux46~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N9
cycloneii_lcell_ff \cpu|registerFile[31][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][17]~regout ));

// Location: LCFF_X38_Y23_N17
cycloneii_lcell_ff \cpu|registerFile[27][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][17]~regout ));

// Location: LCCOMB_X38_Y24_N14
cycloneii_lcell_comb \cpu|Mux46~8 (
// Equation(s):
// \cpu|Mux46~8_combout  = (\cpu|Mux46~7_combout  & ((\cpu|registerFile[31][17]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux46~7_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|registerFile[27][17]~regout ))))

	.dataa(\cpu|Mux46~7_combout ),
	.datab(\cpu|registerFile[31][17]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|registerFile[27][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux46~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~8 .lut_mask = 16'hDA8A;
defparam \cpu|Mux46~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N19
cycloneii_lcell_ff \cpu|registerFile[22][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][17]~regout ));

// Location: LCFF_X36_Y25_N17
cycloneii_lcell_ff \cpu|registerFile[30][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][17]~regout ));

// Location: LCFF_X36_Y21_N13
cycloneii_lcell_ff \cpu|registerFile[26][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][17]~regout ));

// Location: LCFF_X34_Y21_N5
cycloneii_lcell_ff \cpu|registerFile[18][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][17]~regout ));

// Location: LCCOMB_X34_Y21_N4
cycloneii_lcell_comb \cpu|Mux46~2 (
// Equation(s):
// \cpu|Mux46~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[26][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][17]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[26][17]~regout ),
	.datac(\cpu|registerFile[18][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux46~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux46~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N16
cycloneii_lcell_comb \cpu|Mux46~3 (
// Equation(s):
// \cpu|Mux46~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux46~2_combout  & ((\cpu|registerFile[30][17]~regout ))) # (!\cpu|Mux46~2_combout  & (\cpu|registerFile[22][17]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux46~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[22][17]~regout ),
	.datac(\cpu|registerFile[30][17]~regout ),
	.datad(\cpu|Mux46~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~3 .lut_mask = 16'hF588;
defparam \cpu|Mux46~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N29
cycloneii_lcell_ff \cpu|registerFile[28][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][17]~regout ));

// Location: LCFF_X36_Y21_N15
cycloneii_lcell_ff \cpu|registerFile[20][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][17]~regout ));

// Location: LCCOMB_X37_Y21_N28
cycloneii_lcell_comb \cpu|Mux46~5 (
// Equation(s):
// \cpu|Mux46~5_combout  = (\cpu|Mux46~4_combout  & (((\cpu|registerFile[28][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|Mux46~4_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|registerFile[20][17]~regout ))))

	.dataa(\cpu|Mux46~4_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[28][17]~regout ),
	.datad(\cpu|registerFile[20][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux46~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~5 .lut_mask = 16'hE6A2;
defparam \cpu|Mux46~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N12
cycloneii_lcell_comb \cpu|Mux46~6 (
// Equation(s):
// \cpu|Mux46~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|Mux46~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux46~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux46~3_combout ),
	.datad(\cpu|Mux46~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~6 .lut_mask = 16'hB9A8;
defparam \cpu|Mux46~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \cpu|Mux46~9 (
// Equation(s):
// \cpu|Mux46~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux46~6_combout  & ((\cpu|Mux46~8_combout ))) # (!\cpu|Mux46~6_combout  & (\cpu|Mux46~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux46~6_combout ))))

	.dataa(\cpu|Mux46~1_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux46~8_combout ),
	.datad(\cpu|Mux46~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~9 .lut_mask = 16'hF388;
defparam \cpu|Mux46~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N8
cycloneii_lcell_comb \cpu|Mux46~20 (
// Equation(s):
// \cpu|Mux46~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux46~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux46~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux46~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux46~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux46~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux46~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux46~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N9
cycloneii_lcell_ff \cpu|rs2[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux46~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [17]));

// Location: LCCOMB_X23_Y23_N18
cycloneii_lcell_comb \cpu|aluIn2[17]~16 (
// Equation(s):
// \cpu|aluIn2[17]~16_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [17])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(vcc),
	.datab(\cpu|aluIn2~0_combout ),
	.datac(\cpu|rs2 [17]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|aluIn2[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[17]~16 .lut_mask = 16'hF3C0;
defparam \cpu|aluIn2[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N18
cycloneii_lcell_comb \cpu|writeBackData[17]~230 (
// Equation(s):
// \cpu|writeBackData[17]~230_combout  = (\cpu|ShiftLeft0~3_combout  & (\cpu|ShiftLeft0~2_combout  & (\cpu|aluIn2[17]~16_combout  & \cpu|rs1 [17]))) # (!\cpu|ShiftLeft0~3_combout  & (((\cpu|aluIn2[17]~16_combout ) # (\cpu|rs1 [17]))))

	.dataa(\cpu|ShiftLeft0~2_combout ),
	.datab(\cpu|ShiftLeft0~3_combout ),
	.datac(\cpu|aluIn2[17]~16_combout ),
	.datad(\cpu|rs1 [17]),
	.cin(gnd),
	.combout(\cpu|writeBackData[17]~230_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[17]~230 .lut_mask = 16'hB330;
defparam \cpu|writeBackData[17]~230 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N28
cycloneii_lcell_comb \cpu|writeBackData[17]~234 (
// Equation(s):
// \cpu|writeBackData[17]~234_combout  = (\cpu|writeBackData[17]~229_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[17]~233_combout ) # (\cpu|writeBackData[17]~230_combout ))))

	.dataa(\cpu|writeBackData[17]~233_combout ),
	.datab(\cpu|writeBackData~10_combout ),
	.datac(\cpu|writeBackData[17]~229_combout ),
	.datad(\cpu|writeBackData[17]~230_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[17]~234_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[17]~234 .lut_mask = 16'hFCF8;
defparam \cpu|writeBackData[17]~234 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[7][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][17]~regout ));

// Location: LCFF_X36_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[5][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][17]~regout ));

// Location: LCFF_X36_Y24_N11
cycloneii_lcell_ff \cpu|registerFile[4][17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[17]~234_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][17]~regout ));

// Location: LCCOMB_X36_Y24_N8
cycloneii_lcell_comb \cpu|Mux14~10 (
// Equation(s):
// \cpu|Mux14~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[5][17]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[4][17]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[5][17]~regout ),
	.datad(\cpu|registerFile[4][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux14~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux14~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N18
cycloneii_lcell_comb \cpu|Mux14~11 (
// Equation(s):
// \cpu|Mux14~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux14~10_combout  & ((\cpu|registerFile[7][17]~regout ))) # (!\cpu|Mux14~10_combout  & (\cpu|registerFile[6][17]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux14~10_combout ))))

	.dataa(\cpu|registerFile[6][17]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[7][17]~regout ),
	.datad(\cpu|Mux14~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~11 .lut_mask = 16'hF388;
defparam \cpu|Mux14~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N28
cycloneii_lcell_comb \cpu|Mux14~13 (
// Equation(s):
// \cpu|Mux14~13_combout  = (\cpu|Mux14~12_combout  & (((\cpu|registerFile[11][17]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux14~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[9][17]~regout )))

	.dataa(\cpu|Mux14~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][17]~regout ),
	.datad(\cpu|registerFile[11][17]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux14~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux14~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N22
cycloneii_lcell_comb \cpu|Mux14~15 (
// Equation(s):
// \cpu|Mux14~15_combout  = (\cpu|Mux14~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][17]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|Mux14~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[2][17]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux14~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~15 .lut_mask = 16'hBAAA;
defparam \cpu|Mux14~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N0
cycloneii_lcell_comb \cpu|Mux14~16 (
// Equation(s):
// \cpu|Mux14~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|Mux14~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux14~15_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux14~13_combout ),
	.datad(\cpu|Mux14~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~16 .lut_mask = 16'hD9C8;
defparam \cpu|Mux14~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N26
cycloneii_lcell_comb \cpu|Mux14~19 (
// Equation(s):
// \cpu|Mux14~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux14~16_combout  & (\cpu|Mux14~18_combout )) # (!\cpu|Mux14~16_combout  & ((\cpu|Mux14~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|Mux14~16_combout ))))

	.dataa(\cpu|Mux14~18_combout ),
	.datab(\cpu|Mux14~11_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|Mux14~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~19 .lut_mask = 16'hAFC0;
defparam \cpu|Mux14~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N4
cycloneii_lcell_comb \cpu|Mux14~20 (
// Equation(s):
// \cpu|Mux14~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux14~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux14~19_combout )))

	.dataa(\cpu|Mux14~9_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux14~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux14~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux14~20 .lut_mask = 16'hAFA0;
defparam \cpu|Mux14~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N5
cycloneii_lcell_ff \cpu|rs1[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux14~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [17]));

// Location: LCCOMB_X25_Y20_N4
cycloneii_lcell_comb \cpu|aluPlus[18]~36 (
// Equation(s):
// \cpu|aluPlus[18]~36_combout  = ((\cpu|aluIn2[18]~15_combout  $ (\cpu|rs1 [18] $ (!\cpu|aluPlus[17]~35 )))) # (GND)
// \cpu|aluPlus[18]~37  = CARRY((\cpu|aluIn2[18]~15_combout  & ((\cpu|rs1 [18]) # (!\cpu|aluPlus[17]~35 ))) # (!\cpu|aluIn2[18]~15_combout  & (\cpu|rs1 [18] & !\cpu|aluPlus[17]~35 )))

	.dataa(\cpu|aluIn2[18]~15_combout ),
	.datab(\cpu|rs1 [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[17]~35 ),
	.combout(\cpu|aluPlus[18]~36_combout ),
	.cout(\cpu|aluPlus[18]~37 ));
// synopsys translate_off
defparam \cpu|aluPlus[18]~36 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[18]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N8
cycloneii_lcell_comb \cpu|aluPlus[20]~40 (
// Equation(s):
// \cpu|aluPlus[20]~40_combout  = ((\cpu|rs1 [20] $ (\cpu|aluIn2[20]~13_combout  $ (!\cpu|aluPlus[19]~39 )))) # (GND)
// \cpu|aluPlus[20]~41  = CARRY((\cpu|rs1 [20] & ((\cpu|aluIn2[20]~13_combout ) # (!\cpu|aluPlus[19]~39 ))) # (!\cpu|rs1 [20] & (\cpu|aluIn2[20]~13_combout  & !\cpu|aluPlus[19]~39 )))

	.dataa(\cpu|rs1 [20]),
	.datab(\cpu|aluIn2[20]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[19]~39 ),
	.combout(\cpu|aluPlus[20]~40_combout ),
	.cout(\cpu|aluPlus[20]~41 ));
// synopsys translate_off
defparam \cpu|aluPlus[20]~40 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[20]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N12
cycloneii_lcell_comb \cpu|aluPlus[22]~44 (
// Equation(s):
// \cpu|aluPlus[22]~44_combout  = ((\cpu|rs1 [22] $ (\cpu|aluIn2[22]~11_combout  $ (!\cpu|aluPlus[21]~43 )))) # (GND)
// \cpu|aluPlus[22]~45  = CARRY((\cpu|rs1 [22] & ((\cpu|aluIn2[22]~11_combout ) # (!\cpu|aluPlus[21]~43 ))) # (!\cpu|rs1 [22] & (\cpu|aluIn2[22]~11_combout  & !\cpu|aluPlus[21]~43 )))

	.dataa(\cpu|rs1 [22]),
	.datab(\cpu|aluIn2[22]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[21]~43 ),
	.combout(\cpu|aluPlus[22]~44_combout ),
	.cout(\cpu|aluPlus[22]~45 ));
// synopsys translate_off
defparam \cpu|aluPlus[22]~44 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[22]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N26
cycloneii_lcell_comb \cpu|aluIn2[12]~21 (
// Equation(s):
// \cpu|aluIn2[12]~21_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [12])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(\cpu|rs2 [12]),
	.datab(\cpu|instr [31]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[12]~21 .lut_mask = 16'hACAC;
defparam \cpu|aluIn2[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N9
cycloneii_lcell_ff \cpu|registerFile[25][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][12]~regout ));

// Location: LCFF_X30_Y19_N11
cycloneii_lcell_ff \cpu|registerFile[29][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][12]~regout ));

// Location: LCCOMB_X30_Y19_N8
cycloneii_lcell_comb \cpu|Mux19~1 (
// Equation(s):
// \cpu|Mux19~1_combout  = (\cpu|Mux19~0_combout  & (((\cpu|registerFile[29][12]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux19~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[25][12]~regout )))

	.dataa(\cpu|Mux19~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[25][12]~regout ),
	.datad(\cpu|registerFile[29][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~1 .lut_mask = 16'hEA62;
defparam \cpu|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N7
cycloneii_lcell_ff \cpu|registerFile[18][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][12]~regout ));

// Location: LCFF_X31_Y25_N9
cycloneii_lcell_ff \cpu|registerFile[26][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][12]~regout ));

// Location: LCCOMB_X32_Y25_N6
cycloneii_lcell_comb \cpu|Mux19~2 (
// Equation(s):
// \cpu|Mux19~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & ((\cpu|registerFile[26][12]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[18][12]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[18][12]~regout ),
	.datad(\cpu|registerFile[26][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~2 .lut_mask = 16'hDC98;
defparam \cpu|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N23
cycloneii_lcell_ff \cpu|registerFile[30][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][12]~regout ));

// Location: LCFF_X32_Y25_N29
cycloneii_lcell_ff \cpu|registerFile[22][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][12]~regout ));

// Location: LCCOMB_X36_Y25_N22
cycloneii_lcell_comb \cpu|Mux19~3 (
// Equation(s):
// \cpu|Mux19~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux19~2_combout  & (\cpu|registerFile[30][12]~regout )) # (!\cpu|Mux19~2_combout  & ((\cpu|registerFile[22][12]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux19~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux19~2_combout ),
	.datac(\cpu|registerFile[30][12]~regout ),
	.datad(\cpu|registerFile[22][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux19~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~3 .lut_mask = 16'hE6C4;
defparam \cpu|Mux19~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N6
cycloneii_lcell_comb \cpu|Mux19~6 (
// Equation(s):
// \cpu|Mux19~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux19~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux19~5_combout ))))

	.dataa(\cpu|Mux19~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|Mux19~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~6 .lut_mask = 16'hF2C2;
defparam \cpu|Mux19~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N16
cycloneii_lcell_comb \cpu|Mux19~9 (
// Equation(s):
// \cpu|Mux19~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux19~6_combout  & (\cpu|Mux19~8_combout )) # (!\cpu|Mux19~6_combout  & ((\cpu|Mux19~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux19~6_combout ))))

	.dataa(\cpu|Mux19~8_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux19~1_combout ),
	.datad(\cpu|Mux19~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~9 .lut_mask = 16'hBBC0;
defparam \cpu|Mux19~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N8
cycloneii_lcell_comb \cpu|Mux19~20 (
// Equation(s):
// \cpu|Mux19~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux19~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux19~19_combout ))

	.dataa(\cpu|Mux19~19_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux19~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux19~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux19~20 .lut_mask = 16'hFA0A;
defparam \cpu|Mux19~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N9
cycloneii_lcell_ff \cpu|rs1[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux19~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [12]));

// Location: LCCOMB_X28_Y22_N16
cycloneii_lcell_comb \cpu|writeBackData[12]~279 (
// Equation(s):
// \cpu|writeBackData[12]~279_combout  = (\cpu|ShiftLeft0~3_combout  & (\cpu|ShiftLeft0~2_combout  & (\cpu|aluIn2[12]~21_combout  & \cpu|rs1 [12]))) # (!\cpu|ShiftLeft0~3_combout  & (((\cpu|aluIn2[12]~21_combout ) # (\cpu|rs1 [12]))))

	.dataa(\cpu|ShiftLeft0~3_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|aluIn2[12]~21_combout ),
	.datad(\cpu|rs1 [12]),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~279_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~279 .lut_mask = 16'hD550;
defparam \cpu|writeBackData[12]~279 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N28
cycloneii_lcell_comb \cpu|writeBackData~21 (
// Equation(s):
// \cpu|writeBackData~21_combout  = (\cpu|Equal5~0_combout ) # (\cpu|instr [3])

	.dataa(vcc),
	.datab(\cpu|Equal5~0_combout ),
	.datac(vcc),
	.datad(\cpu|instr [3]),
	.cin(gnd),
	.combout(\cpu|writeBackData~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~21 .lut_mask = 16'hFFCC;
defparam \cpu|writeBackData~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N6
cycloneii_lcell_comb \cpu|PCplusImm~21 (
// Equation(s):
// \cpu|PCplusImm~21_combout  = (\cpu|instr [3] & (\cpu|instr [20])) # (!\cpu|instr [3] & (((\cpu|instr [7] & !\cpu|instr [4]))))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [20]),
	.datac(\cpu|instr [7]),
	.datad(\cpu|instr [4]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~21 .lut_mask = 16'h88D8;
defparam \cpu|PCplusImm~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N2
cycloneii_lcell_comb \cpu|PCplusImm~22 (
// Equation(s):
// \cpu|PCplusImm~22_combout  = (\cpu|instr [30] & ((\cpu|instr [3]) # (!\cpu|instr [4])))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [30]),
	.datac(vcc),
	.datad(\cpu|instr [4]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~22 .lut_mask = 16'h88CC;
defparam \cpu|PCplusImm~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N26
cycloneii_lcell_comb \cpu|Add6~16 (
// Equation(s):
// \cpu|Add6~16_combout  = ((\cpu|PCplusImm~7_combout  $ (\cpu|PC [9] $ (!\cpu|Add6~15 )))) # (GND)
// \cpu|Add6~17  = CARRY((\cpu|PCplusImm~7_combout  & ((\cpu|PC [9]) # (!\cpu|Add6~15 ))) # (!\cpu|PCplusImm~7_combout  & (\cpu|PC [9] & !\cpu|Add6~15 )))

	.dataa(\cpu|PCplusImm~7_combout ),
	.datab(\cpu|PC [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~15 ),
	.combout(\cpu|Add6~16_combout ),
	.cout(\cpu|Add6~17 ));
// synopsys translate_off
defparam \cpu|Add6~16 .lut_mask = 16'h698E;
defparam \cpu|Add6~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N30
cycloneii_lcell_comb \cpu|Add6~20 (
// Equation(s):
// \cpu|Add6~20_combout  = ((\cpu|PC [11] $ (\cpu|PCplusImm~21_combout  $ (!\cpu|Add6~19 )))) # (GND)
// \cpu|Add6~21  = CARRY((\cpu|PC [11] & ((\cpu|PCplusImm~21_combout ) # (!\cpu|Add6~19 ))) # (!\cpu|PC [11] & (\cpu|PCplusImm~21_combout  & !\cpu|Add6~19 )))

	.dataa(\cpu|PC [11]),
	.datab(\cpu|PCplusImm~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~19 ),
	.combout(\cpu|Add6~20_combout ),
	.cout(\cpu|Add6~21 ));
// synopsys translate_off
defparam \cpu|Add6~20 .lut_mask = 16'h698E;
defparam \cpu|Add6~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N0
cycloneii_lcell_comb \cpu|Add6~22 (
// Equation(s):
// \cpu|Add6~22_combout  = (\cpu|PCplusImm~20_combout  & ((\cpu|PC [12] & (\cpu|Add6~21  & VCC)) # (!\cpu|PC [12] & (!\cpu|Add6~21 )))) # (!\cpu|PCplusImm~20_combout  & ((\cpu|PC [12] & (!\cpu|Add6~21 )) # (!\cpu|PC [12] & ((\cpu|Add6~21 ) # (GND)))))
// \cpu|Add6~23  = CARRY((\cpu|PCplusImm~20_combout  & (!\cpu|PC [12] & !\cpu|Add6~21 )) # (!\cpu|PCplusImm~20_combout  & ((!\cpu|Add6~21 ) # (!\cpu|PC [12]))))

	.dataa(\cpu|PCplusImm~20_combout ),
	.datab(\cpu|PC [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~21 ),
	.combout(\cpu|Add6~22_combout ),
	.cout(\cpu|Add6~23 ));
// synopsys translate_off
defparam \cpu|Add6~22 .lut_mask = 16'h9617;
defparam \cpu|Add6~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N22
cycloneii_lcell_comb \cpu|writeBackData[12]~276 (
// Equation(s):
// \cpu|writeBackData[12]~276_combout  = (\cpu|instr [12] & ((\cpu|Equal6~0_combout ) # ((\cpu|Add6~22_combout  & \cpu|Equal7~0_combout )))) # (!\cpu|instr [12] & (((\cpu|Add6~22_combout  & \cpu|Equal7~0_combout ))))

	.dataa(\cpu|instr [12]),
	.datab(\cpu|Equal6~0_combout ),
	.datac(\cpu|Add6~22_combout ),
	.datad(\cpu|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~276_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~276 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[12]~276 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N2
cycloneii_lcell_comb \cpu|cycles[1]~31 (
// Equation(s):
// \cpu|cycles[1]~31_combout  = (\cpu|cycles [0] & (\cpu|cycles [1] $ (VCC))) # (!\cpu|cycles [0] & (\cpu|cycles [1] & VCC))
// \cpu|cycles[1]~32  = CARRY((\cpu|cycles [0] & \cpu|cycles [1]))

	.dataa(\cpu|cycles [0]),
	.datab(\cpu|cycles [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|cycles[1]~31_combout ),
	.cout(\cpu|cycles[1]~32 ));
// synopsys translate_off
defparam \cpu|cycles[1]~31 .lut_mask = 16'h6688;
defparam \cpu|cycles[1]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N3
cycloneii_lcell_ff \cpu|cycles[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[1]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [1]));

// Location: LCCOMB_X21_Y19_N4
cycloneii_lcell_comb \cpu|cycles[2]~33 (
// Equation(s):
// \cpu|cycles[2]~33_combout  = (\cpu|cycles [2] & (!\cpu|cycles[1]~32 )) # (!\cpu|cycles [2] & ((\cpu|cycles[1]~32 ) # (GND)))
// \cpu|cycles[2]~34  = CARRY((!\cpu|cycles[1]~32 ) # (!\cpu|cycles [2]))

	.dataa(vcc),
	.datab(\cpu|cycles [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[1]~32 ),
	.combout(\cpu|cycles[2]~33_combout ),
	.cout(\cpu|cycles[2]~34 ));
// synopsys translate_off
defparam \cpu|cycles[2]~33 .lut_mask = 16'h3C3F;
defparam \cpu|cycles[2]~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N5
cycloneii_lcell_ff \cpu|cycles[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[2]~33_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [2]));

// Location: LCCOMB_X21_Y19_N6
cycloneii_lcell_comb \cpu|cycles[3]~35 (
// Equation(s):
// \cpu|cycles[3]~35_combout  = (\cpu|cycles [3] & (\cpu|cycles[2]~34  $ (GND))) # (!\cpu|cycles [3] & (!\cpu|cycles[2]~34  & VCC))
// \cpu|cycles[3]~36  = CARRY((\cpu|cycles [3] & !\cpu|cycles[2]~34 ))

	.dataa(\cpu|cycles [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[2]~34 ),
	.combout(\cpu|cycles[3]~35_combout ),
	.cout(\cpu|cycles[3]~36 ));
// synopsys translate_off
defparam \cpu|cycles[3]~35 .lut_mask = 16'hA50A;
defparam \cpu|cycles[3]~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N8
cycloneii_lcell_comb \cpu|cycles[4]~37 (
// Equation(s):
// \cpu|cycles[4]~37_combout  = (\cpu|cycles [4] & (!\cpu|cycles[3]~36 )) # (!\cpu|cycles [4] & ((\cpu|cycles[3]~36 ) # (GND)))
// \cpu|cycles[4]~38  = CARRY((!\cpu|cycles[3]~36 ) # (!\cpu|cycles [4]))

	.dataa(vcc),
	.datab(\cpu|cycles [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[3]~36 ),
	.combout(\cpu|cycles[4]~37_combout ),
	.cout(\cpu|cycles[4]~38 ));
// synopsys translate_off
defparam \cpu|cycles[4]~37 .lut_mask = 16'h3C3F;
defparam \cpu|cycles[4]~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N9
cycloneii_lcell_ff \cpu|cycles[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[4]~37_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [4]));

// Location: LCCOMB_X21_Y19_N12
cycloneii_lcell_comb \cpu|cycles[6]~41 (
// Equation(s):
// \cpu|cycles[6]~41_combout  = (\cpu|cycles [6] & (!\cpu|cycles[5]~40 )) # (!\cpu|cycles [6] & ((\cpu|cycles[5]~40 ) # (GND)))
// \cpu|cycles[6]~42  = CARRY((!\cpu|cycles[5]~40 ) # (!\cpu|cycles [6]))

	.dataa(\cpu|cycles [6]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[5]~40 ),
	.combout(\cpu|cycles[6]~41_combout ),
	.cout(\cpu|cycles[6]~42 ));
// synopsys translate_off
defparam \cpu|cycles[6]~41 .lut_mask = 16'h5A5F;
defparam \cpu|cycles[6]~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N14
cycloneii_lcell_comb \cpu|cycles[7]~43 (
// Equation(s):
// \cpu|cycles[7]~43_combout  = (\cpu|cycles [7] & (\cpu|cycles[6]~42  $ (GND))) # (!\cpu|cycles [7] & (!\cpu|cycles[6]~42  & VCC))
// \cpu|cycles[7]~44  = CARRY((\cpu|cycles [7] & !\cpu|cycles[6]~42 ))

	.dataa(vcc),
	.datab(\cpu|cycles [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[6]~42 ),
	.combout(\cpu|cycles[7]~43_combout ),
	.cout(\cpu|cycles[7]~44 ));
// synopsys translate_off
defparam \cpu|cycles[7]~43 .lut_mask = 16'hC30C;
defparam \cpu|cycles[7]~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N15
cycloneii_lcell_ff \cpu|cycles[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[7]~43_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [7]));

// Location: LCCOMB_X21_Y19_N16
cycloneii_lcell_comb \cpu|cycles[8]~45 (
// Equation(s):
// \cpu|cycles[8]~45_combout  = (\cpu|cycles [8] & (!\cpu|cycles[7]~44 )) # (!\cpu|cycles [8] & ((\cpu|cycles[7]~44 ) # (GND)))
// \cpu|cycles[8]~46  = CARRY((!\cpu|cycles[7]~44 ) # (!\cpu|cycles [8]))

	.dataa(\cpu|cycles [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[7]~44 ),
	.combout(\cpu|cycles[8]~45_combout ),
	.cout(\cpu|cycles[8]~46 ));
// synopsys translate_off
defparam \cpu|cycles[8]~45 .lut_mask = 16'h5A5F;
defparam \cpu|cycles[8]~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N18
cycloneii_lcell_comb \cpu|cycles[9]~47 (
// Equation(s):
// \cpu|cycles[9]~47_combout  = (\cpu|cycles [9] & (\cpu|cycles[8]~46  $ (GND))) # (!\cpu|cycles [9] & (!\cpu|cycles[8]~46  & VCC))
// \cpu|cycles[9]~48  = CARRY((\cpu|cycles [9] & !\cpu|cycles[8]~46 ))

	.dataa(vcc),
	.datab(\cpu|cycles [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[8]~46 ),
	.combout(\cpu|cycles[9]~47_combout ),
	.cout(\cpu|cycles[9]~48 ));
// synopsys translate_off
defparam \cpu|cycles[9]~47 .lut_mask = 16'hC30C;
defparam \cpu|cycles[9]~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N19
cycloneii_lcell_ff \cpu|cycles[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[9]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [9]));

// Location: LCCOMB_X21_Y19_N22
cycloneii_lcell_comb \cpu|cycles[11]~51 (
// Equation(s):
// \cpu|cycles[11]~51_combout  = (\cpu|cycles [11] & (\cpu|cycles[10]~50  $ (GND))) # (!\cpu|cycles [11] & (!\cpu|cycles[10]~50  & VCC))
// \cpu|cycles[11]~52  = CARRY((\cpu|cycles [11] & !\cpu|cycles[10]~50 ))

	.dataa(vcc),
	.datab(\cpu|cycles [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[10]~50 ),
	.combout(\cpu|cycles[11]~51_combout ),
	.cout(\cpu|cycles[11]~52 ));
// synopsys translate_off
defparam \cpu|cycles[11]~51 .lut_mask = 16'hC30C;
defparam \cpu|cycles[11]~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N23
cycloneii_lcell_ff \cpu|cycles[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[11]~51_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [11]));

// Location: LCCOMB_X21_Y19_N24
cycloneii_lcell_comb \cpu|cycles[12]~53 (
// Equation(s):
// \cpu|cycles[12]~53_combout  = (\cpu|cycles [12] & (!\cpu|cycles[11]~52 )) # (!\cpu|cycles [12] & ((\cpu|cycles[11]~52 ) # (GND)))
// \cpu|cycles[12]~54  = CARRY((!\cpu|cycles[11]~52 ) # (!\cpu|cycles [12]))

	.dataa(\cpu|cycles [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[11]~52 ),
	.combout(\cpu|cycles[12]~53_combout ),
	.cout(\cpu|cycles[12]~54 ));
// synopsys translate_off
defparam \cpu|cycles[12]~53 .lut_mask = 16'h5A5F;
defparam \cpu|cycles[12]~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N25
cycloneii_lcell_ff \cpu|cycles[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[12]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [12]));

// Location: LCCOMB_X31_Y22_N0
cycloneii_lcell_comb \cpu|writeBackData[12]~277 (
// Equation(s):
// \cpu|writeBackData[12]~277_combout  = (\cpu|writeBackData[12]~276_combout ) # ((\cpu|cycles [12] & \cpu|Equal4~5_combout ))

	.dataa(vcc),
	.datab(\cpu|writeBackData[12]~276_combout ),
	.datac(\cpu|cycles [12]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~277_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~277 .lut_mask = 16'hFCCC;
defparam \cpu|writeBackData[12]~277 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N10
cycloneii_lcell_comb \cpu|writeBackData[12]~278 (
// Equation(s):
// \cpu|writeBackData[12]~278_combout  = (\cpu|writeBackData[12]~275_combout ) # ((\cpu|writeBackData[12]~277_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PCplus4[12]~20_combout )))

	.dataa(\cpu|writeBackData[12]~275_combout ),
	.datab(\cpu|writeBackData~21_combout ),
	.datac(\cpu|PCplus4[12]~20_combout ),
	.datad(\cpu|writeBackData[12]~277_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~278_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~278 .lut_mask = 16'hFFEA;
defparam \cpu|writeBackData[12]~278 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N6
cycloneii_lcell_comb \cpu|writeBackData[12]~283 (
// Equation(s):
// \cpu|writeBackData[12]~283_combout  = (\cpu|writeBackData[12]~278_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[12]~282_combout ) # (\cpu|writeBackData[12]~279_combout ))))

	.dataa(\cpu|writeBackData[12]~282_combout ),
	.datab(\cpu|writeBackData[12]~279_combout ),
	.datac(\cpu|writeBackData~10_combout ),
	.datad(\cpu|writeBackData[12]~278_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[12]~283_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[12]~283 .lut_mask = 16'hFFE0;
defparam \cpu|writeBackData[12]~283 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N5
cycloneii_lcell_ff \cpu|registerFile[15][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][12]~regout ));

// Location: LCFF_X30_Y22_N11
cycloneii_lcell_ff \cpu|registerFile[14][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][12]~regout ));

// Location: LCFF_X35_Y19_N29
cycloneii_lcell_ff \cpu|registerFile[13][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][12]~regout ));

// Location: LCFF_X36_Y19_N7
cycloneii_lcell_ff \cpu|registerFile[12][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][12]~regout ));

// Location: LCCOMB_X36_Y19_N6
cycloneii_lcell_comb \cpu|Mux51~17 (
// Equation(s):
// \cpu|Mux51~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[13][12]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][12]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[13][12]~regout ),
	.datac(\cpu|registerFile[12][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux51~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~17 .lut_mask = 16'hEE50;
defparam \cpu|Mux51~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N10
cycloneii_lcell_comb \cpu|Mux51~18 (
// Equation(s):
// \cpu|Mux51~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux51~17_combout  & (\cpu|registerFile[15][12]~regout )) # (!\cpu|Mux51~17_combout  & ((\cpu|registerFile[14][12]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux51~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[15][12]~regout ),
	.datac(\cpu|registerFile[14][12]~regout ),
	.datad(\cpu|Mux51~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux51~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~18 .lut_mask = 16'hDDA0;
defparam \cpu|Mux51~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N27
cycloneii_lcell_ff \cpu|registerFile[2][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][12]~regout ));

// Location: LCCOMB_X30_Y25_N26
cycloneii_lcell_comb \cpu|Mux51~15 (
// Equation(s):
// \cpu|Mux51~15_combout  = (\cpu|Mux51~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[2][12]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux51~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux51~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~15 .lut_mask = 16'hAAEA;
defparam \cpu|Mux51~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N23
cycloneii_lcell_ff \cpu|registerFile[11][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][12]~regout ));

// Location: LCFF_X41_Y23_N21
cycloneii_lcell_ff \cpu|registerFile[9][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][12]~regout ));

// Location: LCCOMB_X41_Y23_N20
cycloneii_lcell_comb \cpu|Mux51~13 (
// Equation(s):
// \cpu|Mux51~13_combout  = (\cpu|Mux51~12_combout  & ((\cpu|registerFile[11][12]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux51~12_combout  & (((\cpu|registerFile[9][12]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|Mux51~12_combout ),
	.datab(\cpu|registerFile[11][12]~regout ),
	.datac(\cpu|registerFile[9][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux51~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~13 .lut_mask = 16'hD8AA;
defparam \cpu|Mux51~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N18
cycloneii_lcell_comb \cpu|Mux51~16 (
// Equation(s):
// \cpu|Mux51~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux51~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux51~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux51~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux51~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux51~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~16 .lut_mask = 16'hF4A4;
defparam \cpu|Mux51~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N4
cycloneii_lcell_comb \cpu|Mux51~19 (
// Equation(s):
// \cpu|Mux51~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux51~16_combout  & ((\cpu|Mux51~18_combout ))) # (!\cpu|Mux51~16_combout  & (\cpu|Mux51~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux51~16_combout ))))

	.dataa(\cpu|Mux51~11_combout ),
	.datab(\cpu|Mux51~18_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux51~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux51~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~19 .lut_mask = 16'hCFA0;
defparam \cpu|Mux51~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N27
cycloneii_lcell_ff \cpu|registerFile[31][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][12]~regout ));

// Location: LCFF_X38_Y19_N17
cycloneii_lcell_ff \cpu|registerFile[19][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][12]~regout ));

// Location: LCFF_X37_Y19_N17
cycloneii_lcell_ff \cpu|registerFile[27][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][12]~regout ));

// Location: LCCOMB_X38_Y19_N16
cycloneii_lcell_comb \cpu|Mux51~7 (
// Equation(s):
// \cpu|Mux51~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[27][12]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][12]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][12]~regout ),
	.datad(\cpu|registerFile[27][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux51~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~7 .lut_mask = 16'hBA98;
defparam \cpu|Mux51~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N23
cycloneii_lcell_ff \cpu|registerFile[23][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][12]~regout ));

// Location: LCCOMB_X38_Y19_N2
cycloneii_lcell_comb \cpu|Mux51~8 (
// Equation(s):
// \cpu|Mux51~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux51~7_combout  & (\cpu|registerFile[31][12]~regout )) # (!\cpu|Mux51~7_combout  & ((\cpu|registerFile[23][12]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux51~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[31][12]~regout ),
	.datac(\cpu|Mux51~7_combout ),
	.datad(\cpu|registerFile[23][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux51~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~8 .lut_mask = 16'hDAD0;
defparam \cpu|Mux51~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N15
cycloneii_lcell_ff \cpu|registerFile[16][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][12]~regout ));

// Location: LCFF_X41_Y21_N27
cycloneii_lcell_ff \cpu|registerFile[20][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][12]~regout ));

// Location: LCCOMB_X41_Y21_N26
cycloneii_lcell_comb \cpu|Mux51~4 (
// Equation(s):
// \cpu|Mux51~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|registerFile[20][12]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|registerFile[16][12]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[16][12]~regout ),
	.datac(\cpu|registerFile[20][12]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux51~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~4 .lut_mask = 16'hAAE4;
defparam \cpu|Mux51~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N13
cycloneii_lcell_ff \cpu|registerFile[24][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][12]~regout ));

// Location: LCFF_X36_Y25_N1
cycloneii_lcell_ff \cpu|registerFile[28][12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[12]~283_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][12]~regout ));

// Location: LCCOMB_X36_Y18_N12
cycloneii_lcell_comb \cpu|Mux51~5 (
// Equation(s):
// \cpu|Mux51~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux51~4_combout  & ((\cpu|registerFile[28][12]~regout ))) # (!\cpu|Mux51~4_combout  & (\cpu|registerFile[24][12]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux51~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux51~4_combout ),
	.datac(\cpu|registerFile[24][12]~regout ),
	.datad(\cpu|registerFile[28][12]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux51~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux51~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N28
cycloneii_lcell_comb \cpu|Mux51~6 (
// Equation(s):
// \cpu|Mux51~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux51~3_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|Mux51~5_combout ))))

	.dataa(\cpu|Mux51~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux51~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux51~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~6 .lut_mask = 16'hCBC8;
defparam \cpu|Mux51~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N20
cycloneii_lcell_comb \cpu|Mux51~9 (
// Equation(s):
// \cpu|Mux51~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux51~6_combout  & ((\cpu|Mux51~8_combout ))) # (!\cpu|Mux51~6_combout  & (\cpu|Mux51~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux51~6_combout ))))

	.dataa(\cpu|Mux51~1_combout ),
	.datab(\cpu|Mux51~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux51~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux51~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~9 .lut_mask = 16'hCFA0;
defparam \cpu|Mux51~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N16
cycloneii_lcell_comb \cpu|Mux51~20 (
// Equation(s):
// \cpu|Mux51~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux51~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux51~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux51~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux51~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux51~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux51~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux51~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N17
cycloneii_lcell_ff \cpu|rs2[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux51~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [12]));

// Location: LCCOMB_X29_Y23_N18
cycloneii_lcell_comb \cpu|mem_wdata[28]~17 (
// Equation(s):
// \cpu|mem_wdata[28]~17_combout  = (!\cpu|Add7~0_combout  & ((\cpu|Add7~2_combout  & ((\cpu|rs2 [12]))) # (!\cpu|Add7~2_combout  & (\cpu|rs2 [28]))))

	.dataa(\cpu|rs2 [28]),
	.datab(\cpu|Add7~0_combout ),
	.datac(\cpu|rs2 [12]),
	.datad(\cpu|Add7~2_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wdata[28]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[28]~17 .lut_mask = 16'h3022;
defparam \cpu|mem_wdata[28]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N28
cycloneii_lcell_comb \cpu|mem_wdata[28]~18 (
// Equation(s):
// \cpu|mem_wdata[28]~18_combout  = (\cpu|mem_wdata[28]~17_combout ) # ((\cpu|Add7~0_combout  & \cpu|rs2 [4]))

	.dataa(vcc),
	.datab(\cpu|mem_wdata[28]~17_combout ),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|rs2 [4]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[28]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[28]~18 .lut_mask = 16'hFCCC;
defparam \cpu|mem_wdata[28]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N22
cycloneii_lcell_comb \cpu|mem_wdata[29]~22 (
// Equation(s):
// \cpu|mem_wdata[29]~22_combout  = (\cpu|mem_wdata[29]~21_combout ) # ((\cpu|Add7~0_combout  & \cpu|rs2 [5]))

	.dataa(\cpu|mem_wdata[29]~21_combout ),
	.datab(\cpu|Add7~0_combout ),
	.datac(vcc),
	.datad(\cpu|rs2 [5]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[29]~22 .lut_mask = 16'hEEAA;
defparam \cpu|mem_wdata[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N20
cycloneii_lcell_comb \cpu|mem_wdata[30]~26 (
// Equation(s):
// \cpu|mem_wdata[30]~26_combout  = (\cpu|mem_wdata[30]~25_combout ) # ((\cpu|Add7~0_combout  & \cpu|rs2 [6]))

	.dataa(\cpu|mem_wdata[30]~25_combout ),
	.datab(\cpu|Add7~0_combout ),
	.datac(vcc),
	.datad(\cpu|rs2 [6]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[30]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[30]~26 .lut_mask = 16'hEEAA;
defparam \cpu|mem_wdata[30]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N26
cycloneii_lcell_comb \cpu|cycles[13]~55 (
// Equation(s):
// \cpu|cycles[13]~55_combout  = (\cpu|cycles [13] & (\cpu|cycles[12]~54  $ (GND))) # (!\cpu|cycles [13] & (!\cpu|cycles[12]~54  & VCC))
// \cpu|cycles[13]~56  = CARRY((\cpu|cycles [13] & !\cpu|cycles[12]~54 ))

	.dataa(vcc),
	.datab(\cpu|cycles [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[12]~54 ),
	.combout(\cpu|cycles[13]~55_combout ),
	.cout(\cpu|cycles[13]~56 ));
// synopsys translate_off
defparam \cpu|cycles[13]~55 .lut_mask = 16'hC30C;
defparam \cpu|cycles[13]~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N27
cycloneii_lcell_ff \cpu|cycles[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[13]~55_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [13]));

// Location: LCCOMB_X21_Y19_N28
cycloneii_lcell_comb \cpu|cycles[14]~57 (
// Equation(s):
// \cpu|cycles[14]~57_combout  = (\cpu|cycles [14] & (!\cpu|cycles[13]~56 )) # (!\cpu|cycles [14] & ((\cpu|cycles[13]~56 ) # (GND)))
// \cpu|cycles[14]~58  = CARRY((!\cpu|cycles[13]~56 ) # (!\cpu|cycles [14]))

	.dataa(vcc),
	.datab(\cpu|cycles [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[13]~56 ),
	.combout(\cpu|cycles[14]~57_combout ),
	.cout(\cpu|cycles[14]~58 ));
// synopsys translate_off
defparam \cpu|cycles[14]~57 .lut_mask = 16'h3C3F;
defparam \cpu|cycles[14]~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N29
cycloneii_lcell_ff \cpu|cycles[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[14]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [14]));

// Location: LCCOMB_X21_Y19_N30
cycloneii_lcell_comb \cpu|cycles[15]~59 (
// Equation(s):
// \cpu|cycles[15]~59_combout  = (\cpu|cycles [15] & (\cpu|cycles[14]~58  $ (GND))) # (!\cpu|cycles [15] & (!\cpu|cycles[14]~58  & VCC))
// \cpu|cycles[15]~60  = CARRY((\cpu|cycles [15] & !\cpu|cycles[14]~58 ))

	.dataa(vcc),
	.datab(\cpu|cycles [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[14]~58 ),
	.combout(\cpu|cycles[15]~59_combout ),
	.cout(\cpu|cycles[15]~60 ));
// synopsys translate_off
defparam \cpu|cycles[15]~59 .lut_mask = 16'hC30C;
defparam \cpu|cycles[15]~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y19_N31
cycloneii_lcell_ff \cpu|cycles[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[15]~59_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [15]));

// Location: LCCOMB_X21_Y18_N0
cycloneii_lcell_comb \cpu|cycles[16]~61 (
// Equation(s):
// \cpu|cycles[16]~61_combout  = (\cpu|cycles [16] & (!\cpu|cycles[15]~60 )) # (!\cpu|cycles [16] & ((\cpu|cycles[15]~60 ) # (GND)))
// \cpu|cycles[16]~62  = CARRY((!\cpu|cycles[15]~60 ) # (!\cpu|cycles [16]))

	.dataa(vcc),
	.datab(\cpu|cycles [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[15]~60 ),
	.combout(\cpu|cycles[16]~61_combout ),
	.cout(\cpu|cycles[16]~62 ));
// synopsys translate_off
defparam \cpu|cycles[16]~61 .lut_mask = 16'h3C3F;
defparam \cpu|cycles[16]~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N1
cycloneii_lcell_ff \cpu|cycles[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[16]~61_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [16]));

// Location: LCCOMB_X21_Y18_N2
cycloneii_lcell_comb \cpu|cycles[17]~63 (
// Equation(s):
// \cpu|cycles[17]~63_combout  = (\cpu|cycles [17] & (\cpu|cycles[16]~62  $ (GND))) # (!\cpu|cycles [17] & (!\cpu|cycles[16]~62  & VCC))
// \cpu|cycles[17]~64  = CARRY((\cpu|cycles [17] & !\cpu|cycles[16]~62 ))

	.dataa(vcc),
	.datab(\cpu|cycles [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[16]~62 ),
	.combout(\cpu|cycles[17]~63_combout ),
	.cout(\cpu|cycles[17]~64 ));
// synopsys translate_off
defparam \cpu|cycles[17]~63 .lut_mask = 16'hC30C;
defparam \cpu|cycles[17]~63 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N3
cycloneii_lcell_ff \cpu|cycles[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[17]~63_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [17]));

// Location: LCCOMB_X21_Y18_N4
cycloneii_lcell_comb \cpu|cycles[18]~65 (
// Equation(s):
// \cpu|cycles[18]~65_combout  = (\cpu|cycles [18] & (!\cpu|cycles[17]~64 )) # (!\cpu|cycles [18] & ((\cpu|cycles[17]~64 ) # (GND)))
// \cpu|cycles[18]~66  = CARRY((!\cpu|cycles[17]~64 ) # (!\cpu|cycles [18]))

	.dataa(vcc),
	.datab(\cpu|cycles [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[17]~64 ),
	.combout(\cpu|cycles[18]~65_combout ),
	.cout(\cpu|cycles[18]~66 ));
// synopsys translate_off
defparam \cpu|cycles[18]~65 .lut_mask = 16'h3C3F;
defparam \cpu|cycles[18]~65 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N5
cycloneii_lcell_ff \cpu|cycles[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[18]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [18]));

// Location: LCCOMB_X21_Y18_N6
cycloneii_lcell_comb \cpu|cycles[19]~67 (
// Equation(s):
// \cpu|cycles[19]~67_combout  = (\cpu|cycles [19] & (\cpu|cycles[18]~66  $ (GND))) # (!\cpu|cycles [19] & (!\cpu|cycles[18]~66  & VCC))
// \cpu|cycles[19]~68  = CARRY((\cpu|cycles [19] & !\cpu|cycles[18]~66 ))

	.dataa(\cpu|cycles [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[18]~66 ),
	.combout(\cpu|cycles[19]~67_combout ),
	.cout(\cpu|cycles[19]~68 ));
// synopsys translate_off
defparam \cpu|cycles[19]~67 .lut_mask = 16'hA50A;
defparam \cpu|cycles[19]~67 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N8
cycloneii_lcell_comb \cpu|cycles[20]~69 (
// Equation(s):
// \cpu|cycles[20]~69_combout  = (\cpu|cycles [20] & (!\cpu|cycles[19]~68 )) # (!\cpu|cycles [20] & ((\cpu|cycles[19]~68 ) # (GND)))
// \cpu|cycles[20]~70  = CARRY((!\cpu|cycles[19]~68 ) # (!\cpu|cycles [20]))

	.dataa(vcc),
	.datab(\cpu|cycles [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[19]~68 ),
	.combout(\cpu|cycles[20]~69_combout ),
	.cout(\cpu|cycles[20]~70 ));
// synopsys translate_off
defparam \cpu|cycles[20]~69 .lut_mask = 16'h3C3F;
defparam \cpu|cycles[20]~69 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N9
cycloneii_lcell_ff \cpu|cycles[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[20]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [20]));

// Location: LCCOMB_X21_Y18_N14
cycloneii_lcell_comb \cpu|cycles[23]~75 (
// Equation(s):
// \cpu|cycles[23]~75_combout  = (\cpu|cycles [23] & (\cpu|cycles[22]~74  $ (GND))) # (!\cpu|cycles [23] & (!\cpu|cycles[22]~74  & VCC))
// \cpu|cycles[23]~76  = CARRY((\cpu|cycles [23] & !\cpu|cycles[22]~74 ))

	.dataa(vcc),
	.datab(\cpu|cycles [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[22]~74 ),
	.combout(\cpu|cycles[23]~75_combout ),
	.cout(\cpu|cycles[23]~76 ));
// synopsys translate_off
defparam \cpu|cycles[23]~75 .lut_mask = 16'hC30C;
defparam \cpu|cycles[23]~75 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N15
cycloneii_lcell_ff \cpu|cycles[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[23]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [23]));

// Location: LCCOMB_X21_Y18_N18
cycloneii_lcell_comb \cpu|cycles[25]~79 (
// Equation(s):
// \cpu|cycles[25]~79_combout  = (\cpu|cycles [25] & (\cpu|cycles[24]~78  $ (GND))) # (!\cpu|cycles [25] & (!\cpu|cycles[24]~78  & VCC))
// \cpu|cycles[25]~80  = CARRY((\cpu|cycles [25] & !\cpu|cycles[24]~78 ))

	.dataa(vcc),
	.datab(\cpu|cycles [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[24]~78 ),
	.combout(\cpu|cycles[25]~79_combout ),
	.cout(\cpu|cycles[25]~80 ));
// synopsys translate_off
defparam \cpu|cycles[25]~79 .lut_mask = 16'hC30C;
defparam \cpu|cycles[25]~79 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N19
cycloneii_lcell_ff \cpu|cycles[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[25]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [25]));

// Location: LCCOMB_X21_Y18_N20
cycloneii_lcell_comb \cpu|cycles[26]~81 (
// Equation(s):
// \cpu|cycles[26]~81_combout  = (\cpu|cycles [26] & (!\cpu|cycles[25]~80 )) # (!\cpu|cycles [26] & ((\cpu|cycles[25]~80 ) # (GND)))
// \cpu|cycles[26]~82  = CARRY((!\cpu|cycles[25]~80 ) # (!\cpu|cycles [26]))

	.dataa(\cpu|cycles [26]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[25]~80 ),
	.combout(\cpu|cycles[26]~81_combout ),
	.cout(\cpu|cycles[26]~82 ));
// synopsys translate_off
defparam \cpu|cycles[26]~81 .lut_mask = 16'h5A5F;
defparam \cpu|cycles[26]~81 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y18_N22
cycloneii_lcell_comb \cpu|cycles[27]~83 (
// Equation(s):
// \cpu|cycles[27]~83_combout  = (\cpu|cycles [27] & (\cpu|cycles[26]~82  $ (GND))) # (!\cpu|cycles [27] & (!\cpu|cycles[26]~82  & VCC))
// \cpu|cycles[27]~84  = CARRY((\cpu|cycles [27] & !\cpu|cycles[26]~82 ))

	.dataa(vcc),
	.datab(\cpu|cycles [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[26]~82 ),
	.combout(\cpu|cycles[27]~83_combout ),
	.cout(\cpu|cycles[27]~84 ));
// synopsys translate_off
defparam \cpu|cycles[27]~83 .lut_mask = 16'hC30C;
defparam \cpu|cycles[27]~83 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N23
cycloneii_lcell_ff \cpu|cycles[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[27]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [27]));

// Location: LCCOMB_X21_Y18_N26
cycloneii_lcell_comb \cpu|cycles[29]~87 (
// Equation(s):
// \cpu|cycles[29]~87_combout  = (\cpu|cycles [29] & (\cpu|cycles[28]~86  $ (GND))) # (!\cpu|cycles [29] & (!\cpu|cycles[28]~86  & VCC))
// \cpu|cycles[29]~88  = CARRY((\cpu|cycles [29] & !\cpu|cycles[28]~86 ))

	.dataa(vcc),
	.datab(\cpu|cycles [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[28]~86 ),
	.combout(\cpu|cycles[29]~87_combout ),
	.cout(\cpu|cycles[29]~88 ));
// synopsys translate_off
defparam \cpu|cycles[29]~87 .lut_mask = 16'hC30C;
defparam \cpu|cycles[29]~87 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N27
cycloneii_lcell_ff \cpu|cycles[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[29]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [29]));

// Location: LCCOMB_X21_Y18_N28
cycloneii_lcell_comb \cpu|cycles[30]~89 (
// Equation(s):
// \cpu|cycles[30]~89_combout  = (\cpu|cycles [30] & (!\cpu|cycles[29]~88 )) # (!\cpu|cycles [30] & ((\cpu|cycles[29]~88 ) # (GND)))
// \cpu|cycles[30]~90  = CARRY((!\cpu|cycles[29]~88 ) # (!\cpu|cycles [30]))

	.dataa(vcc),
	.datab(\cpu|cycles [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|cycles[29]~88 ),
	.combout(\cpu|cycles[30]~89_combout ),
	.cout(\cpu|cycles[30]~90 ));
// synopsys translate_off
defparam \cpu|cycles[30]~89 .lut_mask = 16'h3C3F;
defparam \cpu|cycles[30]~89 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N29
cycloneii_lcell_ff \cpu|cycles[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[30]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [30]));

// Location: LCCOMB_X21_Y18_N30
cycloneii_lcell_comb \cpu|cycles[31]~91 (
// Equation(s):
// \cpu|cycles[31]~91_combout  = \cpu|cycles[30]~90  $ (!\cpu|cycles [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|cycles [31]),
	.cin(\cpu|cycles[30]~90 ),
	.combout(\cpu|cycles[31]~91_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|cycles[31]~91 .lut_mask = 16'hF00F;
defparam \cpu|cycles[31]~91 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y18_N31
cycloneii_lcell_ff \cpu|cycles[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[31]~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [31]));

// Location: LCCOMB_X24_Y19_N26
cycloneii_lcell_comb \cpu|writeBackData[31]~109 (
// Equation(s):
// \cpu|writeBackData[31]~109_combout  = (\cpu|Equal4~5_combout  & ((\cpu|cycles [31]) # ((\cpu|instr [31] & \cpu|Equal6~0_combout )))) # (!\cpu|Equal4~5_combout  & (((\cpu|instr [31] & \cpu|Equal6~0_combout ))))

	.dataa(\cpu|Equal4~5_combout ),
	.datab(\cpu|cycles [31]),
	.datac(\cpu|instr [31]),
	.datad(\cpu|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[31]~109_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[31]~109 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[31]~109 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N16
cycloneii_lcell_comb \cpu|Equal11~0 (
// Equation(s):
// \cpu|Equal11~0_combout  = (!\cpu|instr [12] & !\cpu|instr [13])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|instr [12]),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|Equal11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal11~0 .lut_mask = 16'h000F;
defparam \cpu|Equal11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N28
cycloneii_lcell_comb \cpu|LOAD_sign~0 (
// Equation(s):
// \cpu|LOAD_sign~0_combout  = (!\cpu|Equal11~0_combout  & ((\cpu|Add7~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [31])) # (!\cpu|Add7~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))))

	.dataa(\cpu|Add7~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [31]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Equal11~0_combout ),
	.cin(gnd),
	.combout(\cpu|LOAD_sign~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|LOAD_sign~0 .lut_mask = 16'h00D8;
defparam \cpu|LOAD_sign~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N22
cycloneii_lcell_comb \cpu|writeBackData~306 (
// Equation(s):
// \cpu|writeBackData~306_combout  = (!\cpu|instr [14] & (!\cpu|instr [13] & ((\cpu|writeBackData~80_combout ) # (\cpu|LOAD_sign~0_combout ))))

	.dataa(\cpu|writeBackData~80_combout ),
	.datab(\cpu|LOAD_sign~0_combout ),
	.datac(\cpu|instr [14]),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData~306_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~306 .lut_mask = 16'h000E;
defparam \cpu|writeBackData~306 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N8
cycloneii_lcell_comb \cpu|writeBackData[31]~108 (
// Equation(s):
// \cpu|writeBackData[31]~108_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # ((\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [31]))))

	.dataa(\cpu|instr [13]),
	.datab(\cpu|writeBackData~306_combout ),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [31]),
	.cin(gnd),
	.combout(\cpu|writeBackData[31]~108_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[31]~108 .lut_mask = 16'hE0C0;
defparam \cpu|writeBackData[31]~108 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N6
cycloneii_lcell_comb \cpu|writeBackData[31]~115 (
// Equation(s):
// \cpu|writeBackData[31]~115_combout  = (\cpu|writeBackData[31]~109_combout ) # ((\cpu|writeBackData[31]~108_combout ) # ((\cpu|writeBackData[31]~114_combout  & \cpu|writeBackData~10_combout )))

	.dataa(\cpu|writeBackData[31]~114_combout ),
	.datab(\cpu|writeBackData[31]~109_combout ),
	.datac(\cpu|writeBackData[31]~108_combout ),
	.datad(\cpu|writeBackData~10_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[31]~115_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[31]~115 .lut_mask = 16'hFEFC;
defparam \cpu|writeBackData[31]~115 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N31
cycloneii_lcell_ff \cpu|registerFile[11][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][31]~regout ));

// Location: LCFF_X40_Y20_N13
cycloneii_lcell_ff \cpu|registerFile[10][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][31]~regout ));

// Location: LCFF_X40_Y20_N23
cycloneii_lcell_ff \cpu|registerFile[8][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][31]~regout ));

// Location: LCCOMB_X40_Y20_N12
cycloneii_lcell_comb \cpu|Mux32~10 (
// Equation(s):
// \cpu|Mux32~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|registerFile[10][31]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[8][31]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[10][31]~regout ),
	.datad(\cpu|registerFile[8][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux32~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux32~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N30
cycloneii_lcell_comb \cpu|Mux32~11 (
// Equation(s):
// \cpu|Mux32~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux32~10_combout  & ((\cpu|registerFile[11][31]~regout ))) # (!\cpu|Mux32~10_combout  & (\cpu|registerFile[9][31]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux32~10_combout ))))

	.dataa(\cpu|registerFile[9][31]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[11][31]~regout ),
	.datad(\cpu|Mux32~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux32~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~11 .lut_mask = 16'hF388;
defparam \cpu|Mux32~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N7
cycloneii_lcell_ff \cpu|registerFile[13][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][31]~regout ));

// Location: LCFF_X34_Y22_N1
cycloneii_lcell_ff \cpu|registerFile[12][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][31]~regout ));

// Location: LCCOMB_X35_Y17_N6
cycloneii_lcell_comb \cpu|Mux32~17 (
// Equation(s):
// \cpu|Mux32~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][31]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][31]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][31]~regout ),
	.datad(\cpu|registerFile[12][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux32~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux32~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N11
cycloneii_lcell_ff \cpu|registerFile[15][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][31]~regout ));

// Location: LCCOMB_X34_Y22_N10
cycloneii_lcell_comb \cpu|Mux32~18 (
// Equation(s):
// \cpu|Mux32~18_combout  = (\cpu|Mux32~17_combout  & (((\cpu|registerFile[15][31]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux32~17_combout  & (\cpu|registerFile[14][31]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[14][31]~regout ),
	.datab(\cpu|Mux32~17_combout ),
	.datac(\cpu|registerFile[15][31]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux32~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~18 .lut_mask = 16'hE2CC;
defparam \cpu|Mux32~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N14
cycloneii_lcell_comb \cpu|Mux32~19 (
// Equation(s):
// \cpu|Mux32~19_combout  = (\cpu|Mux32~16_combout  & (((\cpu|Mux32~18_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux32~16_combout  & (\cpu|Mux32~11_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|Mux32~16_combout ),
	.datab(\cpu|Mux32~11_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux32~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux32~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~19 .lut_mask = 16'hEA4A;
defparam \cpu|Mux32~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N8
cycloneii_lcell_comb \cpu|Mux32~20 (
// Equation(s):
// \cpu|Mux32~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux32~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux32~19_combout )))

	.dataa(\cpu|Mux32~9_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|Mux32~19_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Mux32~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux32~20 .lut_mask = 16'hB8B8;
defparam \cpu|Mux32~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N9
cycloneii_lcell_ff \cpu|rs2[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux32~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [31]));

// Location: LCCOMB_X30_Y21_N16
cycloneii_lcell_comb \cpu|mem_wdata[31]~28 (
// Equation(s):
// \cpu|mem_wdata[31]~28_combout  = (!\cpu|Add7~0_combout  & ((\cpu|Add7~2_combout  & ((\cpu|rs2 [15]))) # (!\cpu|Add7~2_combout  & (\cpu|rs2 [31]))))

	.dataa(\cpu|Add7~0_combout ),
	.datab(\cpu|Add7~2_combout ),
	.datac(\cpu|rs2 [31]),
	.datad(\cpu|rs2 [15]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[31]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[31]~28 .lut_mask = 16'h5410;
defparam \cpu|mem_wdata[31]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N2
cycloneii_lcell_comb \cpu|mem_wdata[31]~29 (
// Equation(s):
// \cpu|mem_wdata[31]~29_combout  = (\cpu|mem_wdata[31]~28_combout ) # ((\cpu|rs2 [7] & \cpu|Add7~0_combout ))

	.dataa(\cpu|rs2 [7]),
	.datab(vcc),
	.datac(\cpu|mem_wdata[31]~28_combout ),
	.datad(\cpu|Add7~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wdata[31]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[31]~29 .lut_mask = 16'hFAF0;
defparam \cpu|mem_wdata[31]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X26_Y23
cycloneii_ram_block \ram_inst|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\cpu|mem_wmask[0]~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\cpu|mem_wdata[31]~29_combout ,\cpu|mem_wdata[30]~26_combout ,\cpu|mem_wdata[29]~22_combout ,\cpu|mem_wdata[28]~18_combout ,\cpu|mem_wdata[27]~14_combout ,\cpu|mem_wdata[23]~30_combout ,\cpu|mem_wdata[22]~24_combout ,\cpu|mem_wdata[21]~20_combout ,
\cpu|mem_wdata[20]~16_combout ,\cpu|mem_wdata[15]~31_combout ,\cpu|mem_wdata[14]~27_combout ,\cpu|mem_wdata[13]~23_combout ,\cpu|mem_wdata[12]~19_combout ,\cpu|mem_wdata[11]~15_combout ,\cpu|rs2 [7],\cpu|rs2 [6],\cpu|rs2 [5],\cpu|rs2 [4]}),
	.portaaddr({\cpu|mem_addr[6]~6_combout ,\cpu|mem_addr[5]~5_combout ,\cpu|mem_addr[4]~4_combout ,\cpu|mem_addr[3]~3_combout ,\cpu|mem_addr[2]~2_combout ,\cpu|mem_addr[1]~1_combout ,\cpu|mem_addr[0]~0_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(18'b000000000000000000),
	.portbaddr(7'b0000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\ram_inst|altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus ),
	.portbdataout());
// synopsys translate_off
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../memory_init.mif";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "ram:ram_inst|altsyncram:altsyncram_component|altsyncram_fkd1:auto_generated|ALTSYNCRAM";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "single_port";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_in_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 18;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 127;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 128;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 32;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_a_write_enable_clear = "none";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 7;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 18;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M4K";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .safe_write = "err_on_2clk";
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = 256'h0000000000000000000000000000000000000000000000000000000000000000;
defparam \ram_inst|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = 2048'h00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000106060041048021001003FEFB80003FF8040040FEFB81842FF80414060080400060000410420090BE801000000000000000000000000000000000106020381E01;
// synopsys translate_on

// Location: LCFF_X28_Y23_N17
cycloneii_lcell_ff \cpu|instr[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [30]));

// Location: LCCOMB_X28_Y20_N0
cycloneii_lcell_comb \cpu|writeBackData[22]~186 (
// Equation(s):
// \cpu|writeBackData[22]~186_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~44_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[22]~44_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[22]~44_combout ))))

	.dataa(\cpu|Add2~44_combout ),
	.datab(\cpu|aluPlus[22]~44_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[22]~186_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[22]~186 .lut_mask = 16'hACCC;
defparam \cpu|writeBackData[22]~186 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N18
cycloneii_lcell_comb \cpu|writeBackData[22]~187 (
// Equation(s):
// \cpu|writeBackData[22]~187_combout  = (\cpu|aluReg [22] & ((\cpu|Equal12~0_combout ) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|writeBackData[22]~186_combout )))) # (!\cpu|aluReg [22] & (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[22]~186_combout ))))

	.dataa(\cpu|aluReg [22]),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|Equal12~0_combout ),
	.datad(\cpu|writeBackData[22]~186_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[22]~187_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[22]~187 .lut_mask = 16'hB3A0;
defparam \cpu|writeBackData[22]~187 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N30
cycloneii_lcell_comb \cpu|writeBackData[22]~188 (
// Equation(s):
// \cpu|writeBackData[22]~188_combout  = (\cpu|writeBackData[22]~187_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[22]~11_combout  $ (\cpu|rs1 [22]))))

	.dataa(\cpu|aluIn2[22]~11_combout ),
	.datab(\cpu|writeBackData[22]~187_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|rs1 [22]),
	.cin(gnd),
	.combout(\cpu|writeBackData[22]~188_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[22]~188 .lut_mask = 16'hCDCE;
defparam \cpu|writeBackData[22]~188 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N18
cycloneii_lcell_comb \cpu|writeBackData[22]~181 (
// Equation(s):
// \cpu|writeBackData[22]~181_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # ((\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|instr [13]),
	.datab(\cpu|writeBackData~306_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[22]~181_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[22]~181 .lut_mask = 16'hEC00;
defparam \cpu|writeBackData[22]~181 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N30
cycloneii_lcell_comb \cpu|PC[22]~18 (
// Equation(s):
// \cpu|PC[22]~18_combout  = (\cpu|jumpToPCplusImm~3_combout  & (\cpu|Add6~42_combout )) # (!\cpu|jumpToPCplusImm~3_combout  & ((\cpu|PCplus4[22]~40_combout )))

	.dataa(\cpu|Add6~42_combout ),
	.datab(\cpu|PCplus4[22]~40_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[22]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[22]~18 .lut_mask = 16'hAACC;
defparam \cpu|PC[22]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N31
cycloneii_lcell_ff \cpu|PC[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[22]~18_combout ),
	.sdata(\cpu|aluPlus[22]~44_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [22]));

// Location: LCCOMB_X21_Y20_N10
cycloneii_lcell_comb \cpu|PCplus4[18]~32 (
// Equation(s):
// \cpu|PCplus4[18]~32_combout  = (\cpu|PC [18] & (\cpu|PCplus4[17]~31  $ (GND))) # (!\cpu|PC [18] & (!\cpu|PCplus4[17]~31  & VCC))
// \cpu|PCplus4[18]~33  = CARRY((\cpu|PC [18] & !\cpu|PCplus4[17]~31 ))

	.dataa(vcc),
	.datab(\cpu|PC [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[17]~31 ),
	.combout(\cpu|PCplus4[18]~32_combout ),
	.cout(\cpu|PCplus4[18]~33 ));
// synopsys translate_off
defparam \cpu|PCplus4[18]~32 .lut_mask = 16'hC30C;
defparam \cpu|PCplus4[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N12
cycloneii_lcell_comb \cpu|PCplus4[19]~34 (
// Equation(s):
// \cpu|PCplus4[19]~34_combout  = (\cpu|PC [19] & (!\cpu|PCplus4[18]~33 )) # (!\cpu|PC [19] & ((\cpu|PCplus4[18]~33 ) # (GND)))
// \cpu|PCplus4[19]~35  = CARRY((!\cpu|PCplus4[18]~33 ) # (!\cpu|PC [19]))

	.dataa(\cpu|PC [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[18]~33 ),
	.combout(\cpu|PCplus4[19]~34_combout ),
	.cout(\cpu|PCplus4[19]~35 ));
// synopsys translate_off
defparam \cpu|PCplus4[19]~34 .lut_mask = 16'h5A5F;
defparam \cpu|PCplus4[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N14
cycloneii_lcell_comb \cpu|PCplus4[20]~36 (
// Equation(s):
// \cpu|PCplus4[20]~36_combout  = (\cpu|PC [20] & (\cpu|PCplus4[19]~35  $ (GND))) # (!\cpu|PC [20] & (!\cpu|PCplus4[19]~35  & VCC))
// \cpu|PCplus4[20]~37  = CARRY((\cpu|PC [20] & !\cpu|PCplus4[19]~35 ))

	.dataa(vcc),
	.datab(\cpu|PC [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[19]~35 ),
	.combout(\cpu|PCplus4[20]~36_combout ),
	.cout(\cpu|PCplus4[20]~37 ));
// synopsys translate_off
defparam \cpu|PCplus4[20]~36 .lut_mask = 16'hC30C;
defparam \cpu|PCplus4[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N26
cycloneii_lcell_comb \cpu|PC[20]~14 (
// Equation(s):
// \cpu|PC[20]~14_combout  = (\cpu|jumpToPCplusImm~3_combout  & (\cpu|Add6~38_combout )) # (!\cpu|jumpToPCplusImm~3_combout  & ((\cpu|PCplus4[20]~36_combout )))

	.dataa(\cpu|Add6~38_combout ),
	.datab(\cpu|PCplus4[20]~36_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[20]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[20]~14 .lut_mask = 16'hAACC;
defparam \cpu|PC[20]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N27
cycloneii_lcell_ff \cpu|PC[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[20]~14_combout ),
	.sdata(\cpu|aluPlus[20]~40_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [20]));

// Location: LCCOMB_X21_Y20_N18
cycloneii_lcell_comb \cpu|PCplus4[22]~40 (
// Equation(s):
// \cpu|PCplus4[22]~40_combout  = (\cpu|PC [22] & (\cpu|PCplus4[21]~39  $ (GND))) # (!\cpu|PC [22] & (!\cpu|PCplus4[21]~39  & VCC))
// \cpu|PCplus4[22]~41  = CARRY((\cpu|PC [22] & !\cpu|PCplus4[21]~39 ))

	.dataa(vcc),
	.datab(\cpu|PC [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[21]~39 ),
	.combout(\cpu|PCplus4[22]~40_combout ),
	.cout(\cpu|PCplus4[22]~41 ));
// synopsys translate_off
defparam \cpu|PCplus4[22]~40 .lut_mask = 16'hC30C;
defparam \cpu|PCplus4[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N0
cycloneii_lcell_comb \cpu|writeBackData[22]~184 (
// Equation(s):
// \cpu|writeBackData[22]~184_combout  = (\cpu|writeBackData[22]~183_combout ) # ((\cpu|writeBackData[22]~181_combout ) # ((\cpu|PCplus4[22]~40_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|writeBackData[22]~183_combout ),
	.datab(\cpu|writeBackData[22]~181_combout ),
	.datac(\cpu|PCplus4[22]~40_combout ),
	.datad(\cpu|writeBackData~21_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[22]~184_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[22]~184 .lut_mask = 16'hFEEE;
defparam \cpu|writeBackData[22]~184 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N12
cycloneii_lcell_comb \cpu|writeBackData[22]~185 (
// Equation(s):
// \cpu|writeBackData[22]~185_combout  = (\cpu|aluIn2[22]~11_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [22])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[22]~11_combout  & (((\cpu|rs1 [22] & !\cpu|ShiftLeft0~3_combout ))))

	.dataa(\cpu|ShiftLeft0~2_combout ),
	.datab(\cpu|aluIn2[22]~11_combout ),
	.datac(\cpu|rs1 [22]),
	.datad(\cpu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[22]~185_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[22]~185 .lut_mask = 16'h80FC;
defparam \cpu|writeBackData[22]~185 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N14
cycloneii_lcell_comb \cpu|writeBackData[22]~189 (
// Equation(s):
// \cpu|writeBackData[22]~189_combout  = (\cpu|writeBackData[22]~184_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[22]~188_combout ) # (\cpu|writeBackData[22]~185_combout ))))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|writeBackData[22]~188_combout ),
	.datac(\cpu|writeBackData[22]~184_combout ),
	.datad(\cpu|writeBackData[22]~185_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[22]~189_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[22]~189 .lut_mask = 16'hFAF8;
defparam \cpu|writeBackData[22]~189 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N9
cycloneii_lcell_ff \cpu|registerFile[31][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][22]~regout ));

// Location: LCCOMB_X35_Y18_N8
cycloneii_lcell_comb \cpu|Mux9~8 (
// Equation(s):
// \cpu|Mux9~8_combout  = (\cpu|Mux9~7_combout  & (((\cpu|registerFile[31][22]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux9~7_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|registerFile[27][22]~regout ))))

	.dataa(\cpu|Mux9~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[31][22]~regout ),
	.datad(\cpu|registerFile[27][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~8 .lut_mask = 16'hE6A2;
defparam \cpu|Mux9~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N31
cycloneii_lcell_ff \cpu|registerFile[29][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][22]~regout ));

// Location: LCFF_X32_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[25][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][22]~regout ));

// Location: LCFF_X31_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[21][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][22]~regout ));

// Location: LCFF_X31_Y17_N3
cycloneii_lcell_ff \cpu|registerFile[17][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][22]~regout ));

// Location: LCCOMB_X31_Y17_N8
cycloneii_lcell_comb \cpu|Mux9~0 (
// Equation(s):
// \cpu|Mux9~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[21][22]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[17][22]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][22]~regout ),
	.datad(\cpu|registerFile[17][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y17_N20
cycloneii_lcell_comb \cpu|Mux9~1 (
// Equation(s):
// \cpu|Mux9~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux9~0_combout  & (\cpu|registerFile[29][22]~regout )) # (!\cpu|Mux9~0_combout  & ((\cpu|registerFile[25][22]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux9~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[29][22]~regout ),
	.datac(\cpu|registerFile[25][22]~regout ),
	.datad(\cpu|Mux9~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N31
cycloneii_lcell_ff \cpu|registerFile[22][22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[22]~189_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][22]~regout ));

// Location: LCCOMB_X29_Y21_N18
cycloneii_lcell_comb \cpu|Mux9~3 (
// Equation(s):
// \cpu|Mux9~3_combout  = (\cpu|Mux9~2_combout  & (((\cpu|registerFile[30][22]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux9~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|registerFile[22][22]~regout ))))

	.dataa(\cpu|Mux9~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[30][22]~regout ),
	.datad(\cpu|registerFile[22][22]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux9~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux9~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N0
cycloneii_lcell_comb \cpu|Mux9~6 (
// Equation(s):
// \cpu|Mux9~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & ((\cpu|Mux9~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux9~5_combout ))))

	.dataa(\cpu|Mux9~5_combout ),
	.datab(\cpu|Mux9~3_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux9~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~6 .lut_mask = 16'hFC0A;
defparam \cpu|Mux9~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N26
cycloneii_lcell_comb \cpu|Mux9~9 (
// Equation(s):
// \cpu|Mux9~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux9~6_combout  & (\cpu|Mux9~8_combout )) # (!\cpu|Mux9~6_combout  & ((\cpu|Mux9~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux9~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux9~8_combout ),
	.datac(\cpu|Mux9~1_combout ),
	.datad(\cpu|Mux9~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~9 .lut_mask = 16'hDDA0;
defparam \cpu|Mux9~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N30
cycloneii_lcell_comb \cpu|Mux9~20 (
// Equation(s):
// \cpu|Mux9~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux9~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux9~19_combout ))

	.dataa(\cpu|Mux9~19_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux9~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux9~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux9~20 .lut_mask = 16'hFA0A;
defparam \cpu|Mux9~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N31
cycloneii_lcell_ff \cpu|rs1[22] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux9~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [22]));

// Location: LCCOMB_X28_Y20_N22
cycloneii_lcell_comb \cpu|writeBackData[21]~194 (
// Equation(s):
// \cpu|writeBackData[21]~194_combout  = (\cpu|rs1 [21] & (((\cpu|aluIn2[21]~12_combout  & \cpu|ShiftLeft0~2_combout )) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|rs1 [21] & (\cpu|aluIn2[21]~12_combout  & (!\cpu|ShiftLeft0~3_combout )))

	.dataa(\cpu|rs1 [21]),
	.datab(\cpu|aluIn2[21]~12_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[21]~194_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[21]~194 .lut_mask = 16'h8E0E;
defparam \cpu|writeBackData[21]~194 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N4
cycloneii_lcell_comb \cpu|writeBackData[21]~197 (
// Equation(s):
// \cpu|writeBackData[21]~197_combout  = (\cpu|writeBackData[21]~196_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[21]~12_combout  $ (\cpu|rs1 [21]))))

	.dataa(\cpu|writeBackData[21]~196_combout ),
	.datab(\cpu|aluIn2[21]~12_combout ),
	.datac(\cpu|rs1 [21]),
	.datad(\cpu|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[21]~197_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[21]~197 .lut_mask = 16'hAABE;
defparam \cpu|writeBackData[21]~197 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N20
cycloneii_lcell_comb \cpu|writeBackData[21]~198 (
// Equation(s):
// \cpu|writeBackData[21]~198_combout  = (\cpu|writeBackData[21]~193_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[21]~194_combout ) # (\cpu|writeBackData[21]~197_combout ))))

	.dataa(\cpu|writeBackData[21]~193_combout ),
	.datab(\cpu|writeBackData[21]~194_combout ),
	.datac(\cpu|writeBackData[21]~197_combout ),
	.datad(\cpu|writeBackData~10_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[21]~198_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[21]~198 .lut_mask = 16'hFEAA;
defparam \cpu|writeBackData[21]~198 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N1
cycloneii_lcell_ff \cpu|registerFile[21][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][21]~regout ));

// Location: LCFF_X32_Y24_N27
cycloneii_lcell_ff \cpu|registerFile[29][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][21]~regout ));

// Location: LCFF_X33_Y24_N25
cycloneii_lcell_ff \cpu|registerFile[25][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][21]~regout ));

// Location: LCFF_X33_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[17][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][21]~regout ));

// Location: LCCOMB_X33_Y24_N24
cycloneii_lcell_comb \cpu|Mux10~0 (
// Equation(s):
// \cpu|Mux10~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|registerFile[25][21]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[17][21]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[25][21]~regout ),
	.datad(\cpu|registerFile[17][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N26
cycloneii_lcell_comb \cpu|Mux10~1 (
// Equation(s):
// \cpu|Mux10~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux10~0_combout  & ((\cpu|registerFile[29][21]~regout ))) # (!\cpu|Mux10~0_combout  & (\cpu|registerFile[21][21]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux10~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[21][21]~regout ),
	.datac(\cpu|registerFile[29][21]~regout ),
	.datad(\cpu|Mux10~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~1 .lut_mask = 16'hF588;
defparam \cpu|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N31
cycloneii_lcell_ff \cpu|registerFile[30][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][21]~regout ));

// Location: LCFF_X28_Y20_N21
cycloneii_lcell_ff \cpu|registerFile[26][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[21]~198_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][21]~regout ));

// Location: LCCOMB_X36_Y22_N30
cycloneii_lcell_comb \cpu|Mux10~3 (
// Equation(s):
// \cpu|Mux10~3_combout  = (\cpu|Mux10~2_combout  & (((\cpu|registerFile[30][21]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux10~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\cpu|registerFile[26][21]~regout ))))

	.dataa(\cpu|Mux10~2_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[30][21]~regout ),
	.datad(\cpu|registerFile[26][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~3 .lut_mask = 16'hE6A2;
defparam \cpu|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N23
cycloneii_lcell_ff \cpu|registerFile[24][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][21]~regout ));

// Location: LCFF_X38_Y20_N11
cycloneii_lcell_ff \cpu|registerFile[28][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][21]~regout ));

// Location: LCCOMB_X38_Y20_N10
cycloneii_lcell_comb \cpu|Mux10~5 (
// Equation(s):
// \cpu|Mux10~5_combout  = (\cpu|Mux10~4_combout  & (((\cpu|registerFile[28][21]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux10~4_combout  & (\cpu|registerFile[24][21]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|Mux10~4_combout ),
	.datab(\cpu|registerFile[24][21]~regout ),
	.datac(\cpu|registerFile[28][21]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~5 .lut_mask = 16'hE4AA;
defparam \cpu|Mux10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N4
cycloneii_lcell_comb \cpu|Mux10~6 (
// Equation(s):
// \cpu|Mux10~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & (\cpu|Mux10~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux10~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|Mux10~3_combout ),
	.datad(\cpu|Mux10~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~6 .lut_mask = 16'hD9C8;
defparam \cpu|Mux10~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y24_N22
cycloneii_lcell_comb \cpu|Mux10~9 (
// Equation(s):
// \cpu|Mux10~9_combout  = (\cpu|Mux10~6_combout  & ((\cpu|Mux10~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux10~6_combout  & (((\cpu|Mux10~1_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux10~8_combout ),
	.datab(\cpu|Mux10~1_combout ),
	.datac(\cpu|Mux10~6_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux10~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~9 .lut_mask = 16'hACF0;
defparam \cpu|Mux10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y20_N13
cycloneii_lcell_ff \cpu|registerFile[1][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][21]~regout ));

// Location: LCFF_X35_Y20_N19
cycloneii_lcell_ff \cpu|registerFile[3][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][21]~regout ));

// Location: LCCOMB_X35_Y20_N12
cycloneii_lcell_comb \cpu|Mux10~14 (
// Equation(s):
// \cpu|Mux10~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][21]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][21]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[1][21]~regout ),
	.datad(\cpu|registerFile[3][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux10~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~14 .lut_mask = 16'hA820;
defparam \cpu|Mux10~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N30
cycloneii_lcell_comb \cpu|Mux10~15 (
// Equation(s):
// \cpu|Mux10~15_combout  = (\cpu|Mux10~14_combout ) # ((\cpu|registerFile[2][21]~regout  & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|registerFile[2][21]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux10~14_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux10~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~15 .lut_mask = 16'hF2F0;
defparam \cpu|Mux10~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N16
cycloneii_lcell_comb \cpu|Mux10~16 (
// Equation(s):
// \cpu|Mux10~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux10~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux10~15_combout )))))

	.dataa(\cpu|Mux10~13_combout ),
	.datab(\cpu|Mux10~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux10~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~16 .lut_mask = 16'hFA0C;
defparam \cpu|Mux10~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N17
cycloneii_lcell_ff \cpu|registerFile[15][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][21]~regout ));

// Location: LCFF_X35_Y23_N23
cycloneii_lcell_ff \cpu|registerFile[14][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][21]~regout ));

// Location: LCCOMB_X35_Y23_N16
cycloneii_lcell_comb \cpu|Mux10~18 (
// Equation(s):
// \cpu|Mux10~18_combout  = (\cpu|Mux10~17_combout  & (((\cpu|registerFile[15][21]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux10~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][21]~regout ))))

	.dataa(\cpu|Mux10~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][21]~regout ),
	.datad(\cpu|registerFile[14][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux10~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux10~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N15
cycloneii_lcell_ff \cpu|registerFile[7][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][21]~regout ));

// Location: LCFF_X37_Y24_N29
cycloneii_lcell_ff \cpu|registerFile[6][21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[21]~198_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][21]~regout ));

// Location: LCCOMB_X37_Y24_N14
cycloneii_lcell_comb \cpu|Mux10~11 (
// Equation(s):
// \cpu|Mux10~11_combout  = (\cpu|Mux10~10_combout  & (((\cpu|registerFile[7][21]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux10~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[6][21]~regout ))))

	.dataa(\cpu|Mux10~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[7][21]~regout ),
	.datad(\cpu|registerFile[6][21]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux10~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux10~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N10
cycloneii_lcell_comb \cpu|Mux10~19 (
// Equation(s):
// \cpu|Mux10~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux10~16_combout  & (\cpu|Mux10~18_combout )) # (!\cpu|Mux10~16_combout  & ((\cpu|Mux10~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|Mux10~16_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux10~16_combout ),
	.datac(\cpu|Mux10~18_combout ),
	.datad(\cpu|Mux10~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~19 .lut_mask = 16'hE6C4;
defparam \cpu|Mux10~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N16
cycloneii_lcell_comb \cpu|Mux10~20 (
// Equation(s):
// \cpu|Mux10~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux10~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux10~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux10~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux10~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux10~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux10~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux10~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N17
cycloneii_lcell_ff \cpu|rs1[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux10~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [21]));

// Location: LCCOMB_X27_Y21_N22
cycloneii_lcell_comb \cpu|Add2~38 (
// Equation(s):
// \cpu|Add2~38_combout  = (\cpu|rs1 [19] & ((\cpu|aluIn2[19]~14_combout  & (!\cpu|Add2~37 )) # (!\cpu|aluIn2[19]~14_combout  & (\cpu|Add2~37  & VCC)))) # (!\cpu|rs1 [19] & ((\cpu|aluIn2[19]~14_combout  & ((\cpu|Add2~37 ) # (GND))) # 
// (!\cpu|aluIn2[19]~14_combout  & (!\cpu|Add2~37 ))))
// \cpu|Add2~39  = CARRY((\cpu|rs1 [19] & (\cpu|aluIn2[19]~14_combout  & !\cpu|Add2~37 )) # (!\cpu|rs1 [19] & ((\cpu|aluIn2[19]~14_combout ) # (!\cpu|Add2~37 ))))

	.dataa(\cpu|rs1 [19]),
	.datab(\cpu|aluIn2[19]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~37 ),
	.combout(\cpu|Add2~38_combout ),
	.cout(\cpu|Add2~39 ));
// synopsys translate_off
defparam \cpu|Add2~38 .lut_mask = 16'h694D;
defparam \cpu|Add2~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N24
cycloneii_lcell_comb \cpu|Add2~40 (
// Equation(s):
// \cpu|Add2~40_combout  = ((\cpu|rs1 [20] $ (\cpu|aluIn2[20]~13_combout  $ (\cpu|Add2~39 )))) # (GND)
// \cpu|Add2~41  = CARRY((\cpu|rs1 [20] & ((!\cpu|Add2~39 ) # (!\cpu|aluIn2[20]~13_combout ))) # (!\cpu|rs1 [20] & (!\cpu|aluIn2[20]~13_combout  & !\cpu|Add2~39 )))

	.dataa(\cpu|rs1 [20]),
	.datab(\cpu|aluIn2[20]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~39 ),
	.combout(\cpu|Add2~40_combout ),
	.cout(\cpu|Add2~41 ));
// synopsys translate_off
defparam \cpu|Add2~40 .lut_mask = 16'h962B;
defparam \cpu|Add2~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N0
cycloneii_lcell_comb \cpu|Add2~48 (
// Equation(s):
// \cpu|Add2~48_combout  = ((\cpu|rs1 [24] $ (\cpu|aluIn2[24]~9_combout  $ (\cpu|Add2~47 )))) # (GND)
// \cpu|Add2~49  = CARRY((\cpu|rs1 [24] & ((!\cpu|Add2~47 ) # (!\cpu|aluIn2[24]~9_combout ))) # (!\cpu|rs1 [24] & (!\cpu|aluIn2[24]~9_combout  & !\cpu|Add2~47 )))

	.dataa(\cpu|rs1 [24]),
	.datab(\cpu|aluIn2[24]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~47 ),
	.combout(\cpu|Add2~48_combout ),
	.cout(\cpu|Add2~49 ));
// synopsys translate_off
defparam \cpu|Add2~48 .lut_mask = 16'h962B;
defparam \cpu|Add2~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N2
cycloneii_lcell_comb \cpu|Add2~50 (
// Equation(s):
// \cpu|Add2~50_combout  = (\cpu|aluIn2[25]~8_combout  & ((\cpu|rs1 [25] & (!\cpu|Add2~49 )) # (!\cpu|rs1 [25] & ((\cpu|Add2~49 ) # (GND))))) # (!\cpu|aluIn2[25]~8_combout  & ((\cpu|rs1 [25] & (\cpu|Add2~49  & VCC)) # (!\cpu|rs1 [25] & (!\cpu|Add2~49 ))))
// \cpu|Add2~51  = CARRY((\cpu|aluIn2[25]~8_combout  & ((!\cpu|Add2~49 ) # (!\cpu|rs1 [25]))) # (!\cpu|aluIn2[25]~8_combout  & (!\cpu|rs1 [25] & !\cpu|Add2~49 )))

	.dataa(\cpu|aluIn2[25]~8_combout ),
	.datab(\cpu|rs1 [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~49 ),
	.combout(\cpu|Add2~50_combout ),
	.cout(\cpu|Add2~51 ));
// synopsys translate_off
defparam \cpu|Add2~50 .lut_mask = 16'h692B;
defparam \cpu|Add2~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N2
cycloneii_lcell_comb \cpu|writeBackData[25]~160 (
// Equation(s):
// \cpu|writeBackData[25]~160_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~50_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[25]~50_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[25]~50_combout ))

	.dataa(\cpu|aluPlus[25]~50_combout ),
	.datab(\cpu|Add2~50_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[25]~160_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[25]~160 .lut_mask = 16'hCAAA;
defparam \cpu|writeBackData[25]~160 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N12
cycloneii_lcell_comb \cpu|writeBackData[25]~161 (
// Equation(s):
// \cpu|writeBackData[25]~161_combout  = (\cpu|aluReg [25] & ((\cpu|Equal12~0_combout ) # ((\cpu|writeBackData[25]~160_combout  & !\cpu|ShiftLeft0~1_combout )))) # (!\cpu|aluReg [25] & (\cpu|writeBackData[25]~160_combout  & (!\cpu|ShiftLeft0~1_combout )))

	.dataa(\cpu|aluReg [25]),
	.datab(\cpu|writeBackData[25]~160_combout ),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[25]~161_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[25]~161 .lut_mask = 16'hAE0C;
defparam \cpu|writeBackData[25]~161 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N30
cycloneii_lcell_comb \cpu|writeBackData[25]~162 (
// Equation(s):
// \cpu|writeBackData[25]~162_combout  = (\cpu|writeBackData[25]~161_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|rs1 [25] $ (\cpu|aluIn2[25]~8_combout ))))

	.dataa(\cpu|rs1 [25]),
	.datab(\cpu|aluIn2[25]~8_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|writeBackData[25]~161_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[25]~162_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[25]~162 .lut_mask = 16'hFF06;
defparam \cpu|writeBackData[25]~162 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N10
cycloneii_lcell_comb \cpu|writeBackData[25]~157 (
// Equation(s):
// \cpu|writeBackData[25]~157_combout  = (\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [25])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|instr [13]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|writeBackData[25]~157_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[25]~157 .lut_mask = 16'hF000;
defparam \cpu|writeBackData[25]~157 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N24
cycloneii_lcell_comb \cpu|writeBackData[25]~158 (
// Equation(s):
// \cpu|writeBackData[25]~158_combout  = (\cpu|writeBackData[25]~156_combout ) # ((\cpu|Equal0~1_combout  & ((\cpu|writeBackData[25]~157_combout ) # (\cpu|writeBackData~306_combout ))))

	.dataa(\cpu|writeBackData[25]~156_combout ),
	.datab(\cpu|writeBackData[25]~157_combout ),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\cpu|writeBackData~306_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[25]~158_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[25]~158 .lut_mask = 16'hFAEA;
defparam \cpu|writeBackData[25]~158 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N22
cycloneii_lcell_comb \cpu|writeBackData[25]~163 (
// Equation(s):
// \cpu|writeBackData[25]~163_combout  = (\cpu|writeBackData[25]~158_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[25]~159_combout ) # (\cpu|writeBackData[25]~162_combout ))))

	.dataa(\cpu|writeBackData[25]~159_combout ),
	.datab(\cpu|writeBackData[25]~162_combout ),
	.datac(\cpu|writeBackData~10_combout ),
	.datad(\cpu|writeBackData[25]~158_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[25]~163_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[25]~163 .lut_mask = 16'hFFE0;
defparam \cpu|writeBackData[25]~163 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N19
cycloneii_lcell_ff \cpu|registerFile[15][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][25]~regout ));

// Location: LCFF_X35_Y25_N9
cycloneii_lcell_ff \cpu|registerFile[12][25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[25]~163_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][25]~regout ));

// Location: LCCOMB_X35_Y25_N8
cycloneii_lcell_comb \cpu|Mux6~17 (
// Equation(s):
// \cpu|Mux6~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[13][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[12][25]~regout )))))

	.dataa(\cpu|registerFile[13][25]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][25]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux6~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~17 .lut_mask = 16'hEE30;
defparam \cpu|Mux6~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N18
cycloneii_lcell_comb \cpu|Mux6~18 (
// Equation(s):
// \cpu|Mux6~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux6~17_combout  & ((\cpu|registerFile[15][25]~regout ))) # (!\cpu|Mux6~17_combout  & (\cpu|registerFile[14][25]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux6~17_combout ))))

	.dataa(\cpu|registerFile[14][25]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][25]~regout ),
	.datad(\cpu|Mux6~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~18 .lut_mask = 16'hF388;
defparam \cpu|Mux6~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N10
cycloneii_lcell_comb \cpu|Mux6~11 (
// Equation(s):
// \cpu|Mux6~11_combout  = (\cpu|Mux6~10_combout  & (((\cpu|registerFile[7][25]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux6~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[6][25]~regout ))))

	.dataa(\cpu|Mux6~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[7][25]~regout ),
	.datad(\cpu|registerFile[6][25]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux6~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux6~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N2
cycloneii_lcell_comb \cpu|Mux6~19 (
// Equation(s):
// \cpu|Mux6~19_combout  = (\cpu|Mux6~16_combout  & (((\cpu|Mux6~18_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux6~16_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux6~11_combout ))))

	.dataa(\cpu|Mux6~16_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux6~18_combout ),
	.datad(\cpu|Mux6~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux6~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~19 .lut_mask = 16'hE6A2;
defparam \cpu|Mux6~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N18
cycloneii_lcell_comb \cpu|Mux6~20 (
// Equation(s):
// \cpu|Mux6~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux6~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux6~19_combout )))

	.dataa(\cpu|Mux6~9_combout ),
	.datab(\cpu|Mux6~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Mux6~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux6~20 .lut_mask = 16'hACAC;
defparam \cpu|Mux6~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N19
cycloneii_lcell_ff \cpu|rs1[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux6~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [25]));

// Location: LCCOMB_X22_Y24_N24
cycloneii_lcell_comb \cpu|aluReg[23]~39 (
// Equation(s):
// \cpu|aluReg[23]~39_combout  = (\cpu|WideOr0~0_combout ) # ((\cpu|aluShamt [4]) # (\cpu|aluReg~38_combout ))

	.dataa(\cpu|WideOr0~0_combout ),
	.datab(\cpu|aluShamt [4]),
	.datac(\cpu|aluReg~38_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluReg[23]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[23]~39 .lut_mask = 16'hFEFE;
defparam \cpu|aluReg[23]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N9
cycloneii_lcell_ff \cpu|aluReg[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[25]~17_combout ),
	.sdata(\cpu|rs1 [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [25]));

// Location: LCCOMB_X25_Y22_N18
cycloneii_lcell_comb \cpu|aluReg[24]~15 (
// Equation(s):
// \cpu|aluReg[24]~15_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [23])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [25])))

	.dataa(\cpu|aluReg [23]),
	.datab(\cpu|aluReg [25]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[24]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[24]~15 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[24]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N27
cycloneii_lcell_ff \cpu|registerFile[31][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][24]~regout ));

// Location: LCFF_X40_Y18_N17
cycloneii_lcell_ff \cpu|registerFile[27][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][24]~regout ));

// Location: LCFF_X41_Y18_N5
cycloneii_lcell_ff \cpu|registerFile[23][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][24]~regout ));

// Location: LCFF_X41_Y18_N7
cycloneii_lcell_ff \cpu|registerFile[19][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][24]~regout ));

// Location: LCCOMB_X41_Y18_N4
cycloneii_lcell_comb \cpu|Mux7~7 (
// Equation(s):
// \cpu|Mux7~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[23][24]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[19][24]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][24]~regout ),
	.datad(\cpu|registerFile[19][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux7~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux7~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N16
cycloneii_lcell_comb \cpu|Mux7~8 (
// Equation(s):
// \cpu|Mux7~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux7~7_combout  & (\cpu|registerFile[31][24]~regout )) # (!\cpu|Mux7~7_combout  & ((\cpu|registerFile[27][24]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux7~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[31][24]~regout ),
	.datac(\cpu|registerFile[27][24]~regout ),
	.datad(\cpu|Mux7~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~8 .lut_mask = 16'hDDA0;
defparam \cpu|Mux7~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N21
cycloneii_lcell_ff \cpu|registerFile[28][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][24]~regout ));

// Location: LCFF_X41_Y21_N25
cycloneii_lcell_ff \cpu|registerFile[20][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][24]~regout ));

// Location: LCFF_X40_Y21_N13
cycloneii_lcell_ff \cpu|registerFile[24][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][24]~regout ));

// Location: LCCOMB_X40_Y21_N12
cycloneii_lcell_comb \cpu|Mux7~4 (
// Equation(s):
// \cpu|Mux7~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[24][24]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[16][24]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[16][24]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[24][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux7~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~4 .lut_mask = 16'hCCE2;
defparam \cpu|Mux7~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N24
cycloneii_lcell_comb \cpu|Mux7~5 (
// Equation(s):
// \cpu|Mux7~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux7~4_combout  & (\cpu|registerFile[28][24]~regout )) # (!\cpu|Mux7~4_combout  & ((\cpu|registerFile[20][24]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux7~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[28][24]~regout ),
	.datac(\cpu|registerFile[20][24]~regout ),
	.datad(\cpu|Mux7~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux7~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N28
cycloneii_lcell_comb \cpu|Mux7~6 (
// Equation(s):
// \cpu|Mux7~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & (\cpu|Mux7~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux7~5_combout )))))

	.dataa(\cpu|Mux7~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux7~5_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux7~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~6 .lut_mask = 16'hEE30;
defparam \cpu|Mux7~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N30
cycloneii_lcell_comb \cpu|Mux7~9 (
// Equation(s):
// \cpu|Mux7~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux7~6_combout  & ((\cpu|Mux7~8_combout ))) # (!\cpu|Mux7~6_combout  & (\cpu|Mux7~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux7~6_combout ))))

	.dataa(\cpu|Mux7~1_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux7~8_combout ),
	.datad(\cpu|Mux7~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~9 .lut_mask = 16'hF388;
defparam \cpu|Mux7~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N13
cycloneii_lcell_ff \cpu|registerFile[15][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][24]~regout ));

// Location: LCFF_X33_Y21_N27
cycloneii_lcell_ff \cpu|registerFile[14][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][24]~regout ));

// Location: LCCOMB_X33_Y21_N12
cycloneii_lcell_comb \cpu|Mux7~18 (
// Equation(s):
// \cpu|Mux7~18_combout  = (\cpu|Mux7~17_combout  & (((\cpu|registerFile[15][24]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux7~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][24]~regout ))))

	.dataa(\cpu|Mux7~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][24]~regout ),
	.datad(\cpu|registerFile[14][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux7~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux7~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N9
cycloneii_lcell_ff \cpu|registerFile[6][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][24]~regout ));

// Location: LCFF_X33_Y19_N3
cycloneii_lcell_ff \cpu|registerFile[5][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][24]~regout ));

// Location: LCFF_X33_Y19_N21
cycloneii_lcell_ff \cpu|registerFile[4][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][24]~regout ));

// Location: LCCOMB_X33_Y19_N20
cycloneii_lcell_comb \cpu|Mux7~12 (
// Equation(s):
// \cpu|Mux7~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[5][24]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][24]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[5][24]~regout ),
	.datac(\cpu|registerFile[4][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux7~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux7~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N8
cycloneii_lcell_comb \cpu|Mux7~13 (
// Equation(s):
// \cpu|Mux7~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux7~12_combout  & (\cpu|registerFile[7][24]~regout )) # (!\cpu|Mux7~12_combout  & ((\cpu|registerFile[6][24]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux7~12_combout ))))

	.dataa(\cpu|registerFile[7][24]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[6][24]~regout ),
	.datad(\cpu|Mux7~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux7~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y24_N25
cycloneii_lcell_ff \cpu|registerFile[2][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][24]~regout ));

// Location: LCCOMB_X35_Y24_N24
cycloneii_lcell_comb \cpu|Mux7~15 (
// Equation(s):
// \cpu|Mux7~15_combout  = (\cpu|Mux7~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][24]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|Mux7~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[2][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux7~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~15 .lut_mask = 16'hBAAA;
defparam \cpu|Mux7~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N20
cycloneii_lcell_comb \cpu|Mux7~16 (
// Equation(s):
// \cpu|Mux7~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|Mux7~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux7~15_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux7~13_combout ),
	.datad(\cpu|Mux7~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~16 .lut_mask = 16'hD9C8;
defparam \cpu|Mux7~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N21
cycloneii_lcell_ff \cpu|registerFile[10][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][24]~regout ));

// Location: LCFF_X40_Y24_N31
cycloneii_lcell_ff \cpu|registerFile[8][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][24]~regout ));

// Location: LCCOMB_X40_Y24_N20
cycloneii_lcell_comb \cpu|Mux7~10 (
// Equation(s):
// \cpu|Mux7~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][24]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][24]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][24]~regout ),
	.datad(\cpu|registerFile[8][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux7~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux7~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N30
cycloneii_lcell_comb \cpu|Mux7~11 (
// Equation(s):
// \cpu|Mux7~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux7~10_combout  & ((\cpu|registerFile[11][24]~regout ))) # (!\cpu|Mux7~10_combout  & (\cpu|registerFile[9][24]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux7~10_combout ))))

	.dataa(\cpu|registerFile[9][24]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][24]~regout ),
	.datad(\cpu|Mux7~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~11 .lut_mask = 16'hF388;
defparam \cpu|Mux7~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y24_N6
cycloneii_lcell_comb \cpu|Mux7~19 (
// Equation(s):
// \cpu|Mux7~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux7~16_combout  & (\cpu|Mux7~18_combout )) # (!\cpu|Mux7~16_combout  & ((\cpu|Mux7~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|Mux7~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux7~18_combout ),
	.datac(\cpu|Mux7~16_combout ),
	.datad(\cpu|Mux7~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~19 .lut_mask = 16'hDAD0;
defparam \cpu|Mux7~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N28
cycloneii_lcell_comb \cpu|Mux7~20 (
// Equation(s):
// \cpu|Mux7~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux7~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux7~19_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datab(vcc),
	.datac(\cpu|Mux7~9_combout ),
	.datad(\cpu|Mux7~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux7~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux7~20 .lut_mask = 16'hF5A0;
defparam \cpu|Mux7~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N29
cycloneii_lcell_ff \cpu|rs1[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux7~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [24]));

// Location: LCFF_X25_Y22_N19
cycloneii_lcell_ff \cpu|aluReg[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[24]~15_combout ),
	.sdata(\cpu|rs1 [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [24]));

// Location: LCCOMB_X30_Y21_N28
cycloneii_lcell_comb \cpu|aluIn2[23]~10 (
// Equation(s):
// \cpu|aluIn2[23]~10_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [23]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [31]))

	.dataa(vcc),
	.datab(\cpu|instr [31]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [23]),
	.cin(gnd),
	.combout(\cpu|aluIn2[23]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[23]~10 .lut_mask = 16'hFC0C;
defparam \cpu|aluIn2[23]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N14
cycloneii_lcell_comb \cpu|aluPlus[23]~46 (
// Equation(s):
// \cpu|aluPlus[23]~46_combout  = (\cpu|rs1 [23] & ((\cpu|aluIn2[23]~10_combout  & (\cpu|aluPlus[22]~45  & VCC)) # (!\cpu|aluIn2[23]~10_combout  & (!\cpu|aluPlus[22]~45 )))) # (!\cpu|rs1 [23] & ((\cpu|aluIn2[23]~10_combout  & (!\cpu|aluPlus[22]~45 )) # 
// (!\cpu|aluIn2[23]~10_combout  & ((\cpu|aluPlus[22]~45 ) # (GND)))))
// \cpu|aluPlus[23]~47  = CARRY((\cpu|rs1 [23] & (!\cpu|aluIn2[23]~10_combout  & !\cpu|aluPlus[22]~45 )) # (!\cpu|rs1 [23] & ((!\cpu|aluPlus[22]~45 ) # (!\cpu|aluIn2[23]~10_combout ))))

	.dataa(\cpu|rs1 [23]),
	.datab(\cpu|aluIn2[23]~10_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[22]~45 ),
	.combout(\cpu|aluPlus[23]~46_combout ),
	.cout(\cpu|aluPlus[23]~47 ));
// synopsys translate_off
defparam \cpu|aluPlus[23]~46 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[23]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y20_N16
cycloneii_lcell_comb \cpu|aluPlus[24]~48 (
// Equation(s):
// \cpu|aluPlus[24]~48_combout  = ((\cpu|rs1 [24] $ (\cpu|aluIn2[24]~9_combout  $ (!\cpu|aluPlus[23]~47 )))) # (GND)
// \cpu|aluPlus[24]~49  = CARRY((\cpu|rs1 [24] & ((\cpu|aluIn2[24]~9_combout ) # (!\cpu|aluPlus[23]~47 ))) # (!\cpu|rs1 [24] & (\cpu|aluIn2[24]~9_combout  & !\cpu|aluPlus[23]~47 )))

	.dataa(\cpu|rs1 [24]),
	.datab(\cpu|aluIn2[24]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[23]~47 ),
	.combout(\cpu|aluPlus[24]~48_combout ),
	.cout(\cpu|aluPlus[24]~49 ));
// synopsys translate_off
defparam \cpu|aluPlus[24]~48 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[24]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N6
cycloneii_lcell_comb \cpu|writeBackData[24]~168 (
// Equation(s):
// \cpu|writeBackData[24]~168_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~48_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[24]~48_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[24]~48_combout ))))

	.dataa(\cpu|Add2~48_combout ),
	.datab(\cpu|instr [5]),
	.datac(\cpu|instr [30]),
	.datad(\cpu|aluPlus[24]~48_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[24]~168_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[24]~168 .lut_mask = 16'hBF80;
defparam \cpu|writeBackData[24]~168 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N30
cycloneii_lcell_comb \cpu|writeBackData[24]~169 (
// Equation(s):
// \cpu|writeBackData[24]~169_combout  = (\cpu|Equal12~0_combout  & ((\cpu|aluReg [24]) # ((\cpu|writeBackData[24]~168_combout  & !\cpu|ShiftLeft0~1_combout )))) # (!\cpu|Equal12~0_combout  & (((\cpu|writeBackData[24]~168_combout  & 
// !\cpu|ShiftLeft0~1_combout ))))

	.dataa(\cpu|Equal12~0_combout ),
	.datab(\cpu|aluReg [24]),
	.datac(\cpu|writeBackData[24]~168_combout ),
	.datad(\cpu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[24]~169_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[24]~169 .lut_mask = 16'h88F8;
defparam \cpu|writeBackData[24]~169 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N8
cycloneii_lcell_comb \cpu|writeBackData[24]~170 (
// Equation(s):
// \cpu|writeBackData[24]~170_combout  = (\cpu|writeBackData[24]~169_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[24]~9_combout  $ (\cpu|rs1 [24]))))

	.dataa(\cpu|aluIn2[24]~9_combout ),
	.datab(\cpu|writeBackData[24]~169_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|rs1 [24]),
	.cin(gnd),
	.combout(\cpu|writeBackData[24]~170_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[24]~170 .lut_mask = 16'hCDCE;
defparam \cpu|writeBackData[24]~170 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y20_N24
cycloneii_lcell_comb \cpu|writeBackData[24]~171 (
// Equation(s):
// \cpu|writeBackData[24]~171_combout  = (\cpu|writeBackData[24]~166_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[24]~167_combout ) # (\cpu|writeBackData[24]~170_combout ))))

	.dataa(\cpu|writeBackData[24]~167_combout ),
	.datab(\cpu|writeBackData[24]~166_combout ),
	.datac(\cpu|writeBackData[24]~170_combout ),
	.datad(\cpu|writeBackData~10_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[24]~171_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[24]~171 .lut_mask = 16'hFECC;
defparam \cpu|writeBackData[24]~171 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N31
cycloneii_lcell_ff \cpu|registerFile[11][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][24]~regout ));

// Location: LCFF_X40_Y22_N21
cycloneii_lcell_ff \cpu|registerFile[9][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][24]~regout ));

// Location: LCCOMB_X40_Y24_N30
cycloneii_lcell_comb \cpu|Mux39~12 (
// Equation(s):
// \cpu|Mux39~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[10][24]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[8][24]~regout )))))

	.dataa(\cpu|registerFile[10][24]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[8][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux39~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux39~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N20
cycloneii_lcell_comb \cpu|Mux39~13 (
// Equation(s):
// \cpu|Mux39~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux39~12_combout  & (\cpu|registerFile[11][24]~regout )) # (!\cpu|Mux39~12_combout  & ((\cpu|registerFile[9][24]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux39~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[11][24]~regout ),
	.datac(\cpu|registerFile[9][24]~regout ),
	.datad(\cpu|Mux39~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux39~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N30
cycloneii_lcell_comb \cpu|Mux39~15 (
// Equation(s):
// \cpu|Mux39~15_combout  = (\cpu|Mux39~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][24]~regout )))

	.dataa(\cpu|Mux39~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|registerFile[2][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux39~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~15 .lut_mask = 16'hBAAA;
defparam \cpu|Mux39~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N0
cycloneii_lcell_comb \cpu|Mux39~16 (
// Equation(s):
// \cpu|Mux39~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|Mux39~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux39~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux39~13_combout ),
	.datad(\cpu|Mux39~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~16 .lut_mask = 16'hB9A8;
defparam \cpu|Mux39~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N2
cycloneii_lcell_comb \cpu|Mux39~10 (
// Equation(s):
// \cpu|Mux39~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][24]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][24]~regout ))))

	.dataa(\cpu|registerFile[4][24]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[5][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux39~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux39~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N20
cycloneii_lcell_comb \cpu|Mux39~11 (
// Equation(s):
// \cpu|Mux39~11_combout  = (\cpu|Mux39~10_combout  & ((\cpu|registerFile[7][24]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux39~10_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// \cpu|registerFile[6][24]~regout ))))

	.dataa(\cpu|registerFile[7][24]~regout ),
	.datab(\cpu|Mux39~10_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|registerFile[6][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux39~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~11 .lut_mask = 16'hBC8C;
defparam \cpu|Mux39~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N22
cycloneii_lcell_comb \cpu|Mux39~19 (
// Equation(s):
// \cpu|Mux39~19_combout  = (\cpu|Mux39~16_combout  & ((\cpu|Mux39~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux39~16_combout  & (((\cpu|Mux39~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a 
// [22]))))

	.dataa(\cpu|Mux39~18_combout ),
	.datab(\cpu|Mux39~16_combout ),
	.datac(\cpu|Mux39~11_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux39~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~19 .lut_mask = 16'hB8CC;
defparam \cpu|Mux39~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N11
cycloneii_lcell_ff \cpu|registerFile[22][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][24]~regout ));

// Location: LCFF_X34_Y21_N19
cycloneii_lcell_ff \cpu|registerFile[18][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][24]~regout ));

// Location: LCCOMB_X34_Y21_N18
cycloneii_lcell_comb \cpu|Mux39~2 (
// Equation(s):
// \cpu|Mux39~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[22][24]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[18][24]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[22][24]~regout ),
	.datac(\cpu|registerFile[18][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux39~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux39~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N31
cycloneii_lcell_ff \cpu|registerFile[26][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][24]~regout ));

// Location: LCFF_X35_Y21_N1
cycloneii_lcell_ff \cpu|registerFile[30][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][24]~regout ));

// Location: LCCOMB_X33_Y21_N14
cycloneii_lcell_comb \cpu|Mux39~3 (
// Equation(s):
// \cpu|Mux39~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux39~2_combout  & ((\cpu|registerFile[30][24]~regout ))) # (!\cpu|Mux39~2_combout  & (\cpu|registerFile[26][24]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux39~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux39~2_combout ),
	.datac(\cpu|registerFile[26][24]~regout ),
	.datad(\cpu|registerFile[30][24]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux39~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~3 .lut_mask = 16'hEC64;
defparam \cpu|Mux39~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N24
cycloneii_lcell_comb \cpu|Mux39~6 (
// Equation(s):
// \cpu|Mux39~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux39~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux39~5_combout ))))

	.dataa(\cpu|Mux39~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux39~3_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux39~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~6 .lut_mask = 16'hFC22;
defparam \cpu|Mux39~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N13
cycloneii_lcell_ff \cpu|registerFile[21][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][24]~regout ));

// Location: LCFF_X32_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[29][24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[24]~171_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][24]~regout ));

// Location: LCCOMB_X32_Y17_N26
cycloneii_lcell_comb \cpu|Mux39~1 (
// Equation(s):
// \cpu|Mux39~1_combout  = (\cpu|Mux39~0_combout  & (((\cpu|registerFile[29][24]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux39~0_combout  & (\cpu|registerFile[21][24]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|Mux39~0_combout ),
	.datab(\cpu|registerFile[21][24]~regout ),
	.datac(\cpu|registerFile[29][24]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux39~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~1 .lut_mask = 16'hE4AA;
defparam \cpu|Mux39~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y21_N2
cycloneii_lcell_comb \cpu|Mux39~9 (
// Equation(s):
// \cpu|Mux39~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux39~6_combout  & (\cpu|Mux39~8_combout )) # (!\cpu|Mux39~6_combout  & ((\cpu|Mux39~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux39~6_combout ))))

	.dataa(\cpu|Mux39~8_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux39~6_combout ),
	.datad(\cpu|Mux39~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~9 .lut_mask = 16'hBCB0;
defparam \cpu|Mux39~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N14
cycloneii_lcell_comb \cpu|Mux39~20 (
// Equation(s):
// \cpu|Mux39~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux39~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux39~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux39~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux39~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux39~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux39~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux39~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N15
cycloneii_lcell_ff \cpu|rs2[24] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux39~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [24]));

// Location: LCCOMB_X27_Y23_N4
cycloneii_lcell_comb \cpu|mem_wdata[24]~1 (
// Equation(s):
// \cpu|mem_wdata[24]~1_combout  = (!\cpu|Add7~0_combout  & ((\cpu|Add7~2_combout  & ((\cpu|rs2 [8]))) # (!\cpu|Add7~2_combout  & (\cpu|rs2 [24]))))

	.dataa(\cpu|Add7~0_combout ),
	.datab(\cpu|rs2 [24]),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|rs2 [8]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[24]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[24]~1 .lut_mask = 16'h5404;
defparam \cpu|mem_wdata[24]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N22
cycloneii_lcell_comb \cpu|mem_wdata[24]~2 (
// Equation(s):
// \cpu|mem_wdata[24]~2_combout  = (\cpu|mem_wdata[24]~1_combout ) # ((\cpu|Add7~0_combout  & \cpu|rs2 [0]))

	.dataa(\cpu|Add7~0_combout ),
	.datab(\cpu|mem_wdata[24]~1_combout ),
	.datac(vcc),
	.datad(\cpu|rs2 [0]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[24]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[24]~2 .lut_mask = 16'hEECC;
defparam \cpu|mem_wdata[24]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N0
cycloneii_lcell_comb \cpu|mem_wdata[25]~5 (
// Equation(s):
// \cpu|mem_wdata[25]~5_combout  = (!\cpu|Add7~0_combout  & ((\cpu|Add7~2_combout  & (\cpu|rs2 [9])) # (!\cpu|Add7~2_combout  & ((\cpu|rs2 [25])))))

	.dataa(\cpu|rs2 [9]),
	.datab(\cpu|Add7~2_combout ),
	.datac(\cpu|rs2 [25]),
	.datad(\cpu|Add7~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wdata[25]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[25]~5 .lut_mask = 16'h00B8;
defparam \cpu|mem_wdata[25]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N2
cycloneii_lcell_comb \cpu|mem_wdata[25]~6 (
// Equation(s):
// \cpu|mem_wdata[25]~6_combout  = (\cpu|mem_wdata[25]~5_combout ) # ((\cpu|Add7~0_combout  & \cpu|rs2 [1]))

	.dataa(\cpu|Add7~0_combout ),
	.datab(\cpu|mem_wdata[25]~5_combout ),
	.datac(vcc),
	.datad(\cpu|rs2 [1]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[25]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[25]~6 .lut_mask = 16'hEECC;
defparam \cpu|mem_wdata[25]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N26
cycloneii_lcell_comb \cpu|mem_wdata[26]~10 (
// Equation(s):
// \cpu|mem_wdata[26]~10_combout  = (\cpu|mem_wdata[26]~9_combout ) # ((\cpu|Add7~0_combout  & \cpu|rs2 [2]))

	.dataa(\cpu|mem_wdata[26]~9_combout ),
	.datab(vcc),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|rs2 [2]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[26]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[26]~10 .lut_mask = 16'hFAAA;
defparam \cpu|mem_wdata[26]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N19
cycloneii_lcell_ff \cpu|instr[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [10]));

// Location: LCCOMB_X25_Y18_N20
cycloneii_lcell_comb \cpu|Decoder0~17 (
// Equation(s):
// \cpu|Decoder0~17_combout  = (!\cpu|instr [8] & !\cpu|instr [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|instr [8]),
	.datad(\cpu|instr [10]),
	.cin(gnd),
	.combout(\cpu|Decoder0~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~17 .lut_mask = 16'h000F;
defparam \cpu|Decoder0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y18_N10
cycloneii_lcell_comb \cpu|Decoder0~37 (
// Equation(s):
// \cpu|Decoder0~37_combout  = (!\cpu|instr [11] & (\cpu|Decoder0~16_combout  & (\cpu|instr [9] & \cpu|Decoder0~17_combout )))

	.dataa(\cpu|instr [11]),
	.datab(\cpu|Decoder0~16_combout ),
	.datac(\cpu|instr [9]),
	.datad(\cpu|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~37 .lut_mask = 16'h4000;
defparam \cpu|Decoder0~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N29
cycloneii_lcell_ff \cpu|registerFile[5][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][27]~regout ));

// Location: LCFF_X33_Y19_N7
cycloneii_lcell_ff \cpu|registerFile[4][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][27]~regout ));

// Location: LCCOMB_X33_Y19_N28
cycloneii_lcell_comb \cpu|Mux4~10 (
// Equation(s):
// \cpu|Mux4~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & (\cpu|registerFile[5][27]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][27]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[5][27]~regout ),
	.datad(\cpu|registerFile[4][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux4~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux4~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N17
cycloneii_lcell_ff \cpu|registerFile[7][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][27]~regout ));

// Location: LCFF_X36_Y23_N31
cycloneii_lcell_ff \cpu|registerFile[6][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][27]~regout ));

// Location: LCCOMB_X36_Y23_N16
cycloneii_lcell_comb \cpu|Mux4~11 (
// Equation(s):
// \cpu|Mux4~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux4~10_combout  & (\cpu|registerFile[7][27]~regout )) # (!\cpu|Mux4~10_combout  & ((\cpu|registerFile[6][27]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux4~10_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux4~10_combout ),
	.datac(\cpu|registerFile[7][27]~regout ),
	.datad(\cpu|registerFile[6][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux4~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~11 .lut_mask = 16'hE6C4;
defparam \cpu|Mux4~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N3
cycloneii_lcell_ff \cpu|registerFile[11][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][27]~regout ));

// Location: LCFF_X40_Y22_N17
cycloneii_lcell_ff \cpu|registerFile[9][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][27]~regout ));

// Location: LCFF_X40_Y20_N7
cycloneii_lcell_ff \cpu|registerFile[8][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][27]~regout ));

// Location: LCFF_X40_Y20_N29
cycloneii_lcell_ff \cpu|registerFile[10][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][27]~regout ));

// Location: LCCOMB_X40_Y20_N6
cycloneii_lcell_comb \cpu|Mux4~12 (
// Equation(s):
// \cpu|Mux4~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][27]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[8][27]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[8][27]~regout ),
	.datad(\cpu|registerFile[10][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux4~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux4~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N16
cycloneii_lcell_comb \cpu|Mux4~13 (
// Equation(s):
// \cpu|Mux4~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux4~12_combout  & (\cpu|registerFile[11][27]~regout )) # (!\cpu|Mux4~12_combout  & ((\cpu|registerFile[9][27]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux4~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[11][27]~regout ),
	.datac(\cpu|registerFile[9][27]~regout ),
	.datad(\cpu|Mux4~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux4~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N28
cycloneii_lcell_comb \cpu|Mux4~16 (
// Equation(s):
// \cpu|Mux4~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux4~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux4~15_combout ))))

	.dataa(\cpu|Mux4~15_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux4~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~16 .lut_mask = 16'hF2C2;
defparam \cpu|Mux4~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N22
cycloneii_lcell_comb \cpu|Mux4~19 (
// Equation(s):
// \cpu|Mux4~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux4~16_combout  & (\cpu|Mux4~18_combout )) # (!\cpu|Mux4~16_combout  & ((\cpu|Mux4~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|Mux4~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux4~18_combout ),
	.datac(\cpu|Mux4~11_combout ),
	.datad(\cpu|Mux4~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~19 .lut_mask = 16'hDDA0;
defparam \cpu|Mux4~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N21
cycloneii_lcell_ff \cpu|registerFile[26][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][27]~regout ));

// Location: LCFF_X32_Y21_N11
cycloneii_lcell_ff \cpu|registerFile[30][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][27]~regout ));

// Location: LCFF_X32_Y21_N1
cycloneii_lcell_ff \cpu|registerFile[22][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][27]~regout ));

// Location: LCFF_X34_Y21_N11
cycloneii_lcell_ff \cpu|registerFile[18][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][27]~regout ));

// Location: LCCOMB_X32_Y21_N0
cycloneii_lcell_comb \cpu|Mux4~2 (
// Equation(s):
// \cpu|Mux4~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[22][27]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][27]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[22][27]~regout ),
	.datad(\cpu|registerFile[18][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N10
cycloneii_lcell_comb \cpu|Mux4~3 (
// Equation(s):
// \cpu|Mux4~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux4~2_combout  & ((\cpu|registerFile[30][27]~regout ))) # (!\cpu|Mux4~2_combout  & (\cpu|registerFile[26][27]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux4~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[26][27]~regout ),
	.datac(\cpu|registerFile[30][27]~regout ),
	.datad(\cpu|Mux4~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~3 .lut_mask = 16'hF588;
defparam \cpu|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N15
cycloneii_lcell_ff \cpu|registerFile[28][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[27]~147_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][27]~regout ));

// Location: LCFF_X37_Y20_N5
cycloneii_lcell_ff \cpu|registerFile[20][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][27]~regout ));

// Location: LCFF_X36_Y20_N21
cycloneii_lcell_ff \cpu|registerFile[16][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][27]~regout ));

// Location: LCCOMB_X36_Y20_N20
cycloneii_lcell_comb \cpu|Mux4~4 (
// Equation(s):
// \cpu|Mux4~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[20][27]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[16][27]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[20][27]~regout ),
	.datac(\cpu|registerFile[16][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~4 .lut_mask = 16'hEE50;
defparam \cpu|Mux4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N12
cycloneii_lcell_comb \cpu|Mux4~5 (
// Equation(s):
// \cpu|Mux4~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux4~4_combout  & ((\cpu|registerFile[28][27]~regout ))) # (!\cpu|Mux4~4_combout  & (\cpu|registerFile[24][27]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux4~4_combout ))))

	.dataa(\cpu|registerFile[24][27]~regout ),
	.datab(\cpu|registerFile[28][27]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux4~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~5 .lut_mask = 16'hCFA0;
defparam \cpu|Mux4~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N30
cycloneii_lcell_comb \cpu|Mux4~6 (
// Equation(s):
// \cpu|Mux4~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux4~3_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \cpu|Mux4~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux4~3_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux4~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~6 .lut_mask = 16'hADA8;
defparam \cpu|Mux4~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[29][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][27]~regout ));

// Location: LCFF_X35_Y22_N19
cycloneii_lcell_ff \cpu|registerFile[21][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][27]~regout ));

// Location: LCFF_X34_Y21_N25
cycloneii_lcell_ff \cpu|registerFile[17][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][27]~regout ));

// Location: LCFF_X34_Y17_N1
cycloneii_lcell_ff \cpu|registerFile[25][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][27]~regout ));

// Location: LCCOMB_X34_Y17_N0
cycloneii_lcell_comb \cpu|Mux4~0 (
// Equation(s):
// \cpu|Mux4~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[25][27]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[17][27]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[17][27]~regout ),
	.datac(\cpu|registerFile[25][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~0 .lut_mask = 16'hAAE4;
defparam \cpu|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N18
cycloneii_lcell_comb \cpu|Mux4~1 (
// Equation(s):
// \cpu|Mux4~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux4~0_combout  & (\cpu|registerFile[29][27]~regout )) # (!\cpu|Mux4~0_combout  & ((\cpu|registerFile[21][27]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux4~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[29][27]~regout ),
	.datac(\cpu|registerFile[21][27]~regout ),
	.datad(\cpu|Mux4~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N16
cycloneii_lcell_comb \cpu|Mux4~9 (
// Equation(s):
// \cpu|Mux4~9_combout  = (\cpu|Mux4~6_combout  & ((\cpu|Mux4~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux4~6_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [15] & \cpu|Mux4~1_combout ))))

	.dataa(\cpu|Mux4~8_combout ),
	.datab(\cpu|Mux4~6_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux4~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~9 .lut_mask = 16'hBC8C;
defparam \cpu|Mux4~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N24
cycloneii_lcell_comb \cpu|Mux4~20 (
// Equation(s):
// \cpu|Mux4~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux4~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux4~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux4~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux4~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux4~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux4~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux4~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N25
cycloneii_lcell_ff \cpu|rs1[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux4~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [27]));

// Location: LCCOMB_X37_Y21_N12
cycloneii_lcell_comb \cpu|writeBackData[27]~143 (
// Equation(s):
// \cpu|writeBackData[27]~143_combout  = (\cpu|aluIn2[27]~6_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [27])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[27]~6_combout  & (((!\cpu|ShiftLeft0~3_combout  & \cpu|rs1 [27]))))

	.dataa(\cpu|ShiftLeft0~2_combout ),
	.datab(\cpu|aluIn2[27]~6_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|rs1 [27]),
	.cin(gnd),
	.combout(\cpu|writeBackData[27]~143_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[27]~143 .lut_mask = 16'h8F0C;
defparam \cpu|writeBackData[27]~143 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N1
cycloneii_lcell_ff \cpu|instr[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [27]));

// Location: LCCOMB_X23_Y22_N20
cycloneii_lcell_comb \cpu|writeBackData[27]~140 (
// Equation(s):
// \cpu|writeBackData[27]~140_combout  = (\cpu|Equal6~0_combout  & ((\cpu|instr [27]) # ((\cpu|cycles [27] & \cpu|Equal4~5_combout )))) # (!\cpu|Equal6~0_combout  & (\cpu|cycles [27] & (\cpu|Equal4~5_combout )))

	.dataa(\cpu|Equal6~0_combout ),
	.datab(\cpu|cycles [27]),
	.datac(\cpu|Equal4~5_combout ),
	.datad(\cpu|instr [27]),
	.cin(gnd),
	.combout(\cpu|writeBackData[27]~140_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[27]~140 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[27]~140 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N6
cycloneii_lcell_comb \cpu|writeBackData[27]~141 (
// Equation(s):
// \cpu|writeBackData[27]~141_combout  = (\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [27])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|instr [13]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\cpu|writeBackData[27]~141_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[27]~141 .lut_mask = 16'hF000;
defparam \cpu|writeBackData[27]~141 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N8
cycloneii_lcell_comb \cpu|writeBackData[27]~142 (
// Equation(s):
// \cpu|writeBackData[27]~142_combout  = (\cpu|writeBackData[27]~140_combout ) # ((\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # (\cpu|writeBackData[27]~141_combout ))))

	.dataa(\cpu|writeBackData~306_combout ),
	.datab(\cpu|Equal0~1_combout ),
	.datac(\cpu|writeBackData[27]~140_combout ),
	.datad(\cpu|writeBackData[27]~141_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[27]~142_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[27]~142 .lut_mask = 16'hFCF8;
defparam \cpu|writeBackData[27]~142 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y20_N14
cycloneii_lcell_comb \cpu|writeBackData[27]~147 (
// Equation(s):
// \cpu|writeBackData[27]~147_combout  = (\cpu|writeBackData[27]~142_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[27]~146_combout ) # (\cpu|writeBackData[27]~143_combout ))))

	.dataa(\cpu|writeBackData[27]~146_combout ),
	.datab(\cpu|writeBackData[27]~143_combout ),
	.datac(\cpu|writeBackData[27]~142_combout ),
	.datad(\cpu|writeBackData~10_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[27]~147_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[27]~147 .lut_mask = 16'hFEF0;
defparam \cpu|writeBackData[27]~147 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N23
cycloneii_lcell_ff \cpu|registerFile[1][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][27]~regout ));

// Location: LCFF_X36_Y17_N13
cycloneii_lcell_ff \cpu|registerFile[3][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][27]~regout ));

// Location: LCCOMB_X36_Y17_N22
cycloneii_lcell_comb \cpu|Mux36~14 (
// Equation(s):
// \cpu|Mux36~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][27]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][27]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][27]~regout ),
	.datad(\cpu|registerFile[3][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux36~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~14 .lut_mask = 16'hA820;
defparam \cpu|Mux36~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y19_N9
cycloneii_lcell_ff \cpu|registerFile[2][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][27]~regout ));

// Location: LCCOMB_X36_Y23_N26
cycloneii_lcell_comb \cpu|Mux36~15 (
// Equation(s):
// \cpu|Mux36~15_combout  = (\cpu|Mux36~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[2][27]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux36~14_combout ),
	.datac(\cpu|registerFile[2][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux36~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~15 .lut_mask = 16'hDCCC;
defparam \cpu|Mux36~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N6
cycloneii_lcell_comb \cpu|Mux36~12 (
// Equation(s):
// \cpu|Mux36~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|registerFile[5][27]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[4][27]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[4][27]~regout ),
	.datad(\cpu|registerFile[5][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux36~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux36~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N30
cycloneii_lcell_comb \cpu|Mux36~13 (
// Equation(s):
// \cpu|Mux36~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux36~12_combout  & (\cpu|registerFile[7][27]~regout )) # (!\cpu|Mux36~12_combout  & ((\cpu|registerFile[6][27]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux36~12_combout ))))

	.dataa(\cpu|registerFile[7][27]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[6][27]~regout ),
	.datad(\cpu|Mux36~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux36~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N28
cycloneii_lcell_comb \cpu|Mux36~16 (
// Equation(s):
// \cpu|Mux36~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux36~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux36~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux36~15_combout ),
	.datac(\cpu|Mux36~13_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux36~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~16 .lut_mask = 16'hFA44;
defparam \cpu|Mux36~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N13
cycloneii_lcell_ff \cpu|registerFile[12][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][27]~regout ));

// Location: LCFF_X33_Y22_N29
cycloneii_lcell_ff \cpu|registerFile[13][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][27]~regout ));

// Location: LCCOMB_X33_Y22_N28
cycloneii_lcell_comb \cpu|Mux36~17 (
// Equation(s):
// \cpu|Mux36~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[13][27]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[12][27]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[12][27]~regout ),
	.datac(\cpu|registerFile[13][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux36~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~17 .lut_mask = 16'hFA44;
defparam \cpu|Mux36~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N16
cycloneii_lcell_comb \cpu|Mux36~18 (
// Equation(s):
// \cpu|Mux36~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux36~17_combout  & (\cpu|registerFile[15][27]~regout )) # (!\cpu|Mux36~17_combout  & ((\cpu|registerFile[14][27]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux36~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[15][27]~regout ),
	.datac(\cpu|registerFile[14][27]~regout ),
	.datad(\cpu|Mux36~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~18 .lut_mask = 16'hDDA0;
defparam \cpu|Mux36~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N28
cycloneii_lcell_comb \cpu|Mux36~10 (
// Equation(s):
// \cpu|Mux36~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|registerFile[10][27]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[8][27]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[8][27]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[10][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux36~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~10 .lut_mask = 16'hCCE2;
defparam \cpu|Mux36~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N2
cycloneii_lcell_comb \cpu|Mux36~11 (
// Equation(s):
// \cpu|Mux36~11_combout  = (\cpu|Mux36~10_combout  & (((\cpu|registerFile[11][27]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux36~10_combout  & (\cpu|registerFile[9][27]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[9][27]~regout ),
	.datab(\cpu|Mux36~10_combout ),
	.datac(\cpu|registerFile[11][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux36~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~11 .lut_mask = 16'hE2CC;
defparam \cpu|Mux36~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N22
cycloneii_lcell_comb \cpu|Mux36~19 (
// Equation(s):
// \cpu|Mux36~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux36~16_combout  & (\cpu|Mux36~18_combout )) # (!\cpu|Mux36~16_combout  & ((\cpu|Mux36~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|Mux36~16_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux36~16_combout ),
	.datac(\cpu|Mux36~18_combout ),
	.datad(\cpu|Mux36~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~19 .lut_mask = 16'hE6C4;
defparam \cpu|Mux36~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N10
cycloneii_lcell_comb \cpu|Mux36~1 (
// Equation(s):
// \cpu|Mux36~1_combout  = (\cpu|Mux36~0_combout  & (((\cpu|registerFile[29][27]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux36~0_combout  & (\cpu|registerFile[25][27]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|Mux36~0_combout ),
	.datab(\cpu|registerFile[25][27]~regout ),
	.datac(\cpu|registerFile[29][27]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux36~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~1 .lut_mask = 16'hE4AA;
defparam \cpu|Mux36~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N1
cycloneii_lcell_ff \cpu|registerFile[31][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][27]~regout ));

// Location: LCFF_X38_Y22_N19
cycloneii_lcell_ff \cpu|registerFile[19][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][27]~regout ));

// Location: LCFF_X38_Y21_N7
cycloneii_lcell_ff \cpu|registerFile[23][27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[27]~147_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][27]~regout ));

// Location: LCCOMB_X38_Y22_N18
cycloneii_lcell_comb \cpu|Mux36~7 (
// Equation(s):
// \cpu|Mux36~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[23][27]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][27]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][27]~regout ),
	.datad(\cpu|registerFile[23][27]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux36~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux36~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N0
cycloneii_lcell_comb \cpu|Mux36~8 (
// Equation(s):
// \cpu|Mux36~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux36~7_combout  & ((\cpu|registerFile[31][27]~regout ))) # (!\cpu|Mux36~7_combout  & (\cpu|registerFile[27][27]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux36~7_combout ))))

	.dataa(\cpu|registerFile[27][27]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[31][27]~regout ),
	.datad(\cpu|Mux36~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~8 .lut_mask = 16'hF388;
defparam \cpu|Mux36~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N20
cycloneii_lcell_comb \cpu|Mux36~9 (
// Equation(s):
// \cpu|Mux36~9_combout  = (\cpu|Mux36~6_combout  & (((\cpu|Mux36~8_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux36~6_combout  & (\cpu|Mux36~1_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux36~6_combout ),
	.datab(\cpu|Mux36~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux36~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~9 .lut_mask = 16'hEA4A;
defparam \cpu|Mux36~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N10
cycloneii_lcell_comb \cpu|Mux36~20 (
// Equation(s):
// \cpu|Mux36~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux36~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux36~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux36~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux36~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux36~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux36~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux36~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N11
cycloneii_lcell_ff \cpu|rs2[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux36~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [27]));

// Location: LCCOMB_X27_Y23_N26
cycloneii_lcell_comb \cpu|mem_wdata[27]~13 (
// Equation(s):
// \cpu|mem_wdata[27]~13_combout  = (!\cpu|Add7~0_combout  & ((\cpu|Add7~2_combout  & (\cpu|rs2 [11])) # (!\cpu|Add7~2_combout  & ((\cpu|rs2 [27])))))

	.dataa(\cpu|Add7~0_combout ),
	.datab(\cpu|rs2 [11]),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|rs2 [27]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[27]~13 .lut_mask = 16'h4540;
defparam \cpu|mem_wdata[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N28
cycloneii_lcell_comb \cpu|mem_wdata[27]~14 (
// Equation(s):
// \cpu|mem_wdata[27]~14_combout  = (\cpu|mem_wdata[27]~13_combout ) # ((\cpu|rs2 [3] & \cpu|Add7~0_combout ))

	.dataa(vcc),
	.datab(\cpu|rs2 [3]),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|mem_wdata[27]~13_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wdata[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[27]~14 .lut_mask = 16'hFFC0;
defparam \cpu|mem_wdata[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N14
cycloneii_lcell_comb \cpu|instr[11]~feeder (
// Equation(s):
// \cpu|instr[11]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|q_a [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [11]),
	.cin(gnd),
	.combout(\cpu|instr[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr[11]~feeder .lut_mask = 16'hFF00;
defparam \cpu|instr[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N15
cycloneii_lcell_ff \cpu|instr[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|instr[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [11]));

// Location: LCCOMB_X32_Y18_N22
cycloneii_lcell_comb \cpu|Decoder0~20 (
// Equation(s):
// \cpu|Decoder0~20_combout  = (\cpu|instr [7] & (!\cpu|instr [9] & (\cpu|Decoder0~19_combout  & \cpu|instr [11])))

	.dataa(\cpu|instr [7]),
	.datab(\cpu|instr [9]),
	.datac(\cpu|Decoder0~19_combout ),
	.datad(\cpu|instr [11]),
	.cin(gnd),
	.combout(\cpu|Decoder0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~20 .lut_mask = 16'h2000;
defparam \cpu|Decoder0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y24_N5
cycloneii_lcell_ff \cpu|registerFile[25][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][23]~regout ));

// Location: LCFF_X33_Y24_N31
cycloneii_lcell_ff \cpu|registerFile[17][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][23]~regout ));

// Location: LCCOMB_X33_Y24_N4
cycloneii_lcell_comb \cpu|Mux8~0 (
// Equation(s):
// \cpu|Mux8~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|registerFile[25][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[17][23]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[25][23]~regout ),
	.datad(\cpu|registerFile[17][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y22_N21
cycloneii_lcell_ff \cpu|registerFile[21][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][23]~regout ));

// Location: LCCOMB_X35_Y22_N20
cycloneii_lcell_comb \cpu|Mux8~1 (
// Equation(s):
// \cpu|Mux8~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux8~0_combout  & ((\cpu|registerFile[29][23]~regout ))) # (!\cpu|Mux8~0_combout  & (\cpu|registerFile[21][23]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux8~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux8~0_combout ),
	.datac(\cpu|registerFile[21][23]~regout ),
	.datad(\cpu|registerFile[29][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N5
cycloneii_lcell_ff \cpu|registerFile[28][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][23]~regout ));

// Location: LCFF_X36_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[24][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][23]~regout ));

// Location: LCFF_X33_Y20_N27
cycloneii_lcell_ff \cpu|registerFile[16][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][23]~regout ));

// Location: LCFF_X36_Y21_N23
cycloneii_lcell_ff \cpu|registerFile[20][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][23]~regout ));

// Location: LCCOMB_X36_Y21_N22
cycloneii_lcell_comb \cpu|Mux8~4 (
// Equation(s):
// \cpu|Mux8~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & ((\cpu|registerFile[20][23]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[16][23]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[16][23]~regout ),
	.datac(\cpu|registerFile[20][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~4 .lut_mask = 16'hFA44;
defparam \cpu|Mux8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y18_N24
cycloneii_lcell_comb \cpu|Mux8~5 (
// Equation(s):
// \cpu|Mux8~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux8~4_combout  & (\cpu|registerFile[28][23]~regout )) # (!\cpu|Mux8~4_combout  & ((\cpu|registerFile[24][23]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux8~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[28][23]~regout ),
	.datac(\cpu|registerFile[24][23]~regout ),
	.datad(\cpu|Mux8~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux8~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N12
cycloneii_lcell_comb \cpu|Mux8~6 (
// Equation(s):
// \cpu|Mux8~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux8~3_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \cpu|Mux8~5_combout ))))

	.dataa(\cpu|Mux8~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux8~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~6 .lut_mask = 16'hCBC8;
defparam \cpu|Mux8~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y23_N22
cycloneii_lcell_comb \cpu|Mux8~9 (
// Equation(s):
// \cpu|Mux8~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux8~6_combout  & (\cpu|Mux8~8_combout )) # (!\cpu|Mux8~6_combout  & ((\cpu|Mux8~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux8~6_combout ))))

	.dataa(\cpu|Mux8~8_combout ),
	.datab(\cpu|Mux8~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux8~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~9 .lut_mask = 16'hAFC0;
defparam \cpu|Mux8~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N26
cycloneii_lcell_comb \cpu|Mux8~20 (
// Equation(s):
// \cpu|Mux8~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux8~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux8~19_combout ))

	.dataa(\cpu|Mux8~19_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux8~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux8~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux8~20 .lut_mask = 16'hFA0A;
defparam \cpu|Mux8~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N27
cycloneii_lcell_ff \cpu|rs1[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux8~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [23]));

// Location: LCCOMB_X32_Y22_N28
cycloneii_lcell_comb \cpu|writeBackData[23]~176 (
// Equation(s):
// \cpu|writeBackData[23]~176_combout  = (\cpu|ShiftLeft0~3_combout  & (\cpu|rs1 [23] & (\cpu|aluIn2[23]~10_combout  & \cpu|ShiftLeft0~2_combout ))) # (!\cpu|ShiftLeft0~3_combout  & ((\cpu|rs1 [23]) # ((\cpu|aluIn2[23]~10_combout ))))

	.dataa(\cpu|ShiftLeft0~3_combout ),
	.datab(\cpu|rs1 [23]),
	.datac(\cpu|aluIn2[23]~10_combout ),
	.datad(\cpu|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[23]~176_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[23]~176 .lut_mask = 16'hD454;
defparam \cpu|writeBackData[23]~176 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N30
cycloneii_lcell_comb \cpu|writeBackData[23]~172 (
// Equation(s):
// \cpu|writeBackData[23]~172_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # ((\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|instr [13]),
	.datab(\cpu|writeBackData~306_combout ),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|writeBackData[23]~172_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[23]~172 .lut_mask = 16'hE0C0;
defparam \cpu|writeBackData[23]~172 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N18
cycloneii_lcell_comb \cpu|PC[23]~20 (
// Equation(s):
// \cpu|PC[23]~20_combout  = (\cpu|jumpToPCplusImm~3_combout  & (\cpu|Add6~44_combout )) # (!\cpu|jumpToPCplusImm~3_combout  & ((\cpu|PCplus4[23]~42_combout )))

	.dataa(\cpu|Add6~44_combout ),
	.datab(\cpu|jumpToPCplusImm~3_combout ),
	.datac(vcc),
	.datad(\cpu|PCplus4[23]~42_combout ),
	.cin(gnd),
	.combout(\cpu|PC[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[23]~20 .lut_mask = 16'hBB88;
defparam \cpu|PC[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N19
cycloneii_lcell_ff \cpu|PC[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[23]~20_combout ),
	.sdata(\cpu|aluPlus[23]~46_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [23]));

// Location: LCCOMB_X21_Y20_N20
cycloneii_lcell_comb \cpu|PCplus4[23]~42 (
// Equation(s):
// \cpu|PCplus4[23]~42_combout  = \cpu|PC [23] $ (\cpu|PCplus4[22]~41 )

	.dataa(vcc),
	.datab(\cpu|PC [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[22]~41 ),
	.combout(\cpu|PCplus4[23]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplus4[23]~42 .lut_mask = 16'h3C3C;
defparam \cpu|PCplus4[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N26
cycloneii_lcell_comb \cpu|writeBackData[23]~175 (
// Equation(s):
// \cpu|writeBackData[23]~175_combout  = (\cpu|writeBackData[23]~174_combout ) # ((\cpu|writeBackData[23]~172_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PCplus4[23]~42_combout )))

	.dataa(\cpu|writeBackData[23]~174_combout ),
	.datab(\cpu|writeBackData[23]~172_combout ),
	.datac(\cpu|writeBackData~21_combout ),
	.datad(\cpu|PCplus4[23]~42_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[23]~175_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[23]~175 .lut_mask = 16'hFEEE;
defparam \cpu|writeBackData[23]~175 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y22_N12
cycloneii_lcell_comb \cpu|writeBackData[23]~180 (
// Equation(s):
// \cpu|writeBackData[23]~180_combout  = (\cpu|writeBackData[23]~175_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[23]~179_combout ) # (\cpu|writeBackData[23]~176_combout ))))

	.dataa(\cpu|writeBackData[23]~179_combout ),
	.datab(\cpu|writeBackData[23]~176_combout ),
	.datac(\cpu|writeBackData~10_combout ),
	.datad(\cpu|writeBackData[23]~175_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[23]~180_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[23]~180 .lut_mask = 16'hFFE0;
defparam \cpu|writeBackData[23]~180 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[29][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][23]~regout ));

// Location: LCCOMB_X34_Y18_N24
cycloneii_lcell_comb \cpu|Mux40~1 (
// Equation(s):
// \cpu|Mux40~1_combout  = (\cpu|Mux40~0_combout  & (((\cpu|registerFile[29][23]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|Mux40~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|registerFile[25][23]~regout ))))

	.dataa(\cpu|Mux40~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[29][23]~regout ),
	.datad(\cpu|registerFile[25][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux40~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~1 .lut_mask = 16'hE6A2;
defparam \cpu|Mux40~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N26
cycloneii_lcell_comb \cpu|Mux40~4 (
// Equation(s):
// \cpu|Mux40~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[24][23]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[16][23]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[16][23]~regout ),
	.datad(\cpu|registerFile[24][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux40~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~4 .lut_mask = 16'hDC98;
defparam \cpu|Mux40~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N4
cycloneii_lcell_comb \cpu|Mux40~5 (
// Equation(s):
// \cpu|Mux40~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux40~4_combout  & ((\cpu|registerFile[28][23]~regout ))) # (!\cpu|Mux40~4_combout  & (\cpu|registerFile[20][23]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux40~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[20][23]~regout ),
	.datac(\cpu|registerFile[28][23]~regout ),
	.datad(\cpu|Mux40~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~5 .lut_mask = 16'hF588;
defparam \cpu|Mux40~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N6
cycloneii_lcell_comb \cpu|Mux40~6 (
// Equation(s):
// \cpu|Mux40~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux40~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux40~5_combout )))))

	.dataa(\cpu|Mux40~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux40~5_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux40~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~6 .lut_mask = 16'hEE30;
defparam \cpu|Mux40~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N14
cycloneii_lcell_comb \cpu|Mux40~9 (
// Equation(s):
// \cpu|Mux40~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux40~6_combout  & (\cpu|Mux40~8_combout )) # (!\cpu|Mux40~6_combout  & ((\cpu|Mux40~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux40~6_combout ))))

	.dataa(\cpu|Mux40~8_combout ),
	.datab(\cpu|Mux40~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux40~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~9 .lut_mask = 16'hAFC0;
defparam \cpu|Mux40~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N17
cycloneii_lcell_ff \cpu|registerFile[15][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][23]~regout ));

// Location: LCFF_X34_Y25_N23
cycloneii_lcell_ff \cpu|registerFile[14][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][23]~regout ));

// Location: LCCOMB_X34_Y25_N22
cycloneii_lcell_comb \cpu|Mux40~18 (
// Equation(s):
// \cpu|Mux40~18_combout  = (\cpu|Mux40~17_combout  & ((\cpu|registerFile[15][23]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux40~17_combout  & (((\cpu|registerFile[14][23]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|Mux40~17_combout ),
	.datab(\cpu|registerFile[15][23]~regout ),
	.datac(\cpu|registerFile[14][23]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux40~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~18 .lut_mask = 16'hD8AA;
defparam \cpu|Mux40~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N9
cycloneii_lcell_ff \cpu|registerFile[9][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][23]~regout ));

// Location: LCFF_X40_Y22_N11
cycloneii_lcell_ff \cpu|registerFile[11][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][23]~regout ));

// Location: LCFF_X40_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[10][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][23]~regout ));

// Location: LCFF_X40_Y24_N27
cycloneii_lcell_ff \cpu|registerFile[8][23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[23]~180_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][23]~regout ));

// Location: LCCOMB_X40_Y24_N8
cycloneii_lcell_comb \cpu|Mux40~10 (
// Equation(s):
// \cpu|Mux40~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|registerFile[10][23]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[8][23]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[10][23]~regout ),
	.datad(\cpu|registerFile[8][23]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux40~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux40~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N10
cycloneii_lcell_comb \cpu|Mux40~11 (
// Equation(s):
// \cpu|Mux40~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux40~10_combout  & ((\cpu|registerFile[11][23]~regout ))) # (!\cpu|Mux40~10_combout  & (\cpu|registerFile[9][23]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux40~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[9][23]~regout ),
	.datac(\cpu|registerFile[11][23]~regout ),
	.datad(\cpu|Mux40~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~11 .lut_mask = 16'hF588;
defparam \cpu|Mux40~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N0
cycloneii_lcell_comb \cpu|Mux40~19 (
// Equation(s):
// \cpu|Mux40~19_combout  = (\cpu|Mux40~16_combout  & (((\cpu|Mux40~18_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|Mux40~16_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux40~11_combout 
// ))))

	.dataa(\cpu|Mux40~16_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|Mux40~18_combout ),
	.datad(\cpu|Mux40~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~19 .lut_mask = 16'hE6A2;
defparam \cpu|Mux40~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N18
cycloneii_lcell_comb \cpu|Mux40~20 (
// Equation(s):
// \cpu|Mux40~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux40~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux40~19_combout )))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|Mux40~9_combout ),
	.datad(\cpu|Mux40~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux40~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux40~20 .lut_mask = 16'hF3C0;
defparam \cpu|Mux40~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N19
cycloneii_lcell_ff \cpu|rs2[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux40~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [23]));

// Location: LCCOMB_X30_Y21_N4
cycloneii_lcell_comb \cpu|mem_wdata[23]~30 (
// Equation(s):
// \cpu|mem_wdata[23]~30_combout  = (\cpu|Add7~2_combout  & (\cpu|rs2 [7])) # (!\cpu|Add7~2_combout  & ((\cpu|rs2 [23])))

	.dataa(\cpu|rs2 [7]),
	.datab(vcc),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|rs2 [23]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[23]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[23]~30 .lut_mask = 16'hAFA0;
defparam \cpu|mem_wdata[23]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N9
cycloneii_lcell_ff \cpu|registerFile[9][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][13]~regout ));

// Location: LCFF_X41_Y23_N11
cycloneii_lcell_ff \cpu|registerFile[11][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][13]~regout ));

// Location: LCCOMB_X41_Y23_N8
cycloneii_lcell_comb \cpu|Mux18~13 (
// Equation(s):
// \cpu|Mux18~13_combout  = (\cpu|Mux18~12_combout  & (((\cpu|registerFile[11][13]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux18~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[9][13]~regout )))

	.dataa(\cpu|Mux18~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][13]~regout ),
	.datad(\cpu|registerFile[11][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux18~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux18~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N1
cycloneii_lcell_ff \cpu|registerFile[2][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][13]~regout ));

// Location: LCCOMB_X30_Y25_N2
cycloneii_lcell_comb \cpu|Mux18~15 (
// Equation(s):
// \cpu|Mux18~15_combout  = (\cpu|Mux18~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & \cpu|registerFile[2][13]~regout )))

	.dataa(\cpu|Mux18~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|registerFile[2][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux18~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~15 .lut_mask = 16'hBAAA;
defparam \cpu|Mux18~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N4
cycloneii_lcell_comb \cpu|Mux18~16 (
// Equation(s):
// \cpu|Mux18~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|Mux18~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux18~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux18~13_combout ),
	.datad(\cpu|Mux18~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~16 .lut_mask = 16'hB9A8;
defparam \cpu|Mux18~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N31
cycloneii_lcell_ff \cpu|registerFile[7][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][13]~regout ));

// Location: LCFF_X36_Y24_N31
cycloneii_lcell_ff \cpu|registerFile[4][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][13]~regout ));

// Location: LCFF_X36_Y24_N21
cycloneii_lcell_ff \cpu|registerFile[5][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][13]~regout ));

// Location: LCCOMB_X36_Y24_N20
cycloneii_lcell_comb \cpu|Mux18~10 (
// Equation(s):
// \cpu|Mux18~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[5][13]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[4][13]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[4][13]~regout ),
	.datac(\cpu|registerFile[5][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux18~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux18~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N30
cycloneii_lcell_comb \cpu|Mux18~11 (
// Equation(s):
// \cpu|Mux18~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux18~10_combout  & ((\cpu|registerFile[7][13]~regout ))) # (!\cpu|Mux18~10_combout  & (\cpu|registerFile[6][13]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux18~10_combout ))))

	.dataa(\cpu|registerFile[6][13]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[7][13]~regout ),
	.datad(\cpu|Mux18~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~11 .lut_mask = 16'hF388;
defparam \cpu|Mux18~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N7
cycloneii_lcell_ff \cpu|registerFile[15][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][13]~regout ));

// Location: LCFF_X35_Y23_N21
cycloneii_lcell_ff \cpu|registerFile[14][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][13]~regout ));

// Location: LCCOMB_X35_Y23_N6
cycloneii_lcell_comb \cpu|Mux18~18 (
// Equation(s):
// \cpu|Mux18~18_combout  = (\cpu|Mux18~17_combout  & (((\cpu|registerFile[15][13]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux18~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][13]~regout ))))

	.dataa(\cpu|Mux18~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][13]~regout ),
	.datad(\cpu|registerFile[14][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux18~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux18~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N14
cycloneii_lcell_comb \cpu|Mux18~19 (
// Equation(s):
// \cpu|Mux18~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux18~16_combout  & ((\cpu|Mux18~18_combout ))) # (!\cpu|Mux18~16_combout  & (\cpu|Mux18~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|Mux18~16_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux18~16_combout ),
	.datac(\cpu|Mux18~11_combout ),
	.datad(\cpu|Mux18~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~19 .lut_mask = 16'hEC64;
defparam \cpu|Mux18~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N19
cycloneii_lcell_ff \cpu|registerFile[17][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][13]~regout ));

// Location: LCFF_X31_Y23_N21
cycloneii_lcell_ff \cpu|registerFile[25][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[13]~273_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][13]~regout ));

// Location: LCCOMB_X31_Y22_N28
cycloneii_lcell_comb \cpu|Mux18~0 (
// Equation(s):
// \cpu|Mux18~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[25][13]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[17][13]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[17][13]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|registerFile[25][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~0 .lut_mask = 16'hF4A4;
defparam \cpu|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[21][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][13]~regout ));

// Location: LCFF_X31_Y23_N7
cycloneii_lcell_ff \cpu|registerFile[29][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][13]~regout ));

// Location: LCCOMB_X31_Y22_N24
cycloneii_lcell_comb \cpu|Mux18~1 (
// Equation(s):
// \cpu|Mux18~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux18~0_combout  & ((\cpu|registerFile[29][13]~regout ))) # (!\cpu|Mux18~0_combout  & (\cpu|registerFile[21][13]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux18~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux18~0_combout ),
	.datac(\cpu|registerFile[21][13]~regout ),
	.datad(\cpu|registerFile[29][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N17
cycloneii_lcell_ff \cpu|registerFile[22][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][13]~regout ));

// Location: LCFF_X32_Y25_N27
cycloneii_lcell_ff \cpu|registerFile[18][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][13]~regout ));

// Location: LCCOMB_X32_Y25_N26
cycloneii_lcell_comb \cpu|Mux18~2 (
// Equation(s):
// \cpu|Mux18~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[22][13]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|registerFile[18][13]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[22][13]~regout ),
	.datac(\cpu|registerFile[18][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y25_N27
cycloneii_lcell_ff \cpu|registerFile[30][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][13]~regout ));

// Location: LCCOMB_X36_Y21_N28
cycloneii_lcell_comb \cpu|Mux18~3 (
// Equation(s):
// \cpu|Mux18~3_combout  = (\cpu|Mux18~2_combout  & (((\cpu|registerFile[30][13]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux18~2_combout  & (\cpu|registerFile[26][13]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[26][13]~regout ),
	.datab(\cpu|Mux18~2_combout ),
	.datac(\cpu|registerFile[30][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~3 .lut_mask = 16'hE2CC;
defparam \cpu|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N30
cycloneii_lcell_comb \cpu|Mux18~6 (
// Equation(s):
// \cpu|Mux18~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # (\cpu|Mux18~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux18~5_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|Mux18~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux18~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~6 .lut_mask = 16'hCEC2;
defparam \cpu|Mux18~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y21_N16
cycloneii_lcell_comb \cpu|Mux18~9 (
// Equation(s):
// \cpu|Mux18~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux18~6_combout  & (\cpu|Mux18~8_combout )) # (!\cpu|Mux18~6_combout  & ((\cpu|Mux18~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux18~6_combout ))))

	.dataa(\cpu|Mux18~8_combout ),
	.datab(\cpu|Mux18~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux18~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~9 .lut_mask = 16'hAFC0;
defparam \cpu|Mux18~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N4
cycloneii_lcell_comb \cpu|Mux18~20 (
// Equation(s):
// \cpu|Mux18~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux18~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux18~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux18~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux18~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux18~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux18~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux18~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N5
cycloneii_lcell_ff \cpu|rs1[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux18~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [13]));

// Location: LCCOMB_X27_Y23_N16
cycloneii_lcell_comb \cpu|aluIn2[11]~22 (
// Equation(s):
// \cpu|aluIn2[11]~22_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [11])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(\cpu|aluIn2~0_combout ),
	.datab(\cpu|rs2 [11]),
	.datac(\cpu|instr [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[11]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[11]~22 .lut_mask = 16'hD8D8;
defparam \cpu|aluIn2[11]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N20
cycloneii_lcell_comb \cpu|aluIn2[10]~23 (
// Equation(s):
// \cpu|aluIn2[10]~23_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [10])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [30])))

	.dataa(vcc),
	.datab(\cpu|rs2 [10]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|aluIn2[10]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[10]~23 .lut_mask = 16'hCFC0;
defparam \cpu|aluIn2[10]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N15
cycloneii_lcell_ff \cpu|instr[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [29]));

// Location: LCCOMB_X23_Y23_N24
cycloneii_lcell_comb \cpu|aluIn2[9]~24 (
// Equation(s):
// \cpu|aluIn2[9]~24_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [9])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [29])))

	.dataa(\cpu|rs2 [9]),
	.datab(vcc),
	.datac(\cpu|instr [29]),
	.datad(\cpu|aluIn2~0_combout ),
	.cin(gnd),
	.combout(\cpu|aluIn2[9]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[9]~24 .lut_mask = 16'hAAF0;
defparam \cpu|aluIn2[9]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N28
cycloneii_lcell_comb \cpu|aluIn2[8]~25 (
// Equation(s):
// \cpu|aluIn2[8]~25_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [8]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [28]))

	.dataa(vcc),
	.datab(\cpu|instr [28]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [8]),
	.cin(gnd),
	.combout(\cpu|aluIn2[8]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[8]~25 .lut_mask = 16'hFC0C;
defparam \cpu|aluIn2[8]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[2][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][6]~regout ));

// Location: LCCOMB_X28_Y17_N10
cycloneii_lcell_comb \cpu|Mux25~15 (
// Equation(s):
// \cpu|Mux25~15_combout  = (\cpu|Mux25~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[2][6]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|Mux25~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[2][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux25~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~15 .lut_mask = 16'hAAEA;
defparam \cpu|Mux25~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[7][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][6]~regout ));

// Location: LCFF_X27_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[6][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][6]~regout ));

// Location: LCFF_X24_Y17_N31
cycloneii_lcell_ff \cpu|registerFile[4][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][6]~regout ));

// Location: LCFF_X23_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[5][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][6]~regout ));

// Location: LCCOMB_X24_Y17_N30
cycloneii_lcell_comb \cpu|Mux25~12 (
// Equation(s):
// \cpu|Mux25~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[5][6]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[4][6]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[4][6]~regout ),
	.datad(\cpu|registerFile[5][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux25~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux25~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N24
cycloneii_lcell_comb \cpu|Mux25~13 (
// Equation(s):
// \cpu|Mux25~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux25~12_combout  & (\cpu|registerFile[7][6]~regout )) # (!\cpu|Mux25~12_combout  & ((\cpu|registerFile[6][6]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux25~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[7][6]~regout ),
	.datac(\cpu|registerFile[6][6]~regout ),
	.datad(\cpu|Mux25~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux25~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux25~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N30
cycloneii_lcell_comb \cpu|Mux25~16 (
// Equation(s):
// \cpu|Mux25~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux25~13_combout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux25~15_combout 
//  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux25~15_combout ),
	.datac(\cpu|Mux25~13_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux25~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~16 .lut_mask = 16'hAAE4;
defparam \cpu|Mux25~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N15
cycloneii_lcell_ff \cpu|registerFile[11][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][6]~regout ));

// Location: LCFF_X30_Y16_N9
cycloneii_lcell_ff \cpu|registerFile[9][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][6]~regout ));

// Location: LCCOMB_X33_Y23_N14
cycloneii_lcell_comb \cpu|Mux25~11 (
// Equation(s):
// \cpu|Mux25~11_combout  = (\cpu|Mux25~10_combout  & (((\cpu|registerFile[11][6]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux25~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\cpu|registerFile[9][6]~regout ))))

	.dataa(\cpu|Mux25~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][6]~regout ),
	.datad(\cpu|registerFile[9][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux25~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux25~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N16
cycloneii_lcell_comb \cpu|Mux25~19 (
// Equation(s):
// \cpu|Mux25~19_combout  = (\cpu|Mux25~16_combout  & ((\cpu|Mux25~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux25~16_combout  & (((\cpu|Mux25~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a 
// [18]))))

	.dataa(\cpu|Mux25~18_combout ),
	.datab(\cpu|Mux25~16_combout ),
	.datac(\cpu|Mux25~11_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux25~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~19 .lut_mask = 16'hB8CC;
defparam \cpu|Mux25~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[29][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][6]~regout ));

// Location: LCFF_X28_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[25][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][6]~regout ));

// Location: LCFF_X31_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[17][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][6]~regout ));

// Location: LCCOMB_X31_Y17_N16
cycloneii_lcell_comb \cpu|Mux25~0 (
// Equation(s):
// \cpu|Mux25~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|registerFile[21][6]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[17][6]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][6]~regout ),
	.datad(\cpu|registerFile[17][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~0 .lut_mask = 16'hD9C8;
defparam \cpu|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N24
cycloneii_lcell_comb \cpu|Mux25~1 (
// Equation(s):
// \cpu|Mux25~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux25~0_combout  & (\cpu|registerFile[29][6]~regout )) # (!\cpu|Mux25~0_combout  & ((\cpu|registerFile[25][6]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux25~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[29][6]~regout ),
	.datac(\cpu|registerFile[25][6]~regout ),
	.datad(\cpu|Mux25~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N23
cycloneii_lcell_ff \cpu|registerFile[18][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][6]~regout ));

// Location: LCCOMB_X36_Y22_N22
cycloneii_lcell_comb \cpu|Mux25~2 (
// Equation(s):
// \cpu|Mux25~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[26][6]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|registerFile[18][6]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[26][6]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[18][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~2 .lut_mask = 16'hCCB8;
defparam \cpu|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N9
cycloneii_lcell_ff \cpu|registerFile[30][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][6]~regout ));

// Location: LCCOMB_X36_Y22_N8
cycloneii_lcell_comb \cpu|Mux25~3 (
// Equation(s):
// \cpu|Mux25~3_combout  = (\cpu|Mux25~2_combout  & (((\cpu|registerFile[30][6]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux25~2_combout  & (\cpu|registerFile[22][6]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[22][6]~regout ),
	.datab(\cpu|Mux25~2_combout ),
	.datac(\cpu|registerFile[30][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux25~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~3 .lut_mask = 16'hE2CC;
defparam \cpu|Mux25~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N16
cycloneii_lcell_comb \cpu|Mux25~6 (
// Equation(s):
// \cpu|Mux25~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux25~3_combout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux25~5_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux25~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|Mux25~3_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux25~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~6 .lut_mask = 16'hCCE2;
defparam \cpu|Mux25~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N3
cycloneii_lcell_ff \cpu|registerFile[27][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][6]~regout ));

// Location: LCFF_X33_Y23_N29
cycloneii_lcell_ff \cpu|registerFile[31][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][6]~regout ));

// Location: LCCOMB_X32_Y23_N2
cycloneii_lcell_comb \cpu|Mux25~8 (
// Equation(s):
// \cpu|Mux25~8_combout  = (\cpu|Mux25~7_combout  & (((\cpu|registerFile[31][6]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux25~7_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[27][6]~regout )))

	.dataa(\cpu|Mux25~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[27][6]~regout ),
	.datad(\cpu|registerFile[31][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux25~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~8 .lut_mask = 16'hEA62;
defparam \cpu|Mux25~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N26
cycloneii_lcell_comb \cpu|Mux25~9 (
// Equation(s):
// \cpu|Mux25~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux25~6_combout  & ((\cpu|Mux25~8_combout ))) # (!\cpu|Mux25~6_combout  & (\cpu|Mux25~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux25~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux25~1_combout ),
	.datac(\cpu|Mux25~6_combout ),
	.datad(\cpu|Mux25~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux25~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~9 .lut_mask = 16'hF858;
defparam \cpu|Mux25~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N18
cycloneii_lcell_comb \cpu|Mux25~20 (
// Equation(s):
// \cpu|Mux25~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux25~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux25~19_combout ))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|Mux25~19_combout ),
	.datad(\cpu|Mux25~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux25~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux25~20 .lut_mask = 16'hFC30;
defparam \cpu|Mux25~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N19
cycloneii_lcell_ff \cpu|rs1[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux25~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [6]));

// Location: LCFF_X24_Y24_N23
cycloneii_lcell_ff \cpu|instr[23] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [23]));

// Location: LCCOMB_X24_Y24_N24
cycloneii_lcell_comb \cpu|aluIn2[3]~30 (
// Equation(s):
// \cpu|aluIn2[3]~30_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [3]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [23]))

	.dataa(vcc),
	.datab(\cpu|instr [23]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [3]),
	.cin(gnd),
	.combout(\cpu|aluIn2[3]~30_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[3]~30 .lut_mask = 16'hFC0C;
defparam \cpu|aluIn2[3]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N2
cycloneii_lcell_comb \cpu|aluIn2[2]~31 (
// Equation(s):
// \cpu|aluIn2[2]~31_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [2]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [22]))

	.dataa(\cpu|instr [22]),
	.datab(\cpu|rs2 [2]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[2]~31 .lut_mask = 16'hCACA;
defparam \cpu|aluIn2[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N19
cycloneii_lcell_ff \cpu|instr[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [21]));

// Location: LCCOMB_X23_Y18_N28
cycloneii_lcell_comb \cpu|aluIn2[1]~32 (
// Equation(s):
// \cpu|aluIn2[1]~32_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [1]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [21]))

	.dataa(vcc),
	.datab(\cpu|instr [21]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [1]),
	.cin(gnd),
	.combout(\cpu|aluIn2[1]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[1]~32 .lut_mask = 16'hFC0C;
defparam \cpu|aluIn2[1]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N9
cycloneii_lcell_ff \cpu|registerFile[5][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][0]~regout ));

// Location: LCFF_X33_Y19_N19
cycloneii_lcell_ff \cpu|registerFile[4][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][0]~regout ));

// Location: LCCOMB_X33_Y19_N18
cycloneii_lcell_comb \cpu|Mux31~12 (
// Equation(s):
// \cpu|Mux31~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[5][0]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][0]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[5][0]~regout ),
	.datac(\cpu|registerFile[4][0]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux31~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux31~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N25
cycloneii_lcell_ff \cpu|registerFile[6][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][0]~regout ));

// Location: LCCOMB_X34_Y19_N24
cycloneii_lcell_comb \cpu|Mux31~13 (
// Equation(s):
// \cpu|Mux31~13_combout  = (\cpu|Mux31~12_combout  & ((\cpu|registerFile[7][0]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|Mux31~12_combout  & (((\cpu|registerFile[6][0]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[7][0]~regout ),
	.datab(\cpu|Mux31~12_combout ),
	.datac(\cpu|registerFile[6][0]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux31~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~13 .lut_mask = 16'hB8CC;
defparam \cpu|Mux31~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[1][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][0]~regout ));

// Location: LCCOMB_X36_Y17_N26
cycloneii_lcell_comb \cpu|Mux31~14 (
// Equation(s):
// \cpu|Mux31~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][0]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][0]~regout )))))

	.dataa(\cpu|registerFile[3][0]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[1][0]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux31~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~14 .lut_mask = 16'hB800;
defparam \cpu|Mux31~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N12
cycloneii_lcell_comb \cpu|Mux31~15 (
// Equation(s):
// \cpu|Mux31~15_combout  = (\cpu|Mux31~14_combout ) # ((\cpu|registerFile[2][0]~regout  & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|registerFile[2][0]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|Mux31~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux31~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N22
cycloneii_lcell_comb \cpu|Mux31~16 (
// Equation(s):
// \cpu|Mux31~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & (\cpu|Mux31~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux31~15_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux31~13_combout ),
	.datad(\cpu|Mux31~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux31~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~16 .lut_mask = 16'hD9C8;
defparam \cpu|Mux31~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N27
cycloneii_lcell_ff \cpu|registerFile[8][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][0]~regout ));

// Location: LCCOMB_X40_Y20_N24
cycloneii_lcell_comb \cpu|Mux31~10 (
// Equation(s):
// \cpu|Mux31~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][0]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][0]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][0]~regout ),
	.datad(\cpu|registerFile[8][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux31~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux31~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N3
cycloneii_lcell_ff \cpu|registerFile[11][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][0]~regout ));

// Location: LCCOMB_X33_Y16_N2
cycloneii_lcell_comb \cpu|Mux31~11 (
// Equation(s):
// \cpu|Mux31~11_combout  = (\cpu|Mux31~10_combout  & (((\cpu|registerFile[11][0]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux31~10_combout  & (\cpu|registerFile[9][0]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|registerFile[9][0]~regout ),
	.datab(\cpu|Mux31~10_combout ),
	.datac(\cpu|registerFile[11][0]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux31~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~11 .lut_mask = 16'hE2CC;
defparam \cpu|Mux31~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N8
cycloneii_lcell_comb \cpu|Mux31~19 (
// Equation(s):
// \cpu|Mux31~19_combout  = (\cpu|Mux31~16_combout  & ((\cpu|Mux31~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux31~16_combout  & (((\cpu|Mux31~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a 
// [18]))))

	.dataa(\cpu|Mux31~18_combout ),
	.datab(\cpu|Mux31~16_combout ),
	.datac(\cpu|Mux31~11_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux31~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~19 .lut_mask = 16'hB8CC;
defparam \cpu|Mux31~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N0
cycloneii_lcell_comb \cpu|Mux31~20 (
// Equation(s):
// \cpu|Mux31~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux31~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux31~19_combout )))

	.dataa(\cpu|Mux31~9_combout ),
	.datab(\cpu|Mux31~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Mux31~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux31~20 .lut_mask = 16'hACAC;
defparam \cpu|Mux31~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N1
cycloneii_lcell_ff \cpu|rs1[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux31~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [0]));

// Location: LCCOMB_X27_Y22_N16
cycloneii_lcell_comb \cpu|Add2~0 (
// Equation(s):
// \cpu|Add2~0_combout  = (\cpu|aluIn2[0]~1_combout  & (\cpu|rs1 [0] $ (VCC))) # (!\cpu|aluIn2[0]~1_combout  & ((\cpu|rs1 [0]) # (GND)))
// \cpu|Add2~1  = CARRY((\cpu|rs1 [0]) # (!\cpu|aluIn2[0]~1_combout ))

	.dataa(\cpu|aluIn2[0]~1_combout ),
	.datab(\cpu|rs1 [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add2~0_combout ),
	.cout(\cpu|Add2~1 ));
// synopsys translate_off
defparam \cpu|Add2~0 .lut_mask = 16'h66DD;
defparam \cpu|Add2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N18
cycloneii_lcell_comb \cpu|Add2~2 (
// Equation(s):
// \cpu|Add2~2_combout  = (\cpu|rs1 [1] & ((\cpu|aluIn2[1]~32_combout  & (!\cpu|Add2~1 )) # (!\cpu|aluIn2[1]~32_combout  & (\cpu|Add2~1  & VCC)))) # (!\cpu|rs1 [1] & ((\cpu|aluIn2[1]~32_combout  & ((\cpu|Add2~1 ) # (GND))) # (!\cpu|aluIn2[1]~32_combout  & 
// (!\cpu|Add2~1 ))))
// \cpu|Add2~3  = CARRY((\cpu|rs1 [1] & (\cpu|aluIn2[1]~32_combout  & !\cpu|Add2~1 )) # (!\cpu|rs1 [1] & ((\cpu|aluIn2[1]~32_combout ) # (!\cpu|Add2~1 ))))

	.dataa(\cpu|rs1 [1]),
	.datab(\cpu|aluIn2[1]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~1 ),
	.combout(\cpu|Add2~2_combout ),
	.cout(\cpu|Add2~3 ));
// synopsys translate_off
defparam \cpu|Add2~2 .lut_mask = 16'h694D;
defparam \cpu|Add2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N22
cycloneii_lcell_comb \cpu|Add2~6 (
// Equation(s):
// \cpu|Add2~6_combout  = (\cpu|rs1 [3] & ((\cpu|aluIn2[3]~30_combout  & (!\cpu|Add2~5 )) # (!\cpu|aluIn2[3]~30_combout  & (\cpu|Add2~5  & VCC)))) # (!\cpu|rs1 [3] & ((\cpu|aluIn2[3]~30_combout  & ((\cpu|Add2~5 ) # (GND))) # (!\cpu|aluIn2[3]~30_combout  & 
// (!\cpu|Add2~5 ))))
// \cpu|Add2~7  = CARRY((\cpu|rs1 [3] & (\cpu|aluIn2[3]~30_combout  & !\cpu|Add2~5 )) # (!\cpu|rs1 [3] & ((\cpu|aluIn2[3]~30_combout ) # (!\cpu|Add2~5 ))))

	.dataa(\cpu|rs1 [3]),
	.datab(\cpu|aluIn2[3]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~5 ),
	.combout(\cpu|Add2~6_combout ),
	.cout(\cpu|Add2~7 ));
// synopsys translate_off
defparam \cpu|Add2~6 .lut_mask = 16'h694D;
defparam \cpu|Add2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N26
cycloneii_lcell_comb \cpu|Add2~10 (
// Equation(s):
// \cpu|Add2~10_combout  = (\cpu|rs1 [5] & ((\cpu|aluIn2[5]~28_combout  & (!\cpu|Add2~9 )) # (!\cpu|aluIn2[5]~28_combout  & (\cpu|Add2~9  & VCC)))) # (!\cpu|rs1 [5] & ((\cpu|aluIn2[5]~28_combout  & ((\cpu|Add2~9 ) # (GND))) # (!\cpu|aluIn2[5]~28_combout  & 
// (!\cpu|Add2~9 ))))
// \cpu|Add2~11  = CARRY((\cpu|rs1 [5] & (\cpu|aluIn2[5]~28_combout  & !\cpu|Add2~9 )) # (!\cpu|rs1 [5] & ((\cpu|aluIn2[5]~28_combout ) # (!\cpu|Add2~9 ))))

	.dataa(\cpu|rs1 [5]),
	.datab(\cpu|aluIn2[5]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~9 ),
	.combout(\cpu|Add2~10_combout ),
	.cout(\cpu|Add2~11 ));
// synopsys translate_off
defparam \cpu|Add2~10 .lut_mask = 16'h694D;
defparam \cpu|Add2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N30
cycloneii_lcell_comb \cpu|Add2~14 (
// Equation(s):
// \cpu|Add2~14_combout  = (\cpu|aluIn2[7]~26_combout  & ((\cpu|rs1 [7] & (!\cpu|Add2~13 )) # (!\cpu|rs1 [7] & ((\cpu|Add2~13 ) # (GND))))) # (!\cpu|aluIn2[7]~26_combout  & ((\cpu|rs1 [7] & (\cpu|Add2~13  & VCC)) # (!\cpu|rs1 [7] & (!\cpu|Add2~13 ))))
// \cpu|Add2~15  = CARRY((\cpu|aluIn2[7]~26_combout  & ((!\cpu|Add2~13 ) # (!\cpu|rs1 [7]))) # (!\cpu|aluIn2[7]~26_combout  & (!\cpu|rs1 [7] & !\cpu|Add2~13 )))

	.dataa(\cpu|aluIn2[7]~26_combout ),
	.datab(\cpu|rs1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~13 ),
	.combout(\cpu|Add2~14_combout ),
	.cout(\cpu|Add2~15 ));
// synopsys translate_off
defparam \cpu|Add2~14 .lut_mask = 16'h692B;
defparam \cpu|Add2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N0
cycloneii_lcell_comb \cpu|Add2~16 (
// Equation(s):
// \cpu|Add2~16_combout  = ((\cpu|rs1 [8] $ (\cpu|aluIn2[8]~25_combout  $ (\cpu|Add2~15 )))) # (GND)
// \cpu|Add2~17  = CARRY((\cpu|rs1 [8] & ((!\cpu|Add2~15 ) # (!\cpu|aluIn2[8]~25_combout ))) # (!\cpu|rs1 [8] & (!\cpu|aluIn2[8]~25_combout  & !\cpu|Add2~15 )))

	.dataa(\cpu|rs1 [8]),
	.datab(\cpu|aluIn2[8]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~15 ),
	.combout(\cpu|Add2~16_combout ),
	.cout(\cpu|Add2~17 ));
// synopsys translate_off
defparam \cpu|Add2~16 .lut_mask = 16'h962B;
defparam \cpu|Add2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N2
cycloneii_lcell_comb \cpu|Add2~18 (
// Equation(s):
// \cpu|Add2~18_combout  = (\cpu|rs1 [9] & ((\cpu|aluIn2[9]~24_combout  & (!\cpu|Add2~17 )) # (!\cpu|aluIn2[9]~24_combout  & (\cpu|Add2~17  & VCC)))) # (!\cpu|rs1 [9] & ((\cpu|aluIn2[9]~24_combout  & ((\cpu|Add2~17 ) # (GND))) # (!\cpu|aluIn2[9]~24_combout  
// & (!\cpu|Add2~17 ))))
// \cpu|Add2~19  = CARRY((\cpu|rs1 [9] & (\cpu|aluIn2[9]~24_combout  & !\cpu|Add2~17 )) # (!\cpu|rs1 [9] & ((\cpu|aluIn2[9]~24_combout ) # (!\cpu|Add2~17 ))))

	.dataa(\cpu|rs1 [9]),
	.datab(\cpu|aluIn2[9]~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~17 ),
	.combout(\cpu|Add2~18_combout ),
	.cout(\cpu|Add2~19 ));
// synopsys translate_off
defparam \cpu|Add2~18 .lut_mask = 16'h694D;
defparam \cpu|Add2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N18
cycloneii_lcell_comb \cpu|writeBackData[9]~95 (
// Equation(s):
// \cpu|writeBackData[9]~95_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~18_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[9]~18_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[9]~18_combout ))

	.dataa(\cpu|aluPlus[9]~18_combout ),
	.datab(\cpu|Add2~18_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[9]~95_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[9]~95 .lut_mask = 16'hCAAA;
defparam \cpu|writeBackData[9]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N20
cycloneii_lcell_comb \cpu|writeBackData[9]~96 (
// Equation(s):
// \cpu|writeBackData[9]~96_combout  = (\cpu|aluReg [9] & ((\cpu|Equal12~0_combout ) # ((\cpu|writeBackData[9]~95_combout  & !\cpu|ShiftLeft0~1_combout )))) # (!\cpu|aluReg [9] & (\cpu|writeBackData[9]~95_combout  & (!\cpu|ShiftLeft0~1_combout )))

	.dataa(\cpu|aluReg [9]),
	.datab(\cpu|writeBackData[9]~95_combout ),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[9]~96_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[9]~96 .lut_mask = 16'hAE0C;
defparam \cpu|writeBackData[9]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N4
cycloneii_lcell_comb \cpu|writeBackData[9]~97 (
// Equation(s):
// \cpu|writeBackData[9]~97_combout  = (\cpu|writeBackData[9]~96_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|rs1 [9] $ (\cpu|aluIn2[9]~24_combout ))))

	.dataa(\cpu|ShiftLeft0~0_combout ),
	.datab(\cpu|writeBackData[9]~96_combout ),
	.datac(\cpu|rs1 [9]),
	.datad(\cpu|aluIn2[9]~24_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[9]~97_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[9]~97 .lut_mask = 16'hCDDC;
defparam \cpu|writeBackData[9]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N26
cycloneii_lcell_comb \cpu|writeBackData[9]~94 (
// Equation(s):
// \cpu|writeBackData[9]~94_combout  = (\cpu|ShiftLeft0~3_combout  & (\cpu|ShiftLeft0~2_combout  & (\cpu|rs1 [9] & \cpu|aluIn2[9]~24_combout ))) # (!\cpu|ShiftLeft0~3_combout  & (((\cpu|rs1 [9]) # (\cpu|aluIn2[9]~24_combout ))))

	.dataa(\cpu|ShiftLeft0~2_combout ),
	.datab(\cpu|ShiftLeft0~3_combout ),
	.datac(\cpu|rs1 [9]),
	.datad(\cpu|aluIn2[9]~24_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[9]~94_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[9]~94 .lut_mask = 16'hB330;
defparam \cpu|writeBackData[9]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N14
cycloneii_lcell_comb \cpu|writeBackData[9]~98 (
// Equation(s):
// \cpu|writeBackData[9]~98_combout  = (\cpu|writeBackData[9]~93_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[9]~97_combout ) # (\cpu|writeBackData[9]~94_combout ))))

	.dataa(\cpu|writeBackData[9]~93_combout ),
	.datab(\cpu|writeBackData[9]~97_combout ),
	.datac(\cpu|writeBackData~10_combout ),
	.datad(\cpu|writeBackData[9]~94_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[9]~98_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[9]~98 .lut_mask = 16'hFAEA;
defparam \cpu|writeBackData[9]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N21
cycloneii_lcell_ff \cpu|registerFile[5][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][9]~regout ));

// Location: LCFF_X31_Y25_N11
cycloneii_lcell_ff \cpu|registerFile[4][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][9]~regout ));

// Location: LCCOMB_X29_Y25_N20
cycloneii_lcell_comb \cpu|Mux22~10 (
// Equation(s):
// \cpu|Mux22~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[5][9]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[4][9]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[5][9]~regout ),
	.datad(\cpu|registerFile[4][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux22~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N31
cycloneii_lcell_ff \cpu|registerFile[7][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][9]~regout ));

// Location: LCFF_X27_Y25_N13
cycloneii_lcell_ff \cpu|registerFile[6][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][9]~regout ));

// Location: LCCOMB_X27_Y25_N30
cycloneii_lcell_comb \cpu|Mux22~11 (
// Equation(s):
// \cpu|Mux22~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux22~10_combout  & (\cpu|registerFile[7][9]~regout )) # (!\cpu|Mux22~10_combout  & ((\cpu|registerFile[6][9]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux22~10_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux22~10_combout ),
	.datac(\cpu|registerFile[7][9]~regout ),
	.datad(\cpu|registerFile[6][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~11 .lut_mask = 16'hE6C4;
defparam \cpu|Mux22~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y22_N15
cycloneii_lcell_ff \cpu|registerFile[3][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[9]~98_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][9]~regout ));

// Location: LCFF_X30_Y18_N15
cycloneii_lcell_ff \cpu|registerFile[1][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][9]~regout ));

// Location: LCCOMB_X30_Y18_N20
cycloneii_lcell_comb \cpu|Mux22~14 (
// Equation(s):
// \cpu|Mux22~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][9]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][9]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[3][9]~regout ),
	.datad(\cpu|registerFile[1][9]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux22~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~14 .lut_mask = 16'hA280;
defparam \cpu|Mux22~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N30
cycloneii_lcell_comb \cpu|Mux22~15 (
// Equation(s):
// \cpu|Mux22~15_combout  = (\cpu|Mux22~14_combout ) # ((!\cpu|registerFile[2][9]~regout  & (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\cpu|registerFile[2][9]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux22~14_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux22~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~15 .lut_mask = 16'hF1F0;
defparam \cpu|Mux22~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N0
cycloneii_lcell_comb \cpu|Mux22~16 (
// Equation(s):
// \cpu|Mux22~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux22~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux22~15_combout )))))

	.dataa(\cpu|Mux22~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux22~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~16 .lut_mask = 16'hE3E0;
defparam \cpu|Mux22~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y18_N2
cycloneii_lcell_comb \cpu|Mux22~19 (
// Equation(s):
// \cpu|Mux22~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux22~16_combout  & (\cpu|Mux22~18_combout )) # (!\cpu|Mux22~16_combout  & ((\cpu|Mux22~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|Mux22~16_combout ))))

	.dataa(\cpu|Mux22~18_combout ),
	.datab(\cpu|Mux22~11_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|Mux22~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux22~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~19 .lut_mask = 16'hAFC0;
defparam \cpu|Mux22~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N24
cycloneii_lcell_comb \cpu|Mux22~20 (
// Equation(s):
// \cpu|Mux22~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux22~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux22~19_combout )))

	.dataa(\cpu|Mux22~9_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|Mux22~19_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Mux22~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux22~20 .lut_mask = 16'hB8B8;
defparam \cpu|Mux22~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N25
cycloneii_lcell_ff \cpu|rs1[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux22~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [9]));

// Location: LCFF_X32_Y23_N29
cycloneii_lcell_ff \cpu|registerFile[27][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][5]~regout ));

// Location: LCCOMB_X32_Y23_N28
cycloneii_lcell_comb \cpu|Mux26~7 (
// Equation(s):
// \cpu|Mux26~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[27][5]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[19][5]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[19][5]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[27][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux26~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~7 .lut_mask = 16'hCCE2;
defparam \cpu|Mux26~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N7
cycloneii_lcell_ff \cpu|registerFile[23][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][5]~regout ));

// Location: LCCOMB_X32_Y23_N6
cycloneii_lcell_comb \cpu|Mux26~8 (
// Equation(s):
// \cpu|Mux26~8_combout  = (\cpu|Mux26~7_combout  & ((\cpu|registerFile[31][5]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux26~7_combout  & (((\cpu|registerFile[23][5]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[31][5]~regout ),
	.datab(\cpu|Mux26~7_combout ),
	.datac(\cpu|registerFile[23][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux26~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~8 .lut_mask = 16'hB8CC;
defparam \cpu|Mux26~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[22][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][5]~regout ));

// Location: LCCOMB_X29_Y17_N10
cycloneii_lcell_comb \cpu|Mux26~2 (
// Equation(s):
// \cpu|Mux26~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[22][5]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[18][5]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[18][5]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[22][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~2 .lut_mask = 16'hCCE2;
defparam \cpu|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N15
cycloneii_lcell_ff \cpu|registerFile[30][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][5]~regout ));

// Location: LCFF_X29_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[26][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][5]~regout ));

// Location: LCCOMB_X29_Y21_N14
cycloneii_lcell_comb \cpu|Mux26~3 (
// Equation(s):
// \cpu|Mux26~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux26~2_combout  & (\cpu|registerFile[30][5]~regout )) # (!\cpu|Mux26~2_combout  & ((\cpu|registerFile[26][5]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux26~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux26~2_combout ),
	.datac(\cpu|registerFile[30][5]~regout ),
	.datad(\cpu|registerFile[26][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux26~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~3 .lut_mask = 16'hE6C4;
defparam \cpu|Mux26~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N31
cycloneii_lcell_ff \cpu|registerFile[28][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][5]~regout ));

// Location: LCFF_X32_Y20_N9
cycloneii_lcell_ff \cpu|registerFile[24][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][5]~regout ));

// Location: LCFF_X35_Y18_N1
cycloneii_lcell_ff \cpu|registerFile[20][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][5]~regout ));

// Location: LCCOMB_X35_Y18_N0
cycloneii_lcell_comb \cpu|Mux26~4 (
// Equation(s):
// \cpu|Mux26~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[20][5]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[16][5]~regout ))))

	.dataa(\cpu|registerFile[16][5]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[20][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux26~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~4 .lut_mask = 16'hFC22;
defparam \cpu|Mux26~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y20_N8
cycloneii_lcell_comb \cpu|Mux26~5 (
// Equation(s):
// \cpu|Mux26~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux26~4_combout  & (\cpu|registerFile[28][5]~regout )) # (!\cpu|Mux26~4_combout  & ((\cpu|registerFile[24][5]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux26~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[28][5]~regout ),
	.datac(\cpu|registerFile[24][5]~regout ),
	.datad(\cpu|Mux26~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux26~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N12
cycloneii_lcell_comb \cpu|Mux26~6 (
// Equation(s):
// \cpu|Mux26~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & (\cpu|Mux26~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux26~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|Mux26~3_combout ),
	.datad(\cpu|Mux26~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~6 .lut_mask = 16'hD9C8;
defparam \cpu|Mux26~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y25_N22
cycloneii_lcell_comb \cpu|Mux26~9 (
// Equation(s):
// \cpu|Mux26~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux26~6_combout  & ((\cpu|Mux26~8_combout ))) # (!\cpu|Mux26~6_combout  & (\cpu|Mux26~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux26~6_combout ))))

	.dataa(\cpu|Mux26~1_combout ),
	.datab(\cpu|Mux26~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux26~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~9 .lut_mask = 16'hCFA0;
defparam \cpu|Mux26~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N1
cycloneii_lcell_ff \cpu|registerFile[12][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][5]~regout ));

// Location: LCFF_X29_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[13][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][5]~regout ));

// Location: LCCOMB_X29_Y16_N0
cycloneii_lcell_comb \cpu|Mux26~17 (
// Equation(s):
// \cpu|Mux26~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & ((\cpu|registerFile[13][5]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[12][5]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[12][5]~regout ),
	.datad(\cpu|registerFile[13][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux26~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~17 .lut_mask = 16'hDC98;
defparam \cpu|Mux26~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N18
cycloneii_lcell_comb \cpu|Mux26~18 (
// Equation(s):
// \cpu|Mux26~18_combout  = (\cpu|Mux26~17_combout  & ((\cpu|registerFile[15][5]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|Mux26~17_combout  & (((\cpu|registerFile[14][5]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[15][5]~regout ),
	.datab(\cpu|registerFile[14][5]~regout ),
	.datac(\cpu|Mux26~17_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux26~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~18 .lut_mask = 16'hACF0;
defparam \cpu|Mux26~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[2][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][5]~regout ));

// Location: LCCOMB_X28_Y17_N26
cycloneii_lcell_comb \cpu|Mux26~15 (
// Equation(s):
// \cpu|Mux26~15_combout  = (\cpu|Mux26~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[2][5]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|Mux26~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[2][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux26~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~15 .lut_mask = 16'hAAEA;
defparam \cpu|Mux26~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N4
cycloneii_lcell_comb \cpu|Mux26~16 (
// Equation(s):
// \cpu|Mux26~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux26~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux26~15_combout )))))

	.dataa(\cpu|Mux26~13_combout ),
	.datab(\cpu|Mux26~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux26~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~16 .lut_mask = 16'hFA0C;
defparam \cpu|Mux26~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N23
cycloneii_lcell_ff \cpu|registerFile[7][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][5]~regout ));

// Location: LCFF_X31_Y24_N13
cycloneii_lcell_ff \cpu|registerFile[6][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][5]~regout ));

// Location: LCCOMB_X31_Y24_N22
cycloneii_lcell_comb \cpu|Mux26~11 (
// Equation(s):
// \cpu|Mux26~11_combout  = (\cpu|Mux26~10_combout  & (((\cpu|registerFile[7][5]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux26~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[6][5]~regout ))))

	.dataa(\cpu|Mux26~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[7][5]~regout ),
	.datad(\cpu|registerFile[6][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux26~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux26~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N6
cycloneii_lcell_comb \cpu|Mux26~19 (
// Equation(s):
// \cpu|Mux26~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux26~16_combout  & (\cpu|Mux26~18_combout )) # (!\cpu|Mux26~16_combout  & ((\cpu|Mux26~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|Mux26~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux26~18_combout ),
	.datac(\cpu|Mux26~16_combout ),
	.datad(\cpu|Mux26~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~19 .lut_mask = 16'hDAD0;
defparam \cpu|Mux26~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N18
cycloneii_lcell_comb \cpu|Mux26~20 (
// Equation(s):
// \cpu|Mux26~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux26~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux26~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux26~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux26~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux26~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux26~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux26~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N19
cycloneii_lcell_ff \cpu|rs1[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux26~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [5]));

// Location: LCCOMB_X27_Y19_N20
cycloneii_lcell_comb \cpu|aluIn2[4]~29 (
// Equation(s):
// \cpu|aluIn2[4]~29_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [4])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [24])))

	.dataa(vcc),
	.datab(\cpu|aluIn2~0_combout ),
	.datac(\cpu|rs2 [4]),
	.datad(\cpu|instr [24]),
	.cin(gnd),
	.combout(\cpu|aluIn2[4]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[4]~29 .lut_mask = 16'hF3C0;
defparam \cpu|aluIn2[4]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N8
cycloneii_lcell_comb \cpu|writeBackData[2]~31 (
// Equation(s):
// \cpu|writeBackData[2]~31_combout  = (\cpu|Add6~2_combout  & ((\cpu|Equal7~0_combout ) # ((\cpu|cycles [2] & \cpu|Equal4~5_combout )))) # (!\cpu|Add6~2_combout  & (\cpu|cycles [2] & (\cpu|Equal4~5_combout )))

	.dataa(\cpu|Add6~2_combout ),
	.datab(\cpu|cycles [2]),
	.datac(\cpu|Equal4~5_combout ),
	.datad(\cpu|Equal7~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~31 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[2]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N10
cycloneii_lcell_comb \cpu|PCplus4[2]~0 (
// Equation(s):
// \cpu|PCplus4[2]~0_combout  = \cpu|PC [2] $ (VCC)
// \cpu|PCplus4[2]~1  = CARRY(\cpu|PC [2])

	.dataa(vcc),
	.datab(\cpu|PC [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|PCplus4[2]~0_combout ),
	.cout(\cpu|PCplus4[2]~1 ));
// synopsys translate_off
defparam \cpu|PCplus4[2]~0 .lut_mask = 16'h33CC;
defparam \cpu|PCplus4[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N22
cycloneii_lcell_comb \cpu|writeBackData[2]~32 (
// Equation(s):
// \cpu|writeBackData[2]~32_combout  = (\cpu|writeBackData[2]~30_combout ) # ((\cpu|writeBackData[2]~31_combout ) # ((\cpu|PCplus4[2]~0_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|writeBackData[2]~30_combout ),
	.datab(\cpu|writeBackData[2]~31_combout ),
	.datac(\cpu|PCplus4[2]~0_combout ),
	.datad(\cpu|writeBackData~21_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~32_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~32 .lut_mask = 16'hFEEE;
defparam \cpu|writeBackData[2]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N16
cycloneii_lcell_comb \cpu|writeBackData[2]~33 (
// Equation(s):
// \cpu|writeBackData[2]~33_combout  = (\cpu|rs1 [2] & (((\cpu|aluIn2[2]~31_combout  & \cpu|ShiftLeft0~2_combout )) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|rs1 [2] & (\cpu|aluIn2[2]~31_combout  & ((!\cpu|ShiftLeft0~3_combout ))))

	.dataa(\cpu|rs1 [2]),
	.datab(\cpu|aluIn2[2]~31_combout ),
	.datac(\cpu|ShiftLeft0~2_combout ),
	.datad(\cpu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~33_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~33 .lut_mask = 16'h80EE;
defparam \cpu|writeBackData[2]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N10
cycloneii_lcell_comb \cpu|writeBackData[2]~36 (
// Equation(s):
// \cpu|writeBackData[2]~36_combout  = (\cpu|writeBackData[2]~35_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[2]~31_combout  $ (\cpu|rs1 [2]))))

	.dataa(\cpu|writeBackData[2]~35_combout ),
	.datab(\cpu|aluIn2[2]~31_combout ),
	.datac(\cpu|rs1 [2]),
	.datad(\cpu|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~36_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~36 .lut_mask = 16'hAABE;
defparam \cpu|writeBackData[2]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N20
cycloneii_lcell_comb \cpu|writeBackData[2]~37 (
// Equation(s):
// \cpu|writeBackData[2]~37_combout  = (\cpu|writeBackData[2]~32_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[2]~33_combout ) # (\cpu|writeBackData[2]~36_combout ))))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|writeBackData[2]~32_combout ),
	.datac(\cpu|writeBackData[2]~33_combout ),
	.datad(\cpu|writeBackData[2]~36_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[2]~37_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[2]~37 .lut_mask = 16'hEEEC;
defparam \cpu|writeBackData[2]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N29
cycloneii_lcell_ff \cpu|registerFile[11][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][2]~regout ));

// Location: LCFF_X30_Y16_N19
cycloneii_lcell_ff \cpu|registerFile[9][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][2]~regout ));

// Location: LCCOMB_X30_Y16_N28
cycloneii_lcell_comb \cpu|Mux29~11 (
// Equation(s):
// \cpu|Mux29~11_combout  = (\cpu|Mux29~10_combout  & (((\cpu|registerFile[11][2]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux29~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\cpu|registerFile[9][2]~regout ))))

	.dataa(\cpu|Mux29~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][2]~regout ),
	.datad(\cpu|registerFile[9][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux29~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux29~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N5
cycloneii_lcell_ff \cpu|registerFile[1][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][2]~regout ));

// Location: LCFF_X24_Y17_N17
cycloneii_lcell_ff \cpu|registerFile[3][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][2]~regout ));

// Location: LCCOMB_X23_Y17_N4
cycloneii_lcell_comb \cpu|Mux29~14 (
// Equation(s):
// \cpu|Mux29~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][2]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][2]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[1][2]~regout ),
	.datad(\cpu|registerFile[3][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux29~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~14 .lut_mask = 16'hC840;
defparam \cpu|Mux29~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N17
cycloneii_lcell_ff \cpu|registerFile[2][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][2]~regout ));

// Location: LCCOMB_X23_Y17_N22
cycloneii_lcell_comb \cpu|Mux29~15 (
// Equation(s):
// \cpu|Mux29~15_combout  = (\cpu|Mux29~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][2]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux29~14_combout ),
	.datac(\cpu|registerFile[2][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux29~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~15 .lut_mask = 16'hDCCC;
defparam \cpu|Mux29~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N8
cycloneii_lcell_comb \cpu|Mux29~16 (
// Equation(s):
// \cpu|Mux29~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux29~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|Mux29~15_combout  & !\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|Mux29~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux29~15_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux29~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~16 .lut_mask = 16'hCCB8;
defparam \cpu|Mux29~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N26
cycloneii_lcell_comb \cpu|Mux29~19 (
// Equation(s):
// \cpu|Mux29~19_combout  = (\cpu|Mux29~16_combout  & ((\cpu|Mux29~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux29~16_combout  & (((\cpu|Mux29~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a 
// [18]))))

	.dataa(\cpu|Mux29~18_combout ),
	.datab(\cpu|Mux29~11_combout ),
	.datac(\cpu|Mux29~16_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux29~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~19 .lut_mask = 16'hACF0;
defparam \cpu|Mux29~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N31
cycloneii_lcell_ff \cpu|registerFile[29][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][2]~regout ));

// Location: LCFF_X30_Y20_N17
cycloneii_lcell_ff \cpu|registerFile[25][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][2]~regout ));

// Location: LCFF_X30_Y17_N31
cycloneii_lcell_ff \cpu|registerFile[17][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][2]~regout ));

// Location: LCFF_X30_Y17_N13
cycloneii_lcell_ff \cpu|registerFile[21][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][2]~regout ));

// Location: LCCOMB_X30_Y17_N12
cycloneii_lcell_comb \cpu|Mux29~0 (
// Equation(s):
// \cpu|Mux29~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[21][2]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[17][2]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[17][2]~regout ),
	.datac(\cpu|registerFile[21][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~0 .lut_mask = 16'hAAE4;
defparam \cpu|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N16
cycloneii_lcell_comb \cpu|Mux29~1 (
// Equation(s):
// \cpu|Mux29~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux29~0_combout  & (\cpu|registerFile[29][2]~regout )) # (!\cpu|Mux29~0_combout  & ((\cpu|registerFile[25][2]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux29~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[29][2]~regout ),
	.datac(\cpu|registerFile[25][2]~regout ),
	.datad(\cpu|Mux29~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N19
cycloneii_lcell_ff \cpu|registerFile[23][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][2]~regout ));

// Location: LCCOMB_X32_Y23_N18
cycloneii_lcell_comb \cpu|Mux29~7 (
// Equation(s):
// \cpu|Mux29~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[23][2]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[19][2]~regout ))))

	.dataa(\cpu|registerFile[19][2]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux29~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~7 .lut_mask = 16'hFC22;
defparam \cpu|Mux29~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N13
cycloneii_lcell_ff \cpu|registerFile[27][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][2]~regout ));

// Location: LCCOMB_X32_Y23_N12
cycloneii_lcell_comb \cpu|Mux29~8 (
// Equation(s):
// \cpu|Mux29~8_combout  = (\cpu|Mux29~7_combout  & ((\cpu|registerFile[31][2]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux29~7_combout  & (((\cpu|registerFile[27][2]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[31][2]~regout ),
	.datab(\cpu|Mux29~7_combout ),
	.datac(\cpu|registerFile[27][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux29~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~8 .lut_mask = 16'hB8CC;
defparam \cpu|Mux29~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N14
cycloneii_lcell_comb \cpu|Mux29~9 (
// Equation(s):
// \cpu|Mux29~9_combout  = (\cpu|Mux29~6_combout  & (((\cpu|Mux29~8_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux29~6_combout  & (\cpu|Mux29~1_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|Mux29~6_combout ),
	.datab(\cpu|Mux29~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux29~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~9 .lut_mask = 16'hEA4A;
defparam \cpu|Mux29~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N8
cycloneii_lcell_comb \cpu|Mux29~20 (
// Equation(s):
// \cpu|Mux29~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux29~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux29~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux29~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux29~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux29~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux29~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux29~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N9
cycloneii_lcell_ff \cpu|rs1[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux29~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [2]));

// Location: LCCOMB_X22_Y23_N30
cycloneii_lcell_comb \cpu|writeBackData~302 (
// Equation(s):
// \cpu|writeBackData~302_combout  = (!\cpu|instr [12] & (\cpu|Add7~0_combout  & !\cpu|instr [13]))

	.dataa(\cpu|instr [12]),
	.datab(vcc),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData~302_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~302 .lut_mask = 16'h0050;
defparam \cpu|writeBackData~302 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N8
cycloneii_lcell_comb \cpu|writeBackData~12 (
// Equation(s):
// \cpu|writeBackData~12_combout  = (\cpu|Add7~2_combout  & (!\cpu|instr [13] & ((\cpu|instr [12]) # (!\cpu|Add7~0_combout ))))

	.dataa(\cpu|instr [12]),
	.datab(\cpu|Add7~2_combout ),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~12 .lut_mask = 16'h008C;
defparam \cpu|writeBackData~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N14
cycloneii_lcell_comb \cpu|writeBackData[1]~17 (
// Equation(s):
// \cpu|writeBackData[1]~17_combout  = (!\cpu|writeBackData~302_combout  & ((\cpu|writeBackData~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|writeBackData~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a 
// [1]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [1]),
	.datab(\cpu|writeBackData~302_combout ),
	.datac(\cpu|writeBackData~12_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~17 .lut_mask = 16'h3202;
defparam \cpu|writeBackData[1]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N24
cycloneii_lcell_comb \cpu|writeBackData[1]~18 (
// Equation(s):
// \cpu|writeBackData[1]~18_combout  = (\cpu|Add7~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [25]))) # (!\cpu|Add7~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [9]))

	.dataa(vcc),
	.datab(\cpu|Add7~2_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [9]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [25]),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~18 .lut_mask = 16'hFC30;
defparam \cpu|writeBackData[1]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N24
cycloneii_lcell_comb \cpu|writeBackData[1]~19 (
// Equation(s):
// \cpu|writeBackData[1]~19_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[1]~17_combout ) # ((\cpu|writeBackData[1]~18_combout  & \cpu|writeBackData~302_combout ))))

	.dataa(\cpu|Equal0~1_combout ),
	.datab(\cpu|writeBackData[1]~17_combout ),
	.datac(\cpu|writeBackData[1]~18_combout ),
	.datad(\cpu|writeBackData~302_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~19 .lut_mask = 16'hA888;
defparam \cpu|writeBackData[1]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N12
cycloneii_lcell_comb \cpu|aluIn2[0]~1 (
// Equation(s):
// \cpu|aluIn2[0]~1_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [0])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [20])))

	.dataa(\cpu|rs2 [0]),
	.datab(vcc),
	.datac(\cpu|instr [20]),
	.datad(\cpu|aluIn2~0_combout ),
	.cin(gnd),
	.combout(\cpu|aluIn2[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[0]~1 .lut_mask = 16'hAAF0;
defparam \cpu|aluIn2[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N0
cycloneii_lcell_comb \cpu|aluPlus[0]~0 (
// Equation(s):
// \cpu|aluPlus[0]~0_combout  = (\cpu|rs1 [0] & (\cpu|aluIn2[0]~1_combout  $ (VCC))) # (!\cpu|rs1 [0] & (\cpu|aluIn2[0]~1_combout  & VCC))
// \cpu|aluPlus[0]~1  = CARRY((\cpu|rs1 [0] & \cpu|aluIn2[0]~1_combout ))

	.dataa(\cpu|rs1 [0]),
	.datab(\cpu|aluIn2[0]~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluPlus[0]~0_combout ),
	.cout(\cpu|aluPlus[0]~1 ));
// synopsys translate_off
defparam \cpu|aluPlus[0]~0 .lut_mask = 16'h6688;
defparam \cpu|aluPlus[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N2
cycloneii_lcell_comb \cpu|aluPlus[1]~2 (
// Equation(s):
// \cpu|aluPlus[1]~2_combout  = (\cpu|aluIn2[1]~32_combout  & ((\cpu|rs1 [1] & (\cpu|aluPlus[0]~1  & VCC)) # (!\cpu|rs1 [1] & (!\cpu|aluPlus[0]~1 )))) # (!\cpu|aluIn2[1]~32_combout  & ((\cpu|rs1 [1] & (!\cpu|aluPlus[0]~1 )) # (!\cpu|rs1 [1] & 
// ((\cpu|aluPlus[0]~1 ) # (GND)))))
// \cpu|aluPlus[1]~3  = CARRY((\cpu|aluIn2[1]~32_combout  & (!\cpu|rs1 [1] & !\cpu|aluPlus[0]~1 )) # (!\cpu|aluIn2[1]~32_combout  & ((!\cpu|aluPlus[0]~1 ) # (!\cpu|rs1 [1]))))

	.dataa(\cpu|aluIn2[1]~32_combout ),
	.datab(\cpu|rs1 [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[0]~1 ),
	.combout(\cpu|aluPlus[1]~2_combout ),
	.cout(\cpu|aluPlus[1]~3 ));
// synopsys translate_off
defparam \cpu|aluPlus[1]~2 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[1]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N20
cycloneii_lcell_comb \cpu|PCplusImm~0 (
// Equation(s):
// \cpu|PCplusImm~0_combout  = (\cpu|instr [3] & (\cpu|instr [21])) # (!\cpu|instr [3] & (((\cpu|instr [8] & !\cpu|instr [4]))))

	.dataa(\cpu|instr [21]),
	.datab(\cpu|instr [3]),
	.datac(\cpu|instr [8]),
	.datad(\cpu|instr [4]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~0 .lut_mask = 16'h88B8;
defparam \cpu|PCplusImm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N10
cycloneii_lcell_comb \cpu|Add6~0 (
// Equation(s):
// \cpu|Add6~0_combout  = (\cpu|PC [1] & (\cpu|PCplusImm~0_combout  $ (VCC))) # (!\cpu|PC [1] & (\cpu|PCplusImm~0_combout  & VCC))
// \cpu|Add6~1  = CARRY((\cpu|PC [1] & \cpu|PCplusImm~0_combout ))

	.dataa(\cpu|PC [1]),
	.datab(\cpu|PCplusImm~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add6~0_combout ),
	.cout(\cpu|Add6~1 ));
// synopsys translate_off
defparam \cpu|Add6~0 .lut_mask = 16'h6688;
defparam \cpu|Add6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N30
cycloneii_lcell_comb \cpu|PC~22 (
// Equation(s):
// \cpu|PC~22_combout  = (\cpu|state [2] & ((\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~0_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PC [1])))) # (!\cpu|state [2] & (\cpu|PC [1]))

	.dataa(\cpu|PC [1]),
	.datab(\cpu|Add6~0_combout ),
	.datac(\cpu|state [2]),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC~22 .lut_mask = 16'hCAAA;
defparam \cpu|PC~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N16
cycloneii_lcell_comb \cpu|PC~23 (
// Equation(s):
// \cpu|PC~23_combout  = (\cpu|Equal5~0_combout  & ((\cpu|state [2] & (\cpu|aluPlus[1]~2_combout )) # (!\cpu|state [2] & ((\cpu|PC~22_combout ))))) # (!\cpu|Equal5~0_combout  & (((\cpu|PC~22_combout ))))

	.dataa(\cpu|Equal5~0_combout ),
	.datab(\cpu|state [2]),
	.datac(\cpu|aluPlus[1]~2_combout ),
	.datad(\cpu|PC~22_combout ),
	.cin(gnd),
	.combout(\cpu|PC~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC~23 .lut_mask = 16'hF780;
defparam \cpu|PC~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N17
cycloneii_lcell_ff \cpu|PC[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [1]));

// Location: LCCOMB_X22_Y19_N22
cycloneii_lcell_comb \cpu|writeBackData[1]~20 (
// Equation(s):
// \cpu|writeBackData[1]~20_combout  = (\cpu|cycles [1] & ((\cpu|Equal4~5_combout ) # ((\cpu|Add6~0_combout  & \cpu|Equal7~0_combout )))) # (!\cpu|cycles [1] & (\cpu|Add6~0_combout  & (\cpu|Equal7~0_combout )))

	.dataa(\cpu|cycles [1]),
	.datab(\cpu|Add6~0_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~20 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[1]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N8
cycloneii_lcell_comb \cpu|writeBackData[1]~22 (
// Equation(s):
// \cpu|writeBackData[1]~22_combout  = (\cpu|writeBackData[1]~19_combout ) # ((\cpu|writeBackData[1]~20_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PC [1])))

	.dataa(\cpu|writeBackData~21_combout ),
	.datab(\cpu|writeBackData[1]~19_combout ),
	.datac(\cpu|PC [1]),
	.datad(\cpu|writeBackData[1]~20_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~22 .lut_mask = 16'hFFEC;
defparam \cpu|writeBackData[1]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N26
cycloneii_lcell_comb \cpu|writeBackData[1]~26 (
// Equation(s):
// \cpu|writeBackData[1]~26_combout  = (\cpu|writeBackData[1]~25_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[1]~32_combout  $ (\cpu|rs1 [1]))))

	.dataa(\cpu|writeBackData[1]~25_combout ),
	.datab(\cpu|ShiftLeft0~0_combout ),
	.datac(\cpu|aluIn2[1]~32_combout ),
	.datad(\cpu|rs1 [1]),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~26 .lut_mask = 16'hABBA;
defparam \cpu|writeBackData[1]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N0
cycloneii_lcell_comb \cpu|writeBackData[1]~27 (
// Equation(s):
// \cpu|writeBackData[1]~27_combout  = (\cpu|writeBackData[1]~22_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[1]~23_combout ) # (\cpu|writeBackData[1]~26_combout ))))

	.dataa(\cpu|writeBackData[1]~23_combout ),
	.datab(\cpu|writeBackData[1]~22_combout ),
	.datac(\cpu|writeBackData[1]~26_combout ),
	.datad(\cpu|writeBackData~10_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[1]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[1]~27 .lut_mask = 16'hFECC;
defparam \cpu|writeBackData[1]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[5][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][1]~regout ));

// Location: LCCOMB_X23_Y17_N24
cycloneii_lcell_comb \cpu|Mux30~10 (
// Equation(s):
// \cpu|Mux30~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|registerFile[5][1]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[4][1]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[4][1]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[5][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux30~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~10 .lut_mask = 16'hCCE2;
defparam \cpu|Mux30~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N17
cycloneii_lcell_ff \cpu|registerFile[7][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][1]~regout ));

// Location: LCFF_X27_Y17_N31
cycloneii_lcell_ff \cpu|registerFile[6][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][1]~regout ));

// Location: LCCOMB_X27_Y17_N16
cycloneii_lcell_comb \cpu|Mux30~11 (
// Equation(s):
// \cpu|Mux30~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux30~10_combout  & (\cpu|registerFile[7][1]~regout )) # (!\cpu|Mux30~10_combout  & ((\cpu|registerFile[6][1]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux30~10_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux30~10_combout ),
	.datac(\cpu|registerFile[7][1]~regout ),
	.datad(\cpu|registerFile[6][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux30~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~11 .lut_mask = 16'hE6C4;
defparam \cpu|Mux30~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y16_N31
cycloneii_lcell_ff \cpu|registerFile[9][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][1]~regout ));

// Location: LCFF_X30_Y16_N1
cycloneii_lcell_ff \cpu|registerFile[11][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][1]~regout ));

// Location: LCCOMB_X30_Y16_N30
cycloneii_lcell_comb \cpu|Mux30~13 (
// Equation(s):
// \cpu|Mux30~13_combout  = (\cpu|Mux30~12_combout  & (((\cpu|registerFile[11][1]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux30~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[9][1]~regout )))

	.dataa(\cpu|Mux30~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][1]~regout ),
	.datad(\cpu|registerFile[11][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux30~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux30~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N12
cycloneii_lcell_comb \cpu|Mux30~16 (
// Equation(s):
// \cpu|Mux30~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux30~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux30~15_combout ))))

	.dataa(\cpu|Mux30~15_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux30~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~16 .lut_mask = 16'hF2C2;
defparam \cpu|Mux30~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N22
cycloneii_lcell_comb \cpu|Mux30~19 (
// Equation(s):
// \cpu|Mux30~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux30~16_combout  & (\cpu|Mux30~18_combout )) # (!\cpu|Mux30~16_combout  & ((\cpu|Mux30~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|Mux30~16_combout ))))

	.dataa(\cpu|Mux30~18_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux30~11_combout ),
	.datad(\cpu|Mux30~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~19 .lut_mask = 16'hBBC0;
defparam \cpu|Mux30~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N25
cycloneii_lcell_ff \cpu|registerFile[26][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][1]~regout ));

// Location: LCFF_X36_Y22_N5
cycloneii_lcell_ff \cpu|registerFile[30][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][1]~regout ));

// Location: LCFF_X36_Y22_N27
cycloneii_lcell_ff \cpu|registerFile[18][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][1]~regout ));

// Location: LCFF_X30_Y24_N5
cycloneii_lcell_ff \cpu|registerFile[22][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][1]~regout ));

// Location: LCCOMB_X36_Y22_N26
cycloneii_lcell_comb \cpu|Mux30~2 (
// Equation(s):
// \cpu|Mux30~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[22][1]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[18][1]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[18][1]~regout ),
	.datad(\cpu|registerFile[22][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~2 .lut_mask = 16'hBA98;
defparam \cpu|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y22_N4
cycloneii_lcell_comb \cpu|Mux30~3 (
// Equation(s):
// \cpu|Mux30~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux30~2_combout  & ((\cpu|registerFile[30][1]~regout ))) # (!\cpu|Mux30~2_combout  & (\cpu|registerFile[26][1]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux30~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[26][1]~regout ),
	.datac(\cpu|registerFile[30][1]~regout ),
	.datad(\cpu|Mux30~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~3 .lut_mask = 16'hF588;
defparam \cpu|Mux30~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N22
cycloneii_lcell_comb \cpu|Mux30~6 (
// Equation(s):
// \cpu|Mux30~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux30~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux30~5_combout ))))

	.dataa(\cpu|Mux30~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|Mux30~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~6 .lut_mask = 16'hF2C2;
defparam \cpu|Mux30~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[27][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][1]~regout ));

// Location: LCFF_X28_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[19][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][1]~regout ));

// Location: LCCOMB_X25_Y24_N8
cycloneii_lcell_comb \cpu|Mux30~7 (
// Equation(s):
// \cpu|Mux30~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|registerFile[27][1]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[19][1]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[27][1]~regout ),
	.datad(\cpu|registerFile[19][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux30~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~7 .lut_mask = 16'hD9C8;
defparam \cpu|Mux30~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y24_N27
cycloneii_lcell_ff \cpu|registerFile[23][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][1]~regout ));

// Location: LCFF_X28_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[31][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][1]~regout ));

// Location: LCCOMB_X25_Y24_N26
cycloneii_lcell_comb \cpu|Mux30~8 (
// Equation(s):
// \cpu|Mux30~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux30~7_combout  & ((\cpu|registerFile[31][1]~regout ))) # (!\cpu|Mux30~7_combout  & (\cpu|registerFile[23][1]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux30~7_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux30~7_combout ),
	.datac(\cpu|registerFile[23][1]~regout ),
	.datad(\cpu|registerFile[31][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux30~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~8 .lut_mask = 16'hEC64;
defparam \cpu|Mux30~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N0
cycloneii_lcell_comb \cpu|Mux30~9 (
// Equation(s):
// \cpu|Mux30~9_combout  = (\cpu|Mux30~6_combout  & (((\cpu|Mux30~8_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux30~6_combout  & (\cpu|Mux30~1_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux30~1_combout ),
	.datab(\cpu|Mux30~6_combout ),
	.datac(\cpu|Mux30~8_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux30~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~9 .lut_mask = 16'hE2CC;
defparam \cpu|Mux30~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N18
cycloneii_lcell_comb \cpu|Mux30~20 (
// Equation(s):
// \cpu|Mux30~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux30~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux30~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux30~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux30~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux30~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux30~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux30~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N19
cycloneii_lcell_ff \cpu|rs1[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux30~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [1]));

// Location: LCCOMB_X25_Y21_N4
cycloneii_lcell_comb \cpu|aluPlus[2]~4 (
// Equation(s):
// \cpu|aluPlus[2]~4_combout  = ((\cpu|aluIn2[2]~31_combout  $ (\cpu|rs1 [2] $ (!\cpu|aluPlus[1]~3 )))) # (GND)
// \cpu|aluPlus[2]~5  = CARRY((\cpu|aluIn2[2]~31_combout  & ((\cpu|rs1 [2]) # (!\cpu|aluPlus[1]~3 ))) # (!\cpu|aluIn2[2]~31_combout  & (\cpu|rs1 [2] & !\cpu|aluPlus[1]~3 )))

	.dataa(\cpu|aluIn2[2]~31_combout ),
	.datab(\cpu|rs1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[1]~3 ),
	.combout(\cpu|aluPlus[2]~4_combout ),
	.cout(\cpu|aluPlus[2]~5 ));
// synopsys translate_off
defparam \cpu|aluPlus[2]~4 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[2]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N6
cycloneii_lcell_comb \cpu|aluPlus[3]~6 (
// Equation(s):
// \cpu|aluPlus[3]~6_combout  = (\cpu|rs1 [3] & ((\cpu|aluIn2[3]~30_combout  & (\cpu|aluPlus[2]~5  & VCC)) # (!\cpu|aluIn2[3]~30_combout  & (!\cpu|aluPlus[2]~5 )))) # (!\cpu|rs1 [3] & ((\cpu|aluIn2[3]~30_combout  & (!\cpu|aluPlus[2]~5 )) # 
// (!\cpu|aluIn2[3]~30_combout  & ((\cpu|aluPlus[2]~5 ) # (GND)))))
// \cpu|aluPlus[3]~7  = CARRY((\cpu|rs1 [3] & (!\cpu|aluIn2[3]~30_combout  & !\cpu|aluPlus[2]~5 )) # (!\cpu|rs1 [3] & ((!\cpu|aluPlus[2]~5 ) # (!\cpu|aluIn2[3]~30_combout ))))

	.dataa(\cpu|rs1 [3]),
	.datab(\cpu|aluIn2[3]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[2]~5 ),
	.combout(\cpu|aluPlus[3]~6_combout ),
	.cout(\cpu|aluPlus[3]~7 ));
// synopsys translate_off
defparam \cpu|aluPlus[3]~6 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[3]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N8
cycloneii_lcell_comb \cpu|aluPlus[4]~8 (
// Equation(s):
// \cpu|aluPlus[4]~8_combout  = ((\cpu|rs1 [4] $ (\cpu|aluIn2[4]~29_combout  $ (!\cpu|aluPlus[3]~7 )))) # (GND)
// \cpu|aluPlus[4]~9  = CARRY((\cpu|rs1 [4] & ((\cpu|aluIn2[4]~29_combout ) # (!\cpu|aluPlus[3]~7 ))) # (!\cpu|rs1 [4] & (\cpu|aluIn2[4]~29_combout  & !\cpu|aluPlus[3]~7 )))

	.dataa(\cpu|rs1 [4]),
	.datab(\cpu|aluIn2[4]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[3]~7 ),
	.combout(\cpu|aluPlus[4]~8_combout ),
	.cout(\cpu|aluPlus[4]~9 ));
// synopsys translate_off
defparam \cpu|aluPlus[4]~8 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[4]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N10
cycloneii_lcell_comb \cpu|aluPlus[5]~10 (
// Equation(s):
// \cpu|aluPlus[5]~10_combout  = (\cpu|aluIn2[5]~28_combout  & ((\cpu|rs1 [5] & (\cpu|aluPlus[4]~9  & VCC)) # (!\cpu|rs1 [5] & (!\cpu|aluPlus[4]~9 )))) # (!\cpu|aluIn2[5]~28_combout  & ((\cpu|rs1 [5] & (!\cpu|aluPlus[4]~9 )) # (!\cpu|rs1 [5] & 
// ((\cpu|aluPlus[4]~9 ) # (GND)))))
// \cpu|aluPlus[5]~11  = CARRY((\cpu|aluIn2[5]~28_combout  & (!\cpu|rs1 [5] & !\cpu|aluPlus[4]~9 )) # (!\cpu|aluIn2[5]~28_combout  & ((!\cpu|aluPlus[4]~9 ) # (!\cpu|rs1 [5]))))

	.dataa(\cpu|aluIn2[5]~28_combout ),
	.datab(\cpu|rs1 [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[4]~9 ),
	.combout(\cpu|aluPlus[5]~10_combout ),
	.cout(\cpu|aluPlus[5]~11 ));
// synopsys translate_off
defparam \cpu|aluPlus[5]~10 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[5]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N12
cycloneii_lcell_comb \cpu|aluPlus[6]~12 (
// Equation(s):
// \cpu|aluPlus[6]~12_combout  = ((\cpu|rs1 [6] $ (\cpu|aluIn2[6]~27_combout  $ (!\cpu|aluPlus[5]~11 )))) # (GND)
// \cpu|aluPlus[6]~13  = CARRY((\cpu|rs1 [6] & ((\cpu|aluIn2[6]~27_combout ) # (!\cpu|aluPlus[5]~11 ))) # (!\cpu|rs1 [6] & (\cpu|aluIn2[6]~27_combout  & !\cpu|aluPlus[5]~11 )))

	.dataa(\cpu|rs1 [6]),
	.datab(\cpu|aluIn2[6]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[5]~11 ),
	.combout(\cpu|aluPlus[6]~12_combout ),
	.cout(\cpu|aluPlus[6]~13 ));
// synopsys translate_off
defparam \cpu|aluPlus[6]~12 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[6]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N14
cycloneii_lcell_comb \cpu|aluPlus[7]~14 (
// Equation(s):
// \cpu|aluPlus[7]~14_combout  = (\cpu|aluIn2[7]~26_combout  & ((\cpu|rs1 [7] & (\cpu|aluPlus[6]~13  & VCC)) # (!\cpu|rs1 [7] & (!\cpu|aluPlus[6]~13 )))) # (!\cpu|aluIn2[7]~26_combout  & ((\cpu|rs1 [7] & (!\cpu|aluPlus[6]~13 )) # (!\cpu|rs1 [7] & 
// ((\cpu|aluPlus[6]~13 ) # (GND)))))
// \cpu|aluPlus[7]~15  = CARRY((\cpu|aluIn2[7]~26_combout  & (!\cpu|rs1 [7] & !\cpu|aluPlus[6]~13 )) # (!\cpu|aluIn2[7]~26_combout  & ((!\cpu|aluPlus[6]~13 ) # (!\cpu|rs1 [7]))))

	.dataa(\cpu|aluIn2[7]~26_combout ),
	.datab(\cpu|rs1 [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[6]~13 ),
	.combout(\cpu|aluPlus[7]~14_combout ),
	.cout(\cpu|aluPlus[7]~15 ));
// synopsys translate_off
defparam \cpu|aluPlus[7]~14 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[7]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N18
cycloneii_lcell_comb \cpu|aluPlus[9]~18 (
// Equation(s):
// \cpu|aluPlus[9]~18_combout  = (\cpu|aluIn2[9]~24_combout  & ((\cpu|rs1 [9] & (\cpu|aluPlus[8]~17  & VCC)) # (!\cpu|rs1 [9] & (!\cpu|aluPlus[8]~17 )))) # (!\cpu|aluIn2[9]~24_combout  & ((\cpu|rs1 [9] & (!\cpu|aluPlus[8]~17 )) # (!\cpu|rs1 [9] & 
// ((\cpu|aluPlus[8]~17 ) # (GND)))))
// \cpu|aluPlus[9]~19  = CARRY((\cpu|aluIn2[9]~24_combout  & (!\cpu|rs1 [9] & !\cpu|aluPlus[8]~17 )) # (!\cpu|aluIn2[9]~24_combout  & ((!\cpu|aluPlus[8]~17 ) # (!\cpu|rs1 [9]))))

	.dataa(\cpu|aluIn2[9]~24_combout ),
	.datab(\cpu|rs1 [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[8]~17 ),
	.combout(\cpu|aluPlus[9]~18_combout ),
	.cout(\cpu|aluPlus[9]~19 ));
// synopsys translate_off
defparam \cpu|aluPlus[9]~18 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[9]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N22
cycloneii_lcell_comb \cpu|aluPlus[11]~22 (
// Equation(s):
// \cpu|aluPlus[11]~22_combout  = (\cpu|rs1 [11] & ((\cpu|aluIn2[11]~22_combout  & (\cpu|aluPlus[10]~21  & VCC)) # (!\cpu|aluIn2[11]~22_combout  & (!\cpu|aluPlus[10]~21 )))) # (!\cpu|rs1 [11] & ((\cpu|aluIn2[11]~22_combout  & (!\cpu|aluPlus[10]~21 )) # 
// (!\cpu|aluIn2[11]~22_combout  & ((\cpu|aluPlus[10]~21 ) # (GND)))))
// \cpu|aluPlus[11]~23  = CARRY((\cpu|rs1 [11] & (!\cpu|aluIn2[11]~22_combout  & !\cpu|aluPlus[10]~21 )) # (!\cpu|rs1 [11] & ((!\cpu|aluPlus[10]~21 ) # (!\cpu|aluIn2[11]~22_combout ))))

	.dataa(\cpu|rs1 [11]),
	.datab(\cpu|aluIn2[11]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[10]~21 ),
	.combout(\cpu|aluPlus[11]~22_combout ),
	.cout(\cpu|aluPlus[11]~23 ));
// synopsys translate_off
defparam \cpu|aluPlus[11]~22 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[11]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N24
cycloneii_lcell_comb \cpu|aluPlus[12]~24 (
// Equation(s):
// \cpu|aluPlus[12]~24_combout  = ((\cpu|rs1 [12] $ (\cpu|aluIn2[12]~21_combout  $ (!\cpu|aluPlus[11]~23 )))) # (GND)
// \cpu|aluPlus[12]~25  = CARRY((\cpu|rs1 [12] & ((\cpu|aluIn2[12]~21_combout ) # (!\cpu|aluPlus[11]~23 ))) # (!\cpu|rs1 [12] & (\cpu|aluIn2[12]~21_combout  & !\cpu|aluPlus[11]~23 )))

	.dataa(\cpu|rs1 [12]),
	.datab(\cpu|aluIn2[12]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[11]~23 ),
	.combout(\cpu|aluPlus[12]~24_combout ),
	.cout(\cpu|aluPlus[12]~25 ));
// synopsys translate_off
defparam \cpu|aluPlus[12]~24 .lut_mask = 16'h698E;
defparam \cpu|aluPlus[12]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y21_N26
cycloneii_lcell_comb \cpu|aluPlus[13]~26 (
// Equation(s):
// \cpu|aluPlus[13]~26_combout  = (\cpu|aluIn2[13]~20_combout  & ((\cpu|rs1 [13] & (\cpu|aluPlus[12]~25  & VCC)) # (!\cpu|rs1 [13] & (!\cpu|aluPlus[12]~25 )))) # (!\cpu|aluIn2[13]~20_combout  & ((\cpu|rs1 [13] & (!\cpu|aluPlus[12]~25 )) # (!\cpu|rs1 [13] & 
// ((\cpu|aluPlus[12]~25 ) # (GND)))))
// \cpu|aluPlus[13]~27  = CARRY((\cpu|aluIn2[13]~20_combout  & (!\cpu|rs1 [13] & !\cpu|aluPlus[12]~25 )) # (!\cpu|aluIn2[13]~20_combout  & ((!\cpu|aluPlus[12]~25 ) # (!\cpu|rs1 [13]))))

	.dataa(\cpu|aluIn2[13]~20_combout ),
	.datab(\cpu|rs1 [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|aluPlus[12]~25 ),
	.combout(\cpu|aluPlus[13]~26_combout ),
	.cout(\cpu|aluPlus[13]~27 ));
// synopsys translate_off
defparam \cpu|aluPlus[13]~26 .lut_mask = 16'h9617;
defparam \cpu|aluPlus[13]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X21_Y22_N27
cycloneii_lcell_ff \cpu|PC[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[14]~19_combout ),
	.sdata(\cpu|aluPlus[14]~28_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [14]));

// Location: LCCOMB_X22_Y20_N6
cycloneii_lcell_comb \cpu|Add6~28 (
// Equation(s):
// \cpu|Add6~28_combout  = ((\cpu|PCplusImm~17_combout  $ (\cpu|PC [15] $ (!\cpu|Add6~27 )))) # (GND)
// \cpu|Add6~29  = CARRY((\cpu|PCplusImm~17_combout  & ((\cpu|PC [15]) # (!\cpu|Add6~27 ))) # (!\cpu|PCplusImm~17_combout  & (\cpu|PC [15] & !\cpu|Add6~27 )))

	.dataa(\cpu|PCplusImm~17_combout ),
	.datab(\cpu|PC [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~27 ),
	.combout(\cpu|Add6~28_combout ),
	.cout(\cpu|Add6~29 ));
// synopsys translate_off
defparam \cpu|Add6~28 .lut_mask = 16'h698E;
defparam \cpu|Add6~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X22_Y18_N13
cycloneii_lcell_ff \cpu|instr[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [15]));

// Location: LCCOMB_X22_Y18_N30
cycloneii_lcell_comb \cpu|writeBackData[15]~250 (
// Equation(s):
// \cpu|writeBackData[15]~250_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~28_combout ) # ((\cpu|Equal6~0_combout  & \cpu|instr [15])))) # (!\cpu|Equal7~0_combout  & (\cpu|Equal6~0_combout  & ((\cpu|instr [15]))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Equal6~0_combout ),
	.datac(\cpu|Add6~28_combout ),
	.datad(\cpu|instr [15]),
	.cin(gnd),
	.combout(\cpu|writeBackData[15]~250_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[15]~250 .lut_mask = 16'hECA0;
defparam \cpu|writeBackData[15]~250 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N8
cycloneii_lcell_comb \cpu|Equal4~4 (
// Equation(s):
// \cpu|Equal4~4_combout  = (!\cpu|instr [3] & \cpu|instr [4])

	.dataa(vcc),
	.datab(\cpu|instr [3]),
	.datac(vcc),
	.datad(\cpu|instr [4]),
	.cin(gnd),
	.combout(\cpu|Equal4~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal4~4 .lut_mask = 16'h3300;
defparam \cpu|Equal4~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y23_N18
cycloneii_lcell_comb \cpu|writeBackData~249 (
// Equation(s):
// \cpu|writeBackData~249_combout  = (\cpu|instr [6] & (\cpu|Equal2~4_combout  & (\cpu|cycles [15] & \cpu|Equal4~4_combout )))

	.dataa(\cpu|instr [6]),
	.datab(\cpu|Equal2~4_combout ),
	.datac(\cpu|cycles [15]),
	.datad(\cpu|Equal4~4_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData~249_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~249 .lut_mask = 16'h8000;
defparam \cpu|writeBackData~249 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N28
cycloneii_lcell_comb \cpu|writeBackData[15]~251 (
// Equation(s):
// \cpu|writeBackData[15]~251_combout  = (\cpu|writeBackData[15]~250_combout ) # ((\cpu|writeBackData~249_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PCplus4[15]~26_combout )))

	.dataa(\cpu|writeBackData~21_combout ),
	.datab(\cpu|PCplus4[15]~26_combout ),
	.datac(\cpu|writeBackData[15]~250_combout ),
	.datad(\cpu|writeBackData~249_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[15]~251_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[15]~251 .lut_mask = 16'hFFF8;
defparam \cpu|writeBackData[15]~251 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N20
cycloneii_lcell_comb \cpu|writeBackData~305 (
// Equation(s):
// \cpu|writeBackData~305_combout  = (\cpu|writeBackData~80_combout  & (!\cpu|instr [12] & (!\cpu|instr [14] & !\cpu|instr [13])))

	.dataa(\cpu|writeBackData~80_combout ),
	.datab(\cpu|instr [12]),
	.datac(\cpu|instr [14]),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData~305_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~305 .lut_mask = 16'h0002;
defparam \cpu|writeBackData~305 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N22
cycloneii_lcell_comb \cpu|writeBackData[15]~252 (
// Equation(s):
// \cpu|writeBackData[15]~252_combout  = (\cpu|instr [13] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|instr [13] & ((\cpu|LOAD_sign~0_combout ) # ((\cpu|writeBackData~305_combout ))))

	.dataa(\cpu|LOAD_sign~0_combout ),
	.datab(\cpu|instr [13]),
	.datac(\cpu|writeBackData~305_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|writeBackData[15]~252_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[15]~252 .lut_mask = 16'hFE32;
defparam \cpu|writeBackData[15]~252 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N2
cycloneii_lcell_comb \cpu|aluReg[11]~12 (
// Equation(s):
// \cpu|aluReg[11]~12_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [10])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [12])))

	.dataa(\cpu|aluReg [10]),
	.datab(\cpu|aluReg [12]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[11]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[11]~12 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[11]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N3
cycloneii_lcell_ff \cpu|aluReg[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[11]~12_combout ),
	.sdata(\cpu|rs1 [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [11]));

// Location: LCCOMB_X25_Y22_N2
cycloneii_lcell_comb \cpu|aluReg[12]~23 (
// Equation(s):
// \cpu|aluReg[12]~23_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [11]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [13]))

	.dataa(\cpu|aluReg [13]),
	.datab(\cpu|ShiftLeft0~5_combout ),
	.datac(vcc),
	.datad(\cpu|aluReg [11]),
	.cin(gnd),
	.combout(\cpu|aluReg[12]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[12]~23 .lut_mask = 16'hEE22;
defparam \cpu|aluReg[12]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N3
cycloneii_lcell_ff \cpu|aluReg[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[12]~23_combout ),
	.sdata(\cpu|rs1 [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [12]));

// Location: LCCOMB_X25_Y22_N24
cycloneii_lcell_comb \cpu|aluReg[13]~26 (
// Equation(s):
// \cpu|aluReg[13]~26_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [12]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [14]))

	.dataa(\cpu|ShiftLeft0~5_combout ),
	.datab(\cpu|aluReg [14]),
	.datac(vcc),
	.datad(\cpu|aluReg [12]),
	.cin(gnd),
	.combout(\cpu|aluReg[13]~26_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[13]~26 .lut_mask = 16'hEE44;
defparam \cpu|aluReg[13]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N25
cycloneii_lcell_ff \cpu|aluReg[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[13]~26_combout ),
	.sdata(\cpu|rs1 [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [13]));

// Location: LCCOMB_X25_Y22_N30
cycloneii_lcell_comb \cpu|aluReg[14]~29 (
// Equation(s):
// \cpu|aluReg[14]~29_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [13]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [15]))

	.dataa(\cpu|aluReg [15]),
	.datab(\cpu|aluReg [13]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[14]~29_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[14]~29 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[14]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N31
cycloneii_lcell_ff \cpu|aluReg[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[14]~29_combout ),
	.sdata(\cpu|rs1 [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [14]));

// Location: LCCOMB_X25_Y22_N12
cycloneii_lcell_comb \cpu|aluReg[15]~31 (
// Equation(s):
// \cpu|aluReg[15]~31_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [14]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [16]))

	.dataa(\cpu|aluReg [16]),
	.datab(\cpu|aluReg [14]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[15]~31 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N13
cycloneii_lcell_ff \cpu|aluReg[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[15]~31_combout ),
	.sdata(\cpu|rs1 [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [15]));

// Location: LCCOMB_X28_Y21_N30
cycloneii_lcell_comb \cpu|writeBackData[15]~246 (
// Equation(s):
// \cpu|writeBackData[15]~246_combout  = (\cpu|writeBackData[15]~245_combout  & (((\cpu|aluReg [15] & \cpu|Equal12~0_combout )) # (!\cpu|ShiftLeft0~1_combout ))) # (!\cpu|writeBackData[15]~245_combout  & (((\cpu|aluReg [15] & \cpu|Equal12~0_combout ))))

	.dataa(\cpu|writeBackData[15]~245_combout ),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|aluReg [15]),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[15]~246_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[15]~246 .lut_mask = 16'hF222;
defparam \cpu|writeBackData[15]~246 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N24
cycloneii_lcell_comb \cpu|aluIn2[15]~18 (
// Equation(s):
// \cpu|aluIn2[15]~18_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [15]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [31]))

	.dataa(vcc),
	.datab(\cpu|instr [31]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [15]),
	.cin(gnd),
	.combout(\cpu|aluIn2[15]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[15]~18 .lut_mask = 16'hFC0C;
defparam \cpu|aluIn2[15]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N8
cycloneii_lcell_comb \cpu|writeBackData[15]~247 (
// Equation(s):
// \cpu|writeBackData[15]~247_combout  = (\cpu|writeBackData[15]~246_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|rs1 [15] $ (\cpu|aluIn2[15]~18_combout ))))

	.dataa(\cpu|rs1 [15]),
	.datab(\cpu|writeBackData[15]~246_combout ),
	.datac(\cpu|aluIn2[15]~18_combout ),
	.datad(\cpu|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[15]~247_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[15]~247 .lut_mask = 16'hCCDE;
defparam \cpu|writeBackData[15]~247 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N26
cycloneii_lcell_comb \cpu|writeBackData[15]~244 (
// Equation(s):
// \cpu|writeBackData[15]~244_combout  = (\cpu|aluIn2[15]~18_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [15])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[15]~18_combout  & (((\cpu|rs1 [15] & !\cpu|ShiftLeft0~3_combout ))))

	.dataa(\cpu|aluIn2[15]~18_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|rs1 [15]),
	.datad(\cpu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[15]~244_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[15]~244 .lut_mask = 16'h80FA;
defparam \cpu|writeBackData[15]~244 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N10
cycloneii_lcell_comb \cpu|writeBackData[15]~248 (
// Equation(s):
// \cpu|writeBackData[15]~248_combout  = (\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[15]~247_combout ) # (\cpu|writeBackData[15]~244_combout )))

	.dataa(vcc),
	.datab(\cpu|writeBackData[15]~247_combout ),
	.datac(\cpu|writeBackData~10_combout ),
	.datad(\cpu|writeBackData[15]~244_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[15]~248_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[15]~248 .lut_mask = 16'hF0C0;
defparam \cpu|writeBackData[15]~248 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N4
cycloneii_lcell_comb \cpu|writeBackData[15]~253 (
// Equation(s):
// \cpu|writeBackData[15]~253_combout  = (\cpu|writeBackData[15]~251_combout ) # ((\cpu|writeBackData[15]~248_combout ) # ((\cpu|Equal0~1_combout  & \cpu|writeBackData[15]~252_combout )))

	.dataa(\cpu|Equal0~1_combout ),
	.datab(\cpu|writeBackData[15]~251_combout ),
	.datac(\cpu|writeBackData[15]~252_combout ),
	.datad(\cpu|writeBackData[15]~248_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[15]~253_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[15]~253 .lut_mask = 16'hFFEC;
defparam \cpu|writeBackData[15]~253 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N9
cycloneii_lcell_ff \cpu|registerFile[22][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][15]~regout ));

// Location: LCFF_X37_Y18_N3
cycloneii_lcell_ff \cpu|registerFile[26][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][15]~regout ));

// Location: LCFF_X36_Y22_N11
cycloneii_lcell_ff \cpu|registerFile[18][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][15]~regout ));

// Location: LCCOMB_X37_Y18_N2
cycloneii_lcell_comb \cpu|Mux48~2 (
// Equation(s):
// \cpu|Mux48~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[26][15]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[18][15]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[26][15]~regout ),
	.datad(\cpu|registerFile[18][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux48~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux48~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N8
cycloneii_lcell_comb \cpu|Mux48~3 (
// Equation(s):
// \cpu|Mux48~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux48~2_combout  & (\cpu|registerFile[30][15]~regout )) # (!\cpu|Mux48~2_combout  & ((\cpu|registerFile[22][15]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux48~2_combout ))))

	.dataa(\cpu|registerFile[30][15]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][15]~regout ),
	.datad(\cpu|Mux48~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux48~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N27
cycloneii_lcell_ff \cpu|registerFile[28][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][15]~regout ));

// Location: LCFF_X38_Y24_N5
cycloneii_lcell_ff \cpu|registerFile[20][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][15]~regout ));

// Location: LCFF_X38_Y24_N23
cycloneii_lcell_ff \cpu|registerFile[24][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][15]~regout ));

// Location: LCFF_X38_Y20_N25
cycloneii_lcell_ff \cpu|registerFile[16][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][15]~regout ));

// Location: LCCOMB_X38_Y24_N22
cycloneii_lcell_comb \cpu|Mux48~4 (
// Equation(s):
// \cpu|Mux48~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[24][15]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[16][15]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[24][15]~regout ),
	.datad(\cpu|registerFile[16][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux48~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux48~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneii_lcell_comb \cpu|Mux48~5 (
// Equation(s):
// \cpu|Mux48~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux48~4_combout  & (\cpu|registerFile[28][15]~regout )) # (!\cpu|Mux48~4_combout  & ((\cpu|registerFile[20][15]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux48~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[28][15]~regout ),
	.datac(\cpu|registerFile[20][15]~regout ),
	.datad(\cpu|Mux48~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux48~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N26
cycloneii_lcell_comb \cpu|Mux48~6 (
// Equation(s):
// \cpu|Mux48~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [21] & (\cpu|Mux48~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux48~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|Mux48~3_combout ),
	.datad(\cpu|Mux48~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~6 .lut_mask = 16'hD9C8;
defparam \cpu|Mux48~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N4
cycloneii_lcell_comb \cpu|Mux48~7 (
// Equation(s):
// \cpu|Mux48~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[23][15]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][15]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][15]~regout ),
	.datad(\cpu|registerFile[23][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux48~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux48~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y21_N5
cycloneii_lcell_ff \cpu|registerFile[31][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[15]~253_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][15]~regout ));

// Location: LCCOMB_X38_Y23_N6
cycloneii_lcell_comb \cpu|Mux48~8 (
// Equation(s):
// \cpu|Mux48~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux48~7_combout  & ((\cpu|registerFile[31][15]~regout ))) # (!\cpu|Mux48~7_combout  & (\cpu|registerFile[27][15]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux48~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[27][15]~regout ),
	.datac(\cpu|Mux48~7_combout ),
	.datad(\cpu|registerFile[31][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux48~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~8 .lut_mask = 16'hF858;
defparam \cpu|Mux48~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N22
cycloneii_lcell_comb \cpu|Mux48~0 (
// Equation(s):
// \cpu|Mux48~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[21][15]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[17][15]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[17][15]~regout ),
	.datad(\cpu|registerFile[21][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux48~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux48~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N13
cycloneii_lcell_ff \cpu|registerFile[29][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][15]~regout ));

// Location: LCCOMB_X32_Y24_N12
cycloneii_lcell_comb \cpu|Mux48~1 (
// Equation(s):
// \cpu|Mux48~1_combout  = (\cpu|Mux48~0_combout  & (((\cpu|registerFile[29][15]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux48~0_combout  & (\cpu|registerFile[25][15]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[25][15]~regout ),
	.datab(\cpu|Mux48~0_combout ),
	.datac(\cpu|registerFile[29][15]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux48~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~1 .lut_mask = 16'hE2CC;
defparam \cpu|Mux48~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N20
cycloneii_lcell_comb \cpu|Mux48~9 (
// Equation(s):
// \cpu|Mux48~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux48~6_combout  & (\cpu|Mux48~8_combout )) # (!\cpu|Mux48~6_combout  & ((\cpu|Mux48~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|Mux48~6_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux48~6_combout ),
	.datac(\cpu|Mux48~8_combout ),
	.datad(\cpu|Mux48~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~9 .lut_mask = 16'hE6C4;
defparam \cpu|Mux48~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y20_N6
cycloneii_lcell_comb \cpu|Mux48~14 (
// Equation(s):
// \cpu|Mux48~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][15]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][15]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[1][15]~regout ),
	.datad(\cpu|registerFile[3][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux48~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~14 .lut_mask = 16'hC840;
defparam \cpu|Mux48~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N4
cycloneii_lcell_comb \cpu|Mux48~15 (
// Equation(s):
// \cpu|Mux48~15_combout  = (\cpu|Mux48~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][15]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux48~14_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|registerFile[2][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux48~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~15 .lut_mask = 16'hDCCC;
defparam \cpu|Mux48~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y23_N27
cycloneii_lcell_ff \cpu|registerFile[6][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][15]~regout ));

// Location: LCCOMB_X34_Y20_N2
cycloneii_lcell_comb \cpu|Mux48~12 (
// Equation(s):
// \cpu|Mux48~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[5][15]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][15]~regout )))))

	.dataa(\cpu|registerFile[5][15]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[4][15]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux48~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux48~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N26
cycloneii_lcell_comb \cpu|Mux48~13 (
// Equation(s):
// \cpu|Mux48~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux48~12_combout  & (\cpu|registerFile[7][15]~regout )) # (!\cpu|Mux48~12_combout  & ((\cpu|registerFile[6][15]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux48~12_combout ))))

	.dataa(\cpu|registerFile[7][15]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[6][15]~regout ),
	.datad(\cpu|Mux48~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux48~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N30
cycloneii_lcell_comb \cpu|Mux48~16 (
// Equation(s):
// \cpu|Mux48~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|Mux48~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux48~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux48~15_combout ),
	.datad(\cpu|Mux48~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~16 .lut_mask = 16'hDC98;
defparam \cpu|Mux48~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y25_N6
cycloneii_lcell_comb \cpu|Mux48~18 (
// Equation(s):
// \cpu|Mux48~18_combout  = (\cpu|Mux48~17_combout  & ((\cpu|registerFile[15][15]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux48~17_combout  & (((\cpu|registerFile[14][15]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|Mux48~17_combout ),
	.datab(\cpu|registerFile[15][15]~regout ),
	.datac(\cpu|registerFile[14][15]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux48~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~18 .lut_mask = 16'hD8AA;
defparam \cpu|Mux48~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N31
cycloneii_lcell_ff \cpu|registerFile[9][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][15]~regout ));

// Location: LCFF_X33_Y23_N27
cycloneii_lcell_ff \cpu|registerFile[11][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][15]~regout ));

// Location: LCFF_X40_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[10][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][15]~regout ));

// Location: LCFF_X40_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[8][15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[15]~253_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][15]~regout ));

// Location: LCCOMB_X40_Y24_N16
cycloneii_lcell_comb \cpu|Mux48~10 (
// Equation(s):
// \cpu|Mux48~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|registerFile[10][15]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[8][15]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[10][15]~regout ),
	.datad(\cpu|registerFile[8][15]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux48~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux48~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y23_N26
cycloneii_lcell_comb \cpu|Mux48~11 (
// Equation(s):
// \cpu|Mux48~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux48~10_combout  & ((\cpu|registerFile[11][15]~regout ))) # (!\cpu|Mux48~10_combout  & (\cpu|registerFile[9][15]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux48~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[9][15]~regout ),
	.datac(\cpu|registerFile[11][15]~regout ),
	.datad(\cpu|Mux48~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~11 .lut_mask = 16'hF588;
defparam \cpu|Mux48~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N16
cycloneii_lcell_comb \cpu|Mux48~19 (
// Equation(s):
// \cpu|Mux48~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux48~16_combout  & (\cpu|Mux48~18_combout )) # (!\cpu|Mux48~16_combout  & ((\cpu|Mux48~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|Mux48~16_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux48~16_combout ),
	.datac(\cpu|Mux48~18_combout ),
	.datad(\cpu|Mux48~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~19 .lut_mask = 16'hE6C4;
defparam \cpu|Mux48~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y21_N30
cycloneii_lcell_comb \cpu|Mux48~20 (
// Equation(s):
// \cpu|Mux48~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux48~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux48~19_combout )))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|Mux48~9_combout ),
	.datad(\cpu|Mux48~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux48~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux48~20 .lut_mask = 16'hF3C0;
defparam \cpu|Mux48~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y21_N31
cycloneii_lcell_ff \cpu|rs2[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux48~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [15]));

// Location: LCCOMB_X30_Y21_N6
cycloneii_lcell_comb \cpu|mem_wdata[15]~31 (
// Equation(s):
// \cpu|mem_wdata[15]~31_combout  = (\cpu|Add7~0_combout  & (\cpu|rs2 [7])) # (!\cpu|Add7~0_combout  & ((\cpu|rs2 [15])))

	.dataa(\cpu|rs2 [7]),
	.datab(\cpu|rs2 [15]),
	.datac(vcc),
	.datad(\cpu|Add7~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wdata[15]~31_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[15]~31 .lut_mask = 16'hAACC;
defparam \cpu|mem_wdata[15]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y19_N19
cycloneii_lcell_ff \cpu|instr[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [28]));

// Location: LCCOMB_X22_Y21_N0
cycloneii_lcell_comb \cpu|PCplusImm~8 (
// Equation(s):
// \cpu|PCplusImm~8_combout  = (\cpu|instr [28] & ((\cpu|instr [3]) # (!\cpu|instr [4])))

	.dataa(\cpu|instr [3]),
	.datab(vcc),
	.datac(\cpu|instr [28]),
	.datad(\cpu|instr [4]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~8 .lut_mask = 16'hA0F0;
defparam \cpu|PCplusImm~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N26
cycloneii_lcell_comb \cpu|PCplusImm~6 (
// Equation(s):
// \cpu|PCplusImm~6_combout  = (\cpu|instr [27] & ((\cpu|instr [3]) # (!\cpu|instr [4])))

	.dataa(vcc),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [3]),
	.datad(\cpu|instr [27]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~6 .lut_mask = 16'hF300;
defparam \cpu|PCplusImm~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N22
cycloneii_lcell_comb \cpu|Add6~12 (
// Equation(s):
// \cpu|Add6~12_combout  = ((\cpu|PC [7] $ (\cpu|PCplusImm~6_combout  $ (!\cpu|Add6~11 )))) # (GND)
// \cpu|Add6~13  = CARRY((\cpu|PC [7] & ((\cpu|PCplusImm~6_combout ) # (!\cpu|Add6~11 ))) # (!\cpu|PC [7] & (\cpu|PCplusImm~6_combout  & !\cpu|Add6~11 )))

	.dataa(\cpu|PC [7]),
	.datab(\cpu|PCplusImm~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~11 ),
	.combout(\cpu|Add6~12_combout ),
	.cout(\cpu|Add6~13 ));
// synopsys translate_off
defparam \cpu|Add6~12 .lut_mask = 16'h698E;
defparam \cpu|Add6~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N24
cycloneii_lcell_comb \cpu|Add6~14 (
// Equation(s):
// \cpu|Add6~14_combout  = (\cpu|PC [8] & ((\cpu|PCplusImm~8_combout  & (\cpu|Add6~13  & VCC)) # (!\cpu|PCplusImm~8_combout  & (!\cpu|Add6~13 )))) # (!\cpu|PC [8] & ((\cpu|PCplusImm~8_combout  & (!\cpu|Add6~13 )) # (!\cpu|PCplusImm~8_combout  & 
// ((\cpu|Add6~13 ) # (GND)))))
// \cpu|Add6~15  = CARRY((\cpu|PC [8] & (!\cpu|PCplusImm~8_combout  & !\cpu|Add6~13 )) # (!\cpu|PC [8] & ((!\cpu|Add6~13 ) # (!\cpu|PCplusImm~8_combout ))))

	.dataa(\cpu|PC [8]),
	.datab(\cpu|PCplusImm~8_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~13 ),
	.combout(\cpu|Add6~14_combout ),
	.cout(\cpu|Add6~15 ));
// synopsys translate_off
defparam \cpu|Add6~14 .lut_mask = 16'h9617;
defparam \cpu|Add6~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N4
cycloneii_lcell_comb \cpu|PC[9]~6 (
// Equation(s):
// \cpu|PC[9]~6_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~16_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[9]~14_combout ))

	.dataa(\cpu|PCplus4[9]~14_combout ),
	.datab(\cpu|Add6~16_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[9]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[9]~6 .lut_mask = 16'hCCAA;
defparam \cpu|PC[9]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N5
cycloneii_lcell_ff \cpu|PC[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[9]~6_combout ),
	.sdata(\cpu|aluPlus[9]~18_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [9]));

// Location: LCCOMB_X21_Y21_N2
cycloneii_lcell_comb \cpu|PC[7]~5 (
// Equation(s):
// \cpu|PC[7]~5_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~12_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[7]~10_combout ))

	.dataa(\cpu|PCplus4[7]~10_combout ),
	.datab(\cpu|Add6~12_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[7]~5 .lut_mask = 16'hCCAA;
defparam \cpu|PC[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N3
cycloneii_lcell_ff \cpu|PC[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[7]~5_combout ),
	.sdata(\cpu|aluPlus[7]~14_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [7]));

// Location: LCCOMB_X24_Y23_N0
cycloneii_lcell_comb \cpu|PCplusImm~1 (
// Equation(s):
// \cpu|PCplusImm~1_combout  = (\cpu|instr [3] & (\cpu|instr [22])) # (!\cpu|instr [3] & (((!\cpu|instr [4] & \cpu|instr [9]))))

	.dataa(\cpu|instr [22]),
	.datab(\cpu|instr [3]),
	.datac(\cpu|instr [4]),
	.datad(\cpu|instr [9]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~1 .lut_mask = 16'h8B88;
defparam \cpu|PCplusImm~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N12
cycloneii_lcell_comb \cpu|Add6~2 (
// Equation(s):
// \cpu|Add6~2_combout  = (\cpu|PC [2] & ((\cpu|PCplusImm~1_combout  & (\cpu|Add6~1  & VCC)) # (!\cpu|PCplusImm~1_combout  & (!\cpu|Add6~1 )))) # (!\cpu|PC [2] & ((\cpu|PCplusImm~1_combout  & (!\cpu|Add6~1 )) # (!\cpu|PCplusImm~1_combout  & ((\cpu|Add6~1 ) # 
// (GND)))))
// \cpu|Add6~3  = CARRY((\cpu|PC [2] & (!\cpu|PCplusImm~1_combout  & !\cpu|Add6~1 )) # (!\cpu|PC [2] & ((!\cpu|Add6~1 ) # (!\cpu|PCplusImm~1_combout ))))

	.dataa(\cpu|PC [2]),
	.datab(\cpu|PCplusImm~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~1 ),
	.combout(\cpu|Add6~2_combout ),
	.cout(\cpu|Add6~3 ));
// synopsys translate_off
defparam \cpu|Add6~2 .lut_mask = 16'h9617;
defparam \cpu|Add6~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N14
cycloneii_lcell_comb \cpu|Add6~4 (
// Equation(s):
// \cpu|Add6~4_combout  = ((\cpu|PC [3] $ (\cpu|PCplusImm~2_combout  $ (!\cpu|Add6~3 )))) # (GND)
// \cpu|Add6~5  = CARRY((\cpu|PC [3] & ((\cpu|PCplusImm~2_combout ) # (!\cpu|Add6~3 ))) # (!\cpu|PC [3] & (\cpu|PCplusImm~2_combout  & !\cpu|Add6~3 )))

	.dataa(\cpu|PC [3]),
	.datab(\cpu|PCplusImm~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~3 ),
	.combout(\cpu|Add6~4_combout ),
	.cout(\cpu|Add6~5 ));
// synopsys translate_off
defparam \cpu|Add6~4 .lut_mask = 16'h698E;
defparam \cpu|Add6~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N0
cycloneii_lcell_comb \cpu|PC[3]~1 (
// Equation(s):
// \cpu|PC[3]~1_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~4_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[3]~2_combout ))

	.dataa(\cpu|PCplus4[3]~2_combout ),
	.datab(\cpu|Add6~4_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[3]~1 .lut_mask = 16'hCCAA;
defparam \cpu|PC[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N1
cycloneii_lcell_ff \cpu|PC[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[3]~1_combout ),
	.sdata(\cpu|aluPlus[3]~6_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [3]));

// Location: LCCOMB_X21_Y21_N12
cycloneii_lcell_comb \cpu|PCplus4[3]~2 (
// Equation(s):
// \cpu|PCplus4[3]~2_combout  = (\cpu|PC [3] & (!\cpu|PCplus4[2]~1 )) # (!\cpu|PC [3] & ((\cpu|PCplus4[2]~1 ) # (GND)))
// \cpu|PCplus4[3]~3  = CARRY((!\cpu|PCplus4[2]~1 ) # (!\cpu|PC [3]))

	.dataa(vcc),
	.datab(\cpu|PC [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[2]~1 ),
	.combout(\cpu|PCplus4[3]~2_combout ),
	.cout(\cpu|PCplus4[3]~3 ));
// synopsys translate_off
defparam \cpu|PCplus4[3]~2 .lut_mask = 16'h3C3F;
defparam \cpu|PCplus4[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N22
cycloneii_lcell_comb \cpu|PCplus4[8]~12 (
// Equation(s):
// \cpu|PCplus4[8]~12_combout  = (\cpu|PC [8] & (\cpu|PCplus4[7]~11  $ (GND))) # (!\cpu|PC [8] & (!\cpu|PCplus4[7]~11  & VCC))
// \cpu|PCplus4[8]~13  = CARRY((\cpu|PC [8] & !\cpu|PCplus4[7]~11 ))

	.dataa(\cpu|PC [8]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[7]~11 ),
	.combout(\cpu|PCplus4[8]~12_combout ),
	.cout(\cpu|PCplus4[8]~13 ));
// synopsys translate_off
defparam \cpu|PCplus4[8]~12 .lut_mask = 16'hA50A;
defparam \cpu|PCplus4[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N26
cycloneii_lcell_comb \cpu|PCplus4[10]~16 (
// Equation(s):
// \cpu|PCplus4[10]~16_combout  = (\cpu|PC [10] & (\cpu|PCplus4[9]~15  $ (GND))) # (!\cpu|PC [10] & (!\cpu|PCplus4[9]~15  & VCC))
// \cpu|PCplus4[10]~17  = CARRY((\cpu|PC [10] & !\cpu|PCplus4[9]~15 ))

	.dataa(\cpu|PC [10]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[9]~15 ),
	.combout(\cpu|PCplus4[10]~16_combout ),
	.cout(\cpu|PCplus4[10]~17 ));
// synopsys translate_off
defparam \cpu|PCplus4[10]~16 .lut_mask = 16'hA50A;
defparam \cpu|PCplus4[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N28
cycloneii_lcell_comb \cpu|PCplus4[11]~18 (
// Equation(s):
// \cpu|PCplus4[11]~18_combout  = (\cpu|PC [11] & (!\cpu|PCplus4[10]~17 )) # (!\cpu|PC [11] & ((\cpu|PCplus4[10]~17 ) # (GND)))
// \cpu|PCplus4[11]~19  = CARRY((!\cpu|PCplus4[10]~17 ) # (!\cpu|PC [11]))

	.dataa(vcc),
	.datab(\cpu|PC [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[10]~17 ),
	.combout(\cpu|PCplus4[11]~18_combout ),
	.cout(\cpu|PCplus4[11]~19 ));
// synopsys translate_off
defparam \cpu|PCplus4[11]~18 .lut_mask = 16'h3C3F;
defparam \cpu|PCplus4[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N8
cycloneii_lcell_comb \cpu|PC[11]~13 (
// Equation(s):
// \cpu|PC[11]~13_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~20_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[11]~18_combout ))

	.dataa(\cpu|jumpToPCplusImm~3_combout ),
	.datab(\cpu|PCplus4[11]~18_combout ),
	.datac(vcc),
	.datad(\cpu|Add6~20_combout ),
	.cin(gnd),
	.combout(\cpu|PC[11]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[11]~13 .lut_mask = 16'hEE44;
defparam \cpu|PC[11]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N9
cycloneii_lcell_ff \cpu|PC[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[11]~13_combout ),
	.sdata(\cpu|aluPlus[11]~22_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [11]));

// Location: LCCOMB_X21_Y21_N30
cycloneii_lcell_comb \cpu|PCplus4[12]~20 (
// Equation(s):
// \cpu|PCplus4[12]~20_combout  = (\cpu|PC [12] & (\cpu|PCplus4[11]~19  $ (GND))) # (!\cpu|PC [12] & (!\cpu|PCplus4[11]~19  & VCC))
// \cpu|PCplus4[12]~21  = CARRY((\cpu|PC [12] & !\cpu|PCplus4[11]~19 ))

	.dataa(\cpu|PC [12]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[11]~19 ),
	.combout(\cpu|PCplus4[12]~20_combout ),
	.cout(\cpu|PCplus4[12]~21 ));
// synopsys translate_off
defparam \cpu|PCplus4[12]~20 .lut_mask = 16'hA50A;
defparam \cpu|PCplus4[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y21_N6
cycloneii_lcell_comb \cpu|PC[12]~15 (
// Equation(s):
// \cpu|PC[12]~15_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~22_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[12]~20_combout ))

	.dataa(\cpu|jumpToPCplusImm~3_combout ),
	.datab(\cpu|PCplus4[12]~20_combout ),
	.datac(vcc),
	.datad(\cpu|Add6~22_combout ),
	.cin(gnd),
	.combout(\cpu|PC[12]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[12]~15 .lut_mask = 16'hEE44;
defparam \cpu|PC[12]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y21_N7
cycloneii_lcell_ff \cpu|PC[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[12]~15_combout ),
	.sdata(\cpu|aluPlus[12]~24_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [12]));

// Location: LCCOMB_X22_Y20_N24
cycloneii_lcell_comb \cpu|PC[13]~17 (
// Equation(s):
// \cpu|PC[13]~17_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~24_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[13]~22_combout ))

	.dataa(\cpu|PCplus4[13]~22_combout ),
	.datab(\cpu|Add6~24_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[13]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[13]~17 .lut_mask = 16'hCCAA;
defparam \cpu|PC[13]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y20_N25
cycloneii_lcell_ff \cpu|PC[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[13]~17_combout ),
	.sdata(\cpu|aluPlus[13]~26_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [13]));

// Location: LCCOMB_X21_Y20_N0
cycloneii_lcell_comb \cpu|PCplus4[13]~22 (
// Equation(s):
// \cpu|PCplus4[13]~22_combout  = (\cpu|PC [13] & (!\cpu|PCplus4[12]~21 )) # (!\cpu|PC [13] & ((\cpu|PCplus4[12]~21 ) # (GND)))
// \cpu|PCplus4[13]~23  = CARRY((!\cpu|PCplus4[12]~21 ) # (!\cpu|PC [13]))

	.dataa(vcc),
	.datab(\cpu|PC [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|PCplus4[12]~21 ),
	.combout(\cpu|PCplus4[13]~22_combout ),
	.cout(\cpu|PCplus4[13]~23 ));
// synopsys translate_off
defparam \cpu|PCplus4[13]~22 .lut_mask = 16'h3C3F;
defparam \cpu|PCplus4[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N22
cycloneii_lcell_comb \cpu|PC[15]~21 (
// Equation(s):
// \cpu|PC[15]~21_combout  = (\cpu|jumpToPCplusImm~3_combout  & (\cpu|Add6~28_combout )) # (!\cpu|jumpToPCplusImm~3_combout  & ((\cpu|PCplus4[15]~26_combout )))

	.dataa(\cpu|Add6~28_combout ),
	.datab(\cpu|PCplus4[15]~26_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[15]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[15]~21 .lut_mask = 16'hAACC;
defparam \cpu|PC[15]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N23
cycloneii_lcell_ff \cpu|PC[15] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[15]~21_combout ),
	.sdata(\cpu|aluPlus[15]~30_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [15]));

// Location: LCCOMB_X22_Y20_N8
cycloneii_lcell_comb \cpu|Add6~30 (
// Equation(s):
// \cpu|Add6~30_combout  = (\cpu|PCplusImm~16_combout  & ((\cpu|PC [16] & (\cpu|Add6~29  & VCC)) # (!\cpu|PC [16] & (!\cpu|Add6~29 )))) # (!\cpu|PCplusImm~16_combout  & ((\cpu|PC [16] & (!\cpu|Add6~29 )) # (!\cpu|PC [16] & ((\cpu|Add6~29 ) # (GND)))))
// \cpu|Add6~31  = CARRY((\cpu|PCplusImm~16_combout  & (!\cpu|PC [16] & !\cpu|Add6~29 )) # (!\cpu|PCplusImm~16_combout  & ((!\cpu|Add6~29 ) # (!\cpu|PC [16]))))

	.dataa(\cpu|PCplusImm~16_combout ),
	.datab(\cpu|PC [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~29 ),
	.combout(\cpu|Add6~30_combout ),
	.cout(\cpu|Add6~31 ));
// synopsys translate_off
defparam \cpu|Add6~30 .lut_mask = 16'h9617;
defparam \cpu|Add6~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y20_N28
cycloneii_lcell_comb \cpu|PC[16]~8 (
// Equation(s):
// \cpu|PC[16]~8_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~30_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[16]~28_combout ))

	.dataa(\cpu|PCplus4[16]~28_combout ),
	.datab(\cpu|Add6~30_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[16]~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[16]~8 .lut_mask = 16'hCCAA;
defparam \cpu|PC[16]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y20_N29
cycloneii_lcell_ff \cpu|PC[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[16]~8_combout ),
	.sdata(\cpu|aluPlus[16]~32_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [16]));

// Location: LCCOMB_X22_Y20_N12
cycloneii_lcell_comb \cpu|Add6~34 (
// Equation(s):
// \cpu|Add6~34_combout  = (\cpu|PC [18] & ((\cpu|PCplusImm~14_combout  & (\cpu|Add6~33  & VCC)) # (!\cpu|PCplusImm~14_combout  & (!\cpu|Add6~33 )))) # (!\cpu|PC [18] & ((\cpu|PCplusImm~14_combout  & (!\cpu|Add6~33 )) # (!\cpu|PCplusImm~14_combout  & 
// ((\cpu|Add6~33 ) # (GND)))))
// \cpu|Add6~35  = CARRY((\cpu|PC [18] & (!\cpu|PCplusImm~14_combout  & !\cpu|Add6~33 )) # (!\cpu|PC [18] & ((!\cpu|Add6~33 ) # (!\cpu|PCplusImm~14_combout ))))

	.dataa(\cpu|PC [18]),
	.datab(\cpu|PCplusImm~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~33 ),
	.combout(\cpu|Add6~34_combout ),
	.cout(\cpu|Add6~35 ));
// synopsys translate_off
defparam \cpu|Add6~34 .lut_mask = 16'h9617;
defparam \cpu|Add6~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N8
cycloneii_lcell_comb \cpu|PC[18]~10 (
// Equation(s):
// \cpu|PC[18]~10_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~34_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[18]~32_combout ))

	.dataa(\cpu|PCplus4[18]~32_combout ),
	.datab(\cpu|Add6~34_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[18]~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[18]~10 .lut_mask = 16'hCCAA;
defparam \cpu|PC[18]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y22_N9
cycloneii_lcell_ff \cpu|PC[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[18]~10_combout ),
	.sdata(\cpu|aluPlus[18]~36_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [18]));

// Location: LCCOMB_X29_Y19_N8
cycloneii_lcell_comb \cpu|writeBackData[18]~217 (
// Equation(s):
// \cpu|writeBackData[18]~217_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # ((\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|writeBackData~306_combout ),
	.datab(\cpu|instr [13]),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|writeBackData[18]~217_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[18]~217 .lut_mask = 16'hE0A0;
defparam \cpu|writeBackData[18]~217 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N26
cycloneii_lcell_comb \cpu|writeBackData[18]~220 (
// Equation(s):
// \cpu|writeBackData[18]~220_combout  = (\cpu|writeBackData[18]~219_combout ) # ((\cpu|writeBackData[18]~217_combout ) # ((\cpu|PCplus4[18]~32_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|writeBackData[18]~219_combout ),
	.datab(\cpu|PCplus4[18]~32_combout ),
	.datac(\cpu|writeBackData[18]~217_combout ),
	.datad(\cpu|writeBackData~21_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[18]~220_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[18]~220 .lut_mask = 16'hFEFA;
defparam \cpu|writeBackData[18]~220 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N16
cycloneii_lcell_comb \cpu|aluReg[21]~25 (
// Equation(s):
// \cpu|aluReg[21]~25_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [20]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [22]))

	.dataa(\cpu|aluReg [22]),
	.datab(\cpu|aluReg [20]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[21]~25 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N17
cycloneii_lcell_ff \cpu|aluReg[21] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[21]~25_combout ),
	.sdata(\cpu|rs1 [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [21]));

// Location: LCCOMB_X25_Y22_N26
cycloneii_lcell_comb \cpu|aluReg[20]~22 (
// Equation(s):
// \cpu|aluReg[20]~22_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [19])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [21])))

	.dataa(\cpu|ShiftLeft0~5_combout ),
	.datab(\cpu|aluReg [19]),
	.datac(vcc),
	.datad(\cpu|aluReg [21]),
	.cin(gnd),
	.combout(\cpu|aluReg[20]~22_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[20]~22 .lut_mask = 16'hDD88;
defparam \cpu|aluReg[20]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N22
cycloneii_lcell_comb \cpu|writeBackData[20]~203 (
// Equation(s):
// \cpu|writeBackData[20]~203_combout  = (\cpu|aluIn2[20]~13_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [20])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[20]~13_combout  & (((!\cpu|ShiftLeft0~3_combout  & \cpu|rs1 [20]))))

	.dataa(\cpu|aluIn2[20]~13_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|rs1 [20]),
	.cin(gnd),
	.combout(\cpu|writeBackData[20]~203_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[20]~203 .lut_mask = 16'h8F0A;
defparam \cpu|writeBackData[20]~203 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N14
cycloneii_lcell_comb \cpu|writeBackData[20]~204 (
// Equation(s):
// \cpu|writeBackData[20]~204_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~40_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[20]~40_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[20]~40_combout ))

	.dataa(\cpu|aluPlus[20]~40_combout ),
	.datab(\cpu|Add2~40_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[20]~204_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[20]~204 .lut_mask = 16'hCAAA;
defparam \cpu|writeBackData[20]~204 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N8
cycloneii_lcell_comb \cpu|writeBackData[20]~205 (
// Equation(s):
// \cpu|writeBackData[20]~205_combout  = (\cpu|aluReg [20] & ((\cpu|Equal12~0_combout ) # ((\cpu|writeBackData[20]~204_combout  & !\cpu|ShiftLeft0~1_combout )))) # (!\cpu|aluReg [20] & (((\cpu|writeBackData[20]~204_combout  & !\cpu|ShiftLeft0~1_combout ))))

	.dataa(\cpu|aluReg [20]),
	.datab(\cpu|Equal12~0_combout ),
	.datac(\cpu|writeBackData[20]~204_combout ),
	.datad(\cpu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[20]~205_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[20]~205 .lut_mask = 16'h88F8;
defparam \cpu|writeBackData[20]~205 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N0
cycloneii_lcell_comb \cpu|writeBackData[20]~206 (
// Equation(s):
// \cpu|writeBackData[20]~206_combout  = (\cpu|writeBackData[20]~205_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[20]~13_combout  $ (\cpu|rs1 [20]))))

	.dataa(\cpu|aluIn2[20]~13_combout ),
	.datab(\cpu|ShiftLeft0~0_combout ),
	.datac(\cpu|writeBackData[20]~205_combout ),
	.datad(\cpu|rs1 [20]),
	.cin(gnd),
	.combout(\cpu|writeBackData[20]~206_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[20]~206 .lut_mask = 16'hF1F2;
defparam \cpu|writeBackData[20]~206 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N2
cycloneii_lcell_comb \cpu|writeBackData[20]~199 (
// Equation(s):
// \cpu|writeBackData[20]~199_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # ((\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|instr [13]),
	.datab(\cpu|writeBackData~306_combout ),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|writeBackData[20]~199_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[20]~199 .lut_mask = 16'hE0C0;
defparam \cpu|writeBackData[20]~199 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N22
cycloneii_lcell_comb \cpu|PCplusImm~12 (
// Equation(s):
// \cpu|PCplusImm~12_combout  = (\cpu|instr [4] & ((\cpu|instr [3] & ((\cpu|instr [31]))) # (!\cpu|instr [3] & (\cpu|instr [20])))) # (!\cpu|instr [4] & (((\cpu|instr [31]))))

	.dataa(\cpu|instr [20]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [3]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~12 .lut_mask = 16'hFB08;
defparam \cpu|PCplusImm~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y22_N25
cycloneii_lcell_ff \cpu|instr[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [19]));

// Location: LCCOMB_X22_Y22_N24
cycloneii_lcell_comb \cpu|PCplusImm~13 (
// Equation(s):
// \cpu|PCplusImm~13_combout  = (\cpu|instr [4] & (((\cpu|instr [19])))) # (!\cpu|instr [4] & ((\cpu|instr [3] & (\cpu|instr [19])) # (!\cpu|instr [3] & ((\cpu|instr [31])))))

	.dataa(\cpu|instr [4]),
	.datab(\cpu|instr [3]),
	.datac(\cpu|instr [19]),
	.datad(\cpu|instr [31]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~13 .lut_mask = 16'hF1E0;
defparam \cpu|PCplusImm~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y20_N14
cycloneii_lcell_comb \cpu|Add6~36 (
// Equation(s):
// \cpu|Add6~36_combout  = ((\cpu|PC [19] $ (\cpu|PCplusImm~13_combout  $ (!\cpu|Add6~35 )))) # (GND)
// \cpu|Add6~37  = CARRY((\cpu|PC [19] & ((\cpu|PCplusImm~13_combout ) # (!\cpu|Add6~35 ))) # (!\cpu|PC [19] & (\cpu|PCplusImm~13_combout  & !\cpu|Add6~35 )))

	.dataa(\cpu|PC [19]),
	.datab(\cpu|PCplusImm~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~35 ),
	.combout(\cpu|Add6~36_combout ),
	.cout(\cpu|Add6~37 ));
// synopsys translate_off
defparam \cpu|Add6~36 .lut_mask = 16'h698E;
defparam \cpu|Add6~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N26
cycloneii_lcell_comb \cpu|writeBackData[20]~200 (
// Equation(s):
// \cpu|writeBackData[20]~200_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~38_combout ) # ((\cpu|Equal6~0_combout  & \cpu|instr [20])))) # (!\cpu|Equal7~0_combout  & (\cpu|Equal6~0_combout  & ((\cpu|instr [20]))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Equal6~0_combout ),
	.datac(\cpu|Add6~38_combout ),
	.datad(\cpu|instr [20]),
	.cin(gnd),
	.combout(\cpu|writeBackData[20]~200_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[20]~200 .lut_mask = 16'hECA0;
defparam \cpu|writeBackData[20]~200 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y18_N4
cycloneii_lcell_comb \cpu|writeBackData[20]~201 (
// Equation(s):
// \cpu|writeBackData[20]~201_combout  = (\cpu|writeBackData[20]~200_combout ) # ((\cpu|cycles [20] & \cpu|Equal4~5_combout ))

	.dataa(\cpu|cycles [20]),
	.datab(\cpu|writeBackData[20]~200_combout ),
	.datac(vcc),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[20]~201_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[20]~201 .lut_mask = 16'hEECC;
defparam \cpu|writeBackData[20]~201 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N20
cycloneii_lcell_comb \cpu|writeBackData[20]~202 (
// Equation(s):
// \cpu|writeBackData[20]~202_combout  = (\cpu|writeBackData[20]~199_combout ) # ((\cpu|writeBackData[20]~201_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PCplus4[20]~36_combout )))

	.dataa(\cpu|writeBackData~21_combout ),
	.datab(\cpu|writeBackData[20]~199_combout ),
	.datac(\cpu|writeBackData[20]~201_combout ),
	.datad(\cpu|PCplus4[20]~36_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[20]~202_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[20]~202 .lut_mask = 16'hFEFC;
defparam \cpu|writeBackData[20]~202 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N14
cycloneii_lcell_comb \cpu|writeBackData[20]~207 (
// Equation(s):
// \cpu|writeBackData[20]~207_combout  = (\cpu|writeBackData[20]~202_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[20]~203_combout ) # (\cpu|writeBackData[20]~206_combout ))))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|writeBackData[20]~203_combout ),
	.datac(\cpu|writeBackData[20]~206_combout ),
	.datad(\cpu|writeBackData[20]~202_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[20]~207_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[20]~207 .lut_mask = 16'hFFA8;
defparam \cpu|writeBackData[20]~207 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N13
cycloneii_lcell_ff \cpu|registerFile[15][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][20]~regout ));

// Location: LCFF_X35_Y23_N27
cycloneii_lcell_ff \cpu|registerFile[14][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][20]~regout ));

// Location: LCCOMB_X35_Y23_N12
cycloneii_lcell_comb \cpu|Mux11~18 (
// Equation(s):
// \cpu|Mux11~18_combout  = (\cpu|Mux11~17_combout  & (((\cpu|registerFile[15][20]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux11~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][20]~regout ))))

	.dataa(\cpu|Mux11~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][20]~regout ),
	.datad(\cpu|registerFile[14][20]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux11~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux11~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N19
cycloneii_lcell_ff \cpu|registerFile[11][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][20]~regout ));

// Location: LCFF_X40_Y23_N5
cycloneii_lcell_ff \cpu|registerFile[10][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][20]~regout ));

// Location: LCCOMB_X40_Y23_N4
cycloneii_lcell_comb \cpu|Mux11~10 (
// Equation(s):
// \cpu|Mux11~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[10][20]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[8][20]~regout ))))

	.dataa(\cpu|registerFile[8][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux11~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~10 .lut_mask = 16'hFC22;
defparam \cpu|Mux11~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N18
cycloneii_lcell_comb \cpu|Mux11~11 (
// Equation(s):
// \cpu|Mux11~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux11~10_combout  & ((\cpu|registerFile[11][20]~regout ))) # (!\cpu|Mux11~10_combout  & (\cpu|registerFile[9][20]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux11~10_combout ))))

	.dataa(\cpu|registerFile[9][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][20]~regout ),
	.datad(\cpu|Mux11~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~11 .lut_mask = 16'hF388;
defparam \cpu|Mux11~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N22
cycloneii_lcell_comb \cpu|Mux11~19 (
// Equation(s):
// \cpu|Mux11~19_combout  = (\cpu|Mux11~16_combout  & (((\cpu|Mux11~18_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux11~16_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux11~11_combout 
// ))))

	.dataa(\cpu|Mux11~16_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux11~18_combout ),
	.datad(\cpu|Mux11~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~19 .lut_mask = 16'hE6A2;
defparam \cpu|Mux11~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N23
cycloneii_lcell_ff \cpu|registerFile[17][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][20]~regout ));

// Location: LCFF_X30_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[21][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][20]~regout ));

// Location: LCCOMB_X30_Y17_N20
cycloneii_lcell_comb \cpu|Mux11~0 (
// Equation(s):
// \cpu|Mux11~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[21][20]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[17][20]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[17][20]~regout ),
	.datac(\cpu|registerFile[21][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~0 .lut_mask = 16'hAAE4;
defparam \cpu|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[25][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][20]~regout ));

// Location: LCFF_X32_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[29][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][20]~regout ));

// Location: LCCOMB_X32_Y17_N8
cycloneii_lcell_comb \cpu|Mux11~1 (
// Equation(s):
// \cpu|Mux11~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux11~0_combout  & ((\cpu|registerFile[29][20]~regout ))) # (!\cpu|Mux11~0_combout  & (\cpu|registerFile[25][20]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux11~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux11~0_combout ),
	.datac(\cpu|registerFile[25][20]~regout ),
	.datad(\cpu|registerFile[29][20]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[22][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][20]~regout ));

// Location: LCFF_X38_Y18_N5
cycloneii_lcell_ff \cpu|registerFile[30][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][20]~regout ));

// Location: LCCOMB_X38_Y18_N4
cycloneii_lcell_comb \cpu|Mux11~3 (
// Equation(s):
// \cpu|Mux11~3_combout  = (\cpu|Mux11~2_combout  & (((\cpu|registerFile[30][20]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux11~2_combout  & (\cpu|registerFile[22][20]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux11~2_combout ),
	.datab(\cpu|registerFile[22][20]~regout ),
	.datac(\cpu|registerFile[30][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux11~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~3 .lut_mask = 16'hE4AA;
defparam \cpu|Mux11~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y20_N15
cycloneii_lcell_ff \cpu|registerFile[28][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[20]~207_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][20]~regout ));

// Location: LCFF_X38_Y20_N13
cycloneii_lcell_ff \cpu|registerFile[16][20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[20]~207_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][20]~regout ));

// Location: LCCOMB_X38_Y20_N12
cycloneii_lcell_comb \cpu|Mux11~4 (
// Equation(s):
// \cpu|Mux11~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|registerFile[24][20]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[16][20]~regout )))))

	.dataa(\cpu|registerFile[24][20]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[16][20]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux11~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~4 .lut_mask = 16'hEE30;
defparam \cpu|Mux11~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y20_N8
cycloneii_lcell_comb \cpu|Mux11~5 (
// Equation(s):
// \cpu|Mux11~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux11~4_combout  & ((\cpu|registerFile[28][20]~regout ))) # (!\cpu|Mux11~4_combout  & (\cpu|registerFile[20][20]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux11~4_combout ))))

	.dataa(\cpu|registerFile[20][20]~regout ),
	.datab(\cpu|registerFile[28][20]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|Mux11~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~5 .lut_mask = 16'hCFA0;
defparam \cpu|Mux11~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N30
cycloneii_lcell_comb \cpu|Mux11~6 (
// Equation(s):
// \cpu|Mux11~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & (\cpu|Mux11~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux11~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|Mux11~3_combout ),
	.datad(\cpu|Mux11~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~6 .lut_mask = 16'hD9C8;
defparam \cpu|Mux11~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y18_N8
cycloneii_lcell_comb \cpu|Mux11~9 (
// Equation(s):
// \cpu|Mux11~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux11~6_combout  & (\cpu|Mux11~8_combout )) # (!\cpu|Mux11~6_combout  & ((\cpu|Mux11~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux11~6_combout ))))

	.dataa(\cpu|Mux11~8_combout ),
	.datab(\cpu|Mux11~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux11~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~9 .lut_mask = 16'hAFC0;
defparam \cpu|Mux11~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N2
cycloneii_lcell_comb \cpu|Mux11~20 (
// Equation(s):
// \cpu|Mux11~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux11~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux11~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux11~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux11~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux11~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux11~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux11~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N3
cycloneii_lcell_ff \cpu|rs1[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux11~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [20]));

// Location: LCFF_X25_Y22_N27
cycloneii_lcell_ff \cpu|aluReg[20] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[20]~22_combout ),
	.sdata(\cpu|rs1 [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [20]));

// Location: LCCOMB_X25_Y22_N28
cycloneii_lcell_comb \cpu|aluReg[19]~20 (
// Equation(s):
// \cpu|aluReg[19]~20_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [18])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [20])))

	.dataa(\cpu|aluReg [18]),
	.datab(\cpu|aluReg [20]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[19]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[19]~20 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[19]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N29
cycloneii_lcell_ff \cpu|aluReg[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[19]~20_combout ),
	.sdata(\cpu|rs1 [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [19]));

// Location: LCCOMB_X25_Y22_N0
cycloneii_lcell_comb \cpu|aluReg[17]~16 (
// Equation(s):
// \cpu|aluReg[17]~16_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [16])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [18])))

	.dataa(\cpu|aluReg [16]),
	.datab(\cpu|aluReg [18]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[17]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[17]~16 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[17]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N1
cycloneii_lcell_ff \cpu|aluReg[17] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[17]~16_combout ),
	.sdata(\cpu|rs1 [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [17]));

// Location: LCCOMB_X25_Y22_N14
cycloneii_lcell_comb \cpu|aluReg[18]~18 (
// Equation(s):
// \cpu|aluReg[18]~18_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [17]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [19]))

	.dataa(\cpu|ShiftLeft0~5_combout ),
	.datab(\cpu|aluReg [19]),
	.datac(vcc),
	.datad(\cpu|aluReg [17]),
	.cin(gnd),
	.combout(\cpu|aluReg[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[18]~18 .lut_mask = 16'hEE44;
defparam \cpu|aluReg[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N15
cycloneii_lcell_ff \cpu|aluReg[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[18]~18_combout ),
	.sdata(\cpu|rs1 [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [18]));

// Location: LCFF_X34_Y17_N5
cycloneii_lcell_ff \cpu|registerFile[25][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][16]~regout ));

// Location: LCFF_X34_Y18_N29
cycloneii_lcell_ff \cpu|registerFile[29][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][16]~regout ));

// Location: LCFF_X32_Y24_N17
cycloneii_lcell_ff \cpu|registerFile[21][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][16]~regout ));

// Location: LCCOMB_X32_Y24_N16
cycloneii_lcell_comb \cpu|Mux15~0 (
// Equation(s):
// \cpu|Mux15~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[21][16]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[17][16]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[17][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~0 .lut_mask = 16'hCCE2;
defparam \cpu|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y18_N28
cycloneii_lcell_comb \cpu|Mux15~1 (
// Equation(s):
// \cpu|Mux15~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux15~0_combout  & ((\cpu|registerFile[29][16]~regout ))) # (!\cpu|Mux15~0_combout  & (\cpu|registerFile[25][16]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux15~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[25][16]~regout ),
	.datac(\cpu|registerFile[29][16]~regout ),
	.datad(\cpu|Mux15~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~1 .lut_mask = 16'hF588;
defparam \cpu|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N15
cycloneii_lcell_ff \cpu|registerFile[22][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][16]~regout ));

// Location: LCFF_X35_Y21_N29
cycloneii_lcell_ff \cpu|registerFile[26][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][16]~regout ));

// Location: LCFF_X34_Y21_N9
cycloneii_lcell_ff \cpu|registerFile[18][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][16]~regout ));

// Location: LCCOMB_X35_Y21_N28
cycloneii_lcell_comb \cpu|Mux15~2 (
// Equation(s):
// \cpu|Mux15~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[26][16]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][16]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[26][16]~regout ),
	.datad(\cpu|registerFile[18][16]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N14
cycloneii_lcell_comb \cpu|Mux15~3 (
// Equation(s):
// \cpu|Mux15~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux15~2_combout  & (\cpu|registerFile[30][16]~regout )) # (!\cpu|Mux15~2_combout  & ((\cpu|registerFile[22][16]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux15~2_combout ))))

	.dataa(\cpu|registerFile[30][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[22][16]~regout ),
	.datad(\cpu|Mux15~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N25
cycloneii_lcell_ff \cpu|registerFile[28][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[16]~243_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][16]~regout ));

// Location: LCFF_X41_Y21_N9
cycloneii_lcell_ff \cpu|registerFile[20][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][16]~regout ));

// Location: LCFF_X40_Y21_N25
cycloneii_lcell_ff \cpu|registerFile[24][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][16]~regout ));

// Location: LCCOMB_X40_Y21_N24
cycloneii_lcell_comb \cpu|Mux15~4 (
// Equation(s):
// \cpu|Mux15~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[24][16]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[16][16]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[16][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[24][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux15~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~4 .lut_mask = 16'hCCE2;
defparam \cpu|Mux15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N8
cycloneii_lcell_comb \cpu|Mux15~5 (
// Equation(s):
// \cpu|Mux15~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux15~4_combout  & (\cpu|registerFile[28][16]~regout )) # (!\cpu|Mux15~4_combout  & ((\cpu|registerFile[20][16]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux15~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[28][16]~regout ),
	.datac(\cpu|registerFile[20][16]~regout ),
	.datad(\cpu|Mux15~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux15~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N24
cycloneii_lcell_comb \cpu|Mux15~6 (
// Equation(s):
// \cpu|Mux15~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|Mux15~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux15~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux15~3_combout ),
	.datad(\cpu|Mux15~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~6 .lut_mask = 16'hB9A8;
defparam \cpu|Mux15~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y23_N10
cycloneii_lcell_comb \cpu|Mux15~9 (
// Equation(s):
// \cpu|Mux15~9_combout  = (\cpu|Mux15~6_combout  & ((\cpu|Mux15~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux15~6_combout  & (((\cpu|Mux15~1_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux15~8_combout ),
	.datab(\cpu|Mux15~1_combout ),
	.datac(\cpu|Mux15~6_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux15~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~9 .lut_mask = 16'hACF0;
defparam \cpu|Mux15~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N0
cycloneii_lcell_comb \cpu|Mux15~20 (
// Equation(s):
// \cpu|Mux15~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux15~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux15~19_combout ))

	.dataa(\cpu|Mux15~19_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux15~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux15~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux15~20 .lut_mask = 16'hFA0A;
defparam \cpu|Mux15~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N1
cycloneii_lcell_ff \cpu|rs1[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux15~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [16]));

// Location: LCCOMB_X25_Y23_N28
cycloneii_lcell_comb \cpu|aluIn2[13]~20 (
// Equation(s):
// \cpu|aluIn2[13]~20_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [13]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [31]))

	.dataa(\cpu|aluIn2~0_combout ),
	.datab(vcc),
	.datac(\cpu|instr [31]),
	.datad(\cpu|rs2 [13]),
	.cin(gnd),
	.combout(\cpu|aluIn2[13]~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[13]~20 .lut_mask = 16'hFA50;
defparam \cpu|aluIn2[13]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N9
cycloneii_lcell_ff \cpu|registerFile[9][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][10]~regout ));

// Location: LCFF_X27_Y18_N11
cycloneii_lcell_ff \cpu|registerFile[11][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][10]~regout ));

// Location: LCFF_X28_Y18_N31
cycloneii_lcell_ff \cpu|registerFile[10][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][10]~regout ));

// Location: LCFF_X29_Y18_N31
cycloneii_lcell_ff \cpu|registerFile[8][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][10]~regout ));

// Location: LCCOMB_X28_Y18_N30
cycloneii_lcell_comb \cpu|Mux21~10 (
// Equation(s):
// \cpu|Mux21~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][10]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[8][10]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[10][10]~regout ),
	.datad(\cpu|registerFile[8][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux21~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux21~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N10
cycloneii_lcell_comb \cpu|Mux21~11 (
// Equation(s):
// \cpu|Mux21~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux21~10_combout  & ((\cpu|registerFile[11][10]~regout ))) # (!\cpu|Mux21~10_combout  & (\cpu|registerFile[9][10]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux21~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[9][10]~regout ),
	.datac(\cpu|registerFile[11][10]~regout ),
	.datad(\cpu|Mux21~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~11 .lut_mask = 16'hF588;
defparam \cpu|Mux21~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y25_N19
cycloneii_lcell_ff \cpu|registerFile[12][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][10]~regout ));

// Location: LCFF_X28_Y25_N15
cycloneii_lcell_ff \cpu|registerFile[13][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][10]~regout ));

// Location: LCCOMB_X29_Y25_N18
cycloneii_lcell_comb \cpu|Mux21~17 (
// Equation(s):
// \cpu|Mux21~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][10]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][10]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][10]~regout ),
	.datad(\cpu|registerFile[13][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux21~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux21~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y22_N11
cycloneii_lcell_ff \cpu|registerFile[14][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][10]~regout ));

// Location: LCCOMB_X30_Y25_N24
cycloneii_lcell_comb \cpu|Mux21~18 (
// Equation(s):
// \cpu|Mux21~18_combout  = (\cpu|Mux21~17_combout  & ((\cpu|registerFile[15][10]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|Mux21~17_combout  & (((\cpu|registerFile[14][10]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[15][10]~regout ),
	.datab(\cpu|Mux21~17_combout ),
	.datac(\cpu|registerFile[14][10]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux21~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~18 .lut_mask = 16'hB8CC;
defparam \cpu|Mux21~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y18_N17
cycloneii_lcell_ff \cpu|registerFile[3][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][10]~regout ));

// Location: LCFF_X28_Y25_N27
cycloneii_lcell_ff \cpu|registerFile[1][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][10]~regout ));

// Location: LCCOMB_X28_Y18_N16
cycloneii_lcell_comb \cpu|Mux21~14 (
// Equation(s):
// \cpu|Mux21~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][10]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][10]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[3][10]~regout ),
	.datad(\cpu|registerFile[1][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux21~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~14 .lut_mask = 16'hC480;
defparam \cpu|Mux21~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y25_N29
cycloneii_lcell_ff \cpu|registerFile[2][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][10]~regout ));

// Location: LCCOMB_X30_Y25_N28
cycloneii_lcell_comb \cpu|Mux21~15 (
// Equation(s):
// \cpu|Mux21~15_combout  = (\cpu|Mux21~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][10]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux21~14_combout ),
	.datac(\cpu|registerFile[2][10]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux21~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~15 .lut_mask = 16'hDCCC;
defparam \cpu|Mux21~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N30
cycloneii_lcell_comb \cpu|Mux21~16 (
// Equation(s):
// \cpu|Mux21~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux21~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [18] & \cpu|Mux21~15_combout ))))

	.dataa(\cpu|Mux21~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux21~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~16 .lut_mask = 16'hCBC8;
defparam \cpu|Mux21~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N10
cycloneii_lcell_comb \cpu|Mux21~19 (
// Equation(s):
// \cpu|Mux21~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux21~16_combout  & ((\cpu|Mux21~18_combout ))) # (!\cpu|Mux21~16_combout  & (\cpu|Mux21~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|Mux21~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux21~11_combout ),
	.datac(\cpu|Mux21~18_combout ),
	.datad(\cpu|Mux21~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~19 .lut_mask = 16'hF588;
defparam \cpu|Mux21~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N6
cycloneii_lcell_comb \cpu|Mux21~20 (
// Equation(s):
// \cpu|Mux21~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux21~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux21~19_combout )))

	.dataa(\cpu|Mux21~9_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux21~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux21~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux21~20 .lut_mask = 16'hAFA0;
defparam \cpu|Mux21~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N7
cycloneii_lcell_ff \cpu|rs1[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux21~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [10]));

// Location: LCCOMB_X27_Y21_N4
cycloneii_lcell_comb \cpu|Add2~20 (
// Equation(s):
// \cpu|Add2~20_combout  = ((\cpu|aluIn2[10]~23_combout  $ (\cpu|rs1 [10] $ (\cpu|Add2~19 )))) # (GND)
// \cpu|Add2~21  = CARRY((\cpu|aluIn2[10]~23_combout  & (\cpu|rs1 [10] & !\cpu|Add2~19 )) # (!\cpu|aluIn2[10]~23_combout  & ((\cpu|rs1 [10]) # (!\cpu|Add2~19 ))))

	.dataa(\cpu|aluIn2[10]~23_combout ),
	.datab(\cpu|rs1 [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~19 ),
	.combout(\cpu|Add2~20_combout ),
	.cout(\cpu|Add2~21 ));
// synopsys translate_off
defparam \cpu|Add2~20 .lut_mask = 16'h964D;
defparam \cpu|Add2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N10
cycloneii_lcell_comb \cpu|Add2~26 (
// Equation(s):
// \cpu|Add2~26_combout  = (\cpu|rs1 [13] & ((\cpu|aluIn2[13]~20_combout  & (!\cpu|Add2~25 )) # (!\cpu|aluIn2[13]~20_combout  & (\cpu|Add2~25  & VCC)))) # (!\cpu|rs1 [13] & ((\cpu|aluIn2[13]~20_combout  & ((\cpu|Add2~25 ) # (GND))) # 
// (!\cpu|aluIn2[13]~20_combout  & (!\cpu|Add2~25 ))))
// \cpu|Add2~27  = CARRY((\cpu|rs1 [13] & (\cpu|aluIn2[13]~20_combout  & !\cpu|Add2~25 )) # (!\cpu|rs1 [13] & ((\cpu|aluIn2[13]~20_combout ) # (!\cpu|Add2~25 ))))

	.dataa(\cpu|rs1 [13]),
	.datab(\cpu|aluIn2[13]~20_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~25 ),
	.combout(\cpu|Add2~26_combout ),
	.cout(\cpu|Add2~27 ));
// synopsys translate_off
defparam \cpu|Add2~26 .lut_mask = 16'h694D;
defparam \cpu|Add2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N12
cycloneii_lcell_comb \cpu|Add2~28 (
// Equation(s):
// \cpu|Add2~28_combout  = ((\cpu|aluIn2[14]~19_combout  $ (\cpu|rs1 [14] $ (\cpu|Add2~27 )))) # (GND)
// \cpu|Add2~29  = CARRY((\cpu|aluIn2[14]~19_combout  & (\cpu|rs1 [14] & !\cpu|Add2~27 )) # (!\cpu|aluIn2[14]~19_combout  & ((\cpu|rs1 [14]) # (!\cpu|Add2~27 ))))

	.dataa(\cpu|aluIn2[14]~19_combout ),
	.datab(\cpu|rs1 [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~27 ),
	.combout(\cpu|Add2~28_combout ),
	.cout(\cpu|Add2~29 ));
// synopsys translate_off
defparam \cpu|Add2~28 .lut_mask = 16'h964D;
defparam \cpu|Add2~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N14
cycloneii_lcell_comb \cpu|Add2~30 (
// Equation(s):
// \cpu|Add2~30_combout  = (\cpu|aluIn2[15]~18_combout  & ((\cpu|rs1 [15] & (!\cpu|Add2~29 )) # (!\cpu|rs1 [15] & ((\cpu|Add2~29 ) # (GND))))) # (!\cpu|aluIn2[15]~18_combout  & ((\cpu|rs1 [15] & (\cpu|Add2~29  & VCC)) # (!\cpu|rs1 [15] & (!\cpu|Add2~29 ))))
// \cpu|Add2~31  = CARRY((\cpu|aluIn2[15]~18_combout  & ((!\cpu|Add2~29 ) # (!\cpu|rs1 [15]))) # (!\cpu|aluIn2[15]~18_combout  & (!\cpu|rs1 [15] & !\cpu|Add2~29 )))

	.dataa(\cpu|aluIn2[15]~18_combout ),
	.datab(\cpu|rs1 [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~29 ),
	.combout(\cpu|Add2~30_combout ),
	.cout(\cpu|Add2~31 ));
// synopsys translate_off
defparam \cpu|Add2~30 .lut_mask = 16'h692B;
defparam \cpu|Add2~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N16
cycloneii_lcell_comb \cpu|Add2~32 (
// Equation(s):
// \cpu|Add2~32_combout  = ((\cpu|aluIn2[16]~17_combout  $ (\cpu|rs1 [16] $ (\cpu|Add2~31 )))) # (GND)
// \cpu|Add2~33  = CARRY((\cpu|aluIn2[16]~17_combout  & (\cpu|rs1 [16] & !\cpu|Add2~31 )) # (!\cpu|aluIn2[16]~17_combout  & ((\cpu|rs1 [16]) # (!\cpu|Add2~31 ))))

	.dataa(\cpu|aluIn2[16]~17_combout ),
	.datab(\cpu|rs1 [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~31 ),
	.combout(\cpu|Add2~32_combout ),
	.cout(\cpu|Add2~33 ));
// synopsys translate_off
defparam \cpu|Add2~32 .lut_mask = 16'h964D;
defparam \cpu|Add2~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N18
cycloneii_lcell_comb \cpu|Add2~34 (
// Equation(s):
// \cpu|Add2~34_combout  = (\cpu|aluIn2[17]~16_combout  & ((\cpu|rs1 [17] & (!\cpu|Add2~33 )) # (!\cpu|rs1 [17] & ((\cpu|Add2~33 ) # (GND))))) # (!\cpu|aluIn2[17]~16_combout  & ((\cpu|rs1 [17] & (\cpu|Add2~33  & VCC)) # (!\cpu|rs1 [17] & (!\cpu|Add2~33 ))))
// \cpu|Add2~35  = CARRY((\cpu|aluIn2[17]~16_combout  & ((!\cpu|Add2~33 ) # (!\cpu|rs1 [17]))) # (!\cpu|aluIn2[17]~16_combout  & (!\cpu|rs1 [17] & !\cpu|Add2~33 )))

	.dataa(\cpu|aluIn2[17]~16_combout ),
	.datab(\cpu|rs1 [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~33 ),
	.combout(\cpu|Add2~34_combout ),
	.cout(\cpu|Add2~35 ));
// synopsys translate_off
defparam \cpu|Add2~34 .lut_mask = 16'h692B;
defparam \cpu|Add2~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y21_N20
cycloneii_lcell_comb \cpu|Add2~36 (
// Equation(s):
// \cpu|Add2~36_combout  = ((\cpu|rs1 [18] $ (\cpu|aluIn2[18]~15_combout  $ (\cpu|Add2~35 )))) # (GND)
// \cpu|Add2~37  = CARRY((\cpu|rs1 [18] & ((!\cpu|Add2~35 ) # (!\cpu|aluIn2[18]~15_combout ))) # (!\cpu|rs1 [18] & (!\cpu|aluIn2[18]~15_combout  & !\cpu|Add2~35 )))

	.dataa(\cpu|rs1 [18]),
	.datab(\cpu|aluIn2[18]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~35 ),
	.combout(\cpu|Add2~36_combout ),
	.cout(\cpu|Add2~37 ));
// synopsys translate_off
defparam \cpu|Add2~36 .lut_mask = 16'h962B;
defparam \cpu|Add2~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N10
cycloneii_lcell_comb \cpu|writeBackData[18]~222 (
// Equation(s):
// \cpu|writeBackData[18]~222_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~36_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[18]~36_combout )))) # (!\cpu|instr [5] & (((\cpu|aluPlus[18]~36_combout ))))

	.dataa(\cpu|instr [5]),
	.datab(\cpu|instr [30]),
	.datac(\cpu|aluPlus[18]~36_combout ),
	.datad(\cpu|Add2~36_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[18]~222_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[18]~222 .lut_mask = 16'hF870;
defparam \cpu|writeBackData[18]~222 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N14
cycloneii_lcell_comb \cpu|writeBackData[18]~223 (
// Equation(s):
// \cpu|writeBackData[18]~223_combout  = (\cpu|ShiftLeft0~1_combout  & (\cpu|aluReg [18] & ((\cpu|Equal12~0_combout )))) # (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[18]~222_combout ) # ((\cpu|aluReg [18] & \cpu|Equal12~0_combout ))))

	.dataa(\cpu|ShiftLeft0~1_combout ),
	.datab(\cpu|aluReg [18]),
	.datac(\cpu|writeBackData[18]~222_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[18]~223_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[18]~223 .lut_mask = 16'hDC50;
defparam \cpu|writeBackData[18]~223 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N8
cycloneii_lcell_comb \cpu|writeBackData[18]~224 (
// Equation(s):
// \cpu|writeBackData[18]~224_combout  = (\cpu|writeBackData[18]~223_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[18]~15_combout  $ (\cpu|rs1 [18]))))

	.dataa(\cpu|aluIn2[18]~15_combout ),
	.datab(\cpu|writeBackData[18]~223_combout ),
	.datac(\cpu|rs1 [18]),
	.datad(\cpu|ShiftLeft0~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[18]~224_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[18]~224 .lut_mask = 16'hCCDE;
defparam \cpu|writeBackData[18]~224 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N24
cycloneii_lcell_comb \cpu|writeBackData[18]~225 (
// Equation(s):
// \cpu|writeBackData[18]~225_combout  = (\cpu|writeBackData[18]~220_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[18]~221_combout ) # (\cpu|writeBackData[18]~224_combout ))))

	.dataa(\cpu|writeBackData[18]~221_combout ),
	.datab(\cpu|writeBackData[18]~220_combout ),
	.datac(\cpu|writeBackData[18]~224_combout ),
	.datad(\cpu|writeBackData~10_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[18]~225_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[18]~225 .lut_mask = 16'hFECC;
defparam \cpu|writeBackData[18]~225 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N9
cycloneii_lcell_ff \cpu|registerFile[13][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][18]~regout ));

// Location: LCCOMB_X34_Y25_N8
cycloneii_lcell_comb \cpu|Mux45~17 (
// Equation(s):
// \cpu|Mux45~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][18]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][18]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][18]~regout ),
	.datad(\cpu|registerFile[12][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux45~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux45~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N15
cycloneii_lcell_ff \cpu|registerFile[14][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][18]~regout ));

// Location: LCCOMB_X34_Y25_N14
cycloneii_lcell_comb \cpu|Mux45~18 (
// Equation(s):
// \cpu|Mux45~18_combout  = (\cpu|Mux45~17_combout  & ((\cpu|registerFile[15][18]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux45~17_combout  & (((\cpu|registerFile[14][18]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[15][18]~regout ),
	.datab(\cpu|Mux45~17_combout ),
	.datac(\cpu|registerFile[14][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux45~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~18 .lut_mask = 16'hB8CC;
defparam \cpu|Mux45~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N12
cycloneii_lcell_comb \cpu|Mux45~15 (
// Equation(s):
// \cpu|Mux45~15_combout  = (\cpu|Mux45~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][18]~regout )))

	.dataa(\cpu|Mux45~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|registerFile[2][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux45~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~15 .lut_mask = 16'hBAAA;
defparam \cpu|Mux45~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N17
cycloneii_lcell_ff \cpu|registerFile[9][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][18]~regout ));

// Location: LCCOMB_X41_Y23_N16
cycloneii_lcell_comb \cpu|Mux45~13 (
// Equation(s):
// \cpu|Mux45~13_combout  = (\cpu|Mux45~12_combout  & ((\cpu|registerFile[11][18]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux45~12_combout  & (((\cpu|registerFile[9][18]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|Mux45~12_combout ),
	.datab(\cpu|registerFile[11][18]~regout ),
	.datac(\cpu|registerFile[9][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux45~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~13 .lut_mask = 16'hD8AA;
defparam \cpu|Mux45~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N12
cycloneii_lcell_comb \cpu|Mux45~16 (
// Equation(s):
// \cpu|Mux45~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # (\cpu|Mux45~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux45~15_combout 
//  & (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux45~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux45~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~16 .lut_mask = 16'hAEA4;
defparam \cpu|Mux45~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N30
cycloneii_lcell_comb \cpu|Mux45~19 (
// Equation(s):
// \cpu|Mux45~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux45~16_combout  & ((\cpu|Mux45~18_combout ))) # (!\cpu|Mux45~16_combout  & (\cpu|Mux45~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux45~16_combout ))))

	.dataa(\cpu|Mux45~11_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux45~18_combout ),
	.datad(\cpu|Mux45~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~19 .lut_mask = 16'hF388;
defparam \cpu|Mux45~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[20][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][18]~regout ));

// Location: LCFF_X38_Y20_N3
cycloneii_lcell_ff \cpu|registerFile[16][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][18]~regout ));

// Location: LCCOMB_X38_Y24_N18
cycloneii_lcell_comb \cpu|Mux45~4 (
// Equation(s):
// \cpu|Mux45~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & (\cpu|registerFile[20][18]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[16][18]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[20][18]~regout ),
	.datad(\cpu|registerFile[16][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux45~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~4 .lut_mask = 16'hD9C8;
defparam \cpu|Mux45~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N25
cycloneii_lcell_ff \cpu|registerFile[24][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][18]~regout ));

// Location: LCFF_X38_Y20_N29
cycloneii_lcell_ff \cpu|registerFile[28][18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[18]~225_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][18]~regout ));

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \cpu|Mux45~5 (
// Equation(s):
// \cpu|Mux45~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux45~4_combout  & ((\cpu|registerFile[28][18]~regout ))) # (!\cpu|Mux45~4_combout  & (\cpu|registerFile[24][18]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux45~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux45~4_combout ),
	.datac(\cpu|registerFile[24][18]~regout ),
	.datad(\cpu|registerFile[28][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux45~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux45~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N24
cycloneii_lcell_comb \cpu|Mux45~6 (
// Equation(s):
// \cpu|Mux45~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux45~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux45~5_combout )))))

	.dataa(\cpu|Mux45~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux45~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux45~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y21_N16
cycloneii_lcell_comb \cpu|Mux45~0 (
// Equation(s):
// \cpu|Mux45~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[25][18]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[17][18]~regout )))))

	.dataa(\cpu|registerFile[25][18]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][18]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux45~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux45~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N26
cycloneii_lcell_comb \cpu|Mux45~1 (
// Equation(s):
// \cpu|Mux45~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux45~0_combout  & (\cpu|registerFile[29][18]~regout )) # (!\cpu|Mux45~0_combout  & ((\cpu|registerFile[21][18]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux45~0_combout ))))

	.dataa(\cpu|registerFile[29][18]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux45~0_combout ),
	.datad(\cpu|registerFile[21][18]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux45~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~1 .lut_mask = 16'hBCB0;
defparam \cpu|Mux45~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y18_N10
cycloneii_lcell_comb \cpu|Mux45~9 (
// Equation(s):
// \cpu|Mux45~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux45~6_combout  & (\cpu|Mux45~8_combout )) # (!\cpu|Mux45~6_combout  & ((\cpu|Mux45~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux45~6_combout ))))

	.dataa(\cpu|Mux45~8_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux45~6_combout ),
	.datad(\cpu|Mux45~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~9 .lut_mask = 16'hBCB0;
defparam \cpu|Mux45~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N6
cycloneii_lcell_comb \cpu|Mux45~20 (
// Equation(s):
// \cpu|Mux45~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux45~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux45~19_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(vcc),
	.datac(\cpu|Mux45~19_combout ),
	.datad(\cpu|Mux45~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux45~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux45~20 .lut_mask = 16'hFA50;
defparam \cpu|Mux45~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N7
cycloneii_lcell_ff \cpu|rs2[18] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux45~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [18]));

// Location: LCCOMB_X28_Y23_N8
cycloneii_lcell_comb \cpu|aluIn2[18]~15 (
// Equation(s):
// \cpu|aluIn2[18]~15_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [18]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [31]))

	.dataa(\cpu|instr [31]),
	.datab(vcc),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [18]),
	.cin(gnd),
	.combout(\cpu|aluIn2[18]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[18]~15 .lut_mask = 16'hFA0A;
defparam \cpu|aluIn2[18]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N2
cycloneii_lcell_comb \cpu|writeBackData[19]~213 (
// Equation(s):
// \cpu|writeBackData[19]~213_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~38_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[19]~38_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[19]~38_combout ))

	.dataa(\cpu|aluPlus[19]~38_combout ),
	.datab(\cpu|instr [5]),
	.datac(\cpu|Add2~38_combout ),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[19]~213_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[19]~213 .lut_mask = 16'hE2AA;
defparam \cpu|writeBackData[19]~213 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y20_N28
cycloneii_lcell_comb \cpu|writeBackData[19]~214 (
// Equation(s):
// \cpu|writeBackData[19]~214_combout  = (\cpu|aluReg [19] & ((\cpu|Equal12~0_combout ) # ((\cpu|writeBackData[19]~213_combout  & !\cpu|ShiftLeft0~1_combout )))) # (!\cpu|aluReg [19] & (\cpu|writeBackData[19]~213_combout  & ((!\cpu|ShiftLeft0~1_combout ))))

	.dataa(\cpu|aluReg [19]),
	.datab(\cpu|writeBackData[19]~213_combout ),
	.datac(\cpu|Equal12~0_combout ),
	.datad(\cpu|ShiftLeft0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[19]~214_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[19]~214 .lut_mask = 16'hA0EC;
defparam \cpu|writeBackData[19]~214 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N8
cycloneii_lcell_comb \cpu|writeBackData[19]~215 (
// Equation(s):
// \cpu|writeBackData[19]~215_combout  = (\cpu|writeBackData[19]~214_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|rs1 [19] $ (\cpu|aluIn2[19]~14_combout ))))

	.dataa(\cpu|rs1 [19]),
	.datab(\cpu|writeBackData[19]~214_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|aluIn2[19]~14_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[19]~215_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[19]~215 .lut_mask = 16'hCDCE;
defparam \cpu|writeBackData[19]~215 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N24
cycloneii_lcell_comb \cpu|writeBackData[19]~208 (
// Equation(s):
// \cpu|writeBackData[19]~208_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # ((\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [19]))))

	.dataa(\cpu|writeBackData~306_combout ),
	.datab(\cpu|instr [13]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[19]~208_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[19]~208 .lut_mask = 16'hEA00;
defparam \cpu|writeBackData[19]~208 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N7
cycloneii_lcell_ff \cpu|cycles[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[19]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [19]));

// Location: LCCOMB_X22_Y22_N2
cycloneii_lcell_comb \cpu|writeBackData[19]~209 (
// Equation(s):
// \cpu|writeBackData[19]~209_combout  = (\cpu|instr [19] & ((\cpu|Equal6~0_combout ) # ((\cpu|Add6~36_combout  & \cpu|Equal7~0_combout )))) # (!\cpu|instr [19] & (\cpu|Add6~36_combout  & (\cpu|Equal7~0_combout )))

	.dataa(\cpu|instr [19]),
	.datab(\cpu|Add6~36_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[19]~209_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[19]~209 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[19]~209 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N18
cycloneii_lcell_comb \cpu|writeBackData[19]~210 (
// Equation(s):
// \cpu|writeBackData[19]~210_combout  = (\cpu|writeBackData[19]~209_combout ) # ((\cpu|Equal4~5_combout  & \cpu|cycles [19]))

	.dataa(\cpu|Equal4~5_combout ),
	.datab(\cpu|cycles [19]),
	.datac(\cpu|writeBackData[19]~209_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|writeBackData[19]~210_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[19]~210 .lut_mask = 16'hF8F8;
defparam \cpu|writeBackData[19]~210 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N28
cycloneii_lcell_comb \cpu|writeBackData[19]~211 (
// Equation(s):
// \cpu|writeBackData[19]~211_combout  = (\cpu|writeBackData[19]~208_combout ) # ((\cpu|writeBackData[19]~210_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PCplus4[19]~34_combout )))

	.dataa(\cpu|writeBackData~21_combout ),
	.datab(\cpu|PCplus4[19]~34_combout ),
	.datac(\cpu|writeBackData[19]~208_combout ),
	.datad(\cpu|writeBackData[19]~210_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[19]~211_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[19]~211 .lut_mask = 16'hFFF8;
defparam \cpu|writeBackData[19]~211 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y21_N22
cycloneii_lcell_comb \cpu|writeBackData[19]~216 (
// Equation(s):
// \cpu|writeBackData[19]~216_combout  = (\cpu|writeBackData[19]~211_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[19]~212_combout ) # (\cpu|writeBackData[19]~215_combout ))))

	.dataa(\cpu|writeBackData[19]~212_combout ),
	.datab(\cpu|writeBackData~10_combout ),
	.datac(\cpu|writeBackData[19]~215_combout ),
	.datad(\cpu|writeBackData[19]~211_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[19]~216_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[19]~216 .lut_mask = 16'hFFC8;
defparam \cpu|writeBackData[19]~216 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y25_N19
cycloneii_lcell_ff \cpu|registerFile[14][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][19]~regout ));

// Location: LCCOMB_X34_Y25_N18
cycloneii_lcell_comb \cpu|Mux44~18 (
// Equation(s):
// \cpu|Mux44~18_combout  = (\cpu|Mux44~17_combout  & (((\cpu|registerFile[15][19]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux44~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[14][19]~regout )))

	.dataa(\cpu|Mux44~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[14][19]~regout ),
	.datad(\cpu|registerFile[15][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux44~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~18 .lut_mask = 16'hEA62;
defparam \cpu|Mux44~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N28
cycloneii_lcell_comb \cpu|Mux44~10 (
// Equation(s):
// \cpu|Mux44~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|registerFile[10][19]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[8][19]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[10][19]~regout ),
	.datad(\cpu|registerFile[8][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux44~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux44~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N7
cycloneii_lcell_ff \cpu|registerFile[11][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][19]~regout ));

// Location: LCCOMB_X33_Y23_N6
cycloneii_lcell_comb \cpu|Mux44~11 (
// Equation(s):
// \cpu|Mux44~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux44~10_combout  & (\cpu|registerFile[11][19]~regout )) # (!\cpu|Mux44~10_combout  & ((\cpu|registerFile[9][19]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|Mux44~10_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux44~10_combout ),
	.datac(\cpu|registerFile[11][19]~regout ),
	.datad(\cpu|registerFile[9][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux44~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~11 .lut_mask = 16'hE6C4;
defparam \cpu|Mux44~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N30
cycloneii_lcell_comb \cpu|Mux44~19 (
// Equation(s):
// \cpu|Mux44~19_combout  = (\cpu|Mux44~16_combout  & (((\cpu|Mux44~18_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|Mux44~16_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux44~11_combout 
// ))))

	.dataa(\cpu|Mux44~16_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|Mux44~18_combout ),
	.datad(\cpu|Mux44~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~19 .lut_mask = 16'hE6A2;
defparam \cpu|Mux44~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y23_N25
cycloneii_lcell_ff \cpu|registerFile[23][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][19]~regout ));

// Location: LCCOMB_X38_Y23_N22
cycloneii_lcell_comb \cpu|Mux44~7 (
// Equation(s):
// \cpu|Mux44~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[23][19]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][19]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][19]~regout ),
	.datad(\cpu|registerFile[23][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux44~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux44~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N22
cycloneii_lcell_comb \cpu|Mux44~8 (
// Equation(s):
// \cpu|Mux44~8_combout  = (\cpu|Mux44~7_combout  & ((\cpu|registerFile[31][19]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux44~7_combout  & (((\cpu|registerFile[27][19]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[31][19]~regout ),
	.datab(\cpu|registerFile[27][19]~regout ),
	.datac(\cpu|Mux44~7_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux44~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~8 .lut_mask = 16'hACF0;
defparam \cpu|Mux44~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y24_N8
cycloneii_lcell_comb \cpu|Mux44~0 (
// Equation(s):
// \cpu|Mux44~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[21][19]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[17][19]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[17][19]~regout ),
	.datad(\cpu|registerFile[21][19]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux44~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux44~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y24_N11
cycloneii_lcell_ff \cpu|registerFile[29][19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[19]~216_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][19]~regout ));

// Location: LCCOMB_X32_Y24_N10
cycloneii_lcell_comb \cpu|Mux44~1 (
// Equation(s):
// \cpu|Mux44~1_combout  = (\cpu|Mux44~0_combout  & (((\cpu|registerFile[29][19]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux44~0_combout  & (\cpu|registerFile[25][19]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[25][19]~regout ),
	.datab(\cpu|Mux44~0_combout ),
	.datac(\cpu|registerFile[29][19]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux44~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~1 .lut_mask = 16'hE2CC;
defparam \cpu|Mux44~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N0
cycloneii_lcell_comb \cpu|Mux44~9 (
// Equation(s):
// \cpu|Mux44~9_combout  = (\cpu|Mux44~6_combout  & ((\cpu|Mux44~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux44~6_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|Mux44~1_combout ))))

	.dataa(\cpu|Mux44~6_combout ),
	.datab(\cpu|Mux44~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux44~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~9 .lut_mask = 16'hDA8A;
defparam \cpu|Mux44~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N28
cycloneii_lcell_comb \cpu|Mux44~20 (
// Equation(s):
// \cpu|Mux44~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux44~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux44~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux44~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux44~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux44~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux44~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux44~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N29
cycloneii_lcell_ff \cpu|rs2[19] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux44~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [19]));

// Location: LCCOMB_X30_Y23_N8
cycloneii_lcell_comb \cpu|mem_wdata[19]~12 (
// Equation(s):
// \cpu|mem_wdata[19]~12_combout  = (\cpu|Add7~2_combout  & (\cpu|rs2 [3])) # (!\cpu|Add7~2_combout  & ((\cpu|rs2 [19])))

	.dataa(\cpu|Add7~2_combout ),
	.datab(vcc),
	.datac(\cpu|rs2 [3]),
	.datad(\cpu|rs2 [19]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[19]~12 .lut_mask = 16'hF5A0;
defparam \cpu|mem_wdata[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N13
cycloneii_lcell_ff \cpu|instr[9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [9]));

// Location: LCCOMB_X25_Y18_N6
cycloneii_lcell_comb \cpu|Decoder0~18 (
// Equation(s):
// \cpu|Decoder0~18_combout  = (\cpu|instr [11] & (\cpu|Decoder0~16_combout  & (\cpu|instr [9] & \cpu|Decoder0~17_combout )))

	.dataa(\cpu|instr [11]),
	.datab(\cpu|Decoder0~16_combout ),
	.datac(\cpu|instr [9]),
	.datad(\cpu|Decoder0~17_combout ),
	.cin(gnd),
	.combout(\cpu|Decoder0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Decoder0~18 .lut_mask = 16'h8000;
defparam \cpu|Decoder0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y22_N19
cycloneii_lcell_ff \cpu|registerFile[21][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[14]~263_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][14]~regout ));

// Location: LCCOMB_X30_Y21_N22
cycloneii_lcell_comb \cpu|Mux17~0 (
// Equation(s):
// \cpu|Mux17~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[21][14]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[17][14]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|registerFile[17][14]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[21][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~0 .lut_mask = 16'hCCE2;
defparam \cpu|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y23_N9
cycloneii_lcell_ff \cpu|registerFile[25][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][14]~regout ));

// Location: LCFF_X31_Y23_N11
cycloneii_lcell_ff \cpu|registerFile[29][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][14]~regout ));

// Location: LCCOMB_X31_Y23_N8
cycloneii_lcell_comb \cpu|Mux17~1 (
// Equation(s):
// \cpu|Mux17~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux17~0_combout  & ((\cpu|registerFile[29][14]~regout ))) # (!\cpu|Mux17~0_combout  & (\cpu|registerFile[25][14]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux17~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux17~0_combout ),
	.datac(\cpu|registerFile[25][14]~regout ),
	.datad(\cpu|registerFile[29][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y17_N1
cycloneii_lcell_ff \cpu|registerFile[23][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][14]~regout ));

// Location: LCFF_X37_Y17_N3
cycloneii_lcell_ff \cpu|registerFile[19][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][14]~regout ));

// Location: LCCOMB_X37_Y17_N0
cycloneii_lcell_comb \cpu|Mux17~7 (
// Equation(s):
// \cpu|Mux17~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[23][14]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[19][14]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][14]~regout ),
	.datad(\cpu|registerFile[19][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux17~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux17~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N15
cycloneii_lcell_ff \cpu|registerFile[27][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][14]~regout ));

// Location: LCFF_X40_Y18_N1
cycloneii_lcell_ff \cpu|registerFile[31][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][14]~regout ));

// Location: LCCOMB_X40_Y18_N14
cycloneii_lcell_comb \cpu|Mux17~8 (
// Equation(s):
// \cpu|Mux17~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux17~7_combout  & ((\cpu|registerFile[31][14]~regout ))) # (!\cpu|Mux17~7_combout  & (\cpu|registerFile[27][14]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux17~7_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux17~7_combout ),
	.datac(\cpu|registerFile[27][14]~regout ),
	.datad(\cpu|registerFile[31][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux17~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~8 .lut_mask = 16'hEC64;
defparam \cpu|Mux17~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N23
cycloneii_lcell_ff \cpu|registerFile[20][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][14]~regout ));

// Location: LCFF_X40_Y21_N19
cycloneii_lcell_ff \cpu|registerFile[24][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][14]~regout ));

// Location: LCCOMB_X40_Y21_N18
cycloneii_lcell_comb \cpu|Mux17~4 (
// Equation(s):
// \cpu|Mux17~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[24][14]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[16][14]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[16][14]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[24][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux17~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~4 .lut_mask = 16'hCCE2;
defparam \cpu|Mux17~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N22
cycloneii_lcell_comb \cpu|Mux17~5 (
// Equation(s):
// \cpu|Mux17~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux17~4_combout  & (\cpu|registerFile[28][14]~regout )) # (!\cpu|Mux17~4_combout  & ((\cpu|registerFile[20][14]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux17~4_combout ))))

	.dataa(\cpu|registerFile[28][14]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[20][14]~regout ),
	.datad(\cpu|Mux17~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~5 .lut_mask = 16'hBBC0;
defparam \cpu|Mux17~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N19
cycloneii_lcell_ff \cpu|registerFile[30][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][14]~regout ));

// Location: LCFF_X34_Y21_N29
cycloneii_lcell_ff \cpu|registerFile[18][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][14]~regout ));

// Location: LCFF_X35_Y21_N9
cycloneii_lcell_ff \cpu|registerFile[26][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][14]~regout ));

// Location: LCCOMB_X35_Y21_N8
cycloneii_lcell_comb \cpu|Mux17~2 (
// Equation(s):
// \cpu|Mux17~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[26][14]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[18][14]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[18][14]~regout ),
	.datac(\cpu|registerFile[26][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N18
cycloneii_lcell_comb \cpu|Mux17~3 (
// Equation(s):
// \cpu|Mux17~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux17~2_combout  & ((\cpu|registerFile[30][14]~regout ))) # (!\cpu|Mux17~2_combout  & (\cpu|registerFile[22][14]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux17~2_combout ))))

	.dataa(\cpu|registerFile[22][14]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[30][14]~regout ),
	.datad(\cpu|Mux17~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~3 .lut_mask = 16'hF388;
defparam \cpu|Mux17~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N30
cycloneii_lcell_comb \cpu|Mux17~6 (
// Equation(s):
// \cpu|Mux17~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|Mux17~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|Mux17~5_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux17~5_combout ),
	.datad(\cpu|Mux17~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~6 .lut_mask = 16'hBA98;
defparam \cpu|Mux17~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y24_N8
cycloneii_lcell_comb \cpu|Mux17~9 (
// Equation(s):
// \cpu|Mux17~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux17~6_combout  & ((\cpu|Mux17~8_combout ))) # (!\cpu|Mux17~6_combout  & (\cpu|Mux17~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux17~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux17~1_combout ),
	.datac(\cpu|Mux17~8_combout ),
	.datad(\cpu|Mux17~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~9 .lut_mask = 16'hF588;
defparam \cpu|Mux17~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N31
cycloneii_lcell_ff \cpu|registerFile[11][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][14]~regout ));

// Location: LCFF_X41_Y23_N13
cycloneii_lcell_ff \cpu|registerFile[9][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][14]~regout ));

// Location: LCCOMB_X41_Y23_N30
cycloneii_lcell_comb \cpu|Mux17~11 (
// Equation(s):
// \cpu|Mux17~11_combout  = (\cpu|Mux17~10_combout  & (((\cpu|registerFile[11][14]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux17~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\cpu|registerFile[9][14]~regout ))))

	.dataa(\cpu|Mux17~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][14]~regout ),
	.datad(\cpu|registerFile[9][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux17~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux17~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N29
cycloneii_lcell_ff \cpu|registerFile[12][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][14]~regout ));

// Location: LCCOMB_X35_Y25_N28
cycloneii_lcell_comb \cpu|Mux17~17 (
// Equation(s):
// \cpu|Mux17~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[13][14]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|registerFile[12][14]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[13][14]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[12][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux17~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~17 .lut_mask = 16'hCCB8;
defparam \cpu|Mux17~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y25_N31
cycloneii_lcell_ff \cpu|registerFile[15][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][14]~regout ));

// Location: LCCOMB_X35_Y25_N30
cycloneii_lcell_comb \cpu|Mux17~18 (
// Equation(s):
// \cpu|Mux17~18_combout  = (\cpu|Mux17~17_combout  & (((\cpu|registerFile[15][14]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\cpu|Mux17~17_combout  & (\cpu|registerFile[14][14]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[14][14]~regout ),
	.datab(\cpu|Mux17~17_combout ),
	.datac(\cpu|registerFile[15][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux17~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~18 .lut_mask = 16'hE2CC;
defparam \cpu|Mux17~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y25_N2
cycloneii_lcell_comb \cpu|Mux17~19 (
// Equation(s):
// \cpu|Mux17~19_combout  = (\cpu|Mux17~16_combout  & (((\cpu|Mux17~18_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux17~16_combout  & (\cpu|Mux17~11_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18])))

	.dataa(\cpu|Mux17~16_combout ),
	.datab(\cpu|Mux17~11_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datad(\cpu|Mux17~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~19 .lut_mask = 16'hEA4A;
defparam \cpu|Mux17~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N22
cycloneii_lcell_comb \cpu|Mux17~20 (
// Equation(s):
// \cpu|Mux17~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux17~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux17~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux17~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux17~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux17~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux17~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux17~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N23
cycloneii_lcell_ff \cpu|rs1[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux17~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [14]));

// Location: LCCOMB_X28_Y22_N26
cycloneii_lcell_comb \cpu|writeBackData[14]~259 (
// Equation(s):
// \cpu|writeBackData[14]~259_combout  = (\cpu|aluIn2[14]~19_combout  & (((\cpu|rs1 [14] & \cpu|ShiftLeft0~2_combout )) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[14]~19_combout  & (\cpu|rs1 [14] & (!\cpu|ShiftLeft0~3_combout )))

	.dataa(\cpu|aluIn2[14]~19_combout ),
	.datab(\cpu|rs1 [14]),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~259_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~259 .lut_mask = 16'h8E0E;
defparam \cpu|writeBackData[14]~259 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N8
cycloneii_lcell_comb \cpu|writeBackData[14]~256 (
// Equation(s):
// \cpu|writeBackData[14]~256_combout  = (\cpu|instr [14] & ((\cpu|Equal6~0_combout ) # ((\cpu|Add6~26_combout  & \cpu|Equal7~0_combout )))) # (!\cpu|instr [14] & (\cpu|Add6~26_combout  & (\cpu|Equal7~0_combout )))

	.dataa(\cpu|instr [14]),
	.datab(\cpu|Add6~26_combout ),
	.datac(\cpu|Equal7~0_combout ),
	.datad(\cpu|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~256_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~256 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[14]~256 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N26
cycloneii_lcell_comb \cpu|writeBackData[14]~257 (
// Equation(s):
// \cpu|writeBackData[14]~257_combout  = (\cpu|writeBackData[14]~256_combout ) # ((\cpu|cycles [14] & \cpu|Equal4~5_combout ))

	.dataa(\cpu|cycles [14]),
	.datab(vcc),
	.datac(\cpu|writeBackData[14]~256_combout ),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~257_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~257 .lut_mask = 16'hFAF0;
defparam \cpu|writeBackData[14]~257 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N4
cycloneii_lcell_comb \cpu|writeBackData[14]~254 (
// Equation(s):
// \cpu|writeBackData[14]~254_combout  = (!\cpu|instr [13] & ((\cpu|writeBackData~305_combout ) # ((\cpu|writeBackData[7]~303_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [30]))))

	.dataa(\cpu|writeBackData[7]~303_combout ),
	.datab(\cpu|instr [13]),
	.datac(\cpu|writeBackData~305_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~254_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~254 .lut_mask = 16'h3230;
defparam \cpu|writeBackData[14]~254 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N14
cycloneii_lcell_comb \cpu|writeBackData[14]~255 (
// Equation(s):
// \cpu|writeBackData[14]~255_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[14]~254_combout ) # ((\cpu|writeBackData[8]~304_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [14]))))

	.dataa(\cpu|writeBackData[8]~304_combout ),
	.datab(\cpu|writeBackData[14]~254_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~255_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~255 .lut_mask = 16'hEC00;
defparam \cpu|writeBackData[14]~255 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N12
cycloneii_lcell_comb \cpu|writeBackData[14]~258 (
// Equation(s):
// \cpu|writeBackData[14]~258_combout  = (\cpu|writeBackData[14]~257_combout ) # ((\cpu|writeBackData[14]~255_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PCplus4[14]~24_combout )))

	.dataa(\cpu|writeBackData~21_combout ),
	.datab(\cpu|writeBackData[14]~257_combout ),
	.datac(\cpu|writeBackData[14]~255_combout ),
	.datad(\cpu|PCplus4[14]~24_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~258_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~258 .lut_mask = 16'hFEFC;
defparam \cpu|writeBackData[14]~258 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N20
cycloneii_lcell_comb \cpu|writeBackData[14]~260 (
// Equation(s):
// \cpu|writeBackData[14]~260_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~28_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[14]~28_combout )))) # (!\cpu|instr [5] & (((\cpu|aluPlus[14]~28_combout ))))

	.dataa(\cpu|instr [5]),
	.datab(\cpu|instr [30]),
	.datac(\cpu|aluPlus[14]~28_combout ),
	.datad(\cpu|Add2~28_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~260_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~260 .lut_mask = 16'hF870;
defparam \cpu|writeBackData[14]~260 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N12
cycloneii_lcell_comb \cpu|writeBackData[14]~261 (
// Equation(s):
// \cpu|writeBackData[14]~261_combout  = (\cpu|ShiftLeft0~1_combout  & (\cpu|aluReg [14] & ((\cpu|Equal12~0_combout )))) # (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[14]~260_combout ) # ((\cpu|aluReg [14] & \cpu|Equal12~0_combout ))))

	.dataa(\cpu|ShiftLeft0~1_combout ),
	.datab(\cpu|aluReg [14]),
	.datac(\cpu|writeBackData[14]~260_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~261_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~261 .lut_mask = 16'hDC50;
defparam \cpu|writeBackData[14]~261 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N6
cycloneii_lcell_comb \cpu|writeBackData[14]~262 (
// Equation(s):
// \cpu|writeBackData[14]~262_combout  = (\cpu|writeBackData[14]~261_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[14]~19_combout  $ (\cpu|rs1 [14]))))

	.dataa(\cpu|aluIn2[14]~19_combout ),
	.datab(\cpu|rs1 [14]),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|writeBackData[14]~261_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~262_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~262 .lut_mask = 16'hFF06;
defparam \cpu|writeBackData[14]~262 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N18
cycloneii_lcell_comb \cpu|writeBackData[14]~263 (
// Equation(s):
// \cpu|writeBackData[14]~263_combout  = (\cpu|writeBackData[14]~258_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[14]~259_combout ) # (\cpu|writeBackData[14]~262_combout ))))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|writeBackData[14]~259_combout ),
	.datac(\cpu|writeBackData[14]~258_combout ),
	.datad(\cpu|writeBackData[14]~262_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[14]~263_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[14]~263 .lut_mask = 16'hFAF8;
defparam \cpu|writeBackData[14]~263 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[2][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][14]~regout ));

// Location: LCFF_X34_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[3][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][14]~regout ));

// Location: LCFF_X34_Y24_N27
cycloneii_lcell_ff \cpu|registerFile[1][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][14]~regout ));

// Location: LCCOMB_X34_Y24_N26
cycloneii_lcell_comb \cpu|Mux49~14 (
// Equation(s):
// \cpu|Mux49~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][14]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][14]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[3][14]~regout ),
	.datac(\cpu|registerFile[1][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux49~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~14 .lut_mask = 16'hD800;
defparam \cpu|Mux49~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N2
cycloneii_lcell_comb \cpu|Mux49~15 (
// Equation(s):
// \cpu|Mux49~15_combout  = (\cpu|Mux49~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[2][14]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[2][14]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux49~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~15 .lut_mask = 16'hFF40;
defparam \cpu|Mux49~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N12
cycloneii_lcell_comb \cpu|Mux49~13 (
// Equation(s):
// \cpu|Mux49~13_combout  = (\cpu|Mux49~12_combout  & ((\cpu|registerFile[11][14]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux49~12_combout  & (((\cpu|registerFile[9][14]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|Mux49~12_combout ),
	.datab(\cpu|registerFile[11][14]~regout ),
	.datac(\cpu|registerFile[9][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux49~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~13 .lut_mask = 16'hD8AA;
defparam \cpu|Mux49~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N20
cycloneii_lcell_comb \cpu|Mux49~16 (
// Equation(s):
// \cpu|Mux49~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux49~13_combout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux49~15_combout 
//  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux49~15_combout ),
	.datac(\cpu|Mux49~13_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux49~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~16 .lut_mask = 16'hAAE4;
defparam \cpu|Mux49~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y24_N25
cycloneii_lcell_ff \cpu|registerFile[5][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][14]~regout ));

// Location: LCFF_X36_Y24_N3
cycloneii_lcell_ff \cpu|registerFile[4][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][14]~regout ));

// Location: LCCOMB_X36_Y24_N24
cycloneii_lcell_comb \cpu|Mux49~10 (
// Equation(s):
// \cpu|Mux49~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[5][14]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][14]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[5][14]~regout ),
	.datad(\cpu|registerFile[4][14]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux49~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux49~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N3
cycloneii_lcell_ff \cpu|registerFile[7][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][14]~regout ));

// Location: LCCOMB_X37_Y24_N2
cycloneii_lcell_comb \cpu|Mux49~11 (
// Equation(s):
// \cpu|Mux49~11_combout  = (\cpu|Mux49~10_combout  & (((\cpu|registerFile[7][14]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux49~10_combout  & (\cpu|registerFile[6][14]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[6][14]~regout ),
	.datab(\cpu|Mux49~10_combout ),
	.datac(\cpu|registerFile[7][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux49~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~11 .lut_mask = 16'hE2CC;
defparam \cpu|Mux49~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N4
cycloneii_lcell_comb \cpu|Mux49~19 (
// Equation(s):
// \cpu|Mux49~19_combout  = (\cpu|Mux49~16_combout  & ((\cpu|Mux49~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux49~16_combout  & (((\cpu|Mux49~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a 
// [22]))))

	.dataa(\cpu|Mux49~18_combout ),
	.datab(\cpu|Mux49~16_combout ),
	.datac(\cpu|Mux49~11_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux49~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~19 .lut_mask = 16'hB8CC;
defparam \cpu|Mux49~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N2
cycloneii_lcell_comb \cpu|Mux49~7 (
// Equation(s):
// \cpu|Mux49~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[27][14]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[19][14]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[27][14]~regout ),
	.datac(\cpu|registerFile[19][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux49~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~7 .lut_mask = 16'hAAD8;
defparam \cpu|Mux49~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N0
cycloneii_lcell_comb \cpu|Mux49~8 (
// Equation(s):
// \cpu|Mux49~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux49~7_combout  & ((\cpu|registerFile[31][14]~regout ))) # (!\cpu|Mux49~7_combout  & (\cpu|registerFile[23][14]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux49~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[23][14]~regout ),
	.datac(\cpu|registerFile[31][14]~regout ),
	.datad(\cpu|Mux49~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~8 .lut_mask = 16'hF588;
defparam \cpu|Mux49~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y21_N21
cycloneii_lcell_ff \cpu|registerFile[28][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][14]~regout ));

// Location: LCFF_X41_Y21_N17
cycloneii_lcell_ff \cpu|registerFile[16][14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[14]~263_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][14]~regout ));

// Location: LCCOMB_X41_Y21_N16
cycloneii_lcell_comb \cpu|Mux49~4 (
// Equation(s):
// \cpu|Mux49~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[20][14]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[16][14]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[20][14]~regout ),
	.datac(\cpu|registerFile[16][14]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux49~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux49~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y21_N20
cycloneii_lcell_comb \cpu|Mux49~5 (
// Equation(s):
// \cpu|Mux49~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux49~4_combout  & ((\cpu|registerFile[28][14]~regout ))) # (!\cpu|Mux49~4_combout  & (\cpu|registerFile[24][14]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux49~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][14]~regout ),
	.datac(\cpu|registerFile[28][14]~regout ),
	.datad(\cpu|Mux49~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~5 .lut_mask = 16'hF588;
defparam \cpu|Mux49~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N14
cycloneii_lcell_comb \cpu|Mux49~6 (
// Equation(s):
// \cpu|Mux49~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux49~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux49~5_combout )))))

	.dataa(\cpu|Mux49~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux49~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux49~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N26
cycloneii_lcell_comb \cpu|Mux49~9 (
// Equation(s):
// \cpu|Mux49~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux49~6_combout  & ((\cpu|Mux49~8_combout ))) # (!\cpu|Mux49~6_combout  & (\cpu|Mux49~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux49~6_combout ))))

	.dataa(\cpu|Mux49~1_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux49~8_combout ),
	.datad(\cpu|Mux49~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~9 .lut_mask = 16'hF388;
defparam \cpu|Mux49~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N8
cycloneii_lcell_comb \cpu|Mux49~20 (
// Equation(s):
// \cpu|Mux49~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux49~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux49~19_combout ))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|Mux49~19_combout ),
	.datad(\cpu|Mux49~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux49~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux49~20 .lut_mask = 16'hFC30;
defparam \cpu|Mux49~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N9
cycloneii_lcell_ff \cpu|rs2[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux49~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [14]));

// Location: LCCOMB_X27_Y24_N30
cycloneii_lcell_comb \cpu|mem_wdata[14]~27 (
// Equation(s):
// \cpu|mem_wdata[14]~27_combout  = (\cpu|Add7~0_combout  & ((\cpu|rs2 [6]))) # (!\cpu|Add7~0_combout  & (\cpu|rs2 [14]))

	.dataa(vcc),
	.datab(\cpu|Add7~0_combout ),
	.datac(\cpu|rs2 [14]),
	.datad(\cpu|rs2 [6]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[14]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[14]~27 .lut_mask = 16'hFC30;
defparam \cpu|mem_wdata[14]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N17
cycloneii_lcell_ff \cpu|instr[12] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [12]));

// Location: LCCOMB_X23_Y20_N4
cycloneii_lcell_comb \cpu|ShiftLeft0~2 (
// Equation(s):
// \cpu|ShiftLeft0~2_combout  = (\cpu|instr [14] & (\cpu|instr [13] & \cpu|instr [12]))

	.dataa(vcc),
	.datab(\cpu|instr [14]),
	.datac(\cpu|instr [13]),
	.datad(\cpu|instr [12]),
	.cin(gnd),
	.combout(\cpu|ShiftLeft0~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|ShiftLeft0~2 .lut_mask = 16'hC000;
defparam \cpu|ShiftLeft0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N0
cycloneii_lcell_comb \cpu|writeBackData[13]~269 (
// Equation(s):
// \cpu|writeBackData[13]~269_combout  = (\cpu|aluIn2[13]~20_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [13])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[13]~20_combout  & (((!\cpu|ShiftLeft0~3_combout  & \cpu|rs1 [13]))))

	.dataa(\cpu|aluIn2[13]~20_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|rs1 [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~269_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~269 .lut_mask = 16'h8F0A;
defparam \cpu|writeBackData[13]~269 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N10
cycloneii_lcell_comb \cpu|writeBackData[13]~270 (
// Equation(s):
// \cpu|writeBackData[13]~270_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & ((\cpu|Add2~26_combout ))) # (!\cpu|instr [30] & (\cpu|aluPlus[13]~26_combout )))) # (!\cpu|instr [5] & (\cpu|aluPlus[13]~26_combout ))

	.dataa(\cpu|instr [5]),
	.datab(\cpu|aluPlus[13]~26_combout ),
	.datac(\cpu|instr [30]),
	.datad(\cpu|Add2~26_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~270_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~270 .lut_mask = 16'hEC4C;
defparam \cpu|writeBackData[13]~270 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N4
cycloneii_lcell_comb \cpu|writeBackData[13]~271 (
// Equation(s):
// \cpu|writeBackData[13]~271_combout  = (\cpu|ShiftLeft0~1_combout  & (\cpu|Equal12~0_combout  & (\cpu|aluReg [13]))) # (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[13]~270_combout ) # ((\cpu|Equal12~0_combout  & \cpu|aluReg [13]))))

	.dataa(\cpu|ShiftLeft0~1_combout ),
	.datab(\cpu|Equal12~0_combout ),
	.datac(\cpu|aluReg [13]),
	.datad(\cpu|writeBackData[13]~270_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~271_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~271 .lut_mask = 16'hD5C0;
defparam \cpu|writeBackData[13]~271 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y22_N22
cycloneii_lcell_comb \cpu|writeBackData[13]~272 (
// Equation(s):
// \cpu|writeBackData[13]~272_combout  = (\cpu|writeBackData[13]~271_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[13]~20_combout  $ (\cpu|rs1 [13]))))

	.dataa(\cpu|aluIn2[13]~20_combout ),
	.datab(\cpu|writeBackData[13]~271_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|rs1 [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~272_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~272 .lut_mask = 16'hCDCE;
defparam \cpu|writeBackData[13]~272 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N10
cycloneii_lcell_comb \cpu|writeBackData[8]~304 (
// Equation(s):
// \cpu|writeBackData[8]~304_combout  = (\cpu|instr [13]) # ((\cpu|instr [12] & !\cpu|Add7~2_combout ))

	.dataa(vcc),
	.datab(\cpu|instr [12]),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~304_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~304 .lut_mask = 16'hFF0C;
defparam \cpu|writeBackData[8]~304 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N28
cycloneii_lcell_comb \cpu|writeBackData[13]~265 (
// Equation(s):
// \cpu|writeBackData[13]~265_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[13]~264_combout ) # ((\cpu|writeBackData[8]~304_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [13]))))

	.dataa(\cpu|writeBackData[13]~264_combout ),
	.datab(\cpu|Equal0~1_combout ),
	.datac(\cpu|writeBackData[8]~304_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~265_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~265 .lut_mask = 16'hC888;
defparam \cpu|writeBackData[13]~265 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N26
cycloneii_lcell_comb \cpu|writeBackData[13]~268 (
// Equation(s):
// \cpu|writeBackData[13]~268_combout  = (\cpu|writeBackData[13]~267_combout ) # ((\cpu|writeBackData[13]~265_combout ) # ((\cpu|PCplus4[13]~22_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|writeBackData[13]~267_combout ),
	.datab(\cpu|PCplus4[13]~22_combout ),
	.datac(\cpu|writeBackData~21_combout ),
	.datad(\cpu|writeBackData[13]~265_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~268_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~268 .lut_mask = 16'hFFEA;
defparam \cpu|writeBackData[13]~268 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N20
cycloneii_lcell_comb \cpu|writeBackData[13]~273 (
// Equation(s):
// \cpu|writeBackData[13]~273_combout  = (\cpu|writeBackData[13]~268_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[13]~269_combout ) # (\cpu|writeBackData[13]~272_combout ))))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|writeBackData[13]~269_combout ),
	.datac(\cpu|writeBackData[13]~272_combout ),
	.datad(\cpu|writeBackData[13]~268_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[13]~273_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[13]~273 .lut_mask = 16'hFFA8;
defparam \cpu|writeBackData[13]~273 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N3
cycloneii_lcell_ff \cpu|registerFile[20][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][13]~regout ));

// Location: LCFF_X36_Y25_N21
cycloneii_lcell_ff \cpu|registerFile[28][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][13]~regout ));

// Location: LCFF_X36_Y18_N9
cycloneii_lcell_ff \cpu|registerFile[24][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][13]~regout ));

// Location: LCFF_X36_Y18_N3
cycloneii_lcell_ff \cpu|registerFile[16][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][13]~regout ));

// Location: LCCOMB_X36_Y18_N2
cycloneii_lcell_comb \cpu|Mux50~4 (
// Equation(s):
// \cpu|Mux50~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[24][13]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[16][13]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][13]~regout ),
	.datac(\cpu|registerFile[16][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux50~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux50~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N20
cycloneii_lcell_comb \cpu|Mux50~5 (
// Equation(s):
// \cpu|Mux50~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux50~4_combout  & ((\cpu|registerFile[28][13]~regout ))) # (!\cpu|Mux50~4_combout  & (\cpu|registerFile[20][13]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux50~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[20][13]~regout ),
	.datac(\cpu|registerFile[28][13]~regout ),
	.datad(\cpu|Mux50~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~5 .lut_mask = 16'hF588;
defparam \cpu|Mux50~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y21_N25
cycloneii_lcell_ff \cpu|registerFile[26][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][13]~regout ));

// Location: LCCOMB_X36_Y21_N24
cycloneii_lcell_comb \cpu|Mux50~2 (
// Equation(s):
// \cpu|Mux50~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & (\cpu|registerFile[26][13]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][13]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[26][13]~regout ),
	.datad(\cpu|registerFile[18][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux50~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux50~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y25_N26
cycloneii_lcell_comb \cpu|Mux50~3 (
// Equation(s):
// \cpu|Mux50~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux50~2_combout  & ((\cpu|registerFile[30][13]~regout ))) # (!\cpu|Mux50~2_combout  & (\cpu|registerFile[22][13]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux50~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[22][13]~regout ),
	.datac(\cpu|registerFile[30][13]~regout ),
	.datad(\cpu|Mux50~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~3 .lut_mask = 16'hF588;
defparam \cpu|Mux50~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N8
cycloneii_lcell_comb \cpu|Mux50~6 (
// Equation(s):
// \cpu|Mux50~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [21] & ((\cpu|Mux50~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux50~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|Mux50~5_combout ),
	.datad(\cpu|Mux50~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~6 .lut_mask = 16'hDC98;
defparam \cpu|Mux50~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N19
cycloneii_lcell_ff \cpu|registerFile[27][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][13]~regout ));

// Location: LCFF_X37_Y19_N29
cycloneii_lcell_ff \cpu|registerFile[31][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][13]~regout ));

// Location: LCCOMB_X37_Y19_N22
cycloneii_lcell_comb \cpu|Mux50~8 (
// Equation(s):
// \cpu|Mux50~8_combout  = (\cpu|Mux50~7_combout  & (((\cpu|registerFile[31][13]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux50~7_combout  & (\cpu|registerFile[27][13]~regout  & 
// (\ram_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|Mux50~7_combout ),
	.datab(\cpu|registerFile[27][13]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|registerFile[31][13]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux50~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~8 .lut_mask = 16'hEA4A;
defparam \cpu|Mux50~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y23_N24
cycloneii_lcell_comb \cpu|Mux50~9 (
// Equation(s):
// \cpu|Mux50~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux50~6_combout  & ((\cpu|Mux50~8_combout ))) # (!\cpu|Mux50~6_combout  & (\cpu|Mux50~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux50~6_combout ))))

	.dataa(\cpu|Mux50~1_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux50~6_combout ),
	.datad(\cpu|Mux50~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~9 .lut_mask = 16'hF838;
defparam \cpu|Mux50~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y25_N0
cycloneii_lcell_comb \cpu|Mux50~15 (
// Equation(s):
// \cpu|Mux50~15_combout  = (\cpu|Mux50~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[2][13]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux50~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux50~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~15 .lut_mask = 16'hAAEA;
defparam \cpu|Mux50~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N21
cycloneii_lcell_ff \cpu|registerFile[6][13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[13]~273_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][13]~regout ));

// Location: LCCOMB_X36_Y24_N30
cycloneii_lcell_comb \cpu|Mux50~12 (
// Equation(s):
// \cpu|Mux50~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[5][13]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][13]~regout )))))

	.dataa(\cpu|registerFile[5][13]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[4][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux50~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux50~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N20
cycloneii_lcell_comb \cpu|Mux50~13 (
// Equation(s):
// \cpu|Mux50~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux50~12_combout  & (\cpu|registerFile[7][13]~regout )) # (!\cpu|Mux50~12_combout  & ((\cpu|registerFile[6][13]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux50~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[7][13]~regout ),
	.datac(\cpu|registerFile[6][13]~regout ),
	.datad(\cpu|Mux50~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux50~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N2
cycloneii_lcell_comb \cpu|Mux50~16 (
// Equation(s):
// \cpu|Mux50~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # (\cpu|Mux50~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux50~15_combout 
//  & (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux50~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux50~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~16 .lut_mask = 16'hAEA4;
defparam \cpu|Mux50~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y23_N10
cycloneii_lcell_comb \cpu|Mux50~11 (
// Equation(s):
// \cpu|Mux50~11_combout  = (\cpu|Mux50~10_combout  & (((\cpu|registerFile[11][13]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux50~10_combout  & (\cpu|registerFile[9][13]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|Mux50~10_combout ),
	.datab(\cpu|registerFile[9][13]~regout ),
	.datac(\cpu|registerFile[11][13]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux50~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~11 .lut_mask = 16'hE4AA;
defparam \cpu|Mux50~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N24
cycloneii_lcell_comb \cpu|Mux50~19 (
// Equation(s):
// \cpu|Mux50~19_combout  = (\cpu|Mux50~16_combout  & ((\cpu|Mux50~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux50~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [23] & \cpu|Mux50~11_combout 
// ))))

	.dataa(\cpu|Mux50~18_combout ),
	.datab(\cpu|Mux50~16_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux50~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~19 .lut_mask = 16'hBC8C;
defparam \cpu|Mux50~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N26
cycloneii_lcell_comb \cpu|Mux50~20 (
// Equation(s):
// \cpu|Mux50~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux50~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux50~19_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(vcc),
	.datac(\cpu|Mux50~9_combout ),
	.datad(\cpu|Mux50~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux50~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux50~20 .lut_mask = 16'hF5A0;
defparam \cpu|Mux50~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N27
cycloneii_lcell_ff \cpu|rs2[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux50~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [13]));

// Location: LCCOMB_X25_Y23_N30
cycloneii_lcell_comb \cpu|mem_wdata[13]~23 (
// Equation(s):
// \cpu|mem_wdata[13]~23_combout  = (\cpu|Add7~0_combout  & ((\cpu|rs2 [5]))) # (!\cpu|Add7~0_combout  & (\cpu|rs2 [13]))

	.dataa(vcc),
	.datab(\cpu|Add7~0_combout ),
	.datac(\cpu|rs2 [13]),
	.datad(\cpu|rs2 [5]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[13]~23 .lut_mask = 16'hFC30;
defparam \cpu|mem_wdata[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N9
cycloneii_lcell_ff \cpu|instr[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [31]));

// Location: LCCOMB_X27_Y23_N20
cycloneii_lcell_comb \cpu|aluIn2[16]~17 (
// Equation(s):
// \cpu|aluIn2[16]~17_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [16])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(\cpu|aluIn2~0_combout ),
	.datab(\cpu|rs2 [16]),
	.datac(\cpu|instr [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[16]~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[16]~17 .lut_mask = 16'hD8D8;
defparam \cpu|aluIn2[16]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y22_N10
cycloneii_lcell_comb \cpu|aluReg[16]~14 (
// Equation(s):
// \cpu|aluReg[16]~14_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [15])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [17])))

	.dataa(\cpu|aluReg [15]),
	.datab(\cpu|ShiftLeft0~5_combout ),
	.datac(vcc),
	.datad(\cpu|aluReg [17]),
	.cin(gnd),
	.combout(\cpu|aluReg[16]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[16]~14 .lut_mask = 16'hBB88;
defparam \cpu|aluReg[16]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y22_N11
cycloneii_lcell_ff \cpu|aluReg[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[16]~14_combout ),
	.sdata(\cpu|rs1 [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [16]));

// Location: LCCOMB_X28_Y21_N16
cycloneii_lcell_comb \cpu|writeBackData[16]~241 (
// Equation(s):
// \cpu|writeBackData[16]~241_combout  = (\cpu|writeBackData[16]~240_combout  & (((\cpu|aluReg [16] & \cpu|Equal12~0_combout )) # (!\cpu|ShiftLeft0~1_combout ))) # (!\cpu|writeBackData[16]~240_combout  & (((\cpu|aluReg [16] & \cpu|Equal12~0_combout ))))

	.dataa(\cpu|writeBackData[16]~240_combout ),
	.datab(\cpu|ShiftLeft0~1_combout ),
	.datac(\cpu|aluReg [16]),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[16]~241_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[16]~241 .lut_mask = 16'hF222;
defparam \cpu|writeBackData[16]~241 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N0
cycloneii_lcell_comb \cpu|writeBackData[16]~242 (
// Equation(s):
// \cpu|writeBackData[16]~242_combout  = (\cpu|writeBackData[16]~241_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[16]~17_combout  $ (\cpu|rs1 [16]))))

	.dataa(\cpu|ShiftLeft0~0_combout ),
	.datab(\cpu|aluIn2[16]~17_combout ),
	.datac(\cpu|rs1 [16]),
	.datad(\cpu|writeBackData[16]~241_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[16]~242_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[16]~242 .lut_mask = 16'hFF14;
defparam \cpu|writeBackData[16]~242 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N22
cycloneii_lcell_comb \cpu|writeBackData[16]~239 (
// Equation(s):
// \cpu|writeBackData[16]~239_combout  = (\cpu|rs1 [16] & (((\cpu|aluIn2[16]~17_combout  & \cpu|ShiftLeft0~2_combout )) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|rs1 [16] & (\cpu|aluIn2[16]~17_combout  & (!\cpu|ShiftLeft0~3_combout )))

	.dataa(\cpu|rs1 [16]),
	.datab(\cpu|aluIn2[16]~17_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|ShiftLeft0~2_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[16]~239_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[16]~239 .lut_mask = 16'h8E0E;
defparam \cpu|writeBackData[16]~239 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y21_N24
cycloneii_lcell_comb \cpu|writeBackData[16]~243 (
// Equation(s):
// \cpu|writeBackData[16]~243_combout  = (\cpu|writeBackData[16]~238_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[16]~242_combout ) # (\cpu|writeBackData[16]~239_combout ))))

	.dataa(\cpu|writeBackData[16]~238_combout ),
	.datab(\cpu|writeBackData[16]~242_combout ),
	.datac(\cpu|writeBackData~10_combout ),
	.datad(\cpu|writeBackData[16]~239_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[16]~243_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[16]~243 .lut_mask = 16'hFAEA;
defparam \cpu|writeBackData[16]~243 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y19_N27
cycloneii_lcell_ff \cpu|registerFile[23][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][16]~regout ));

// Location: LCFF_X34_Y23_N23
cycloneii_lcell_ff \cpu|registerFile[31][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][16]~regout ));

// Location: LCFF_X38_Y23_N15
cycloneii_lcell_ff \cpu|registerFile[19][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][16]~regout ));

// Location: LCFF_X38_Y23_N29
cycloneii_lcell_ff \cpu|registerFile[27][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][16]~regout ));

// Location: LCCOMB_X38_Y23_N14
cycloneii_lcell_comb \cpu|Mux47~7 (
// Equation(s):
// \cpu|Mux47~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[27][16]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[19][16]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[19][16]~regout ),
	.datad(\cpu|registerFile[27][16]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux47~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~7 .lut_mask = 16'hBA98;
defparam \cpu|Mux47~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N22
cycloneii_lcell_comb \cpu|Mux47~8 (
// Equation(s):
// \cpu|Mux47~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux47~7_combout  & ((\cpu|registerFile[31][16]~regout ))) # (!\cpu|Mux47~7_combout  & (\cpu|registerFile[23][16]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux47~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[23][16]~regout ),
	.datac(\cpu|registerFile[31][16]~regout ),
	.datad(\cpu|Mux47~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~8 .lut_mask = 16'hF588;
defparam \cpu|Mux47~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y21_N23
cycloneii_lcell_ff \cpu|registerFile[30][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][16]~regout ));

// Location: LCCOMB_X34_Y21_N8
cycloneii_lcell_comb \cpu|Mux47~2 (
// Equation(s):
// \cpu|Mux47~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[22][16]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[18][16]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[22][16]~regout ),
	.datac(\cpu|registerFile[18][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux47~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux47~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y21_N22
cycloneii_lcell_comb \cpu|Mux47~3 (
// Equation(s):
// \cpu|Mux47~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux47~2_combout  & ((\cpu|registerFile[30][16]~regout ))) # (!\cpu|Mux47~2_combout  & (\cpu|registerFile[26][16]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux47~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[26][16]~regout ),
	.datac(\cpu|registerFile[30][16]~regout ),
	.datad(\cpu|Mux47~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~3 .lut_mask = 16'hF588;
defparam \cpu|Mux47~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y21_N4
cycloneii_lcell_comb \cpu|Mux47~5 (
// Equation(s):
// \cpu|Mux47~5_combout  = (\cpu|Mux47~4_combout  & ((\cpu|registerFile[28][16]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux47~4_combout  & (((\cpu|registerFile[24][16]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|Mux47~4_combout ),
	.datab(\cpu|registerFile[28][16]~regout ),
	.datac(\cpu|registerFile[24][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux47~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~5 .lut_mask = 16'hD8AA;
defparam \cpu|Mux47~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N12
cycloneii_lcell_comb \cpu|Mux47~6 (
// Equation(s):
// \cpu|Mux47~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux47~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux47~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux47~3_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux47~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~6 .lut_mask = 16'hE5E0;
defparam \cpu|Mux47~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y23_N24
cycloneii_lcell_comb \cpu|Mux47~9 (
// Equation(s):
// \cpu|Mux47~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux47~6_combout  & ((\cpu|Mux47~8_combout ))) # (!\cpu|Mux47~6_combout  & (\cpu|Mux47~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux47~6_combout ))))

	.dataa(\cpu|Mux47~1_combout ),
	.datab(\cpu|Mux47~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux47~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~9 .lut_mask = 16'hCFA0;
defparam \cpu|Mux47~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y23_N1
cycloneii_lcell_ff \cpu|registerFile[15][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][16]~regout ));

// Location: LCFF_X35_Y23_N31
cycloneii_lcell_ff \cpu|registerFile[14][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][16]~regout ));

// Location: LCFF_X36_Y19_N31
cycloneii_lcell_ff \cpu|registerFile[12][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][16]~regout ));

// Location: LCCOMB_X36_Y19_N30
cycloneii_lcell_comb \cpu|Mux47~17 (
// Equation(s):
// \cpu|Mux47~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[13][16]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|registerFile[12][16]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|registerFile[13][16]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[12][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux47~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~17 .lut_mask = 16'hCCB8;
defparam \cpu|Mux47~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N30
cycloneii_lcell_comb \cpu|Mux47~18 (
// Equation(s):
// \cpu|Mux47~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux47~17_combout  & (\cpu|registerFile[15][16]~regout )) # (!\cpu|Mux47~17_combout  & ((\cpu|registerFile[14][16]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux47~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[15][16]~regout ),
	.datac(\cpu|registerFile[14][16]~regout ),
	.datad(\cpu|Mux47~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~18 .lut_mask = 16'hDDA0;
defparam \cpu|Mux47~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y23_N9
cycloneii_lcell_ff \cpu|registerFile[10][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][16]~regout ));

// Location: LCFF_X40_Y23_N27
cycloneii_lcell_ff \cpu|registerFile[8][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][16]~regout ));

// Location: LCCOMB_X40_Y23_N26
cycloneii_lcell_comb \cpu|Mux47~12 (
// Equation(s):
// \cpu|Mux47~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[10][16]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[8][16]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[10][16]~regout ),
	.datac(\cpu|registerFile[8][16]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux47~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux47~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y23_N25
cycloneii_lcell_ff \cpu|registerFile[9][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][16]~regout ));

// Location: LCFF_X41_Y23_N3
cycloneii_lcell_ff \cpu|registerFile[11][16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[16]~243_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][16]~regout ));

// Location: LCCOMB_X41_Y23_N24
cycloneii_lcell_comb \cpu|Mux47~13 (
// Equation(s):
// \cpu|Mux47~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux47~12_combout  & ((\cpu|registerFile[11][16]~regout ))) # (!\cpu|Mux47~12_combout  & (\cpu|registerFile[9][16]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|Mux47~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux47~12_combout ),
	.datac(\cpu|registerFile[9][16]~regout ),
	.datad(\cpu|registerFile[11][16]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux47~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux47~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N0
cycloneii_lcell_comb \cpu|Mux47~16 (
// Equation(s):
// \cpu|Mux47~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux47~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux47~15_combout ))))

	.dataa(\cpu|Mux47~15_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux47~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~16 .lut_mask = 16'hF2C2;
defparam \cpu|Mux47~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N26
cycloneii_lcell_comb \cpu|Mux47~19 (
// Equation(s):
// \cpu|Mux47~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux47~16_combout  & ((\cpu|Mux47~18_combout ))) # (!\cpu|Mux47~16_combout  & (\cpu|Mux47~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux47~16_combout ))))

	.dataa(\cpu|Mux47~11_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux47~18_combout ),
	.datad(\cpu|Mux47~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~19 .lut_mask = 16'hF388;
defparam \cpu|Mux47~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N18
cycloneii_lcell_comb \cpu|Mux47~20 (
// Equation(s):
// \cpu|Mux47~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux47~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux47~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux47~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux47~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux47~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux47~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux47~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N19
cycloneii_lcell_ff \cpu|rs2[16] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux47~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [16]));

// Location: LCCOMB_X27_Y23_N8
cycloneii_lcell_comb \cpu|mem_wdata[16]~0 (
// Equation(s):
// \cpu|mem_wdata[16]~0_combout  = (\cpu|Add7~2_combout  & (\cpu|rs2 [0])) # (!\cpu|Add7~2_combout  & ((\cpu|rs2 [16])))

	.dataa(\cpu|Add7~2_combout ),
	.datab(\cpu|rs2 [0]),
	.datac(vcc),
	.datad(\cpu|rs2 [16]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[16]~0 .lut_mask = 16'hDD88;
defparam \cpu|mem_wdata[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N17
cycloneii_lcell_ff \cpu|registerFile[15][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][11]~regout ));

// Location: LCFF_X30_Y22_N31
cycloneii_lcell_ff \cpu|registerFile[14][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][11]~regout ));

// Location: LCCOMB_X30_Y22_N16
cycloneii_lcell_comb \cpu|Mux20~18 (
// Equation(s):
// \cpu|Mux20~18_combout  = (\cpu|Mux20~17_combout  & (((\cpu|registerFile[15][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux20~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][11]~regout ))))

	.dataa(\cpu|Mux20~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][11]~regout ),
	.datad(\cpu|registerFile[14][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux20~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux20~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N27
cycloneii_lcell_ff \cpu|registerFile[7][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][11]~regout ));

// Location: LCFF_X30_Y25_N13
cycloneii_lcell_ff \cpu|registerFile[5][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][11]~regout ));

// Location: LCFF_X29_Y18_N13
cycloneii_lcell_ff \cpu|registerFile[4][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][11]~regout ));

// Location: LCCOMB_X30_Y25_N12
cycloneii_lcell_comb \cpu|Mux20~10 (
// Equation(s):
// \cpu|Mux20~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[5][11]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[4][11]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[5][11]~regout ),
	.datad(\cpu|registerFile[4][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux20~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux20~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N26
cycloneii_lcell_comb \cpu|Mux20~11 (
// Equation(s):
// \cpu|Mux20~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux20~10_combout  & ((\cpu|registerFile[7][11]~regout ))) # (!\cpu|Mux20~10_combout  & (\cpu|registerFile[6][11]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux20~10_combout ))))

	.dataa(\cpu|registerFile[6][11]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[7][11]~regout ),
	.datad(\cpu|Mux20~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~11 .lut_mask = 16'hF388;
defparam \cpu|Mux20~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y17_N18
cycloneii_lcell_comb \cpu|Mux20~19 (
// Equation(s):
// \cpu|Mux20~19_combout  = (\cpu|Mux20~16_combout  & ((\cpu|Mux20~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux20~16_combout  & (((\cpu|Mux20~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\cpu|Mux20~16_combout ),
	.datab(\cpu|Mux20~18_combout ),
	.datac(\cpu|Mux20~11_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux20~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~19 .lut_mask = 16'hD8AA;
defparam \cpu|Mux20~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N13
cycloneii_lcell_ff \cpu|registerFile[17][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][11]~regout ));

// Location: LCFF_X30_Y19_N23
cycloneii_lcell_ff \cpu|registerFile[25][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[11]~292_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][11]~regout ));

// Location: LCCOMB_X38_Y19_N10
cycloneii_lcell_comb \cpu|Mux20~0 (
// Equation(s):
// \cpu|Mux20~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # (\cpu|registerFile[25][11]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[17][11]~regout  & (!\ram_inst|altsyncram_component|auto_generated|q_a [17])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[17][11]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|registerFile[25][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~0 .lut_mask = 16'hAEA4;
defparam \cpu|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N24
cycloneii_lcell_comb \cpu|Mux20~1 (
// Equation(s):
// \cpu|Mux20~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux20~0_combout  & ((\cpu|registerFile[29][11]~regout ))) # (!\cpu|Mux20~0_combout  & (\cpu|registerFile[21][11]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux20~0_combout ))))

	.dataa(\cpu|registerFile[21][11]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[29][11]~regout ),
	.datad(\cpu|Mux20~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~1 .lut_mask = 16'hF388;
defparam \cpu|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N7
cycloneii_lcell_ff \cpu|registerFile[31][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][11]~regout ));

// Location: LCFF_X38_Y19_N19
cycloneii_lcell_ff \cpu|registerFile[23][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][11]~regout ));

// Location: LCCOMB_X37_Y19_N6
cycloneii_lcell_comb \cpu|Mux20~8 (
// Equation(s):
// \cpu|Mux20~8_combout  = (\cpu|Mux20~7_combout  & (((\cpu|registerFile[31][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux20~7_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|registerFile[23][11]~regout ))))

	.dataa(\cpu|Mux20~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[31][11]~regout ),
	.datad(\cpu|registerFile[23][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux20~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~8 .lut_mask = 16'hE6A2;
defparam \cpu|Mux20~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y19_N8
cycloneii_lcell_comb \cpu|Mux20~9 (
// Equation(s):
// \cpu|Mux20~9_combout  = (\cpu|Mux20~6_combout  & (((\cpu|Mux20~8_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux20~6_combout  & (\cpu|Mux20~1_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|Mux20~6_combout ),
	.datab(\cpu|Mux20~1_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux20~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~9 .lut_mask = 16'hEA4A;
defparam \cpu|Mux20~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y17_N24
cycloneii_lcell_comb \cpu|Mux20~20 (
// Equation(s):
// \cpu|Mux20~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux20~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux20~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux20~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux20~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux20~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux20~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux20~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y17_N25
cycloneii_lcell_ff \cpu|rs1[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux20~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [11]));

// Location: LCCOMB_X30_Y19_N30
cycloneii_lcell_comb \cpu|writeBackData[11]~288 (
// Equation(s):
// \cpu|writeBackData[11]~288_combout  = (\cpu|rs1 [11] & (((\cpu|ShiftLeft0~2_combout  & \cpu|aluIn2[11]~22_combout )) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|rs1 [11] & (((!\cpu|ShiftLeft0~3_combout  & \cpu|aluIn2[11]~22_combout ))))

	.dataa(\cpu|ShiftLeft0~2_combout ),
	.datab(\cpu|rs1 [11]),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|aluIn2[11]~22_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[11]~288_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[11]~288 .lut_mask = 16'h8F0C;
defparam \cpu|writeBackData[11]~288 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N26
cycloneii_lcell_comb \cpu|writeBackData[11]~286 (
// Equation(s):
// \cpu|writeBackData[11]~286_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~20_combout ) # ((\cpu|cycles [11] & \cpu|Equal4~5_combout )))) # (!\cpu|Equal7~0_combout  & (((\cpu|cycles [11] & \cpu|Equal4~5_combout ))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Add6~20_combout ),
	.datac(\cpu|cycles [11]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[11]~286_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[11]~286 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[11]~286 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N28
cycloneii_lcell_comb \cpu|writeBackData[11]~284 (
// Equation(s):
// \cpu|writeBackData[11]~284_combout  = (!\cpu|instr [13] & ((\cpu|writeBackData~305_combout ) # ((\cpu|writeBackData[7]~303_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [27]))))

	.dataa(\cpu|writeBackData[7]~303_combout ),
	.datab(\cpu|writeBackData~305_combout ),
	.datac(\cpu|instr [13]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\cpu|writeBackData[11]~284_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[11]~284 .lut_mask = 16'h0E0C;
defparam \cpu|writeBackData[11]~284 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N22
cycloneii_lcell_comb \cpu|writeBackData[11]~285 (
// Equation(s):
// \cpu|writeBackData[11]~285_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[11]~284_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [11] & \cpu|writeBackData[8]~304_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\cpu|Equal0~1_combout ),
	.datac(\cpu|writeBackData[8]~304_combout ),
	.datad(\cpu|writeBackData[11]~284_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[11]~285_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[11]~285 .lut_mask = 16'hCC80;
defparam \cpu|writeBackData[11]~285 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N28
cycloneii_lcell_comb \cpu|writeBackData[11]~287 (
// Equation(s):
// \cpu|writeBackData[11]~287_combout  = (\cpu|writeBackData[11]~286_combout ) # ((\cpu|writeBackData[11]~285_combout ) # ((\cpu|PCplus4[11]~18_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|PCplus4[11]~18_combout ),
	.datab(\cpu|writeBackData~21_combout ),
	.datac(\cpu|writeBackData[11]~286_combout ),
	.datad(\cpu|writeBackData[11]~285_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[11]~287_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[11]~287 .lut_mask = 16'hFFF8;
defparam \cpu|writeBackData[11]~287 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y19_N22
cycloneii_lcell_comb \cpu|writeBackData[11]~292 (
// Equation(s):
// \cpu|writeBackData[11]~292_combout  = (\cpu|writeBackData[11]~287_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[11]~291_combout ) # (\cpu|writeBackData[11]~288_combout ))))

	.dataa(\cpu|writeBackData[11]~291_combout ),
	.datab(\cpu|writeBackData[11]~288_combout ),
	.datac(\cpu|writeBackData~10_combout ),
	.datad(\cpu|writeBackData[11]~287_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[11]~292_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[11]~292 .lut_mask = 16'hFFE0;
defparam \cpu|writeBackData[11]~292 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y19_N25
cycloneii_lcell_ff \cpu|registerFile[29][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][11]~regout ));

// Location: LCCOMB_X31_Y22_N12
cycloneii_lcell_comb \cpu|Mux52~0 (
// Equation(s):
// \cpu|Mux52~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[21][11]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[17][11]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[21][11]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux52~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux52~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N14
cycloneii_lcell_comb \cpu|Mux52~1 (
// Equation(s):
// \cpu|Mux52~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux52~0_combout  & (\cpu|registerFile[29][11]~regout )) # (!\cpu|Mux52~0_combout  & ((\cpu|registerFile[25][11]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux52~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[29][11]~regout ),
	.datac(\cpu|Mux52~0_combout ),
	.datad(\cpu|registerFile[25][11]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux52~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~1 .lut_mask = 16'hDAD0;
defparam \cpu|Mux52~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N15
cycloneii_lcell_ff \cpu|registerFile[16][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][11]~regout ));

// Location: LCFF_X36_Y18_N17
cycloneii_lcell_ff \cpu|registerFile[24][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][11]~regout ));

// Location: LCCOMB_X36_Y18_N16
cycloneii_lcell_comb \cpu|Mux52~4 (
// Equation(s):
// \cpu|Mux52~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|registerFile[24][11]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|registerFile[16][11]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[16][11]~regout ),
	.datac(\cpu|registerFile[24][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux52~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~4 .lut_mask = 16'hAAE4;
defparam \cpu|Mux52~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y21_N13
cycloneii_lcell_ff \cpu|registerFile[20][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][11]~regout ));

// Location: LCCOMB_X41_Y21_N12
cycloneii_lcell_comb \cpu|Mux52~5 (
// Equation(s):
// \cpu|Mux52~5_combout  = (\cpu|Mux52~4_combout  & ((\cpu|registerFile[28][11]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux52~4_combout  & (((\cpu|registerFile[20][11]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|registerFile[28][11]~regout ),
	.datab(\cpu|Mux52~4_combout ),
	.datac(\cpu|registerFile[20][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux52~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~5 .lut_mask = 16'hB8CC;
defparam \cpu|Mux52~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N24
cycloneii_lcell_comb \cpu|Mux52~6 (
// Equation(s):
// \cpu|Mux52~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux52~3_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|Mux52~5_combout ))))

	.dataa(\cpu|Mux52~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux52~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~6 .lut_mask = 16'hCBC8;
defparam \cpu|Mux52~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y19_N13
cycloneii_lcell_ff \cpu|registerFile[27][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][11]~regout ));

// Location: LCFF_X38_Y19_N13
cycloneii_lcell_ff \cpu|registerFile[19][11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[11]~292_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][11]~regout ));

// Location: LCCOMB_X38_Y19_N12
cycloneii_lcell_comb \cpu|Mux52~7 (
// Equation(s):
// \cpu|Mux52~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[23][11]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[19][11]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[23][11]~regout ),
	.datac(\cpu|registerFile[19][11]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux52~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~7 .lut_mask = 16'hEE50;
defparam \cpu|Mux52~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N6
cycloneii_lcell_comb \cpu|Mux52~8 (
// Equation(s):
// \cpu|Mux52~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux52~7_combout  & ((\cpu|registerFile[31][11]~regout ))) # (!\cpu|Mux52~7_combout  & (\cpu|registerFile[27][11]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux52~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[27][11]~regout ),
	.datac(\cpu|registerFile[31][11]~regout ),
	.datad(\cpu|Mux52~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~8 .lut_mask = 16'hF588;
defparam \cpu|Mux52~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y19_N0
cycloneii_lcell_comb \cpu|Mux52~9 (
// Equation(s):
// \cpu|Mux52~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux52~6_combout  & ((\cpu|Mux52~8_combout ))) # (!\cpu|Mux52~6_combout  & (\cpu|Mux52~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux52~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux52~1_combout ),
	.datac(\cpu|Mux52~6_combout ),
	.datad(\cpu|Mux52~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~9 .lut_mask = 16'hF858;
defparam \cpu|Mux52~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N30
cycloneii_lcell_comb \cpu|Mux52~20 (
// Equation(s):
// \cpu|Mux52~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux52~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux52~19_combout ))

	.dataa(\cpu|Mux52~19_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux52~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux52~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux52~20 .lut_mask = 16'hFA0A;
defparam \cpu|Mux52~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N31
cycloneii_lcell_ff \cpu|rs2[11] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux52~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [11]));

// Location: LCCOMB_X27_Y23_N6
cycloneii_lcell_comb \cpu|mem_wdata[11]~15 (
// Equation(s):
// \cpu|mem_wdata[11]~15_combout  = (\cpu|Add7~0_combout  & (\cpu|rs2 [3])) # (!\cpu|Add7~0_combout  & ((\cpu|rs2 [11])))

	.dataa(vcc),
	.datab(\cpu|rs2 [3]),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|rs2 [11]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[11]~15 .lut_mask = 16'hCFC0;
defparam \cpu|mem_wdata[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N13
cycloneii_lcell_ff \cpu|instr[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [6]));

// Location: LCCOMB_X24_Y23_N12
cycloneii_lcell_comb \cpu|Equal0~1 (
// Equation(s):
// \cpu|Equal0~1_combout  = (\cpu|Equal0~0_combout  & (!\cpu|instr [5] & (!\cpu|instr [6] & !\cpu|instr [2])))

	.dataa(\cpu|Equal0~0_combout ),
	.datab(\cpu|instr [5]),
	.datac(\cpu|instr [6]),
	.datad(\cpu|instr [2]),
	.cin(gnd),
	.combout(\cpu|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal0~1 .lut_mask = 16'h0002;
defparam \cpu|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N6
cycloneii_lcell_comb \cpu|writeBackData[10]~293 (
// Equation(s):
// \cpu|writeBackData[10]~293_combout  = (!\cpu|instr [13] & ((\cpu|writeBackData~305_combout ) # ((\cpu|writeBackData[7]~303_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [26]))))

	.dataa(\cpu|writeBackData[7]~303_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [26]),
	.datac(\cpu|writeBackData~305_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[10]~293_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[10]~293 .lut_mask = 16'h00F8;
defparam \cpu|writeBackData[10]~293 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N22
cycloneii_lcell_comb \cpu|writeBackData[10]~294 (
// Equation(s):
// \cpu|writeBackData[10]~294_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[10]~293_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [10] & \cpu|writeBackData[8]~304_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [10]),
	.datab(\cpu|Equal0~1_combout ),
	.datac(\cpu|writeBackData[10]~293_combout ),
	.datad(\cpu|writeBackData[8]~304_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[10]~294_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[10]~294 .lut_mask = 16'hC8C0;
defparam \cpu|writeBackData[10]~294 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y22_N2
cycloneii_lcell_comb \cpu|writeBackData[10]~296 (
// Equation(s):
// \cpu|writeBackData[10]~296_combout  = (\cpu|writeBackData[10]~295_combout ) # ((\cpu|writeBackData[10]~294_combout ) # ((\cpu|PCplus4[10]~16_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|writeBackData[10]~295_combout ),
	.datab(\cpu|writeBackData[10]~294_combout ),
	.datac(\cpu|PCplus4[10]~16_combout ),
	.datad(\cpu|writeBackData~21_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[10]~296_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[10]~296 .lut_mask = 16'hFEEE;
defparam \cpu|writeBackData[10]~296 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N28
cycloneii_lcell_comb \cpu|writeBackData[10]~297 (
// Equation(s):
// \cpu|writeBackData[10]~297_combout  = (\cpu|ShiftLeft0~3_combout  & (\cpu|ShiftLeft0~2_combout  & (\cpu|aluIn2[10]~23_combout  & \cpu|rs1 [10]))) # (!\cpu|ShiftLeft0~3_combout  & (((\cpu|aluIn2[10]~23_combout ) # (\cpu|rs1 [10]))))

	.dataa(\cpu|ShiftLeft0~2_combout ),
	.datab(\cpu|ShiftLeft0~3_combout ),
	.datac(\cpu|aluIn2[10]~23_combout ),
	.datad(\cpu|rs1 [10]),
	.cin(gnd),
	.combout(\cpu|writeBackData[10]~297_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[10]~297 .lut_mask = 16'hB330;
defparam \cpu|writeBackData[10]~297 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N12
cycloneii_lcell_comb \cpu|writeBackData[10]~301 (
// Equation(s):
// \cpu|writeBackData[10]~301_combout  = (\cpu|writeBackData[10]~296_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[10]~300_combout ) # (\cpu|writeBackData[10]~297_combout ))))

	.dataa(\cpu|writeBackData[10]~300_combout ),
	.datab(\cpu|writeBackData~10_combout ),
	.datac(\cpu|writeBackData[10]~296_combout ),
	.datad(\cpu|writeBackData[10]~297_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[10]~301_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[10]~301 .lut_mask = 16'hFCF8;
defparam \cpu|writeBackData[10]~301 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N3
cycloneii_lcell_ff \cpu|registerFile[7][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][10]~regout ));

// Location: LCFF_X31_Y25_N31
cycloneii_lcell_ff \cpu|registerFile[4][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][10]~regout ));

// Location: LCFF_X30_Y25_N19
cycloneii_lcell_ff \cpu|registerFile[5][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][10]~regout ));

// Location: LCCOMB_X30_Y25_N18
cycloneii_lcell_comb \cpu|Mux53~10 (
// Equation(s):
// \cpu|Mux53~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|registerFile[5][10]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|registerFile[4][10]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[4][10]~regout ),
	.datac(\cpu|registerFile[5][10]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux53~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux53~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N2
cycloneii_lcell_comb \cpu|Mux53~11 (
// Equation(s):
// \cpu|Mux53~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux53~10_combout  & ((\cpu|registerFile[7][10]~regout ))) # (!\cpu|Mux53~10_combout  & (\cpu|registerFile[6][10]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux53~10_combout ))))

	.dataa(\cpu|registerFile[6][10]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[7][10]~regout ),
	.datad(\cpu|Mux53~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~11 .lut_mask = 16'hF388;
defparam \cpu|Mux53~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N26
cycloneii_lcell_comb \cpu|Mux53~14 (
// Equation(s):
// \cpu|Mux53~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][10]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][10]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][10]~regout ),
	.datad(\cpu|registerFile[3][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux53~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~14 .lut_mask = 16'hA820;
defparam \cpu|Mux53~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N28
cycloneii_lcell_comb \cpu|Mux53~15 (
// Equation(s):
// \cpu|Mux53~15_combout  = (\cpu|Mux53~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][10]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][10]~regout ),
	.datad(\cpu|Mux53~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~15 .lut_mask = 16'hFF40;
defparam \cpu|Mux53~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N0
cycloneii_lcell_comb \cpu|Mux53~16 (
// Equation(s):
// \cpu|Mux53~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux53~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|Mux53~15_combout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|Mux53~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|Mux53~15_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux53~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~16 .lut_mask = 16'hCCB8;
defparam \cpu|Mux53~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N6
cycloneii_lcell_comb \cpu|Mux53~19 (
// Equation(s):
// \cpu|Mux53~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux53~16_combout  & (\cpu|Mux53~18_combout )) # (!\cpu|Mux53~16_combout  & ((\cpu|Mux53~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux53~16_combout ))))

	.dataa(\cpu|Mux53~18_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux53~11_combout ),
	.datad(\cpu|Mux53~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~19 .lut_mask = 16'hBBC0;
defparam \cpu|Mux53~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N5
cycloneii_lcell_ff \cpu|registerFile[31][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][10]~regout ));

// Location: LCFF_X41_Y18_N13
cycloneii_lcell_ff \cpu|registerFile[19][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][10]~regout ));

// Location: LCFF_X34_Y18_N1
cycloneii_lcell_ff \cpu|registerFile[27][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][10]~regout ));

// Location: LCCOMB_X41_Y18_N12
cycloneii_lcell_comb \cpu|Mux53~7 (
// Equation(s):
// \cpu|Mux53~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[27][10]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][10]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[19][10]~regout ),
	.datad(\cpu|registerFile[27][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux53~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux53~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y18_N4
cycloneii_lcell_comb \cpu|Mux53~8 (
// Equation(s):
// \cpu|Mux53~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux53~7_combout  & ((\cpu|registerFile[31][10]~regout ))) # (!\cpu|Mux53~7_combout  & (\cpu|registerFile[23][10]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux53~7_combout ))))

	.dataa(\cpu|registerFile[23][10]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[31][10]~regout ),
	.datad(\cpu|Mux53~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~8 .lut_mask = 16'hF388;
defparam \cpu|Mux53~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y22_N31
cycloneii_lcell_ff \cpu|registerFile[21][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][10]~regout ));

// Location: LCFF_X31_Y22_N9
cycloneii_lcell_ff \cpu|registerFile[17][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][10]~regout ));

// Location: LCCOMB_X31_Y22_N8
cycloneii_lcell_comb \cpu|Mux53~0 (
// Equation(s):
// \cpu|Mux53~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[25][10]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[17][10]~regout )))))

	.dataa(\cpu|registerFile[25][10]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][10]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux53~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux53~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y22_N26
cycloneii_lcell_comb \cpu|Mux53~1 (
// Equation(s):
// \cpu|Mux53~1_combout  = (\cpu|Mux53~0_combout  & ((\cpu|registerFile[29][10]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux53~0_combout  & (((\cpu|registerFile[21][10]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|registerFile[29][10]~regout ),
	.datab(\cpu|registerFile[21][10]~regout ),
	.datac(\cpu|Mux53~0_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux53~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~1 .lut_mask = 16'hACF0;
defparam \cpu|Mux53~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[24][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][10]~regout ));

// Location: LCFF_X37_Y25_N17
cycloneii_lcell_ff \cpu|registerFile[28][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][10]~regout ));

// Location: LCFF_X36_Y18_N29
cycloneii_lcell_ff \cpu|registerFile[16][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][10]~regout ));

// Location: LCFF_X35_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[20][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][10]~regout ));

// Location: LCCOMB_X36_Y18_N28
cycloneii_lcell_comb \cpu|Mux53~4 (
// Equation(s):
// \cpu|Mux53~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[20][10]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[16][10]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[16][10]~regout ),
	.datad(\cpu|registerFile[20][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux53~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~4 .lut_mask = 16'hDC98;
defparam \cpu|Mux53~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y25_N16
cycloneii_lcell_comb \cpu|Mux53~5 (
// Equation(s):
// \cpu|Mux53~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux53~4_combout  & ((\cpu|registerFile[28][10]~regout ))) # (!\cpu|Mux53~4_combout  & (\cpu|registerFile[24][10]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux53~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][10]~regout ),
	.datac(\cpu|registerFile[28][10]~regout ),
	.datad(\cpu|Mux53~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~5 .lut_mask = 16'hF588;
defparam \cpu|Mux53~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N21
cycloneii_lcell_ff \cpu|registerFile[26][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][10]~regout ));

// Location: LCFF_X32_Y25_N5
cycloneii_lcell_ff \cpu|registerFile[22][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][10]~regout ));

// Location: LCFF_X32_Y25_N31
cycloneii_lcell_ff \cpu|registerFile[18][10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[10]~301_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][10]~regout ));

// Location: LCCOMB_X32_Y25_N4
cycloneii_lcell_comb \cpu|Mux53~2 (
// Equation(s):
// \cpu|Mux53~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & (\cpu|registerFile[22][10]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[18][10]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[22][10]~regout ),
	.datad(\cpu|registerFile[18][10]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux53~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~2 .lut_mask = 16'hD9C8;
defparam \cpu|Mux53~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N20
cycloneii_lcell_comb \cpu|Mux53~3 (
// Equation(s):
// \cpu|Mux53~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux53~2_combout  & (\cpu|registerFile[30][10]~regout )) # (!\cpu|Mux53~2_combout  & ((\cpu|registerFile[26][10]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux53~2_combout ))))

	.dataa(\cpu|registerFile[30][10]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[26][10]~regout ),
	.datad(\cpu|Mux53~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~3 .lut_mask = 16'hBBC0;
defparam \cpu|Mux53~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N20
cycloneii_lcell_comb \cpu|Mux53~6 (
// Equation(s):
// \cpu|Mux53~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux53~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux53~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux53~5_combout ),
	.datac(\cpu|Mux53~3_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux53~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~6 .lut_mask = 16'hFA44;
defparam \cpu|Mux53~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y19_N22
cycloneii_lcell_comb \cpu|Mux53~9 (
// Equation(s):
// \cpu|Mux53~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux53~6_combout  & (\cpu|Mux53~8_combout )) # (!\cpu|Mux53~6_combout  & ((\cpu|Mux53~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux53~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux53~8_combout ),
	.datac(\cpu|Mux53~1_combout ),
	.datad(\cpu|Mux53~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~9 .lut_mask = 16'hDDA0;
defparam \cpu|Mux53~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N18
cycloneii_lcell_comb \cpu|Mux53~20 (
// Equation(s):
// \cpu|Mux53~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux53~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux53~19_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|Mux53~19_combout ),
	.datac(vcc),
	.datad(\cpu|Mux53~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux53~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux53~20 .lut_mask = 16'hEE44;
defparam \cpu|Mux53~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N19
cycloneii_lcell_ff \cpu|rs2[10] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux53~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [10]));

// Location: LCCOMB_X28_Y23_N4
cycloneii_lcell_comb \cpu|mem_wdata[10]~11 (
// Equation(s):
// \cpu|mem_wdata[10]~11_combout  = (\cpu|Add7~0_combout  & ((\cpu|rs2 [2]))) # (!\cpu|Add7~0_combout  & (\cpu|rs2 [10]))

	.dataa(vcc),
	.datab(\cpu|rs2 [10]),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|rs2 [2]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[10]~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[10]~11 .lut_mask = 16'hFC0C;
defparam \cpu|mem_wdata[10]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N5
cycloneii_lcell_ff \cpu|registerFile[9][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][7]~regout ));

// Location: LCFF_X27_Y18_N23
cycloneii_lcell_ff \cpu|registerFile[11][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[7]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][7]~regout ));

// Location: LCCOMB_X27_Y18_N4
cycloneii_lcell_comb \cpu|Mux24~13 (
// Equation(s):
// \cpu|Mux24~13_combout  = (\cpu|Mux24~12_combout  & (((\cpu|registerFile[11][7]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux24~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|registerFile[9][7]~regout )))

	.dataa(\cpu|Mux24~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[9][7]~regout ),
	.datad(\cpu|registerFile[11][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux24~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux24~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N31
cycloneii_lcell_ff \cpu|registerFile[2][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][7]~regout ));

// Location: LCCOMB_X28_Y17_N30
cycloneii_lcell_comb \cpu|Mux24~15 (
// Equation(s):
// \cpu|Mux24~15_combout  = (\cpu|Mux24~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[2][7]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\cpu|Mux24~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[2][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux24~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~15 .lut_mask = 16'hAAEA;
defparam \cpu|Mux24~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N0
cycloneii_lcell_comb \cpu|Mux24~16 (
// Equation(s):
// \cpu|Mux24~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\ram_inst|altsyncram_component|auto_generated|q_a [18])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [18] & (\cpu|Mux24~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux24~15_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux24~13_combout ),
	.datad(\cpu|Mux24~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux24~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~16 .lut_mask = 16'hD9C8;
defparam \cpu|Mux24~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N11
cycloneii_lcell_ff \cpu|registerFile[7][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][7]~regout ));

// Location: LCFF_X29_Y25_N11
cycloneii_lcell_ff \cpu|registerFile[5][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][7]~regout ));

// Location: LCFF_X31_Y25_N27
cycloneii_lcell_ff \cpu|registerFile[4][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][7]~regout ));

// Location: LCCOMB_X29_Y25_N10
cycloneii_lcell_comb \cpu|Mux24~10 (
// Equation(s):
// \cpu|Mux24~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[5][7]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[4][7]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[5][7]~regout ),
	.datad(\cpu|registerFile[4][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux24~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~10 .lut_mask = 16'hB9A8;
defparam \cpu|Mux24~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N10
cycloneii_lcell_comb \cpu|Mux24~11 (
// Equation(s):
// \cpu|Mux24~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux24~10_combout  & ((\cpu|registerFile[7][7]~regout ))) # (!\cpu|Mux24~10_combout  & (\cpu|registerFile[6][7]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux24~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[6][7]~regout ),
	.datac(\cpu|registerFile[7][7]~regout ),
	.datad(\cpu|Mux24~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux24~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~11 .lut_mask = 16'hF588;
defparam \cpu|Mux24~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N10
cycloneii_lcell_comb \cpu|Mux24~19 (
// Equation(s):
// \cpu|Mux24~19_combout  = (\cpu|Mux24~16_combout  & ((\cpu|Mux24~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux24~16_combout  & (((\cpu|Mux24~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a 
// [17]))))

	.dataa(\cpu|Mux24~18_combout ),
	.datab(\cpu|Mux24~16_combout ),
	.datac(\cpu|Mux24~11_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux24~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~19 .lut_mask = 16'hB8CC;
defparam \cpu|Mux24~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N31
cycloneii_lcell_ff \cpu|registerFile[22][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][7]~regout ));

// Location: LCCOMB_X29_Y17_N30
cycloneii_lcell_comb \cpu|Mux24~2 (
// Equation(s):
// \cpu|Mux24~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[22][7]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[18][7]~regout ))))

	.dataa(\cpu|registerFile[18][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[22][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~2 .lut_mask = 16'hFC22;
defparam \cpu|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N1
cycloneii_lcell_ff \cpu|registerFile[30][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][7]~regout ));

// Location: LCFF_X31_Y25_N17
cycloneii_lcell_ff \cpu|registerFile[26][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][7]~regout ));

// Location: LCCOMB_X29_Y21_N0
cycloneii_lcell_comb \cpu|Mux24~3 (
// Equation(s):
// \cpu|Mux24~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux24~2_combout  & (\cpu|registerFile[30][7]~regout )) # (!\cpu|Mux24~2_combout  & ((\cpu|registerFile[26][7]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux24~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux24~2_combout ),
	.datac(\cpu|registerFile[30][7]~regout ),
	.datad(\cpu|registerFile[26][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux24~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~3 .lut_mask = 16'hE6C4;
defparam \cpu|Mux24~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N28
cycloneii_lcell_comb \cpu|Mux24~6 (
// Equation(s):
// \cpu|Mux24~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux24~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux24~5_combout ))))

	.dataa(\cpu|Mux24~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux24~3_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux24~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~6 .lut_mask = 16'hFC22;
defparam \cpu|Mux24~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N21
cycloneii_lcell_ff \cpu|registerFile[23][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][7]~regout ));

// Location: LCFF_X32_Y23_N27
cycloneii_lcell_ff \cpu|registerFile[27][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][7]~regout ));

// Location: LCCOMB_X32_Y23_N26
cycloneii_lcell_comb \cpu|Mux24~7 (
// Equation(s):
// \cpu|Mux24~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[27][7]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[19][7]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[19][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[27][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux24~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~7 .lut_mask = 16'hCCE2;
defparam \cpu|Mux24~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N20
cycloneii_lcell_comb \cpu|Mux24~8 (
// Equation(s):
// \cpu|Mux24~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux24~7_combout  & (\cpu|registerFile[31][7]~regout )) # (!\cpu|Mux24~7_combout  & ((\cpu|registerFile[23][7]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux24~7_combout ))))

	.dataa(\cpu|registerFile[31][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[23][7]~regout ),
	.datad(\cpu|Mux24~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux24~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~8 .lut_mask = 16'hBBC0;
defparam \cpu|Mux24~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[29][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][7]~regout ));

// Location: LCFF_X31_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[21][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][7]~regout ));

// Location: LCCOMB_X29_Y17_N28
cycloneii_lcell_comb \cpu|Mux24~1 (
// Equation(s):
// \cpu|Mux24~1_combout  = (\cpu|Mux24~0_combout  & (((\cpu|registerFile[29][7]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17]))) # (!\cpu|Mux24~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\cpu|registerFile[21][7]~regout ))))

	.dataa(\cpu|Mux24~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[29][7]~regout ),
	.datad(\cpu|registerFile[21][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~1 .lut_mask = 16'hE6A2;
defparam \cpu|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N22
cycloneii_lcell_comb \cpu|Mux24~9 (
// Equation(s):
// \cpu|Mux24~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux24~6_combout  & (\cpu|Mux24~8_combout )) # (!\cpu|Mux24~6_combout  & ((\cpu|Mux24~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (\cpu|Mux24~6_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux24~6_combout ),
	.datac(\cpu|Mux24~8_combout ),
	.datad(\cpu|Mux24~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux24~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~9 .lut_mask = 16'hE6C4;
defparam \cpu|Mux24~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N28
cycloneii_lcell_comb \cpu|Mux24~20 (
// Equation(s):
// \cpu|Mux24~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux24~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux24~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux24~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux24~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux24~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux24~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux24~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N29
cycloneii_lcell_ff \cpu|rs1[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux24~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [7]));

// Location: LCCOMB_X27_Y18_N0
cycloneii_lcell_comb \cpu|writeBackData[7]~86 (
// Equation(s):
// \cpu|writeBackData[7]~86_combout  = (\cpu|instr [30] & ((\cpu|instr [5] & ((\cpu|Add2~14_combout ))) # (!\cpu|instr [5] & (\cpu|aluPlus[7]~14_combout )))) # (!\cpu|instr [30] & (\cpu|aluPlus[7]~14_combout ))

	.dataa(\cpu|aluPlus[7]~14_combout ),
	.datab(\cpu|Add2~14_combout ),
	.datac(\cpu|instr [30]),
	.datad(\cpu|instr [5]),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~86_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~86 .lut_mask = 16'hCAAA;
defparam \cpu|writeBackData[7]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y19_N26
cycloneii_lcell_comb \cpu|aluReg[8]~9 (
// Equation(s):
// \cpu|aluReg[8]~9_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [7]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [9]))

	.dataa(\cpu|aluReg [9]),
	.datab(\cpu|aluReg [7]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[8]~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[8]~9 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[8]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N17
cycloneii_lcell_ff \cpu|cycles[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[8]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [8]));

// Location: LCCOMB_X28_Y18_N10
cycloneii_lcell_comb \cpu|writeBackData[8]~101 (
// Equation(s):
// \cpu|writeBackData[8]~101_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~14_combout ) # ((\cpu|Equal4~5_combout  & \cpu|cycles [8])))) # (!\cpu|Equal7~0_combout  & (\cpu|Equal4~5_combout  & (\cpu|cycles [8])))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Equal4~5_combout ),
	.datac(\cpu|cycles [8]),
	.datad(\cpu|Add6~14_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~101_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~101 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[8]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N4
cycloneii_lcell_comb \cpu|writeBackData[8]~102 (
// Equation(s):
// \cpu|writeBackData[8]~102_combout  = (\cpu|writeBackData[8]~100_combout ) # ((\cpu|writeBackData[8]~101_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PCplus4[8]~12_combout )))

	.dataa(\cpu|writeBackData[8]~100_combout ),
	.datab(\cpu|writeBackData~21_combout ),
	.datac(\cpu|PCplus4[8]~12_combout ),
	.datad(\cpu|writeBackData[8]~101_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~102_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~102 .lut_mask = 16'hFFEA;
defparam \cpu|writeBackData[8]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N6
cycloneii_lcell_comb \cpu|writeBackData[8]~103 (
// Equation(s):
// \cpu|writeBackData[8]~103_combout  = (\cpu|aluIn2[8]~25_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [8])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[8]~25_combout  & (((!\cpu|ShiftLeft0~3_combout  & \cpu|rs1 [8]))))

	.dataa(\cpu|aluIn2[8]~25_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|rs1 [8]),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~103_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~103 .lut_mask = 16'h8F0A;
defparam \cpu|writeBackData[8]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y18_N24
cycloneii_lcell_comb \cpu|writeBackData[8]~107 (
// Equation(s):
// \cpu|writeBackData[8]~107_combout  = (\cpu|writeBackData[8]~102_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[8]~106_combout ) # (\cpu|writeBackData[8]~103_combout ))))

	.dataa(\cpu|writeBackData[8]~106_combout ),
	.datab(\cpu|writeBackData~10_combout ),
	.datac(\cpu|writeBackData[8]~102_combout ),
	.datad(\cpu|writeBackData[8]~103_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[8]~107_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[8]~107 .lut_mask = 16'hFCF8;
defparam \cpu|writeBackData[8]~107 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N15
cycloneii_lcell_ff \cpu|registerFile[14][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][8]~regout ));

// Location: LCFF_X30_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[15][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][8]~regout ));

// Location: LCFF_X29_Y25_N25
cycloneii_lcell_ff \cpu|registerFile[12][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][8]~regout ));

// Location: LCFF_X28_Y25_N23
cycloneii_lcell_ff \cpu|registerFile[13][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][8]~regout ));

// Location: LCCOMB_X29_Y25_N24
cycloneii_lcell_comb \cpu|Mux23~17 (
// Equation(s):
// \cpu|Mux23~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16]) # ((\cpu|registerFile[13][8]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[12][8]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[12][8]~regout ),
	.datad(\cpu|registerFile[13][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux23~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~17 .lut_mask = 16'hBA98;
defparam \cpu|Mux23~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y22_N24
cycloneii_lcell_comb \cpu|Mux23~18 (
// Equation(s):
// \cpu|Mux23~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux23~17_combout  & ((\cpu|registerFile[15][8]~regout ))) # (!\cpu|Mux23~17_combout  & (\cpu|registerFile[14][8]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux23~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[14][8]~regout ),
	.datac(\cpu|registerFile[15][8]~regout ),
	.datad(\cpu|Mux23~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~18 .lut_mask = 16'hF588;
defparam \cpu|Mux23~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N27
cycloneii_lcell_ff \cpu|registerFile[11][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][8]~regout ));

// Location: LCFF_X29_Y18_N17
cycloneii_lcell_ff \cpu|registerFile[8][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][8]~regout ));

// Location: LCFF_X28_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[10][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[8]~107_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][8]~regout ));

// Location: LCCOMB_X29_Y18_N10
cycloneii_lcell_comb \cpu|Mux23~10 (
// Equation(s):
// \cpu|Mux23~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\ram_inst|altsyncram_component|auto_generated|q_a [16])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & ((\cpu|registerFile[10][8]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[8][8]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[8][8]~regout ),
	.datad(\cpu|registerFile[10][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux23~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~10 .lut_mask = 16'hDC98;
defparam \cpu|Mux23~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N26
cycloneii_lcell_comb \cpu|Mux23~11 (
// Equation(s):
// \cpu|Mux23~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux23~10_combout  & ((\cpu|registerFile[11][8]~regout ))) # (!\cpu|Mux23~10_combout  & (\cpu|registerFile[9][8]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\cpu|Mux23~10_combout ))))

	.dataa(\cpu|registerFile[9][8]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][8]~regout ),
	.datad(\cpu|Mux23~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~11 .lut_mask = 16'hF388;
defparam \cpu|Mux23~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N22
cycloneii_lcell_comb \cpu|Mux23~19 (
// Equation(s):
// \cpu|Mux23~19_combout  = (\cpu|Mux23~16_combout  & (((\cpu|Mux23~18_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux23~16_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux23~11_combout 
// ))))

	.dataa(\cpu|Mux23~16_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux23~18_combout ),
	.datad(\cpu|Mux23~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~19 .lut_mask = 16'hE6A2;
defparam \cpu|Mux23~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N10
cycloneii_lcell_comb \cpu|Mux23~20 (
// Equation(s):
// \cpu|Mux23~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux23~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux23~19_combout )))

	.dataa(\cpu|Mux23~9_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux23~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux23~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux23~20 .lut_mask = 16'hAFA0;
defparam \cpu|Mux23~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N11
cycloneii_lcell_ff \cpu|rs1[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux23~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [8]));

// Location: LCFF_X25_Y19_N27
cycloneii_lcell_ff \cpu|aluReg[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[8]~9_combout ),
	.sdata(\cpu|rs1 [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [8]));

// Location: LCCOMB_X25_Y19_N14
cycloneii_lcell_comb \cpu|aluReg[7]~7 (
// Equation(s):
// \cpu|aluReg[7]~7_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [6])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [8])))

	.dataa(\cpu|aluReg [6]),
	.datab(\cpu|aluReg [8]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[7]~7 .lut_mask = 16'hAACC;
defparam \cpu|aluReg[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N15
cycloneii_lcell_ff \cpu|aluReg[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[7]~7_combout ),
	.sdata(\cpu|rs1 [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [7]));

// Location: LCCOMB_X27_Y18_N18
cycloneii_lcell_comb \cpu|writeBackData[7]~87 (
// Equation(s):
// \cpu|writeBackData[7]~87_combout  = (\cpu|ShiftLeft0~1_combout  & (((\cpu|Equal12~0_combout  & \cpu|aluReg [7])))) # (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[7]~86_combout ) # ((\cpu|Equal12~0_combout  & \cpu|aluReg [7]))))

	.dataa(\cpu|ShiftLeft0~1_combout ),
	.datab(\cpu|writeBackData[7]~86_combout ),
	.datac(\cpu|Equal12~0_combout ),
	.datad(\cpu|aluReg [7]),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~87_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~87 .lut_mask = 16'hF444;
defparam \cpu|writeBackData[7]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N28
cycloneii_lcell_comb \cpu|writeBackData[7]~88 (
// Equation(s):
// \cpu|writeBackData[7]~88_combout  = (\cpu|writeBackData[7]~87_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[7]~26_combout  $ (\cpu|rs1 [7]))))

	.dataa(\cpu|aluIn2[7]~26_combout ),
	.datab(\cpu|writeBackData[7]~87_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|rs1 [7]),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~88_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~88 .lut_mask = 16'hCDCE;
defparam \cpu|writeBackData[7]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y19_N0
cycloneii_lcell_comb \cpu|writeBackData[7]~83 (
// Equation(s):
// \cpu|writeBackData[7]~83_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~12_combout ) # ((\cpu|cycles [7] & \cpu|Equal4~5_combout )))) # (!\cpu|Equal7~0_combout  & (((\cpu|cycles [7] & \cpu|Equal4~5_combout ))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Add6~12_combout ),
	.datac(\cpu|cycles [7]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~83_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~83 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[7]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N24
cycloneii_lcell_comb \cpu|writeBackData[7]~303 (
// Equation(s):
// \cpu|writeBackData[7]~303_combout  = (\cpu|Add7~2_combout  & ((\cpu|instr [12]) # (\cpu|instr [13])))

	.dataa(vcc),
	.datab(\cpu|instr [12]),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~303_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~303 .lut_mask = 16'hF0C0;
defparam \cpu|writeBackData[7]~303 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N14
cycloneii_lcell_comb \cpu|writeBackData[7]~81 (
// Equation(s):
// \cpu|writeBackData[7]~81_combout  = (!\cpu|instr [13] & ((\cpu|writeBackData~80_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & \cpu|writeBackData[7]~303_combout ))))

	.dataa(\cpu|writeBackData~80_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|writeBackData[7]~303_combout ),
	.datad(\cpu|instr [13]),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~81_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~81 .lut_mask = 16'h00EA;
defparam \cpu|writeBackData[7]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N0
cycloneii_lcell_comb \cpu|writeBackData[7]~82 (
// Equation(s):
// \cpu|writeBackData[7]~82_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[7]~81_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [7] & \cpu|writeBackData[8]~304_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [7]),
	.datab(\cpu|writeBackData[8]~304_combout ),
	.datac(\cpu|writeBackData[7]~81_combout ),
	.datad(\cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~82_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~82 .lut_mask = 16'hF800;
defparam \cpu|writeBackData[7]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N26
cycloneii_lcell_comb \cpu|writeBackData[7]~84 (
// Equation(s):
// \cpu|writeBackData[7]~84_combout  = (\cpu|writeBackData[7]~83_combout ) # ((\cpu|writeBackData[7]~82_combout ) # ((\cpu|PCplus4[7]~10_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|PCplus4[7]~10_combout ),
	.datab(\cpu|writeBackData~21_combout ),
	.datac(\cpu|writeBackData[7]~83_combout ),
	.datad(\cpu|writeBackData[7]~82_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~84_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~84 .lut_mask = 16'hFFF8;
defparam \cpu|writeBackData[7]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N4
cycloneii_lcell_comb \cpu|writeBackData[7]~85 (
// Equation(s):
// \cpu|writeBackData[7]~85_combout  = (\cpu|aluIn2[7]~26_combout  & (((\cpu|rs1 [7] & \cpu|ShiftLeft0~2_combout )) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[7]~26_combout  & (\cpu|rs1 [7] & ((!\cpu|ShiftLeft0~3_combout ))))

	.dataa(\cpu|aluIn2[7]~26_combout ),
	.datab(\cpu|rs1 [7]),
	.datac(\cpu|ShiftLeft0~2_combout ),
	.datad(\cpu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~85_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~85 .lut_mask = 16'h80EE;
defparam \cpu|writeBackData[7]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N22
cycloneii_lcell_comb \cpu|writeBackData[7]~89 (
// Equation(s):
// \cpu|writeBackData[7]~89_combout  = (\cpu|writeBackData[7]~84_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[7]~88_combout ) # (\cpu|writeBackData[7]~85_combout ))))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|writeBackData[7]~88_combout ),
	.datac(\cpu|writeBackData[7]~84_combout ),
	.datad(\cpu|writeBackData[7]~85_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[7]~89 .lut_mask = 16'hFAF8;
defparam \cpu|writeBackData[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y25_N1
cycloneii_lcell_ff \cpu|registerFile[6][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][7]~regout ));

// Location: LCCOMB_X31_Y25_N26
cycloneii_lcell_comb \cpu|Mux56~12 (
// Equation(s):
// \cpu|Mux56~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & ((\cpu|registerFile[5][7]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][7]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[4][7]~regout ),
	.datad(\cpu|registerFile[5][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux56~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~12 .lut_mask = 16'hDC98;
defparam \cpu|Mux56~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N0
cycloneii_lcell_comb \cpu|Mux56~13 (
// Equation(s):
// \cpu|Mux56~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux56~12_combout  & (\cpu|registerFile[7][7]~regout )) # (!\cpu|Mux56~12_combout  & ((\cpu|registerFile[6][7]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux56~12_combout ))))

	.dataa(\cpu|registerFile[7][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[6][7]~regout ),
	.datad(\cpu|Mux56~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux56~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y25_N1
cycloneii_lcell_ff \cpu|registerFile[1][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][7]~regout ));

// Location: LCFF_X24_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[3][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][7]~regout ));

// Location: LCCOMB_X28_Y25_N0
cycloneii_lcell_comb \cpu|Mux56~14 (
// Equation(s):
// \cpu|Mux56~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][7]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][7]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][7]~regout ),
	.datad(\cpu|registerFile[3][7]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux56~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~14 .lut_mask = 16'hA820;
defparam \cpu|Mux56~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N28
cycloneii_lcell_comb \cpu|Mux56~15 (
// Equation(s):
// \cpu|Mux56~15_combout  = (\cpu|Mux56~14_combout ) # ((\cpu|registerFile[2][7]~regout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|registerFile[2][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|Mux56~14_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux56~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~15 .lut_mask = 16'hF0F8;
defparam \cpu|Mux56~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N14
cycloneii_lcell_comb \cpu|Mux56~16 (
// Equation(s):
// \cpu|Mux56~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|Mux56~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux56~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|Mux56~13_combout ),
	.datad(\cpu|Mux56~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~16 .lut_mask = 16'hB9A8;
defparam \cpu|Mux56~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N29
cycloneii_lcell_ff \cpu|registerFile[15][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][7]~regout ));

// Location: LCFF_X30_Y22_N3
cycloneii_lcell_ff \cpu|registerFile[14][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][7]~regout ));

// Location: LCCOMB_X30_Y22_N2
cycloneii_lcell_comb \cpu|Mux56~18 (
// Equation(s):
// \cpu|Mux56~18_combout  = (\cpu|Mux56~17_combout  & ((\cpu|registerFile[15][7]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux56~17_combout  & (((\cpu|registerFile[14][7]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|Mux56~17_combout ),
	.datab(\cpu|registerFile[15][7]~regout ),
	.datac(\cpu|registerFile[14][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux56~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~18 .lut_mask = 16'hD8AA;
defparam \cpu|Mux56~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y25_N24
cycloneii_lcell_comb \cpu|Mux56~19 (
// Equation(s):
// \cpu|Mux56~19_combout  = (\cpu|Mux56~16_combout  & (((\cpu|Mux56~18_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux56~16_combout  & (\cpu|Mux56~11_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\cpu|Mux56~11_combout ),
	.datab(\cpu|Mux56~16_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux56~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~19 .lut_mask = 16'hEC2C;
defparam \cpu|Mux56~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N15
cycloneii_lcell_ff \cpu|registerFile[31][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][7]~regout ));

// Location: LCCOMB_X35_Y18_N14
cycloneii_lcell_comb \cpu|Mux56~8 (
// Equation(s):
// \cpu|Mux56~8_combout  = (\cpu|Mux56~7_combout  & (((\cpu|registerFile[31][7]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux56~7_combout  & (\cpu|registerFile[27][7]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|Mux56~7_combout ),
	.datab(\cpu|registerFile[27][7]~regout ),
	.datac(\cpu|registerFile[31][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux56~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~8 .lut_mask = 16'hE4AA;
defparam \cpu|Mux56~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N31
cycloneii_lcell_ff \cpu|registerFile[17][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][7]~regout ));

// Location: LCCOMB_X31_Y17_N30
cycloneii_lcell_comb \cpu|Mux56~0 (
// Equation(s):
// \cpu|Mux56~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[21][7]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[17][7]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[21][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][7]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux56~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux56~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N20
cycloneii_lcell_comb \cpu|Mux56~1 (
// Equation(s):
// \cpu|Mux56~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux56~0_combout  & ((\cpu|registerFile[29][7]~regout ))) # (!\cpu|Mux56~0_combout  & (\cpu|registerFile[25][7]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux56~0_combout ))))

	.dataa(\cpu|registerFile[25][7]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[29][7]~regout ),
	.datad(\cpu|Mux56~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~1 .lut_mask = 16'hF388;
defparam \cpu|Mux56~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y18_N24
cycloneii_lcell_comb \cpu|Mux56~9 (
// Equation(s):
// \cpu|Mux56~9_combout  = (\cpu|Mux56~6_combout  & ((\cpu|Mux56~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux56~6_combout  & (((\cpu|Mux56~1_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|Mux56~6_combout ),
	.datab(\cpu|Mux56~8_combout ),
	.datac(\cpu|Mux56~1_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux56~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~9 .lut_mask = 16'hD8AA;
defparam \cpu|Mux56~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N6
cycloneii_lcell_comb \cpu|Mux56~20 (
// Equation(s):
// \cpu|Mux56~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux56~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux56~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux56~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux56~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux56~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux56~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux56~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N7
cycloneii_lcell_ff \cpu|rs2[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux56~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [7]));

// Location: LCFF_X24_Y23_N7
cycloneii_lcell_ff \cpu|instr[7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [7]));

// Location: LCCOMB_X24_Y23_N24
cycloneii_lcell_comb \cpu|loadstore_addr~1 (
// Equation(s):
// \cpu|loadstore_addr~1_combout  = (\cpu|instr [5] & ((\cpu|instr [7]))) # (!\cpu|instr [5] & (\cpu|instr [20]))

	.dataa(vcc),
	.datab(\cpu|instr [20]),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [7]),
	.cin(gnd),
	.combout(\cpu|loadstore_addr~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|loadstore_addr~1 .lut_mask = 16'hFC0C;
defparam \cpu|loadstore_addr~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N2
cycloneii_lcell_comb \cpu|Add7~0 (
// Equation(s):
// \cpu|Add7~0_combout  = (\cpu|rs1 [0] & (\cpu|loadstore_addr~1_combout  $ (VCC))) # (!\cpu|rs1 [0] & (\cpu|loadstore_addr~1_combout  & VCC))
// \cpu|Add7~1  = CARRY((\cpu|rs1 [0] & \cpu|loadstore_addr~1_combout ))

	.dataa(\cpu|rs1 [0]),
	.datab(\cpu|loadstore_addr~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add7~0_combout ),
	.cout(\cpu|Add7~1 ));
// synopsys translate_off
defparam \cpu|Add7~0 .lut_mask = 16'h6688;
defparam \cpu|Add7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y23_N28
cycloneii_lcell_comb \cpu|mem_wdata[9]~7 (
// Equation(s):
// \cpu|mem_wdata[9]~7_combout  = (\cpu|Add7~0_combout  & ((\cpu|rs2 [1]))) # (!\cpu|Add7~0_combout  & (\cpu|rs2 [9]))

	.dataa(\cpu|rs2 [9]),
	.datab(\cpu|rs2 [1]),
	.datac(vcc),
	.datad(\cpu|Add7~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_wdata[9]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[9]~7 .lut_mask = 16'hCCAA;
defparam \cpu|mem_wdata[9]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N3
cycloneii_lcell_ff \cpu|instr[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [2]));

// Location: LCCOMB_X24_Y23_N10
cycloneii_lcell_comb \cpu|Equal7~0 (
// Equation(s):
// \cpu|Equal7~0_combout  = (\cpu|Equal4~4_combout  & (\cpu|instr [2] & (!\cpu|instr [5] & !\cpu|instr [6])))

	.dataa(\cpu|Equal4~4_combout ),
	.datab(\cpu|instr [2]),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [6]),
	.cin(gnd),
	.combout(\cpu|Equal7~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal7~0 .lut_mask = 16'h0008;
defparam \cpu|Equal7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N13
cycloneii_lcell_ff \cpu|cycles[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[6]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [6]));

// Location: LCCOMB_X22_Y21_N4
cycloneii_lcell_comb \cpu|writeBackData[6]~71 (
// Equation(s):
// \cpu|writeBackData[6]~71_combout  = (\cpu|Add6~10_combout  & ((\cpu|Equal7~0_combout ) # ((\cpu|Equal4~5_combout  & \cpu|cycles [6])))) # (!\cpu|Add6~10_combout  & (((\cpu|Equal4~5_combout  & \cpu|cycles [6]))))

	.dataa(\cpu|Add6~10_combout ),
	.datab(\cpu|Equal7~0_combout ),
	.datac(\cpu|Equal4~5_combout ),
	.datad(\cpu|cycles [6]),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~71_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~71 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[6]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N26
cycloneii_lcell_comb \cpu|writeBackData[6]~68 (
// Equation(s):
// \cpu|writeBackData[6]~68_combout  = (!\cpu|writeBackData~302_combout  & ((\cpu|writeBackData~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\cpu|writeBackData~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [6])))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|writeBackData~12_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [6]),
	.datad(\cpu|writeBackData~302_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~68_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~68 .lut_mask = 16'h00B8;
defparam \cpu|writeBackData[6]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N10
cycloneii_lcell_comb \cpu|writeBackData[6]~69 (
// Equation(s):
// \cpu|writeBackData[6]~69_combout  = (\cpu|Add7~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [30])) # (!\cpu|Add7~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [14])))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [30]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [14]),
	.datad(\cpu|Add7~2_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~69_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~69 .lut_mask = 16'hCCF0;
defparam \cpu|writeBackData[6]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N12
cycloneii_lcell_comb \cpu|writeBackData[6]~70 (
// Equation(s):
// \cpu|writeBackData[6]~70_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[6]~68_combout ) # ((\cpu|writeBackData[6]~69_combout  & \cpu|writeBackData~302_combout ))))

	.dataa(\cpu|Equal0~1_combout ),
	.datab(\cpu|writeBackData[6]~68_combout ),
	.datac(\cpu|writeBackData[6]~69_combout ),
	.datad(\cpu|writeBackData~302_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~70_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~70 .lut_mask = 16'hA888;
defparam \cpu|writeBackData[6]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N22
cycloneii_lcell_comb \cpu|writeBackData[6]~72 (
// Equation(s):
// \cpu|writeBackData[6]~72_combout  = (\cpu|writeBackData[6]~71_combout ) # ((\cpu|writeBackData[6]~70_combout ) # ((\cpu|PCplus4[6]~8_combout  & \cpu|writeBackData~21_combout )))

	.dataa(\cpu|PCplus4[6]~8_combout ),
	.datab(\cpu|writeBackData[6]~71_combout ),
	.datac(\cpu|writeBackData~21_combout ),
	.datad(\cpu|writeBackData[6]~70_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~72_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~72 .lut_mask = 16'hFFEC;
defparam \cpu|writeBackData[6]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N30
cycloneii_lcell_comb \cpu|writeBackData[6]~76 (
// Equation(s):
// \cpu|writeBackData[6]~76_combout  = (\cpu|writeBackData[6]~75_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[6]~27_combout  $ (\cpu|rs1 [6]))))

	.dataa(\cpu|writeBackData[6]~75_combout ),
	.datab(\cpu|ShiftLeft0~0_combout ),
	.datac(\cpu|aluIn2[6]~27_combout ),
	.datad(\cpu|rs1 [6]),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~76_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~76 .lut_mask = 16'hABBA;
defparam \cpu|writeBackData[6]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N0
cycloneii_lcell_comb \cpu|writeBackData[6]~77 (
// Equation(s):
// \cpu|writeBackData[6]~77_combout  = (\cpu|writeBackData[6]~72_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[6]~73_combout ) # (\cpu|writeBackData[6]~76_combout ))))

	.dataa(\cpu|writeBackData[6]~73_combout ),
	.datab(\cpu|writeBackData[6]~72_combout ),
	.datac(\cpu|writeBackData[6]~76_combout ),
	.datad(\cpu|writeBackData~10_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[6]~77_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[6]~77 .lut_mask = 16'hFECC;
defparam \cpu|writeBackData[6]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N17
cycloneii_lcell_ff \cpu|registerFile[21][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][6]~regout ));

// Location: LCCOMB_X31_Y17_N26
cycloneii_lcell_comb \cpu|Mux57~0 (
// Equation(s):
// \cpu|Mux57~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[25][6]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[17][6]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[25][6]~regout ),
	.datac(\cpu|registerFile[17][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux57~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~0 .lut_mask = 16'hAAD8;
defparam \cpu|Mux57~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N16
cycloneii_lcell_comb \cpu|Mux57~1 (
// Equation(s):
// \cpu|Mux57~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux57~0_combout  & ((\cpu|registerFile[29][6]~regout ))) # (!\cpu|Mux57~0_combout  & (\cpu|registerFile[21][6]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux57~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[21][6]~regout ),
	.datac(\cpu|registerFile[29][6]~regout ),
	.datad(\cpu|Mux57~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~1 .lut_mask = 16'hF588;
defparam \cpu|Mux57~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N9
cycloneii_lcell_ff \cpu|registerFile[16][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][6]~regout ));

// Location: LCFF_X24_Y21_N1
cycloneii_lcell_ff \cpu|registerFile[20][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[6]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][6]~regout ));

// Location: LCCOMB_X33_Y20_N8
cycloneii_lcell_comb \cpu|Mux57~4 (
// Equation(s):
// \cpu|Mux57~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[20][6]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[16][6]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[16][6]~regout ),
	.datad(\cpu|registerFile[20][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux57~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~4 .lut_mask = 16'hBA98;
defparam \cpu|Mux57~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N3
cycloneii_lcell_ff \cpu|registerFile[28][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][6]~regout ));

// Location: LCCOMB_X33_Y20_N2
cycloneii_lcell_comb \cpu|Mux57~5 (
// Equation(s):
// \cpu|Mux57~5_combout  = (\cpu|Mux57~4_combout  & (((\cpu|registerFile[28][6]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux57~4_combout  & (\cpu|registerFile[24][6]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[24][6]~regout ),
	.datab(\cpu|Mux57~4_combout ),
	.datac(\cpu|registerFile[28][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux57~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~5 .lut_mask = 16'hE2CC;
defparam \cpu|Mux57~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[22][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][6]~regout ));

// Location: LCCOMB_X30_Y24_N18
cycloneii_lcell_comb \cpu|Mux57~2 (
// Equation(s):
// \cpu|Mux57~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|registerFile[22][6]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (\cpu|registerFile[18][6]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[18][6]~regout ),
	.datac(\cpu|registerFile[22][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux57~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~2 .lut_mask = 16'hAAE4;
defparam \cpu|Mux57~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N13
cycloneii_lcell_ff \cpu|registerFile[26][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][6]~regout ));

// Location: LCCOMB_X31_Y25_N12
cycloneii_lcell_comb \cpu|Mux57~3 (
// Equation(s):
// \cpu|Mux57~3_combout  = (\cpu|Mux57~2_combout  & ((\cpu|registerFile[30][6]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux57~2_combout  & (((\cpu|registerFile[26][6]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[30][6]~regout ),
	.datab(\cpu|Mux57~2_combout ),
	.datac(\cpu|registerFile[26][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux57~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~3 .lut_mask = 16'hB8CC;
defparam \cpu|Mux57~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y25_N6
cycloneii_lcell_comb \cpu|Mux57~6 (
// Equation(s):
// \cpu|Mux57~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # (\cpu|Mux57~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux57~5_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux57~5_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux57~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~6 .lut_mask = 16'hAEA4;
defparam \cpu|Mux57~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N22
cycloneii_lcell_comb \cpu|Mux57~9 (
// Equation(s):
// \cpu|Mux57~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux57~6_combout  & (\cpu|Mux57~8_combout )) # (!\cpu|Mux57~6_combout  & ((\cpu|Mux57~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux57~6_combout ))))

	.dataa(\cpu|Mux57~8_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux57~1_combout ),
	.datad(\cpu|Mux57~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~9 .lut_mask = 16'hBBC0;
defparam \cpu|Mux57~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N8
cycloneii_lcell_comb \cpu|Mux57~13 (
// Equation(s):
// \cpu|Mux57~13_combout  = (\cpu|Mux57~12_combout  & (((\cpu|registerFile[11][6]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|Mux57~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|registerFile[9][6]~regout )))

	.dataa(\cpu|Mux57~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[9][6]~regout ),
	.datad(\cpu|registerFile[11][6]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux57~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux57~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N16
cycloneii_lcell_comb \cpu|Mux57~16 (
// Equation(s):
// \cpu|Mux57~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # (\cpu|Mux57~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux57~15_combout 
//  & (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\cpu|Mux57~15_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux57~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~16 .lut_mask = 16'hCEC2;
defparam \cpu|Mux57~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y17_N18
cycloneii_lcell_comb \cpu|Mux57~10 (
// Equation(s):
// \cpu|Mux57~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][6]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][6]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[4][6]~regout ),
	.datac(\cpu|registerFile[5][6]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux57~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~10 .lut_mask = 16'hFA44;
defparam \cpu|Mux57~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N10
cycloneii_lcell_comb \cpu|Mux57~11 (
// Equation(s):
// \cpu|Mux57~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux57~10_combout  & ((\cpu|registerFile[7][6]~regout ))) # (!\cpu|Mux57~10_combout  & (\cpu|registerFile[6][6]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux57~10_combout ))))

	.dataa(\cpu|registerFile[6][6]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[7][6]~regout ),
	.datad(\cpu|Mux57~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~11 .lut_mask = 16'hF388;
defparam \cpu|Mux57~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N4
cycloneii_lcell_comb \cpu|Mux57~19 (
// Equation(s):
// \cpu|Mux57~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux57~16_combout  & (\cpu|Mux57~18_combout )) # (!\cpu|Mux57~16_combout  & ((\cpu|Mux57~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux57~16_combout ))))

	.dataa(\cpu|Mux57~18_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux57~16_combout ),
	.datad(\cpu|Mux57~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~19 .lut_mask = 16'hBCB0;
defparam \cpu|Mux57~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N28
cycloneii_lcell_comb \cpu|Mux57~20 (
// Equation(s):
// \cpu|Mux57~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux57~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux57~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux57~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux57~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux57~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux57~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux57~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N29
cycloneii_lcell_ff \cpu|rs2[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux57~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [6]));

// Location: LCFF_X27_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[7][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][8]~regout ));

// Location: LCFF_X37_Y25_N19
cycloneii_lcell_ff \cpu|registerFile[5][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][8]~regout ));

// Location: LCFF_X31_Y25_N15
cycloneii_lcell_ff \cpu|registerFile[4][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][8]~regout ));

// Location: LCCOMB_X37_Y25_N18
cycloneii_lcell_comb \cpu|Mux55~10 (
// Equation(s):
// \cpu|Mux55~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[5][8]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][8]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[5][8]~regout ),
	.datad(\cpu|registerFile[4][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux55~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux55~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N26
cycloneii_lcell_comb \cpu|Mux55~11 (
// Equation(s):
// \cpu|Mux55~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux55~10_combout  & ((\cpu|registerFile[7][8]~regout ))) # (!\cpu|Mux55~10_combout  & (\cpu|registerFile[6][8]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux55~10_combout ))))

	.dataa(\cpu|registerFile[6][8]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[7][8]~regout ),
	.datad(\cpu|Mux55~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~11 .lut_mask = 16'hF388;
defparam \cpu|Mux55~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[9][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][8]~regout ));

// Location: LCCOMB_X29_Y18_N16
cycloneii_lcell_comb \cpu|Mux55~12 (
// Equation(s):
// \cpu|Mux55~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[10][8]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((\cpu|registerFile[8][8]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[10][8]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[8][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux55~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux55~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y18_N24
cycloneii_lcell_comb \cpu|Mux55~13 (
// Equation(s):
// \cpu|Mux55~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux55~12_combout  & (\cpu|registerFile[11][8]~regout )) # (!\cpu|Mux55~12_combout  & ((\cpu|registerFile[9][8]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux55~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[11][8]~regout ),
	.datac(\cpu|registerFile[9][8]~regout ),
	.datad(\cpu|Mux55~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux55~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[2][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][8]~regout ));

// Location: LCFF_X28_Y25_N11
cycloneii_lcell_ff \cpu|registerFile[1][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][8]~regout ));

// Location: LCFF_X28_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[3][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][8]~regout ));

// Location: LCCOMB_X28_Y25_N10
cycloneii_lcell_comb \cpu|Mux55~14 (
// Equation(s):
// \cpu|Mux55~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][8]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][8]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][8]~regout ),
	.datad(\cpu|registerFile[3][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux55~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~14 .lut_mask = 16'hA820;
defparam \cpu|Mux55~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y25_N20
cycloneii_lcell_comb \cpu|Mux55~15 (
// Equation(s):
// \cpu|Mux55~15_combout  = (\cpu|Mux55~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & \cpu|registerFile[2][8]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][8]~regout ),
	.datad(\cpu|Mux55~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~15 .lut_mask = 16'hFF40;
defparam \cpu|Mux55~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N10
cycloneii_lcell_comb \cpu|Mux55~16 (
// Equation(s):
// \cpu|Mux55~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|Mux55~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux55~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux55~13_combout ),
	.datad(\cpu|Mux55~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~16 .lut_mask = 16'hB9A8;
defparam \cpu|Mux55~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y25_N12
cycloneii_lcell_comb \cpu|Mux55~19 (
// Equation(s):
// \cpu|Mux55~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux55~16_combout  & (\cpu|Mux55~18_combout )) # (!\cpu|Mux55~16_combout  & ((\cpu|Mux55~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux55~16_combout ))))

	.dataa(\cpu|Mux55~18_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux55~11_combout ),
	.datad(\cpu|Mux55~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~19 .lut_mask = 16'hBBC0;
defparam \cpu|Mux55~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y18_N27
cycloneii_lcell_ff \cpu|registerFile[31][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][8]~regout ));

// Location: LCFF_X37_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[23][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][8]~regout ));

// Location: LCCOMB_X37_Y17_N22
cycloneii_lcell_comb \cpu|Mux55~8 (
// Equation(s):
// \cpu|Mux55~8_combout  = (\cpu|Mux55~7_combout  & ((\cpu|registerFile[31][8]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux55~7_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// \cpu|registerFile[23][8]~regout ))))

	.dataa(\cpu|Mux55~7_combout ),
	.datab(\cpu|registerFile[31][8]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|registerFile[23][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux55~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~8 .lut_mask = 16'hDA8A;
defparam \cpu|Mux55~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y18_N27
cycloneii_lcell_ff \cpu|registerFile[24][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][8]~regout ));

// Location: LCFF_X31_Y18_N23
cycloneii_lcell_ff \cpu|registerFile[28][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][8]~regout ));

// Location: LCFF_X35_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[20][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][8]~regout ));

// Location: LCFF_X36_Y18_N21
cycloneii_lcell_ff \cpu|registerFile[16][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][8]~regout ));

// Location: LCCOMB_X36_Y18_N20
cycloneii_lcell_comb \cpu|Mux55~4 (
// Equation(s):
// \cpu|Mux55~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[20][8]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[16][8]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[20][8]~regout ),
	.datac(\cpu|registerFile[16][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux55~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~4 .lut_mask = 16'hEE50;
defparam \cpu|Mux55~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y18_N22
cycloneii_lcell_comb \cpu|Mux55~5 (
// Equation(s):
// \cpu|Mux55~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux55~4_combout  & ((\cpu|registerFile[28][8]~regout ))) # (!\cpu|Mux55~4_combout  & (\cpu|registerFile[24][8]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux55~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[24][8]~regout ),
	.datac(\cpu|registerFile[28][8]~regout ),
	.datad(\cpu|Mux55~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~5 .lut_mask = 16'hF588;
defparam \cpu|Mux55~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y18_N13
cycloneii_lcell_ff \cpu|registerFile[30][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][8]~regout ));

// Location: LCCOMB_X32_Y25_N22
cycloneii_lcell_comb \cpu|registerFile[22][8]~feeder (
// Equation(s):
// \cpu|registerFile[22][8]~feeder_combout  = \cpu|writeBackData[8]~107_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|writeBackData[8]~107_combout ),
	.cin(gnd),
	.combout(\cpu|registerFile[22][8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|registerFile[22][8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|registerFile[22][8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y25_N23
cycloneii_lcell_ff \cpu|registerFile[22][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|registerFile[22][8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][8]~regout ));

// Location: LCFF_X32_Y25_N25
cycloneii_lcell_ff \cpu|registerFile[18][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][8]~regout ));

// Location: LCCOMB_X32_Y25_N24
cycloneii_lcell_comb \cpu|Mux55~2 (
// Equation(s):
// \cpu|Mux55~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[22][8]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[18][8]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[22][8]~regout ),
	.datac(\cpu|registerFile[18][8]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux55~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux55~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y25_N29
cycloneii_lcell_ff \cpu|registerFile[26][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][8]~regout ));

// Location: LCCOMB_X37_Y17_N30
cycloneii_lcell_comb \cpu|Mux55~3 (
// Equation(s):
// \cpu|Mux55~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux55~2_combout  & (\cpu|registerFile[30][8]~regout )) # (!\cpu|Mux55~2_combout  & ((\cpu|registerFile[26][8]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux55~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[30][8]~regout ),
	.datac(\cpu|Mux55~2_combout ),
	.datad(\cpu|registerFile[26][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux55~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~3 .lut_mask = 16'hDAD0;
defparam \cpu|Mux55~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N24
cycloneii_lcell_comb \cpu|Mux55~6 (
// Equation(s):
// \cpu|Mux55~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux55~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux55~5_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux55~5_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux55~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~6 .lut_mask = 16'hF4A4;
defparam \cpu|Mux55~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y17_N1
cycloneii_lcell_ff \cpu|registerFile[21][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][8]~regout ));

// Location: LCFF_X34_Y18_N13
cycloneii_lcell_ff \cpu|registerFile[29][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][8]~regout ));

// Location: LCFF_X31_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[17][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][8]~regout ));

// Location: LCFF_X28_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[25][8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[8]~107_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][8]~regout ));

// Location: LCCOMB_X31_Y17_N10
cycloneii_lcell_comb \cpu|Mux55~0 (
// Equation(s):
// \cpu|Mux55~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[25][8]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[17][8]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][8]~regout ),
	.datad(\cpu|registerFile[25][8]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux55~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux55~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N12
cycloneii_lcell_comb \cpu|Mux55~1 (
// Equation(s):
// \cpu|Mux55~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux55~0_combout  & ((\cpu|registerFile[29][8]~regout ))) # (!\cpu|Mux55~0_combout  & (\cpu|registerFile[21][8]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux55~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[21][8]~regout ),
	.datac(\cpu|registerFile[29][8]~regout ),
	.datad(\cpu|Mux55~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~1 .lut_mask = 16'hF588;
defparam \cpu|Mux55~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y17_N16
cycloneii_lcell_comb \cpu|Mux55~9 (
// Equation(s):
// \cpu|Mux55~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux55~6_combout  & (\cpu|Mux55~8_combout )) # (!\cpu|Mux55~6_combout  & ((\cpu|Mux55~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux55~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux55~8_combout ),
	.datac(\cpu|Mux55~6_combout ),
	.datad(\cpu|Mux55~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~9 .lut_mask = 16'hDAD0;
defparam \cpu|Mux55~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y23_N2
cycloneii_lcell_comb \cpu|Mux55~20 (
// Equation(s):
// \cpu|Mux55~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux55~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux55~19_combout ))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|Mux55~19_combout ),
	.datad(\cpu|Mux55~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux55~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux55~20 .lut_mask = 16'hFC30;
defparam \cpu|Mux55~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y23_N3
cycloneii_lcell_ff \cpu|rs2[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux55~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [8]));

// Location: LCCOMB_X27_Y23_N0
cycloneii_lcell_comb \cpu|mem_wdata[8]~3 (
// Equation(s):
// \cpu|mem_wdata[8]~3_combout  = (\cpu|Add7~0_combout  & ((\cpu|rs2 [0]))) # (!\cpu|Add7~0_combout  & (\cpu|rs2 [8]))

	.dataa(vcc),
	.datab(\cpu|rs2 [8]),
	.datac(\cpu|Add7~0_combout ),
	.datad(\cpu|rs2 [0]),
	.cin(gnd),
	.combout(\cpu|mem_wdata[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_wdata[8]~3 .lut_mask = 16'hFC0C;
defparam \cpu|mem_wdata[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N23
cycloneii_lcell_ff \cpu|instr[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [3]));

// Location: LCCOMB_X24_Y23_N2
cycloneii_lcell_comb \cpu|writeBackData~10 (
// Equation(s):
// \cpu|writeBackData~10_combout  = (!\cpu|instr [6] & (!\cpu|instr [3] & (!\cpu|instr [2] & \cpu|instr [4])))

	.dataa(\cpu|instr [6]),
	.datab(\cpu|instr [3]),
	.datac(\cpu|instr [2]),
	.datad(\cpu|instr [4]),
	.cin(gnd),
	.combout(\cpu|writeBackData~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~10 .lut_mask = 16'h0100;
defparam \cpu|writeBackData~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y19_N7
cycloneii_lcell_ff \cpu|cycles[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[3]~35_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [3]));

// Location: LCCOMB_X22_Y19_N18
cycloneii_lcell_comb \cpu|writeBackData[3]~41 (
// Equation(s):
// \cpu|writeBackData[3]~41_combout  = (\cpu|Equal7~0_combout  & ((\cpu|Add6~4_combout ) # ((\cpu|cycles [3] & \cpu|Equal4~5_combout )))) # (!\cpu|Equal7~0_combout  & (((\cpu|cycles [3] & \cpu|Equal4~5_combout ))))

	.dataa(\cpu|Equal7~0_combout ),
	.datab(\cpu|Add6~4_combout ),
	.datac(\cpu|cycles [3]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~41_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~41 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[3]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N22
cycloneii_lcell_comb \cpu|writeBackData[3]~38 (
// Equation(s):
// \cpu|writeBackData[3]~38_combout  = (!\cpu|writeBackData~302_combout  & ((\cpu|writeBackData~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [19]))) # (!\cpu|writeBackData~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a 
// [3]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [3]),
	.datab(\cpu|writeBackData~12_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|writeBackData~302_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~38 .lut_mask = 16'h00E2;
defparam \cpu|writeBackData[3]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y22_N2
cycloneii_lcell_comb \cpu|writeBackData[3]~39 (
// Equation(s):
// \cpu|writeBackData[3]~39_combout  = (\cpu|Add7~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [27]))) # (!\cpu|Add7~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [11]))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [11]),
	.datab(\cpu|Add7~2_combout ),
	.datac(vcc),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [27]),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~39_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~39 .lut_mask = 16'hEE22;
defparam \cpu|writeBackData[3]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N0
cycloneii_lcell_comb \cpu|writeBackData[3]~40 (
// Equation(s):
// \cpu|writeBackData[3]~40_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[3]~38_combout ) # ((\cpu|writeBackData[3]~39_combout  & \cpu|writeBackData~302_combout ))))

	.dataa(\cpu|Equal0~1_combout ),
	.datab(\cpu|writeBackData[3]~38_combout ),
	.datac(\cpu|writeBackData[3]~39_combout ),
	.datad(\cpu|writeBackData~302_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~40_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~40 .lut_mask = 16'hA888;
defparam \cpu|writeBackData[3]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N20
cycloneii_lcell_comb \cpu|writeBackData[3]~42 (
// Equation(s):
// \cpu|writeBackData[3]~42_combout  = (\cpu|writeBackData[3]~41_combout ) # ((\cpu|writeBackData[3]~40_combout ) # ((\cpu|writeBackData~21_combout  & \cpu|PCplus4[3]~2_combout )))

	.dataa(\cpu|writeBackData~21_combout ),
	.datab(\cpu|writeBackData[3]~41_combout ),
	.datac(\cpu|writeBackData[3]~40_combout ),
	.datad(\cpu|PCplus4[3]~2_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~42_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~42 .lut_mask = 16'hFEFC;
defparam \cpu|writeBackData[3]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N10
cycloneii_lcell_comb \cpu|writeBackData[3]~46 (
// Equation(s):
// \cpu|writeBackData[3]~46_combout  = (\cpu|writeBackData[3]~45_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[3]~30_combout  $ (\cpu|rs1 [3]))))

	.dataa(\cpu|writeBackData[3]~45_combout ),
	.datab(\cpu|aluIn2[3]~30_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|rs1 [3]),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~46_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~46 .lut_mask = 16'hABAE;
defparam \cpu|writeBackData[3]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N24
cycloneii_lcell_comb \cpu|writeBackData[3]~47 (
// Equation(s):
// \cpu|writeBackData[3]~47_combout  = (\cpu|writeBackData[3]~42_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[3]~43_combout ) # (\cpu|writeBackData[3]~46_combout ))))

	.dataa(\cpu|writeBackData[3]~43_combout ),
	.datab(\cpu|writeBackData~10_combout ),
	.datac(\cpu|writeBackData[3]~42_combout ),
	.datad(\cpu|writeBackData[3]~46_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[3]~47_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[3]~47 .lut_mask = 16'hFCF8;
defparam \cpu|writeBackData[3]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y19_N1
cycloneii_lcell_ff \cpu|registerFile[28][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][3]~regout ));

// Location: LCFF_X30_Y20_N7
cycloneii_lcell_ff \cpu|registerFile[20][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][3]~regout ));

// Location: LCFF_X32_Y20_N23
cycloneii_lcell_ff \cpu|registerFile[24][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][3]~regout ));

// Location: LCFF_X31_Y19_N31
cycloneii_lcell_ff \cpu|registerFile[16][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][3]~regout ));

// Location: LCCOMB_X32_Y20_N22
cycloneii_lcell_comb \cpu|Mux60~4 (
// Equation(s):
// \cpu|Mux60~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[24][3]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[16][3]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[24][3]~regout ),
	.datad(\cpu|registerFile[16][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux60~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux60~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N6
cycloneii_lcell_comb \cpu|Mux60~5 (
// Equation(s):
// \cpu|Mux60~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux60~4_combout  & (\cpu|registerFile[28][3]~regout )) # (!\cpu|Mux60~4_combout  & ((\cpu|registerFile[20][3]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux60~4_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[28][3]~regout ),
	.datac(\cpu|registerFile[20][3]~regout ),
	.datad(\cpu|Mux60~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~5 .lut_mask = 16'hDDA0;
defparam \cpu|Mux60~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N2
cycloneii_lcell_comb \cpu|Mux60~6 (
// Equation(s):
// \cpu|Mux60~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux60~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux60~5_combout )))))

	.dataa(\cpu|Mux60~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux60~5_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux60~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~6 .lut_mask = 16'hEE30;
defparam \cpu|Mux60~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[17][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][3]~regout ));

// Location: LCCOMB_X30_Y17_N10
cycloneii_lcell_comb \cpu|Mux60~0 (
// Equation(s):
// \cpu|Mux60~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[21][3]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[17][3]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\cpu|registerFile[21][3]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux60~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~0 .lut_mask = 16'hCCB8;
defparam \cpu|Mux60~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[29][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][3]~regout ));

// Location: LCFF_X30_Y20_N21
cycloneii_lcell_ff \cpu|registerFile[25][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][3]~regout ));

// Location: LCCOMB_X29_Y17_N20
cycloneii_lcell_comb \cpu|Mux60~1 (
// Equation(s):
// \cpu|Mux60~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux60~0_combout  & (\cpu|registerFile[29][3]~regout )) # (!\cpu|Mux60~0_combout  & ((\cpu|registerFile[25][3]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux60~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux60~0_combout ),
	.datac(\cpu|registerFile[29][3]~regout ),
	.datad(\cpu|registerFile[25][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux60~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~1 .lut_mask = 16'hE6C4;
defparam \cpu|Mux60~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N4
cycloneii_lcell_comb \cpu|Mux60~9 (
// Equation(s):
// \cpu|Mux60~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux60~6_combout  & (\cpu|Mux60~8_combout )) # (!\cpu|Mux60~6_combout  & ((\cpu|Mux60~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux60~6_combout ))))

	.dataa(\cpu|Mux60~8_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux60~6_combout ),
	.datad(\cpu|Mux60~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~9 .lut_mask = 16'hBCB0;
defparam \cpu|Mux60~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N15
cycloneii_lcell_ff \cpu|registerFile[2][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][3]~regout ));

// Location: LCCOMB_X24_Y24_N14
cycloneii_lcell_comb \cpu|Mux60~15 (
// Equation(s):
// \cpu|Mux60~15_combout  = (\cpu|Mux60~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[2][3]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux60~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux60~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~15 .lut_mask = 16'hAAEA;
defparam \cpu|Mux60~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[6][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][3]~regout ));

// Location: LCFF_X27_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[7][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][3]~regout ));

// Location: LCCOMB_X27_Y17_N8
cycloneii_lcell_comb \cpu|Mux60~13 (
// Equation(s):
// \cpu|Mux60~13_combout  = (\cpu|Mux60~12_combout  & (((\cpu|registerFile[7][3]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux60~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[6][3]~regout )))

	.dataa(\cpu|Mux60~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[6][3]~regout ),
	.datad(\cpu|registerFile[7][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux60~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux60~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N8
cycloneii_lcell_comb \cpu|Mux60~16 (
// Equation(s):
// \cpu|Mux60~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # (\cpu|Mux60~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux60~15_combout 
//  & (!\ram_inst|altsyncram_component|auto_generated|q_a [23])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux60~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|Mux60~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~16 .lut_mask = 16'hAEA4;
defparam \cpu|Mux60~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N29
cycloneii_lcell_ff \cpu|registerFile[10][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][3]~regout ));

// Location: LCCOMB_X27_Y16_N28
cycloneii_lcell_comb \cpu|Mux60~10 (
// Equation(s):
// \cpu|Mux60~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|registerFile[10][3]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[8][3]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\cpu|registerFile[8][3]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[10][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux60~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~10 .lut_mask = 16'hCCE2;
defparam \cpu|Mux60~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y16_N9
cycloneii_lcell_ff \cpu|registerFile[11][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][3]~regout ));

// Location: LCFF_X31_Y16_N25
cycloneii_lcell_ff \cpu|registerFile[9][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[3]~47_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][3]~regout ));

// Location: LCCOMB_X31_Y16_N10
cycloneii_lcell_comb \cpu|Mux60~11 (
// Equation(s):
// \cpu|Mux60~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux60~10_combout  & (\cpu|registerFile[11][3]~regout )) # (!\cpu|Mux60~10_combout  & ((\cpu|registerFile[9][3]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|Mux60~10_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux60~10_combout ),
	.datac(\cpu|registerFile[11][3]~regout ),
	.datad(\cpu|registerFile[9][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux60~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~11 .lut_mask = 16'hE6C4;
defparam \cpu|Mux60~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N10
cycloneii_lcell_comb \cpu|Mux60~19 (
// Equation(s):
// \cpu|Mux60~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux60~16_combout  & (\cpu|Mux60~18_combout )) # (!\cpu|Mux60~16_combout  & ((\cpu|Mux60~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|Mux60~16_combout ))))

	.dataa(\cpu|Mux60~18_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|Mux60~16_combout ),
	.datad(\cpu|Mux60~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~19 .lut_mask = 16'hBCB0;
defparam \cpu|Mux60~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y24_N28
cycloneii_lcell_comb \cpu|Mux60~20 (
// Equation(s):
// \cpu|Mux60~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux60~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux60~19_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(vcc),
	.datac(\cpu|Mux60~9_combout ),
	.datad(\cpu|Mux60~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux60~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux60~20 .lut_mask = 16'hF5A0;
defparam \cpu|Mux60~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N29
cycloneii_lcell_ff \cpu|rs2[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux60~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [3]));

// Location: LCFF_X25_Y23_N23
cycloneii_lcell_ff \cpu|instr[25] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [25]));

// Location: LCCOMB_X25_Y23_N16
cycloneii_lcell_comb \cpu|aluIn2[5]~28 (
// Equation(s):
// \cpu|aluIn2[5]~28_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [5]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [25]))

	.dataa(vcc),
	.datab(\cpu|instr [25]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [5]),
	.cin(gnd),
	.combout(\cpu|aluIn2[5]~28_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[5]~28 .lut_mask = 16'hFC0C;
defparam \cpu|aluIn2[5]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N10
cycloneii_lcell_comb \cpu|writeBackData[5]~63 (
// Equation(s):
// \cpu|writeBackData[5]~63_combout  = (\cpu|aluIn2[5]~28_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [5])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[5]~28_combout  & (((\cpu|rs1 [5] & !\cpu|ShiftLeft0~3_combout ))))

	.dataa(\cpu|ShiftLeft0~2_combout ),
	.datab(\cpu|aluIn2[5]~28_combout ),
	.datac(\cpu|rs1 [5]),
	.datad(\cpu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~63_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~63 .lut_mask = 16'h80FC;
defparam \cpu|writeBackData[5]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N16
cycloneii_lcell_comb \cpu|writeBackData[5]~64 (
// Equation(s):
// \cpu|writeBackData[5]~64_combout  = (\cpu|instr [30] & ((\cpu|instr [5] & ((\cpu|Add2~10_combout ))) # (!\cpu|instr [5] & (\cpu|aluPlus[5]~10_combout )))) # (!\cpu|instr [30] & (\cpu|aluPlus[5]~10_combout ))

	.dataa(\cpu|instr [30]),
	.datab(\cpu|aluPlus[5]~10_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|Add2~10_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~64 .lut_mask = 16'hEC4C;
defparam \cpu|writeBackData[5]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N2
cycloneii_lcell_comb \cpu|writeBackData[5]~65 (
// Equation(s):
// \cpu|writeBackData[5]~65_combout  = (\cpu|aluReg [5] & ((\cpu|Equal12~0_combout ) # ((\cpu|writeBackData[5]~64_combout  & !\cpu|ShiftLeft0~1_combout )))) # (!\cpu|aluReg [5] & (\cpu|writeBackData[5]~64_combout  & (!\cpu|ShiftLeft0~1_combout )))

	.dataa(\cpu|aluReg [5]),
	.datab(\cpu|writeBackData[5]~64_combout ),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~65_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~65 .lut_mask = 16'hAE0C;
defparam \cpu|writeBackData[5]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N28
cycloneii_lcell_comb \cpu|writeBackData[5]~66 (
// Equation(s):
// \cpu|writeBackData[5]~66_combout  = (\cpu|writeBackData[5]~65_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[5]~28_combout  $ (\cpu|rs1 [5]))))

	.dataa(\cpu|aluIn2[5]~28_combout ),
	.datab(\cpu|rs1 [5]),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|writeBackData[5]~65_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~66_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~66 .lut_mask = 16'hFF06;
defparam \cpu|writeBackData[5]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N30
cycloneii_lcell_comb \cpu|writeBackData[5]~67 (
// Equation(s):
// \cpu|writeBackData[5]~67_combout  = (\cpu|writeBackData[5]~62_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[5]~63_combout ) # (\cpu|writeBackData[5]~66_combout ))))

	.dataa(\cpu|writeBackData[5]~62_combout ),
	.datab(\cpu|writeBackData[5]~63_combout ),
	.datac(\cpu|writeBackData~10_combout ),
	.datad(\cpu|writeBackData[5]~66_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[5]~67_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[5]~67 .lut_mask = 16'hFAEA;
defparam \cpu|writeBackData[5]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N31
cycloneii_lcell_ff \cpu|registerFile[14][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[5]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][5]~regout ));

// Location: LCFF_X28_Y16_N17
cycloneii_lcell_ff \cpu|registerFile[15][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][5]~regout ));

// Location: LCCOMB_X29_Y24_N18
cycloneii_lcell_comb \cpu|Mux58~17 (
// Equation(s):
// \cpu|Mux58~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|registerFile[13][5]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|registerFile[12][5]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[12][5]~regout ),
	.datac(\cpu|registerFile[13][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux58~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~17 .lut_mask = 16'hAAE4;
defparam \cpu|Mux58~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N16
cycloneii_lcell_comb \cpu|Mux58~18 (
// Equation(s):
// \cpu|Mux58~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux58~17_combout  & ((\cpu|registerFile[15][5]~regout ))) # (!\cpu|Mux58~17_combout  & (\cpu|registerFile[14][5]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux58~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[14][5]~regout ),
	.datac(\cpu|registerFile[15][5]~regout ),
	.datad(\cpu|Mux58~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~18 .lut_mask = 16'hF588;
defparam \cpu|Mux58~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N12
cycloneii_lcell_comb \cpu|Mux58~13 (
// Equation(s):
// \cpu|Mux58~13_combout  = (\cpu|Mux58~12_combout  & (((\cpu|registerFile[7][5]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux58~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[6][5]~regout )))

	.dataa(\cpu|Mux58~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[6][5]~regout ),
	.datad(\cpu|registerFile[7][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux58~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~13 .lut_mask = 16'hEA62;
defparam \cpu|Mux58~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N6
cycloneii_lcell_comb \cpu|Mux58~16 (
// Equation(s):
// \cpu|Mux58~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux58~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux58~15_combout ))))

	.dataa(\cpu|Mux58~15_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux58~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~16 .lut_mask = 16'hF2C2;
defparam \cpu|Mux58~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N0
cycloneii_lcell_comb \cpu|Mux58~19 (
// Equation(s):
// \cpu|Mux58~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux58~16_combout  & ((\cpu|Mux58~18_combout ))) # (!\cpu|Mux58~16_combout  & (\cpu|Mux58~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|Mux58~16_combout ))))

	.dataa(\cpu|Mux58~11_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|Mux58~18_combout ),
	.datad(\cpu|Mux58~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~19 .lut_mask = 16'hF388;
defparam \cpu|Mux58~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N29
cycloneii_lcell_ff \cpu|registerFile[18][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][5]~regout ));

// Location: LCCOMB_X29_Y21_N28
cycloneii_lcell_comb \cpu|Mux58~2 (
// Equation(s):
// \cpu|Mux58~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[26][5]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[18][5]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[26][5]~regout ),
	.datac(\cpu|registerFile[18][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux58~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~2 .lut_mask = 16'hEE50;
defparam \cpu|Mux58~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y21_N8
cycloneii_lcell_comb \cpu|Mux58~3 (
// Equation(s):
// \cpu|Mux58~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux58~2_combout  & (\cpu|registerFile[30][5]~regout )) # (!\cpu|Mux58~2_combout  & ((\cpu|registerFile[22][5]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux58~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[30][5]~regout ),
	.datac(\cpu|registerFile[22][5]~regout ),
	.datad(\cpu|Mux58~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux58~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N29
cycloneii_lcell_ff \cpu|registerFile[16][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][5]~regout ));

// Location: LCCOMB_X33_Y20_N28
cycloneii_lcell_comb \cpu|Mux58~4 (
// Equation(s):
// \cpu|Mux58~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[24][5]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|registerFile[16][5]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|registerFile[24][5]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[16][5]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux58~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~4 .lut_mask = 16'hCCB8;
defparam \cpu|Mux58~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N30
cycloneii_lcell_comb \cpu|Mux58~5 (
// Equation(s):
// \cpu|Mux58~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux58~4_combout  & (\cpu|registerFile[28][5]~regout )) # (!\cpu|Mux58~4_combout  & ((\cpu|registerFile[20][5]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux58~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux58~4_combout ),
	.datac(\cpu|registerFile[28][5]~regout ),
	.datad(\cpu|registerFile[20][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux58~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~5 .lut_mask = 16'hE6C4;
defparam \cpu|Mux58~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N22
cycloneii_lcell_comb \cpu|Mux58~6 (
// Equation(s):
// \cpu|Mux58~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux58~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux58~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux58~3_combout ),
	.datac(\cpu|Mux58~5_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux58~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~6 .lut_mask = 16'hEE50;
defparam \cpu|Mux58~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[29][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][5]~regout ));

// Location: LCFF_X28_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[25][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][5]~regout ));

// Location: LCCOMB_X29_Y17_N24
cycloneii_lcell_comb \cpu|Mux58~1 (
// Equation(s):
// \cpu|Mux58~1_combout  = (\cpu|Mux58~0_combout  & (((\cpu|registerFile[29][5]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23]))) # (!\cpu|Mux58~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\cpu|registerFile[25][5]~regout ))))

	.dataa(\cpu|Mux58~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[29][5]~regout ),
	.datad(\cpu|registerFile[25][5]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux58~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~1 .lut_mask = 16'hE6A2;
defparam \cpu|Mux58~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y17_N16
cycloneii_lcell_comb \cpu|Mux58~9 (
// Equation(s):
// \cpu|Mux58~9_combout  = (\cpu|Mux58~6_combout  & ((\cpu|Mux58~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux58~6_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|Mux58~1_combout ))))

	.dataa(\cpu|Mux58~8_combout ),
	.datab(\cpu|Mux58~6_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux58~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~9 .lut_mask = 16'hBC8C;
defparam \cpu|Mux58~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y23_N24
cycloneii_lcell_comb \cpu|Mux58~20 (
// Equation(s):
// \cpu|Mux58~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux58~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux58~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux58~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux58~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux58~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux58~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux58~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y23_N25
cycloneii_lcell_ff \cpu|rs2[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux58~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [5]));

// Location: LCFF_X29_Y16_N17
cycloneii_lcell_ff \cpu|registerFile[8][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][2]~regout ));

// Location: LCFF_X27_Y16_N19
cycloneii_lcell_ff \cpu|registerFile[10][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][2]~regout ));

// Location: LCCOMB_X29_Y16_N16
cycloneii_lcell_comb \cpu|Mux61~12 (
// Equation(s):
// \cpu|Mux61~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # ((\cpu|registerFile[10][2]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[8][2]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[8][2]~regout ),
	.datad(\cpu|registerFile[10][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux61~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux61~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N18
cycloneii_lcell_comb \cpu|Mux61~13 (
// Equation(s):
// \cpu|Mux61~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux61~12_combout  & (\cpu|registerFile[11][2]~regout )) # (!\cpu|Mux61~12_combout  & ((\cpu|registerFile[9][2]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux61~12_combout ))))

	.dataa(\cpu|registerFile[11][2]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[9][2]~regout ),
	.datad(\cpu|Mux61~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux61~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N0
cycloneii_lcell_comb \cpu|Mux61~16 (
// Equation(s):
// \cpu|Mux61~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # (\cpu|Mux61~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux61~15_combout 
//  & (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\cpu|Mux61~15_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux61~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~16 .lut_mask = 16'hCEC2;
defparam \cpu|Mux61~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y24_N3
cycloneii_lcell_ff \cpu|registerFile[7][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][2]~regout ));

// Location: LCFF_X24_Y17_N23
cycloneii_lcell_ff \cpu|registerFile[4][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][2]~regout ));

// Location: LCFF_X23_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[5][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][2]~regout ));

// Location: LCCOMB_X23_Y17_N10
cycloneii_lcell_comb \cpu|Mux61~10 (
// Equation(s):
// \cpu|Mux61~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[5][2]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[4][2]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[4][2]~regout ),
	.datac(\cpu|registerFile[5][2]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux61~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~10 .lut_mask = 16'hFA44;
defparam \cpu|Mux61~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y24_N2
cycloneii_lcell_comb \cpu|Mux61~11 (
// Equation(s):
// \cpu|Mux61~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux61~10_combout  & ((\cpu|registerFile[7][2]~regout ))) # (!\cpu|Mux61~10_combout  & (\cpu|registerFile[6][2]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux61~10_combout ))))

	.dataa(\cpu|registerFile[6][2]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[7][2]~regout ),
	.datad(\cpu|Mux61~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~11 .lut_mask = 16'hF388;
defparam \cpu|Mux61~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N14
cycloneii_lcell_comb \cpu|Mux61~19 (
// Equation(s):
// \cpu|Mux61~19_combout  = (\cpu|Mux61~16_combout  & ((\cpu|Mux61~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux61~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [22] & \cpu|Mux61~11_combout 
// ))))

	.dataa(\cpu|Mux61~18_combout ),
	.datab(\cpu|Mux61~16_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux61~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~19 .lut_mask = 16'hBC8C;
defparam \cpu|Mux61~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N5
cycloneii_lcell_ff \cpu|registerFile[19][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][2]~regout ));

// Location: LCCOMB_X28_Y24_N4
cycloneii_lcell_comb \cpu|Mux61~7 (
// Equation(s):
// \cpu|Mux61~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[27][2]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][2]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[19][2]~regout ),
	.datad(\cpu|registerFile[27][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux61~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux61~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N7
cycloneii_lcell_ff \cpu|registerFile[31][2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[2]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][2]~regout ));

// Location: LCCOMB_X28_Y24_N6
cycloneii_lcell_comb \cpu|Mux61~8 (
// Equation(s):
// \cpu|Mux61~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux61~7_combout  & (\cpu|registerFile[31][2]~regout )) # (!\cpu|Mux61~7_combout  & ((\cpu|registerFile[23][2]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux61~7_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux61~7_combout ),
	.datac(\cpu|registerFile[31][2]~regout ),
	.datad(\cpu|registerFile[23][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux61~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~8 .lut_mask = 16'hE6C4;
defparam \cpu|Mux61~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N30
cycloneii_lcell_comb \cpu|Mux61~0 (
// Equation(s):
// \cpu|Mux61~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[25][2]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[17][2]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][2]~regout ),
	.datad(\cpu|registerFile[25][2]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux61~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux61~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N30
cycloneii_lcell_comb \cpu|Mux61~1 (
// Equation(s):
// \cpu|Mux61~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux61~0_combout  & ((\cpu|registerFile[29][2]~regout ))) # (!\cpu|Mux61~0_combout  & (\cpu|registerFile[21][2]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux61~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[21][2]~regout ),
	.datac(\cpu|registerFile[29][2]~regout ),
	.datad(\cpu|Mux61~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~1 .lut_mask = 16'hF588;
defparam \cpu|Mux61~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y22_N18
cycloneii_lcell_comb \cpu|Mux61~9 (
// Equation(s):
// \cpu|Mux61~9_combout  = (\cpu|Mux61~6_combout  & ((\cpu|Mux61~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux61~6_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|Mux61~1_combout ))))

	.dataa(\cpu|Mux61~6_combout ),
	.datab(\cpu|Mux61~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux61~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~9 .lut_mask = 16'hDA8A;
defparam \cpu|Mux61~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N22
cycloneii_lcell_comb \cpu|Mux61~20 (
// Equation(s):
// \cpu|Mux61~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux61~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux61~19_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(vcc),
	.datac(\cpu|Mux61~19_combout ),
	.datad(\cpu|Mux61~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux61~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux61~20 .lut_mask = 16'hFA50;
defparam \cpu|Mux61~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N23
cycloneii_lcell_ff \cpu|rs2[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux61~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [2]));

// Location: LCFF_X28_Y16_N15
cycloneii_lcell_ff \cpu|registerFile[15][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][1]~regout ));

// Location: LCFF_X28_Y16_N5
cycloneii_lcell_ff \cpu|registerFile[14][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][1]~regout ));

// Location: LCFF_X29_Y24_N9
cycloneii_lcell_ff \cpu|registerFile[13][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][1]~regout ));

// Location: LCFF_X29_Y16_N31
cycloneii_lcell_ff \cpu|registerFile[12][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][1]~regout ));

// Location: LCCOMB_X29_Y24_N8
cycloneii_lcell_comb \cpu|Mux62~17 (
// Equation(s):
// \cpu|Mux62~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21]) # ((\cpu|registerFile[13][1]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[12][1]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[13][1]~regout ),
	.datad(\cpu|registerFile[12][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux62~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~17 .lut_mask = 16'hB9A8;
defparam \cpu|Mux62~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N4
cycloneii_lcell_comb \cpu|Mux62~18 (
// Equation(s):
// \cpu|Mux62~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux62~17_combout  & (\cpu|registerFile[15][1]~regout )) # (!\cpu|Mux62~17_combout  & ((\cpu|registerFile[14][1]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux62~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[15][1]~regout ),
	.datac(\cpu|registerFile[14][1]~regout ),
	.datad(\cpu|Mux62~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~18 .lut_mask = 16'hDDA0;
defparam \cpu|Mux62~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N11
cycloneii_lcell_ff \cpu|registerFile[2][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][1]~regout ));

// Location: LCFF_X24_Y17_N5
cycloneii_lcell_ff \cpu|registerFile[3][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][1]~regout ));

// Location: LCCOMB_X23_Y18_N18
cycloneii_lcell_comb \cpu|Mux62~14 (
// Equation(s):
// \cpu|Mux62~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[3][1]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[1][1]~regout ))))

	.dataa(\cpu|registerFile[1][1]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|registerFile[3][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux62~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~14 .lut_mask = 16'hC808;
defparam \cpu|Mux62~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N14
cycloneii_lcell_comb \cpu|Mux62~15 (
// Equation(s):
// \cpu|Mux62~15_combout  = (\cpu|Mux62~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|registerFile[2][1]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[2][1]~regout ),
	.datad(\cpu|Mux62~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux62~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[4][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][1]~regout ));

// Location: LCCOMB_X24_Y17_N26
cycloneii_lcell_comb \cpu|Mux62~12 (
// Equation(s):
// \cpu|Mux62~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[5][1]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][1]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[5][1]~regout ),
	.datac(\cpu|registerFile[4][1]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux62~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~12 .lut_mask = 16'hEE50;
defparam \cpu|Mux62~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N30
cycloneii_lcell_comb \cpu|Mux62~13 (
// Equation(s):
// \cpu|Mux62~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux62~12_combout  & (\cpu|registerFile[7][1]~regout )) # (!\cpu|Mux62~12_combout  & ((\cpu|registerFile[6][1]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux62~12_combout ))))

	.dataa(\cpu|registerFile[7][1]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[6][1]~regout ),
	.datad(\cpu|Mux62~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux62~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N24
cycloneii_lcell_comb \cpu|Mux62~16 (
// Equation(s):
// \cpu|Mux62~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|Mux62~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux62~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux62~15_combout ),
	.datad(\cpu|Mux62~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~16 .lut_mask = 16'hDC98;
defparam \cpu|Mux62~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y16_N0
cycloneii_lcell_comb \cpu|Mux62~11 (
// Equation(s):
// \cpu|Mux62~11_combout  = (\cpu|Mux62~10_combout  & (((\cpu|registerFile[11][1]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|Mux62~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\cpu|registerFile[9][1]~regout ))))

	.dataa(\cpu|Mux62~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[11][1]~regout ),
	.datad(\cpu|registerFile[9][1]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux62~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux62~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N26
cycloneii_lcell_comb \cpu|Mux62~19 (
// Equation(s):
// \cpu|Mux62~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux62~16_combout  & (\cpu|Mux62~18_combout )) # (!\cpu|Mux62~16_combout  & ((\cpu|Mux62~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((\cpu|Mux62~16_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux62~18_combout ),
	.datac(\cpu|Mux62~16_combout ),
	.datad(\cpu|Mux62~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~19 .lut_mask = 16'hDAD0;
defparam \cpu|Mux62~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y18_N8
cycloneii_lcell_comb \cpu|Mux62~20 (
// Equation(s):
// \cpu|Mux62~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux62~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux62~19_combout )))

	.dataa(\cpu|Mux62~9_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux62~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux62~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux62~20 .lut_mask = 16'hAFA0;
defparam \cpu|Mux62~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N9
cycloneii_lcell_ff \cpu|rs2[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux62~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [1]));

// Location: LCCOMB_X24_Y24_N0
cycloneii_lcell_comb \cpu|instr[26]~feeder (
// Equation(s):
// \cpu|instr[26]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|q_a [26]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|instr[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr[26]~feeder .lut_mask = 16'hFF00;
defparam \cpu|instr[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y24_N1
cycloneii_lcell_ff \cpu|instr[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|instr[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [26]));

// Location: LCCOMB_X24_Y24_N26
cycloneii_lcell_comb \cpu|aluIn2[6]~27 (
// Equation(s):
// \cpu|aluIn2[6]~27_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [6]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [26]))

	.dataa(vcc),
	.datab(\cpu|instr [26]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [6]),
	.cin(gnd),
	.combout(\cpu|aluIn2[6]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[6]~27 .lut_mask = 16'hFC0C;
defparam \cpu|aluIn2[6]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N31
cycloneii_lcell_ff \cpu|PC[6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[6]~4_combout ),
	.sdata(\cpu|aluPlus[6]~12_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [6]));

// Location: LCCOMB_X25_Y23_N4
cycloneii_lcell_comb \cpu|Add7~2 (
// Equation(s):
// \cpu|Add7~2_combout  = (\cpu|rs1 [1] & ((\cpu|loadstore_addr~0_combout  & (\cpu|Add7~1  & VCC)) # (!\cpu|loadstore_addr~0_combout  & (!\cpu|Add7~1 )))) # (!\cpu|rs1 [1] & ((\cpu|loadstore_addr~0_combout  & (!\cpu|Add7~1 )) # 
// (!\cpu|loadstore_addr~0_combout  & ((\cpu|Add7~1 ) # (GND)))))
// \cpu|Add7~3  = CARRY((\cpu|rs1 [1] & (!\cpu|loadstore_addr~0_combout  & !\cpu|Add7~1 )) # (!\cpu|rs1 [1] & ((!\cpu|Add7~1 ) # (!\cpu|loadstore_addr~0_combout ))))

	.dataa(\cpu|rs1 [1]),
	.datab(\cpu|loadstore_addr~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add7~1 ),
	.combout(\cpu|Add7~2_combout ),
	.cout(\cpu|Add7~3 ));
// synopsys translate_off
defparam \cpu|Add7~2 .lut_mask = 16'h9617;
defparam \cpu|Add7~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N6
cycloneii_lcell_comb \cpu|Add7~4 (
// Equation(s):
// \cpu|Add7~4_combout  = ((\cpu|loadstore_addr~2_combout  $ (\cpu|rs1 [2] $ (!\cpu|Add7~3 )))) # (GND)
// \cpu|Add7~5  = CARRY((\cpu|loadstore_addr~2_combout  & ((\cpu|rs1 [2]) # (!\cpu|Add7~3 ))) # (!\cpu|loadstore_addr~2_combout  & (\cpu|rs1 [2] & !\cpu|Add7~3 )))

	.dataa(\cpu|loadstore_addr~2_combout ),
	.datab(\cpu|rs1 [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add7~3 ),
	.combout(\cpu|Add7~4_combout ),
	.cout(\cpu|Add7~5 ));
// synopsys translate_off
defparam \cpu|Add7~4 .lut_mask = 16'h698E;
defparam \cpu|Add7~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N8
cycloneii_lcell_comb \cpu|Add7~6 (
// Equation(s):
// \cpu|Add7~6_combout  = (\cpu|loadstore_addr~3_combout  & ((\cpu|rs1 [3] & (\cpu|Add7~5  & VCC)) # (!\cpu|rs1 [3] & (!\cpu|Add7~5 )))) # (!\cpu|loadstore_addr~3_combout  & ((\cpu|rs1 [3] & (!\cpu|Add7~5 )) # (!\cpu|rs1 [3] & ((\cpu|Add7~5 ) # (GND)))))
// \cpu|Add7~7  = CARRY((\cpu|loadstore_addr~3_combout  & (!\cpu|rs1 [3] & !\cpu|Add7~5 )) # (!\cpu|loadstore_addr~3_combout  & ((!\cpu|Add7~5 ) # (!\cpu|rs1 [3]))))

	.dataa(\cpu|loadstore_addr~3_combout ),
	.datab(\cpu|rs1 [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add7~5 ),
	.combout(\cpu|Add7~6_combout ),
	.cout(\cpu|Add7~7 ));
// synopsys translate_off
defparam \cpu|Add7~6 .lut_mask = 16'h9617;
defparam \cpu|Add7~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N10
cycloneii_lcell_comb \cpu|Add7~8 (
// Equation(s):
// \cpu|Add7~8_combout  = ((\cpu|loadstore_addr~4_combout  $ (\cpu|rs1 [4] $ (!\cpu|Add7~7 )))) # (GND)
// \cpu|Add7~9  = CARRY((\cpu|loadstore_addr~4_combout  & ((\cpu|rs1 [4]) # (!\cpu|Add7~7 ))) # (!\cpu|loadstore_addr~4_combout  & (\cpu|rs1 [4] & !\cpu|Add7~7 )))

	.dataa(\cpu|loadstore_addr~4_combout ),
	.datab(\cpu|rs1 [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add7~7 ),
	.combout(\cpu|Add7~8_combout ),
	.cout(\cpu|Add7~9 ));
// synopsys translate_off
defparam \cpu|Add7~8 .lut_mask = 16'h698E;
defparam \cpu|Add7~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N12
cycloneii_lcell_comb \cpu|Add7~10 (
// Equation(s):
// \cpu|Add7~10_combout  = (\cpu|rs1 [5] & ((\cpu|instr [25] & (\cpu|Add7~9  & VCC)) # (!\cpu|instr [25] & (!\cpu|Add7~9 )))) # (!\cpu|rs1 [5] & ((\cpu|instr [25] & (!\cpu|Add7~9 )) # (!\cpu|instr [25] & ((\cpu|Add7~9 ) # (GND)))))
// \cpu|Add7~11  = CARRY((\cpu|rs1 [5] & (!\cpu|instr [25] & !\cpu|Add7~9 )) # (!\cpu|rs1 [5] & ((!\cpu|Add7~9 ) # (!\cpu|instr [25]))))

	.dataa(\cpu|rs1 [5]),
	.datab(\cpu|instr [25]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add7~9 ),
	.combout(\cpu|Add7~10_combout ),
	.cout(\cpu|Add7~11 ));
// synopsys translate_off
defparam \cpu|Add7~10 .lut_mask = 16'h9617;
defparam \cpu|Add7~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N14
cycloneii_lcell_comb \cpu|Add7~12 (
// Equation(s):
// \cpu|Add7~12_combout  = \cpu|rs1 [6] $ (\cpu|Add7~11  $ (!\cpu|instr [26]))

	.dataa(vcc),
	.datab(\cpu|rs1 [6]),
	.datac(vcc),
	.datad(\cpu|instr [26]),
	.cin(\cpu|Add7~11 ),
	.combout(\cpu|Add7~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add7~12 .lut_mask = 16'h3CC3;
defparam \cpu|Add7~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N14
cycloneii_lcell_comb \cpu|mem_addr[6]~6 (
// Equation(s):
// \cpu|mem_addr[6]~6_combout  = (\cpu|state [0] & (((\cpu|PC [6])))) # (!\cpu|state [0] & ((\cpu|state [1] & (\cpu|PC [6])) # (!\cpu|state [1] & ((\cpu|Add7~12_combout )))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|PC [6]),
	.datad(\cpu|Add7~12_combout ),
	.cin(gnd),
	.combout(\cpu|mem_addr[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_addr[6]~6 .lut_mask = 16'hF1E0;
defparam \cpu|mem_addr[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N1
cycloneii_lcell_ff \cpu|instr[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [4]));

// Location: LCCOMB_X24_Y24_N30
cycloneii_lcell_comb \cpu|PCplusImm~2 (
// Equation(s):
// \cpu|PCplusImm~2_combout  = (\cpu|instr [3] & (((\cpu|instr [23])))) # (!\cpu|instr [3] & (!\cpu|instr [4] & (\cpu|instr [10])))

	.dataa(\cpu|instr [3]),
	.datab(\cpu|instr [4]),
	.datac(\cpu|instr [10]),
	.datad(\cpu|instr [23]),
	.cin(gnd),
	.combout(\cpu|PCplusImm~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PCplusImm~2 .lut_mask = 16'hBA10;
defparam \cpu|PCplusImm~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y21_N16
cycloneii_lcell_comb \cpu|Add6~6 (
// Equation(s):
// \cpu|Add6~6_combout  = (\cpu|PCplusImm~3_combout  & ((\cpu|PC [4] & (\cpu|Add6~5  & VCC)) # (!\cpu|PC [4] & (!\cpu|Add6~5 )))) # (!\cpu|PCplusImm~3_combout  & ((\cpu|PC [4] & (!\cpu|Add6~5 )) # (!\cpu|PC [4] & ((\cpu|Add6~5 ) # (GND)))))
// \cpu|Add6~7  = CARRY((\cpu|PCplusImm~3_combout  & (!\cpu|PC [4] & !\cpu|Add6~5 )) # (!\cpu|PCplusImm~3_combout  & ((!\cpu|Add6~5 ) # (!\cpu|PC [4]))))

	.dataa(\cpu|PCplusImm~3_combout ),
	.datab(\cpu|PC [4]),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add6~5 ),
	.combout(\cpu|Add6~6_combout ),
	.cout(\cpu|Add6~7 ));
// synopsys translate_off
defparam \cpu|Add6~6 .lut_mask = 16'h9617;
defparam \cpu|Add6~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N10
cycloneii_lcell_comb \cpu|PC[4]~2 (
// Equation(s):
// \cpu|PC[4]~2_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~6_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[4]~4_combout ))

	.dataa(\cpu|PCplus4[4]~4_combout ),
	.datab(\cpu|Add6~6_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[4]~2 .lut_mask = 16'hCCAA;
defparam \cpu|PC[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N11
cycloneii_lcell_ff \cpu|PC[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[4]~2_combout ),
	.sdata(\cpu|aluPlus[4]~8_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [4]));

// Location: LCCOMB_X23_Y21_N20
cycloneii_lcell_comb \cpu|PC[5]~3 (
// Equation(s):
// \cpu|PC[5]~3_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~8_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[5]~6_combout ))

	.dataa(\cpu|PCplus4[5]~6_combout ),
	.datab(\cpu|Add6~8_combout ),
	.datac(vcc),
	.datad(\cpu|jumpToPCplusImm~3_combout ),
	.cin(gnd),
	.combout(\cpu|PC[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[5]~3 .lut_mask = 16'hCCAA;
defparam \cpu|PC[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N21
cycloneii_lcell_ff \cpu|PC[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[5]~3_combout ),
	.sdata(\cpu|aluPlus[5]~10_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [5]));

// Location: LCCOMB_X21_Y23_N20
cycloneii_lcell_comb \cpu|mem_addr[5]~5 (
// Equation(s):
// \cpu|mem_addr[5]~5_combout  = (\cpu|state [0] & (((\cpu|PC [5])))) # (!\cpu|state [0] & ((\cpu|state [1] & (\cpu|PC [5])) # (!\cpu|state [1] & ((\cpu|Add7~10_combout )))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|PC [5]),
	.datad(\cpu|Add7~10_combout ),
	.cin(gnd),
	.combout(\cpu|mem_addr[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_addr[5]~5 .lut_mask = 16'hF1E0;
defparam \cpu|mem_addr[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N16
cycloneii_lcell_comb \cpu|writeBackData[4]~53 (
// Equation(s):
// \cpu|writeBackData[4]~53_combout  = (\cpu|aluIn2[4]~29_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [4])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[4]~29_combout  & (((!\cpu|ShiftLeft0~3_combout  & \cpu|rs1 [4]))))

	.dataa(\cpu|aluIn2[4]~29_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|rs1 [4]),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~53_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~53 .lut_mask = 16'h8F0A;
defparam \cpu|writeBackData[4]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N26
cycloneii_lcell_comb \cpu|writeBackData[4]~54 (
// Equation(s):
// \cpu|writeBackData[4]~54_combout  = (\cpu|instr [5] & ((\cpu|instr [30] & (\cpu|Add2~8_combout )) # (!\cpu|instr [30] & ((\cpu|aluPlus[4]~8_combout ))))) # (!\cpu|instr [5] & (((\cpu|aluPlus[4]~8_combout ))))

	.dataa(\cpu|Add2~8_combout ),
	.datab(\cpu|aluPlus[4]~8_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~54_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~54 .lut_mask = 16'hACCC;
defparam \cpu|writeBackData[4]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N4
cycloneii_lcell_comb \cpu|writeBackData[4]~55 (
// Equation(s):
// \cpu|writeBackData[4]~55_combout  = (\cpu|aluReg [4] & ((\cpu|Equal12~0_combout ) # ((\cpu|writeBackData[4]~54_combout  & !\cpu|ShiftLeft0~1_combout )))) # (!\cpu|aluReg [4] & (\cpu|writeBackData[4]~54_combout  & (!\cpu|ShiftLeft0~1_combout )))

	.dataa(\cpu|aluReg [4]),
	.datab(\cpu|writeBackData[4]~54_combout ),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~55_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~55 .lut_mask = 16'hAE0C;
defparam \cpu|writeBackData[4]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N6
cycloneii_lcell_comb \cpu|writeBackData[4]~56 (
// Equation(s):
// \cpu|writeBackData[4]~56_combout  = (\cpu|writeBackData[4]~55_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[4]~29_combout  $ (\cpu|rs1 [4]))))

	.dataa(\cpu|aluIn2[4]~29_combout ),
	.datab(\cpu|writeBackData[4]~55_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|rs1 [4]),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~56_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~56 .lut_mask = 16'hCDCE;
defparam \cpu|writeBackData[4]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N0
cycloneii_lcell_comb \cpu|writeBackData[4]~57 (
// Equation(s):
// \cpu|writeBackData[4]~57_combout  = (\cpu|writeBackData[4]~52_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[4]~53_combout ) # (\cpu|writeBackData[4]~56_combout ))))

	.dataa(\cpu|writeBackData[4]~52_combout ),
	.datab(\cpu|writeBackData~10_combout ),
	.datac(\cpu|writeBackData[4]~53_combout ),
	.datad(\cpu|writeBackData[4]~56_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[4]~57_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[4]~57 .lut_mask = 16'hEEEA;
defparam \cpu|writeBackData[4]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y20_N19
cycloneii_lcell_ff \cpu|registerFile[16][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][4]~regout ));

// Location: LCFF_X32_Y20_N29
cycloneii_lcell_ff \cpu|registerFile[24][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][4]~regout ));

// Location: LCCOMB_X32_Y20_N28
cycloneii_lcell_comb \cpu|Mux27~4 (
// Equation(s):
// \cpu|Mux27~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[24][4]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[16][4]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[16][4]~regout ),
	.datac(\cpu|registerFile[24][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux27~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~4 .lut_mask = 16'hAAE4;
defparam \cpu|Mux27~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y20_N19
cycloneii_lcell_ff \cpu|registerFile[20][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][4]~regout ));

// Location: LCFF_X33_Y20_N21
cycloneii_lcell_ff \cpu|registerFile[28][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][4]~regout ));

// Location: LCCOMB_X30_Y20_N18
cycloneii_lcell_comb \cpu|Mux27~5 (
// Equation(s):
// \cpu|Mux27~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux27~4_combout  & ((\cpu|registerFile[28][4]~regout ))) # (!\cpu|Mux27~4_combout  & (\cpu|registerFile[20][4]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux27~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux27~4_combout ),
	.datac(\cpu|registerFile[20][4]~regout ),
	.datad(\cpu|registerFile[28][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux27~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~5 .lut_mask = 16'hEC64;
defparam \cpu|Mux27~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N26
cycloneii_lcell_comb \cpu|Mux27~6 (
// Equation(s):
// \cpu|Mux27~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux27~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux27~5_combout )))))

	.dataa(\cpu|Mux27~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|Mux27~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~6 .lut_mask = 16'hE3E0;
defparam \cpu|Mux27~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y24_N21
cycloneii_lcell_ff \cpu|registerFile[29][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][4]~regout ));

// Location: LCFF_X30_Y20_N25
cycloneii_lcell_ff \cpu|registerFile[25][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][4]~regout ));

// Location: LCFF_X30_Y17_N27
cycloneii_lcell_ff \cpu|registerFile[17][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][4]~regout ));

// Location: LCFF_X30_Y17_N1
cycloneii_lcell_ff \cpu|registerFile[21][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][4]~regout ));

// Location: LCCOMB_X30_Y17_N0
cycloneii_lcell_comb \cpu|Mux27~0 (
// Equation(s):
// \cpu|Mux27~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[21][4]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[17][4]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[17][4]~regout ),
	.datac(\cpu|registerFile[21][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~0 .lut_mask = 16'hAAE4;
defparam \cpu|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y20_N24
cycloneii_lcell_comb \cpu|Mux27~1 (
// Equation(s):
// \cpu|Mux27~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux27~0_combout  & (\cpu|registerFile[29][4]~regout )) # (!\cpu|Mux27~0_combout  & ((\cpu|registerFile[25][4]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux27~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[29][4]~regout ),
	.datac(\cpu|registerFile[25][4]~regout ),
	.datad(\cpu|Mux27~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N4
cycloneii_lcell_comb \cpu|Mux27~9 (
// Equation(s):
// \cpu|Mux27~9_combout  = (\cpu|Mux27~6_combout  & ((\cpu|Mux27~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux27~6_combout  & (((\cpu|Mux27~1_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux27~8_combout ),
	.datab(\cpu|Mux27~6_combout ),
	.datac(\cpu|Mux27~1_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux27~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~9 .lut_mask = 16'hB8CC;
defparam \cpu|Mux27~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N10
cycloneii_lcell_comb \cpu|Mux27~20 (
// Equation(s):
// \cpu|Mux27~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux27~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux27~19_combout ))

	.dataa(\cpu|Mux27~19_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux27~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux27~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux27~20 .lut_mask = 16'hFA0A;
defparam \cpu|Mux27~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N11
cycloneii_lcell_ff \cpu|rs1[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux27~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [4]));

// Location: LCCOMB_X21_Y23_N18
cycloneii_lcell_comb \cpu|mem_addr[4]~4 (
// Equation(s):
// \cpu|mem_addr[4]~4_combout  = (\cpu|state [0] & (((\cpu|PC [4])))) # (!\cpu|state [0] & ((\cpu|state [1] & ((\cpu|PC [4]))) # (!\cpu|state [1] & (\cpu|Add7~8_combout ))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|Add7~8_combout ),
	.datad(\cpu|PC [4]),
	.cin(gnd),
	.combout(\cpu|mem_addr[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_addr[4]~4 .lut_mask = 16'hFE10;
defparam \cpu|mem_addr[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N27
cycloneii_lcell_ff \cpu|registerFile[15][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][3]~regout ));

// Location: LCFF_X28_Y16_N9
cycloneii_lcell_ff \cpu|registerFile[14][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][3]~regout ));

// Location: LCFF_X29_Y16_N15
cycloneii_lcell_ff \cpu|registerFile[12][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][3]~regout ));

// Location: LCCOMB_X29_Y16_N14
cycloneii_lcell_comb \cpu|Mux28~17 (
// Equation(s):
// \cpu|Mux28~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[13][3]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|registerFile[12][3]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[13][3]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[12][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux28~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~17 .lut_mask = 16'hCCB8;
defparam \cpu|Mux28~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y16_N8
cycloneii_lcell_comb \cpu|Mux28~18 (
// Equation(s):
// \cpu|Mux28~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux28~17_combout  & (\cpu|registerFile[15][3]~regout )) # (!\cpu|Mux28~17_combout  & ((\cpu|registerFile[14][3]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux28~17_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[15][3]~regout ),
	.datac(\cpu|registerFile[14][3]~regout ),
	.datad(\cpu|Mux28~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~18 .lut_mask = 16'hDDA0;
defparam \cpu|Mux28~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y17_N17
cycloneii_lcell_ff \cpu|registerFile[1][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][3]~regout ));

// Location: LCFF_X24_Y17_N13
cycloneii_lcell_ff \cpu|registerFile[3][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][3]~regout ));

// Location: LCCOMB_X23_Y17_N16
cycloneii_lcell_comb \cpu|Mux28~14 (
// Equation(s):
// \cpu|Mux28~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][3]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][3]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[1][3]~regout ),
	.datad(\cpu|registerFile[3][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux28~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~14 .lut_mask = 16'hC840;
defparam \cpu|Mux28~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N28
cycloneii_lcell_comb \cpu|Mux28~15 (
// Equation(s):
// \cpu|Mux28~15_combout  = (\cpu|Mux28~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[2][3]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[2][3]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux28~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~15 .lut_mask = 16'hFF08;
defparam \cpu|Mux28~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y16_N29
cycloneii_lcell_ff \cpu|registerFile[8][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][3]~regout ));

// Location: LCCOMB_X29_Y16_N28
cycloneii_lcell_comb \cpu|Mux28~12 (
// Equation(s):
// \cpu|Mux28~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|registerFile[10][3]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[8][3]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[8][3]~regout ),
	.datad(\cpu|registerFile[10][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux28~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~12 .lut_mask = 16'hBA98;
defparam \cpu|Mux28~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N8
cycloneii_lcell_comb \cpu|Mux28~13 (
// Equation(s):
// \cpu|Mux28~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux28~12_combout  & (\cpu|registerFile[11][3]~regout )) # (!\cpu|Mux28~12_combout  & ((\cpu|registerFile[9][3]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|Mux28~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux28~12_combout ),
	.datac(\cpu|registerFile[11][3]~regout ),
	.datad(\cpu|registerFile[9][3]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux28~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~13 .lut_mask = 16'hE6C4;
defparam \cpu|Mux28~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y16_N30
cycloneii_lcell_comb \cpu|Mux28~16 (
// Equation(s):
// \cpu|Mux28~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux28~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux28~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux28~15_combout ),
	.datac(\cpu|Mux28~13_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux28~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~16 .lut_mask = 16'hFA44;
defparam \cpu|Mux28~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y17_N28
cycloneii_lcell_comb \cpu|Mux28~19 (
// Equation(s):
// \cpu|Mux28~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux28~16_combout  & ((\cpu|Mux28~18_combout ))) # (!\cpu|Mux28~16_combout  & (\cpu|Mux28~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (((\cpu|Mux28~16_combout ))))

	.dataa(\cpu|Mux28~11_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux28~18_combout ),
	.datad(\cpu|Mux28~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~19 .lut_mask = 16'hF388;
defparam \cpu|Mux28~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y24_N11
cycloneii_lcell_ff \cpu|registerFile[31][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][3]~regout ));

// Location: LCFF_X32_Y23_N1
cycloneii_lcell_ff \cpu|registerFile[23][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][3]~regout ));

// Location: LCFF_X32_Y23_N31
cycloneii_lcell_ff \cpu|registerFile[27][3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[3]~47_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][3]~regout ));

// Location: LCCOMB_X32_Y23_N30
cycloneii_lcell_comb \cpu|Mux28~7 (
// Equation(s):
// \cpu|Mux28~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|registerFile[27][3]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[19][3]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[19][3]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[27][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux28~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~7 .lut_mask = 16'hCCE2;
defparam \cpu|Mux28~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y23_N0
cycloneii_lcell_comb \cpu|Mux28~8 (
// Equation(s):
// \cpu|Mux28~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux28~7_combout  & (\cpu|registerFile[31][3]~regout )) # (!\cpu|Mux28~7_combout  & ((\cpu|registerFile[23][3]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux28~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[31][3]~regout ),
	.datac(\cpu|registerFile[23][3]~regout ),
	.datad(\cpu|Mux28~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~8 .lut_mask = 16'hDDA0;
defparam \cpu|Mux28~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N30
cycloneii_lcell_comb \cpu|Mux28~4 (
// Equation(s):
// \cpu|Mux28~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[20][3]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[16][3]~regout )))))

	.dataa(\cpu|registerFile[20][3]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[16][3]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux28~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~4 .lut_mask = 16'hEE30;
defparam \cpu|Mux28~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N0
cycloneii_lcell_comb \cpu|Mux28~5 (
// Equation(s):
// \cpu|Mux28~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux28~4_combout  & ((\cpu|registerFile[28][3]~regout ))) # (!\cpu|Mux28~4_combout  & (\cpu|registerFile[24][3]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux28~4_combout ))))

	.dataa(\cpu|registerFile[24][3]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[28][3]~regout ),
	.datad(\cpu|Mux28~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~5 .lut_mask = 16'hF388;
defparam \cpu|Mux28~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N18
cycloneii_lcell_comb \cpu|Mux28~6 (
// Equation(s):
// \cpu|Mux28~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux28~3_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux28~5_combout  
// & !\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux28~3_combout ),
	.datab(\cpu|Mux28~5_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux28~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~6 .lut_mask = 16'hF0AC;
defparam \cpu|Mux28~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y19_N12
cycloneii_lcell_comb \cpu|Mux28~9 (
// Equation(s):
// \cpu|Mux28~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux28~6_combout  & ((\cpu|Mux28~8_combout ))) # (!\cpu|Mux28~6_combout  & (\cpu|Mux28~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux28~6_combout ))))

	.dataa(\cpu|Mux28~1_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux28~8_combout ),
	.datad(\cpu|Mux28~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~9 .lut_mask = 16'hF388;
defparam \cpu|Mux28~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N22
cycloneii_lcell_comb \cpu|Mux28~20 (
// Equation(s):
// \cpu|Mux28~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux28~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux28~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux28~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux28~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux28~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux28~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux28~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N23
cycloneii_lcell_ff \cpu|rs1[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux28~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [3]));

// Location: LCCOMB_X21_Y23_N16
cycloneii_lcell_comb \cpu|mem_addr[3]~3 (
// Equation(s):
// \cpu|mem_addr[3]~3_combout  = (\cpu|state [0] & (((\cpu|PC [3])))) # (!\cpu|state [0] & ((\cpu|state [1] & ((\cpu|PC [3]))) # (!\cpu|state [1] & (\cpu|Add7~6_combout ))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|Add7~6_combout ),
	.datad(\cpu|PC [3]),
	.cin(gnd),
	.combout(\cpu|mem_addr[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_addr[3]~3 .lut_mask = 16'hFE10;
defparam \cpu|mem_addr[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y23_N9
cycloneii_lcell_ff \cpu|instr[5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [5]));

// Location: LCCOMB_X24_Y23_N30
cycloneii_lcell_comb \cpu|Equal8~4 (
// Equation(s):
// \cpu|Equal8~4_combout  = (\cpu|instr [6] & (\cpu|instr [5] & (\cpu|Equal0~0_combout  & !\cpu|instr [2])))

	.dataa(\cpu|instr [6]),
	.datab(\cpu|instr [5]),
	.datac(\cpu|Equal0~0_combout ),
	.datad(\cpu|instr [2]),
	.cin(gnd),
	.combout(\cpu|Equal8~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal8~4 .lut_mask = 16'h0080;
defparam \cpu|Equal8~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y18_N21
cycloneii_lcell_ff \cpu|cycles[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|cycles[26]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|cycles [26]));

// Location: LCCOMB_X22_Y18_N10
cycloneii_lcell_comb \cpu|writeBackData[26]~148 (
// Equation(s):
// \cpu|writeBackData[26]~148_combout  = (\cpu|instr [26] & ((\cpu|Equal6~0_combout ) # ((\cpu|cycles [26] & \cpu|Equal4~5_combout )))) # (!\cpu|instr [26] & (((\cpu|cycles [26] & \cpu|Equal4~5_combout ))))

	.dataa(\cpu|instr [26]),
	.datab(\cpu|Equal6~0_combout ),
	.datac(\cpu|cycles [26]),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[26]~148_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[26]~148 .lut_mask = 16'hF888;
defparam \cpu|writeBackData[26]~148 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N18
cycloneii_lcell_comb \cpu|writeBackData[26]~149 (
// Equation(s):
// \cpu|writeBackData[26]~149_combout  = (\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [26])

	.dataa(vcc),
	.datab(vcc),
	.datac(\cpu|instr [13]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [26]),
	.cin(gnd),
	.combout(\cpu|writeBackData[26]~149_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[26]~149 .lut_mask = 16'hF000;
defparam \cpu|writeBackData[26]~149 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N20
cycloneii_lcell_comb \cpu|writeBackData[26]~150 (
// Equation(s):
// \cpu|writeBackData[26]~150_combout  = (\cpu|writeBackData[26]~148_combout ) # ((\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # (\cpu|writeBackData[26]~149_combout ))))

	.dataa(\cpu|Equal0~1_combout ),
	.datab(\cpu|writeBackData~306_combout ),
	.datac(\cpu|writeBackData[26]~148_combout ),
	.datad(\cpu|writeBackData[26]~149_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[26]~150_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[26]~150 .lut_mask = 16'hFAF8;
defparam \cpu|writeBackData[26]~150 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N3
cycloneii_lcell_ff \cpu|registerFile[1][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][26]~regout ));

// Location: LCFF_X36_Y17_N1
cycloneii_lcell_ff \cpu|registerFile[3][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][26]~regout ));

// Location: LCCOMB_X36_Y17_N0
cycloneii_lcell_comb \cpu|Mux5~14 (
// Equation(s):
// \cpu|Mux5~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[3][26]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[1][26]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[1][26]~regout ),
	.datac(\cpu|registerFile[3][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux5~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~14 .lut_mask = 16'hA088;
defparam \cpu|Mux5~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N23
cycloneii_lcell_ff \cpu|registerFile[2][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][26]~regout ));

// Location: LCCOMB_X35_Y17_N22
cycloneii_lcell_comb \cpu|Mux5~15 (
// Equation(s):
// \cpu|Mux5~15_combout  = (\cpu|Mux5~14_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[2][26]~regout  & \ram_inst|altsyncram_component|auto_generated|q_a [16])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux5~14_combout ),
	.datac(\cpu|registerFile[2][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux5~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~15 .lut_mask = 16'hDCCC;
defparam \cpu|Mux5~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y19_N1
cycloneii_lcell_ff \cpu|registerFile[4][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][26]~regout ));

// Location: LCCOMB_X33_Y19_N0
cycloneii_lcell_comb \cpu|Mux5~12 (
// Equation(s):
// \cpu|Mux5~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|registerFile[5][26]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][26]~regout )))))

	.dataa(\cpu|registerFile[5][26]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[4][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux5~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux5~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y23_N1
cycloneii_lcell_ff \cpu|registerFile[6][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][26]~regout ));

// Location: LCFF_X36_Y23_N19
cycloneii_lcell_ff \cpu|registerFile[7][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][26]~regout ));

// Location: LCCOMB_X36_Y23_N0
cycloneii_lcell_comb \cpu|Mux5~13 (
// Equation(s):
// \cpu|Mux5~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux5~12_combout  & ((\cpu|registerFile[7][26]~regout ))) # (!\cpu|Mux5~12_combout  & (\cpu|registerFile[6][26]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux5~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|Mux5~12_combout ),
	.datac(\cpu|registerFile[6][26]~regout ),
	.datad(\cpu|registerFile[7][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux5~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux5~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N8
cycloneii_lcell_comb \cpu|Mux5~16 (
// Equation(s):
// \cpu|Mux5~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & ((\cpu|Mux5~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux5~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux5~15_combout ),
	.datad(\cpu|Mux5~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~16 .lut_mask = 16'hDC98;
defparam \cpu|Mux5~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y22_N5
cycloneii_lcell_ff \cpu|registerFile[15][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][26]~regout ));

// Location: LCFF_X35_Y23_N9
cycloneii_lcell_ff \cpu|registerFile[14][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][26]~regout ));

// Location: LCCOMB_X34_Y22_N4
cycloneii_lcell_comb \cpu|Mux5~18 (
// Equation(s):
// \cpu|Mux5~18_combout  = (\cpu|Mux5~17_combout  & (((\cpu|registerFile[15][26]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux5~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[14][26]~regout ))))

	.dataa(\cpu|Mux5~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[15][26]~regout ),
	.datad(\cpu|registerFile[14][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux5~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~18 .lut_mask = 16'hE6A2;
defparam \cpu|Mux5~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N23
cycloneii_lcell_ff \cpu|registerFile[11][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][26]~regout ));

// Location: LCFF_X40_Y22_N29
cycloneii_lcell_ff \cpu|registerFile[9][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][26]~regout ));

// Location: LCCOMB_X40_Y22_N22
cycloneii_lcell_comb \cpu|Mux5~11 (
// Equation(s):
// \cpu|Mux5~11_combout  = (\cpu|Mux5~10_combout  & (((\cpu|registerFile[11][26]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15]))) # (!\cpu|Mux5~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// ((\cpu|registerFile[9][26]~regout ))))

	.dataa(\cpu|Mux5~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[11][26]~regout ),
	.datad(\cpu|registerFile[9][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux5~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux5~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y22_N10
cycloneii_lcell_comb \cpu|Mux5~19 (
// Equation(s):
// \cpu|Mux5~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux5~16_combout  & (\cpu|Mux5~18_combout )) # (!\cpu|Mux5~16_combout  & ((\cpu|Mux5~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|Mux5~16_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|Mux5~16_combout ),
	.datac(\cpu|Mux5~18_combout ),
	.datad(\cpu|Mux5~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~19 .lut_mask = 16'hE6C4;
defparam \cpu|Mux5~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N23
cycloneii_lcell_ff \cpu|registerFile[29][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][26]~regout ));

// Location: LCFF_X34_Y17_N13
cycloneii_lcell_ff \cpu|registerFile[25][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][26]~regout ));

// Location: LCFF_X30_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[21][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][26]~regout ));

// Location: LCFF_X30_Y17_N3
cycloneii_lcell_ff \cpu|registerFile[17][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][26]~regout ));

// Location: LCCOMB_X30_Y17_N8
cycloneii_lcell_comb \cpu|Mux5~0 (
// Equation(s):
// \cpu|Mux5~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[21][26]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[17][26]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[21][26]~regout ),
	.datad(\cpu|registerFile[17][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~0 .lut_mask = 16'hB9A8;
defparam \cpu|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N12
cycloneii_lcell_comb \cpu|Mux5~1 (
// Equation(s):
// \cpu|Mux5~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux5~0_combout  & (\cpu|registerFile[29][26]~regout )) # (!\cpu|Mux5~0_combout  & ((\cpu|registerFile[25][26]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux5~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[29][26]~regout ),
	.datac(\cpu|registerFile[25][26]~regout ),
	.datad(\cpu|Mux5~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~1 .lut_mask = 16'hDDA0;
defparam \cpu|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y21_N9
cycloneii_lcell_ff \cpu|registerFile[22][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][26]~regout ));

// Location: LCFF_X35_Y21_N3
cycloneii_lcell_ff \cpu|registerFile[30][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][26]~regout ));

// Location: LCCOMB_X35_Y21_N2
cycloneii_lcell_comb \cpu|Mux5~3 (
// Equation(s):
// \cpu|Mux5~3_combout  = (\cpu|Mux5~2_combout  & (((\cpu|registerFile[30][26]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux5~2_combout  & (\cpu|registerFile[22][26]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux5~2_combout ),
	.datab(\cpu|registerFile[22][26]~regout ),
	.datac(\cpu|registerFile[30][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux5~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~3 .lut_mask = 16'hE4AA;
defparam \cpu|Mux5~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N9
cycloneii_lcell_ff \cpu|registerFile[24][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][26]~regout ));

// Location: LCFF_X36_Y20_N9
cycloneii_lcell_ff \cpu|registerFile[16][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][26]~regout ));

// Location: LCCOMB_X36_Y20_N8
cycloneii_lcell_comb \cpu|Mux5~4 (
// Equation(s):
// \cpu|Mux5~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[24][26]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|registerFile[16][26]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[24][26]~regout ),
	.datac(\cpu|registerFile[16][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux5~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux5~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N11
cycloneii_lcell_ff \cpu|registerFile[28][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][26]~regout ));

// Location: LCCOMB_X36_Y20_N10
cycloneii_lcell_comb \cpu|Mux5~5 (
// Equation(s):
// \cpu|Mux5~5_combout  = (\cpu|Mux5~4_combout  & (((\cpu|registerFile[28][26]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux5~4_combout  & (\cpu|registerFile[20][26]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[20][26]~regout ),
	.datab(\cpu|Mux5~4_combout ),
	.datac(\cpu|registerFile[28][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux5~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~5 .lut_mask = 16'hE2CC;
defparam \cpu|Mux5~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N24
cycloneii_lcell_comb \cpu|Mux5~6 (
// Equation(s):
// \cpu|Mux5~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & (\cpu|Mux5~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux5~5_combout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux5~3_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datad(\cpu|Mux5~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~6 .lut_mask = 16'hE5E0;
defparam \cpu|Mux5~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N23
cycloneii_lcell_ff \cpu|registerFile[31][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][26]~regout ));

// Location: LCFF_X40_Y18_N13
cycloneii_lcell_ff \cpu|registerFile[27][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][26]~regout ));

// Location: LCFF_X41_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[19][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][26]~regout ));

// Location: LCCOMB_X41_Y18_N24
cycloneii_lcell_comb \cpu|Mux5~7 (
// Equation(s):
// \cpu|Mux5~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[23][26]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[19][26]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[23][26]~regout ),
	.datad(\cpu|registerFile[19][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux5~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~7 .lut_mask = 16'hB9A8;
defparam \cpu|Mux5~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N12
cycloneii_lcell_comb \cpu|Mux5~8 (
// Equation(s):
// \cpu|Mux5~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux5~7_combout  & (\cpu|registerFile[31][26]~regout )) # (!\cpu|Mux5~7_combout  & ((\cpu|registerFile[27][26]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux5~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[31][26]~regout ),
	.datac(\cpu|registerFile[27][26]~regout ),
	.datad(\cpu|Mux5~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~8 .lut_mask = 16'hDDA0;
defparam \cpu|Mux5~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y17_N10
cycloneii_lcell_comb \cpu|Mux5~9 (
// Equation(s):
// \cpu|Mux5~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux5~6_combout  & ((\cpu|Mux5~8_combout ))) # (!\cpu|Mux5~6_combout  & (\cpu|Mux5~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux5~6_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux5~1_combout ),
	.datac(\cpu|Mux5~6_combout ),
	.datad(\cpu|Mux5~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~9 .lut_mask = 16'hF858;
defparam \cpu|Mux5~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y21_N8
cycloneii_lcell_comb \cpu|Mux5~20 (
// Equation(s):
// \cpu|Mux5~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux5~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux5~19_combout ))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datac(\cpu|Mux5~19_combout ),
	.datad(\cpu|Mux5~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux5~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux5~20 .lut_mask = 16'hFC30;
defparam \cpu|Mux5~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X24_Y21_N9
cycloneii_lcell_ff \cpu|rs1[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux5~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [26]));

// Location: LCCOMB_X33_Y22_N22
cycloneii_lcell_comb \cpu|writeBackData[26]~151 (
// Equation(s):
// \cpu|writeBackData[26]~151_combout  = (\cpu|rs1 [26] & (((\cpu|ShiftLeft0~2_combout  & \cpu|aluIn2[26]~7_combout )) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|rs1 [26] & (((\cpu|aluIn2[26]~7_combout  & !\cpu|ShiftLeft0~3_combout ))))

	.dataa(\cpu|ShiftLeft0~2_combout ),
	.datab(\cpu|rs1 [26]),
	.datac(\cpu|aluIn2[26]~7_combout ),
	.datad(\cpu|ShiftLeft0~3_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[26]~151_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[26]~151 .lut_mask = 16'h80FC;
defparam \cpu|writeBackData[26]~151 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y22_N16
cycloneii_lcell_comb \cpu|writeBackData[26]~155 (
// Equation(s):
// \cpu|writeBackData[26]~155_combout  = (\cpu|writeBackData[26]~150_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[26]~154_combout ) # (\cpu|writeBackData[26]~151_combout ))))

	.dataa(\cpu|writeBackData[26]~154_combout ),
	.datab(\cpu|writeBackData~10_combout ),
	.datac(\cpu|writeBackData[26]~150_combout ),
	.datad(\cpu|writeBackData[26]~151_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[26]~155_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[26]~155 .lut_mask = 16'hFCF8;
defparam \cpu|writeBackData[26]~155 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[23][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][26]~regout ));

// Location: LCCOMB_X41_Y18_N18
cycloneii_lcell_comb \cpu|Mux37~7 (
// Equation(s):
// \cpu|Mux37~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\ram_inst|altsyncram_component|auto_generated|q_a [23])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [23] & ((\cpu|registerFile[27][26]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][26]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[19][26]~regout ),
	.datad(\cpu|registerFile[27][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux37~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~7 .lut_mask = 16'hDC98;
defparam \cpu|Mux37~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y18_N22
cycloneii_lcell_comb \cpu|Mux37~8 (
// Equation(s):
// \cpu|Mux37~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux37~7_combout  & ((\cpu|registerFile[31][26]~regout ))) # (!\cpu|Mux37~7_combout  & (\cpu|registerFile[23][26]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux37~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[23][26]~regout ),
	.datac(\cpu|registerFile[31][26]~regout ),
	.datad(\cpu|Mux37~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~8 .lut_mask = 16'hF588;
defparam \cpu|Mux37~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y17_N22
cycloneii_lcell_comb \cpu|Mux37~1 (
// Equation(s):
// \cpu|Mux37~1_combout  = (\cpu|Mux37~0_combout  & (((\cpu|registerFile[29][26]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|Mux37~0_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|registerFile[21][26]~regout ))))

	.dataa(\cpu|Mux37~0_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[29][26]~regout ),
	.datad(\cpu|registerFile[21][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux37~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~1 .lut_mask = 16'hE6A2;
defparam \cpu|Mux37~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N18
cycloneii_lcell_comb \cpu|Mux37~9 (
// Equation(s):
// \cpu|Mux37~9_combout  = (\cpu|Mux37~6_combout  & (((\cpu|Mux37~8_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|Mux37~6_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux37~1_combout ))))

	.dataa(\cpu|Mux37~6_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux37~8_combout ),
	.datad(\cpu|Mux37~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~9 .lut_mask = 16'hE6A2;
defparam \cpu|Mux37~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N18
cycloneii_lcell_comb \cpu|Mux37~11 (
// Equation(s):
// \cpu|Mux37~11_combout  = (\cpu|Mux37~10_combout  & (((\cpu|registerFile[7][26]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux37~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[6][26]~regout ))))

	.dataa(\cpu|Mux37~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[7][26]~regout ),
	.datad(\cpu|registerFile[6][26]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux37~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux37~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y22_N17
cycloneii_lcell_ff \cpu|registerFile[13][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[26]~155_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][26]~regout ));

// Location: LCFF_X34_Y22_N9
cycloneii_lcell_ff \cpu|registerFile[12][26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[26]~155_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][26]~regout ));

// Location: LCCOMB_X34_Y22_N2
cycloneii_lcell_comb \cpu|Mux37~17 (
// Equation(s):
// \cpu|Mux37~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[13][26]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|registerFile[12][26]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[13][26]~regout ),
	.datac(\cpu|registerFile[12][26]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux37~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~17 .lut_mask = 16'hAAD8;
defparam \cpu|Mux37~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y23_N8
cycloneii_lcell_comb \cpu|Mux37~18 (
// Equation(s):
// \cpu|Mux37~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux37~17_combout  & (\cpu|registerFile[15][26]~regout )) # (!\cpu|Mux37~17_combout  & ((\cpu|registerFile[14][26]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux37~17_combout ))))

	.dataa(\cpu|registerFile[15][26]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[14][26]~regout ),
	.datad(\cpu|Mux37~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~18 .lut_mask = 16'hBBC0;
defparam \cpu|Mux37~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y23_N24
cycloneii_lcell_comb \cpu|Mux37~19 (
// Equation(s):
// \cpu|Mux37~19_combout  = (\cpu|Mux37~16_combout  & (((\cpu|Mux37~18_combout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux37~16_combout  & (\cpu|Mux37~11_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [22])))

	.dataa(\cpu|Mux37~16_combout ),
	.datab(\cpu|Mux37~11_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux37~18_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~19 .lut_mask = 16'hEA4A;
defparam \cpu|Mux37~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y23_N10
cycloneii_lcell_comb \cpu|Mux37~20 (
// Equation(s):
// \cpu|Mux37~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux37~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux37~19_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(\cpu|Mux37~9_combout ),
	.datac(vcc),
	.datad(\cpu|Mux37~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux37~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux37~20 .lut_mask = 16'hDD88;
defparam \cpu|Mux37~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y23_N11
cycloneii_lcell_ff \cpu|rs2[26] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux37~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [26]));

// Location: LCCOMB_X28_Y23_N28
cycloneii_lcell_comb \cpu|aluIn2[26]~7 (
// Equation(s):
// \cpu|aluIn2[26]~7_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [26]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [31]))

	.dataa(\cpu|instr [31]),
	.datab(vcc),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [26]),
	.cin(gnd),
	.combout(\cpu|aluIn2[26]~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[26]~7 .lut_mask = 16'hFA0A;
defparam \cpu|aluIn2[26]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N4
cycloneii_lcell_comb \cpu|Add2~52 (
// Equation(s):
// \cpu|Add2~52_combout  = ((\cpu|rs1 [26] $ (\cpu|aluIn2[26]~7_combout  $ (\cpu|Add2~51 )))) # (GND)
// \cpu|Add2~53  = CARRY((\cpu|rs1 [26] & ((!\cpu|Add2~51 ) # (!\cpu|aluIn2[26]~7_combout ))) # (!\cpu|rs1 [26] & (!\cpu|aluIn2[26]~7_combout  & !\cpu|Add2~51 )))

	.dataa(\cpu|rs1 [26]),
	.datab(\cpu|aluIn2[26]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~51 ),
	.combout(\cpu|Add2~52_combout ),
	.cout(\cpu|Add2~53 ));
// synopsys translate_off
defparam \cpu|Add2~52 .lut_mask = 16'h962B;
defparam \cpu|Add2~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N26
cycloneii_lcell_comb \cpu|Equal10~7 (
// Equation(s):
// \cpu|Equal10~7_combout  = (!\cpu|Add2~46_combout  & (!\cpu|Add2~50_combout  & (!\cpu|Add2~52_combout  & !\cpu|Add2~48_combout )))

	.dataa(\cpu|Add2~46_combout ),
	.datab(\cpu|Add2~50_combout ),
	.datac(\cpu|Add2~52_combout ),
	.datad(\cpu|Add2~48_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~7 .lut_mask = 16'h0001;
defparam \cpu|Equal10~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y21_N14
cycloneii_lcell_comb \cpu|Equal10~5 (
// Equation(s):
// \cpu|Equal10~5_combout  = (!\cpu|Add2~36_combout  & (!\cpu|Add2~32_combout  & (!\cpu|Add2~34_combout  & !\cpu|Add2~30_combout )))

	.dataa(\cpu|Add2~36_combout ),
	.datab(\cpu|Add2~32_combout ),
	.datac(\cpu|Add2~34_combout ),
	.datad(\cpu|Add2~30_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~5 .lut_mask = 16'h0001;
defparam \cpu|Equal10~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N6
cycloneii_lcell_comb \cpu|Add2~54 (
// Equation(s):
// \cpu|Add2~54_combout  = (\cpu|rs1 [27] & ((\cpu|aluIn2[27]~6_combout  & (!\cpu|Add2~53 )) # (!\cpu|aluIn2[27]~6_combout  & (\cpu|Add2~53  & VCC)))) # (!\cpu|rs1 [27] & ((\cpu|aluIn2[27]~6_combout  & ((\cpu|Add2~53 ) # (GND))) # (!\cpu|aluIn2[27]~6_combout 
//  & (!\cpu|Add2~53 ))))
// \cpu|Add2~55  = CARRY((\cpu|rs1 [27] & (\cpu|aluIn2[27]~6_combout  & !\cpu|Add2~53 )) # (!\cpu|rs1 [27] & ((\cpu|aluIn2[27]~6_combout ) # (!\cpu|Add2~53 ))))

	.dataa(\cpu|rs1 [27]),
	.datab(\cpu|aluIn2[27]~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~53 ),
	.combout(\cpu|Add2~54_combout ),
	.cout(\cpu|Add2~55 ));
// synopsys translate_off
defparam \cpu|Add2~54 .lut_mask = 16'h694D;
defparam \cpu|Add2~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N2
cycloneii_lcell_comb \cpu|aluIn2[28]~5 (
// Equation(s):
// \cpu|aluIn2[28]~5_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [28])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(\cpu|rs2 [28]),
	.datab(\cpu|instr [31]),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[28]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[28]~5 .lut_mask = 16'hACAC;
defparam \cpu|aluIn2[28]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N8
cycloneii_lcell_comb \cpu|Add2~56 (
// Equation(s):
// \cpu|Add2~56_combout  = ((\cpu|rs1 [28] $ (\cpu|aluIn2[28]~5_combout  $ (\cpu|Add2~55 )))) # (GND)
// \cpu|Add2~57  = CARRY((\cpu|rs1 [28] & ((!\cpu|Add2~55 ) # (!\cpu|aluIn2[28]~5_combout ))) # (!\cpu|rs1 [28] & (!\cpu|aluIn2[28]~5_combout  & !\cpu|Add2~55 )))

	.dataa(\cpu|rs1 [28]),
	.datab(\cpu|aluIn2[28]~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~55 ),
	.combout(\cpu|Add2~56_combout ),
	.cout(\cpu|Add2~57 ));
// synopsys translate_off
defparam \cpu|Add2~56 .lut_mask = 16'h962B;
defparam \cpu|Add2~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X33_Y16_N9
cycloneii_lcell_ff \cpu|registerFile[9][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][30]~regout ));

// Location: LCFF_X33_Y16_N19
cycloneii_lcell_ff \cpu|registerFile[11][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][30]~regout ));

// Location: LCCOMB_X33_Y16_N18
cycloneii_lcell_comb \cpu|Mux1~11 (
// Equation(s):
// \cpu|Mux1~11_combout  = (\cpu|Mux1~10_combout  & (((\cpu|registerFile[11][30]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\cpu|Mux1~10_combout  & (\cpu|registerFile[9][30]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\cpu|Mux1~10_combout ),
	.datab(\cpu|registerFile[9][30]~regout ),
	.datac(\cpu|registerFile[11][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux1~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~11 .lut_mask = 16'hE4AA;
defparam \cpu|Mux1~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N1
cycloneii_lcell_ff \cpu|registerFile[2][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][30]~regout ));

// Location: LCFF_X36_Y17_N9
cycloneii_lcell_ff \cpu|registerFile[3][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][30]~regout ));

// Location: LCFF_X36_Y17_N11
cycloneii_lcell_ff \cpu|registerFile[1][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][30]~regout ));

// Location: LCCOMB_X36_Y17_N10
cycloneii_lcell_comb \cpu|Mux1~14 (
// Equation(s):
// \cpu|Mux1~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[3][30]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[1][30]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|registerFile[3][30]~regout ),
	.datac(\cpu|registerFile[1][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux1~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~14 .lut_mask = 16'h88A0;
defparam \cpu|Mux1~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N14
cycloneii_lcell_comb \cpu|Mux1~15 (
// Equation(s):
// \cpu|Mux1~15_combout  = (\cpu|Mux1~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|registerFile[2][30]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15])))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[2][30]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux1~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~15 .lut_mask = 16'hFF08;
defparam \cpu|Mux1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N25
cycloneii_lcell_ff \cpu|registerFile[7][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][30]~regout ));

// Location: LCFF_X34_Y19_N21
cycloneii_lcell_ff \cpu|registerFile[6][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][30]~regout ));

// Location: LCFF_X33_Y19_N11
cycloneii_lcell_ff \cpu|registerFile[4][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][30]~regout ));

// Location: LCCOMB_X33_Y19_N10
cycloneii_lcell_comb \cpu|Mux1~12 (
// Equation(s):
// \cpu|Mux1~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[5][30]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|registerFile[4][30]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [16]))))

	.dataa(\cpu|registerFile[5][30]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[4][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux1~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~12 .lut_mask = 16'hCCB8;
defparam \cpu|Mux1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N20
cycloneii_lcell_comb \cpu|Mux1~13 (
// Equation(s):
// \cpu|Mux1~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux1~12_combout  & (\cpu|registerFile[7][30]~regout )) # (!\cpu|Mux1~12_combout  & ((\cpu|registerFile[6][30]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux1~12_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[7][30]~regout ),
	.datac(\cpu|registerFile[6][30]~regout ),
	.datad(\cpu|Mux1~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~13 .lut_mask = 16'hDDA0;
defparam \cpu|Mux1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N16
cycloneii_lcell_comb \cpu|Mux1~16 (
// Equation(s):
// \cpu|Mux1~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\ram_inst|altsyncram_component|auto_generated|q_a [17])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [17] & ((\cpu|Mux1~13_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux1~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|Mux1~15_combout ),
	.datad(\cpu|Mux1~13_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~16 .lut_mask = 16'hDC98;
defparam \cpu|Mux1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N26
cycloneii_lcell_comb \cpu|Mux1~19 (
// Equation(s):
// \cpu|Mux1~19_combout  = (\cpu|Mux1~16_combout  & ((\cpu|Mux1~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\cpu|Mux1~16_combout  & (((\cpu|Mux1~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\cpu|Mux1~18_combout ),
	.datab(\cpu|Mux1~11_combout ),
	.datac(\cpu|Mux1~16_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux1~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~19 .lut_mask = 16'hACF0;
defparam \cpu|Mux1~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y19_N19
cycloneii_lcell_ff \cpu|registerFile[31][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[30]~123_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][30]~regout ));

// Location: LCFF_X29_Y19_N25
cycloneii_lcell_ff \cpu|registerFile[27][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][30]~regout ));

// Location: LCFF_X40_Y19_N9
cycloneii_lcell_ff \cpu|registerFile[19][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][30]~regout ));

// Location: LCFF_X37_Y23_N17
cycloneii_lcell_ff \cpu|registerFile[23][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][30]~regout ));

// Location: LCCOMB_X37_Y23_N16
cycloneii_lcell_comb \cpu|Mux1~7 (
// Equation(s):
// \cpu|Mux1~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|registerFile[23][30]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [18])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (\cpu|registerFile[19][30]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [18]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[19][30]~regout ),
	.datac(\cpu|registerFile[23][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.cin(gnd),
	.combout(\cpu|Mux1~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~7 .lut_mask = 16'hAAE4;
defparam \cpu|Mux1~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N24
cycloneii_lcell_comb \cpu|Mux1~8 (
// Equation(s):
// \cpu|Mux1~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux1~7_combout  & (\cpu|registerFile[31][30]~regout )) # (!\cpu|Mux1~7_combout  & ((\cpu|registerFile[27][30]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux1~7_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[31][30]~regout ),
	.datac(\cpu|registerFile[27][30]~regout ),
	.datad(\cpu|Mux1~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~8 .lut_mask = 16'hDDA0;
defparam \cpu|Mux1~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y16_N25
cycloneii_lcell_ff \cpu|registerFile[22][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][30]~regout ));

// Location: LCFF_X34_Y16_N31
cycloneii_lcell_ff \cpu|registerFile[30][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][30]~regout ));

// Location: LCFF_X35_Y16_N7
cycloneii_lcell_ff \cpu|registerFile[26][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][30]~regout ));

// Location: LCFF_X34_Y16_N13
cycloneii_lcell_ff \cpu|registerFile[18][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][30]~regout ));

// Location: LCCOMB_X35_Y16_N6
cycloneii_lcell_comb \cpu|Mux1~2 (
// Equation(s):
// \cpu|Mux1~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[26][30]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|registerFile[18][30]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[26][30]~regout ),
	.datad(\cpu|registerFile[18][30]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~2 .lut_mask = 16'hB9A8;
defparam \cpu|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N30
cycloneii_lcell_comb \cpu|Mux1~3 (
// Equation(s):
// \cpu|Mux1~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux1~2_combout  & ((\cpu|registerFile[30][30]~regout ))) # (!\cpu|Mux1~2_combout  & (\cpu|registerFile[22][30]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (((\cpu|Mux1~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|registerFile[22][30]~regout ),
	.datac(\cpu|registerFile[30][30]~regout ),
	.datad(\cpu|Mux1~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~3 .lut_mask = 16'hF588;
defparam \cpu|Mux1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N18
cycloneii_lcell_comb \cpu|Mux1~6 (
// Equation(s):
// \cpu|Mux1~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & ((\cpu|Mux1~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\cpu|Mux1~5_combout ))))

	.dataa(\cpu|Mux1~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux1~3_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux1~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~6 .lut_mask = 16'hFC22;
defparam \cpu|Mux1~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y16_N4
cycloneii_lcell_comb \cpu|Mux1~9 (
// Equation(s):
// \cpu|Mux1~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux1~6_combout  & ((\cpu|Mux1~8_combout ))) # (!\cpu|Mux1~6_combout  & (\cpu|Mux1~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux1~6_combout ))))

	.dataa(\cpu|Mux1~1_combout ),
	.datab(\cpu|Mux1~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux1~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~9 .lut_mask = 16'hCFA0;
defparam \cpu|Mux1~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N26
cycloneii_lcell_comb \cpu|Mux1~20 (
// Equation(s):
// \cpu|Mux1~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux1~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux1~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux1~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux1~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux1~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux1~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux1~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N27
cycloneii_lcell_ff \cpu|rs1[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux1~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [30]));

// Location: LCCOMB_X29_Y19_N0
cycloneii_lcell_comb \cpu|writeBackData[30]~119 (
// Equation(s):
// \cpu|writeBackData[30]~119_combout  = (\cpu|ShiftLeft0~3_combout  & (\cpu|ShiftLeft0~2_combout  & (\cpu|aluIn2[30]~3_combout  & \cpu|rs1 [30]))) # (!\cpu|ShiftLeft0~3_combout  & (((\cpu|aluIn2[30]~3_combout ) # (\cpu|rs1 [30]))))

	.dataa(\cpu|ShiftLeft0~3_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|aluIn2[30]~3_combout ),
	.datad(\cpu|rs1 [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[30]~119_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[30]~119 .lut_mask = 16'hD550;
defparam \cpu|writeBackData[30]~119 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N14
cycloneii_lcell_comb \cpu|writeBackData[30]~122 (
// Equation(s):
// \cpu|writeBackData[30]~122_combout  = (\cpu|writeBackData[30]~121_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[30]~3_combout  $ (\cpu|rs1 [30]))))

	.dataa(\cpu|writeBackData[30]~121_combout ),
	.datab(\cpu|ShiftLeft0~0_combout ),
	.datac(\cpu|aluIn2[30]~3_combout ),
	.datad(\cpu|rs1 [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[30]~122_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[30]~122 .lut_mask = 16'hABBA;
defparam \cpu|writeBackData[30]~122 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y22_N20
cycloneii_lcell_comb \cpu|writeBackData[30]~117 (
// Equation(s):
// \cpu|writeBackData[30]~117_combout  = (\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [30])

	.dataa(vcc),
	.datab(\cpu|instr [13]),
	.datac(vcc),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[30]~117_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[30]~117 .lut_mask = 16'hCC00;
defparam \cpu|writeBackData[30]~117 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N28
cycloneii_lcell_comb \cpu|writeBackData[30]~116 (
// Equation(s):
// \cpu|writeBackData[30]~116_combout  = (\cpu|cycles [30] & ((\cpu|Equal4~5_combout ) # ((\cpu|Equal6~0_combout  & \cpu|instr [30])))) # (!\cpu|cycles [30] & (\cpu|Equal6~0_combout  & ((\cpu|instr [30]))))

	.dataa(\cpu|cycles [30]),
	.datab(\cpu|Equal6~0_combout ),
	.datac(\cpu|Equal4~5_combout ),
	.datad(\cpu|instr [30]),
	.cin(gnd),
	.combout(\cpu|writeBackData[30]~116_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[30]~116 .lut_mask = 16'hECA0;
defparam \cpu|writeBackData[30]~116 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N30
cycloneii_lcell_comb \cpu|writeBackData[30]~118 (
// Equation(s):
// \cpu|writeBackData[30]~118_combout  = (\cpu|writeBackData[30]~116_combout ) # ((\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # (\cpu|writeBackData[30]~117_combout ))))

	.dataa(\cpu|writeBackData~306_combout ),
	.datab(\cpu|writeBackData[30]~117_combout ),
	.datac(\cpu|Equal0~1_combout ),
	.datad(\cpu|writeBackData[30]~116_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[30]~118_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[30]~118 .lut_mask = 16'hFFE0;
defparam \cpu|writeBackData[30]~118 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y19_N18
cycloneii_lcell_comb \cpu|writeBackData[30]~123 (
// Equation(s):
// \cpu|writeBackData[30]~123_combout  = (\cpu|writeBackData[30]~118_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[30]~119_combout ) # (\cpu|writeBackData[30]~122_combout ))))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|writeBackData[30]~119_combout ),
	.datac(\cpu|writeBackData[30]~122_combout ),
	.datad(\cpu|writeBackData[30]~118_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[30]~123_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[30]~123 .lut_mask = 16'hFFA8;
defparam \cpu|writeBackData[30]~123 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y21_N5
cycloneii_lcell_ff \cpu|registerFile[15][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][30]~regout ));

// Location: LCFF_X33_Y18_N19
cycloneii_lcell_ff \cpu|registerFile[14][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][30]~regout ));

// Location: LCCOMB_X33_Y18_N18
cycloneii_lcell_comb \cpu|Mux33~18 (
// Equation(s):
// \cpu|Mux33~18_combout  = (\cpu|Mux33~17_combout  & ((\cpu|registerFile[15][30]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux33~17_combout  & (((\cpu|registerFile[14][30]~regout  & 
// \ram_inst|altsyncram_component|auto_generated|q_a [21]))))

	.dataa(\cpu|Mux33~17_combout ),
	.datab(\cpu|registerFile[15][30]~regout ),
	.datac(\cpu|registerFile[14][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux33~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~18 .lut_mask = 16'hD8AA;
defparam \cpu|Mux33~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y17_N8
cycloneii_lcell_comb \cpu|Mux33~14 (
// Equation(s):
// \cpu|Mux33~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][30]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][30]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[3][30]~regout ),
	.datad(\cpu|registerFile[1][30]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux33~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~14 .lut_mask = 16'hA280;
defparam \cpu|Mux33~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N0
cycloneii_lcell_comb \cpu|Mux33~15 (
// Equation(s):
// \cpu|Mux33~15_combout  = (\cpu|Mux33~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|registerFile[2][30]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[2][30]~regout ),
	.datad(\cpu|Mux33~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux33~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N2
cycloneii_lcell_comb \cpu|Mux33~16 (
// Equation(s):
// \cpu|Mux33~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux33~13_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux33~15_combout )))))

	.dataa(\cpu|Mux33~13_combout ),
	.datab(\cpu|Mux33~15_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux33~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~16 .lut_mask = 16'hFA0C;
defparam \cpu|Mux33~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N20
cycloneii_lcell_comb \cpu|Mux33~19 (
// Equation(s):
// \cpu|Mux33~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux33~16_combout  & ((\cpu|Mux33~18_combout ))) # (!\cpu|Mux33~16_combout  & (\cpu|Mux33~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux33~16_combout ))))

	.dataa(\cpu|Mux33~11_combout ),
	.datab(\cpu|Mux33~18_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux33~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~19 .lut_mask = 16'hCFA0;
defparam \cpu|Mux33~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N12
cycloneii_lcell_comb \cpu|Mux33~2 (
// Equation(s):
// \cpu|Mux33~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[22][30]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|registerFile[18][30]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[22][30]~regout ),
	.datac(\cpu|registerFile[18][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux33~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~2 .lut_mask = 16'hAAD8;
defparam \cpu|Mux33~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N0
cycloneii_lcell_comb \cpu|Mux33~3 (
// Equation(s):
// \cpu|Mux33~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux33~2_combout  & (\cpu|registerFile[30][30]~regout )) # (!\cpu|Mux33~2_combout  & ((\cpu|registerFile[26][30]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux33~2_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[30][30]~regout ),
	.datac(\cpu|registerFile[26][30]~regout ),
	.datad(\cpu|Mux33~2_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~3 .lut_mask = 16'hDDA0;
defparam \cpu|Mux33~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N30
cycloneii_lcell_comb \cpu|Mux33~6 (
// Equation(s):
// \cpu|Mux33~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20]) # (\cpu|Mux33~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux33~5_combout  & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux33~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux33~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~6 .lut_mask = 16'hCEC2;
defparam \cpu|Mux33~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N19
cycloneii_lcell_ff \cpu|registerFile[17][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][30]~regout ));

// Location: LCFF_X34_Y17_N29
cycloneii_lcell_ff \cpu|registerFile[25][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][30]~regout ));

// Location: LCCOMB_X33_Y17_N18
cycloneii_lcell_comb \cpu|Mux33~0 (
// Equation(s):
// \cpu|Mux33~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|registerFile[25][30]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[17][30]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][30]~regout ),
	.datad(\cpu|registerFile[25][30]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux33~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~0 .lut_mask = 16'hBA98;
defparam \cpu|Mux33~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N15
cycloneii_lcell_ff \cpu|registerFile[29][30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[30]~123_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][30]~regout ));

// Location: LCCOMB_X33_Y17_N28
cycloneii_lcell_comb \cpu|Mux33~1 (
// Equation(s):
// \cpu|Mux33~1_combout  = (\cpu|Mux33~0_combout  & (((\cpu|registerFile[29][30]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux33~0_combout  & (\cpu|registerFile[21][30]~regout  & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22]))))

	.dataa(\cpu|registerFile[21][30]~regout ),
	.datab(\cpu|Mux33~0_combout ),
	.datac(\cpu|registerFile[29][30]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux33~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~1 .lut_mask = 16'hE2CC;
defparam \cpu|Mux33~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y17_N0
cycloneii_lcell_comb \cpu|Mux33~9 (
// Equation(s):
// \cpu|Mux33~9_combout  = (\cpu|Mux33~6_combout  & ((\cpu|Mux33~8_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\cpu|Mux33~6_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|Mux33~1_combout ))))

	.dataa(\cpu|Mux33~8_combout ),
	.datab(\cpu|Mux33~6_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux33~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~9 .lut_mask = 16'hBC8C;
defparam \cpu|Mux33~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N0
cycloneii_lcell_comb \cpu|Mux33~20 (
// Equation(s):
// \cpu|Mux33~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux33~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux33~19_combout ))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|Mux33~19_combout ),
	.datad(\cpu|Mux33~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux33~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux33~20 .lut_mask = 16'hFC30;
defparam \cpu|Mux33~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y24_N1
cycloneii_lcell_ff \cpu|rs2[30] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux33~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [30]));

// Location: LCCOMB_X27_Y24_N2
cycloneii_lcell_comb \cpu|aluIn2[30]~3 (
// Equation(s):
// \cpu|aluIn2[30]~3_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [30]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [31]))

	.dataa(\cpu|instr [31]),
	.datab(vcc),
	.datac(\cpu|aluIn2~0_combout ),
	.datad(\cpu|rs2 [30]),
	.cin(gnd),
	.combout(\cpu|aluIn2[30]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[30]~3 .lut_mask = 16'hFA0A;
defparam \cpu|aluIn2[30]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N30
cycloneii_lcell_comb \cpu|writeBackData[29]~125 (
// Equation(s):
// \cpu|writeBackData[29]~125_combout  = (\cpu|instr [13] & \ram_inst|altsyncram_component|auto_generated|q_a [29])

	.dataa(vcc),
	.datab(\cpu|instr [13]),
	.datac(vcc),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [29]),
	.cin(gnd),
	.combout(\cpu|writeBackData[29]~125_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[29]~125 .lut_mask = 16'hCC00;
defparam \cpu|writeBackData[29]~125 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N16
cycloneii_lcell_comb \cpu|writeBackData[29]~124 (
// Equation(s):
// \cpu|writeBackData[29]~124_combout  = (\cpu|instr [29] & ((\cpu|Equal6~0_combout ) # ((\cpu|cycles [29] & \cpu|Equal4~5_combout )))) # (!\cpu|instr [29] & (\cpu|cycles [29] & (\cpu|Equal4~5_combout )))

	.dataa(\cpu|instr [29]),
	.datab(\cpu|cycles [29]),
	.datac(\cpu|Equal4~5_combout ),
	.datad(\cpu|Equal6~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[29]~124_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[29]~124 .lut_mask = 16'hEAC0;
defparam \cpu|writeBackData[29]~124 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y22_N8
cycloneii_lcell_comb \cpu|writeBackData[29]~126 (
// Equation(s):
// \cpu|writeBackData[29]~126_combout  = (\cpu|writeBackData[29]~124_combout ) # ((\cpu|Equal0~1_combout  & ((\cpu|writeBackData~306_combout ) # (\cpu|writeBackData[29]~125_combout ))))

	.dataa(\cpu|writeBackData~306_combout ),
	.datab(\cpu|writeBackData[29]~125_combout ),
	.datac(\cpu|writeBackData[29]~124_combout ),
	.datad(\cpu|Equal0~1_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[29]~126_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[29]~126 .lut_mask = 16'hFEF0;
defparam \cpu|writeBackData[29]~126 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N5
cycloneii_lcell_ff \cpu|registerFile[10][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][29]~regout ));

// Location: LCFF_X40_Y20_N15
cycloneii_lcell_ff \cpu|registerFile[8][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~55_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[8][29]~regout ));

// Location: LCCOMB_X40_Y20_N14
cycloneii_lcell_comb \cpu|Mux2~12 (
// Equation(s):
// \cpu|Mux2~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|registerFile[10][29]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [15])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (((\cpu|registerFile[8][29]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [15]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[10][29]~regout ),
	.datac(\cpu|registerFile[8][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.cin(gnd),
	.combout(\cpu|Mux2~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~12 .lut_mask = 16'hAAD8;
defparam \cpu|Mux2~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y22_N1
cycloneii_lcell_ff \cpu|registerFile[9][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][29]~regout ));

// Location: LCFF_X40_Y22_N19
cycloneii_lcell_ff \cpu|registerFile[11][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~43_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[11][29]~regout ));

// Location: LCCOMB_X40_Y22_N0
cycloneii_lcell_comb \cpu|Mux2~13 (
// Equation(s):
// \cpu|Mux2~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux2~12_combout  & ((\cpu|registerFile[11][29]~regout ))) # (!\cpu|Mux2~12_combout  & (\cpu|registerFile[9][29]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|Mux2~12_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datab(\cpu|Mux2~12_combout ),
	.datac(\cpu|registerFile[9][29]~regout ),
	.datad(\cpu|registerFile[11][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux2~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~13 .lut_mask = 16'hEC64;
defparam \cpu|Mux2~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N26
cycloneii_lcell_comb \cpu|Mux2~16 (
// Equation(s):
// \cpu|Mux2~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux2~13_combout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (\cpu|Mux2~15_combout  & 
// ((!\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux2~15_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|Mux2~13_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux2~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~16 .lut_mask = 16'hCCE2;
defparam \cpu|Mux2~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y19_N9
cycloneii_lcell_ff \cpu|registerFile[6][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[29]~131_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][29]~regout ));

// Location: LCFF_X33_Y19_N5
cycloneii_lcell_ff \cpu|registerFile[5][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~37_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[5][29]~regout ));

// Location: LCFF_X33_Y19_N31
cycloneii_lcell_ff \cpu|registerFile[4][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[4][29]~regout ));

// Location: LCCOMB_X33_Y19_N4
cycloneii_lcell_comb \cpu|Mux2~10 (
// Equation(s):
// \cpu|Mux2~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & (\ram_inst|altsyncram_component|auto_generated|q_a [15])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [15] & (\cpu|registerFile[5][29]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|registerFile[4][29]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|registerFile[5][29]~regout ),
	.datad(\cpu|registerFile[4][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux2~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux2~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N24
cycloneii_lcell_comb \cpu|Mux2~11 (
// Equation(s):
// \cpu|Mux2~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux2~10_combout  & (\cpu|registerFile[7][29]~regout )) # (!\cpu|Mux2~10_combout  & ((\cpu|registerFile[6][29]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & (((\cpu|Mux2~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|registerFile[7][29]~regout ),
	.datac(\cpu|registerFile[6][29]~regout ),
	.datad(\cpu|Mux2~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux2~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~11 .lut_mask = 16'hDDA0;
defparam \cpu|Mux2~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N4
cycloneii_lcell_comb \cpu|Mux2~19 (
// Equation(s):
// \cpu|Mux2~19_combout  = (\cpu|Mux2~16_combout  & ((\cpu|Mux2~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux2~16_combout  & (((\cpu|Mux2~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|Mux2~18_combout ),
	.datab(\cpu|Mux2~16_combout ),
	.datac(\cpu|Mux2~11_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux2~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~19 .lut_mask = 16'hB8CC;
defparam \cpu|Mux2~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N12
cycloneii_lcell_comb \cpu|Mux2~20 (
// Equation(s):
// \cpu|Mux2~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux2~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux2~19_combout )))

	.dataa(\cpu|Mux2~9_combout ),
	.datab(\cpu|Mux2~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Mux2~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux2~20 .lut_mask = 16'hACAC;
defparam \cpu|Mux2~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N13
cycloneii_lcell_ff \cpu|rs1[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux2~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [29]));

// Location: LCCOMB_X25_Y19_N30
cycloneii_lcell_comb \cpu|aluReg[27]~21 (
// Equation(s):
// \cpu|aluReg[27]~21_combout  = (\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [26])) # (!\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [28])))

	.dataa(\cpu|aluReg [26]),
	.datab(\cpu|ShiftLeft0~5_combout ),
	.datac(vcc),
	.datad(\cpu|aluReg [28]),
	.cin(gnd),
	.combout(\cpu|aluReg[27]~21_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[27]~21 .lut_mask = 16'hBB88;
defparam \cpu|aluReg[27]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N31
cycloneii_lcell_ff \cpu|aluReg[27] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[27]~21_combout ),
	.sdata(\cpu|rs1 [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [27]));

// Location: LCCOMB_X25_Y19_N28
cycloneii_lcell_comb \cpu|aluReg[28]~24 (
// Equation(s):
// \cpu|aluReg[28]~24_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [27]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [29]))

	.dataa(\cpu|aluReg [29]),
	.datab(\cpu|aluReg [27]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[28]~24_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[28]~24 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[28]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N8
cycloneii_lcell_comb \cpu|writeBackData[28]~135 (
// Equation(s):
// \cpu|writeBackData[28]~135_combout  = (\cpu|aluIn2[28]~5_combout  & (((\cpu|ShiftLeft0~2_combout  & \cpu|rs1 [28])) # (!\cpu|ShiftLeft0~3_combout ))) # (!\cpu|aluIn2[28]~5_combout  & (((!\cpu|ShiftLeft0~3_combout  & \cpu|rs1 [28]))))

	.dataa(\cpu|aluIn2[28]~5_combout ),
	.datab(\cpu|ShiftLeft0~2_combout ),
	.datac(\cpu|ShiftLeft0~3_combout ),
	.datad(\cpu|rs1 [28]),
	.cin(gnd),
	.combout(\cpu|writeBackData[28]~135_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[28]~135 .lut_mask = 16'h8F0A;
defparam \cpu|writeBackData[28]~135 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N28
cycloneii_lcell_comb \cpu|writeBackData[28]~137 (
// Equation(s):
// \cpu|writeBackData[28]~137_combout  = (\cpu|writeBackData[28]~136_combout  & (((\cpu|aluReg [28] & \cpu|Equal12~0_combout )) # (!\cpu|ShiftLeft0~1_combout ))) # (!\cpu|writeBackData[28]~136_combout  & (\cpu|aluReg [28] & ((\cpu|Equal12~0_combout ))))

	.dataa(\cpu|writeBackData[28]~136_combout ),
	.datab(\cpu|aluReg [28]),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|Equal12~0_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[28]~137_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[28]~137 .lut_mask = 16'hCE0A;
defparam \cpu|writeBackData[28]~137 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X28_Y19_N14
cycloneii_lcell_comb \cpu|writeBackData[28]~138 (
// Equation(s):
// \cpu|writeBackData[28]~138_combout  = (\cpu|writeBackData[28]~137_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[28]~5_combout  $ (\cpu|rs1 [28]))))

	.dataa(\cpu|aluIn2[28]~5_combout ),
	.datab(\cpu|writeBackData[28]~137_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|rs1 [28]),
	.cin(gnd),
	.combout(\cpu|writeBackData[28]~138_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[28]~138 .lut_mask = 16'hCDCE;
defparam \cpu|writeBackData[28]~138 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y22_N24
cycloneii_lcell_comb \cpu|writeBackData[28]~139 (
// Equation(s):
// \cpu|writeBackData[28]~139_combout  = (\cpu|writeBackData[28]~134_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[28]~135_combout ) # (\cpu|writeBackData[28]~138_combout ))))

	.dataa(\cpu|writeBackData[28]~134_combout ),
	.datab(\cpu|writeBackData~10_combout ),
	.datac(\cpu|writeBackData[28]~135_combout ),
	.datad(\cpu|writeBackData[28]~138_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[28]~139_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[28]~139 .lut_mask = 16'hEEEA;
defparam \cpu|writeBackData[28]~139 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N1
cycloneii_lcell_ff \cpu|registerFile[24][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][28]~regout ));

// Location: LCFF_X36_Y20_N1
cycloneii_lcell_ff \cpu|registerFile[16][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][28]~regout ));

// Location: LCCOMB_X36_Y20_N0
cycloneii_lcell_comb \cpu|Mux3~4 (
// Equation(s):
// \cpu|Mux3~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[24][28]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|registerFile[16][28]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\cpu|registerFile[24][28]~regout ),
	.datac(\cpu|registerFile[16][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux3~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~4 .lut_mask = 16'hAAD8;
defparam \cpu|Mux3~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y20_N27
cycloneii_lcell_ff \cpu|registerFile[28][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~54_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[28][28]~regout ));

// Location: LCFF_X37_Y20_N19
cycloneii_lcell_ff \cpu|registerFile[20][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][28]~regout ));

// Location: LCCOMB_X36_Y20_N26
cycloneii_lcell_comb \cpu|Mux3~5 (
// Equation(s):
// \cpu|Mux3~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux3~4_combout  & (\cpu|registerFile[28][28]~regout )) # (!\cpu|Mux3~4_combout  & ((\cpu|registerFile[20][28]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux3~4_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux3~4_combout ),
	.datac(\cpu|registerFile[28][28]~regout ),
	.datad(\cpu|registerFile[20][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux3~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~5 .lut_mask = 16'hE6C4;
defparam \cpu|Mux3~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[18][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~27_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[18][28]~regout ));

// Location: LCCOMB_X36_Y22_N24
cycloneii_lcell_comb \cpu|Mux3~2 (
// Equation(s):
// \cpu|Mux3~2_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[26][28]~regout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (((\cpu|registerFile[18][28]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [17]))))

	.dataa(\cpu|registerFile[26][28]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[18][28]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.cin(gnd),
	.combout(\cpu|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~2 .lut_mask = 16'hCCB8;
defparam \cpu|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y22_N3
cycloneii_lcell_ff \cpu|registerFile[30][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][28]~regout ));

// Location: LCFF_X37_Y22_N29
cycloneii_lcell_ff \cpu|registerFile[22][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~26_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[22][28]~regout ));

// Location: LCCOMB_X36_Y22_N2
cycloneii_lcell_comb \cpu|Mux3~3 (
// Equation(s):
// \cpu|Mux3~3_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\cpu|Mux3~2_combout  & (\cpu|registerFile[30][28]~regout )) # (!\cpu|Mux3~2_combout  & ((\cpu|registerFile[22][28]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|Mux3~2_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\cpu|Mux3~2_combout ),
	.datac(\cpu|registerFile[30][28]~regout ),
	.datad(\cpu|registerFile[22][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux3~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~3 .lut_mask = 16'hE6C4;
defparam \cpu|Mux3~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N16
cycloneii_lcell_comb \cpu|Mux3~6 (
// Equation(s):
// \cpu|Mux3~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\ram_inst|altsyncram_component|auto_generated|q_a [15]) # ((\cpu|Mux3~3_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & (\cpu|Mux3~5_combout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux3~5_combout ),
	.datad(\cpu|Mux3~3_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~6 .lut_mask = 16'hBA98;
defparam \cpu|Mux3~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y18_N9
cycloneii_lcell_ff \cpu|registerFile[27][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][28]~regout ));

// Location: LCFF_X40_Y18_N11
cycloneii_lcell_ff \cpu|registerFile[31][28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[28]~139_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][28]~regout ));

// Location: LCCOMB_X40_Y18_N8
cycloneii_lcell_comb \cpu|Mux3~8 (
// Equation(s):
// \cpu|Mux3~8_combout  = (\cpu|Mux3~7_combout  & (((\cpu|registerFile[31][28]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18]))) # (!\cpu|Mux3~7_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (\cpu|registerFile[27][28]~regout )))

	.dataa(\cpu|Mux3~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[27][28]~regout ),
	.datad(\cpu|registerFile[31][28]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux3~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~8 .lut_mask = 16'hEA62;
defparam \cpu|Mux3~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y20_N26
cycloneii_lcell_comb \cpu|Mux3~9 (
// Equation(s):
// \cpu|Mux3~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux3~6_combout  & ((\cpu|Mux3~8_combout ))) # (!\cpu|Mux3~6_combout  & (\cpu|Mux3~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux3~6_combout ))))

	.dataa(\cpu|Mux3~1_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datac(\cpu|Mux3~6_combout ),
	.datad(\cpu|Mux3~8_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~9 .lut_mask = 16'hF838;
defparam \cpu|Mux3~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y20_N6
cycloneii_lcell_comb \cpu|Mux3~20 (
// Equation(s):
// \cpu|Mux3~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux3~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux3~19_combout ))

	.dataa(\cpu|Mux3~19_combout ),
	.datab(vcc),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux3~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux3~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux3~20 .lut_mask = 16'hFA0A;
defparam \cpu|Mux3~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y20_N7
cycloneii_lcell_ff \cpu|rs1[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux3~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [28]));

// Location: LCFF_X25_Y19_N29
cycloneii_lcell_ff \cpu|aluReg[28] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[28]~24_combout ),
	.sdata(\cpu|rs1 [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [28]));

// Location: LCCOMB_X25_Y19_N10
cycloneii_lcell_comb \cpu|aluReg[29]~27 (
// Equation(s):
// \cpu|aluReg[29]~27_combout  = (\cpu|ShiftLeft0~5_combout  & ((\cpu|aluReg [28]))) # (!\cpu|ShiftLeft0~5_combout  & (\cpu|aluReg [30]))

	.dataa(\cpu|aluReg [30]),
	.datab(\cpu|aluReg [28]),
	.datac(vcc),
	.datad(\cpu|ShiftLeft0~5_combout ),
	.cin(gnd),
	.combout(\cpu|aluReg[29]~27_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg[29]~27 .lut_mask = 16'hCCAA;
defparam \cpu|aluReg[29]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y19_N11
cycloneii_lcell_ff \cpu|aluReg[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluReg[29]~27_combout ),
	.sdata(\cpu|rs1 [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\cpu|WideOr0~combout ),
	.ena(\cpu|aluReg[23]~39_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluReg [29]));

// Location: LCCOMB_X27_Y20_N10
cycloneii_lcell_comb \cpu|Add2~58 (
// Equation(s):
// \cpu|Add2~58_combout  = (\cpu|rs1 [29] & ((\cpu|aluIn2[29]~4_combout  & (!\cpu|Add2~57 )) # (!\cpu|aluIn2[29]~4_combout  & (\cpu|Add2~57  & VCC)))) # (!\cpu|rs1 [29] & ((\cpu|aluIn2[29]~4_combout  & ((\cpu|Add2~57 ) # (GND))) # (!\cpu|aluIn2[29]~4_combout 
//  & (!\cpu|Add2~57 ))))
// \cpu|Add2~59  = CARRY((\cpu|rs1 [29] & (\cpu|aluIn2[29]~4_combout  & !\cpu|Add2~57 )) # (!\cpu|rs1 [29] & ((\cpu|aluIn2[29]~4_combout ) # (!\cpu|Add2~57 ))))

	.dataa(\cpu|rs1 [29]),
	.datab(\cpu|aluIn2[29]~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~57 ),
	.combout(\cpu|Add2~58_combout ),
	.cout(\cpu|Add2~59 ));
// synopsys translate_off
defparam \cpu|Add2~58 .lut_mask = 16'h694D;
defparam \cpu|Add2~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N6
cycloneii_lcell_comb \cpu|writeBackData[29]~128 (
// Equation(s):
// \cpu|writeBackData[29]~128_combout  = (\cpu|instr [30] & ((\cpu|instr [5] & (\cpu|Add2~58_combout )) # (!\cpu|instr [5] & ((\cpu|aluPlus[29]~58_combout ))))) # (!\cpu|instr [30] & (((\cpu|aluPlus[29]~58_combout ))))

	.dataa(\cpu|instr [30]),
	.datab(\cpu|Add2~58_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|aluPlus[29]~58_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[29]~128_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[29]~128 .lut_mask = 16'hDF80;
defparam \cpu|writeBackData[29]~128 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N16
cycloneii_lcell_comb \cpu|writeBackData[29]~129 (
// Equation(s):
// \cpu|writeBackData[29]~129_combout  = (\cpu|ShiftLeft0~1_combout  & (\cpu|Equal12~0_combout  & (\cpu|aluReg [29]))) # (!\cpu|ShiftLeft0~1_combout  & ((\cpu|writeBackData[29]~128_combout ) # ((\cpu|Equal12~0_combout  & \cpu|aluReg [29]))))

	.dataa(\cpu|ShiftLeft0~1_combout ),
	.datab(\cpu|Equal12~0_combout ),
	.datac(\cpu|aluReg [29]),
	.datad(\cpu|writeBackData[29]~128_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[29]~129_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[29]~129 .lut_mask = 16'hD5C0;
defparam \cpu|writeBackData[29]~129 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N26
cycloneii_lcell_comb \cpu|writeBackData[29]~130 (
// Equation(s):
// \cpu|writeBackData[29]~130_combout  = (\cpu|writeBackData[29]~129_combout ) # ((!\cpu|ShiftLeft0~0_combout  & (\cpu|aluIn2[29]~4_combout  $ (\cpu|rs1 [29]))))

	.dataa(\cpu|aluIn2[29]~4_combout ),
	.datab(\cpu|rs1 [29]),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|writeBackData[29]~129_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[29]~130_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[29]~130 .lut_mask = 16'hFF06;
defparam \cpu|writeBackData[29]~130 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y19_N8
cycloneii_lcell_comb \cpu|writeBackData[29]~131 (
// Equation(s):
// \cpu|writeBackData[29]~131_combout  = (\cpu|writeBackData[29]~126_combout ) # ((\cpu|writeBackData~10_combout  & ((\cpu|writeBackData[29]~127_combout ) # (\cpu|writeBackData[29]~130_combout ))))

	.dataa(\cpu|writeBackData[29]~127_combout ),
	.datab(\cpu|writeBackData[29]~126_combout ),
	.datac(\cpu|writeBackData~10_combout ),
	.datad(\cpu|writeBackData[29]~130_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[29]~131_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[29]~131 .lut_mask = 16'hFCEC;
defparam \cpu|writeBackData[29]~131 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N23
cycloneii_lcell_ff \cpu|registerFile[7][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][29]~regout ));

// Location: LCCOMB_X33_Y18_N22
cycloneii_lcell_comb \cpu|Mux34~13 (
// Equation(s):
// \cpu|Mux34~13_combout  = (\cpu|Mux34~12_combout  & (((\cpu|registerFile[7][29]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21]))) # (!\cpu|Mux34~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[6][29]~regout ))))

	.dataa(\cpu|Mux34~12_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[7][29]~regout ),
	.datad(\cpu|registerFile[6][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux34~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~13 .lut_mask = 16'hE6A2;
defparam \cpu|Mux34~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y17_N15
cycloneii_lcell_ff \cpu|registerFile[1][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~45_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[1][29]~regout ));

// Location: LCCOMB_X36_Y17_N14
cycloneii_lcell_comb \cpu|Mux34~14 (
// Equation(s):
// \cpu|Mux34~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][29]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][29]~regout )))))

	.dataa(\cpu|registerFile[3][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[1][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux34~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~14 .lut_mask = 16'hB800;
defparam \cpu|Mux34~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N16
cycloneii_lcell_comb \cpu|Mux34~15 (
// Equation(s):
// \cpu|Mux34~15_combout  = (\cpu|Mux34~14_combout ) # ((\cpu|registerFile[2][29]~regout  & (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \ram_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\cpu|registerFile[2][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|Mux34~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux34~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N26
cycloneii_lcell_comb \cpu|Mux34~16 (
// Equation(s):
// \cpu|Mux34~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux34~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux34~15_combout  & !\ram_inst|altsyncram_component|auto_generated|q_a [23]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux34~13_combout ),
	.datac(\cpu|Mux34~15_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux34~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~16 .lut_mask = 16'hAAD8;
defparam \cpu|Mux34~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y18_N9
cycloneii_lcell_ff \cpu|registerFile[14][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][29]~regout ));

// Location: LCFF_X33_Y22_N25
cycloneii_lcell_ff \cpu|registerFile[13][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][29]~regout ));

// Location: LCFF_X34_Y22_N29
cycloneii_lcell_ff \cpu|registerFile[12][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][29]~regout ));

// Location: LCCOMB_X33_Y22_N24
cycloneii_lcell_comb \cpu|Mux34~17 (
// Equation(s):
// \cpu|Mux34~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[13][29]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][29]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[13][29]~regout ),
	.datad(\cpu|registerFile[12][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux34~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~17 .lut_mask = 16'hD9C8;
defparam \cpu|Mux34~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y18_N8
cycloneii_lcell_comb \cpu|Mux34~18 (
// Equation(s):
// \cpu|Mux34~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux34~17_combout  & (\cpu|registerFile[15][29]~regout )) # (!\cpu|Mux34~17_combout  & ((\cpu|registerFile[14][29]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|Mux34~17_combout ))))

	.dataa(\cpu|registerFile[15][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[14][29]~regout ),
	.datad(\cpu|Mux34~17_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~18 .lut_mask = 16'hBBC0;
defparam \cpu|Mux34~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y20_N4
cycloneii_lcell_comb \cpu|Mux34~10 (
// Equation(s):
// \cpu|Mux34~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\cpu|registerFile[10][29]~regout ) # (\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (\cpu|registerFile[8][29]~regout  & ((!\ram_inst|altsyncram_component|auto_generated|q_a [20]))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[8][29]~regout ),
	.datac(\cpu|registerFile[10][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux34~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~10 .lut_mask = 16'hAAE4;
defparam \cpu|Mux34~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y22_N18
cycloneii_lcell_comb \cpu|Mux34~11 (
// Equation(s):
// \cpu|Mux34~11_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux34~10_combout  & ((\cpu|registerFile[11][29]~regout ))) # (!\cpu|Mux34~10_combout  & (\cpu|registerFile[9][29]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux34~10_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|registerFile[9][29]~regout ),
	.datac(\cpu|registerFile[11][29]~regout ),
	.datad(\cpu|Mux34~10_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~11 .lut_mask = 16'hF588;
defparam \cpu|Mux34~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N20
cycloneii_lcell_comb \cpu|Mux34~19 (
// Equation(s):
// \cpu|Mux34~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux34~16_combout  & (\cpu|Mux34~18_combout )) # (!\cpu|Mux34~16_combout  & ((\cpu|Mux34~11_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (\cpu|Mux34~16_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux34~16_combout ),
	.datac(\cpu|Mux34~18_combout ),
	.datad(\cpu|Mux34~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~19 .lut_mask = 16'hE6C4;
defparam \cpu|Mux34~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y21_N13
cycloneii_lcell_ff \cpu|registerFile[31][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][29]~regout ));

// Location: LCFF_X38_Y21_N3
cycloneii_lcell_ff \cpu|registerFile[23][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][29]~regout ));

// Location: LCFF_X38_Y22_N31
cycloneii_lcell_ff \cpu|registerFile[19][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][29]~regout ));

// Location: LCCOMB_X38_Y22_N30
cycloneii_lcell_comb \cpu|Mux34~7 (
// Equation(s):
// \cpu|Mux34~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[23][29]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|registerFile[19][29]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|registerFile[23][29]~regout ),
	.datac(\cpu|registerFile[19][29]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux34~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~7 .lut_mask = 16'hEE50;
defparam \cpu|Mux34~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y21_N12
cycloneii_lcell_comb \cpu|Mux34~8 (
// Equation(s):
// \cpu|Mux34~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux34~7_combout  & ((\cpu|registerFile[31][29]~regout ))) # (!\cpu|Mux34~7_combout  & (\cpu|registerFile[27][29]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux34~7_combout ))))

	.dataa(\cpu|registerFile[27][29]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[31][29]~regout ),
	.datad(\cpu|Mux34~7_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~8 .lut_mask = 16'hF388;
defparam \cpu|Mux34~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y17_N21
cycloneii_lcell_ff \cpu|registerFile[17][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~21_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[17][29]~regout ));

// Location: LCFF_X33_Y17_N3
cycloneii_lcell_ff \cpu|registerFile[21][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~18_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[21][29]~regout ));

// Location: LCCOMB_X33_Y17_N20
cycloneii_lcell_comb \cpu|Mux34~0 (
// Equation(s):
// \cpu|Mux34~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\ram_inst|altsyncram_component|auto_generated|q_a [22])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [22] & ((\cpu|registerFile[21][29]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|registerFile[17][29]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][29]~regout ),
	.datad(\cpu|registerFile[21][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux34~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~0 .lut_mask = 16'hDC98;
defparam \cpu|Mux34~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X34_Y17_N17
cycloneii_lcell_ff \cpu|registerFile[25][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~20_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[25][29]~regout ));

// Location: LCFF_X34_Y17_N3
cycloneii_lcell_ff \cpu|registerFile[29][29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[29]~131_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~22_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[29][29]~regout ));

// Location: LCCOMB_X34_Y16_N28
cycloneii_lcell_comb \cpu|Mux34~1 (
// Equation(s):
// \cpu|Mux34~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux34~0_combout  & ((\cpu|registerFile[29][29]~regout ))) # (!\cpu|Mux34~0_combout  & (\cpu|registerFile[25][29]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|Mux34~0_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\cpu|Mux34~0_combout ),
	.datac(\cpu|registerFile[25][29]~regout ),
	.datad(\cpu|registerFile[29][29]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux34~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~1 .lut_mask = 16'hEC64;
defparam \cpu|Mux34~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y16_N22
cycloneii_lcell_comb \cpu|Mux34~9 (
// Equation(s):
// \cpu|Mux34~9_combout  = (\cpu|Mux34~6_combout  & (((\cpu|Mux34~8_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20]))) # (!\cpu|Mux34~6_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux34~1_combout ))))

	.dataa(\cpu|Mux34~6_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux34~8_combout ),
	.datad(\cpu|Mux34~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~9 .lut_mask = 16'hE6A2;
defparam \cpu|Mux34~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y23_N0
cycloneii_lcell_comb \cpu|Mux34~20 (
// Equation(s):
// \cpu|Mux34~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux34~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux34~19_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datab(vcc),
	.datac(\cpu|Mux34~19_combout ),
	.datad(\cpu|Mux34~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux34~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux34~20 .lut_mask = 16'hFA50;
defparam \cpu|Mux34~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X25_Y23_N1
cycloneii_lcell_ff \cpu|rs2[29] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux34~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [29]));

// Location: LCCOMB_X25_Y23_N24
cycloneii_lcell_comb \cpu|aluIn2[29]~4 (
// Equation(s):
// \cpu|aluIn2[29]~4_combout  = (\cpu|aluIn2~0_combout  & (\cpu|rs2 [29])) # (!\cpu|aluIn2~0_combout  & ((\cpu|instr [31])))

	.dataa(\cpu|aluIn2~0_combout ),
	.datab(\cpu|rs2 [29]),
	.datac(\cpu|instr [31]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluIn2[29]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[29]~4 .lut_mask = 16'hD8D8;
defparam \cpu|aluIn2[29]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N12
cycloneii_lcell_comb \cpu|Add2~60 (
// Equation(s):
// \cpu|Add2~60_combout  = ((\cpu|rs1 [30] $ (\cpu|aluIn2[30]~3_combout  $ (\cpu|Add2~59 )))) # (GND)
// \cpu|Add2~61  = CARRY((\cpu|rs1 [30] & ((!\cpu|Add2~59 ) # (!\cpu|aluIn2[30]~3_combout ))) # (!\cpu|rs1 [30] & (!\cpu|aluIn2[30]~3_combout  & !\cpu|Add2~59 )))

	.dataa(\cpu|rs1 [30]),
	.datab(\cpu|aluIn2[30]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~59 ),
	.combout(\cpu|Add2~60_combout ),
	.cout(\cpu|Add2~61 ));
// synopsys translate_off
defparam \cpu|Add2~60 .lut_mask = 16'h962B;
defparam \cpu|Add2~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N28
cycloneii_lcell_comb \cpu|Equal10~8 (
// Equation(s):
// \cpu|Equal10~8_combout  = (!\cpu|Add2~58_combout  & (!\cpu|Add2~54_combout  & (!\cpu|Add2~56_combout  & !\cpu|Add2~60_combout )))

	.dataa(\cpu|Add2~58_combout ),
	.datab(\cpu|Add2~54_combout ),
	.datac(\cpu|Add2~56_combout ),
	.datad(\cpu|Add2~60_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~8 .lut_mask = 16'h0001;
defparam \cpu|Equal10~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N22
cycloneii_lcell_comb \cpu|Equal10~9 (
// Equation(s):
// \cpu|Equal10~9_combout  = (\cpu|Equal10~6_combout  & (\cpu|Equal10~7_combout  & (\cpu|Equal10~5_combout  & \cpu|Equal10~8_combout )))

	.dataa(\cpu|Equal10~6_combout ),
	.datab(\cpu|Equal10~7_combout ),
	.datac(\cpu|Equal10~5_combout ),
	.datad(\cpu|Equal10~8_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~9 .lut_mask = 16'h8000;
defparam \cpu|Equal10~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N0
cycloneii_lcell_comb \cpu|Equal10~1 (
// Equation(s):
// \cpu|Equal10~1_combout  = (!\cpu|Add2~22_combout  & (!\cpu|Add2~18_combout  & (!\cpu|Add2~20_combout  & !\cpu|Add2~16_combout )))

	.dataa(\cpu|Add2~22_combout ),
	.datab(\cpu|Add2~18_combout ),
	.datac(\cpu|Add2~20_combout ),
	.datad(\cpu|Add2~16_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~1 .lut_mask = 16'h0001;
defparam \cpu|Equal10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N2
cycloneii_lcell_comb \cpu|Equal10~2 (
// Equation(s):
// \cpu|Equal10~2_combout  = (!\cpu|Add2~4_combout  & (!\cpu|Add2~2_combout  & (!\cpu|Add2~0_combout  & !\cpu|Add2~6_combout )))

	.dataa(\cpu|Add2~4_combout ),
	.datab(\cpu|Add2~2_combout ),
	.datac(\cpu|Add2~0_combout ),
	.datad(\cpu|Add2~6_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~2 .lut_mask = 16'h0001;
defparam \cpu|Equal10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N12
cycloneii_lcell_comb \cpu|Equal10~3 (
// Equation(s):
// \cpu|Equal10~3_combout  = (!\cpu|Add2~24_combout  & (!\cpu|Add2~28_combout  & (!\cpu|Add2~26_combout  & \cpu|Equal10~2_combout )))

	.dataa(\cpu|Add2~24_combout ),
	.datab(\cpu|Add2~28_combout ),
	.datac(\cpu|Add2~26_combout ),
	.datad(\cpu|Equal10~2_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~3 .lut_mask = 16'h0100;
defparam \cpu|Equal10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y19_N0
cycloneii_lcell_comb \cpu|aluIn2[31]~2 (
// Equation(s):
// \cpu|aluIn2[31]~2_combout  = (\cpu|aluIn2~0_combout  & ((\cpu|rs2 [31]))) # (!\cpu|aluIn2~0_combout  & (\cpu|instr [31]))

	.dataa(\cpu|aluIn2~0_combout ),
	.datab(\cpu|instr [31]),
	.datac(vcc),
	.datad(\cpu|rs2 [31]),
	.cin(gnd),
	.combout(\cpu|aluIn2[31]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluIn2[31]~2 .lut_mask = 16'hEE44;
defparam \cpu|aluIn2[31]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N14
cycloneii_lcell_comb \cpu|Add2~62 (
// Equation(s):
// \cpu|Add2~62_combout  = (\cpu|rs1 [31] & ((\cpu|aluIn2[31]~2_combout  & (!\cpu|Add2~61 )) # (!\cpu|aluIn2[31]~2_combout  & (\cpu|Add2~61  & VCC)))) # (!\cpu|rs1 [31] & ((\cpu|aluIn2[31]~2_combout  & ((\cpu|Add2~61 ) # (GND))) # (!\cpu|aluIn2[31]~2_combout 
//  & (!\cpu|Add2~61 ))))
// \cpu|Add2~63  = CARRY((\cpu|rs1 [31] & (\cpu|aluIn2[31]~2_combout  & !\cpu|Add2~61 )) # (!\cpu|rs1 [31] & ((\cpu|aluIn2[31]~2_combout ) # (!\cpu|Add2~61 ))))

	.dataa(\cpu|rs1 [31]),
	.datab(\cpu|aluIn2[31]~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~61 ),
	.combout(\cpu|Add2~62_combout ),
	.cout(\cpu|Add2~63 ));
// synopsys translate_off
defparam \cpu|Add2~62 .lut_mask = 16'h694D;
defparam \cpu|Add2~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X27_Y22_N14
cycloneii_lcell_comb \cpu|Equal10~4 (
// Equation(s):
// \cpu|Equal10~4_combout  = (\cpu|Equal10~0_combout  & (\cpu|Equal10~1_combout  & (\cpu|Equal10~3_combout  & !\cpu|Add2~62_combout )))

	.dataa(\cpu|Equal10~0_combout ),
	.datab(\cpu|Equal10~1_combout ),
	.datac(\cpu|Equal10~3_combout ),
	.datad(\cpu|Add2~62_combout ),
	.cin(gnd),
	.combout(\cpu|Equal10~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Equal10~4 .lut_mask = 16'h0080;
defparam \cpu|Equal10~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N24
cycloneii_lcell_comb \cpu|jumpToPCplusImm~0 (
// Equation(s):
// \cpu|jumpToPCplusImm~0_combout  = (\cpu|ShiftLeft0~4_combout  & (\cpu|instr [12] $ (((\cpu|Equal10~9_combout  & \cpu|Equal10~4_combout )))))

	.dataa(\cpu|ShiftLeft0~4_combout ),
	.datab(\cpu|Equal10~9_combout ),
	.datac(\cpu|instr [12]),
	.datad(\cpu|Equal10~4_combout ),
	.cin(gnd),
	.combout(\cpu|jumpToPCplusImm~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|jumpToPCplusImm~0 .lut_mask = 16'h28A0;
defparam \cpu|jumpToPCplusImm~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y20_N30
cycloneii_lcell_comb \cpu|jumpToPCplusImm~3 (
// Equation(s):
// \cpu|jumpToPCplusImm~3_combout  = (\cpu|instr [3]) # ((\cpu|Equal8~4_combout  & ((\cpu|jumpToPCplusImm~2_combout ) # (\cpu|jumpToPCplusImm~0_combout ))))

	.dataa(\cpu|jumpToPCplusImm~2_combout ),
	.datab(\cpu|Equal8~4_combout ),
	.datac(\cpu|jumpToPCplusImm~0_combout ),
	.datad(\cpu|instr [3]),
	.cin(gnd),
	.combout(\cpu|jumpToPCplusImm~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|jumpToPCplusImm~3 .lut_mask = 16'hFFC8;
defparam \cpu|jumpToPCplusImm~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y21_N16
cycloneii_lcell_comb \cpu|PC[2]~0 (
// Equation(s):
// \cpu|PC[2]~0_combout  = (\cpu|jumpToPCplusImm~3_combout  & ((\cpu|Add6~2_combout ))) # (!\cpu|jumpToPCplusImm~3_combout  & (\cpu|PCplus4[2]~0_combout ))

	.dataa(\cpu|PCplus4[2]~0_combout ),
	.datab(\cpu|jumpToPCplusImm~3_combout ),
	.datac(vcc),
	.datad(\cpu|Add6~2_combout ),
	.cin(gnd),
	.combout(\cpu|PC[2]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|PC[2]~0 .lut_mask = 16'hEE22;
defparam \cpu|PC[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y21_N17
cycloneii_lcell_ff \cpu|PC[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|PC[2]~0_combout ),
	.sdata(\cpu|aluPlus[2]~4_combout ),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(\cpu|Equal5~0_combout ),
	.ena(\cpu|PC[7]~24_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|PC [2]));

// Location: LCCOMB_X21_Y23_N22
cycloneii_lcell_comb \cpu|mem_addr[2]~2 (
// Equation(s):
// \cpu|mem_addr[2]~2_combout  = (\cpu|state [0] & (((\cpu|PC [2])))) # (!\cpu|state [0] & ((\cpu|state [1] & (\cpu|PC [2])) # (!\cpu|state [1] & ((\cpu|Add7~4_combout )))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(\cpu|PC [2]),
	.datad(\cpu|Add7~4_combout ),
	.cin(gnd),
	.combout(\cpu|mem_addr[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_addr[2]~2 .lut_mask = 16'hF1E0;
defparam \cpu|mem_addr[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y16_N17
cycloneii_lcell_ff \cpu|registerFile[9][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~42_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[9][0]~regout ));

// Location: LCCOMB_X40_Y20_N26
cycloneii_lcell_comb \cpu|Mux63~12 (
// Equation(s):
// \cpu|Mux63~12_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[10][0]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|registerFile[8][0]~regout )))))

	.dataa(\cpu|registerFile[10][0]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[8][0]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux63~12_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~12 .lut_mask = 16'hEE30;
defparam \cpu|Mux63~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y16_N16
cycloneii_lcell_comb \cpu|Mux63~13 (
// Equation(s):
// \cpu|Mux63~13_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux63~12_combout  & (\cpu|registerFile[11][0]~regout )) # (!\cpu|Mux63~12_combout  & ((\cpu|registerFile[9][0]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\cpu|Mux63~12_combout ))))

	.dataa(\cpu|registerFile[11][0]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[9][0]~regout ),
	.datad(\cpu|Mux63~12_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~13 .lut_mask = 16'hBBC0;
defparam \cpu|Mux63~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y17_N17
cycloneii_lcell_ff \cpu|registerFile[2][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][0]~regout ));

// Location: LCFF_X36_Y17_N25
cycloneii_lcell_ff \cpu|registerFile[3][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~44_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[3][0]~regout ));

// Location: LCCOMB_X36_Y17_N24
cycloneii_lcell_comb \cpu|Mux63~14 (
// Equation(s):
// \cpu|Mux63~14_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[3][0]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\cpu|registerFile[1][0]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[3][0]~regout ),
	.datad(\cpu|registerFile[1][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~14 .lut_mask = 16'hA280;
defparam \cpu|Mux63~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y17_N16
cycloneii_lcell_comb \cpu|Mux63~15 (
// Equation(s):
// \cpu|Mux63~15_combout  = (\cpu|Mux63~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|registerFile[2][0]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[2][0]~regout ),
	.datad(\cpu|Mux63~14_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~15 .lut_mask = 16'hFF20;
defparam \cpu|Mux63~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N10
cycloneii_lcell_comb \cpu|Mux63~16 (
// Equation(s):
// \cpu|Mux63~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\ram_inst|altsyncram_component|auto_generated|q_a [22]) # ((\cpu|Mux63~13_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux63~15_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|Mux63~13_combout ),
	.datad(\cpu|Mux63~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~16 .lut_mask = 16'hB9A8;
defparam \cpu|Mux63~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y19_N8
cycloneii_lcell_comb \cpu|Mux63~10 (
// Equation(s):
// \cpu|Mux63~10_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\ram_inst|altsyncram_component|auto_generated|q_a [20])) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [20] & (\cpu|registerFile[5][0]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[4][0]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|registerFile[5][0]~regout ),
	.datad(\cpu|registerFile[4][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~10_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~10 .lut_mask = 16'hD9C8;
defparam \cpu|Mux63~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y19_N29
cycloneii_lcell_ff \cpu|registerFile[7][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|writeBackData[0]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][0]~regout ));

// Location: LCCOMB_X27_Y19_N8
cycloneii_lcell_comb \cpu|Mux63~11 (
// Equation(s):
// \cpu|Mux63~11_combout  = (\cpu|Mux63~10_combout  & (((\cpu|registerFile[7][0]~regout ) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\cpu|Mux63~10_combout  & (\cpu|registerFile[6][0]~regout  & 
// (\ram_inst|altsyncram_component|auto_generated|q_a [21])))

	.dataa(\cpu|registerFile[6][0]~regout ),
	.datab(\cpu|Mux63~10_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datad(\cpu|registerFile[7][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~11 .lut_mask = 16'hEC2C;
defparam \cpu|Mux63~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N28
cycloneii_lcell_comb \cpu|Mux63~19 (
// Equation(s):
// \cpu|Mux63~19_combout  = (\cpu|Mux63~16_combout  & ((\cpu|Mux63~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\cpu|Mux63~16_combout  & (((\cpu|Mux63~11_combout  & \ram_inst|altsyncram_component|auto_generated|q_a 
// [22]))))

	.dataa(\cpu|Mux63~18_combout ),
	.datab(\cpu|Mux63~16_combout ),
	.datac(\cpu|Mux63~11_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.cin(gnd),
	.combout(\cpu|Mux63~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~19 .lut_mask = 16'hB8CC;
defparam \cpu|Mux63~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N5
cycloneii_lcell_ff \cpu|registerFile[31][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][0]~regout ));

// Location: LCFF_X41_Y18_N9
cycloneii_lcell_ff \cpu|registerFile[23][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][0]~regout ));

// Location: LCCOMB_X27_Y19_N4
cycloneii_lcell_comb \cpu|Mux63~8 (
// Equation(s):
// \cpu|Mux63~8_combout  = (\cpu|Mux63~7_combout  & (((\cpu|registerFile[31][0]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22]))) # (!\cpu|Mux63~7_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\cpu|registerFile[23][0]~regout ))))

	.dataa(\cpu|Mux63~7_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[31][0]~regout ),
	.datad(\cpu|registerFile[23][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~8 .lut_mask = 16'hE6A2;
defparam \cpu|Mux63~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y20_N17
cycloneii_lcell_ff \cpu|registerFile[24][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][0]~regout ));

// Location: LCFF_X37_Y20_N3
cycloneii_lcell_ff \cpu|registerFile[20][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][0]~regout ));

// Location: LCFF_X36_Y20_N17
cycloneii_lcell_ff \cpu|registerFile[16][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][0]~regout ));

// Location: LCCOMB_X37_Y20_N2
cycloneii_lcell_comb \cpu|Mux63~4 (
// Equation(s):
// \cpu|Mux63~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\ram_inst|altsyncram_component|auto_generated|q_a [23]) # ((\cpu|registerFile[20][0]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[16][0]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[20][0]~regout ),
	.datad(\cpu|registerFile[16][0]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux63~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux63~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X37_Y20_N16
cycloneii_lcell_comb \cpu|Mux63~5 (
// Equation(s):
// \cpu|Mux63~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux63~4_combout  & (\cpu|registerFile[28][0]~regout )) # (!\cpu|Mux63~4_combout  & ((\cpu|registerFile[24][0]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (((\cpu|Mux63~4_combout ))))

	.dataa(\cpu|registerFile[28][0]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\cpu|registerFile[24][0]~regout ),
	.datad(\cpu|Mux63~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~5 .lut_mask = 16'hBBC0;
defparam \cpu|Mux63~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N2
cycloneii_lcell_comb \cpu|Mux63~6 (
// Equation(s):
// \cpu|Mux63~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux63~3_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [20] & \cpu|Mux63~5_combout ))))

	.dataa(\cpu|Mux63~3_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux63~5_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~6 .lut_mask = 16'hCBC8;
defparam \cpu|Mux63~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N30
cycloneii_lcell_comb \cpu|Mux63~9 (
// Equation(s):
// \cpu|Mux63~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux63~6_combout  & ((\cpu|Mux63~8_combout ))) # (!\cpu|Mux63~6_combout  & (\cpu|Mux63~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (((\cpu|Mux63~6_combout ))))

	.dataa(\cpu|Mux63~1_combout ),
	.datab(\cpu|Mux63~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datad(\cpu|Mux63~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~9 .lut_mask = 16'hCFA0;
defparam \cpu|Mux63~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y19_N16
cycloneii_lcell_comb \cpu|Mux63~20 (
// Equation(s):
// \cpu|Mux63~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux63~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux63~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux63~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux63~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux63~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux63~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux63~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y19_N17
cycloneii_lcell_ff \cpu|rs2[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux63~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [0]));

// Location: LCCOMB_X23_Y18_N30
cycloneii_lcell_comb \cpu|instr[8]~feeder (
// Equation(s):
// \cpu|instr[8]~feeder_combout  = \ram_inst|altsyncram_component|auto_generated|q_a [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\cpu|instr[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|instr[8]~feeder .lut_mask = 16'hFF00;
defparam \cpu|instr[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y18_N31
cycloneii_lcell_ff \cpu|instr[8] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|instr[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [8]));

// Location: LCCOMB_X23_Y18_N0
cycloneii_lcell_comb \cpu|loadstore_addr~0 (
// Equation(s):
// \cpu|loadstore_addr~0_combout  = (\cpu|instr [5] & (\cpu|instr [8])) # (!\cpu|instr [5] & ((\cpu|instr [21])))

	.dataa(vcc),
	.datab(\cpu|instr [8]),
	.datac(\cpu|instr [5]),
	.datad(\cpu|instr [21]),
	.cin(gnd),
	.combout(\cpu|loadstore_addr~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|loadstore_addr~0 .lut_mask = 16'hCFC0;
defparam \cpu|loadstore_addr~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N14
cycloneii_lcell_comb \cpu|Add4~0 (
// Equation(s):
// \cpu|Add4~0_combout  = \cpu|aluShamt [0] $ (VCC)
// \cpu|Add4~1  = CARRY(\cpu|aluShamt [0])

	.dataa(vcc),
	.datab(\cpu|aluShamt [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|Add4~0_combout ),
	.cout(\cpu|Add4~1 ));
// synopsys translate_off
defparam \cpu|Add4~0 .lut_mask = 16'h33CC;
defparam \cpu|Add4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N2
cycloneii_lcell_comb \cpu|aluShamt[0]~1 (
// Equation(s):
// \cpu|aluShamt[0]~1_combout  = (\cpu|WideOr0~combout  & (((\cpu|aluReg~38_combout  & \cpu|aluIn2[0]~1_combout )))) # (!\cpu|WideOr0~combout  & (\cpu|Add4~0_combout ))

	.dataa(\cpu|WideOr0~combout ),
	.datab(\cpu|Add4~0_combout ),
	.datac(\cpu|aluReg~38_combout ),
	.datad(\cpu|aluIn2[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|aluShamt[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluShamt[0]~1 .lut_mask = 16'hE444;
defparam \cpu|aluShamt[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N3
cycloneii_lcell_ff \cpu|aluShamt[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluShamt[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluShamt [0]));

// Location: LCCOMB_X22_Y24_N8
cycloneii_lcell_comb \cpu|aluShamt[3]~4 (
// Equation(s):
// \cpu|aluShamt[3]~4_combout  = (\cpu|WideOr0~combout  & (((\cpu|aluReg~38_combout  & \cpu|aluIn2[3]~30_combout )))) # (!\cpu|WideOr0~combout  & (\cpu|Add4~6_combout ))

	.dataa(\cpu|Add4~6_combout ),
	.datab(\cpu|WideOr0~combout ),
	.datac(\cpu|aluReg~38_combout ),
	.datad(\cpu|aluIn2[3]~30_combout ),
	.cin(gnd),
	.combout(\cpu|aluShamt[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluShamt[3]~4 .lut_mask = 16'hE222;
defparam \cpu|aluShamt[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N9
cycloneii_lcell_ff \cpu|aluShamt[3] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluShamt[3]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluShamt [3]));

// Location: LCCOMB_X22_Y24_N18
cycloneii_lcell_comb \cpu|Add4~4 (
// Equation(s):
// \cpu|Add4~4_combout  = (\cpu|aluShamt [2] & ((GND) # (!\cpu|Add4~3 ))) # (!\cpu|aluShamt [2] & (\cpu|Add4~3  $ (GND)))
// \cpu|Add4~5  = CARRY((\cpu|aluShamt [2]) # (!\cpu|Add4~3 ))

	.dataa(\cpu|aluShamt [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add4~3 ),
	.combout(\cpu|Add4~4_combout ),
	.cout(\cpu|Add4~5 ));
// synopsys translate_off
defparam \cpu|Add4~4 .lut_mask = 16'h5AAF;
defparam \cpu|Add4~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N6
cycloneii_lcell_comb \cpu|aluShamt[2]~3 (
// Equation(s):
// \cpu|aluShamt[2]~3_combout  = (\cpu|WideOr0~combout  & (\cpu|aluIn2[2]~31_combout  & (\cpu|aluReg~38_combout ))) # (!\cpu|WideOr0~combout  & (((\cpu|Add4~4_combout ))))

	.dataa(\cpu|aluIn2[2]~31_combout ),
	.datab(\cpu|WideOr0~combout ),
	.datac(\cpu|aluReg~38_combout ),
	.datad(\cpu|Add4~4_combout ),
	.cin(gnd),
	.combout(\cpu|aluShamt[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluShamt[2]~3 .lut_mask = 16'hB380;
defparam \cpu|aluShamt[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N7
cycloneii_lcell_ff \cpu|aluShamt[2] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluShamt[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluShamt [2]));

// Location: LCCOMB_X22_Y24_N10
cycloneii_lcell_comb \cpu|WideOr0~0 (
// Equation(s):
// \cpu|WideOr0~0_combout  = (\cpu|aluShamt [1]) # ((\cpu|aluShamt [0]) # ((\cpu|aluShamt [3]) # (\cpu|aluShamt [2])))

	.dataa(\cpu|aluShamt [1]),
	.datab(\cpu|aluShamt [0]),
	.datac(\cpu|aluShamt [3]),
	.datad(\cpu|aluShamt [2]),
	.cin(gnd),
	.combout(\cpu|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr0~0 .lut_mask = 16'hFFFE;
defparam \cpu|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N24
cycloneii_lcell_comb \cpu|Selector3~0 (
// Equation(s):
// \cpu|Selector3~0_combout  = (\cpu|state [3] & ((\cpu|state [0]) # ((!\cpu|aluShamt [4] & !\cpu|WideOr0~0_combout ))))

	.dataa(\cpu|state [0]),
	.datab(\cpu|aluShamt [4]),
	.datac(\cpu|WideOr0~0_combout ),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Selector3~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector3~0 .lut_mask = 16'hAB00;
defparam \cpu|Selector3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N12
cycloneii_lcell_comb \cpu|Selector3~1 (
// Equation(s):
// \cpu|Selector3~1_combout  = (\cpu|Selector3~0_combout ) # ((\cpu|state [2] & !\cpu|needToWait~combout ))

	.dataa(vcc),
	.datab(\cpu|state [2]),
	.datac(\cpu|Selector3~0_combout ),
	.datad(\cpu|needToWait~combout ),
	.cin(gnd),
	.combout(\cpu|Selector3~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector3~1 .lut_mask = 16'hF0FC;
defparam \cpu|Selector3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y23_N13
cycloneii_lcell_ff \cpu|state[0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Selector3~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|state [0]));

// Location: LCCOMB_X21_Y23_N28
cycloneii_lcell_comb \cpu|mem_addr[1]~1 (
// Equation(s):
// \cpu|mem_addr[1]~1_combout  = (\cpu|state [1] & (\cpu|PC [1])) # (!\cpu|state [1] & ((\cpu|state [0] & (\cpu|PC [1])) # (!\cpu|state [0] & ((\cpu|Add7~2_combout )))))

	.dataa(\cpu|PC [1]),
	.datab(\cpu|state [1]),
	.datac(\cpu|Add7~2_combout ),
	.datad(\cpu|state [0]),
	.cin(gnd),
	.combout(\cpu|mem_addr[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_addr[1]~1 .lut_mask = 16'hAAB8;
defparam \cpu|mem_addr[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X23_Y23_N11
cycloneii_lcell_ff \cpu|instr[13] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [13]));

// Location: LCCOMB_X23_Y20_N12
cycloneii_lcell_comb \cpu|aluReg~38 (
// Equation(s):
// \cpu|aluReg~38_combout  = (\cpu|writeBackData~10_combout  & (\cpu|state [2] & (!\cpu|instr [13] & \cpu|instr [12])))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|state [2]),
	.datac(\cpu|instr [13]),
	.datad(\cpu|instr [12]),
	.cin(gnd),
	.combout(\cpu|aluReg~38_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluReg~38 .lut_mask = 16'h0800;
defparam \cpu|aluReg~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N22
cycloneii_lcell_comb \cpu|Add4~8 (
// Equation(s):
// \cpu|Add4~8_combout  = \cpu|Add4~7  $ (\cpu|aluShamt [4])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|aluShamt [4]),
	.cin(\cpu|Add4~7 ),
	.combout(\cpu|Add4~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add4~8 .lut_mask = 16'h0FF0;
defparam \cpu|Add4~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y24_N0
cycloneii_lcell_comb \cpu|aluShamt[4]~0 (
// Equation(s):
// \cpu|aluShamt[4]~0_combout  = (\cpu|WideOr0~combout  & (\cpu|aluIn2[4]~29_combout  & (\cpu|aluReg~38_combout ))) # (!\cpu|WideOr0~combout  & (((\cpu|Add4~8_combout ))))

	.dataa(\cpu|aluIn2[4]~29_combout ),
	.datab(\cpu|WideOr0~combout ),
	.datac(\cpu|aluReg~38_combout ),
	.datad(\cpu|Add4~8_combout ),
	.cin(gnd),
	.combout(\cpu|aluShamt[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluShamt[4]~0 .lut_mask = 16'hB380;
defparam \cpu|aluShamt[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X22_Y24_N1
cycloneii_lcell_ff \cpu|aluShamt[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|aluShamt[4]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|aluShamt [4]));

// Location: LCCOMB_X22_Y24_N28
cycloneii_lcell_comb \cpu|WideOr0 (
// Equation(s):
// \cpu|WideOr0~combout  = (!\cpu|aluShamt [4] & !\cpu|WideOr0~0_combout )

	.dataa(vcc),
	.datab(\cpu|aluShamt [4]),
	.datac(vcc),
	.datad(\cpu|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\cpu|WideOr0~combout ),
	.cout());
// synopsys translate_off
defparam \cpu|WideOr0 .lut_mask = 16'h0033;
defparam \cpu|WideOr0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y23_N26
cycloneii_lcell_comb \cpu|Selector2~2 (
// Equation(s):
// \cpu|Selector2~2_combout  = (\cpu|state [1] & (((!\cpu|WideOr0~combout  & \cpu|state [3])))) # (!\cpu|state [1] & (!\cpu|state [2] & ((!\cpu|state [3]))))

	.dataa(\cpu|state [2]),
	.datab(\cpu|WideOr0~combout ),
	.datac(\cpu|state [1]),
	.datad(\cpu|state [3]),
	.cin(gnd),
	.combout(\cpu|Selector2~2_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Selector2~2 .lut_mask = 16'h3005;
defparam \cpu|Selector2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X21_Y23_N27
cycloneii_lcell_ff \cpu|state[1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Selector2~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(\reset_n~combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|state [1]));

// Location: LCCOMB_X21_Y23_N2
cycloneii_lcell_comb \cpu|mem_addr[0]~0 (
// Equation(s):
// \cpu|mem_addr[0]~0_combout  = (!\cpu|state [0] & (!\cpu|state [1] & \cpu|Add7~0_combout ))

	.dataa(\cpu|state [0]),
	.datab(\cpu|state [1]),
	.datac(vcc),
	.datad(\cpu|Add7~0_combout ),
	.cin(gnd),
	.combout(\cpu|mem_addr[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|mem_addr[0]~0 .lut_mask = 16'h1100;
defparam \cpu|mem_addr[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y21_N21
cycloneii_lcell_ff \cpu|registerFile[30][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~52_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[30][4]~regout ));

// Location: LCFF_X29_Y24_N13
cycloneii_lcell_ff \cpu|registerFile[26][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~51_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[26][4]~regout ));

// Location: LCCOMB_X33_Y20_N24
cycloneii_lcell_comb \cpu|Mux59~3 (
// Equation(s):
// \cpu|Mux59~3_combout  = (\cpu|Mux59~2_combout  & ((\cpu|registerFile[30][4]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\cpu|Mux59~2_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// \cpu|registerFile[26][4]~regout ))))

	.dataa(\cpu|Mux59~2_combout ),
	.datab(\cpu|registerFile[30][4]~regout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datad(\cpu|registerFile[26][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux59~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~3 .lut_mask = 16'hDA8A;
defparam \cpu|Mux59~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X33_Y20_N22
cycloneii_lcell_comb \cpu|Mux59~6 (
// Equation(s):
// \cpu|Mux59~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & (((\ram_inst|altsyncram_component|auto_generated|q_a [21])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux59~3_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux59~5_combout ))))

	.dataa(\cpu|Mux59~5_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datac(\cpu|Mux59~3_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.cin(gnd),
	.combout(\cpu|Mux59~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~6 .lut_mask = 16'hFC22;
defparam \cpu|Mux59~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y23_N11
cycloneii_lcell_ff \cpu|registerFile[27][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][4]~regout ));

// Location: LCCOMB_X32_Y23_N10
cycloneii_lcell_comb \cpu|Mux59~7 (
// Equation(s):
// \cpu|Mux59~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[27][4]~regout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[19][4]~regout ))))

	.dataa(\cpu|registerFile[19][4]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[27][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux59~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~7 .lut_mask = 16'hFC22;
defparam \cpu|Mux59~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X33_Y23_N25
cycloneii_lcell_ff \cpu|registerFile[31][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~34_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[31][4]~regout ));

// Location: LCFF_X32_Y23_N9
cycloneii_lcell_ff \cpu|registerFile[23][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][4]~regout ));

// Location: LCCOMB_X33_Y23_N24
cycloneii_lcell_comb \cpu|Mux59~8 (
// Equation(s):
// \cpu|Mux59~8_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux59~7_combout  & (\cpu|registerFile[31][4]~regout )) # (!\cpu|Mux59~7_combout  & ((\cpu|registerFile[23][4]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (\cpu|Mux59~7_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|Mux59~7_combout ),
	.datac(\cpu|registerFile[31][4]~regout ),
	.datad(\cpu|registerFile[23][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux59~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~8 .lut_mask = 16'hE6C4;
defparam \cpu|Mux59~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N26
cycloneii_lcell_comb \cpu|Mux59~0 (
// Equation(s):
// \cpu|Mux59~0_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\ram_inst|altsyncram_component|auto_generated|q_a [23])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [23] & (\cpu|registerFile[25][4]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|registerFile[17][4]~regout )))))

	.dataa(\cpu|registerFile[25][4]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datac(\cpu|registerFile[17][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.cin(gnd),
	.combout(\cpu|Mux59~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~0 .lut_mask = 16'hEE30;
defparam \cpu|Mux59~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y24_N20
cycloneii_lcell_comb \cpu|Mux59~1 (
// Equation(s):
// \cpu|Mux59~1_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux59~0_combout  & ((\cpu|registerFile[29][4]~regout ))) # (!\cpu|Mux59~0_combout  & (\cpu|registerFile[21][4]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & (((\cpu|Mux59~0_combout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datab(\cpu|registerFile[21][4]~regout ),
	.datac(\cpu|registerFile[29][4]~regout ),
	.datad(\cpu|Mux59~0_combout ),
	.cin(gnd),
	.combout(\cpu|Mux59~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~1 .lut_mask = 16'hF588;
defparam \cpu|Mux59~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N22
cycloneii_lcell_comb \cpu|Mux59~9 (
// Equation(s):
// \cpu|Mux59~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|Mux59~6_combout  & (\cpu|Mux59~8_combout )) # (!\cpu|Mux59~6_combout  & ((\cpu|Mux59~1_combout ))))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & 
// (\cpu|Mux59~6_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.datab(\cpu|Mux59~6_combout ),
	.datac(\cpu|Mux59~8_combout ),
	.datad(\cpu|Mux59~1_combout ),
	.cin(gnd),
	.combout(\cpu|Mux59~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~9 .lut_mask = 16'hE6C4;
defparam \cpu|Mux59~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y24_N31
cycloneii_lcell_ff \cpu|registerFile[13][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~47_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[13][4]~regout ));

// Location: LCFF_X29_Y16_N11
cycloneii_lcell_ff \cpu|registerFile[12][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~48_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[12][4]~regout ));

// Location: LCCOMB_X29_Y16_N10
cycloneii_lcell_comb \cpu|Mux59~17 (
// Equation(s):
// \cpu|Mux59~17_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & (((\ram_inst|altsyncram_component|auto_generated|q_a [20])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & 
// ((\ram_inst|altsyncram_component|auto_generated|q_a [20] & (\cpu|registerFile[13][4]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [20] & ((\cpu|registerFile[12][4]~regout )))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|registerFile[13][4]~regout ),
	.datac(\cpu|registerFile[12][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux59~17_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~17 .lut_mask = 16'hEE50;
defparam \cpu|Mux59~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X28_Y16_N13
cycloneii_lcell_ff \cpu|registerFile[14][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][4]~regout ));

// Location: LCFF_X28_Y16_N7
cycloneii_lcell_ff \cpu|registerFile[15][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~49_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[15][4]~regout ));

// Location: LCCOMB_X28_Y16_N12
cycloneii_lcell_comb \cpu|Mux59~18 (
// Equation(s):
// \cpu|Mux59~18_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [21] & ((\cpu|Mux59~17_combout  & ((\cpu|registerFile[15][4]~regout ))) # (!\cpu|Mux59~17_combout  & (\cpu|registerFile[14][4]~regout )))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|Mux59~17_combout ))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datab(\cpu|Mux59~17_combout ),
	.datac(\cpu|registerFile[14][4]~regout ),
	.datad(\cpu|registerFile[15][4]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux59~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~18 .lut_mask = 16'hEC64;
defparam \cpu|Mux59~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X27_Y16_N7
cycloneii_lcell_ff \cpu|registerFile[2][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~56_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[2][4]~regout ));

// Location: LCCOMB_X27_Y16_N6
cycloneii_lcell_comb \cpu|Mux59~15 (
// Equation(s):
// \cpu|Mux59~15_combout  = (\cpu|Mux59~14_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [21] & (\cpu|registerFile[2][4]~regout  & !\ram_inst|altsyncram_component|auto_generated|q_a [20])))

	.dataa(\cpu|Mux59~14_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [21]),
	.datac(\cpu|registerFile[2][4]~regout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [20]),
	.cin(gnd),
	.combout(\cpu|Mux59~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~15 .lut_mask = 16'hAAEA;
defparam \cpu|Mux59~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N28
cycloneii_lcell_comb \cpu|Mux59~16 (
// Equation(s):
// \cpu|Mux59~16_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [23] & ((\cpu|Mux59~13_combout ) # ((\ram_inst|altsyncram_component|auto_generated|q_a [22])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [23] & 
// (((!\ram_inst|altsyncram_component|auto_generated|q_a [22] & \cpu|Mux59~15_combout ))))

	.dataa(\cpu|Mux59~13_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [23]),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux59~15_combout ),
	.cin(gnd),
	.combout(\cpu|Mux59~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~16 .lut_mask = 16'hCBC8;
defparam \cpu|Mux59~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X30_Y17_N14
cycloneii_lcell_comb \cpu|Mux59~19 (
// Equation(s):
// \cpu|Mux59~19_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [22] & ((\cpu|Mux59~16_combout  & ((\cpu|Mux59~18_combout ))) # (!\cpu|Mux59~16_combout  & (\cpu|Mux59~11_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [22] & 
// (((\cpu|Mux59~16_combout ))))

	.dataa(\cpu|Mux59~11_combout ),
	.datab(\cpu|Mux59~18_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [22]),
	.datad(\cpu|Mux59~16_combout ),
	.cin(gnd),
	.combout(\cpu|Mux59~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~19 .lut_mask = 16'hCFA0;
defparam \cpu|Mux59~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X29_Y23_N12
cycloneii_lcell_comb \cpu|Mux59~20 (
// Equation(s):
// \cpu|Mux59~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [24] & (\cpu|Mux59~9_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [24] & ((\cpu|Mux59~19_combout )))

	.dataa(vcc),
	.datab(\cpu|Mux59~9_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datad(\cpu|Mux59~19_combout ),
	.cin(gnd),
	.combout(\cpu|Mux59~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux59~20 .lut_mask = 16'hCFC0;
defparam \cpu|Mux59~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X29_Y23_N13
cycloneii_lcell_ff \cpu|rs2[4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux59~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs2 [4]));

// Location: LCFF_X22_Y22_N17
cycloneii_lcell_ff \cpu|instr[14] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ram_inst|altsyncram_component|auto_generated|q_a [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|instr [14]));

// Location: LCCOMB_X23_Y20_N26
cycloneii_lcell_comb \cpu|aluOut[0]~5 (
// Equation(s):
// \cpu|aluOut[0]~5_combout  = (!\cpu|instr [14] & \cpu|instr [13])

	.dataa(vcc),
	.datab(\cpu|instr [14]),
	.datac(\cpu|instr [13]),
	.datad(vcc),
	.cin(gnd),
	.combout(\cpu|aluOut[0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluOut[0]~5 .lut_mask = 16'h3030;
defparam \cpu|aluOut[0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N30
cycloneii_lcell_comb \cpu|aluOut[0]~0 (
// Equation(s):
// \cpu|aluOut[0]~0_combout  = (\cpu|aluReg [0] & ((\cpu|Equal12~0_combout ) # ((!\cpu|ShiftLeft0~0_combout  & \cpu|aluPlus[0]~0_combout )))) # (!\cpu|aluReg [0] & (((!\cpu|ShiftLeft0~0_combout  & \cpu|aluPlus[0]~0_combout ))))

	.dataa(\cpu|aluReg [0]),
	.datab(\cpu|Equal12~0_combout ),
	.datac(\cpu|ShiftLeft0~0_combout ),
	.datad(\cpu|aluPlus[0]~0_combout ),
	.cin(gnd),
	.combout(\cpu|aluOut[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluOut[0]~0 .lut_mask = 16'h8F88;
defparam \cpu|aluOut[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N24
cycloneii_lcell_comb \cpu|aluOut[0]~1 (
// Equation(s):
// \cpu|aluOut[0]~1_combout  = (\cpu|instr [30] & ((\cpu|instr [5] & ((\cpu|Add2~0_combout ))) # (!\cpu|instr [5] & (\cpu|aluPlus[0]~0_combout )))) # (!\cpu|instr [30] & (\cpu|aluPlus[0]~0_combout ))

	.dataa(\cpu|instr [30]),
	.datab(\cpu|aluPlus[0]~0_combout ),
	.datac(\cpu|instr [5]),
	.datad(\cpu|Add2~0_combout ),
	.cin(gnd),
	.combout(\cpu|aluOut[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluOut[0]~1 .lut_mask = 16'hEC4C;
defparam \cpu|aluOut[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y20_N26
cycloneii_lcell_comb \cpu|aluOut[0]~3 (
// Equation(s):
// \cpu|aluOut[0]~3_combout  = (\cpu|aluOut[0]~2_combout ) # ((\cpu|aluOut[0]~0_combout ) # ((!\cpu|ShiftLeft0~1_combout  & \cpu|aluOut[0]~1_combout )))

	.dataa(\cpu|aluOut[0]~2_combout ),
	.datab(\cpu|aluOut[0]~0_combout ),
	.datac(\cpu|ShiftLeft0~1_combout ),
	.datad(\cpu|aluOut[0]~1_combout ),
	.cin(gnd),
	.combout(\cpu|aluOut[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluOut[0]~3 .lut_mask = 16'hEFEE;
defparam \cpu|aluOut[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X30_Y22_N9
cycloneii_lcell_ff \cpu|registerFile[14][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~46_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[14][31]~regout ));

// Location: LCCOMB_X30_Y22_N8
cycloneii_lcell_comb \cpu|Mux0~18 (
// Equation(s):
// \cpu|Mux0~18_combout  = (\cpu|Mux0~17_combout  & (((\cpu|registerFile[15][31]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux0~17_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// (\cpu|registerFile[14][31]~regout )))

	.dataa(\cpu|Mux0~17_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[14][31]~regout ),
	.datad(\cpu|registerFile[15][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux0~18_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~18 .lut_mask = 16'hEA62;
defparam \cpu|Mux0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X37_Y24_N19
cycloneii_lcell_ff \cpu|registerFile[7][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~40_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[7][31]~regout ));

// Location: LCFF_X37_Y24_N1
cycloneii_lcell_ff \cpu|registerFile[6][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~36_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[6][31]~regout ));

// Location: LCCOMB_X37_Y24_N18
cycloneii_lcell_comb \cpu|Mux0~11 (
// Equation(s):
// \cpu|Mux0~11_combout  = (\cpu|Mux0~10_combout  & (((\cpu|registerFile[7][31]~regout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16]))) # (!\cpu|Mux0~10_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16] & 
// ((\cpu|registerFile[6][31]~regout ))))

	.dataa(\cpu|Mux0~10_combout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datac(\cpu|registerFile[7][31]~regout ),
	.datad(\cpu|registerFile[6][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux0~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~11 .lut_mask = 16'hE6A2;
defparam \cpu|Mux0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N12
cycloneii_lcell_comb \cpu|Mux0~19 (
// Equation(s):
// \cpu|Mux0~19_combout  = (\cpu|Mux0~16_combout  & ((\cpu|Mux0~18_combout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux0~16_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [17] & \cpu|Mux0~11_combout ))))

	.dataa(\cpu|Mux0~16_combout ),
	.datab(\cpu|Mux0~18_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|Mux0~11_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~19_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~19 .lut_mask = 16'hDA8A;
defparam \cpu|Mux0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y22_N27
cycloneii_lcell_ff \cpu|registerFile[19][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~33_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[19][31]~regout ));

// Location: LCFF_X38_Y22_N1
cycloneii_lcell_ff \cpu|registerFile[27][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~32_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[27][31]~regout ));

// Location: LCCOMB_X38_Y22_N26
cycloneii_lcell_comb \cpu|Mux0~7 (
// Equation(s):
// \cpu|Mux0~7_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\ram_inst|altsyncram_component|auto_generated|q_a [17]) # ((\cpu|registerFile[27][31]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & (\cpu|registerFile[19][31]~regout )))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datac(\cpu|registerFile[19][31]~regout ),
	.datad(\cpu|registerFile[27][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux0~7_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~7 .lut_mask = 16'hBA98;
defparam \cpu|Mux0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y18_N29
cycloneii_lcell_ff \cpu|registerFile[23][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[23][31]~regout ));

// Location: LCCOMB_X32_Y18_N30
cycloneii_lcell_comb \cpu|Mux0~8 (
// Equation(s):
// \cpu|Mux0~8_combout  = (\cpu|Mux0~7_combout  & ((\cpu|registerFile[31][31]~regout ) # ((!\ram_inst|altsyncram_component|auto_generated|q_a [17])))) # (!\cpu|Mux0~7_combout  & (((\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// \cpu|registerFile[23][31]~regout ))))

	.dataa(\cpu|registerFile[31][31]~regout ),
	.datab(\cpu|Mux0~7_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datad(\cpu|registerFile[23][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux0~8_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~8 .lut_mask = 16'hBC8C;
defparam \cpu|Mux0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X32_Y19_N9
cycloneii_lcell_ff \cpu|registerFile[24][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~53_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[24][31]~regout ));

// Location: LCFF_X32_Y19_N11
cycloneii_lcell_ff \cpu|registerFile[20][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~29_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[20][31]~regout ));

// Location: LCFF_X31_Y19_N25
cycloneii_lcell_ff \cpu|registerFile[16][31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[31]~115_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~30_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[16][31]~regout ));

// Location: LCCOMB_X32_Y19_N10
cycloneii_lcell_comb \cpu|Mux0~4 (
// Equation(s):
// \cpu|Mux0~4_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [17] & ((\ram_inst|altsyncram_component|auto_generated|q_a [18]) # ((\cpu|registerFile[20][31]~regout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [17] & 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|registerFile[16][31]~regout ))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [17]),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[20][31]~regout ),
	.datad(\cpu|registerFile[16][31]~regout ),
	.cin(gnd),
	.combout(\cpu|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~4 .lut_mask = 16'hB9A8;
defparam \cpu|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y19_N8
cycloneii_lcell_comb \cpu|Mux0~5 (
// Equation(s):
// \cpu|Mux0~5_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [18] & ((\cpu|Mux0~4_combout  & (\cpu|registerFile[28][31]~regout )) # (!\cpu|Mux0~4_combout  & ((\cpu|registerFile[24][31]~regout ))))) # 
// (!\ram_inst|altsyncram_component|auto_generated|q_a [18] & (((\cpu|Mux0~4_combout ))))

	.dataa(\cpu|registerFile[28][31]~regout ),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [18]),
	.datac(\cpu|registerFile[24][31]~regout ),
	.datad(\cpu|Mux0~4_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~5_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~5 .lut_mask = 16'hBBC0;
defparam \cpu|Mux0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N26
cycloneii_lcell_comb \cpu|Mux0~6 (
// Equation(s):
// \cpu|Mux0~6_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & (((\ram_inst|altsyncram_component|auto_generated|q_a [16])))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [16] & (\cpu|Mux0~3_combout )) # (!\ram_inst|altsyncram_component|auto_generated|q_a [16] & ((\cpu|Mux0~5_combout )))))

	.dataa(\cpu|Mux0~3_combout ),
	.datab(\cpu|Mux0~5_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.cin(gnd),
	.combout(\cpu|Mux0~6_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~6 .lut_mask = 16'hFA0C;
defparam \cpu|Mux0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X32_Y18_N8
cycloneii_lcell_comb \cpu|Mux0~9 (
// Equation(s):
// \cpu|Mux0~9_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [15] & ((\cpu|Mux0~6_combout  & ((\cpu|Mux0~8_combout ))) # (!\cpu|Mux0~6_combout  & (\cpu|Mux0~1_combout )))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [15] & 
// (((\cpu|Mux0~6_combout ))))

	.dataa(\cpu|Mux0~1_combout ),
	.datab(\cpu|Mux0~8_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [15]),
	.datad(\cpu|Mux0~6_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~9_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~9 .lut_mask = 16'hCFA0;
defparam \cpu|Mux0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X31_Y21_N16
cycloneii_lcell_comb \cpu|Mux0~20 (
// Equation(s):
// \cpu|Mux0~20_combout  = (\ram_inst|altsyncram_component|auto_generated|q_a [19] & ((\cpu|Mux0~9_combout ))) # (!\ram_inst|altsyncram_component|auto_generated|q_a [19] & (\cpu|Mux0~19_combout ))

	.dataa(vcc),
	.datab(\cpu|Mux0~19_combout ),
	.datac(\ram_inst|altsyncram_component|auto_generated|q_a [19]),
	.datad(\cpu|Mux0~9_combout ),
	.cin(gnd),
	.combout(\cpu|Mux0~20_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Mux0~20 .lut_mask = 16'hFC0C;
defparam \cpu|Mux0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X31_Y21_N17
cycloneii_lcell_ff \cpu|rs1[31] (
	.clk(\clk~clkctrl_outclk ),
	.datain(\cpu|Mux0~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|instr[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|rs1 [31]));

// Location: LCCOMB_X27_Y20_N16
cycloneii_lcell_comb \cpu|Add2~64 (
// Equation(s):
// \cpu|Add2~64_combout  = !\cpu|Add2~63 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\cpu|Add2~63 ),
	.combout(\cpu|Add2~64_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|Add2~64 .lut_mask = 16'h0F0F;
defparam \cpu|Add2~64 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N0
cycloneii_lcell_comb \cpu|aluOut[0]~4 (
// Equation(s):
// \cpu|aluOut[0]~4_combout  = (\cpu|aluIn2[31]~2_combout  & (!\cpu|Add2~64_combout  & ((\cpu|instr [12]) # (\cpu|rs1 [31])))) # (!\cpu|aluIn2[31]~2_combout  & (((!\cpu|instr [12] & \cpu|rs1 [31])) # (!\cpu|Add2~64_combout )))

	.dataa(\cpu|aluIn2[31]~2_combout ),
	.datab(\cpu|instr [12]),
	.datac(\cpu|rs1 [31]),
	.datad(\cpu|Add2~64_combout ),
	.cin(gnd),
	.combout(\cpu|aluOut[0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|aluOut[0]~4 .lut_mask = 16'h10FD;
defparam \cpu|aluOut[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y20_N28
cycloneii_lcell_comb \cpu|writeBackData~11 (
// Equation(s):
// \cpu|writeBackData~11_combout  = (\cpu|writeBackData~10_combout  & ((\cpu|aluOut[0]~3_combout ) # ((\cpu|aluOut[0]~5_combout  & \cpu|aluOut[0]~4_combout ))))

	.dataa(\cpu|writeBackData~10_combout ),
	.datab(\cpu|aluOut[0]~5_combout ),
	.datac(\cpu|aluOut[0]~3_combout ),
	.datad(\cpu|aluOut[0]~4_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData~11_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData~11 .lut_mask = 16'hA8A0;
defparam \cpu|writeBackData~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N2
cycloneii_lcell_comb \cpu|writeBackData[0]~13 (
// Equation(s):
// \cpu|writeBackData[0]~13_combout  = (!\cpu|writeBackData~302_combout  & ((\cpu|writeBackData~12_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [16])) # (!\cpu|writeBackData~12_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a 
// [0])))))

	.dataa(\ram_inst|altsyncram_component|auto_generated|q_a [16]),
	.datab(\cpu|writeBackData~302_combout ),
	.datac(\cpu|writeBackData~12_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [0]),
	.cin(gnd),
	.combout(\cpu|writeBackData[0]~13_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[0]~13 .lut_mask = 16'h2320;
defparam \cpu|writeBackData[0]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X27_Y24_N6
cycloneii_lcell_comb \cpu|writeBackData[0]~14 (
// Equation(s):
// \cpu|writeBackData[0]~14_combout  = (\cpu|Add7~2_combout  & (\ram_inst|altsyncram_component|auto_generated|q_a [24])) # (!\cpu|Add7~2_combout  & ((\ram_inst|altsyncram_component|auto_generated|q_a [8])))

	.dataa(vcc),
	.datab(\ram_inst|altsyncram_component|auto_generated|q_a [24]),
	.datac(\cpu|Add7~2_combout ),
	.datad(\ram_inst|altsyncram_component|auto_generated|q_a [8]),
	.cin(gnd),
	.combout(\cpu|writeBackData[0]~14_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[0]~14 .lut_mask = 16'hCFC0;
defparam \cpu|writeBackData[0]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y23_N20
cycloneii_lcell_comb \cpu|writeBackData[0]~15 (
// Equation(s):
// \cpu|writeBackData[0]~15_combout  = (\cpu|Equal0~1_combout  & ((\cpu|writeBackData[0]~13_combout ) # ((\cpu|writeBackData~302_combout  & \cpu|writeBackData[0]~14_combout ))))

	.dataa(\cpu|Equal0~1_combout ),
	.datab(\cpu|writeBackData~302_combout ),
	.datac(\cpu|writeBackData[0]~13_combout ),
	.datad(\cpu|writeBackData[0]~14_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[0]~15_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[0]~15 .lut_mask = 16'hA8A0;
defparam \cpu|writeBackData[0]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y19_N28
cycloneii_lcell_comb \cpu|writeBackData[0]~16 (
// Equation(s):
// \cpu|writeBackData[0]~16_combout  = (\cpu|writeBackData~11_combout ) # ((\cpu|writeBackData[0]~15_combout ) # ((\cpu|cycles [0] & \cpu|Equal4~5_combout )))

	.dataa(\cpu|cycles [0]),
	.datab(\cpu|writeBackData~11_combout ),
	.datac(\cpu|writeBackData[0]~15_combout ),
	.datad(\cpu|Equal4~5_combout ),
	.cin(gnd),
	.combout(\cpu|writeBackData[0]~16_combout ),
	.cout());
// synopsys translate_off
defparam \cpu|writeBackData[0]~16 .lut_mask = 16'hFEFC;
defparam \cpu|writeBackData[0]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y20_N25
cycloneii_lcell_ff \cpu|registerFile[10][0] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[0]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][0]~regout ));

// Location: LCFF_X27_Y16_N25
cycloneii_lcell_ff \cpu|registerFile[10][1] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[1]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][1]~regout ));

// Location: LCFF_X25_Y16_N9
cycloneii_lcell_ff \cpu|registerFile[10][4] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[4]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][4]~regout ));

// Location: LCFF_X25_Y16_N19
cycloneii_lcell_ff \cpu|registerFile[10][5] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[5]~67_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][5]~regout ));

// Location: LCFF_X25_Y16_N29
cycloneii_lcell_ff \cpu|registerFile[10][6] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[6]~77_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][6]~regout ));

// Location: LCFF_X25_Y16_N23
cycloneii_lcell_ff \cpu|registerFile[10][7] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[7]~89_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][7]~regout ));

// Location: LCFF_X25_Y16_N17
cycloneii_lcell_ff \cpu|registerFile[10][9] (
	.clk(\clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\cpu|writeBackData[9]~98_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Decoder0~50_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\cpu|registerFile[10][9]~regout ));

// Location: LCCOMB_X23_Y15_N22
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout  = (\cpu|registerFile[10][8]~regout  & (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1  & VCC)) # (!\cpu|registerFile[10][8]~regout  & 
// (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ))
// \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3  = CARRY((!\cpu|registerFile[10][8]~regout  & !\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\cpu|registerFile[10][8]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 .lut_mask = 16'hC303;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N26
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout  = CARRY(!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 .lut_mask = 16'h000F;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N28
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  = \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N0
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[128]~56 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[128]~56_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \cpu|registerFile[10][9]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][9]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[128]~56_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[128]~56 .lut_mask = 16'hCC00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[128]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N2
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[127]~58 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[127]~58_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \cpu|registerFile[10][8]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][8]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[127]~58_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[127]~58 .lut_mask = 16'hCC00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[127]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N18
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[126]~60 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[126]~60_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \cpu|registerFile[10][7]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][7]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[126]~60_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[126]~60 .lut_mask = 16'hC0C0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[126]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y15_N20
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[125]~62 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[125]~62_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \cpu|registerFile[10][6]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][6]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[125]~62_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[125]~62 .lut_mask = 16'hC0C0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[125]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N16
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[128]~57_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[128]~56_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[128]~57_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[128]~56_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N18
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  = \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N0
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[133]~98 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[133]~98_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & 
// (\cpu|registerFile[10][8]~regout )) # (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout )))))

	.dataa(\cpu|registerFile[10][8]~regout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[2]~2_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[133]~98_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[133]~98 .lut_mask = 16'h88C0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[133]~98 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X23_Y15_N30
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[132]~99 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[132]~99_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & 
// ((\cpu|registerFile[10][7]~regout ))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & (\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][7]~regout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[132]~99_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[132]~99 .lut_mask = 16'hC088;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[132]~99 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N4
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[131]~66 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[131]~66_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \cpu|registerFile[10][6]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][6]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[131]~66_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[131]~66 .lut_mask = 16'hCC00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[131]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N0
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[130]~68 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[130]~68_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \cpu|registerFile[10][5]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][5]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[130]~68_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[130]~68 .lut_mask = 16'hC0C0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[130]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N18
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout  = (((\pd|Div0|auto_generated|divider|divider|StageOut[130]~69_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[130]~68_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1  = CARRY((\pd|Div0|auto_generated|divider|divider|StageOut[130]~69_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[130]~68_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[130]~69_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[130]~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N20
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1  & (((\pd|Div0|auto_generated|divider|divider|StageOut[131]~67_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[131]~66_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1  & (!\pd|Div0|auto_generated|divider|divider|StageOut[131]~67_combout  & 
// (!\pd|Div0|auto_generated|divider|divider|StageOut[131]~66_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[131]~67_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[131]~66_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[131]~67_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[131]~66_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N22
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  & (((\pd|Div0|auto_generated|divider|divider|StageOut[132]~65_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[132]~99_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  & ((((\pd|Div0|auto_generated|divider|divider|StageOut[132]~65_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[132]~99_combout )))))
// \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5  = CARRY((!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  & ((\pd|Div0|auto_generated|divider|divider|StageOut[132]~65_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[132]~99_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[132]~65_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[132]~99_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~3 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N24
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[133]~64_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[133]~98_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[133]~64_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[133]~98_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y15_N26
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  = \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N2
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[137]~71 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[137]~71_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[137]~71_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[137]~71 .lut_mask = 16'h3030;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[137]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N14
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[136]~73 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[136]~73_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[136]~73_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[136]~73 .lut_mask = 16'h3300;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[136]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N8
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[135]~74 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[135]~74_combout  = (\cpu|registerFile[10][4]~regout  & \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\cpu|registerFile[10][4]~regout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[135]~74_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[135]~74 .lut_mask = 16'hC0C0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[135]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N22
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  = (((\pd|Div0|auto_generated|divider|divider|StageOut[135]~75_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[135]~74_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  = CARRY((\pd|Div0|auto_generated|divider|divider|StageOut[135]~75_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[135]~74_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[135]~75_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[135]~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N24
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  & (((\pd|Div0|auto_generated|divider|divider|StageOut[136]~72_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[136]~73_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  & (!\pd|Div0|auto_generated|divider|divider|StageOut[136]~72_combout  & 
// (!\pd|Div0|auto_generated|divider|divider|StageOut[136]~73_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[136]~72_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[136]~73_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[136]~72_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[136]~73_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N26
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & (((\pd|Div0|auto_generated|divider|divider|StageOut[137]~100_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[137]~71_combout )))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & ((((\pd|Div0|auto_generated|divider|divider|StageOut[137]~100_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[137]~71_combout )))))
// \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5  = CARRY((!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & ((\pd|Div0|auto_generated|divider|divider|StageOut[137]~100_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[137]~71_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[137]~100_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[137]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N0
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[138]~70 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[138]~70_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[3]~4_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[138]~70_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[138]~70 .lut_mask = 16'h0F00;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[138]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N28
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[138]~70_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[138]~94_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[138]~70_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X22_Y17_N30
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  = \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N0
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[143]~76 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[143]~76_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[143]~76_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[143]~76 .lut_mask = 16'h00CC;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[143]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N26
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[142]~101 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[142]~101_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & 
// (\cpu|registerFile[10][5]~regout )) # (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout )))))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][5]~regout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[142]~101_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[142]~101 .lut_mask = 16'hA280;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[142]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N22
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[141]~79 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[141]~79_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[141]~79_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[141]~79 .lut_mask = 16'h00F0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[141]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N28
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[140]~81 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[140]~81_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \cpu|registerFile[10][3]~regout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|registerFile[10][3]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[140]~81_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[140]~81 .lut_mask = 16'h5500;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[140]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N16
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[143]~95_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[143]~76_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[143]~95_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[143]~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N18
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  = \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N4
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[147]~102 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[147]~102_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & 
// ((\cpu|registerFile[10][4]~regout ))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datad(\cpu|registerFile[10][4]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[147]~102_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[147]~102 .lut_mask = 16'hC840;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[147]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N8
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[148]~96 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[148]~96_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|StageOut[142]~101_combout ) # 
// ((!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|StageOut[142]~101_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[148]~96_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[148]~96 .lut_mask = 16'hCC40;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[148]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N16
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[146]~85 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[146]~85_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[146]~85_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[146]~85 .lut_mask = 16'h00AA;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[146]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N4
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[145]~87 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[145]~87_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \cpu|registerFile[10][2]~regout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][2]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[145]~87_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[145]~87 .lut_mask = 16'h3300;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[145]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N6
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  = (((\pd|Div0|auto_generated|divider|divider|StageOut[145]~86_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[145]~87_combout )))
// \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  = CARRY((\pd|Div0|auto_generated|divider|divider|StageOut[145]~86_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[145]~87_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[145]~86_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[145]~87_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N12
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[148]~82_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[148]~96_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[148]~82_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[148]~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N14
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  = \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N22
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[153]~97 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[153]~97_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|StageOut[147]~102_combout ) # 
// ((\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[147]~102_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[153]~97_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[153]~97 .lut_mask = 16'hC0E0;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[153]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X21_Y17_N0
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[152]~103 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[152]~103_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & 
// ((\cpu|registerFile[10][3]~regout ))) # (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\cpu|registerFile[10][3]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[152]~103_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[152]~103 .lut_mask = 16'hC808;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[152]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N14
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[151]~91 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[151]~91_combout  = (\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  & !\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.datac(vcc),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[151]~91_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[151]~91 .lut_mask = 16'h00CC;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[151]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N2
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|StageOut[150]~93 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|StageOut[150]~93_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \cpu|registerFile[10][1]~regout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\cpu|registerFile[10][1]~regout ),
	.cin(gnd),
	.combout(\pd|Div0|auto_generated|divider|divider|StageOut[150]~93_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|StageOut[150]~93 .lut_mask = 16'h5500;
defparam \pd|Div0|auto_generated|divider|divider|StageOut[150]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N20
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout  = CARRY((\pd|Div0|auto_generated|divider|divider|StageOut[150]~92_combout ) # (\pd|Div0|auto_generated|divider|divider|StageOut[150]~93_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[150]~92_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[150]~93_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N22
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[151]~90_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[151]~91_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[151]~90_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[151]~91_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .lut_mask = 16'h0001;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N24
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout  = CARRY((!\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout  & ((\pd|Div0|auto_generated|divider|divider|StageOut[152]~89_combout ) # 
// (\pd|Div0|auto_generated|divider|divider|StageOut[152]~103_combout ))))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[152]~89_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[152]~103_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .lut_mask = 16'h000E;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N26
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout  = CARRY((!\pd|Div0|auto_generated|divider|divider|StageOut[153]~88_combout  & (!\pd|Div0|auto_generated|divider|divider|StageOut[153]~97_combout  & 
// !\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout )))

	.dataa(\pd|Div0|auto_generated|divider|divider|StageOut[153]~88_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|StageOut[153]~97_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ),
	.combout(),
	.cout(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y19_N28
cycloneii_lcell_comb \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 (
// Equation(s):
// \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  = \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ),
	.combout(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N10
cycloneii_lcell_comb \pd|LessThan0~0 (
// Equation(s):
// \pd|LessThan0~0_combout  = (\cpu|registerFile[10][3]~regout ) # ((\cpu|registerFile[10][2]~regout ) # ((\cpu|registerFile[10][1]~regout ) # (\cpu|registerFile[10][0]~regout )))

	.dataa(\cpu|registerFile[10][3]~regout ),
	.datab(\cpu|registerFile[10][2]~regout ),
	.datac(\cpu|registerFile[10][1]~regout ),
	.datad(\cpu|registerFile[10][0]~regout ),
	.cin(gnd),
	.combout(\pd|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \pd|LessThan0~0 .lut_mask = 16'hFFFE;
defparam \pd|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N6
cycloneii_lcell_comb \pd|LessThan0~2 (
// Equation(s):
// \pd|LessThan0~2_combout  = (\pd|LessThan0~1_combout ) # ((\cpu|registerFile[10][8]~regout ) # ((\cpu|registerFile[10][9]~regout ) # (\pd|LessThan0~0_combout )))

	.dataa(\pd|LessThan0~1_combout ),
	.datab(\cpu|registerFile[10][8]~regout ),
	.datac(\cpu|registerFile[10][9]~regout ),
	.datad(\pd|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\pd|LessThan0~2_combout ),
	.cout());
// synopsys translate_off
defparam \pd|LessThan0~2 .lut_mask = 16'hFFFE;
defparam \pd|LessThan0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N18
cycloneii_lcell_comb \pd|LessThan1~15 (
// Equation(s):
// \pd|LessThan1~15_combout  = (\pd|LessThan1~14_combout ) # ((\pd|LessThan0~2_combout  & ((!\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ) # (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ))))

	.dataa(\pd|LessThan1~14_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|LessThan1~15_combout ),
	.cout());
// synopsys translate_off
defparam \pd|LessThan1~15 .lut_mask = 16'hBFAA;
defparam \pd|LessThan1~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y17_N6
cycloneii_lcell_comb \pd|LessThan1~12 (
// Equation(s):
// \pd|LessThan1~12_combout  = (\pd|LessThan0~2_combout  & (((!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ) # (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )) # 
// (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|LessThan1~12_combout ),
	.cout());
// synopsys translate_off
defparam \pd|LessThan1~12 .lut_mask = 16'h7F00;
defparam \pd|LessThan1~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N14
cycloneii_lcell_comb \pd|N~5 (
// Equation(s):
// \pd|N~5_combout  = (!\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\pd|LessThan1~15_combout ) # (\pd|LessThan1~12_combout )))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\pd|LessThan1~15_combout ),
	.datac(vcc),
	.datad(\pd|LessThan1~12_combout ),
	.cin(gnd),
	.combout(\pd|N~5_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~5 .lut_mask = 16'h5544;
defparam \pd|N~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N18
cycloneii_lcell_comb \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[1]~1 (
// Equation(s):
// \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout  = CARRY(\pd|N~7_combout )

	.dataa(\pd|N~7_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ));
// synopsys translate_off
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .lut_mask = 16'h00AA;
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N20
cycloneii_lcell_comb \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~3 (
// Equation(s):
// \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout  = CARRY((!\pd|N~6_combout  & !\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ))

	.dataa(\pd|N~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ),
	.combout(),
	.cout(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ));
// synopsys translate_off
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .lut_mask = 16'h0005;
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N22
cycloneii_lcell_comb \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~5 (
// Equation(s):
// \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout  = CARRY((\pd|N~5_combout  & !\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ))

	.dataa(vcc),
	.datab(\pd|N~5_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ),
	.combout(),
	.cout(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ));
// synopsys translate_off
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .lut_mask = 16'h000C;
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N24
cycloneii_lcell_comb \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~7 (
// Equation(s):
// \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout  = CARRY(!\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ),
	.combout(),
	.cout(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .lut_mask = 16'h000F;
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N26
cycloneii_lcell_comb \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~8 (
// Equation(s):
// \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  = \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ),
	.combout(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N2
cycloneii_lcell_comb \pd|N~1 (
// Equation(s):
// \pd|N~1_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \pd|LessThan0~2_combout )

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|N~1_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~1 .lut_mask = 16'h5500;
defparam \pd|N~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N4
cycloneii_lcell_comb \pd|N~2 (
// Equation(s):
// \pd|N~2_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \pd|LessThan0~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|N~2_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~2 .lut_mask = 16'h0F00;
defparam \pd|N~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N22
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  = (\pd|N~1_combout  & (\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1  & VCC)) # (!\pd|N~1_combout  & 
// (!\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ))
// \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3  = CARRY((!\pd|N~1_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\pd|N~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .lut_mask = 16'hC303;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N0
cycloneii_lcell_comb \pd|N~0 (
// Equation(s):
// \pd|N~0_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \pd|LessThan0~2_combout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|N~0_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~0 .lut_mask = 16'h3300;
defparam \pd|N~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N24
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  = (\pd|N~0_combout  & (\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3  $ (GND))) # (!\pd|N~0_combout  & 
// (!\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & VCC))
// \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5  = CARRY((\pd|N~0_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\pd|N~0_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N26
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout  = CARRY(!\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .lut_mask = 16'h000F;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N28
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  = \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N8
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[143]~14 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[143]~14_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[143]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[143]~14 .lut_mask = 16'h00CC;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[143]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N10
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[142]~15 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[142]~15_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datac(vcc),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[142]~15_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[142]~15 .lut_mask = 16'h00CC;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[142]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N2
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[141]~33 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[141]~33_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & (\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[141]~33_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[141]~33 .lut_mask = 16'h4400;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[141]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N22
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[140]~17 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[140]~17_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[140]~17_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[140]~17 .lut_mask = 16'h4400;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[140]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N12
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout  = (((\pd|Div1|auto_generated|divider|divider|StageOut[140]~18_combout ) # (\pd|Div1|auto_generated|divider|divider|StageOut[140]~17_combout )))
// \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1  = CARRY((\pd|Div1|auto_generated|divider|divider|StageOut[140]~18_combout ) # (\pd|Div1|auto_generated|divider|divider|StageOut[140]~17_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[140]~18_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[140]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N14
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (((\pd|Div1|auto_generated|divider|divider|StageOut[141]~16_combout ) # 
// (\pd|Div1|auto_generated|divider|divider|StageOut[141]~33_combout )))) # (!\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (!\pd|Div1|auto_generated|divider|divider|StageOut[141]~16_combout  & 
// (!\pd|Div1|auto_generated|divider|divider|StageOut[141]~33_combout )))
// \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3  = CARRY((!\pd|Div1|auto_generated|divider|divider|StageOut[141]~16_combout  & (!\pd|Div1|auto_generated|divider|divider|StageOut[141]~33_combout  & 
// !\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1 )))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[141]~16_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[141]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N18
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout  = CARRY((!\pd|Div1|auto_generated|divider|divider|StageOut[143]~31_combout  & (!\pd|Div1|auto_generated|divider|divider|StageOut[143]~14_combout  & 
// !\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5 )))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[143]~31_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[143]~14_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N20
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  = \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N28
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[148]~34 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[148]~34_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\pd|Div1|auto_generated|divider|divider|StageOut[142]~32_combout ) # 
// ((\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ))))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[142]~32_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[148]~34_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[148]~34 .lut_mask = 16'hA0E0;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[148]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y17_N30
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[147]~35 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[147]~35_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\pd|Div1|auto_generated|divider|divider|StageOut[141]~33_combout ) # 
// ((\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ))))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[141]~33_combout ),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[147]~35_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[147]~35 .lut_mask = 16'hC0E0;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[147]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N8
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[146]~22 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[146]~22_combout  = (!\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[146]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[146]~22 .lut_mask = 16'h0F00;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[146]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N10
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[145]~23 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[145]~23_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[145]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[145]~23 .lut_mask = 16'h0A00;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[145]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N0
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  = (((\pd|Div1|auto_generated|divider|divider|StageOut[145]~24_combout ) # (\pd|Div1|auto_generated|divider|divider|StageOut[145]~23_combout )))
// \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1  = CARRY((\pd|Div1|auto_generated|divider|divider|StageOut[145]~24_combout ) # (\pd|Div1|auto_generated|divider|divider|StageOut[145]~23_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[145]~24_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[145]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N6
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout  = CARRY((!\pd|Div1|auto_generated|divider|divider|StageOut[148]~19_combout  & (!\pd|Div1|auto_generated|divider|divider|StageOut[148]~34_combout  & 
// !\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5 )))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[148]~19_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[148]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N8
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  = \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N2
cycloneii_lcell_comb \pd|N~3 (
// Equation(s):
// \pd|N~3_combout  = ((!\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ) # (!\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout )) # 
// (!\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|N~3_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~3 .lut_mask = 16'h5FFF;
defparam \pd|N~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N28
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[153]~36 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[153]~36_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|Div1|auto_generated|divider|divider|StageOut[147]~35_combout ) # 
// ((!\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ))))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|StageOut[147]~35_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[153]~36_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[153]~36 .lut_mask = 16'hAA20;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[153]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N30
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[152]~37 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[152]~37_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|Div1|auto_generated|divider|divider|StageOut[146]~21_combout ) # 
// ((\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout  & !\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ))))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[146]~21_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[152]~37_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[152]~37 .lut_mask = 16'h88C8;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[152]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N26
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[151]~28 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[151]~28_combout  = (!\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[151]~28_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[151]~28 .lut_mask = 16'h0F00;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[151]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N0
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|StageOut[150]~29 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|StageOut[150]~29_combout  = (\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Div1|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|StageOut[150]~29 .lut_mask = 16'h0A00;
defparam \pd|Div1|auto_generated|divider|divider|StageOut[150]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N14
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout  = CARRY((\pd|Div1|auto_generated|divider|divider|StageOut[150]~30_combout ) # (\pd|Div1|auto_generated|divider|divider|StageOut[150]~29_combout ))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[150]~30_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[150]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .lut_mask = 16'h00EE;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N16
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout  = CARRY((!\pd|Div1|auto_generated|divider|divider|StageOut[151]~27_combout  & (!\pd|Div1|auto_generated|divider|divider|StageOut[151]~28_combout  & 
// !\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout )))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[151]~27_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[151]~28_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[1]~1_cout ),
	.combout(),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .lut_mask = 16'h0001;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N18
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout  = CARRY((!\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout  & ((\pd|Div1|auto_generated|divider|divider|StageOut[152]~26_combout ) # 
// (\pd|Div1|auto_generated|divider|divider|StageOut[152]~37_combout ))))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[152]~26_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[152]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[2]~3_cout ),
	.combout(),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .lut_mask = 16'h000E;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N20
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout  = CARRY((!\pd|Div1|auto_generated|divider|divider|StageOut[153]~25_combout  & (!\pd|Div1|auto_generated|divider|divider|StageOut[153]~36_combout  & 
// !\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout )))

	.dataa(\pd|Div1|auto_generated|divider|divider|StageOut[153]~25_combout ),
	.datab(\pd|Div1|auto_generated|divider|divider|StageOut[153]~36_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[3]~5_cout ),
	.combout(),
	.cout(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y17_N22
cycloneii_lcell_comb \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8 (
// Equation(s):
// \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  = \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ),
	.combout(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N4
cycloneii_lcell_comb \pd|N~4 (
// Equation(s):
// \pd|N~4_combout  = (\pd|LessThan1~12_combout  & ((\pd|N~3_combout ) # ((!\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout )))) # (!\pd|LessThan1~12_combout  & (\pd|LessThan1~15_combout  & ((\pd|N~3_combout ) # 
// (!\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ))))

	.dataa(\pd|LessThan1~12_combout ),
	.datab(\pd|N~3_combout ),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datad(\pd|LessThan1~15_combout ),
	.cin(gnd),
	.combout(\pd|N~4_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~4 .lut_mask = 16'hCF8A;
defparam \pd|N~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N28
cycloneii_lcell_comb \pd|N~8 (
// Equation(s):
// \pd|N~8_combout  = (!\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & \pd|N~4_combout )

	.dataa(vcc),
	.datab(\pd|Div2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datac(\pd|N~4_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|N~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~8 .lut_mask = 16'h3030;
defparam \pd|N~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N10
cycloneii_lcell_comb \pd|N~7 (
// Equation(s):
// \pd|N~7_combout  = (!\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|LessThan1~15_combout ) # (\pd|LessThan1~12_combout )))

	.dataa(vcc),
	.datab(\pd|LessThan1~15_combout ),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|LessThan1~12_combout ),
	.cin(gnd),
	.combout(\pd|N~7_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~7 .lut_mask = 16'h0F0C;
defparam \pd|N~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N2
cycloneii_lcell_comb \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0 (
// Equation(s):
// \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout  = \pd|N~7_combout  $ (VCC)
// \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~1  = CARRY(\pd|N~7_combout )

	.dataa(vcc),
	.datab(\pd|N~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ),
	.cout(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N4
cycloneii_lcell_comb \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2 (
// Equation(s):
// \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout  = (\pd|N~6_combout  & (\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~1  & VCC)) # (!\pd|N~6_combout  & 
// (!\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ))
// \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~3  = CARRY((!\pd|N~6_combout  & !\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ))

	.dataa(\pd|N~6_combout ),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ),
	.combout(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ),
	.cout(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2 .lut_mask = 16'hA505;
defparam \pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N16
cycloneii_lcell_comb \pd|N~6 (
// Equation(s):
// \pd|N~6_combout  = (!\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\pd|LessThan1~15_combout ) # (\pd|LessThan1~12_combout )))

	.dataa(vcc),
	.datab(\pd|LessThan1~15_combout ),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|LessThan1~12_combout ),
	.cin(gnd),
	.combout(\pd|N~6_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~6 .lut_mask = 16'h0F0C;
defparam \pd|N~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N12
cycloneii_lcell_comb \pd|digits_flat[22]~1 (
// Equation(s):
// \pd|digits_flat[22]~1_combout  = (\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (((\pd|N~6_combout )))) # (!\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & 
// (\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout  & ((\pd|N~4_combout ))))

	.dataa(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datab(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ),
	.datac(\pd|N~6_combout ),
	.datad(\pd|N~4_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[22]~1 .lut_mask = 16'hE4A0;
defparam \pd|digits_flat[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N22
cycloneii_lcell_comb \pd|digits_flat[23]~2 (
// Equation(s):
// \pd|digits_flat[23]~2_combout  = (\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (\pd|N~5_combout )) # (!\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & 
// (((\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout  & \pd|N~4_combout ))))

	.dataa(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datab(\pd|N~5_combout ),
	.datac(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ),
	.datad(\pd|N~4_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[23]~2_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[23]~2 .lut_mask = 16'hD888;
defparam \pd|digits_flat[23]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y17_N6
cycloneii_lcell_comb \pd|N~9 (
// Equation(s):
// \pd|N~9_combout  = (!\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & ((\pd|LessThan1~15_combout ) # (\pd|LessThan1~12_combout )))

	.dataa(vcc),
	.datab(\pd|LessThan1~15_combout ),
	.datac(\pd|Div1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datad(\pd|LessThan1~12_combout ),
	.cin(gnd),
	.combout(\pd|N~9_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~9 .lut_mask = 16'h0F0C;
defparam \pd|N~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N0
cycloneii_lcell_comb \pd|digits_flat[21]~0 (
// Equation(s):
// \pd|digits_flat[21]~0_combout  = (\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (((\pd|N~7_combout )))) # (!\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & 
// (\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout  & ((\pd|N~4_combout ))))

	.dataa(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datab(\pd|Mod2|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ),
	.datac(\pd|N~7_combout ),
	.datad(\pd|N~4_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[21]~0_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[21]~0 .lut_mask = 16'hE4A0;
defparam \pd|digits_flat[21]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N24
cycloneii_lcell_comb \digit5|WideOr0~0 (
// Equation(s):
// \digit5|WideOr0~0_combout  = (\pd|digits_flat[22]~1_combout  & (!\pd|digits_flat[21]~0_combout  & (\pd|digits_flat[23]~2_combout  $ (!\pd|N~9_combout )))) # (!\pd|digits_flat[22]~1_combout  & (\pd|N~9_combout  & (\pd|digits_flat[23]~2_combout  $ 
// (!\pd|digits_flat[21]~0_combout ))))

	.dataa(\pd|digits_flat[22]~1_combout ),
	.datab(\pd|digits_flat[23]~2_combout ),
	.datac(\pd|N~9_combout ),
	.datad(\pd|digits_flat[21]~0_combout ),
	.cin(gnd),
	.combout(\digit5|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit5|WideOr0~0 .lut_mask = 16'h4092;
defparam \digit5|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N18
cycloneii_lcell_comb \digit5|WideOr1~0 (
// Equation(s):
// \digit5|WideOr1~0_combout  = (\pd|digits_flat[23]~2_combout  & ((\pd|N~9_combout  & ((\pd|digits_flat[21]~0_combout ))) # (!\pd|N~9_combout  & (\pd|digits_flat[22]~1_combout )))) # (!\pd|digits_flat[23]~2_combout  & (\pd|digits_flat[22]~1_combout  & 
// (\pd|N~9_combout  $ (\pd|digits_flat[21]~0_combout ))))

	.dataa(\pd|digits_flat[22]~1_combout ),
	.datab(\pd|digits_flat[23]~2_combout ),
	.datac(\pd|N~9_combout ),
	.datad(\pd|digits_flat[21]~0_combout ),
	.cin(gnd),
	.combout(\digit5|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit5|WideOr1~0 .lut_mask = 16'hCA28;
defparam \digit5|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N28
cycloneii_lcell_comb \digit5|WideOr2~0 (
// Equation(s):
// \digit5|WideOr2~0_combout  = (\pd|digits_flat[22]~1_combout  & (\pd|digits_flat[23]~2_combout  & ((\pd|digits_flat[21]~0_combout ) # (!\pd|N~9_combout )))) # (!\pd|digits_flat[22]~1_combout  & (!\pd|digits_flat[23]~2_combout  & (!\pd|N~9_combout  & 
// \pd|digits_flat[21]~0_combout )))

	.dataa(\pd|digits_flat[22]~1_combout ),
	.datab(\pd|digits_flat[23]~2_combout ),
	.datac(\pd|N~9_combout ),
	.datad(\pd|digits_flat[21]~0_combout ),
	.cin(gnd),
	.combout(\digit5|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit5|WideOr2~0 .lut_mask = 16'h8908;
defparam \digit5|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N30
cycloneii_lcell_comb \digit5|WideOr3~0 (
// Equation(s):
// \digit5|WideOr3~0_combout  = (\pd|digits_flat[21]~0_combout  & ((\pd|digits_flat[22]~1_combout  & ((\pd|N~9_combout ))) # (!\pd|digits_flat[22]~1_combout  & (\pd|digits_flat[23]~2_combout  & !\pd|N~9_combout )))) # (!\pd|digits_flat[21]~0_combout  & 
// (!\pd|digits_flat[23]~2_combout  & (\pd|digits_flat[22]~1_combout  $ (\pd|N~9_combout ))))

	.dataa(\pd|digits_flat[22]~1_combout ),
	.datab(\pd|digits_flat[23]~2_combout ),
	.datac(\pd|N~9_combout ),
	.datad(\pd|digits_flat[21]~0_combout ),
	.cin(gnd),
	.combout(\digit5|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit5|WideOr3~0 .lut_mask = 16'hA412;
defparam \digit5|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N16
cycloneii_lcell_comb \digit5|WideOr4~0 (
// Equation(s):
// \digit5|WideOr4~0_combout  = (\pd|digits_flat[21]~0_combout  & (((!\pd|digits_flat[23]~2_combout  & \pd|N~9_combout )))) # (!\pd|digits_flat[21]~0_combout  & ((\pd|digits_flat[22]~1_combout  & (!\pd|digits_flat[23]~2_combout )) # 
// (!\pd|digits_flat[22]~1_combout  & ((\pd|N~9_combout )))))

	.dataa(\pd|digits_flat[22]~1_combout ),
	.datab(\pd|digits_flat[23]~2_combout ),
	.datac(\pd|N~9_combout ),
	.datad(\pd|digits_flat[21]~0_combout ),
	.cin(gnd),
	.combout(\digit5|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit5|WideOr4~0 .lut_mask = 16'h3072;
defparam \digit5|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N26
cycloneii_lcell_comb \digit5|WideOr5~0 (
// Equation(s):
// \digit5|WideOr5~0_combout  = (\pd|digits_flat[22]~1_combout  & (\pd|N~9_combout  & (\pd|digits_flat[23]~2_combout  $ (\pd|digits_flat[21]~0_combout )))) # (!\pd|digits_flat[22]~1_combout  & (!\pd|digits_flat[23]~2_combout  & ((\pd|N~9_combout ) # 
// (\pd|digits_flat[21]~0_combout ))))

	.dataa(\pd|digits_flat[22]~1_combout ),
	.datab(\pd|digits_flat[23]~2_combout ),
	.datac(\pd|N~9_combout ),
	.datad(\pd|digits_flat[21]~0_combout ),
	.cin(gnd),
	.combout(\digit5|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit5|WideOr5~0 .lut_mask = 16'h3190;
defparam \digit5|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X4_Y17_N20
cycloneii_lcell_comb \digit5|WideOr6~0 (
// Equation(s):
// \digit5|WideOr6~0_combout  = (\pd|N~9_combout  & ((\pd|digits_flat[23]~2_combout ) # (\pd|digits_flat[22]~1_combout  $ (\pd|digits_flat[21]~0_combout )))) # (!\pd|N~9_combout  & ((\pd|digits_flat[21]~0_combout ) # (\pd|digits_flat[22]~1_combout  $ 
// (\pd|digits_flat[23]~2_combout ))))

	.dataa(\pd|digits_flat[22]~1_combout ),
	.datab(\pd|digits_flat[23]~2_combout ),
	.datac(\pd|N~9_combout ),
	.datad(\pd|digits_flat[21]~0_combout ),
	.cin(gnd),
	.combout(\digit5|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit5|WideOr6~0 .lut_mask = 16'hDFE6;
defparam \digit5|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N10
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  = (\pd|N~1_combout  & (\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1  & VCC)) # (!\pd|N~1_combout  & 
// (!\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ))
// \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3  = CARRY((!\pd|N~1_combout  & !\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ))

	.dataa(vcc),
	.datab(\pd|N~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .lut_mask = 16'hC303;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N14
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout  = CARRY(!\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .lut_mask = 16'h000F;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y17_N16
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  = \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N30
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[142]~33 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(vcc),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[142]~33 .lut_mask = 16'h0C00;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[142]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N18
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[148]~35 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[148]~35_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\pd|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout ) # 
// ((!\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|StageOut[142]~33_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[148]~35_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[148]~35 .lut_mask = 16'hAA20;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[148]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N0
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[141]~34 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[141]~34_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(vcc),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[141]~34_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[141]~34 .lut_mask = 16'h0C00;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[141]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N26
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[140]~19 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[140]~19_combout  = (!\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(vcc),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[140]~19_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[140]~19 .lut_mask = 16'h0300;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[140]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N8
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout  = (((\pd|Mod1|auto_generated|divider|divider|StageOut[140]~18_combout ) # (\pd|Mod1|auto_generated|divider|divider|StageOut[140]~19_combout )))
// \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1  = CARRY((\pd|Mod1|auto_generated|divider|divider|StageOut[140]~18_combout ) # (\pd|Mod1|auto_generated|divider|divider|StageOut[140]~19_combout ))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[140]~18_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[140]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N10
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (((\pd|Mod1|auto_generated|divider|divider|StageOut[141]~17_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[141]~34_combout )))) # (!\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1  & (!\pd|Mod1|auto_generated|divider|divider|StageOut[141]~17_combout  & 
// (!\pd|Mod1|auto_generated|divider|divider|StageOut[141]~34_combout )))
// \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3  = CARRY((!\pd|Mod1|auto_generated|divider|divider|StageOut[141]~17_combout  & (!\pd|Mod1|auto_generated|divider|divider|StageOut[141]~34_combout  & 
// !\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1 )))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[141]~17_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[141]~34_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N2
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[147]~21 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[147]~21_combout  = (!\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout )

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[147]~21_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[147]~21 .lut_mask = 16'h5050;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[147]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N4
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[146]~22 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[146]~22 .lut_mask = 16'h2200;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[146]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N28
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[145]~25 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[145]~25_combout  = (!\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[145]~25_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[145]~25 .lut_mask = 16'h0500;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[145]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N8
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout  = (((\pd|Mod1|auto_generated|divider|divider|StageOut[145]~24_combout ) # (\pd|Mod1|auto_generated|divider|divider|StageOut[145]~25_combout )))
// \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1  = CARRY((\pd|Mod1|auto_generated|divider|divider|StageOut[145]~24_combout ) # (\pd|Mod1|auto_generated|divider|divider|StageOut[145]~25_combout ))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[145]~24_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[145]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N10
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (((\pd|Mod1|auto_generated|divider|divider|StageOut[146]~23_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout )))) # (!\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (!\pd|Mod1|auto_generated|divider|divider|StageOut[146]~23_combout  & 
// (!\pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout )))
// \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3  = CARRY((!\pd|Mod1|auto_generated|divider|divider|StageOut[146]~23_combout  & (!\pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout  & 
// !\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1 )))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[146]~23_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N14
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout  = CARRY((!\pd|Mod1|auto_generated|divider|divider|StageOut[148]~20_combout  & (!\pd|Mod1|auto_generated|divider|divider|StageOut[148]~35_combout  & 
// !\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5 )))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[148]~20_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[148]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N16
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  = \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N24
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[152]~29 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[152]~29_combout  = (!\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[152]~29_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[152]~29 .lut_mask = 16'h0F00;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[152]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N26
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[151]~30 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[151]~30_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[151]~30_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[151]~30 .lut_mask = 16'h0A00;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[151]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N14
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[150]~27 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[150]~27_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (!\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[150]~27_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[150]~27 .lut_mask = 16'h0300;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[150]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N18
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1  & (((\pd|Mod1|auto_generated|divider|divider|StageOut[151]~31_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[151]~30_combout )))) # (!\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1  & (!\pd|Mod1|auto_generated|divider|divider|StageOut[151]~31_combout  & 
// (!\pd|Mod1|auto_generated|divider|divider|StageOut[151]~30_combout )))
// \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3  = CARRY((!\pd|Mod1|auto_generated|divider|divider|StageOut[151]~31_combout  & (!\pd|Mod1|auto_generated|divider|divider|StageOut[151]~30_combout  & 
// !\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1 )))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[151]~31_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[151]~30_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N20
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3  & (((\pd|Mod1|auto_generated|divider|divider|StageOut[152]~38_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[152]~29_combout )))) # (!\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3  & ((((\pd|Mod1|auto_generated|divider|divider|StageOut[152]~38_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[152]~29_combout )))))
// \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5  = CARRY((!\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3  & ((\pd|Mod1|auto_generated|divider|divider|StageOut[152]~38_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|StageOut[152]~29_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[152]~38_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[152]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N28
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[143]~32 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[143]~32_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \pd|LessThan0~2_combout ))

	.dataa(vcc),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[143]~32_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[143]~32 .lut_mask = 16'h0C00;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[143]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N14
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout  = CARRY((!\pd|Mod1|auto_generated|divider|divider|StageOut[143]~15_combout  & (!\pd|Mod1|auto_generated|divider|divider|StageOut[143]~32_combout  & 
// !\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5 )))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[143]~15_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[143]~32_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N16
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  = \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X17_Y18_N4
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[147]~36 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[147]~36_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\pd|Mod1|auto_generated|divider|divider|StageOut[141]~34_combout ) # 
// ((\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  & !\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|StageOut[141]~34_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[147]~36_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[147]~36 .lut_mask = 16'hF020;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[147]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N20
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[153]~37 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[153]~37_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|Mod1|auto_generated|divider|divider|StageOut[147]~36_combout ) # 
// ((\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  & !\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|StageOut[147]~36_combout ),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[153]~37_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[153]~37 .lut_mask = 16'hAA08;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[153]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N22
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout  = CARRY((!\pd|Mod1|auto_generated|divider|divider|StageOut[153]~28_combout  & (!\pd|Mod1|auto_generated|divider|divider|StageOut[153]~37_combout  & 
// !\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5 )))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[153]~28_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[153]~37_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N24
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  = \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ),
	.combout(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N14
cycloneii_lcell_comb \pd|LessThan1~16 (
// Equation(s):
// \pd|LessThan1~16_combout  = (\pd|LessThan0~2_combout  & (((!\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ) # (!\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )) # 
// (!\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )))

	.dataa(\pd|Div0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(\pd|LessThan0~2_combout ),
	.datad(\pd|Div0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|LessThan1~16_combout ),
	.cout());
// synopsys translate_off
defparam \pd|LessThan1~16 .lut_mask = 16'h70F0;
defparam \pd|LessThan1~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N18
cycloneii_lcell_comb \pd|LessThan1~13 (
// Equation(s):
// \pd|LessThan1~13_combout  = (\pd|LessThan1~12_combout ) # ((\pd|LessThan1~16_combout ) # ((!\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & \pd|LessThan0~2_combout )))

	.dataa(\pd|LessThan1~12_combout ),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datac(\pd|LessThan0~2_combout ),
	.datad(\pd|LessThan1~16_combout ),
	.cin(gnd),
	.combout(\pd|LessThan1~13_combout ),
	.cout());
// synopsys translate_off
defparam \pd|LessThan1~13 .lut_mask = 16'hFFBA;
defparam \pd|LessThan1~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N26
cycloneii_lcell_comb \pd|digits_flat[27]~7 (
// Equation(s):
// \pd|digits_flat[27]~7_combout  = (\pd|LessThan1~13_combout  & ((\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (\pd|digits_flat[27]~6_combout )) # (!\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  
// & ((\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout )))))

	.dataa(\pd|digits_flat[27]~6_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datad(\pd|LessThan1~13_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[27]~7_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[27]~7 .lut_mask = 16'hAC00;
defparam \pd|digits_flat[27]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N12
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[150]~14 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[150]~14_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \pd|LessThan0~2_combout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\pd|LessThan0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[150]~14_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[150]~14 .lut_mask = 16'h3030;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[150]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N30
cycloneii_lcell_comb \pd|digits_flat[25]~3 (
// Equation(s):
// \pd|digits_flat[25]~3_combout  = (\pd|LessThan1~13_combout  & ((\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & ((\pd|Mod1|auto_generated|divider|divider|StageOut[150]~14_combout ))) # 
// (!\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ),
	.datab(\pd|LessThan1~13_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|StageOut[150]~14_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[25]~3_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[25]~3 .lut_mask = 16'hC808;
defparam \pd|digits_flat[25]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N24
cycloneii_lcell_comb \pd|N~10 (
// Equation(s):
// \pd|N~10_combout  = (!\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & \pd|LessThan0~2_combout )

	.dataa(vcc),
	.datab(\pd|Div0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datac(\pd|LessThan0~2_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|N~10_combout ),
	.cout());
// synopsys translate_off
defparam \pd|N~10 .lut_mask = 16'h3030;
defparam \pd|N~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X15_Y18_N6
cycloneii_lcell_comb \pd|digits_flat[26]~4 (
// Equation(s):
// \pd|digits_flat[26]~4_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (((!\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|LessThan0~2_combout )))) # 
// (!\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[1]~0_combout ),
	.datac(\pd|Div0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(\pd|LessThan0~2_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[26]~4_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[26]~4 .lut_mask = 16'h4E44;
defparam \pd|digits_flat[26]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N0
cycloneii_lcell_comb \pd|digits_flat[26]~5 (
// Equation(s):
// \pd|digits_flat[26]~5_combout  = (\pd|LessThan1~13_combout  & ((\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (\pd|digits_flat[26]~4_combout )) # (!\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  
// & ((\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout )))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datab(\pd|LessThan1~13_combout ),
	.datac(\pd|digits_flat[26]~4_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[26]~5_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[26]~5 .lut_mask = 16'hC480;
defparam \pd|digits_flat[26]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N28
cycloneii_lcell_comb \digit6|WideOr0~0 (
// Equation(s):
// \digit6|WideOr0~0_combout  = (\pd|digits_flat[27]~7_combout  & (\pd|N~10_combout  & (\pd|digits_flat[25]~3_combout  $ (\pd|digits_flat[26]~5_combout )))) # (!\pd|digits_flat[27]~7_combout  & (!\pd|digits_flat[25]~3_combout  & (\pd|N~10_combout  $ 
// (\pd|digits_flat[26]~5_combout ))))

	.dataa(\pd|digits_flat[27]~7_combout ),
	.datab(\pd|digits_flat[25]~3_combout ),
	.datac(\pd|N~10_combout ),
	.datad(\pd|digits_flat[26]~5_combout ),
	.cin(gnd),
	.combout(\digit6|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit6|WideOr0~0 .lut_mask = 16'h2190;
defparam \digit6|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N22
cycloneii_lcell_comb \digit6|WideOr1~0 (
// Equation(s):
// \digit6|WideOr1~0_combout  = (\pd|digits_flat[27]~7_combout  & ((\pd|N~10_combout  & (\pd|digits_flat[25]~3_combout )) # (!\pd|N~10_combout  & ((\pd|digits_flat[26]~5_combout ))))) # (!\pd|digits_flat[27]~7_combout  & (\pd|digits_flat[26]~5_combout  & 
// (\pd|digits_flat[25]~3_combout  $ (\pd|N~10_combout ))))

	.dataa(\pd|digits_flat[27]~7_combout ),
	.datab(\pd|digits_flat[25]~3_combout ),
	.datac(\pd|N~10_combout ),
	.datad(\pd|digits_flat[26]~5_combout ),
	.cin(gnd),
	.combout(\digit6|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit6|WideOr1~0 .lut_mask = 16'h9E80;
defparam \digit6|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N16
cycloneii_lcell_comb \digit6|WideOr2~0 (
// Equation(s):
// \digit6|WideOr2~0_combout  = (\pd|digits_flat[27]~7_combout  & (\pd|digits_flat[26]~5_combout  & ((\pd|digits_flat[25]~3_combout ) # (!\pd|N~10_combout )))) # (!\pd|digits_flat[27]~7_combout  & (\pd|digits_flat[25]~3_combout  & (!\pd|N~10_combout  & 
// !\pd|digits_flat[26]~5_combout )))

	.dataa(\pd|digits_flat[27]~7_combout ),
	.datab(\pd|digits_flat[25]~3_combout ),
	.datac(\pd|N~10_combout ),
	.datad(\pd|digits_flat[26]~5_combout ),
	.cin(gnd),
	.combout(\digit6|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit6|WideOr2~0 .lut_mask = 16'h8A04;
defparam \digit6|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N2
cycloneii_lcell_comb \digit6|WideOr3~0 (
// Equation(s):
// \digit6|WideOr3~0_combout  = (\pd|digits_flat[25]~3_combout  & ((\pd|N~10_combout  & ((\pd|digits_flat[26]~5_combout ))) # (!\pd|N~10_combout  & (\pd|digits_flat[27]~7_combout  & !\pd|digits_flat[26]~5_combout )))) # (!\pd|digits_flat[25]~3_combout  & 
// (!\pd|digits_flat[27]~7_combout  & (\pd|N~10_combout  $ (\pd|digits_flat[26]~5_combout ))))

	.dataa(\pd|digits_flat[27]~7_combout ),
	.datab(\pd|digits_flat[25]~3_combout ),
	.datac(\pd|N~10_combout ),
	.datad(\pd|digits_flat[26]~5_combout ),
	.cin(gnd),
	.combout(\digit6|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit6|WideOr3~0 .lut_mask = 16'hC118;
defparam \digit6|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N4
cycloneii_lcell_comb \digit6|WideOr4~0 (
// Equation(s):
// \digit6|WideOr4~0_combout  = (\pd|digits_flat[25]~3_combout  & (!\pd|digits_flat[27]~7_combout  & (\pd|N~10_combout ))) # (!\pd|digits_flat[25]~3_combout  & ((\pd|digits_flat[26]~5_combout  & (!\pd|digits_flat[27]~7_combout )) # 
// (!\pd|digits_flat[26]~5_combout  & ((\pd|N~10_combout )))))

	.dataa(\pd|digits_flat[27]~7_combout ),
	.datab(\pd|digits_flat[25]~3_combout ),
	.datac(\pd|N~10_combout ),
	.datad(\pd|digits_flat[26]~5_combout ),
	.cin(gnd),
	.combout(\digit6|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit6|WideOr4~0 .lut_mask = 16'h5170;
defparam \digit6|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N6
cycloneii_lcell_comb \digit6|WideOr5~0 (
// Equation(s):
// \digit6|WideOr5~0_combout  = (\pd|digits_flat[25]~3_combout  & (!\pd|digits_flat[27]~7_combout  & ((\pd|N~10_combout ) # (!\pd|digits_flat[26]~5_combout )))) # (!\pd|digits_flat[25]~3_combout  & (\pd|N~10_combout  & (\pd|digits_flat[27]~7_combout  $ 
// (!\pd|digits_flat[26]~5_combout ))))

	.dataa(\pd|digits_flat[27]~7_combout ),
	.datab(\pd|digits_flat[25]~3_combout ),
	.datac(\pd|N~10_combout ),
	.datad(\pd|digits_flat[26]~5_combout ),
	.cin(gnd),
	.combout(\digit6|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit6|WideOr5~0 .lut_mask = 16'h6054;
defparam \digit6|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N6
cycloneii_lcell_comb \pd|Mod1|auto_generated|divider|divider|StageOut[146]~23 (
// Equation(s):
// \pd|Mod1|auto_generated|divider|divider|StageOut[146]~23_combout  = (!\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout )

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod1|auto_generated|divider|divider|StageOut[146]~23_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[146]~23 .lut_mask = 16'h5050;
defparam \pd|Mod1|auto_generated|divider|divider|StageOut[146]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X16_Y18_N26
cycloneii_lcell_comb \pd|digits_flat[27]~6 (
// Equation(s):
// \pd|digits_flat[27]~6_combout  = (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (((\pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout ) # (\pd|Mod1|auto_generated|divider|divider|StageOut[146]~23_combout )))) 
// # (!\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|StageOut[146]~22_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|StageOut[146]~23_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[27]~6_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[27]~6 .lut_mask = 16'hFACA;
defparam \pd|digits_flat[27]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N10
cycloneii_lcell_comb \digit6|WideOr6~1 (
// Equation(s):
// \digit6|WideOr6~1_combout  = (\pd|N~10_combout  & ((\pd|digits_flat[27]~6_combout ) # (\pd|Mod1|auto_generated|divider|divider|StageOut[150]~14_combout  $ (\pd|digits_flat[26]~4_combout )))) # (!\pd|N~10_combout  & 
// ((\pd|Mod1|auto_generated|divider|divider|StageOut[150]~14_combout ) # (\pd|digits_flat[26]~4_combout  $ (\pd|digits_flat[27]~6_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|StageOut[150]~14_combout ),
	.datab(\pd|digits_flat[26]~4_combout ),
	.datac(\pd|N~10_combout ),
	.datad(\pd|digits_flat[27]~6_combout ),
	.cin(gnd),
	.combout(\digit6|WideOr6~1_combout ),
	.cout());
// synopsys translate_off
defparam \digit6|WideOr6~1 .lut_mask = 16'hFB6E;
defparam \digit6|WideOr6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N8
cycloneii_lcell_comb \digit6|WideOr6~0 (
// Equation(s):
// \digit6|WideOr6~0_combout  = (\pd|N~10_combout  & ((\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ) # (\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout  $ 
// (\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout )))) # (!\pd|N~10_combout  & ((\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ) # 
// (\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout  $ (\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ))))

	.dataa(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ),
	.datab(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ),
	.datac(\pd|N~10_combout ),
	.datad(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\digit6|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit6|WideOr6~0 .lut_mask = 16'hDBEE;
defparam \digit6|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X12_Y18_N20
cycloneii_lcell_comb \digit6|WideOr6~2 (
// Equation(s):
// \digit6|WideOr6~2_combout  = (\pd|LessThan1~13_combout  & ((\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (\digit6|WideOr6~1_combout )) # (!\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & 
// ((\digit6|WideOr6~0_combout )))))

	.dataa(\digit6|WideOr6~1_combout ),
	.datab(\digit6|WideOr6~0_combout ),
	.datac(\pd|Mod1|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datad(\pd|LessThan1~13_combout ),
	.cin(gnd),
	.combout(\digit6|WideOr6~2_combout ),
	.cout());
// synopsys translate_off
defparam \digit6|WideOr6~2 .lut_mask = 16'hAC00;
defparam \digit6|WideOr6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N22
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout  = \cpu|registerFile[10][7]~regout  $ (VCC)
// \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1  = CARRY(\cpu|registerFile[10][7]~regout )

	.dataa(vcc),
	.datab(\cpu|registerFile[10][7]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 .lut_mask = 16'h33CC;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N26
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout  = (\cpu|registerFile[10][9]~regout  & (\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3  $ (GND))) # (!\cpu|registerFile[10][9]~regout  & 
// (!\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3  & VCC))
// \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5  = CARRY((\cpu|registerFile[10][9]~regout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ))

	.dataa(vcc),
	.datab(\cpu|registerFile[10][9]~regout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[2]~3 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 .lut_mask = 16'hC30C;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N28
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout  = CARRY(!\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 )

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 .lut_mask = 16'h000F;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N30
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  = \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[4]~7_cout ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N18
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[127]~58 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[127]~58_combout  = (\cpu|registerFile[10][8]~regout  & \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\cpu|registerFile[10][8]~regout ),
	.datac(vcc),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[127]~58_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[127]~58 .lut_mask = 16'hCC00;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[127]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N2
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[126]~61 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[126]~61_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[126]~61_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[126]~61 .lut_mask = 16'h3300;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[126]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y16_N2
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[125]~62 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[125]~62_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout  & \cpu|registerFile[10][6]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][6]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[125]~62_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[125]~62 .lut_mask = 16'hCC00;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[125]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N6
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout  = (((\pd|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[125]~62_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1  = CARRY((\pd|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[125]~62_combout ))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[125]~63_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[125]~62_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N8
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[126]~60_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[126]~61_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[126]~60_combout  & 
// (!\pd|Mod0|auto_generated|divider|divider|StageOut[126]~61_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[126]~60_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[126]~61_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[126]~60_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[126]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~1 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N10
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[127]~59_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[127]~58_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  & ((((\pd|Mod0|auto_generated|divider|divider|StageOut[127]~59_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[127]~58_combout )))))
// \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5  = CARRY((!\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[127]~59_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[127]~58_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[127]~59_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[127]~58_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~3 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N0
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[128]~57 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[128]~57_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[3]~4_combout ),
	.datac(vcc),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_25_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[128]~57_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[128]~57 .lut_mask = 16'h00CC;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[128]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N12
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[128]~56_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[128]~57_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[128]~56_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[128]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X25_Y13_N14
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  = \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[4]~7_cout ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N8
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[133]~64 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[133]~64_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[3]~4_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[133]~64_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[133]~64 .lut_mask = 16'h0C0C;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[133]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N18
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[132]~65 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[132]~65_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[132]~65_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[132]~65 .lut_mask = 16'h0F00;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[132]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N14
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[131]~67 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[131]~67_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[1]~0_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[131]~67_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[131]~67 .lut_mask = 16'h0F00;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[131]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N0
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[130]~68 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[130]~68_combout  = (\cpu|registerFile[10][5]~regout  & \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\cpu|registerFile[10][5]~regout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[130]~68_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[130]~68 .lut_mask = 16'hC0C0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[130]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N20
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout  = (((\pd|Mod0|auto_generated|divider|divider|StageOut[130]~69_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[130]~68_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1  = CARRY((\pd|Mod0|auto_generated|divider|divider|StageOut[130]~69_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[130]~68_combout ))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[130]~69_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[130]~68_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N22
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[131]~66_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[131]~67_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[131]~66_combout  & 
// (!\pd|Mod0|auto_generated|divider|divider|StageOut[131]~67_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[131]~66_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[131]~67_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[131]~66_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[131]~67_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~1 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N26
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[133]~98_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[133]~64_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[133]~98_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[133]~64_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N28
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  = \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[4]~7_cout ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X24_Y14_N4
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[138]~94 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[138]~94_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[132]~99_combout ) # 
// ((!\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout  & \pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[132]~99_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[5]~8_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_26_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[138]~94_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[138]~94 .lut_mask = 16'h8C88;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[138]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N2
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[137]~71 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[137]~71_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[2]~2_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[137]~71_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[137]~71 .lut_mask = 16'h00F0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[137]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N14
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[136]~73 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[136]~73_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[136]~73_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[136]~73 .lut_mask = 16'h00F0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[136]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N0
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[135]~74 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[135]~74_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & \cpu|registerFile[10][4]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][4]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[135]~74_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[135]~74 .lut_mask = 16'hCC00;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[135]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N20
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout  = (((\pd|Mod0|auto_generated|divider|divider|StageOut[135]~75_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[135]~74_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  = CARRY((\pd|Mod0|auto_generated|divider|divider|StageOut[135]~75_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[135]~74_combout ))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[135]~75_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[135]~74_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N22
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[136]~72_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[136]~73_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[136]~72_combout  & 
// (!\pd|Mod0|auto_generated|divider|divider|StageOut[136]~73_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[136]~72_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[136]~73_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[136]~72_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[136]~73_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~1 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N24
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[137]~100_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[137]~71_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & ((((\pd|Mod0|auto_generated|divider|divider|StageOut[137]~100_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[137]~71_combout )))))
// \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5  = CARRY((!\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[137]~100_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[137]~71_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[137]~100_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[137]~71_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~3 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .lut_mask = 16'hE10E;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N26
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[138]~70_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[138]~94_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[138]~70_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[138]~94_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N28
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  = \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[4]~7_cout ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N8
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[142]~101 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[142]~101_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & 
// (\cpu|registerFile[10][5]~regout )) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout )))))

	.dataa(\cpu|registerFile[10][5]~regout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[1]~0_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_27_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[142]~101_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[142]~101 .lut_mask = 16'h88C0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[142]~101 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N2
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[148]~96 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[148]~96_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[142]~101_combout ) # 
// ((!\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|StageOut[142]~101_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[148]~96_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[148]~96 .lut_mask = 16'hA2A0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[148]~96 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N12
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[147]~102 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[147]~102_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & 
// ((\cpu|registerFile[10][4]~regout ))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & (\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datad(\cpu|registerFile[10][4]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[147]~102_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[147]~102 .lut_mask = 16'hA820;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[147]~102 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y14_N12
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[143]~76 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[143]~76_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[3]~4_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[143]~76_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[143]~76 .lut_mask = 16'h00F0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[143]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N4
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[141]~79 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[141]~79_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[141]~79_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[141]~79 .lut_mask = 16'h3030;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[141]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N8
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[140]~81 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout  & \cpu|registerFile[10][3]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_28_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][3]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[140]~81 .lut_mask = 16'h3030;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[140]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N14
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout  = (((\pd|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1  = CARRY((\pd|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout ))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[140]~80_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[140]~81_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N20
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[143]~95_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[143]~76_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[143]~95_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[143]~76_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N22
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  = \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[4]~7_cout ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N28
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[146]~84 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[146]~84_combout  = (\cpu|registerFile[10][3]~regout  & \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout )

	.dataa(vcc),
	.datab(\cpu|registerFile[10][3]~regout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[146]~84_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[146]~84 .lut_mask = 16'hC0C0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[146]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N2
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[145]~86 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \cpu|registerFile[10][2]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datac(\cpu|registerFile[10][2]~regout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[145]~86_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[145]~86 .lut_mask = 16'hC0C0;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[145]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N12
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[146]~85_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[146]~84_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[146]~85_combout  & 
// (!\pd|Mod0|auto_generated|divider|divider|StageOut[146]~84_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[146]~85_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[146]~84_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[146]~85_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[146]~84_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[1]~1 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N16
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[148]~82_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[148]~96_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[148]~82_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[148]~96_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N18
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  = \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[4]~7_cout ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N4
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[153]~97 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[153]~97_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[147]~102_combout ) # 
// ((\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout  & !\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[2]~2_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|StageOut[147]~102_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[153]~97_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[153]~97 .lut_mask = 16'hC0C8;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[153]~97 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N30
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[152]~103 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[152]~103_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & 
// ((\cpu|registerFile[10][3]~regout ))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & (\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.datac(\cpu|registerFile[10][3]~regout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[152]~103_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[152]~103 .lut_mask = 16'hE400;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[152]~103 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N28
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[151]~92 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[151]~92_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \cpu|registerFile[10][2]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][2]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[151]~92_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[151]~92 .lut_mask = 16'hCC00;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[151]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N26
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[150]~89 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[150]~89_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & \cpu|registerFile[10][1]~regout )

	.dataa(vcc),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(vcc),
	.datad(\cpu|registerFile[10][1]~regout ),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[150]~89_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[150]~89 .lut_mask = 16'h3300;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[150]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N22
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout  = (((\pd|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[150]~89_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1  = CARRY((\pd|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout ) # (\pd|Mod0|auto_generated|divider|divider|StageOut[150]~89_combout ))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[150]~88_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[150]~89_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0 .lut_mask = 16'h11EE;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N24
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1  & (((\pd|Mod0|auto_generated|divider|divider|StageOut[151]~93_combout ) # 
// (\pd|Mod0|auto_generated|divider|divider|StageOut[151]~92_combout )))) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[151]~93_combout  & 
// (!\pd|Mod0|auto_generated|divider|divider|StageOut[151]~92_combout )))
// \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[151]~93_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[151]~92_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[151]~93_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[151]~92_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~1 ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~3 ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2 .lut_mask = 16'hE101;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N28
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout  = CARRY((!\pd|Mod0|auto_generated|divider|divider|StageOut[153]~90_combout  & (!\pd|Mod0|auto_generated|divider|divider|StageOut[153]~97_combout  & 
// !\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 )))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[153]~90_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|StageOut[153]~97_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~5 ),
	.combout(),
	.cout(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ));
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .lut_mask = 16'h0001;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X19_Y18_N30
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  = \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[4]~7_cout ),
	.combout(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .lut_mask = 16'hF0F0;
defparam \pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N12
cycloneii_lcell_comb \pd|digits_flat[30]~10 (
// Equation(s):
// \pd|digits_flat[30]~10_combout  = (\pd|LessThan0~2_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (\pd|digits_flat[30]~9_combout )) # (!\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  
// & ((\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout )))))

	.dataa(\pd|digits_flat[30]~9_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datac(\pd|LessThan0~2_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[2]~2_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[30]~10_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[30]~10 .lut_mask = 16'hB080;
defparam \pd|digits_flat[30]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X20_Y18_N24
cycloneii_lcell_comb \pd|Mod0|auto_generated|divider|divider|StageOut[146]~85 (
// Equation(s):
// \pd|Mod0|auto_generated|divider|divider|StageOut[146]~85_combout  = (!\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout  & \pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout )

	.dataa(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[5]~8_combout ),
	.datab(vcc),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_29_result_int[1]~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\pd|Mod0|auto_generated|divider|divider|StageOut[146]~85_combout ),
	.cout());
// synopsys translate_off
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[146]~85 .lut_mask = 16'h5050;
defparam \pd|Mod0|auto_generated|divider|divider|StageOut[146]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N6
cycloneii_lcell_comb \pd|digits_flat[31]~11 (
// Equation(s):
// \pd|digits_flat[31]~11_combout  = (\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & ((\pd|Mod0|auto_generated|divider|divider|StageOut[146]~84_combout ) # ((\pd|Mod0|auto_generated|divider|divider|StageOut[146]~85_combout )))) 
// # (!\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout  & (((\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|StageOut[146]~84_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_30_result_int[2]~2_combout ),
	.datad(\pd|Mod0|auto_generated|divider|divider|StageOut[146]~85_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[31]~11 .lut_mask = 16'hFCB8;
defparam \pd|digits_flat[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N0
cycloneii_lcell_comb \pd|digits_flat[31]~12 (
// Equation(s):
// \pd|digits_flat[31]~12_combout  = (\pd|LessThan0~2_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & ((\pd|digits_flat[31]~11_combout ))) # 
// (!\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ))))

	.dataa(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[3]~4_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datac(\pd|LessThan0~2_combout ),
	.datad(\pd|digits_flat[31]~11_combout ),
	.cin(gnd),
	.combout(\pd|digits_flat[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[31]~12 .lut_mask = 16'hE020;
defparam \pd|digits_flat[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N24
cycloneii_lcell_comb \pd|digits_flat[29]~8 (
// Equation(s):
// \pd|digits_flat[29]~8_combout  = (\pd|LessThan0~2_combout  & ((\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & ((\cpu|registerFile[10][1]~regout ))) # 
// (!\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout  & (\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ))))

	.dataa(\pd|LessThan0~2_combout ),
	.datab(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[5]~8_combout ),
	.datac(\pd|Mod0|auto_generated|divider|divider|add_sub_31_result_int[1]~0_combout ),
	.datad(\cpu|registerFile[10][1]~regout ),
	.cin(gnd),
	.combout(\pd|digits_flat[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \pd|digits_flat[29]~8 .lut_mask = 16'hA820;
defparam \pd|digits_flat[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N18
cycloneii_lcell_comb \digit7|WideOr0~0 (
// Equation(s):
// \digit7|WideOr0~0_combout  = (\pd|digits_flat[30]~10_combout  & (!\pd|digits_flat[29]~8_combout  & (\pd|digits_flat[31]~12_combout  $ (!\cpu|registerFile[10][0]~regout )))) # (!\pd|digits_flat[30]~10_combout  & (\cpu|registerFile[10][0]~regout  & 
// (\pd|digits_flat[31]~12_combout  $ (!\pd|digits_flat[29]~8_combout ))))

	.dataa(\pd|digits_flat[30]~10_combout ),
	.datab(\pd|digits_flat[31]~12_combout ),
	.datac(\pd|digits_flat[29]~8_combout ),
	.datad(\cpu|registerFile[10][0]~regout ),
	.cin(gnd),
	.combout(\digit7|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit7|WideOr0~0 .lut_mask = 16'h4902;
defparam \digit7|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N20
cycloneii_lcell_comb \digit7|WideOr1~0 (
// Equation(s):
// \digit7|WideOr1~0_combout  = (\pd|digits_flat[31]~12_combout  & ((\cpu|registerFile[10][0]~regout  & ((\pd|digits_flat[29]~8_combout ))) # (!\cpu|registerFile[10][0]~regout  & (\pd|digits_flat[30]~10_combout )))) # (!\pd|digits_flat[31]~12_combout  & 
// (\pd|digits_flat[30]~10_combout  & (\pd|digits_flat[29]~8_combout  $ (\cpu|registerFile[10][0]~regout ))))

	.dataa(\pd|digits_flat[30]~10_combout ),
	.datab(\pd|digits_flat[31]~12_combout ),
	.datac(\pd|digits_flat[29]~8_combout ),
	.datad(\cpu|registerFile[10][0]~regout ),
	.cin(gnd),
	.combout(\digit7|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit7|WideOr1~0 .lut_mask = 16'hC2A8;
defparam \digit7|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N22
cycloneii_lcell_comb \digit7|WideOr2~0 (
// Equation(s):
// \digit7|WideOr2~0_combout  = (\pd|digits_flat[30]~10_combout  & (\pd|digits_flat[31]~12_combout  & ((\pd|digits_flat[29]~8_combout ) # (!\cpu|registerFile[10][0]~regout )))) # (!\pd|digits_flat[30]~10_combout  & (!\pd|digits_flat[31]~12_combout  & 
// (\pd|digits_flat[29]~8_combout  & !\cpu|registerFile[10][0]~regout )))

	.dataa(\pd|digits_flat[30]~10_combout ),
	.datab(\pd|digits_flat[31]~12_combout ),
	.datac(\pd|digits_flat[29]~8_combout ),
	.datad(\cpu|registerFile[10][0]~regout ),
	.cin(gnd),
	.combout(\digit7|WideOr2~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit7|WideOr2~0 .lut_mask = 16'h8098;
defparam \digit7|WideOr2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N8
cycloneii_lcell_comb \digit7|WideOr3~0 (
// Equation(s):
// \digit7|WideOr3~0_combout  = (\pd|digits_flat[29]~8_combout  & ((\pd|digits_flat[30]~10_combout  & ((\cpu|registerFile[10][0]~regout ))) # (!\pd|digits_flat[30]~10_combout  & (\pd|digits_flat[31]~12_combout  & !\cpu|registerFile[10][0]~regout )))) # 
// (!\pd|digits_flat[29]~8_combout  & (!\pd|digits_flat[31]~12_combout  & (\pd|digits_flat[30]~10_combout  $ (\cpu|registerFile[10][0]~regout ))))

	.dataa(\pd|digits_flat[30]~10_combout ),
	.datab(\pd|digits_flat[31]~12_combout ),
	.datac(\pd|digits_flat[29]~8_combout ),
	.datad(\cpu|registerFile[10][0]~regout ),
	.cin(gnd),
	.combout(\digit7|WideOr3~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit7|WideOr3~0 .lut_mask = 16'hA142;
defparam \digit7|WideOr3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N2
cycloneii_lcell_comb \digit7|WideOr4~0 (
// Equation(s):
// \digit7|WideOr4~0_combout  = (\pd|digits_flat[29]~8_combout  & (((!\pd|digits_flat[31]~12_combout  & \cpu|registerFile[10][0]~regout )))) # (!\pd|digits_flat[29]~8_combout  & ((\pd|digits_flat[30]~10_combout  & (!\pd|digits_flat[31]~12_combout )) # 
// (!\pd|digits_flat[30]~10_combout  & ((\cpu|registerFile[10][0]~regout )))))

	.dataa(\pd|digits_flat[30]~10_combout ),
	.datab(\pd|digits_flat[31]~12_combout ),
	.datac(\pd|digits_flat[29]~8_combout ),
	.datad(\cpu|registerFile[10][0]~regout ),
	.cin(gnd),
	.combout(\digit7|WideOr4~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit7|WideOr4~0 .lut_mask = 16'h3702;
defparam \digit7|WideOr4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N4
cycloneii_lcell_comb \digit7|WideOr5~0 (
// Equation(s):
// \digit7|WideOr5~0_combout  = (\pd|digits_flat[30]~10_combout  & (\cpu|registerFile[10][0]~regout  & (\pd|digits_flat[31]~12_combout  $ (\pd|digits_flat[29]~8_combout )))) # (!\pd|digits_flat[30]~10_combout  & (!\pd|digits_flat[31]~12_combout  & 
// ((\pd|digits_flat[29]~8_combout ) # (\cpu|registerFile[10][0]~regout ))))

	.dataa(\pd|digits_flat[30]~10_combout ),
	.datab(\pd|digits_flat[31]~12_combout ),
	.datac(\pd|digits_flat[29]~8_combout ),
	.datad(\cpu|registerFile[10][0]~regout ),
	.cin(gnd),
	.combout(\digit7|WideOr5~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit7|WideOr5~0 .lut_mask = 16'h3910;
defparam \digit7|WideOr5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X18_Y18_N30
cycloneii_lcell_comb \digit7|WideOr6~0 (
// Equation(s):
// \digit7|WideOr6~0_combout  = (\cpu|registerFile[10][0]~regout  & ((\pd|digits_flat[31]~12_combout ) # (\pd|digits_flat[30]~10_combout  $ (\pd|digits_flat[29]~8_combout )))) # (!\cpu|registerFile[10][0]~regout  & ((\pd|digits_flat[29]~8_combout ) # 
// (\pd|digits_flat[30]~10_combout  $ (\pd|digits_flat[31]~12_combout ))))

	.dataa(\pd|digits_flat[30]~10_combout ),
	.datab(\pd|digits_flat[31]~12_combout ),
	.datac(\pd|digits_flat[29]~8_combout ),
	.datad(\cpu|registerFile[10][0]~regout ),
	.cin(gnd),
	.combout(\digit7|WideOr6~0_combout ),
	.cout());
// synopsys translate_off
defparam \digit7|WideOr6~0 .lut_mask = 16'hDEF6;
defparam \digit7|WideOr6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_AE23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[0]~I (
	.datain(\cpu|registerFile[10][0]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[0]));
// synopsys translate_off
defparam \leds[0]~I .input_async_reset = "none";
defparam \leds[0]~I .input_power_up = "low";
defparam \leds[0]~I .input_register_mode = "none";
defparam \leds[0]~I .input_sync_reset = "none";
defparam \leds[0]~I .oe_async_reset = "none";
defparam \leds[0]~I .oe_power_up = "low";
defparam \leds[0]~I .oe_register_mode = "none";
defparam \leds[0]~I .oe_sync_reset = "none";
defparam \leds[0]~I .operation_mode = "output";
defparam \leds[0]~I .output_async_reset = "none";
defparam \leds[0]~I .output_power_up = "low";
defparam \leds[0]~I .output_register_mode = "none";
defparam \leds[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[1]~I (
	.datain(\cpu|registerFile[10][1]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[1]));
// synopsys translate_off
defparam \leds[1]~I .input_async_reset = "none";
defparam \leds[1]~I .input_power_up = "low";
defparam \leds[1]~I .input_register_mode = "none";
defparam \leds[1]~I .input_sync_reset = "none";
defparam \leds[1]~I .oe_async_reset = "none";
defparam \leds[1]~I .oe_power_up = "low";
defparam \leds[1]~I .oe_register_mode = "none";
defparam \leds[1]~I .oe_sync_reset = "none";
defparam \leds[1]~I .operation_mode = "output";
defparam \leds[1]~I .output_async_reset = "none";
defparam \leds[1]~I .output_power_up = "low";
defparam \leds[1]~I .output_register_mode = "none";
defparam \leds[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[2]~I (
	.datain(\cpu|registerFile[10][2]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[2]));
// synopsys translate_off
defparam \leds[2]~I .input_async_reset = "none";
defparam \leds[2]~I .input_power_up = "low";
defparam \leds[2]~I .input_register_mode = "none";
defparam \leds[2]~I .input_sync_reset = "none";
defparam \leds[2]~I .oe_async_reset = "none";
defparam \leds[2]~I .oe_power_up = "low";
defparam \leds[2]~I .oe_register_mode = "none";
defparam \leds[2]~I .oe_sync_reset = "none";
defparam \leds[2]~I .operation_mode = "output";
defparam \leds[2]~I .output_async_reset = "none";
defparam \leds[2]~I .output_power_up = "low";
defparam \leds[2]~I .output_register_mode = "none";
defparam \leds[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[3]~I (
	.datain(\cpu|registerFile[10][3]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[3]));
// synopsys translate_off
defparam \leds[3]~I .input_async_reset = "none";
defparam \leds[3]~I .input_power_up = "low";
defparam \leds[3]~I .input_register_mode = "none";
defparam \leds[3]~I .input_sync_reset = "none";
defparam \leds[3]~I .oe_async_reset = "none";
defparam \leds[3]~I .oe_power_up = "low";
defparam \leds[3]~I .oe_register_mode = "none";
defparam \leds[3]~I .oe_sync_reset = "none";
defparam \leds[3]~I .operation_mode = "output";
defparam \leds[3]~I .output_async_reset = "none";
defparam \leds[3]~I .output_power_up = "low";
defparam \leds[3]~I .output_register_mode = "none";
defparam \leds[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[4]~I (
	.datain(\cpu|registerFile[10][4]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[4]));
// synopsys translate_off
defparam \leds[4]~I .input_async_reset = "none";
defparam \leds[4]~I .input_power_up = "low";
defparam \leds[4]~I .input_register_mode = "none";
defparam \leds[4]~I .input_sync_reset = "none";
defparam \leds[4]~I .oe_async_reset = "none";
defparam \leds[4]~I .oe_power_up = "low";
defparam \leds[4]~I .oe_register_mode = "none";
defparam \leds[4]~I .oe_sync_reset = "none";
defparam \leds[4]~I .operation_mode = "output";
defparam \leds[4]~I .output_async_reset = "none";
defparam \leds[4]~I .output_power_up = "low";
defparam \leds[4]~I .output_register_mode = "none";
defparam \leds[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[5]~I (
	.datain(\cpu|registerFile[10][5]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[5]));
// synopsys translate_off
defparam \leds[5]~I .input_async_reset = "none";
defparam \leds[5]~I .input_power_up = "low";
defparam \leds[5]~I .input_register_mode = "none";
defparam \leds[5]~I .input_sync_reset = "none";
defparam \leds[5]~I .oe_async_reset = "none";
defparam \leds[5]~I .oe_power_up = "low";
defparam \leds[5]~I .oe_register_mode = "none";
defparam \leds[5]~I .oe_sync_reset = "none";
defparam \leds[5]~I .operation_mode = "output";
defparam \leds[5]~I .output_async_reset = "none";
defparam \leds[5]~I .output_power_up = "low";
defparam \leds[5]~I .output_register_mode = "none";
defparam \leds[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[6]~I (
	.datain(\cpu|registerFile[10][6]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[6]));
// synopsys translate_off
defparam \leds[6]~I .input_async_reset = "none";
defparam \leds[6]~I .input_power_up = "low";
defparam \leds[6]~I .input_register_mode = "none";
defparam \leds[6]~I .input_sync_reset = "none";
defparam \leds[6]~I .oe_async_reset = "none";
defparam \leds[6]~I .oe_power_up = "low";
defparam \leds[6]~I .oe_register_mode = "none";
defparam \leds[6]~I .oe_sync_reset = "none";
defparam \leds[6]~I .operation_mode = "output";
defparam \leds[6]~I .output_async_reset = "none";
defparam \leds[6]~I .output_power_up = "low";
defparam \leds[6]~I .output_register_mode = "none";
defparam \leds[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \leds[7]~I (
	.datain(\cpu|registerFile[10][7]~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(leds[7]));
// synopsys translate_off
defparam \leds[7]~I .input_async_reset = "none";
defparam \leds[7]~I .input_power_up = "low";
defparam \leds[7]~I .input_register_mode = "none";
defparam \leds[7]~I .input_sync_reset = "none";
defparam \leds[7]~I .oe_async_reset = "none";
defparam \leds[7]~I .oe_power_up = "low";
defparam \leds[7]~I .oe_register_mode = "none";
defparam \leds[7]~I .oe_sync_reset = "none";
defparam \leds[7]~I .operation_mode = "output";
defparam \leds[7]~I .output_async_reset = "none";
defparam \leds[7]~I .output_power_up = "low";
defparam \leds[7]~I .output_register_mode = "none";
defparam \leds[7]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AF10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[0]));
// synopsys translate_off
defparam \HEX0[0]~I .input_async_reset = "none";
defparam \HEX0[0]~I .input_power_up = "low";
defparam \HEX0[0]~I .input_register_mode = "none";
defparam \HEX0[0]~I .input_sync_reset = "none";
defparam \HEX0[0]~I .oe_async_reset = "none";
defparam \HEX0[0]~I .oe_power_up = "low";
defparam \HEX0[0]~I .oe_register_mode = "none";
defparam \HEX0[0]~I .oe_sync_reset = "none";
defparam \HEX0[0]~I .operation_mode = "output";
defparam \HEX0[0]~I .output_async_reset = "none";
defparam \HEX0[0]~I .output_power_up = "low";
defparam \HEX0[0]~I .output_register_mode = "none";
defparam \HEX0[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[1]));
// synopsys translate_off
defparam \HEX0[1]~I .input_async_reset = "none";
defparam \HEX0[1]~I .input_power_up = "low";
defparam \HEX0[1]~I .input_register_mode = "none";
defparam \HEX0[1]~I .input_sync_reset = "none";
defparam \HEX0[1]~I .oe_async_reset = "none";
defparam \HEX0[1]~I .oe_power_up = "low";
defparam \HEX0[1]~I .oe_register_mode = "none";
defparam \HEX0[1]~I .oe_sync_reset = "none";
defparam \HEX0[1]~I .operation_mode = "output";
defparam \HEX0[1]~I .output_async_reset = "none";
defparam \HEX0[1]~I .output_power_up = "low";
defparam \HEX0[1]~I .output_register_mode = "none";
defparam \HEX0[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[2]));
// synopsys translate_off
defparam \HEX0[2]~I .input_async_reset = "none";
defparam \HEX0[2]~I .input_power_up = "low";
defparam \HEX0[2]~I .input_register_mode = "none";
defparam \HEX0[2]~I .input_sync_reset = "none";
defparam \HEX0[2]~I .oe_async_reset = "none";
defparam \HEX0[2]~I .oe_power_up = "low";
defparam \HEX0[2]~I .oe_register_mode = "none";
defparam \HEX0[2]~I .oe_sync_reset = "none";
defparam \HEX0[2]~I .operation_mode = "output";
defparam \HEX0[2]~I .output_async_reset = "none";
defparam \HEX0[2]~I .output_power_up = "low";
defparam \HEX0[2]~I .output_register_mode = "none";
defparam \HEX0[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AD11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[3]));
// synopsys translate_off
defparam \HEX0[3]~I .input_async_reset = "none";
defparam \HEX0[3]~I .input_power_up = "low";
defparam \HEX0[3]~I .input_register_mode = "none";
defparam \HEX0[3]~I .input_sync_reset = "none";
defparam \HEX0[3]~I .oe_async_reset = "none";
defparam \HEX0[3]~I .oe_power_up = "low";
defparam \HEX0[3]~I .oe_register_mode = "none";
defparam \HEX0[3]~I .oe_sync_reset = "none";
defparam \HEX0[3]~I .operation_mode = "output";
defparam \HEX0[3]~I .output_async_reset = "none";
defparam \HEX0[3]~I .output_power_up = "low";
defparam \HEX0[3]~I .output_register_mode = "none";
defparam \HEX0[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AE11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[4]));
// synopsys translate_off
defparam \HEX0[4]~I .input_async_reset = "none";
defparam \HEX0[4]~I .input_power_up = "low";
defparam \HEX0[4]~I .input_register_mode = "none";
defparam \HEX0[4]~I .input_sync_reset = "none";
defparam \HEX0[4]~I .oe_async_reset = "none";
defparam \HEX0[4]~I .oe_power_up = "low";
defparam \HEX0[4]~I .oe_register_mode = "none";
defparam \HEX0[4]~I .oe_sync_reset = "none";
defparam \HEX0[4]~I .operation_mode = "output";
defparam \HEX0[4]~I .output_async_reset = "none";
defparam \HEX0[4]~I .output_power_up = "low";
defparam \HEX0[4]~I .output_register_mode = "none";
defparam \HEX0[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[5]));
// synopsys translate_off
defparam \HEX0[5]~I .input_async_reset = "none";
defparam \HEX0[5]~I .input_power_up = "low";
defparam \HEX0[5]~I .input_register_mode = "none";
defparam \HEX0[5]~I .input_sync_reset = "none";
defparam \HEX0[5]~I .oe_async_reset = "none";
defparam \HEX0[5]~I .oe_power_up = "low";
defparam \HEX0[5]~I .oe_register_mode = "none";
defparam \HEX0[5]~I .oe_sync_reset = "none";
defparam \HEX0[5]~I .operation_mode = "output";
defparam \HEX0[5]~I .output_async_reset = "none";
defparam \HEX0[5]~I .output_power_up = "low";
defparam \HEX0[5]~I .output_register_mode = "none";
defparam \HEX0[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX0[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX0[6]));
// synopsys translate_off
defparam \HEX0[6]~I .input_async_reset = "none";
defparam \HEX0[6]~I .input_power_up = "low";
defparam \HEX0[6]~I .input_register_mode = "none";
defparam \HEX0[6]~I .input_sync_reset = "none";
defparam \HEX0[6]~I .oe_async_reset = "none";
defparam \HEX0[6]~I .oe_power_up = "low";
defparam \HEX0[6]~I .oe_register_mode = "none";
defparam \HEX0[6]~I .oe_sync_reset = "none";
defparam \HEX0[6]~I .operation_mode = "output";
defparam \HEX0[6]~I .output_async_reset = "none";
defparam \HEX0[6]~I .output_power_up = "low";
defparam \HEX0[6]~I .output_register_mode = "none";
defparam \HEX0[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[0]));
// synopsys translate_off
defparam \HEX1[0]~I .input_async_reset = "none";
defparam \HEX1[0]~I .input_power_up = "low";
defparam \HEX1[0]~I .input_register_mode = "none";
defparam \HEX1[0]~I .input_sync_reset = "none";
defparam \HEX1[0]~I .oe_async_reset = "none";
defparam \HEX1[0]~I .oe_power_up = "low";
defparam \HEX1[0]~I .oe_register_mode = "none";
defparam \HEX1[0]~I .oe_sync_reset = "none";
defparam \HEX1[0]~I .operation_mode = "output";
defparam \HEX1[0]~I .output_async_reset = "none";
defparam \HEX1[0]~I .output_power_up = "low";
defparam \HEX1[0]~I .output_register_mode = "none";
defparam \HEX1[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[1]));
// synopsys translate_off
defparam \HEX1[1]~I .input_async_reset = "none";
defparam \HEX1[1]~I .input_power_up = "low";
defparam \HEX1[1]~I .input_register_mode = "none";
defparam \HEX1[1]~I .input_sync_reset = "none";
defparam \HEX1[1]~I .oe_async_reset = "none";
defparam \HEX1[1]~I .oe_power_up = "low";
defparam \HEX1[1]~I .oe_register_mode = "none";
defparam \HEX1[1]~I .oe_sync_reset = "none";
defparam \HEX1[1]~I .operation_mode = "output";
defparam \HEX1[1]~I .output_async_reset = "none";
defparam \HEX1[1]~I .output_power_up = "low";
defparam \HEX1[1]~I .output_register_mode = "none";
defparam \HEX1[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[2]));
// synopsys translate_off
defparam \HEX1[2]~I .input_async_reset = "none";
defparam \HEX1[2]~I .input_power_up = "low";
defparam \HEX1[2]~I .input_register_mode = "none";
defparam \HEX1[2]~I .input_sync_reset = "none";
defparam \HEX1[2]~I .oe_async_reset = "none";
defparam \HEX1[2]~I .oe_power_up = "low";
defparam \HEX1[2]~I .oe_register_mode = "none";
defparam \HEX1[2]~I .oe_sync_reset = "none";
defparam \HEX1[2]~I .operation_mode = "output";
defparam \HEX1[2]~I .output_async_reset = "none";
defparam \HEX1[2]~I .output_power_up = "low";
defparam \HEX1[2]~I .output_register_mode = "none";
defparam \HEX1[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[3]));
// synopsys translate_off
defparam \HEX1[3]~I .input_async_reset = "none";
defparam \HEX1[3]~I .input_power_up = "low";
defparam \HEX1[3]~I .input_register_mode = "none";
defparam \HEX1[3]~I .input_sync_reset = "none";
defparam \HEX1[3]~I .oe_async_reset = "none";
defparam \HEX1[3]~I .oe_power_up = "low";
defparam \HEX1[3]~I .oe_register_mode = "none";
defparam \HEX1[3]~I .oe_sync_reset = "none";
defparam \HEX1[3]~I .operation_mode = "output";
defparam \HEX1[3]~I .output_async_reset = "none";
defparam \HEX1[3]~I .output_power_up = "low";
defparam \HEX1[3]~I .output_register_mode = "none";
defparam \HEX1[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[4]));
// synopsys translate_off
defparam \HEX1[4]~I .input_async_reset = "none";
defparam \HEX1[4]~I .input_power_up = "low";
defparam \HEX1[4]~I .input_register_mode = "none";
defparam \HEX1[4]~I .input_sync_reset = "none";
defparam \HEX1[4]~I .oe_async_reset = "none";
defparam \HEX1[4]~I .oe_power_up = "low";
defparam \HEX1[4]~I .oe_register_mode = "none";
defparam \HEX1[4]~I .oe_sync_reset = "none";
defparam \HEX1[4]~I .operation_mode = "output";
defparam \HEX1[4]~I .output_async_reset = "none";
defparam \HEX1[4]~I .output_power_up = "low";
defparam \HEX1[4]~I .output_register_mode = "none";
defparam \HEX1[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[5]));
// synopsys translate_off
defparam \HEX1[5]~I .input_async_reset = "none";
defparam \HEX1[5]~I .input_power_up = "low";
defparam \HEX1[5]~I .input_register_mode = "none";
defparam \HEX1[5]~I .input_sync_reset = "none";
defparam \HEX1[5]~I .oe_async_reset = "none";
defparam \HEX1[5]~I .oe_power_up = "low";
defparam \HEX1[5]~I .oe_register_mode = "none";
defparam \HEX1[5]~I .oe_sync_reset = "none";
defparam \HEX1[5]~I .operation_mode = "output";
defparam \HEX1[5]~I .output_async_reset = "none";
defparam \HEX1[5]~I .output_power_up = "low";
defparam \HEX1[5]~I .output_register_mode = "none";
defparam \HEX1[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX1[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX1[6]));
// synopsys translate_off
defparam \HEX1[6]~I .input_async_reset = "none";
defparam \HEX1[6]~I .input_power_up = "low";
defparam \HEX1[6]~I .input_register_mode = "none";
defparam \HEX1[6]~I .input_sync_reset = "none";
defparam \HEX1[6]~I .oe_async_reset = "none";
defparam \HEX1[6]~I .oe_power_up = "low";
defparam \HEX1[6]~I .oe_register_mode = "none";
defparam \HEX1[6]~I .oe_sync_reset = "none";
defparam \HEX1[6]~I .operation_mode = "output";
defparam \HEX1[6]~I .output_async_reset = "none";
defparam \HEX1[6]~I .output_power_up = "low";
defparam \HEX1[6]~I .output_register_mode = "none";
defparam \HEX1[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[0]));
// synopsys translate_off
defparam \HEX2[0]~I .input_async_reset = "none";
defparam \HEX2[0]~I .input_power_up = "low";
defparam \HEX2[0]~I .input_register_mode = "none";
defparam \HEX2[0]~I .input_sync_reset = "none";
defparam \HEX2[0]~I .oe_async_reset = "none";
defparam \HEX2[0]~I .oe_power_up = "low";
defparam \HEX2[0]~I .oe_register_mode = "none";
defparam \HEX2[0]~I .oe_sync_reset = "none";
defparam \HEX2[0]~I .operation_mode = "output";
defparam \HEX2[0]~I .output_async_reset = "none";
defparam \HEX2[0]~I .output_power_up = "low";
defparam \HEX2[0]~I .output_register_mode = "none";
defparam \HEX2[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_V22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[1]));
// synopsys translate_off
defparam \HEX2[1]~I .input_async_reset = "none";
defparam \HEX2[1]~I .input_power_up = "low";
defparam \HEX2[1]~I .input_register_mode = "none";
defparam \HEX2[1]~I .input_sync_reset = "none";
defparam \HEX2[1]~I .oe_async_reset = "none";
defparam \HEX2[1]~I .oe_power_up = "low";
defparam \HEX2[1]~I .oe_register_mode = "none";
defparam \HEX2[1]~I .oe_sync_reset = "none";
defparam \HEX2[1]~I .operation_mode = "output";
defparam \HEX2[1]~I .output_async_reset = "none";
defparam \HEX2[1]~I .output_power_up = "low";
defparam \HEX2[1]~I .output_register_mode = "none";
defparam \HEX2[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[2]));
// synopsys translate_off
defparam \HEX2[2]~I .input_async_reset = "none";
defparam \HEX2[2]~I .input_power_up = "low";
defparam \HEX2[2]~I .input_register_mode = "none";
defparam \HEX2[2]~I .input_sync_reset = "none";
defparam \HEX2[2]~I .oe_async_reset = "none";
defparam \HEX2[2]~I .oe_power_up = "low";
defparam \HEX2[2]~I .oe_register_mode = "none";
defparam \HEX2[2]~I .oe_sync_reset = "none";
defparam \HEX2[2]~I .operation_mode = "output";
defparam \HEX2[2]~I .output_async_reset = "none";
defparam \HEX2[2]~I .output_power_up = "low";
defparam \HEX2[2]~I .output_register_mode = "none";
defparam \HEX2[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AC26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[3]));
// synopsys translate_off
defparam \HEX2[3]~I .input_async_reset = "none";
defparam \HEX2[3]~I .input_power_up = "low";
defparam \HEX2[3]~I .input_register_mode = "none";
defparam \HEX2[3]~I .input_sync_reset = "none";
defparam \HEX2[3]~I .oe_async_reset = "none";
defparam \HEX2[3]~I .oe_power_up = "low";
defparam \HEX2[3]~I .oe_register_mode = "none";
defparam \HEX2[3]~I .oe_sync_reset = "none";
defparam \HEX2[3]~I .operation_mode = "output";
defparam \HEX2[3]~I .output_async_reset = "none";
defparam \HEX2[3]~I .output_power_up = "low";
defparam \HEX2[3]~I .output_register_mode = "none";
defparam \HEX2[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[4]));
// synopsys translate_off
defparam \HEX2[4]~I .input_async_reset = "none";
defparam \HEX2[4]~I .input_power_up = "low";
defparam \HEX2[4]~I .input_register_mode = "none";
defparam \HEX2[4]~I .input_sync_reset = "none";
defparam \HEX2[4]~I .oe_async_reset = "none";
defparam \HEX2[4]~I .oe_power_up = "low";
defparam \HEX2[4]~I .oe_register_mode = "none";
defparam \HEX2[4]~I .oe_sync_reset = "none";
defparam \HEX2[4]~I .operation_mode = "output";
defparam \HEX2[4]~I .output_async_reset = "none";
defparam \HEX2[4]~I .output_power_up = "low";
defparam \HEX2[4]~I .output_register_mode = "none";
defparam \HEX2[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AB25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[5]));
// synopsys translate_off
defparam \HEX2[5]~I .input_async_reset = "none";
defparam \HEX2[5]~I .input_power_up = "low";
defparam \HEX2[5]~I .input_register_mode = "none";
defparam \HEX2[5]~I .input_sync_reset = "none";
defparam \HEX2[5]~I .oe_async_reset = "none";
defparam \HEX2[5]~I .oe_power_up = "low";
defparam \HEX2[5]~I .oe_register_mode = "none";
defparam \HEX2[5]~I .oe_sync_reset = "none";
defparam \HEX2[5]~I .operation_mode = "output";
defparam \HEX2[5]~I .output_async_reset = "none";
defparam \HEX2[5]~I .output_power_up = "low";
defparam \HEX2[5]~I .output_register_mode = "none";
defparam \HEX2[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX2[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX2[6]));
// synopsys translate_off
defparam \HEX2[6]~I .input_async_reset = "none";
defparam \HEX2[6]~I .input_power_up = "low";
defparam \HEX2[6]~I .input_register_mode = "none";
defparam \HEX2[6]~I .input_sync_reset = "none";
defparam \HEX2[6]~I .oe_async_reset = "none";
defparam \HEX2[6]~I .oe_power_up = "low";
defparam \HEX2[6]~I .oe_register_mode = "none";
defparam \HEX2[6]~I .oe_sync_reset = "none";
defparam \HEX2[6]~I .operation_mode = "output";
defparam \HEX2[6]~I .output_async_reset = "none";
defparam \HEX2[6]~I .output_power_up = "low";
defparam \HEX2[6]~I .output_register_mode = "none";
defparam \HEX2[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y23,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[0]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[0]));
// synopsys translate_off
defparam \HEX3[0]~I .input_async_reset = "none";
defparam \HEX3[0]~I .input_power_up = "low";
defparam \HEX3[0]~I .input_register_mode = "none";
defparam \HEX3[0]~I .input_sync_reset = "none";
defparam \HEX3[0]~I .oe_async_reset = "none";
defparam \HEX3[0]~I .oe_power_up = "low";
defparam \HEX3[0]~I .oe_register_mode = "none";
defparam \HEX3[0]~I .oe_sync_reset = "none";
defparam \HEX3[0]~I .operation_mode = "output";
defparam \HEX3[0]~I .output_async_reset = "none";
defparam \HEX3[0]~I .output_power_up = "low";
defparam \HEX3[0]~I .output_register_mode = "none";
defparam \HEX3[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[1]));
// synopsys translate_off
defparam \HEX3[1]~I .input_async_reset = "none";
defparam \HEX3[1]~I .input_power_up = "low";
defparam \HEX3[1]~I .input_register_mode = "none";
defparam \HEX3[1]~I .input_sync_reset = "none";
defparam \HEX3[1]~I .oe_async_reset = "none";
defparam \HEX3[1]~I .oe_power_up = "low";
defparam \HEX3[1]~I .oe_register_mode = "none";
defparam \HEX3[1]~I .oe_sync_reset = "none";
defparam \HEX3[1]~I .operation_mode = "output";
defparam \HEX3[1]~I .output_async_reset = "none";
defparam \HEX3[1]~I .output_power_up = "low";
defparam \HEX3[1]~I .output_register_mode = "none";
defparam \HEX3[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_AA26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[2]));
// synopsys translate_off
defparam \HEX3[2]~I .input_async_reset = "none";
defparam \HEX3[2]~I .input_power_up = "low";
defparam \HEX3[2]~I .input_register_mode = "none";
defparam \HEX3[2]~I .input_sync_reset = "none";
defparam \HEX3[2]~I .oe_async_reset = "none";
defparam \HEX3[2]~I .oe_power_up = "low";
defparam \HEX3[2]~I .oe_register_mode = "none";
defparam \HEX3[2]~I .oe_sync_reset = "none";
defparam \HEX3[2]~I .operation_mode = "output";
defparam \HEX3[2]~I .output_async_reset = "none";
defparam \HEX3[2]~I .output_power_up = "low";
defparam \HEX3[2]~I .output_register_mode = "none";
defparam \HEX3[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y26,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[3]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[3]));
// synopsys translate_off
defparam \HEX3[3]~I .input_async_reset = "none";
defparam \HEX3[3]~I .input_power_up = "low";
defparam \HEX3[3]~I .input_register_mode = "none";
defparam \HEX3[3]~I .input_sync_reset = "none";
defparam \HEX3[3]~I .oe_async_reset = "none";
defparam \HEX3[3]~I .oe_power_up = "low";
defparam \HEX3[3]~I .oe_register_mode = "none";
defparam \HEX3[3]~I .oe_sync_reset = "none";
defparam \HEX3[3]~I .operation_mode = "output";
defparam \HEX3[3]~I .output_async_reset = "none";
defparam \HEX3[3]~I .output_power_up = "low";
defparam \HEX3[3]~I .output_register_mode = "none";
defparam \HEX3[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_Y25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[4]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[4]));
// synopsys translate_off
defparam \HEX3[4]~I .input_async_reset = "none";
defparam \HEX3[4]~I .input_power_up = "low";
defparam \HEX3[4]~I .input_register_mode = "none";
defparam \HEX3[4]~I .input_sync_reset = "none";
defparam \HEX3[4]~I .oe_async_reset = "none";
defparam \HEX3[4]~I .oe_power_up = "low";
defparam \HEX3[4]~I .oe_register_mode = "none";
defparam \HEX3[4]~I .oe_sync_reset = "none";
defparam \HEX3[4]~I .operation_mode = "output";
defparam \HEX3[4]~I .output_async_reset = "none";
defparam \HEX3[4]~I .output_power_up = "low";
defparam \HEX3[4]~I .output_register_mode = "none";
defparam \HEX3[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[5]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[5]));
// synopsys translate_off
defparam \HEX3[5]~I .input_async_reset = "none";
defparam \HEX3[5]~I .input_power_up = "low";
defparam \HEX3[5]~I .input_register_mode = "none";
defparam \HEX3[5]~I .input_sync_reset = "none";
defparam \HEX3[5]~I .oe_async_reset = "none";
defparam \HEX3[5]~I .oe_power_up = "low";
defparam \HEX3[5]~I .oe_register_mode = "none";
defparam \HEX3[5]~I .oe_sync_reset = "none";
defparam \HEX3[5]~I .operation_mode = "output";
defparam \HEX3[5]~I .output_async_reset = "none";
defparam \HEX3[5]~I .output_power_up = "low";
defparam \HEX3[5]~I .output_register_mode = "none";
defparam \HEX3[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_W24,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX3[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX3[6]));
// synopsys translate_off
defparam \HEX3[6]~I .input_async_reset = "none";
defparam \HEX3[6]~I .input_power_up = "low";
defparam \HEX3[6]~I .input_register_mode = "none";
defparam \HEX3[6]~I .input_sync_reset = "none";
defparam \HEX3[6]~I .oe_async_reset = "none";
defparam \HEX3[6]~I .oe_power_up = "low";
defparam \HEX3[6]~I .oe_register_mode = "none";
defparam \HEX3[6]~I .oe_sync_reset = "none";
defparam \HEX3[6]~I .operation_mode = "output";
defparam \HEX3[6]~I .output_async_reset = "none";
defparam \HEX3[6]~I .output_power_up = "low";
defparam \HEX3[6]~I .output_register_mode = "none";
defparam \HEX3[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[0]~I (
	.datain(\pd|N~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[0]));
// synopsys translate_off
defparam \HEX4[0]~I .input_async_reset = "none";
defparam \HEX4[0]~I .input_power_up = "low";
defparam \HEX4[0]~I .input_register_mode = "none";
defparam \HEX4[0]~I .input_sync_reset = "none";
defparam \HEX4[0]~I .oe_async_reset = "none";
defparam \HEX4[0]~I .oe_power_up = "low";
defparam \HEX4[0]~I .oe_register_mode = "none";
defparam \HEX4[0]~I .oe_sync_reset = "none";
defparam \HEX4[0]~I .operation_mode = "output";
defparam \HEX4[0]~I .output_async_reset = "none";
defparam \HEX4[0]~I .output_power_up = "low";
defparam \HEX4[0]~I .output_register_mode = "none";
defparam \HEX4[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[1]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[1]));
// synopsys translate_off
defparam \HEX4[1]~I .input_async_reset = "none";
defparam \HEX4[1]~I .input_power_up = "low";
defparam \HEX4[1]~I .input_register_mode = "none";
defparam \HEX4[1]~I .input_sync_reset = "none";
defparam \HEX4[1]~I .oe_async_reset = "none";
defparam \HEX4[1]~I .oe_power_up = "low";
defparam \HEX4[1]~I .oe_register_mode = "none";
defparam \HEX4[1]~I .oe_sync_reset = "none";
defparam \HEX4[1]~I .operation_mode = "output";
defparam \HEX4[1]~I .output_async_reset = "none";
defparam \HEX4[1]~I .output_power_up = "low";
defparam \HEX4[1]~I .output_register_mode = "none";
defparam \HEX4[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[2]~I (
	.datain(gnd),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[2]));
// synopsys translate_off
defparam \HEX4[2]~I .input_async_reset = "none";
defparam \HEX4[2]~I .input_power_up = "low";
defparam \HEX4[2]~I .input_register_mode = "none";
defparam \HEX4[2]~I .input_sync_reset = "none";
defparam \HEX4[2]~I .oe_async_reset = "none";
defparam \HEX4[2]~I .oe_power_up = "low";
defparam \HEX4[2]~I .oe_register_mode = "none";
defparam \HEX4[2]~I .oe_sync_reset = "none";
defparam \HEX4[2]~I .operation_mode = "output";
defparam \HEX4[2]~I .output_async_reset = "none";
defparam \HEX4[2]~I .output_power_up = "low";
defparam \HEX4[2]~I .output_register_mode = "none";
defparam \HEX4[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[3]~I (
	.datain(\pd|N~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[3]));
// synopsys translate_off
defparam \HEX4[3]~I .input_async_reset = "none";
defparam \HEX4[3]~I .input_power_up = "low";
defparam \HEX4[3]~I .input_register_mode = "none";
defparam \HEX4[3]~I .input_sync_reset = "none";
defparam \HEX4[3]~I .oe_async_reset = "none";
defparam \HEX4[3]~I .oe_power_up = "low";
defparam \HEX4[3]~I .oe_register_mode = "none";
defparam \HEX4[3]~I .oe_sync_reset = "none";
defparam \HEX4[3]~I .operation_mode = "output";
defparam \HEX4[3]~I .output_async_reset = "none";
defparam \HEX4[3]~I .output_power_up = "low";
defparam \HEX4[3]~I .output_register_mode = "none";
defparam \HEX4[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[4]~I (
	.datain(\pd|N~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[4]));
// synopsys translate_off
defparam \HEX4[4]~I .input_async_reset = "none";
defparam \HEX4[4]~I .input_power_up = "low";
defparam \HEX4[4]~I .input_register_mode = "none";
defparam \HEX4[4]~I .input_sync_reset = "none";
defparam \HEX4[4]~I .oe_async_reset = "none";
defparam \HEX4[4]~I .oe_power_up = "low";
defparam \HEX4[4]~I .oe_register_mode = "none";
defparam \HEX4[4]~I .oe_sync_reset = "none";
defparam \HEX4[4]~I .operation_mode = "output";
defparam \HEX4[4]~I .output_async_reset = "none";
defparam \HEX4[4]~I .output_power_up = "low";
defparam \HEX4[4]~I .output_register_mode = "none";
defparam \HEX4[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[5]~I (
	.datain(\pd|N~8_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[5]));
// synopsys translate_off
defparam \HEX4[5]~I .input_async_reset = "none";
defparam \HEX4[5]~I .input_power_up = "low";
defparam \HEX4[5]~I .input_register_mode = "none";
defparam \HEX4[5]~I .input_sync_reset = "none";
defparam \HEX4[5]~I .oe_async_reset = "none";
defparam \HEX4[5]~I .oe_power_up = "low";
defparam \HEX4[5]~I .oe_register_mode = "none";
defparam \HEX4[5]~I .oe_sync_reset = "none";
defparam \HEX4[5]~I .operation_mode = "output";
defparam \HEX4[5]~I .output_async_reset = "none";
defparam \HEX4[5]~I .output_power_up = "low";
defparam \HEX4[5]~I .output_register_mode = "none";
defparam \HEX4[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX4[6]~I (
	.datain(vcc),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX4[6]));
// synopsys translate_off
defparam \HEX4[6]~I .input_async_reset = "none";
defparam \HEX4[6]~I .input_power_up = "low";
defparam \HEX4[6]~I .input_register_mode = "none";
defparam \HEX4[6]~I .input_sync_reset = "none";
defparam \HEX4[6]~I .oe_async_reset = "none";
defparam \HEX4[6]~I .oe_power_up = "low";
defparam \HEX4[6]~I .oe_register_mode = "none";
defparam \HEX4[6]~I .oe_sync_reset = "none";
defparam \HEX4[6]~I .operation_mode = "output";
defparam \HEX4[6]~I .output_async_reset = "none";
defparam \HEX4[6]~I .output_power_up = "low";
defparam \HEX4[6]~I .output_register_mode = "none";
defparam \HEX4[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[0]~I (
	.datain(\digit5|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[0]));
// synopsys translate_off
defparam \HEX5[0]~I .input_async_reset = "none";
defparam \HEX5[0]~I .input_power_up = "low";
defparam \HEX5[0]~I .input_register_mode = "none";
defparam \HEX5[0]~I .input_sync_reset = "none";
defparam \HEX5[0]~I .oe_async_reset = "none";
defparam \HEX5[0]~I .oe_power_up = "low";
defparam \HEX5[0]~I .oe_register_mode = "none";
defparam \HEX5[0]~I .oe_sync_reset = "none";
defparam \HEX5[0]~I .operation_mode = "output";
defparam \HEX5[0]~I .output_async_reset = "none";
defparam \HEX5[0]~I .output_power_up = "low";
defparam \HEX5[0]~I .output_register_mode = "none";
defparam \HEX5[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[1]~I (
	.datain(\digit5|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[1]));
// synopsys translate_off
defparam \HEX5[1]~I .input_async_reset = "none";
defparam \HEX5[1]~I .input_power_up = "low";
defparam \HEX5[1]~I .input_register_mode = "none";
defparam \HEX5[1]~I .input_sync_reset = "none";
defparam \HEX5[1]~I .oe_async_reset = "none";
defparam \HEX5[1]~I .oe_power_up = "low";
defparam \HEX5[1]~I .oe_register_mode = "none";
defparam \HEX5[1]~I .oe_sync_reset = "none";
defparam \HEX5[1]~I .operation_mode = "output";
defparam \HEX5[1]~I .output_async_reset = "none";
defparam \HEX5[1]~I .output_power_up = "low";
defparam \HEX5[1]~I .output_register_mode = "none";
defparam \HEX5[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[2]~I (
	.datain(\digit5|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[2]));
// synopsys translate_off
defparam \HEX5[2]~I .input_async_reset = "none";
defparam \HEX5[2]~I .input_power_up = "low";
defparam \HEX5[2]~I .input_register_mode = "none";
defparam \HEX5[2]~I .input_sync_reset = "none";
defparam \HEX5[2]~I .oe_async_reset = "none";
defparam \HEX5[2]~I .oe_power_up = "low";
defparam \HEX5[2]~I .oe_register_mode = "none";
defparam \HEX5[2]~I .oe_sync_reset = "none";
defparam \HEX5[2]~I .operation_mode = "output";
defparam \HEX5[2]~I .output_async_reset = "none";
defparam \HEX5[2]~I .output_power_up = "low";
defparam \HEX5[2]~I .output_register_mode = "none";
defparam \HEX5[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[3]~I (
	.datain(\digit5|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[3]));
// synopsys translate_off
defparam \HEX5[3]~I .input_async_reset = "none";
defparam \HEX5[3]~I .input_power_up = "low";
defparam \HEX5[3]~I .input_register_mode = "none";
defparam \HEX5[3]~I .input_sync_reset = "none";
defparam \HEX5[3]~I .oe_async_reset = "none";
defparam \HEX5[3]~I .oe_power_up = "low";
defparam \HEX5[3]~I .oe_register_mode = "none";
defparam \HEX5[3]~I .oe_sync_reset = "none";
defparam \HEX5[3]~I .operation_mode = "output";
defparam \HEX5[3]~I .output_async_reset = "none";
defparam \HEX5[3]~I .output_power_up = "low";
defparam \HEX5[3]~I .output_register_mode = "none";
defparam \HEX5[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[4]~I (
	.datain(\digit5|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[4]));
// synopsys translate_off
defparam \HEX5[4]~I .input_async_reset = "none";
defparam \HEX5[4]~I .input_power_up = "low";
defparam \HEX5[4]~I .input_register_mode = "none";
defparam \HEX5[4]~I .input_sync_reset = "none";
defparam \HEX5[4]~I .oe_async_reset = "none";
defparam \HEX5[4]~I .oe_power_up = "low";
defparam \HEX5[4]~I .oe_register_mode = "none";
defparam \HEX5[4]~I .oe_sync_reset = "none";
defparam \HEX5[4]~I .operation_mode = "output";
defparam \HEX5[4]~I .output_async_reset = "none";
defparam \HEX5[4]~I .output_power_up = "low";
defparam \HEX5[4]~I .output_register_mode = "none";
defparam \HEX5[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[5]~I (
	.datain(\digit5|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[5]));
// synopsys translate_off
defparam \HEX5[5]~I .input_async_reset = "none";
defparam \HEX5[5]~I .input_power_up = "low";
defparam \HEX5[5]~I .input_register_mode = "none";
defparam \HEX5[5]~I .input_sync_reset = "none";
defparam \HEX5[5]~I .oe_async_reset = "none";
defparam \HEX5[5]~I .oe_power_up = "low";
defparam \HEX5[5]~I .oe_register_mode = "none";
defparam \HEX5[5]~I .oe_sync_reset = "none";
defparam \HEX5[5]~I .operation_mode = "output";
defparam \HEX5[5]~I .output_async_reset = "none";
defparam \HEX5[5]~I .output_power_up = "low";
defparam \HEX5[5]~I .output_register_mode = "none";
defparam \HEX5[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX5[6]~I (
	.datain(!\digit5|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX5[6]));
// synopsys translate_off
defparam \HEX5[6]~I .input_async_reset = "none";
defparam \HEX5[6]~I .input_power_up = "low";
defparam \HEX5[6]~I .input_register_mode = "none";
defparam \HEX5[6]~I .input_sync_reset = "none";
defparam \HEX5[6]~I .oe_async_reset = "none";
defparam \HEX5[6]~I .oe_power_up = "low";
defparam \HEX5[6]~I .oe_register_mode = "none";
defparam \HEX5[6]~I .oe_sync_reset = "none";
defparam \HEX5[6]~I .operation_mode = "output";
defparam \HEX5[6]~I .output_async_reset = "none";
defparam \HEX5[6]~I .output_power_up = "low";
defparam \HEX5[6]~I .output_register_mode = "none";
defparam \HEX5[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_R2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[0]~I (
	.datain(\digit6|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[0]));
// synopsys translate_off
defparam \HEX6[0]~I .input_async_reset = "none";
defparam \HEX6[0]~I .input_power_up = "low";
defparam \HEX6[0]~I .input_register_mode = "none";
defparam \HEX6[0]~I .input_sync_reset = "none";
defparam \HEX6[0]~I .oe_async_reset = "none";
defparam \HEX6[0]~I .oe_power_up = "low";
defparam \HEX6[0]~I .oe_register_mode = "none";
defparam \HEX6[0]~I .oe_sync_reset = "none";
defparam \HEX6[0]~I .operation_mode = "output";
defparam \HEX6[0]~I .output_async_reset = "none";
defparam \HEX6[0]~I .output_power_up = "low";
defparam \HEX6[0]~I .output_register_mode = "none";
defparam \HEX6[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[1]~I (
	.datain(\digit6|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[1]));
// synopsys translate_off
defparam \HEX6[1]~I .input_async_reset = "none";
defparam \HEX6[1]~I .input_power_up = "low";
defparam \HEX6[1]~I .input_register_mode = "none";
defparam \HEX6[1]~I .input_sync_reset = "none";
defparam \HEX6[1]~I .oe_async_reset = "none";
defparam \HEX6[1]~I .oe_power_up = "low";
defparam \HEX6[1]~I .oe_register_mode = "none";
defparam \HEX6[1]~I .oe_sync_reset = "none";
defparam \HEX6[1]~I .operation_mode = "output";
defparam \HEX6[1]~I .output_async_reset = "none";
defparam \HEX6[1]~I .output_power_up = "low";
defparam \HEX6[1]~I .output_register_mode = "none";
defparam \HEX6[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[2]~I (
	.datain(\digit6|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[2]));
// synopsys translate_off
defparam \HEX6[2]~I .input_async_reset = "none";
defparam \HEX6[2]~I .input_power_up = "low";
defparam \HEX6[2]~I .input_register_mode = "none";
defparam \HEX6[2]~I .input_sync_reset = "none";
defparam \HEX6[2]~I .oe_async_reset = "none";
defparam \HEX6[2]~I .oe_power_up = "low";
defparam \HEX6[2]~I .oe_register_mode = "none";
defparam \HEX6[2]~I .oe_sync_reset = "none";
defparam \HEX6[2]~I .operation_mode = "output";
defparam \HEX6[2]~I .output_async_reset = "none";
defparam \HEX6[2]~I .output_power_up = "low";
defparam \HEX6[2]~I .output_register_mode = "none";
defparam \HEX6[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[3]~I (
	.datain(\digit6|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[3]));
// synopsys translate_off
defparam \HEX6[3]~I .input_async_reset = "none";
defparam \HEX6[3]~I .input_power_up = "low";
defparam \HEX6[3]~I .input_register_mode = "none";
defparam \HEX6[3]~I .input_sync_reset = "none";
defparam \HEX6[3]~I .oe_async_reset = "none";
defparam \HEX6[3]~I .oe_power_up = "low";
defparam \HEX6[3]~I .oe_register_mode = "none";
defparam \HEX6[3]~I .oe_sync_reset = "none";
defparam \HEX6[3]~I .operation_mode = "output";
defparam \HEX6[3]~I .output_async_reset = "none";
defparam \HEX6[3]~I .output_power_up = "low";
defparam \HEX6[3]~I .output_register_mode = "none";
defparam \HEX6[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[4]~I (
	.datain(\digit6|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[4]));
// synopsys translate_off
defparam \HEX6[4]~I .input_async_reset = "none";
defparam \HEX6[4]~I .input_power_up = "low";
defparam \HEX6[4]~I .input_register_mode = "none";
defparam \HEX6[4]~I .input_sync_reset = "none";
defparam \HEX6[4]~I .oe_async_reset = "none";
defparam \HEX6[4]~I .oe_power_up = "low";
defparam \HEX6[4]~I .oe_register_mode = "none";
defparam \HEX6[4]~I .oe_sync_reset = "none";
defparam \HEX6[4]~I .operation_mode = "output";
defparam \HEX6[4]~I .output_async_reset = "none";
defparam \HEX6[4]~I .output_power_up = "low";
defparam \HEX6[4]~I .output_register_mode = "none";
defparam \HEX6[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[5]~I (
	.datain(\digit6|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[5]));
// synopsys translate_off
defparam \HEX6[5]~I .input_async_reset = "none";
defparam \HEX6[5]~I .input_power_up = "low";
defparam \HEX6[5]~I .input_register_mode = "none";
defparam \HEX6[5]~I .input_sync_reset = "none";
defparam \HEX6[5]~I .oe_async_reset = "none";
defparam \HEX6[5]~I .oe_power_up = "low";
defparam \HEX6[5]~I .oe_register_mode = "none";
defparam \HEX6[5]~I .oe_sync_reset = "none";
defparam \HEX6[5]~I .operation_mode = "output";
defparam \HEX6[5]~I .output_async_reset = "none";
defparam \HEX6[5]~I .output_power_up = "low";
defparam \HEX6[5]~I .output_register_mode = "none";
defparam \HEX6[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_M4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX6[6]~I (
	.datain(!\digit6|WideOr6~2_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX6[6]));
// synopsys translate_off
defparam \HEX6[6]~I .input_async_reset = "none";
defparam \HEX6[6]~I .input_power_up = "low";
defparam \HEX6[6]~I .input_register_mode = "none";
defparam \HEX6[6]~I .input_sync_reset = "none";
defparam \HEX6[6]~I .oe_async_reset = "none";
defparam \HEX6[6]~I .oe_power_up = "low";
defparam \HEX6[6]~I .oe_register_mode = "none";
defparam \HEX6[6]~I .oe_sync_reset = "none";
defparam \HEX6[6]~I .operation_mode = "output";
defparam \HEX6[6]~I .output_async_reset = "none";
defparam \HEX6[6]~I .output_power_up = "low";
defparam \HEX6[6]~I .output_register_mode = "none";
defparam \HEX6[6]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[0]~I (
	.datain(\digit7|WideOr0~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[0]));
// synopsys translate_off
defparam \HEX7[0]~I .input_async_reset = "none";
defparam \HEX7[0]~I .input_power_up = "low";
defparam \HEX7[0]~I .input_register_mode = "none";
defparam \HEX7[0]~I .input_sync_reset = "none";
defparam \HEX7[0]~I .oe_async_reset = "none";
defparam \HEX7[0]~I .oe_power_up = "low";
defparam \HEX7[0]~I .oe_register_mode = "none";
defparam \HEX7[0]~I .oe_sync_reset = "none";
defparam \HEX7[0]~I .operation_mode = "output";
defparam \HEX7[0]~I .output_async_reset = "none";
defparam \HEX7[0]~I .output_power_up = "low";
defparam \HEX7[0]~I .output_register_mode = "none";
defparam \HEX7[0]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[1]~I (
	.datain(\digit7|WideOr1~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[1]));
// synopsys translate_off
defparam \HEX7[1]~I .input_async_reset = "none";
defparam \HEX7[1]~I .input_power_up = "low";
defparam \HEX7[1]~I .input_register_mode = "none";
defparam \HEX7[1]~I .input_sync_reset = "none";
defparam \HEX7[1]~I .oe_async_reset = "none";
defparam \HEX7[1]~I .oe_power_up = "low";
defparam \HEX7[1]~I .oe_register_mode = "none";
defparam \HEX7[1]~I .oe_sync_reset = "none";
defparam \HEX7[1]~I .operation_mode = "output";
defparam \HEX7[1]~I .output_async_reset = "none";
defparam \HEX7[1]~I .output_power_up = "low";
defparam \HEX7[1]~I .output_register_mode = "none";
defparam \HEX7[1]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[2]~I (
	.datain(\digit7|WideOr2~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[2]));
// synopsys translate_off
defparam \HEX7[2]~I .input_async_reset = "none";
defparam \HEX7[2]~I .input_power_up = "low";
defparam \HEX7[2]~I .input_register_mode = "none";
defparam \HEX7[2]~I .input_sync_reset = "none";
defparam \HEX7[2]~I .oe_async_reset = "none";
defparam \HEX7[2]~I .oe_power_up = "low";
defparam \HEX7[2]~I .oe_register_mode = "none";
defparam \HEX7[2]~I .oe_sync_reset = "none";
defparam \HEX7[2]~I .operation_mode = "output";
defparam \HEX7[2]~I .output_async_reset = "none";
defparam \HEX7[2]~I .output_power_up = "low";
defparam \HEX7[2]~I .output_register_mode = "none";
defparam \HEX7[2]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[3]~I (
	.datain(\digit7|WideOr3~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[3]));
// synopsys translate_off
defparam \HEX7[3]~I .input_async_reset = "none";
defparam \HEX7[3]~I .input_power_up = "low";
defparam \HEX7[3]~I .input_register_mode = "none";
defparam \HEX7[3]~I .input_sync_reset = "none";
defparam \HEX7[3]~I .oe_async_reset = "none";
defparam \HEX7[3]~I .oe_power_up = "low";
defparam \HEX7[3]~I .oe_register_mode = "none";
defparam \HEX7[3]~I .oe_sync_reset = "none";
defparam \HEX7[3]~I .operation_mode = "output";
defparam \HEX7[3]~I .output_async_reset = "none";
defparam \HEX7[3]~I .output_power_up = "low";
defparam \HEX7[3]~I .output_register_mode = "none";
defparam \HEX7[3]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_L7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[4]~I (
	.datain(\digit7|WideOr4~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[4]));
// synopsys translate_off
defparam \HEX7[4]~I .input_async_reset = "none";
defparam \HEX7[4]~I .input_power_up = "low";
defparam \HEX7[4]~I .input_register_mode = "none";
defparam \HEX7[4]~I .input_sync_reset = "none";
defparam \HEX7[4]~I .oe_async_reset = "none";
defparam \HEX7[4]~I .oe_power_up = "low";
defparam \HEX7[4]~I .oe_register_mode = "none";
defparam \HEX7[4]~I .oe_sync_reset = "none";
defparam \HEX7[4]~I .operation_mode = "output";
defparam \HEX7[4]~I .output_async_reset = "none";
defparam \HEX7[4]~I .output_power_up = "low";
defparam \HEX7[4]~I .output_register_mode = "none";
defparam \HEX7[4]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[5]~I (
	.datain(\digit7|WideOr5~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[5]));
// synopsys translate_off
defparam \HEX7[5]~I .input_async_reset = "none";
defparam \HEX7[5]~I .input_power_up = "low";
defparam \HEX7[5]~I .input_register_mode = "none";
defparam \HEX7[5]~I .input_sync_reset = "none";
defparam \HEX7[5]~I .oe_async_reset = "none";
defparam \HEX7[5]~I .oe_power_up = "low";
defparam \HEX7[5]~I .oe_register_mode = "none";
defparam \HEX7[5]~I .oe_sync_reset = "none";
defparam \HEX7[5]~I .operation_mode = "output";
defparam \HEX7[5]~I .output_async_reset = "none";
defparam \HEX7[5]~I .output_power_up = "low";
defparam \HEX7[5]~I .output_register_mode = "none";
defparam \HEX7[5]~I .output_sync_reset = "none";
// synopsys translate_on

// Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \HEX7[6]~I (
	.datain(!\digit7|WideOr6~0_combout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(HEX7[6]));
// synopsys translate_off
defparam \HEX7[6]~I .input_async_reset = "none";
defparam \HEX7[6]~I .input_power_up = "low";
defparam \HEX7[6]~I .input_register_mode = "none";
defparam \HEX7[6]~I .input_sync_reset = "none";
defparam \HEX7[6]~I .oe_async_reset = "none";
defparam \HEX7[6]~I .oe_power_up = "low";
defparam \HEX7[6]~I .oe_register_mode = "none";
defparam \HEX7[6]~I .oe_sync_reset = "none";
defparam \HEX7[6]~I .operation_mode = "output";
defparam \HEX7[6]~I .output_async_reset = "none";
defparam \HEX7[6]~I .output_power_up = "low";
defparam \HEX7[6]~I .output_register_mode = "none";
defparam \HEX7[6]~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
