// Seed: 1094359964
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  always id_4 = id_2;
  wire id_5;
  wire id_6;
  id_7 :
  assert property (@(posedge id_7 - -1) (1'h0)) $display(1);
  wire id_8, id_9;
endmodule
module module_1;
  assign id_1 = id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_2 = id_1;
  parameter id_3 = id_2 & id_2;
  wand id_4, id_5;
  wire id_6, id_7;
  id_8(
      1, 1, -1 * id_5, -1
  );
endmodule
