<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.11.2.446.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.
Sun Sep 13 15:51:05 2020

C:/lscc/diamond/3.11_x64/ispfpga\bin\nt64\par -f Drone2EthanFork_impl1.p2t
Drone2EthanFork_impl1_map.ncd Drone2EthanFork_impl1.dir
Drone2EthanFork_impl1.prf -gui -msgset
C:/Users/mintbox/Documents/LatticeDiamondProjects/Ethans-Fork-Drone2-Capstone/Drone2_LS_Capstone/Source-Code/Drone2EthanFork/promote.xml


Preference file: Drone2EthanFork_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
5_1   *      0            2.836        0            0.304        0            45           Completed
* : Design saved.

Total (real) run time for 1-seed: 45 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Lattice Place and Route Report for Design &quot;Drone2EthanFork_impl1_map.ncd&quot;
Sun Sep 13 15:51:05 2020


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.11.2.446.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset C:/Users/mintbox/Documents/LatticeDiamondProjects/Ethans-Fork-Drone2-Capstone/Drone2_LS_Capstone/Source-Code/Drone2EthanFork/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF Drone2EthanFork_impl1_map.ncd Drone2EthanFork_impl1.dir/5_1.ncd Drone2EthanFork_impl1.prf
Preference file: Drone2EthanFork_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file Drone2EthanFork_impl1_map.ncd.
Design name: drone2
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO3LF-6900C
Package:     CABGA256
Performance: 5
Loading device for application par from file &apos;xo3c6900.nph&apos; in environment: C:/lscc/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.16.
Performance Hardware Data Status:   Final          Version 37.4.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)   28+4(JTAG)/336     10% used
                  28+4(JTAG)/207     15% bonded

   SLICE           1354/3432         39% used

   GSR                1/1           100% used
   OSC                1/1           100% used
   EFB                1/1           100% used


51 potential circuit loops found in timing analysis.
Number of Signals: 3653
Number of Connections: 11014

Pin Constraint Summary:
   26 out of 28 pins locked (92% locked).

The following 3 signals are selected to use the primary clock routing resources:
    sys_clk (driver: OSCH_inst, clk load #: 436)
    us_clk (driver: us_clk_divider/SLICE_886, clk load #: 201)
    I2C_Devices/i2c/next_addr_7__N_1168 (driver: I2C_Devices/SLICE_1202, clk load #: 12)


The following 8 signals are selected to use the secondary clock routing resources:
    I2C_Devices/n53891 (driver: I2C_Devices/SLICE_1348, clk load #: 0, sr load #: 37, ce load #: 0)
    I2C_Devices/sys_clk_enable_123 (driver: I2C_Devices/SLICE_1220, clk load #: 0, sr load #: 0, ce load #: 25)
    count__auto_time_ms_27__N_1647 (driver: SLICE_1548, clk load #: 0, sr load #: 13, ce load #: 0)
    resetn (driver: SLICE_1363, clk load #: 2, sr load #: 7, ce load #: 1)
    I2C_Devices/clear_waiting_ms (driver: I2C_Devices/SLICE_564, clk load #: 0, sr load #: 12, ce load #: 0)
    I2C_Devices/n52182 (driver: I2C_Devices/SLICE_571, clk load #: 0, sr load #: 12, ce load #: 0)
    I2C_Devices/sys_clk_enable_108 (driver: I2C_Devices/SLICE_1217, clk load #: 0, sr load #: 0, ce load #: 12)
    I2C_Devices/i2c/data_latch (driver: I2C_Devices/i2c/SLICE_358, clk load #: 6, sr load #: 0, ce load #: 0)

Signal resetn is selected as Global Set/Reset.
Starting Placer Phase 0.
...........
Finished Placer Phase 0.  REAL time: 6 secs 

Starting Placer Phase 1.
.......................
Placer score = 660881.
Finished Placer Phase 1.  REAL time: 23 secs 

Starting Placer Phase 2.
.
Placer score =  653067
Finished Placer Phase 2.  REAL time: 24 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 0 out of 8 (0%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY &quot;sys_clk&quot; from OSC on comp &quot;OSCH_inst&quot; on site &quot;OSC&quot;, clk load = 436
  PRIMARY &quot;us_clk&quot; from Q0 on comp &quot;us_clk_divider/SLICE_886&quot; on site &quot;R2C19D&quot;, clk load = 201
  PRIMARY &quot;I2C_Devices/i2c/next_addr_7__N_1168&quot; from F1 on comp &quot;I2C_Devices/SLICE_1202&quot; on site &quot;R21C2D&quot;, clk load = 12
  SECONDARY &quot;I2C_Devices/n53891&quot; from F0 on comp &quot;I2C_Devices/SLICE_1348&quot; on site &quot;R14C20C&quot;, clk load = 0, ce load = 0, sr load = 37
  SECONDARY &quot;I2C_Devices/sys_clk_enable_123&quot; from F1 on comp &quot;I2C_Devices/SLICE_1220&quot; on site &quot;R15C40D&quot;, clk load = 0, ce load = 25, sr load = 0
  SECONDARY &quot;count__auto_time_ms_27__N_1647&quot; from F1 on comp &quot;SLICE_1548&quot; on site &quot;R14C18B&quot;, clk load = 0, ce load = 0, sr load = 13
  SECONDARY &quot;resetn&quot; from Q0 on comp &quot;SLICE_1363&quot; on site &quot;R21C20B&quot;, clk load = 2, ce load = 1, sr load = 7
  SECONDARY &quot;I2C_Devices/clear_waiting_ms&quot; from F0 on comp &quot;I2C_Devices/SLICE_564&quot; on site &quot;R14C18A&quot;, clk load = 0, ce load = 0, sr load = 12
  SECONDARY &quot;I2C_Devices/n52182&quot; from F0 on comp &quot;I2C_Devices/SLICE_571&quot; on site &quot;R14C20D&quot;, clk load = 0, ce load = 0, sr load = 12
  SECONDARY &quot;I2C_Devices/sys_clk_enable_108&quot; from F1 on comp &quot;I2C_Devices/SLICE_1217&quot; on site &quot;R11C40C&quot;, clk load = 0, ce load = 12, sr load = 0
  SECONDARY &quot;I2C_Devices/i2c/data_latch&quot; from Q0 on comp &quot;I2C_Devices/i2c/SLICE_358&quot; on site &quot;R14C20B&quot;, clk load = 6, ce load = 0, sr load = 0

  PRIMARY  : 3 out of 8 (37%)
  SECONDARY: 8 out of 8 (100%)

Edge Clocks:
  No edge clock selected.




I/O Usage Summary (final):
   28 + 4(JTAG) out of 336 (9.5%) PIO sites used.
   28 + 4(JTAG) out of 207 (15.5%) bonded PIO sites used.
   Number of PIO comps: 28; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+----------------+------------+-----------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref |
+----------+----------------+------------+-----------+
| 0        | 9 / 51 ( 17%)  | 3.3V       | -         |
| 1        | 16 / 52 ( 30%) | 3.3V       | -         |
| 2        | 2 / 52 (  3%)  | 3.3V       | -         |
| 3        | 1 / 16 (  6%)  | 3.3V       | -         |
| 4        | 0 / 16 (  0%)  | 3.3V       | -         |
| 5        | 0 / 20 (  0%)  | 3.3V       | -         |
+----------+----------------+------------+-----------+

Total placer CPU time: 22 secs 

Dumping design to file Drone2EthanFork_impl1.dir/5_1.ncd.

51 potential circuit loops found in timing analysis.
0 connections routed; 11014 unrouted.
Starting router resource preassignment

WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=i2c2_scli loads=1 clock_loads=1
   Signal=I2C_Devices/VL53L1X_data_rx_reg_7__7__N_473 loads=2 clock_loads=1
   Signal=I2C_Devices/VL53L1X_data_rx_reg_7__6__N_480 loads=2 clock_loads=1
   Signal=I2C_Devices/VL53L1X_data_rx_reg_7__5__N_486 loads=2 clock_loads=1
   Signal=I2C_Devices/VL53L1X_data_rx_reg_7__4__N_492    ....   t_complete_signal_N_1862 loads=1 clock_loads=1
   Signal=AMC/next_auto_state_8__N_1765 loads=5 clock_loads=5
   Signal=AMC/next_state_4__N_1669 loads=5 clock_loads=5

Completed router resource preassignment. Real time: 28 secs 

Start NBR router at 15:51:34 09/13/20

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

51 potential circuit loops found in timing analysis.
Start NBR special constraint process at 15:51:34 09/13/20

Start NBR section for initial routing at 15:51:36 09/13/20
Level 1, iteration 1
2(0.00%) conflicts; 8733(79.29%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.089ns/0.000ns; real time: 32 secs 
Level 2, iteration 1
0(0.00%) conflict; 8731(79.27%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.656ns/0.000ns; real time: 32 secs 
Level 3, iteration 1
2(0.00%) conflicts; 8554(77.66%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.376ns/0.000ns; real time: 33 secs 
Level 4, iteration 1
366(0.10%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.018ns/0.000ns; real time: 35 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 15:51:40 09/13/20
Level 1, iteration 1
109(0.03%) conflicts; 391(3.55%) untouched conns; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.612ns/0.000ns; real time: 35 secs 
Level 4, iteration 1
223(0.06%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.155ns/0.000ns; real time: 36 secs 
Level 4, iteration 2
149(0.04%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.496ns/0.000ns; real time: 36 secs 
Level 4, iteration 3
107(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.496ns/0.000ns; real time: 37 secs 
Level 4, iteration 4
97(0.03%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.496ns/0.000ns; real time: 37 secs 
Level 4, iteration 5
79(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.496ns/0.000ns; real time: 38 secs 
Level 4, iteration 6
67(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.496ns/0.000ns; real time: 38 secs 
Level 4, iteration 7
61(0.02%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.496ns/0.000ns; real time: 38 secs 
Level 4, iteration 8
51(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.496ns/0.000ns; real time: 38 secs 
Level 4, iteration 9
44(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.278ns/0.000ns; real time: 39 secs 
Level 4, iteration 10
37(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.278ns/0.000ns; real time: 39 secs 
Level 4, iteration 11
34(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.278ns/0.000ns; real time: 39 secs 
Level 4, iteration 12
23(0.01%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.278ns/0.000ns; real time: 39 secs 
Level 4, iteration 13
13(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.496ns/0.000ns; real time: 40 secs 
Level 4, iteration 14
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 3.496ns/0.000ns; real time: 40 secs 
Level 4, iteration 15
5(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.836ns/0.000ns; real time: 40 secs 
Level 4, iteration 16
4(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.836ns/0.000ns; real time: 40 secs 
Level 4, iteration 17
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.836ns/0.000ns; real time: 40 secs 
Level 4, iteration 18
1(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.836ns/0.000ns; real time: 40 secs 
Level 4, iteration 19
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.836ns/0.000ns; real time: 41 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 15:51:46 09/13/20
51 potential circuit loops found in timing analysis.
51 potential circuit loops found in timing analysis.

Start NBR section for re-routing at 15:51:46 09/13/20
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 2.836ns/0.000ns; real time: 41 secs 

Start NBR section for post-routing at 15:51:46 09/13/20
51 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : 2.836ns
  Timing score&lt;setup&gt; : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



WARNING - par: The following clock signals will be routed by using generic routing resource and may suffer from excessive delay and/or skew.
   Signal=i2c2_scli loads=1 clock_loads=1
   Signal=I2C_Devices/VL53L1X_data_rx_reg_7__7__N_473 loads=2 clock_loads=1
   Signal=I2C_Devices/VL53L1X_data_rx_reg_7__6__N_480 loads=2 clock_loads=1
   Signal=I2C_Devices/VL53L1X_data_rx_reg_7__5__N_486 loads=2 clock_loads=1
   Signal=I2C_Devices/VL53L1X_data_rx_reg_7__4__N_492    ....   t_complete_signal_N_1862 loads=1 clock_loads=1
   Signal=AMC/next_auto_state_8__N_1765 loads=5 clock_loads=5
   Signal=AMC/next_state_4__N_1669 loads=5 clock_loads=5

51 potential circuit loops found in timing analysis.
51 potential circuit loops found in timing analysis.
51 potential circuit loops found in timing analysis.
Total CPU time 40 secs 
Total REAL time: 44 secs 
Completely routed.
End of route.  11014 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file Drone2EthanFork_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = 2.836
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.304
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 41 secs 
Total REAL time to completion: 45 secs 

par done!

Note: user must run &apos;Trace&apos; for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
