date tue dec gmt server ncsa content type text html chaos router chip chaos router chip chaos router chip two dimensional mesh torus chaotic router implemented designed cmos two versions designed micron micron cmos micron version fabricated consists around transistors mm x mm die photo micron version micron version designed revision first chip fabricated chips designed using combination standard cells custom logic five input buffers five output buffers five multiqueue slots implemented word bit fifo connected two crossbars single unit micron chip fabricated operated nearly correctly speeds mhz short designed mhz operation micron version included redesign channel logic fifos well clocking scheme version operates mhz simulations fabricated details available vlsi paper bolding dissertation back chaotic routing home page kwb cs washington edu