

================================================================
== Vivado HLS Report for 'busqueda_cam'
================================================================
* Date:           Fri Jul 24 13:37:58 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cam_hash
* Solution:       duaL_one_memory_with_mux
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     6.888|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    3|    3|    3|    3|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    102|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    159|    -|
|Register         |        -|      -|      44|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      44|    261|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |and_ln62_fu_192_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln65_fu_208_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln77_fu_231_p2      |    and   |      0|  0|   2|           1|           1|
    |and_ln80_fu_247_p2      |    and   |      0|  0|   2|           1|           1|
    |icmp_ln879_2_fu_226_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_3_fu_182_p2  |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln879_4_fu_187_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_5_fu_237_p2  |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln879_6_fu_242_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_7_fu_198_p2  |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln879_8_fu_203_p2  |   icmp   |      0|  0|   8|           2|           2|
    |icmp_ln879_fu_221_p2    |   icmp   |      0|  0|  13|          11|          11|
    |ap_block_state1         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5         |    or    |      0|  0|   2|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 102|          61|          61|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  33|          6|    1|          6|
    |ap_done               |   9|          2|    1|          2|
    |fatherSearch_blk_n    |   9|          2|    1|          2|
    |in1_V_V_blk_n         |   9|          2|    1|          2|
    |in1_V_V_din           |  21|          4|   11|         44|
    |in2_V_V_blk_n         |   9|          2|    1|          2|
    |in2_V_V_din           |  21|          4|   11|         44|
    |nodo_V_blk_n          |   9|          2|    1|          2|
    |real_start            |   9|          2|    1|          2|
    |relationship_V_blk_n  |   9|          2|    1|          2|
    |tree_V_address0       |  21|          4|   10|         40|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 159|         32|   40|        148|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   5|   0|    5|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |nodo_V_read_reg_258          |  11|   0|   11|          0|
    |relationship_V_read_reg_266  |   2|   0|    2|          0|
    |start_once_reg               |   1|   0|    1|          0|
    |tree_V_load_reg_277          |  24|   0|   24|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  44|   0|   44|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_start                |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|start_full_n            |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_done                 | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_continue             |  in |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_idle                 | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|ap_ready                | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|start_out               | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|start_write             | out |    1| ap_ctrl_hs |  busqueda_cam  | return value |
|tree_V_address0         | out |   10|  ap_memory |     tree_V     |     array    |
|tree_V_ce0              | out |    1|  ap_memory |     tree_V     |     array    |
|tree_V_q0               |  in |   24|  ap_memory |     tree_V     |     array    |
|nodo_V_dout             |  in |   11|   ap_fifo  |     nodo_V     |    pointer   |
|nodo_V_empty_n          |  in |    1|   ap_fifo  |     nodo_V     |    pointer   |
|nodo_V_read             | out |    1|   ap_fifo  |     nodo_V     |    pointer   |
|relationship_V_dout     |  in |    2|   ap_fifo  | relationship_V |    pointer   |
|relationship_V_empty_n  |  in |    1|   ap_fifo  | relationship_V |    pointer   |
|relationship_V_read     | out |    1|   ap_fifo  | relationship_V |    pointer   |
|fatherSearch_dout       |  in |    1|   ap_fifo  |  fatherSearch  |    pointer   |
|fatherSearch_empty_n    |  in |    1|   ap_fifo  |  fatherSearch  |    pointer   |
|fatherSearch_read       | out |    1|   ap_fifo  |  fatherSearch  |    pointer   |
|in1_V_V_din             | out |   11|   ap_fifo  |     in1_V_V    |    pointer   |
|in1_V_V_full_n          |  in |    1|   ap_fifo  |     in1_V_V    |    pointer   |
|in1_V_V_write           | out |    1|   ap_fifo  |     in1_V_V    |    pointer   |
|in2_V_V_din             | out |   11|   ap_fifo  |     in2_V_V    |    pointer   |
|in2_V_V_full_n          |  in |    1|   ap_fifo  |     in2_V_V    |    pointer   |
|in2_V_V_write           | out |    1|   ap_fifo  |     in2_V_V    |    pointer   |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 5 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%tree_V_addr = getelementptr [1024 x i24]* %tree_V, i64 0, i64 0" [cam_hash/cam.cpp:72->cam_hash/cam.cpp:42]   --->   Operation 6 'getelementptr' 'tree_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [2/2] (3.25ns)   --->   "%tree_V_load = load i24* %tree_V_addr, align 4" [cam_hash/cam.cpp:72->cam_hash/cam.cpp:42]   --->   Operation 7 'load' 'tree_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecInterface(i1* %fatherSearch, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 8 'specinterface' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%empty_23 = call i32 (...)* @_ssdm_op_SpecInterface(i2* %relationship_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 9 'specinterface' 'empty_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty_24 = call i32 (...)* @_ssdm_op_SpecInterface(i11* %nodo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 10 'specinterface' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (3.63ns)   --->   "%nodo_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %nodo_V)" [cam_hash/cam.cpp:62]   --->   Operation 11 'read' 'nodo_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 12 [1/1] (3.63ns)   --->   "%relationship_V_read = call i2 @_ssdm_op_Read.ap_fifo.i2P(i2* %relationship_V)" [cam_hash/cam.cpp:62]   --->   Operation 12 'read' 'relationship_V_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 13 [1/1] (3.63ns)   --->   "%fatherSearch_read = call i1 @_ssdm_op_Read.ap_fifo.i1P(i1* %fatherSearch)" [cam_hash/cam.cpp:51]   --->   Operation 13 'read' 'fatherSearch_read' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty_25 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' 'empty_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty_26 = call i32 (...)* @_ssdm_op_SpecInterface(i11* @in2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/2] (3.25ns)   --->   "%tree_V_load = load i24* %tree_V_addr, align 4" [cam_hash/cam.cpp:72->cam_hash/cam.cpp:42]   --->   Operation 16 'load' 'tree_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %fatherSearch_read, label %0, label %3" [cam_hash/cam.cpp:55->cam_hash/cam.cpp:42]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tree_V_addr_2 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 1" [cam_hash/cam.cpp:59->cam_hash/cam.cpp:42]   --->   Operation 18 'getelementptr' 'tree_V_addr_2' <Predicate = (!fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 19 [2/2] (3.25ns)   --->   "%tree_V_load_2 = load i24* %tree_V_addr_2, align 4" [cam_hash/cam.cpp:59->cam_hash/cam.cpp:42]   --->   Operation 19 'load' 'tree_V_load_2' <Predicate = (!fatherSearch_read)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tree_V_addr_1 = getelementptr [1024 x i24]* %tree_V, i64 0, i64 1" [cam_hash/cam.cpp:73->cam_hash/cam.cpp:42]   --->   Operation 20 'getelementptr' 'tree_V_addr_1' <Predicate = (fatherSearch_read)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (3.25ns)   --->   "%tree_V_load_1 = load i24* %tree_V_addr_1, align 4" [cam_hash/cam.cpp:73->cam_hash/cam.cpp:42]   --->   Operation 21 'load' 'tree_V_load_1' <Predicate = (fatherSearch_read)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>

State 3 <SV = 2> <Delay = 6.88>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 13, i32 23)" [cam_hash/cam.cpp:58->cam_hash/cam.cpp:42]   --->   Operation 22 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/2] (3.25ns)   --->   "%tree_V_load_2 = load i24* %tree_V_addr_2, align 4" [cam_hash/cam.cpp:59->cam_hash/cam.cpp:42]   --->   Operation 23 'load' 'tree_V_load_2' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%p_Result_10_i_i = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load_2, i32 13, i32 23)" [cam_hash/cam.cpp:59->cam_hash/cam.cpp:42]   --->   Operation 24 'partselect' 'p_Result_10_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln647_2 = trunc i24 %tree_V_load to i2" [cam_hash/cam.cpp:60->cam_hash/cam.cpp:42]   --->   Operation 25 'trunc' 'trunc_ln647_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln647_3 = trunc i24 %tree_V_load_2 to i2" [cam_hash/cam.cpp:61->cam_hash/cam.cpp:42]   --->   Operation 26 'trunc' 'trunc_ln647_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.88ns)   --->   "%icmp_ln879_3 = icmp eq i11 %p_Result_i_i, %nodo_V_read" [cam_hash/cam.cpp:62->cam_hash/cam.cpp:42]   --->   Operation 27 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.95ns)   --->   "%icmp_ln879_4 = icmp eq i2 %trunc_ln647_2, %relationship_V_read" [cam_hash/cam.cpp:62->cam_hash/cam.cpp:42]   --->   Operation 28 'icmp' 'icmp_ln879_4' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.97ns)   --->   "%and_ln62 = and i1 %icmp_ln879_3, %icmp_ln879_4" [cam_hash/cam.cpp:62->cam_hash/cam.cpp:42]   --->   Operation 29 'and' 'and_ln62' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "br i1 %and_ln62, label %4, label %._crit_edge.0.i.i" [cam_hash/cam.cpp:62->cam_hash/cam.cpp:42]   --->   Operation 30 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 2, i32 12)" [cam_hash/cam.cpp:63->cam_hash/cam.cpp:42]   --->   Operation 31 'partselect' 'tmp_V_2' <Predicate = (and_ln62)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* @in1_V_V, i11 %tmp_V_2)" [cam_hash/cam.cpp:63->cam_hash/cam.cpp:42]   --->   Operation 32 'write' <Predicate = (and_ln62)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %._crit_edge.0.i.i" [cam_hash/cam.cpp:64->cam_hash/cam.cpp:42]   --->   Operation 33 'br' <Predicate = (and_ln62)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (1.88ns)   --->   "%icmp_ln879_7 = icmp eq i11 %p_Result_10_i_i, %nodo_V_read" [cam_hash/cam.cpp:65->cam_hash/cam.cpp:42]   --->   Operation 34 'icmp' 'icmp_ln879_7' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.95ns)   --->   "%icmp_ln879_8 = icmp eq i2 %trunc_ln647_3, %relationship_V_read" [cam_hash/cam.cpp:65->cam_hash/cam.cpp:42]   --->   Operation 35 'icmp' 'icmp_ln879_8' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.97ns)   --->   "%and_ln65 = and i1 %icmp_ln879_7, %icmp_ln879_8" [cam_hash/cam.cpp:65->cam_hash/cam.cpp:42]   --->   Operation 36 'and' 'and_ln65' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %and_ln65, label %5, label %._crit_edge5.0.i.i" [cam_hash/cam.cpp:65->cam_hash/cam.cpp:42]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_V_4 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load_2, i32 2, i32 12)" [cam_hash/cam.cpp:66->cam_hash/cam.cpp:42]   --->   Operation 38 'partselect' 'tmp_V_4' <Predicate = (and_ln65)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* @in2_V_V, i11 %tmp_V_4)" [cam_hash/cam.cpp:66->cam_hash/cam.cpp:42]   --->   Operation 39 'write' <Predicate = (and_ln65)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "br label %._crit_edge5.0.i.i" [cam_hash/cam.cpp:67->cam_hash/cam.cpp:42]   --->   Operation 40 'br' <Predicate = (and_ln65)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "br label %.exit"   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 6.88>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_15_i_i = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 2, i32 12)" [cam_hash/cam.cpp:72->cam_hash/cam.cpp:42]   --->   Operation 42 'partselect' 'p_Result_15_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (3.25ns)   --->   "%tree_V_load_1 = load i24* %tree_V_addr_1, align 4" [cam_hash/cam.cpp:73->cam_hash/cam.cpp:42]   --->   Operation 43 'load' 'tree_V_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 1024> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load_1, i32 2, i32 12)" [cam_hash/cam.cpp:73->cam_hash/cam.cpp:42]   --->   Operation 44 'partselect' 'p_Result_16_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i24 %tree_V_load to i2" [cam_hash/cam.cpp:75->cam_hash/cam.cpp:42]   --->   Operation 45 'trunc' 'trunc_ln647' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln647_1 = trunc i24 %tree_V_load_1 to i2" [cam_hash/cam.cpp:76->cam_hash/cam.cpp:42]   --->   Operation 46 'trunc' 'trunc_ln647_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.88ns)   --->   "%icmp_ln879 = icmp eq i11 %p_Result_15_i_i, %nodo_V_read" [cam_hash/cam.cpp:77->cam_hash/cam.cpp:42]   --->   Operation 47 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.95ns)   --->   "%icmp_ln879_2 = icmp eq i2 %trunc_ln647, %relationship_V_read" [cam_hash/cam.cpp:77->cam_hash/cam.cpp:42]   --->   Operation 48 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.97ns)   --->   "%and_ln77 = and i1 %icmp_ln879, %icmp_ln879_2" [cam_hash/cam.cpp:77->cam_hash/cam.cpp:42]   --->   Operation 49 'and' 'and_ln77' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %and_ln77, label %1, label %._crit_edge7.0.i.i" [cam_hash/cam.cpp:77->cam_hash/cam.cpp:42]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_V = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load, i32 13, i32 23)" [cam_hash/cam.cpp:78->cam_hash/cam.cpp:42]   --->   Operation 51 'partselect' 'tmp_V' <Predicate = (and_ln77)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* @in1_V_V, i11 %tmp_V)" [cam_hash/cam.cpp:78->cam_hash/cam.cpp:42]   --->   Operation 52 'write' <Predicate = (and_ln77)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "br label %._crit_edge7.0.i.i" [cam_hash/cam.cpp:79->cam_hash/cam.cpp:42]   --->   Operation 53 'br' <Predicate = (and_ln77)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.88ns)   --->   "%icmp_ln879_5 = icmp eq i11 %p_Result_16_i_i, %nodo_V_read" [cam_hash/cam.cpp:80->cam_hash/cam.cpp:42]   --->   Operation 54 'icmp' 'icmp_ln879_5' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.95ns)   --->   "%icmp_ln879_6 = icmp eq i2 %trunc_ln647_1, %relationship_V_read" [cam_hash/cam.cpp:80->cam_hash/cam.cpp:42]   --->   Operation 55 'icmp' 'icmp_ln879_6' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.97ns)   --->   "%and_ln80 = and i1 %icmp_ln879_5, %icmp_ln879_6" [cam_hash/cam.cpp:80->cam_hash/cam.cpp:42]   --->   Operation 56 'and' 'and_ln80' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %and_ln80, label %2, label %._crit_edge9.0.i.i" [cam_hash/cam.cpp:80->cam_hash/cam.cpp:42]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_V_3 = call i11 @_ssdm_op_PartSelect.i11.i24.i32.i32(i24 %tree_V_load_1, i32 13, i32 23)" [cam_hash/cam.cpp:81->cam_hash/cam.cpp:42]   --->   Operation 58 'partselect' 'tmp_V_3' <Predicate = (and_ln80)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* @in2_V_V, i11 %tmp_V_3)" [cam_hash/cam.cpp:81->cam_hash/cam.cpp:42]   --->   Operation 59 'write' <Predicate = (and_ln80)> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "br label %._crit_edge9.0.i.i" [cam_hash/cam.cpp:82->cam_hash/cam.cpp:42]   --->   Operation 60 'br' <Predicate = (and_ln80)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.exit"   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.63>
ST_5 : Operation 62 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* @in1_V_V, i11 0)" [cam_hash/cam.cpp:85->cam_hash/cam.cpp:42]   --->   Operation 62 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_5 : Operation 63 [1/1] (3.63ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i11P(i11* @in2_V_V, i11 0)" [cam_hash/cam.cpp:86->cam_hash/cam.cpp:42]   --->   Operation 63 'write' <Predicate = true> <Delay = 3.63> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 11> <Depth = 2> <FIFO>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "ret void" [cam_hash/cam.cpp:42]   --->   Operation 64 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tree_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ nodo_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ relationship_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fatherSearch]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in1_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ in2_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tree_V_addr         (getelementptr) [ 001000]
empty               (specinterface) [ 000000]
empty_23            (specinterface) [ 000000]
empty_24            (specinterface) [ 000000]
nodo_V_read         (read         ) [ 000110]
relationship_V_read (read         ) [ 000110]
fatherSearch_read   (read         ) [ 001000]
empty_25            (specinterface) [ 000000]
empty_26            (specinterface) [ 000000]
tree_V_load         (load         ) [ 000110]
br_ln55             (br           ) [ 000000]
tree_V_addr_2       (getelementptr) [ 000100]
tree_V_addr_1       (getelementptr) [ 000010]
p_Result_i_i        (partselect   ) [ 000000]
tree_V_load_2       (load         ) [ 000000]
p_Result_10_i_i     (partselect   ) [ 000000]
trunc_ln647_2       (trunc        ) [ 000000]
trunc_ln647_3       (trunc        ) [ 000000]
icmp_ln879_3        (icmp         ) [ 000000]
icmp_ln879_4        (icmp         ) [ 000000]
and_ln62            (and          ) [ 000100]
br_ln62             (br           ) [ 000000]
tmp_V_2             (partselect   ) [ 000000]
write_ln63          (write        ) [ 000000]
br_ln64             (br           ) [ 000000]
icmp_ln879_7        (icmp         ) [ 000000]
icmp_ln879_8        (icmp         ) [ 000000]
and_ln65            (and          ) [ 000100]
br_ln65             (br           ) [ 000000]
tmp_V_4             (partselect   ) [ 000000]
write_ln66          (write        ) [ 000000]
br_ln67             (br           ) [ 000000]
br_ln0              (br           ) [ 000000]
p_Result_15_i_i     (partselect   ) [ 000000]
tree_V_load_1       (load         ) [ 000000]
p_Result_16_i_i     (partselect   ) [ 000000]
trunc_ln647         (trunc        ) [ 000000]
trunc_ln647_1       (trunc        ) [ 000000]
icmp_ln879          (icmp         ) [ 000000]
icmp_ln879_2        (icmp         ) [ 000000]
and_ln77            (and          ) [ 000010]
br_ln77             (br           ) [ 000000]
tmp_V               (partselect   ) [ 000000]
write_ln78          (write        ) [ 000000]
br_ln79             (br           ) [ 000000]
icmp_ln879_5        (icmp         ) [ 000000]
icmp_ln879_6        (icmp         ) [ 000000]
and_ln80            (and          ) [ 000010]
br_ln80             (br           ) [ 000000]
tmp_V_3             (partselect   ) [ 000000]
write_ln81          (write        ) [ 000000]
br_ln82             (br           ) [ 000000]
br_ln0              (br           ) [ 000000]
write_ln85          (write        ) [ 000000]
write_ln86          (write        ) [ 000000]
ret_ln42            (ret          ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tree_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tree_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nodo_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nodo_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="relationship_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="relationship_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="fatherSearch">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fatherSearch"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in1_V_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1_V_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="in2_V_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2_V_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i11P"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i2P"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i11P"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1004" name="nodo_V_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="11" slack="0"/>
<pin id="50" dir="0" index="1" bw="11" slack="0"/>
<pin id="51" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nodo_V_read/2 "/>
</bind>
</comp>

<comp id="54" class="1004" name="relationship_V_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="2" slack="0"/>
<pin id="56" dir="0" index="1" bw="2" slack="0"/>
<pin id="57" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="relationship_V_read/2 "/>
</bind>
</comp>

<comp id="60" class="1004" name="fatherSearch_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="0" index="1" bw="1" slack="0"/>
<pin id="63" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fatherSearch_read/2 "/>
</bind>
</comp>

<comp id="66" class="1004" name="grp_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="11" slack="0"/>
<pin id="69" dir="0" index="2" bw="11" slack="0"/>
<pin id="70" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln63/3 write_ln78/4 write_ln85/5 "/>
</bind>
</comp>

<comp id="73" class="1004" name="grp_write_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="0" slack="0"/>
<pin id="75" dir="0" index="1" bw="11" slack="0"/>
<pin id="76" dir="0" index="2" bw="11" slack="0"/>
<pin id="77" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln66/3 write_ln81/4 write_ln86/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="tree_V_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="24" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="10" slack="0"/>
<pin id="92" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tree_V_load/1 tree_V_load_2/2 tree_V_load_1/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="tree_V_addr_2_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="24" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="1" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_2/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="tree_V_addr_1_gep_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="24" slack="0"/>
<pin id="107" dir="0" index="1" bw="1" slack="0"/>
<pin id="108" dir="0" index="2" bw="1" slack="0"/>
<pin id="109" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="tree_V_addr_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="11" slack="0"/>
<pin id="116" dir="0" index="1" bw="24" slack="1"/>
<pin id="117" dir="0" index="2" bw="5" slack="0"/>
<pin id="118" dir="0" index="3" bw="6" slack="0"/>
<pin id="119" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/3 tmp_V/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="11" slack="0"/>
<pin id="126" dir="0" index="1" bw="24" slack="0"/>
<pin id="127" dir="0" index="2" bw="5" slack="0"/>
<pin id="128" dir="0" index="3" bw="6" slack="0"/>
<pin id="129" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_10_i_i/3 tmp_V_3/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="tmp_V_2_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="11" slack="0"/>
<pin id="137" dir="0" index="1" bw="24" slack="1"/>
<pin id="138" dir="0" index="2" bw="3" slack="0"/>
<pin id="139" dir="0" index="3" bw="5" slack="0"/>
<pin id="140" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="p_Result_15_i_i_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="11" slack="0"/>
<pin id="147" dir="0" index="1" bw="24" slack="1"/>
<pin id="148" dir="0" index="2" bw="3" slack="0"/>
<pin id="149" dir="0" index="3" bw="5" slack="0"/>
<pin id="150" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_15_i_i/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="tmp_V_4_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="11" slack="0"/>
<pin id="156" dir="0" index="1" bw="24" slack="0"/>
<pin id="157" dir="0" index="2" bw="3" slack="0"/>
<pin id="158" dir="0" index="3" bw="5" slack="0"/>
<pin id="159" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_4/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Result_16_i_i_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="24" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="0" index="3" bw="5" slack="0"/>
<pin id="170" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_16_i_i/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="trunc_ln647_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="1"/>
<pin id="177" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_2/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln647_3_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="24" slack="0"/>
<pin id="180" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_3/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln879_3_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="11" slack="0"/>
<pin id="184" dir="0" index="1" bw="11" slack="1"/>
<pin id="185" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_3/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln879_4_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="1"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_4/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="and_ln62_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln62/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="icmp_ln879_7_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="1"/>
<pin id="201" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_7/3 "/>
</bind>
</comp>

<comp id="203" class="1004" name="icmp_ln879_8_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="2" slack="0"/>
<pin id="205" dir="0" index="1" bw="2" slack="1"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_8/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="and_ln65_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln65/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln647_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="24" slack="1"/>
<pin id="216" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="trunc_ln647_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="24" slack="0"/>
<pin id="219" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln647_1/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="icmp_ln879_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="0"/>
<pin id="223" dir="0" index="1" bw="11" slack="1"/>
<pin id="224" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="icmp_ln879_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="1"/>
<pin id="229" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_2/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="and_ln77_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln77/4 "/>
</bind>
</comp>

<comp id="237" class="1004" name="icmp_ln879_5_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="11" slack="0"/>
<pin id="239" dir="0" index="1" bw="11" slack="1"/>
<pin id="240" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_5/4 "/>
</bind>
</comp>

<comp id="242" class="1004" name="icmp_ln879_6_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="2" slack="0"/>
<pin id="244" dir="0" index="1" bw="2" slack="1"/>
<pin id="245" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln879_6/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="and_ln80_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln80/4 "/>
</bind>
</comp>

<comp id="253" class="1005" name="tree_V_addr_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr "/>
</bind>
</comp>

<comp id="258" class="1005" name="nodo_V_read_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="11" slack="1"/>
<pin id="260" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="nodo_V_read "/>
</bind>
</comp>

<comp id="266" class="1005" name="relationship_V_read_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="1"/>
<pin id="268" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="relationship_V_read "/>
</bind>
</comp>

<comp id="277" class="1005" name="tree_V_load_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="1"/>
<pin id="279" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_load "/>
</bind>
</comp>

<comp id="286" class="1005" name="tree_V_addr_2_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="10" slack="1"/>
<pin id="288" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_2 "/>
</bind>
</comp>

<comp id="291" class="1005" name="tree_V_addr_1_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="10" slack="1"/>
<pin id="293" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tree_V_addr_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="52"><net_src comp="28" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="58"><net_src comp="30" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="71"><net_src comp="44" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="78"><net_src comp="44" pin="0"/><net_sink comp="73" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="73" pin=1"/></net>

<net id="80"><net_src comp="46" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="81"><net_src comp="46" pin="0"/><net_sink comp="73" pin=2"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="12" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="12" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="34" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="104"><net_src comp="96" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="110"><net_src comp="0" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="105" pin=1"/></net>

<net id="112"><net_src comp="34" pin="0"/><net_sink comp="105" pin=2"/></net>

<net id="113"><net_src comp="105" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="38" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="122"><net_src comp="40" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="123"><net_src comp="114" pin="4"/><net_sink comp="66" pin=2"/></net>

<net id="130"><net_src comp="36" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="90" pin="3"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="38" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="40" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="134"><net_src comp="124" pin="4"/><net_sink comp="73" pin=2"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="135" pin=2"/></net>

<net id="143"><net_src comp="42" pin="0"/><net_sink comp="135" pin=3"/></net>

<net id="144"><net_src comp="135" pin="4"/><net_sink comp="66" pin=2"/></net>

<net id="151"><net_src comp="36" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="22" pin="0"/><net_sink comp="145" pin=2"/></net>

<net id="153"><net_src comp="42" pin="0"/><net_sink comp="145" pin=3"/></net>

<net id="160"><net_src comp="36" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="161"><net_src comp="90" pin="3"/><net_sink comp="154" pin=1"/></net>

<net id="162"><net_src comp="22" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="163"><net_src comp="42" pin="0"/><net_sink comp="154" pin=3"/></net>

<net id="164"><net_src comp="154" pin="4"/><net_sink comp="73" pin=2"/></net>

<net id="171"><net_src comp="36" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="90" pin="3"/><net_sink comp="165" pin=1"/></net>

<net id="173"><net_src comp="22" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="165" pin=3"/></net>

<net id="181"><net_src comp="90" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="114" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="175" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="182" pin="2"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="187" pin="2"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="124" pin="4"/><net_sink comp="198" pin=0"/></net>

<net id="207"><net_src comp="178" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="198" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="203" pin="2"/><net_sink comp="208" pin=1"/></net>

<net id="220"><net_src comp="90" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="145" pin="4"/><net_sink comp="221" pin=0"/></net>

<net id="230"><net_src comp="214" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="235"><net_src comp="221" pin="2"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="226" pin="2"/><net_sink comp="231" pin=1"/></net>

<net id="241"><net_src comp="165" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="217" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="237" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="242" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="256"><net_src comp="82" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="261"><net_src comp="48" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="263"><net_src comp="258" pin="1"/><net_sink comp="198" pin=1"/></net>

<net id="264"><net_src comp="258" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="265"><net_src comp="258" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="269"><net_src comp="54" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="280"><net_src comp="90" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="282"><net_src comp="277" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="283"><net_src comp="277" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="285"><net_src comp="277" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="289"><net_src comp="96" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="294"><net_src comp="105" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="90" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tree_V | {}
	Port: in1_V_V | {3 4 5 }
	Port: in2_V_V | {3 4 5 }
 - Input state : 
	Port: busqueda_cam : tree_V | {1 2 3 4 }
	Port: busqueda_cam : nodo_V | {2 }
	Port: busqueda_cam : relationship_V | {2 }
	Port: busqueda_cam : fatherSearch | {2 }
	Port: busqueda_cam : in1_V_V | {}
	Port: busqueda_cam : in2_V_V | {}
  - Chain level:
	State 1
		tree_V_load : 1
	State 2
		tree_V_load_2 : 1
		tree_V_load_1 : 1
	State 3
		p_Result_10_i_i : 1
		trunc_ln647_3 : 1
		icmp_ln879_3 : 1
		icmp_ln879_4 : 1
		and_ln62 : 2
		br_ln62 : 2
		write_ln63 : 1
		icmp_ln879_7 : 2
		icmp_ln879_8 : 2
		and_ln65 : 3
		br_ln65 : 3
		tmp_V_4 : 1
		write_ln66 : 2
	State 4
		p_Result_16_i_i : 1
		trunc_ln647_1 : 1
		icmp_ln879 : 1
		icmp_ln879_2 : 1
		and_ln77 : 2
		br_ln77 : 2
		write_ln78 : 1
		icmp_ln879_5 : 2
		icmp_ln879_6 : 2
		and_ln80 : 3
		br_ln80 : 3
		tmp_V_3 : 1
		write_ln81 : 2
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|          |       icmp_ln879_3_fu_182      |    0    |    13   |
|          |       icmp_ln879_4_fu_187      |    0    |    8    |
|          |       icmp_ln879_7_fu_198      |    0    |    13   |
|   icmp   |       icmp_ln879_8_fu_203      |    0    |    8    |
|          |        icmp_ln879_fu_221       |    0    |    13   |
|          |       icmp_ln879_2_fu_226      |    0    |    8    |
|          |       icmp_ln879_5_fu_237      |    0    |    13   |
|          |       icmp_ln879_6_fu_242      |    0    |    8    |
|----------|--------------------------------|---------|---------|
|          |         and_ln62_fu_192        |    0    |    2    |
|    and   |         and_ln65_fu_208        |    0    |    2    |
|          |         and_ln77_fu_231        |    0    |    2    |
|          |         and_ln80_fu_247        |    0    |    2    |
|----------|--------------------------------|---------|---------|
|          |     nodo_V_read_read_fu_48     |    0    |    0    |
|   read   | relationship_V_read_read_fu_54 |    0    |    0    |
|          |  fatherSearch_read_read_fu_60  |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |         grp_write_fu_66        |    0    |    0    |
|          |         grp_write_fu_73        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |           grp_fu_114           |    0    |    0    |
|          |           grp_fu_124           |    0    |    0    |
|partselect|         tmp_V_2_fu_135         |    0    |    0    |
|          |     p_Result_15_i_i_fu_145     |    0    |    0    |
|          |         tmp_V_4_fu_154         |    0    |    0    |
|          |     p_Result_16_i_i_fu_165     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|          |      trunc_ln647_2_fu_175      |    0    |    0    |
|   trunc  |      trunc_ln647_3_fu_178      |    0    |    0    |
|          |       trunc_ln647_fu_214       |    0    |    0    |
|          |      trunc_ln647_1_fu_217      |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |    92   |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    nodo_V_read_reg_258    |   11   |
|relationship_V_read_reg_266|    2   |
|   tree_V_addr_1_reg_291   |   10   |
|   tree_V_addr_2_reg_286   |   10   |
|    tree_V_addr_reg_253    |   10   |
|    tree_V_load_reg_277    |   24   |
+---------------------------+--------+
|           Total           |   67   |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_66 |  p2  |   3  |  11  |   33   ||    15   |
|  grp_write_fu_73 |  p2  |   3  |  11  |   33   ||    15   |
| grp_access_fu_90 |  p0  |   6  |  10  |   60   ||    33   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   126  ||  5.5815 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   92   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   63   |
|  Register |    -   |   67   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   67   |   155  |
+-----------+--------+--------+--------+
