
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v
# synth_design -part xc7z020clg484-3 -top normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 76360 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1501.539 ; gain = 25.895 ; free physical = 247194 ; free virtual = 314935
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_10ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1766]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_10ns_26_2_0_MulnS_4' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1796]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_10ns_26_2_0_MulnS_4' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1796]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_10ns_26_2_0' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1766]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_9ns_25_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1813]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 9 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_9ns_25_2_0_MulnS_3' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1843]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_9ns_25_2_0_MulnS_3' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1843]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_9ns_25_2_0' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1813]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_8ns_24_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1719]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 24 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_8ns_24_2_0_MulnS_5' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1749]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_8ns_24_2_0_MulnS_5' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1749]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_8ns_24_2_0' (6#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1719]
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_11ns_26_2_0' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1673]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myproject_mul_16s_11ns_26_2_0_MulnS_1' [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1703]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_11ns_26_2_0_MulnS_1' (7#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1703]
INFO: [Synth 8-6155] done synthesizing module 'myproject_mul_16s_11ns_26_2_0' (8#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:1673]
INFO: [Synth 8-6155] done synthesizing module 'normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2' (9#1) [/misc/scratch/zwei1/raw_data/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2.v:2]
WARNING: [Synth 8-3331] design myproject_mul_16s_10ns_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_11ns_26_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_9ns_25_2_0 has unconnected port reset
WARNING: [Synth 8-3331] design myproject_mul_16s_8ns_24_2_0 has unconnected port reset
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 247117 ; free virtual = 314860
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 70.660 ; free physical = 247107 ; free virtual = 314850
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 78.656 ; free physical = 247107 ; free virtual = 314849
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.305 ; gain = 86.660 ; free physical = 247067 ; free virtual = 314810
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 31    
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 86    
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     25 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 31    
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 86    
	               15 Bit    Registers := 10    
	               14 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
DSP Report: Generating DSP myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg, operation Mode is: (A2*(B:0x7d))'.
DSP Report: register data_0_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg.
DSP Report: register myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg is absorbed into DSP myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg.
DSP Report: operator myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/tmp_product is absorbed into DSP myproject_mul_16s_8ns_24_2_0_U396/myproject_mul_16s_8ns_24_2_0_MulnS_5_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc5))'.
DSP Report: register data_1_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U387/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x13c))'.
DSP Report: register data_2_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U395/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xdc))'.
DSP Report: register data_3_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U399/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x155))'.
DSP Report: register data_4_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U400/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x268))'.
DSP Report: register data_5_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U409/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc6))'.
DSP Report: register data_6_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U393/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc2))'.
DSP Report: register data_7_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U391/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x126))'.
DSP Report: register data_8_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U401/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1bf))'.
DSP Report: register data_9_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U411/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x161))'.
DSP Report: register data_10_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U386/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1e6))'.
DSP Report: register data_11_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U410/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x16d))'.
DSP Report: register data_12_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U389/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x136))'.
DSP Report: register data_13_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U402/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x26a))'.
DSP Report: register data_15_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U406/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xc6))'.
DSP Report: register data_16_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U388/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xf1))'.
DSP Report: register data_17_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U405/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1a5))'.
DSP Report: register data_18_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U385/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xe9))'.
DSP Report: register data_19_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U398/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1e4))'.
DSP Report: register data_20_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U413/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x166))'.
DSP Report: register data_21_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U392/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x167))'.
DSP Report: register data_22_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U390/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1e5))'.
DSP Report: register data_23_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U415/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg, operation Mode is: (A2*(B:0x269))'.
DSP Report: register data_24_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: register myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: operator myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/tmp_product is absorbed into DSP myproject_mul_16s_11ns_26_2_0_U404/myproject_mul_16s_11ns_26_2_0_MulnS_1_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x181))'.
DSP Report: register data_25_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U408/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x118))'.
DSP Report: register data_26_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U403/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x144))'.
DSP Report: register data_27_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U412/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1c5))'.
DSP Report: register data_28_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U397/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x13f))'.
DSP Report: register data_29_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U407/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg, operation Mode is: (A2*(B:0x1e7))'.
DSP Report: register data_30_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: register myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: operator myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/tmp_product is absorbed into DSP myproject_mul_16s_10ns_26_2_0_U414/myproject_mul_16s_10ns_26_2_0_MulnS_4_U/p_reg.
DSP Report: Generating DSP myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg, operation Mode is: (A2*(B:0xfd))'.
DSP Report: register data_31_V_read_int_reg_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: register myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
DSP Report: operator myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/tmp_product is absorbed into DSP myproject_mul_16s_9ns_25_2_0_U394/myproject_mul_16s_9ns_25_2_0_MulnS_3_U/p_reg.
WARNING: [Synth 8-3331] design normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 has unconnected port ap_rst
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_30_reg_5853_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_29_reg_5848_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_28_reg_5843_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_27_reg_5838_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_26_reg_5833_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_25_reg_5828_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_24_reg_5823_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_22_reg_5813_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_21_reg_5808_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_20_reg_5803_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_19_reg_5798_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_18_reg_5793_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_17_reg_5788_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_16_reg_5783_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_15_reg_5778_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_12_reg_5768_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_11_reg_5763_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_10_reg_5758_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_3_reg_5753_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_2_reg_5748_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_1_reg_5743_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_9_reg_5738_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_8_reg_5733_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_6_reg_5723_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_5_reg_5718_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_4_reg_5713_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\trunc_ln708_s_reg_5708_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\tmp_385_reg_5703_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_0_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_31_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_19_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'ap_return_17_int_reg_reg[14]' (FDE) to 'ap_return_17_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ap_return_16_int_reg_reg[14]' (FDE) to 'ap_return_16_int_reg_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_7_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_6_int_reg_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ap_return_3_int_reg_reg[15] )
INFO: [Synth 8-3886] merging instance 'ap_return_1_int_reg_reg[14]' (FDE) to 'ap_return_1_int_reg_reg[15]'
INFO: [Synth 8-3886] merging instance 'ap_return_0_int_reg_reg[13]' (FDE) to 'ap_return_0_int_reg_reg[14]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.043 ; gain = 223.398 ; free physical = 246609 ; free virtual = 314356
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                   | DSP Mapping     | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x7d))'  | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xc5))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x13c))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xdc))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x155))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x268))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xc6))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xc2))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x126))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1bf))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x161))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1e6))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x16d))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x136))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x26a))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xc6))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xf1))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1a5))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xe9))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1e4))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x166))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x167))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1e5))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x269))' | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x181))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x118))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x144))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1c5))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x13f))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0x1e7))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 | (A2*(B:0xfd))'  | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
+--------------------------------------------------------------+-----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'trunc_ln708_30_reg_5853_reg[0]' (FDE) to 'ap_return_31_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_30_reg_5853_reg[1]' (FDE) to 'ap_return_31_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_30_reg_5853_reg[2]' (FDE) to 'ap_return_31_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_30_reg_5853_reg[3]' (FDE) to 'ap_return_31_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_26_reg_5833_reg[0]' (FDE) to 'ap_return_27_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_26_reg_5833_reg[1]' (FDE) to 'ap_return_27_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_26_reg_5833_reg[2]' (FDE) to 'ap_return_27_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_26_reg_5833_reg[3]' (FDE) to 'ap_return_27_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_22_reg_5813_reg[0]' (FDE) to 'ap_return_23_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_22_reg_5813_reg[1]' (FDE) to 'ap_return_23_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_21_reg_5808_reg[0]' (FDE) to 'ap_return_22_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_16_reg_5783_reg[0]' (FDE) to 'ap_return_17_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_12_reg_5768_reg[0]' (FDE) to 'ap_return_13_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_12_reg_5768_reg[1]' (FDE) to 'ap_return_13_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_12_reg_5768_reg[2]' (FDE) to 'ap_return_13_int_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_12_reg_5768_reg[3]' (FDE) to 'ap_return_13_int_reg_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_3_reg_5753_reg[0]' (FDE) to 'ap_return_10_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_3_reg_5753_reg[1]' (FDE) to 'ap_return_10_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_1_reg_5743_reg[0]' (FDE) to 'ap_return_8_int_reg_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_1_reg_5743_reg[1]' (FDE) to 'ap_return_8_int_reg_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln708_s_reg_5708_reg[0]' (FDE) to 'ap_return_1_int_reg_reg[0]'
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1699.047 ; gain = 223.402 ; free physical = 246608 ; free virtual = 314357
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.051 ; gain = 231.406 ; free physical = 246609 ; free virtual = 314357
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net ap_ce_reg is driving 62 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.055 ; gain = 231.410 ; free physical = 246576 ; free virtual = 314323
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.055 ; gain = 231.410 ; free physical = 246576 ; free virtual = 314323
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.055 ; gain = 231.410 ; free physical = 246575 ; free virtual = 314322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.055 ; gain = 231.410 ; free physical = 246575 ; free virtual = 314322
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.055 ; gain = 231.410 ; free physical = 246574 ; free virtual = 314321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.055 ; gain = 231.410 ; free physical = 246574 ; free virtual = 314321
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |   132|
|2     |DSP48E1 |    31|
|3     |LUT1    |   255|
|4     |LUT2    |     9|
|5     |LUT3    |   502|
|6     |FDRE    |   565|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------+-----------------------------------------+------+
|      |Instance                                    |Module                                   |Cells |
+------+--------------------------------------------+-----------------------------------------+------+
|1     |top                                         |                                         |  1494|
|2     |  myproject_mul_16s_10ns_26_2_0_U385        |myproject_mul_16s_10ns_26_2_0            |    30|
|3     |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_53 |    30|
|4     |  myproject_mul_16s_10ns_26_2_0_U386        |myproject_mul_16s_10ns_26_2_0_0          |    30|
|5     |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_52 |    30|
|6     |  myproject_mul_16s_10ns_26_2_0_U389        |myproject_mul_16s_10ns_26_2_0_1          |    30|
|7     |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_51 |    30|
|8     |  myproject_mul_16s_10ns_26_2_0_U390        |myproject_mul_16s_10ns_26_2_0_2          |    34|
|9     |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_50 |    34|
|10    |  myproject_mul_16s_10ns_26_2_0_U392        |myproject_mul_16s_10ns_26_2_0_3          |    28|
|11    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_49 |    28|
|12    |  myproject_mul_16s_10ns_26_2_0_U395        |myproject_mul_16s_10ns_26_2_0_4          |    26|
|13    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_48 |    26|
|14    |  myproject_mul_16s_10ns_26_2_0_U397        |myproject_mul_16s_10ns_26_2_0_5          |    26|
|15    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_47 |    26|
|16    |  myproject_mul_16s_10ns_26_2_0_U400        |myproject_mul_16s_10ns_26_2_0_6          |    30|
|17    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_46 |    30|
|18    |  myproject_mul_16s_10ns_26_2_0_U401        |myproject_mul_16s_10ns_26_2_0_7          |    25|
|19    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_45 |    25|
|20    |  myproject_mul_16s_10ns_26_2_0_U402        |myproject_mul_16s_10ns_26_2_0_8          |    23|
|21    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_44 |    23|
|22    |  myproject_mul_16s_10ns_26_2_0_U403        |myproject_mul_16s_10ns_26_2_0_9          |    33|
|23    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_43 |    33|
|24    |  myproject_mul_16s_10ns_26_2_0_U407        |myproject_mul_16s_10ns_26_2_0_10         |    34|
|25    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_42 |    34|
|26    |  myproject_mul_16s_10ns_26_2_0_U408        |myproject_mul_16s_10ns_26_2_0_11         |    25|
|27    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_41 |    25|
|28    |  myproject_mul_16s_10ns_26_2_0_U410        |myproject_mul_16s_10ns_26_2_0_12         |    28|
|29    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_40 |    28|
|30    |  myproject_mul_16s_10ns_26_2_0_U411        |myproject_mul_16s_10ns_26_2_0_13         |    27|
|31    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_39 |    27|
|32    |  myproject_mul_16s_10ns_26_2_0_U412        |myproject_mul_16s_10ns_26_2_0_14         |    23|
|33    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_38 |    23|
|34    |  myproject_mul_16s_10ns_26_2_0_U413        |myproject_mul_16s_10ns_26_2_0_15         |    34|
|35    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_37 |    34|
|36    |  myproject_mul_16s_10ns_26_2_0_U414        |myproject_mul_16s_10ns_26_2_0_16         |    31|
|37    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4_36 |    31|
|38    |  myproject_mul_16s_10ns_26_2_0_U415        |myproject_mul_16s_10ns_26_2_0_17         |    32|
|39    |    myproject_mul_16s_10ns_26_2_0_MulnS_4_U |myproject_mul_16s_10ns_26_2_0_MulnS_4    |    32|
|40    |  myproject_mul_16s_11ns_26_2_0_U404        |myproject_mul_16s_11ns_26_2_0            |    27|
|41    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_35 |    27|
|42    |  myproject_mul_16s_11ns_26_2_0_U406        |myproject_mul_16s_11ns_26_2_0_18         |    25|
|43    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1_34 |    25|
|44    |  myproject_mul_16s_11ns_26_2_0_U409        |myproject_mul_16s_11ns_26_2_0_19         |    33|
|45    |    myproject_mul_16s_11ns_26_2_0_MulnS_1_U |myproject_mul_16s_11ns_26_2_0_MulnS_1    |    33|
|46    |  myproject_mul_16s_8ns_24_2_0_U396         |myproject_mul_16s_8ns_24_2_0             |    30|
|47    |    myproject_mul_16s_8ns_24_2_0_MulnS_5_U  |myproject_mul_16s_8ns_24_2_0_MulnS_5     |    30|
|48    |  myproject_mul_16s_9ns_25_2_0_U387         |myproject_mul_16s_9ns_25_2_0             |    29|
|49    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_33  |    29|
|50    |  myproject_mul_16s_9ns_25_2_0_U388         |myproject_mul_16s_9ns_25_2_0_20          |    29|
|51    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_32  |    29|
|52    |  myproject_mul_16s_9ns_25_2_0_U391         |myproject_mul_16s_9ns_25_2_0_21          |    25|
|53    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_31  |    25|
|54    |  myproject_mul_16s_9ns_25_2_0_U393         |myproject_mul_16s_9ns_25_2_0_22          |    27|
|55    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_30  |    27|
|56    |  myproject_mul_16s_9ns_25_2_0_U394         |myproject_mul_16s_9ns_25_2_0_23          |    21|
|57    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_29  |    21|
|58    |  myproject_mul_16s_9ns_25_2_0_U398         |myproject_mul_16s_9ns_25_2_0_24          |    27|
|59    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_28  |    27|
|60    |  myproject_mul_16s_9ns_25_2_0_U399         |myproject_mul_16s_9ns_25_2_0_25          |    22|
|61    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3_27  |    22|
|62    |  myproject_mul_16s_9ns_25_2_0_U405         |myproject_mul_16s_9ns_25_2_0_26          |    28|
|63    |    myproject_mul_16s_9ns_25_2_0_MulnS_3_U  |myproject_mul_16s_9ns_25_2_0_MulnS_3     |    28|
+------+--------------------------------------------+-----------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.055 ; gain = 231.410 ; free physical = 246573 ; free virtual = 314320
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.055 ; gain = 231.410 ; free physical = 246571 ; free virtual = 314319
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.059 ; gain = 231.410 ; free physical = 246571 ; free virtual = 314319
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 163 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.223 ; gain = 0.000 ; free physical = 246360 ; free virtual = 314107
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1851.223 ; gain = 375.676 ; free physical = 246411 ; free virtual = 314159
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2414.879 ; gain = 563.656 ; free physical = 246490 ; free virtual = 314236
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports ap_clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.879 ; gain = 0.000 ; free physical = 246485 ; free virtual = 314232
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.891 ; gain = 0.000 ; free physical = 246453 ; free virtual = 314202
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2541.152 ; gain = 0.004 ; free physical = 246026 ; free virtual = 313772

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: b02a08ee

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 246025 ; free virtual = 313771

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: b02a08ee

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245981 ; free virtual = 313728
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c2e0aecc

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245976 ; free virtual = 313722
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 7b275909

Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245969 ; free virtual = 313715
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 7b275909

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245968 ; free virtual = 313714
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14429bc4f

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245962 ; free virtual = 313708
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14429bc4f

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245956 ; free virtual = 313702
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245956 ; free virtual = 313702
Ending Logic Optimization Task | Checksum: 14429bc4f

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.43 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245969 ; free virtual = 313715

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14429bc4f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245962 ; free virtual = 313708

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14429bc4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245961 ; free virtual = 313707

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245961 ; free virtual = 313707
Ending Netlist Obfuscation Task | Checksum: 14429bc4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2541.152 ; gain = 0.000 ; free physical = 245961 ; free virtual = 313707
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2541.152 ; gain = 0.004 ; free physical = 245959 ; free virtual = 313706
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 14429bc4f
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2579.137 ; gain = 5.988 ; free physical = 245896 ; free virtual = 313642
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2581.137 ; gain = 1.004 ; free physical = 245891 ; free virtual = 313637
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.910 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2583.137 ; gain = 9.988 ; free physical = 245893 ; free virtual = 313639
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2771.312 ; gain = 190.176 ; free physical = 245935 ; free virtual = 313682
Power optimization passes: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 2771.312 ; gain = 198.164 ; free physical = 245935 ; free virtual = 313682

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245954 ; free virtual = 313701


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2 ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 565
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 14429bc4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245963 ; free virtual = 313710
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 14429bc4f
Power optimization: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.73 . Memory (MB): peak = 2771.312 ; gain = 230.160 ; free physical = 245965 ; free virtual = 313711
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27899000 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 14429bc4f

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245992 ; free virtual = 313738
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 14429bc4f

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245993 ; free virtual = 313740
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 14429bc4f

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245986 ; free virtual = 313734
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 14429bc4f

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245980 ; free virtual = 313728
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 14429bc4f

Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245977 ; free virtual = 313724

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245976 ; free virtual = 313724
Ending Netlist Obfuscation Task | Checksum: 14429bc4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245976 ; free virtual = 313723
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245776 ; free virtual = 313524
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c0ad628e

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245776 ; free virtual = 313524
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245777 ; free virtual = 313524

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: fd1f01af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245776 ; free virtual = 313523

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1ac6216d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245768 ; free virtual = 313515

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1ac6216d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.93 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245768 ; free virtual = 313515
Phase 1 Placer Initialization | Checksum: 1ac6216d7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.94 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245768 ; free virtual = 313516

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1be0d5159

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245757 ; free virtual = 313505

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245685 ; free virtual = 313433

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 2251356c5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245633 ; free virtual = 313380
Phase 2 Global Placement | Checksum: 1fb7f5bfe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245625 ; free virtual = 313373

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1fb7f5bfe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245624 ; free virtual = 313372

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 246f3d591

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245629 ; free virtual = 313377

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 23011991c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245628 ; free virtual = 313376

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b2070891

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245627 ; free virtual = 313375

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 184739654

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245641 ; free virtual = 313389

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1dd7e95e5

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245639 ; free virtual = 313387

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 24f8c2570

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245640 ; free virtual = 313388
Phase 3 Detail Placement | Checksum: 24f8c2570

Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245639 ; free virtual = 313387

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ab4fa95f

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ab4fa95f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245636 ; free virtual = 313383
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.983. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16f28b041

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245636 ; free virtual = 313383
Phase 4.1 Post Commit Optimization | Checksum: 16f28b041

Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245635 ; free virtual = 313383

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16f28b041

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245636 ; free virtual = 313384

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16f28b041

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245636 ; free virtual = 313384

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245636 ; free virtual = 313384
Phase 4.4 Final Placement Cleanup | Checksum: 9781d3f5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245636 ; free virtual = 313384
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 9781d3f5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245636 ; free virtual = 313384
Ending Placer Task | Checksum: 846ce8c0

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245649 ; free virtual = 313397
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245648 ; free virtual = 313396
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245601 ; free virtual = 313349
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245597 ; free virtual = 313345
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 245544 ; free virtual = 313299
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 623d4488 ConstDB: 0 ShapeSum: 222fa438 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "data_7_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_7_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_7_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_ce" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_ce". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "data_9_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_9_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_9_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_23_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_23_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_13_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_13_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_18_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_18_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_21_V_read[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_21_V_read[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_6_V_read[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_6_V_read[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1b1248734

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244758 ; free virtual = 312507
Post Restoration Checksum: NetGraph: c4a8d549 NumContArr: ec7bb1eb Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1b1248734

Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244770 ; free virtual = 312518

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1b1248734

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244734 ; free virtual = 312483

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1b1248734

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244734 ; free virtual = 312482
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 141e2fc3d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244731 ; free virtual = 312480
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.084  | TNS=0.000  | WHS=0.158  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1dfe20ee3

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244729 ; free virtual = 312478

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1376c250f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244689 ; free virtual = 312438

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.971  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1771cd6bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244681 ; free virtual = 312429
Phase 4 Rip-up And Reroute | Checksum: 1771cd6bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244681 ; free virtual = 312429

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1771cd6bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244681 ; free virtual = 312429

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1771cd6bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244680 ; free virtual = 312429
Phase 5 Delay and Skew Optimization | Checksum: 1771cd6bb

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244680 ; free virtual = 312429

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 19231156d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244681 ; free virtual = 312429
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.971  | TNS=0.000  | WHS=0.214  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 19231156d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244680 ; free virtual = 312429
Phase 6 Post Hold Fix | Checksum: 19231156d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244680 ; free virtual = 312428

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.117272 %
  Global Horizontal Routing Utilization  = 0.11452 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 19231156d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244676 ; free virtual = 312425

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19231156d

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244675 ; free virtual = 312424

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1c3324f76

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244676 ; free virtual = 312424

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.971  | TNS=0.000  | WHS=0.214  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1c3324f76

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244679 ; free virtual = 312428
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244715 ; free virtual = 312463

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244715 ; free virtual = 312463
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244715 ; free virtual = 312463
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244711 ; free virtual = 312460
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.57 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2771.312 ; gain = 0.000 ; free physical = 244711 ; free virtual = 312463
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/bnn_submodules/normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_2/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 2788.445 ; gain = 0.000 ; free physical = 244494 ; free virtual = 312242
INFO: [Common 17-206] Exiting Vivado at Wed Jan 12 22:43:46 2022...
