# Copyright (C) 2021  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and any partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details, at
# https://fpgasoftware.intel.com/eula.

# Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
# File: C:\Users\HPz420\Documents\GitHub\Doug Gilliland\Retro-Computers\68000\TG68_AMR\TG68_AMR_FPGA\SOC\fpga\QMTECH_CycloneIV_Starter_Kit\SOC.csv
# Generated on: Sun Apr 17 20:28:48 2022

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus Prime software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Slew Rate,Weak Pull-Up Resistor
aud_l,Output,PIN_B16,7,B7_N1,PIN_B16,3.3-V LVTTL,,,,
aud_r,Output,PIN_A16,7,B7_N1,PIN_A16,3.3-V LVTTL,,,,
clk_50,Input,PIN_T2,2,B2_N0,PIN_T2,3.3-V LVTTL,,,,
io_sdram_data[15],Bidir,PIN_V11,3,B3_N0,PIN_V11,3.3-V LVTTL,,,,
io_sdram_data[14],Bidir,PIN_W10,3,B3_N0,PIN_W10,3.3-V LVTTL,,,,
io_sdram_data[13],Bidir,PIN_Y10,3,B3_N0,PIN_Y10,3.3-V LVTTL,,,,
io_sdram_data[12],Bidir,PIN_V10,3,B3_N0,PIN_V10,3.3-V LVTTL,,,,
io_sdram_data[11],Bidir,PIN_V9,3,B3_N0,PIN_V9,3.3-V LVTTL,,,,
io_sdram_data[10],Bidir,PIN_Y8,3,B3_N0,PIN_Y8,3.3-V LVTTL,,,,
io_sdram_data[9],Bidir,PIN_W8,3,B3_N0,PIN_W8,3.3-V LVTTL,,,,
io_sdram_data[8],Bidir,PIN_Y7,3,B3_N0,PIN_Y7,3.3-V LVTTL,,,,
io_sdram_data[7],Bidir,PIN_AB5,3,B3_N1,PIN_AB5,3.3-V LVTTL,,,,
io_sdram_data[6],Bidir,PIN_AA7,3,B3_N0,PIN_AA7,3.3-V LVTTL,,,,
io_sdram_data[5],Bidir,PIN_AB7,3,B3_N0,PIN_AB7,3.3-V LVTTL,,,,
io_sdram_data[4],Bidir,PIN_AA8,3,B3_N0,PIN_AA8,3.3-V LVTTL,,,,
io_sdram_data[3],Bidir,PIN_AB8,3,B3_N0,PIN_AB8,3.3-V LVTTL,,,,
io_sdram_data[2],Bidir,PIN_AA9,3,B3_N0,PIN_AA9,3.3-V LVTTL,,,,
io_sdram_data[1],Bidir,PIN_AB9,3,B3_N0,PIN_AB9,3.3-V LVTTL,,,,
io_sdram_data[0],Bidir,PIN_AA10,3,B3_N0,PIN_AA10,3.3-V LVTTL,,,,
leds[3],Output,PIN_B21,6,B6_N0,PIN_B21,3.3-V LVTTL,,,,
leds[2],Output,PIN_B22,6,B6_N0,PIN_B22,3.3-V LVTTL,,,,
leds[1],Output,PIN_C21,6,B6_N0,PIN_C21,3.3-V LVTTL,,,,
leds[0],Output,PIN_C22,6,B6_N0,PIN_C22,3.3-V LVTTL,,,,
o_sdram_addr[12],Output,PIN_V6,3,B3_N1,PIN_V6,3.3-V LVTTL,,,,
o_sdram_addr[11],Output,PIN_Y4,3,B3_N1,PIN_Y4,3.3-V LVTTL,,,,
o_sdram_addr[10],Output,PIN_W1,2,B2_N1,PIN_W1,3.3-V LVTTL,,,,
o_sdram_addr[9],Output,PIN_V5,3,B3_N1,PIN_V5,3.3-V LVTTL,,,,
o_sdram_addr[8],Output,PIN_Y3,3,B3_N1,PIN_Y3,3.3-V LVTTL,,,,
o_sdram_addr[7],Output,PIN_AA1,2,B2_N1,PIN_AA1,3.3-V LVTTL,,,,
o_sdram_addr[6],Output,PIN_Y2,2,B2_N1,PIN_Y2,3.3-V LVTTL,,,,
o_sdram_addr[5],Output,PIN_V4,2,B2_N1,PIN_V4,3.3-V LVTTL,,,,
o_sdram_addr[4],Output,PIN_V3,2,B2_N1,PIN_V3,3.3-V LVTTL,,,,
o_sdram_addr[3],Output,PIN_U1,2,B2_N0,PIN_U1,3.3-V LVTTL,,,,
o_sdram_addr[2],Output,PIN_U2,2,B2_N0,PIN_U2,3.3-V LVTTL,,,,
o_sdram_addr[1],Output,PIN_V1,2,B2_N0,PIN_V1,3.3-V LVTTL,,,,
o_sdram_addr[0],Output,PIN_V2,2,B2_N0,PIN_V2,3.3-V LVTTL,,,,
o_sdram_ba[1],Output,PIN_W2,2,B2_N1,PIN_W2,3.3-V LVTTL,,,,
o_sdram_ba[0],Output,PIN_Y1,2,B2_N1,PIN_Y1,3.3-V LVTTL,,,,
o_sdram_cas,Output,PIN_AA4,3,B3_N1,PIN_AA4,3.3-V LVTTL,,,,
o_sdram_cke,Output,PIN_W6,3,B3_N1,PIN_W6,3.3-V LVTTL,,,,
o_sdram_clk,Output,PIN_Y6,3,B3_N1,PIN_Y6,3.3-V LVTTL,,,,
o_sdram_cs,Output,PIN_AA3,3,B3_N1,PIN_AA3,3.3-V LVTTL,,,,
o_sdram_ldqm,Output,PIN_AA5,3,B3_N1,PIN_AA5,3.3-V LVTTL,,,,
o_sdram_ras,Output,PIN_AB3,3,B3_N1,PIN_AB3,3.3-V LVTTL,,,,
o_sdram_udqm,Output,PIN_W7,3,B3_N1,PIN_W7,3.3-V LVTTL,,,,
o_sdram_we,Output,PIN_AB4,3,B3_N1,PIN_AB4,3.3-V LVTTL,,,,
o_vga_blue[4],Output,PIN_AA14,4,B4_N1,PIN_AA14,3.3-V LVTTL,,,,
o_vga_blue[3],Output,PIN_AB13,4,B4_N1,PIN_AB13,3.3-V LVTTL,,,,
o_vga_blue[2],Output,PIN_AA15,4,B4_N1,PIN_AA15,3.3-V LVTTL,,,,
o_vga_blue[1],Output,PIN_AB14,4,B4_N1,PIN_AB14,3.3-V LVTTL,,,,
o_vga_blue[0],Output,PIN_AB15,4,B4_N1,PIN_AB15,3.3-V LVTTL,,,,
o_vga_green[5],Output,PIN_AB16,4,B4_N1,PIN_AB16,3.3-V LVTTL,,,,
o_vga_green[4],Output,PIN_AA16,4,B4_N1,PIN_AA16,3.3-V LVTTL,,,,
o_vga_green[3],Output,PIN_AB17,4,B4_N1,PIN_AB17,3.3-V LVTTL,,,,
o_vga_green[2],Output,PIN_AA17,4,B4_N1,PIN_AA17,3.3-V LVTTL,,,,
o_vga_green[1],Output,PIN_AA18,4,B4_N0,PIN_AA18,3.3-V LVTTL,,,,
o_vga_green[0],Output,PIN_AB18,4,B4_N0,PIN_AB18,3.3-V LVTTL,,,,
o_vga_hsync,Output,PIN_AA13,4,B4_N1,PIN_AA13,3.3-V LVTTL,,,,
o_vga_red[4],Output,PIN_AB19,4,B4_N0,PIN_AB19,3.3-V LVTTL,,,,
o_vga_red[3],Output,PIN_AA19,4,B4_N0,PIN_AA19,3.3-V LVTTL,,,,
o_vga_red[2],Output,PIN_AB20,4,B4_N0,PIN_AB20,3.3-V LVTTL,,,,
o_vga_red[1],Output,PIN_AA20,4,B4_N0,PIN_AA20,3.3-V LVTTL,,,,
o_vga_red[0],Output,PIN_AA21,5,B5_N1,PIN_AA21,3.3-V LVTTL,,,,
o_vga_vsync,Output,PIN_AB10,3,B3_N0,PIN_AB10,3.3-V LVTTL,,,,
power_button,Input,PIN_C20,6,B6_N0,PIN_C20,3.3-V LVTTL,,,,on
power_hold,Output,PIN_D20,6,B6_N0,PIN_D20,3.3-V LVTTL,,,,on
ps2k_clk,Bidir,PIN_A10,8,B8_N0,PIN_A10,3.3-V LVTTL,,,,on
ps2k_dat,Bidir,PIN_A9,8,B8_N0,PIN_A9,3.3-V LVTTL,,,,on
ps2m_clk,Bidir,PIN_B10,8,B8_N0,PIN_B10,3.3-V LVTTL,,,,on
ps2m_dat,Bidir,PIN_B9,8,B8_N0,PIN_B9,3.3-V LVTTL,,,,on
reset_n,Input,PIN_J4,1,B1_N1,PIN_J4,3.3-V LVTTL,,,,on
rs232_rxd,Input,PIN_A13,7,B7_N1,PIN_A13,3.3-V LVTTL,,,,on
rs232_txd,Output,PIN_B13,7,B7_N1,PIN_B13,3.3-V LVTTL,,,,
sd_clk,Output,PIN_B14,7,B7_N1,PIN_B14,3.3-V LVTTL,,,,
sd_cs,Output,PIN_A14,7,B7_N1,PIN_A14,3.3-V LVTTL,,,,
sd_miso,Input,PIN_A15,7,B7_N1,PIN_A15,3.3-V LVTTL,,,,on
sd_mosi,Output,PIN_B15,7,B7_N1,PIN_B15,3.3-V LVTTL,,,,
