Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Wed Oct 27 17:42:31 2021
| Host         : LAPTOP-SAK8RQEL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Encrypt_timing_summary_routed.rpt -pb Encrypt_timing_summary_routed.pb -rpx Encrypt_timing_summary_routed.rpx -warn_on_violation
| Design       : Encrypt
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   293         
LUTAR-1    Warning           LUT drives async reset alert  288         
TIMING-20  Warning           Non-clocked latch             144         
TIMING-23  Warning           Combinational loop found      17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (581)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (735)
5. checking no_input_delay (146)
6. checking no_output_delay (65)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (69)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (581)
--------------------------
 There are 293 register/latch pins with no clock driven by root clock pin: Clock (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: Reset (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[32] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[33] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[34] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[35] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[36] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[37] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[38] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[39] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[40] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[41] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[42] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[43] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[44] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[45] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[46] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[47] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[48] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[49] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[50] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[51] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[52] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[53] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[54] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[55] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[56] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[57] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[58] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[59] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[60] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[61] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[62] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[63] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[64] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[65] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[66] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[67] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[68] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[69] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[70] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[71] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[72] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[73] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[74] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[75] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[76] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[77] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[78] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[79] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: orig_key[9] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[0] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[10] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[11] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[12] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[13] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[14] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[15] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[16] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[17] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[18] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[19] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[1] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[20] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[21] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[22] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[23] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[24] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[25] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[26] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[27] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[28] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[29] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[2] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[30] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[31] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[32] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[33] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[34] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[35] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[36] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[37] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[38] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[39] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[3] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[40] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[41] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[42] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[43] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[44] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[45] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[46] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[47] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[48] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[49] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[4] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[50] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[51] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[52] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[53] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[54] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[55] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[56] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[57] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[58] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[59] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[5] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[60] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[61] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[62] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[63] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[6] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[7] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[8] (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plaintext[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (735)
--------------------------------------------------
 There are 735 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (146)
--------------------------------
 There are 146 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (65)
--------------------------------
 There are 65 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (69)
----------------------
 There are 69 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
         NA           NA                     NA                   NA           NA           NA                     NA                   NA           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


