Vivado Simulator 2016.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.4/bin/unwrapped/win64.o/xelab.exe -wto a4c7e75cab5c48c1950195e532922dae --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Adder1_tb_behav xil_defaultlib.Adder1_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Adder1 [adder1_default]
Compiling architecture simulate of entity xil_defaultlib.adder1_tb
Built simulation snapshot Adder1_tb_behav
