from .core import generate_systemverilog