## RISC-V CORE ON CUSTOM SOFA FPGA
- SOFA Rvmyth core run

![image](https://user-images.githubusercontent.com/92938137/171978058-ff69a60d-62be-4099-be1c-71309c925af2.png)
![image](https://user-images.githubusercontent.com/92938137/171978094-179fcd06-0e7a-42b2-932a-2063b368b9af.png)

- Area Analysis

![image](https://user-images.githubusercontent.com/92938137/171976915-cbfab5c6-8d6d-4bbb-a0bf-0b516bfae1ad.png)
![image](https://user-images.githubusercontent.com/92938137/171977087-196027ab-1419-49e8-9bf1-df79cc3cfac4.png)
![image](https://user-images.githubusercontent.com/92938137/171977134-10dbdbdf-48bf-4990-a276-20ae399cbb70.png)
- Timing Analysis

![image](https://user-images.githubusercontent.com/92938137/171977464-18d18f04-b37b-4c35-8009-042cebf42b6d.png)
![image](https://user-images.githubusercontent.com/92938137/171977318-157724aa-5c80-4a99-994b-c083f9d205f6.png)
![image](https://user-images.githubusercontent.com/92938137/171978968-eacdb17b-0062-4788-953b-5693632b549a.png)

   - Setup time report
![image](https://user-images.githubusercontent.com/92938137/171978607-259cdbca-6a88-46b1-8d8b-04bfb13b6932.png)
   - Hold time report
![image](https://user-images.githubusercontent.com/92938137/171978872-78688ece-e6fd-4d6d-beae-c54b6e1a60e2.png)
- Post Implementation Netlist

![image](https://user-images.githubusercontent.com/92938137/171980538-54bba9ff-d477-49fb-b6a1-7468ac624a92.png)
![image](https://user-images.githubusercontent.com/92938137/171980513-ffb1ed9d-0638-4f42-84a6-0dfcf9f5b886.png)

- SOFA Rvmyth Vivado-Simulation
![image](https://user-images.githubusercontent.com/92938137/171981210-21690b00-2342-4acc-9426-3321abae9e5a.png)
