<sld_project_info>
  <project>
    <hash md5_digest_80b="a4e29f95d6bac87b924a"/>
  </project>
  <file_info>
    <file device="5CSEBA6U23I7" path="DE10_NANO_D8M_RTL.sof" usercode="0xFFFFFFFF"/>
  </file_info>
  <hub_info hub_ir_width="8" ir_width="8" node_addr_width="2" node_count="3"/>
  <node_info>
    <node hpath="MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|R_GAIN:r2|lpm_constant:LPM_CONSTANT_component|lpm_constant_sc8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="0" mfg_id="110" node_id="3" sld_node_info="0x10186E00" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="14"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00010001001010"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1375731712"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_5_" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_5_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_6_" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_6_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_7_" source="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="data_write[11]"/>
        <port name="data_write[12]"/>
        <port name="data_write[13]"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_5_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_6_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_7_"/>
        <port name="jtag.bp.cfin_camiv_r2_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|G_GAIN:g2|lpm_constant:LPM_CONSTANT_component|lpm_constant_0b8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="1" mfg_id="110" node_id="3" sld_node_info="0x10186E01" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="14"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00001101010000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1191182336"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_5_" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_5_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_6_" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_6_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_7_" source="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="data_write[11]"/>
        <port name="data_write[12]"/>
        <port name="data_write[13]"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_5_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_6_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_7_"/>
        <port name="jtag.bp.cfin_camiv_g2_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
    <node hpath="MIPI_BRIDGE_CAMERA_Config:cfin|MIPI_CAMERA_CONFIG:camiv|B_GAIN:b2|lpm_constant:LPM_CONSTANT_component|lpm_constant_oa8:ag|sld_mod_ram_rom:mgl_prim1" instance_id="2" mfg_id="110" node_id="3" sld_node_info="0x10186E02" version="2">
      <parameters>
        <parameter name="SLD_NODE_INFO" type="dec" value="270036480"/>
        <parameter name="SLD_AUTO_INSTANCE_INDEX" type="string" value="yes"/>
        <parameter name="SLD_IP_VERSION" type="dec" value="1"/>
        <parameter name="SLD_IP_MINOR_VERSION" type="dec" value="3"/>
        <parameter name="SLD_COMMON_IP_VERSION" type="dec" value="0"/>
        <parameter name="width_word" type="unknown" value="14"/>
        <parameter name="numwords" type="unknown" value="1"/>
        <parameter name="widthad" type="unknown" value="1"/>
        <parameter name="shift_count_bits" type="unknown" value="4"/>
        <parameter name="cvalue" type="unknown" value="00010000010000"/>
        <parameter name="is_data_in_ram" type="unknown" value="0"/>
        <parameter name="is_readable" type="unknown" value="0"/>
        <parameter name="BACKPRESSURE_ENABLED" type="dec" value="0"/>
        <parameter name="FIFO_SIZE" type="dec" value="16"/>
        <parameter name="FIFO_SIZE_WIDTH" type="dec" value="5"/>
        <parameter name="node_name" type="unknown" value="1107296256"/>
      </parameters>
      <inputs>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_raw_tck"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_tdi" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_tdi"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_usr1" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_usr1"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_cdr"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_sdr"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_e1dr"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_udr"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_jtag_state_uir"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_clr" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_clr"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ena" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ena"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_0_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_1_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_2_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_3_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_4_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_5_" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_5_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_6_" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_6_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_7_" source="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_in_7_"/>
      </inputs>
      <outputs>
        <port name="data_write[0]"/>
        <port name="data_write[1]"/>
        <port name="data_write[2]"/>
        <port name="data_write[3]"/>
        <port name="data_write[4]"/>
        <port name="data_write[5]"/>
        <port name="data_write[6]"/>
        <port name="data_write[7]"/>
        <port name="data_write[8]"/>
        <port name="data_write[9]"/>
        <port name="data_write[10]"/>
        <port name="data_write[11]"/>
        <port name="data_write[12]"/>
        <port name="data_write[13]"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_0_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_1_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_2_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_3_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_4_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_5_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_6_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_ir_out_7_"/>
        <port name="jtag.bp.cfin_camiv_b2_LPM_CONSTANT_component_ag_mgl_prim1_tdo"/>
      </outputs>
    </node>
  </node_info>
  <sld_infos>
    <sld_info hpath="sld_hub:auto_hub|alt_sld_fab:\instrumentation_fabric_with_node_gen:instrumentation_fabric" library="alt_sld_fab" name="instrumentation_fabric">
      <assignment_values>
        <assignment_value text="QSYS_NAME alt_sld_fab HAS_SOPCINFO 1"/>
      </assignment_values>
      <parameters/>
    </sld_info>
  </sld_infos>
</sld_project_info>
