C:/Users/Admin/Desktop/MyGit/Verilog_VHDL/Verilog/or_gate/or_gate_code.v {1 {vlog -work work -stats=none C:/Users/Admin/Desktop/MyGit/Verilog_VHDL/Verilog/or_gate/or_gate_code.v
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
-- Compiling module or_gate_code

Top level modules:
	or_gate_code

} {} {}} C:/Users/Admin/Desktop/MyGit/Verilog_VHDL/Verilog/or_gate/testbench_or_gate.v {1 {vlog -work work -stats=none C:/Users/Admin/Desktop/MyGit/Verilog_VHDL/Verilog/or_gate/testbench_or_gate.v
Model Technology ModelSim PE Student Edition vlog 10.4a Compiler 2015.03 Apr  7 2015
-- Compiling module testbench_or_gate

Top level modules:
	testbench_or_gate

} {} {}}
