INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CNN/Vivado/CNN.srcs/sources_1/imports/CNN/filter_genCU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_genCU
INFO: [VRFC 10-311] analyzing module filterCU_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CNN/Vivado/CNN.srcs/sources_1/imports/CNN/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CNN/Vivado/CNN.srcs/sources_1/imports/CNN/mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux4
INFO: [VRFC 10-311] analyzing module mux4_TB
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CNN/Vivado/CNN.srcs/sources_1/imports/CNN/mux8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux8
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Verilog/CNN/Vivado/CNN.srcs/sources_1/imports/CNN/filter_genDP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module filter_genDP
INFO: [VRFC 10-311] analyzing module RAM_InterfaceFILTER
INFO: [VRFC 10-311] analyzing module filter_genDP_TB
