Mon Oct 29 19:08:08 2007:-------------------------------NEW LOG FILE-----------------------------------
Mon Oct 29 19:08:08 2007: READY
Mon Oct 29 19:11:30 2007: JINJ program: 0x2081
Mon Oct 29 19:11:30 2007: TDR program: 0x3b53
Mon Oct 29 19:11:30 2007: JINF program: 0x24a1
Mon Oct 29 19:11:30 2007: TDR program: 0x3b53
Mon Oct 29 19:11:30 2007: JINF program: 0x24a1
Mon Oct 29 19:11:31 2007: booting JINJ at address 0xFFFF with program 0x81 
Mon Oct 29 19:11:36 2007: PCI rxdone = -6
Mon Oct 29 19:11:41 2007: PCI rxdone = 0
Mon Oct 29 19:11:41 2007: Loaded program 0x3081 on Jinj
Mon Oct 29 19:11:42 2007: PCI rxdone = 0
Mon Oct 29 19:11:42 2007: booting JINF at address 0x093F WITH PROGRAM 0x4a1 
Mon Oct 29 19:11:47 2007: PCI rxdone = -5
Mon Oct 29 19:11:52 2007: PCI rxdone = -5
Mon Oct 29 19:12:20 2007: JINJ program: 0x2081
Mon Oct 29 19:12:20 2007: TDR program: 0x3b53
Mon Oct 29 19:12:20 2007: JINF program: 0x24a1
Mon Oct 29 19:12:20 2007: TDR program: 0x3b53
Mon Oct 29 19:12:20 2007: JINF program: 0x24a1
Mon Oct 29 19:12:21 2007: booting JINJ at address 0xFFFF with program 0x81 
Mon Oct 29 19:12:26 2007: PCI rxdone = 0
Mon Oct 29 19:12:26 2007: Loaded program 0x2081 on Jinj
Mon Oct 29 19:12:27 2007: PCI rxdone = 0
Mon Oct 29 19:12:27 2007: booting JINF at address 0x093F WITH PROGRAM 0x4a1 
Mon Oct 29 19:12:32 2007: PCI rxdone = 0
Mon Oct 29 19:12:32 2007: Loaded program 0x24a1 on Jinf
Mon Oct 29 19:12:33 2007: PCI rxdone = 0
Mon Oct 29 19:12:33 2007: Main: setting mode 0...
Mon Oct 29 19:12:33 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 19:12:33 2007: PCI rxdone = 0
Mon Oct 29 19:12:33 2007: PCI rxdone = 0
Mon Oct 29 19:12:33 2007: Main: setting delay to 5220 ns ...
Mon Oct 29 19:12:33 2007: PCI rxdone = 0
Mon Oct 29 19:12:33 2007: All TDRs: boot and load version...
Mon Oct 29 19:12:34 2007: PCI rxdone = 0
Mon Oct 29 19:12:34 2007: Loaded program 0x2b53 on TDR 4
Mon Oct 29 19:12:35 2007: PCI rxdone = 0
Mon Oct 29 19:12:35 2007: Loaded program 0x2b53 on TDR 5
Mon Oct 29 19:12:36 2007: PCI rxdone = 0
Mon Oct 29 19:12:36 2007: Loaded program 0x2b53 on TDR 8
Mon Oct 29 19:12:37 2007: PCI rxdone = 0
Mon Oct 29 19:12:37 2007: Loaded program 0x2b53 on TDR 9
Mon Oct 29 19:12:38 2007: Searching for Slaves ... 
Mon Oct 29 19:12:39 2007: Reading slave mask for address 0x093f
Mon Oct 29 19:12:40 2007: PCI rxdone = 0
Mon Oct 29 19:12:40 2007: Summary:
Mon Oct 29 19:12:40 2007: Mask ID=00 : 0x000048
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[X]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[ ]   7:[ ]   3:[X]
Mon Oct 29 19:12:40 2007: Mask ID=01 : 0x000828
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[X]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[X]
Mon Oct 29 19:12:40 2007: Mask ID=02 : 0x000802
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[X]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: Mask ID=03 : 0x000800
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: Mask ID=04 : 0x000009
Mon Oct 29 19:12:40 2007:    0:[X]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[ ]   7:[ ]   3:[X]
Mon Oct 29 19:12:40 2007: Mask ID=05 : 0x000808
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[X]
Mon Oct 29 19:12:40 2007: Mask ID=06 : 0x000008
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[ ]   7:[ ]   3:[X]
Mon Oct 29 19:12:40 2007: Mask ID=07 : 0x000808
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[X]
Mon Oct 29 19:12:40 2007: Mask ID=08 : 0x000c21
Mon Oct 29 19:12:40 2007:    0:[X]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[X]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[X]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: Mask ID=09 : 0x000803
Mon Oct 29 19:12:40 2007:    0:[X]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[X]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: Mask ID=0a : 0x000800
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: Mask ID=0b : 0x000800
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: Mask ID=0c : 0x000023
Mon Oct 29 19:12:40 2007:    0:[X]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[X]   5:[X]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[ ]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: Mask ID=0d : 0x000801
Mon Oct 29 19:12:40 2007:    0:[X]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: Mask ID=0e : 0x000801
Mon Oct 29 19:12:40 2007:    0:[X]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: Mask ID=0f : 0x000800
Mon Oct 29 19:12:40 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:12:40 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:12:40 2007: ERROR: not all or not only needed tdrs seem to be connected
Mon Oct 29 19:12:40 2007: ERROR
Mon Oct 29 19:12:56 2007: JINJ program: 0x2081
Mon Oct 29 19:12:56 2007: TDR program: 0x3b53
Mon Oct 29 19:12:56 2007: JINF program: 0x24a1
Mon Oct 29 19:12:56 2007: TDR program: 0x3b53
Mon Oct 29 19:12:56 2007: JINF program: 0x24a1
Mon Oct 29 19:12:57 2007: booting JINJ at address 0xFFFF with program 0x81 
Mon Oct 29 19:13:02 2007: PCI rxdone = 0
Mon Oct 29 19:13:02 2007: Loaded program 0x2081 on Jinj
Mon Oct 29 19:13:03 2007: PCI rxdone = 0
Mon Oct 29 19:13:03 2007: booting JINF at address 0x093F WITH PROGRAM 0x4a1 
Mon Oct 29 19:13:08 2007: PCI rxdone = 0
Mon Oct 29 19:13:08 2007: Loaded program 0x24a1 on Jinf
Mon Oct 29 19:13:09 2007: PCI rxdone = 0
Mon Oct 29 19:13:09 2007: Main: setting mode 0...
Mon Oct 29 19:13:09 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 19:13:09 2007: PCI rxdone = 0
Mon Oct 29 19:13:09 2007: PCI rxdone = 0
Mon Oct 29 19:13:09 2007: Main: setting delay to 5220 ns ...
Mon Oct 29 19:13:09 2007: PCI rxdone = 0
Mon Oct 29 19:13:09 2007: All TDRs: boot and load version...
Mon Oct 29 19:13:10 2007: PCI rxdone = 0
Mon Oct 29 19:13:10 2007: Loaded program 0x2b53 on TDR 4
Mon Oct 29 19:13:11 2007: PCI rxdone = 0
Mon Oct 29 19:13:11 2007: Loaded program 0x2b53 on TDR 5
Mon Oct 29 19:13:12 2007: PCI rxdone = 0
Mon Oct 29 19:13:12 2007: Loaded program 0x2b53 on TDR 8
Mon Oct 29 19:13:13 2007: PCI rxdone = 0
Mon Oct 29 19:13:13 2007: Loaded program 0x2b53 on TDR 9
Mon Oct 29 19:13:14 2007: Searching for Slaves ... 
Mon Oct 29 19:13:15 2007: Reading slave mask for address 0x093f
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Summary:
Mon Oct 29 19:13:16 2007: Mask ID=00 : 0x000330
Mon Oct 29 19:13:16 2007:    0:[ ]   4:[X]   8:[X]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:13:16 2007:    1:[ ]   5:[X]   9:[X]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[ ]   7:[ ]   3:[ ]
Mon Oct 29 19:13:16 2007: OK: all and only the expectes TDRs  are connected to main node
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: TDRs: setting mode 0...
Mon Oct 29 19:13:16 2007: Setting mode 0 to TDR 4...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Setting mode 0 to TDR 5...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Setting mode 0 to TDR 8...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Setting mode 0 to TDR 9...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Done... time needed: 0.3 ms
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Resetting tdrs counters...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 19:13:16 2007: PCI rxdone = -5
Mon Oct 29 19:13:16 2007: The whole system is ready and clean, now we can turn on the DAQ mode...
Mon Oct 29 19:13:16 2007: Setting mode 2 to TDR 4...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Setting mode 2 to TDR 5...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Setting mode 2 to TDR 8...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Setting mode 2 to TDR 9...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: Done... time needed: 0.4 ms
Mon Oct 29 19:13:16 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: PCI rxdone = 0
Mon Oct 29 19:13:16 2007: booting JINF at address 0x153F WITH PROGRAM 0x4a1 
Mon Oct 29 19:13:21 2007: PCI rxdone = 0
Mon Oct 29 19:13:21 2007: Loaded program 0x24a1 on Jinf
Mon Oct 29 19:13:22 2007: PCI rxdone = 0
Mon Oct 29 19:13:22 2007: Main: setting mode 0...
Mon Oct 29 19:13:22 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 19:13:22 2007: PCI rxdone = 0
Mon Oct 29 19:13:22 2007: PCI rxdone = 0
Mon Oct 29 19:13:22 2007: Main: setting delay to 1060 ns ...
Mon Oct 29 19:13:22 2007: PCI rxdone = 0
Mon Oct 29 19:13:22 2007: All TDRs: boot and load version...
Mon Oct 29 19:13:23 2007: PCI rxdone = 0
Mon Oct 29 19:13:23 2007: Loaded program 0x2b53 on TDR 10
Mon Oct 29 19:13:24 2007: PCI rxdone = 0
Mon Oct 29 19:13:24 2007: Loaded program 0x2b53 on TDR 11
Mon Oct 29 19:13:25 2007: Searching for Slaves ... 
Mon Oct 29 19:13:26 2007: Reading slave mask for address 0x153f
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Summary:
Mon Oct 29 19:13:27 2007: Mask ID=00 : 0x000c00
Mon Oct 29 19:13:27 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[X]   6:[ ]   2:[ ]
Mon Oct 29 19:13:27 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 19:13:27 2007: OK: all and only the expectes TDRs  are connected to main node
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: TDRs: setting mode 0...
Mon Oct 29 19:13:27 2007: Setting mode 0 to TDR 10...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Setting mode 0 to TDR 11...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Resetting tdrs counters...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: The whole system is ready and clean, now we can turn on the DAQ mode...
Mon Oct 29 19:13:27 2007: Setting mode 2 to TDR 10...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Setting mode 2 to TDR 11...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:13:27 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Setting mode 0 to TDR 4...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Setting mode 0 to TDR 5...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Setting mode 0 to TDR 8...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Setting mode 0 to TDR 9...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Done... time needed: 0.4 ms
Mon Oct 29 19:13:27 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Setting mode 0 to TDR 10...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Setting mode 0 to TDR 11...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:13:27 2007: Resetting tdrs counters...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Resetting tdrs counters...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 19:13:27 2007: PCI rxdone = 0
Mon Oct 29 19:13:27 2007: Searching for Slaves ... 
Mon Oct 29 19:13:28 2007: Reading slave mask for address 0xffff
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Summary:
Mon Oct 29 19:13:29 2007: Mask ID=00 : 0x200200
Mon Oct 29 19:13:29 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 19:13:29 2007:    1:[ ]   5:[ ]   9:[X]  13:[ ]  17:[ ]  21:[X]  23:[ ]  19:[ ]  15:[ ]  11:[ ]   7:[ ]   3:[ ]
Mon Oct 29 19:13:29 2007: OK: all and only the expectes JINFs  are connected to main node
Mon Oct 29 19:13:29 2007: Main: setting mode 0...
Mon Oct 29 19:13:29 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Setting mode 2 to TDR 4...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Setting mode 2 to TDR 5...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Setting mode 2 to TDR 8...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Setting mode 2 to TDR 9...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Done... time needed: 0.4 ms
Mon Oct 29 19:13:29 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Setting mode 2 to TDR 10...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Setting mode 2 to TDR 11...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:13:29 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 19:13:29 2007: PCI rxdone = 0
Mon Oct 29 19:13:29 2007: READY
Mon Oct 29 19:13:52 2007: JINJ program: 0x2081
Mon Oct 29 19:13:52 2007: TDR program: 0x3b53
Mon Oct 29 19:13:52 2007: JINF program: 0x24a1
Mon Oct 29 19:13:52 2007: TDR program: 0x3b53
Mon Oct 29 19:13:52 2007: JINF program: 0x24a1
Mon Oct 29 19:13:54 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Setting mode 0 to TDR 4...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Setting mode 0 to TDR 5...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Setting mode 0 to TDR 8...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Setting mode 0 to TDR 9...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Done... time needed: 0.4 ms
Mon Oct 29 19:13:54 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Setting mode 0 to TDR 10...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Setting mode 0 to TDR 11...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:13:54 2007: Resetting tdrs counters...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Resetting tdrs counters...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Calibrating all connected TDRs...
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: PCI rxdone = 0
Mon Oct 29 19:13:54 2007: Calibration is almost done ... waiting 7 seconds
Mon Oct 29 19:14:01 2007: Calibration done! 
Mon Oct 29 19:14:01 2007: Collecting and saving calibration data for TDR 4
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: Calibration file ./Calibrations//000200_0904.cal saved
Mon Oct 29 19:14:01 2007: Collecting and saving calibration data for TDR 5
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: Calibration file ./Calibrations//000200_0905.cal saved
Mon Oct 29 19:14:01 2007: Collecting and saving calibration data for TDR 8
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: Calibration file ./Calibrations//000200_0908.cal saved
Mon Oct 29 19:14:01 2007: Collecting and saving calibration data for TDR 9
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: Calibration file ./Calibrations//000200_0909.cal saved
Mon Oct 29 19:14:01 2007: Collecting and saving calibration data for TDR 10
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: Calibration file ./Calibrations//000200_2110.cal saved
Mon Oct 29 19:14:01 2007: Collecting and saving calibration data for TDR 11
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: PCI rxdone = 0
Mon Oct 29 19:14:01 2007: Calibration file ./Calibrations//000200_2111.cal saved
Mon Oct 29 19:14:02 2007: Resetting tdrs counters...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Resetting tdrs counters...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Turning on the DAQ mode...
Mon Oct 29 19:14:02 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Setting mode 2 to TDR 4...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Setting mode 2 to TDR 5...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Setting mode 2 to TDR 8...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Setting mode 2 to TDR 9...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Done... time needed: 0.5 ms
Mon Oct 29 19:14:02 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Setting mode 2 to TDR 10...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Setting mode 2 to TDR 11...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:14:02 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 19:14:02 2007: PCI rxdone = 0
Mon Oct 29 19:14:02 2007: READY
Mon Oct 29 19:14:49 2007: JINJ program: 0x2081
Mon Oct 29 19:14:49 2007: TDR program: 0x3b53
Mon Oct 29 19:14:49 2007: JINF program: 0x24a1
Mon Oct 29 19:14:49 2007: TDR program: 0x3b53
Mon Oct 29 19:14:49 2007: JINF program: 0x24a1
Mon Oct 29 19:14:50 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Setting mode 0 to TDR 4...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Setting mode 0 to TDR 5...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Setting mode 0 to TDR 8...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Setting mode 0 to TDR 9...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Done... time needed: 0.4 ms
Mon Oct 29 19:14:50 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Setting mode 0 to TDR 10...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Setting mode 0 to TDR 11...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:14:50 2007: Resetting tdrs counters...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Resetting tdrs counters...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:50 2007: Calibrating all connected TDRs...
Mon Oct 29 19:14:50 2007: PCI rxdone = 0
Mon Oct 29 19:14:51 2007: PCI rxdone = 0
Mon Oct 29 19:14:51 2007: PCI rxdone = 0
Mon Oct 29 19:14:51 2007: Calibration is almost done ... waiting 7 seconds
Mon Oct 29 19:14:58 2007: Calibration done! 
Mon Oct 29 19:14:58 2007: Collecting and saving calibration data for TDR 4
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Calibration file ./Calibrations//000201_0904.cal saved
Mon Oct 29 19:15:08 2007: Collecting and saving calibration data for TDR 5
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Calibration file ./Calibrations//000201_0905.cal saved
Mon Oct 29 19:15:08 2007: Collecting and saving calibration data for TDR 8
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Calibration file ./Calibrations//000201_0908.cal saved
Mon Oct 29 19:15:08 2007: Collecting and saving calibration data for TDR 9
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Calibration file ./Calibrations//000201_0909.cal saved
Mon Oct 29 19:15:08 2007: Collecting and saving calibration data for TDR 10
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Calibration file ./Calibrations//000201_2110.cal saved
Mon Oct 29 19:15:08 2007: Collecting and saving calibration data for TDR 11
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Calibration file ./Calibrations//000201_2111.cal saved
Mon Oct 29 19:15:08 2007: Resetting tdrs counters...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Resetting tdrs counters...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Turning on the DAQ mode...
Mon Oct 29 19:15:08 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Setting mode 2 to TDR 4...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Setting mode 2 to TDR 5...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Setting mode 2 to TDR 8...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Setting mode 2 to TDR 9...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Done... time needed: 0.4 ms
Mon Oct 29 19:15:08 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Setting mode 2 to TDR 10...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Setting mode 2 to TDR 11...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:15:08 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 19:15:08 2007: PCI rxdone = 0
Mon Oct 29 19:15:08 2007: READY
Mon Oct 29 19:19:09 2007: JINJ program: 0x2081
Mon Oct 29 19:19:09 2007: TDR program: 0x3b53
Mon Oct 29 19:19:09 2007: JINF program: 0x24a1
Mon Oct 29 19:19:09 2007: TDR program: 0x3b53
Mon Oct 29 19:19:09 2007: JINF program: 0x24a1
Mon Oct 29 19:19:10 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Setting mode 0 to TDR 4...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Setting mode 0 to TDR 5...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Setting mode 0 to TDR 8...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Setting mode 0 to TDR 9...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Done... time needed: 0.4 ms
Mon Oct 29 19:19:10 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Setting mode 0 to TDR 10...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Setting mode 0 to TDR 11...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:19:10 2007: Resetting tdrs counters...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Resetting tdrs counters...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:10 2007: Calibrating all connected TDRs...
Mon Oct 29 19:19:10 2007: PCI rxdone = 0
Mon Oct 29 19:19:11 2007: PCI rxdone = 0
Mon Oct 29 19:19:11 2007: PCI rxdone = 0
Mon Oct 29 19:19:11 2007: Calibration is almost done ... waiting 9 seconds
Mon Oct 29 19:19:20 2007: Calibration done! 
Mon Oct 29 19:19:20 2007: Collecting and saving calibration data for TDR 4
Mon Oct 29 19:19:20 2007: PCI rxdone = 0
Mon Oct 29 19:19:20 2007: PCI rxdone = 0
Mon Oct 29 19:19:20 2007: Calibration file ./Calibrations//000202_0904.cal saved
Mon Oct 29 19:19:20 2007: Collecting and saving calibration data for TDR 5
Mon Oct 29 19:19:20 2007: PCI rxdone = 0
Mon Oct 29 19:19:20 2007: PCI rxdone = 0
Mon Oct 29 19:19:20 2007: Calibration file ./Calibrations//000202_0905.cal saved
Mon Oct 29 19:19:20 2007: Collecting and saving calibration data for TDR 8
Mon Oct 29 19:19:20 2007: PCI rxdone = 0
Mon Oct 29 19:19:20 2007: PCI rxdone = 0
Mon Oct 29 19:19:20 2007: Calibration file ./Calibrations//000202_0908.cal saved
Mon Oct 29 19:19:20 2007: Collecting and saving calibration data for TDR 9
Mon Oct 29 19:19:20 2007: PCI rxdone = 0
Mon Oct 29 19:19:20 2007: PCI rxdone = 0
Mon Oct 29 19:19:20 2007: Calibration file ./Calibrations//000202_0909.cal saved
Mon Oct 29 19:19:20 2007: Collecting and saving calibration data for TDR 10
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Calibration file ./Calibrations//000202_2110.cal saved
Mon Oct 29 19:19:21 2007: Collecting and saving calibration data for TDR 11
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Calibration file ./Calibrations//000202_2111.cal saved
Mon Oct 29 19:19:21 2007: Resetting tdrs counters...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Resetting tdrs counters...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Turning on the DAQ mode...
Mon Oct 29 19:19:21 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Setting mode 2 to TDR 4...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Setting mode 2 to TDR 5...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Setting mode 2 to TDR 8...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Setting mode 2 to TDR 9...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Done... time needed: 0.4 ms
Mon Oct 29 19:19:21 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Setting mode 2 to TDR 10...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Setting mode 2 to TDR 11...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: Done... time needed: 0.2 ms
Mon Oct 29 19:19:21 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 19:19:21 2007: PCI rxdone = 0
Mon Oct 29 19:19:21 2007: READY
Mon Oct 29 22:23:41 2007: JINJ program: 0x2081
Mon Oct 29 22:23:41 2007: TDR program: 0x3b53
Mon Oct 29 22:23:41 2007: JINF program: 0x24a1
Mon Oct 29 22:23:41 2007: TDR program: 0x3b53
Mon Oct 29 22:23:41 2007: JINF program: 0x24a1
Mon Oct 29 22:23:43 2007: Starting run 100
Mon Oct 29 22:23:43 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Setting mode 0 to TDR 4...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Setting mode 0 to TDR 5...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Setting mode 0 to TDR 8...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Setting mode 0 to TDR 9...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Done... time needed: 0.4 ms
Mon Oct 29 22:23:43 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Setting mode 0 to TDR 10...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Setting mode 0 to TDR 11...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:23:43 2007: Resetting main node counter...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Resetting tdrs counters...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Resetting tdrs counters...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:43 2007: PCI rxdone = 0
Mon Oct 29 22:23:44 2007: Turning on the DAQ mode...
Mon Oct 29 22:23:44 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 22:23:44 2007: PCI rxdone = 0
Mon Oct 29 22:23:44 2007: Setting mode 2 to TDR 4...
Mon Oct 29 22:23:44 2007: PCI rxdone = 0
Mon Oct 29 22:23:44 2007: Setting mode 2 to TDR 5...
Mon Oct 29 22:23:44 2007: PCI rxdone = 0
Mon Oct 29 22:23:44 2007: Setting mode 2 to TDR 8...
Mon Oct 29 22:23:44 2007: PCI rxdone = 0
Mon Oct 29 22:23:44 2007: Setting mode 2 to TDR 9...
Mon Oct 29 22:23:44 2007: PCI rxdone = 0
Mon Oct 29 22:23:44 2007: Done... time needed: 0.4 ms
Mon Oct 29 22:23:44 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 22:23:44 2007: PCI rxdone = 0
Mon Oct 29 22:23:44 2007: Setting mode 2 to TDR 10...
Mon Oct 29 22:23:44 2007: PCI rxdone = 0
Mon Oct 29 22:23:44 2007: Setting mode 2 to TDR 11...
Mon Oct 29 22:23:44 2007: PCI rxdone = 0
Mon Oct 29 22:23:44 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:23:44 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 22:23:44 2007: PCI rxdone = 0
Mon Oct 29 22:23:45 2007: Entering into the Data Acquisition loop...
Mon Oct 29 22:23:45 2007: READY
Mon Oct 29 22:23:45 2007: READY
Mon Oct 29 22:24:21 2007: JINJ program: 0x2081
Mon Oct 29 22:24:21 2007: TDR program: 0x3b53
Mon Oct 29 22:24:21 2007: JINF program: 0x24a1
Mon Oct 29 22:24:21 2007: TDR program: 0x3b53
Mon Oct 29 22:24:21 2007: JINF program: 0x24a1
Mon Oct 29 22:24:22 2007: Starting run 100
Mon Oct 29 22:24:22 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Setting mode 0 to TDR 4...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Setting mode 0 to TDR 5...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Setting mode 0 to TDR 8...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Setting mode 0 to TDR 9...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Done... time needed: 0.3 ms
Mon Oct 29 22:24:22 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Setting mode 0 to TDR 10...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Setting mode 0 to TDR 11...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Done... time needed: 0.1 ms
Mon Oct 29 22:24:22 2007: Resetting main node counter...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Resetting tdrs counters...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 22:24:22 2007: PCI rxdone = -5
Mon Oct 29 22:24:22 2007: Resetting tdrs counters...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:22 2007: PCI rxdone = 0
Mon Oct 29 22:24:24 2007: Turning on the DAQ mode...
Mon Oct 29 22:24:24 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 22:24:24 2007: PCI rxdone = 0
Mon Oct 29 22:24:24 2007: Setting mode 2 to TDR 4...
Mon Oct 29 22:24:24 2007: PCI rxdone = 0
Mon Oct 29 22:24:24 2007: Setting mode 2 to TDR 5...
Mon Oct 29 22:24:24 2007: PCI rxdone = 0
Mon Oct 29 22:24:24 2007: Setting mode 2 to TDR 8...
Mon Oct 29 22:24:24 2007: PCI rxdone = 0
Mon Oct 29 22:24:24 2007: Setting mode 2 to TDR 9...
Mon Oct 29 22:24:24 2007: PCI rxdone = 0
Mon Oct 29 22:24:24 2007: Done... time needed: 0.4 ms
Mon Oct 29 22:24:24 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 22:24:24 2007: PCI rxdone = 0
Mon Oct 29 22:24:24 2007: Setting mode 2 to TDR 10...
Mon Oct 29 22:24:24 2007: PCI rxdone = 0
Mon Oct 29 22:24:24 2007: Setting mode 2 to TDR 11...
Mon Oct 29 22:24:24 2007: PCI rxdone = 0
Mon Oct 29 22:24:24 2007: Done... time needed: 0.3 ms
Mon Oct 29 22:24:24 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 22:24:24 2007: PCI rxdone = 0
Mon Oct 29 22:24:25 2007: Entering into the Data Acquisition loop...
Mon Oct 29 22:24:25 2007: READY
Mon Oct 29 22:24:25 2007: READY
Mon Oct 29 22:26:09 2007: JINJ program: 0x2081
Mon Oct 29 22:26:09 2007: TDR program: 0x3b53
Mon Oct 29 22:26:09 2007: JINF program: 0x24a1
Mon Oct 29 22:26:09 2007: TDR program: 0x3b53
Mon Oct 29 22:26:09 2007: JINF program: 0x24a1
Mon Oct 29 22:26:11 2007: Starting run 100
Mon Oct 29 22:26:11 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Setting mode 0 to TDR 4...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Setting mode 0 to TDR 5...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Setting mode 0 to TDR 8...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Setting mode 0 to TDR 9...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Done... time needed: 0.4 ms
Mon Oct 29 22:26:11 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Setting mode 0 to TDR 10...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Setting mode 0 to TDR 11...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:26:11 2007: Resetting main node counter...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Resetting tdrs counters...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Resetting tdrs counters...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:11 2007: PCI rxdone = 0
Mon Oct 29 22:26:12 2007: Turning on the DAQ mode...
Mon Oct 29 22:26:12 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 22:26:12 2007: PCI rxdone = 0
Mon Oct 29 22:26:12 2007: Setting mode 2 to TDR 4...
Mon Oct 29 22:26:12 2007: PCI rxdone = 0
Mon Oct 29 22:26:12 2007: Setting mode 2 to TDR 5...
Mon Oct 29 22:26:12 2007: PCI rxdone = 0
Mon Oct 29 22:26:12 2007: Setting mode 2 to TDR 8...
Mon Oct 29 22:26:12 2007: PCI rxdone = 0
Mon Oct 29 22:26:12 2007: Setting mode 2 to TDR 9...
Mon Oct 29 22:26:12 2007: PCI rxdone = 0
Mon Oct 29 22:26:12 2007: Done... time needed: 0.4 ms
Mon Oct 29 22:26:12 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 22:26:12 2007: PCI rxdone = 0
Mon Oct 29 22:26:12 2007: Setting mode 2 to TDR 10...
Mon Oct 29 22:26:12 2007: PCI rxdone = 0
Mon Oct 29 22:26:12 2007: Setting mode 2 to TDR 11...
Mon Oct 29 22:26:12 2007: PCI rxdone = 0
Mon Oct 29 22:26:12 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:26:12 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 22:26:12 2007: PCI rxdone = 0
Mon Oct 29 22:26:13 2007: Entering into the Data Acquisition loop...
Mon Oct 29 22:26:13 2007: READY
Mon Oct 29 22:26:13 2007: READY
Mon Oct 29 22:29:15 2007: Getting last event numbers...
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: JINJ      :   1822
Mon Oct 29 22:29:15 2007: Getting last event numbers...
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: Main       :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 04     :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 05     :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 08     :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 09     :   1822
Mon Oct 29 22:29:15 2007: Getting last event numbers...
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: Main       :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 10     :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 11     :   1822
Mon Oct 29 22:29:15 2007: Getting last event numbers...
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: JINJ      :   1822
Mon Oct 29 22:29:15 2007: Getting last event numbers...
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: Main       :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 04     :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 05     :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 08     :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 09     :   1822
Mon Oct 29 22:29:15 2007: Getting last event numbers...
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: Main       :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 10     :   1822
Mon Oct 29 22:29:15 2007: PCI rxdone = 0
Mon Oct 29 22:29:15 2007: TDR 11     :   1822
Mon Oct 29 22:29:15 2007: Mon Oct 29 22:29:15 2007: Printing all last event numbers...
  1822 ||  1822  |09   1822 |0904   1822 |0905   1822 |0908   1822 |0909   1822 |21   1822 |2110   1822 |2111   1822
Mon Oct 29 22:29:16 2007: Printing all last event numbers...
Mon Oct 29 22:29:16 2007: Exited from the acquisition, file ./Data//000100_0000.dat saved.
Mon Oct 29 22:29:16 2007: 1822 events acquired
Mon Oct 29 22:29:16 2007: READY
Mon Oct 29 22:29:41 2007: JINJ program: 0x2081
Mon Oct 29 22:29:41 2007: TDR program: 0x3b53
Mon Oct 29 22:29:41 2007: JINF program: 0x24a1
Mon Oct 29 22:29:41 2007: TDR program: 0x3b53
Mon Oct 29 22:29:41 2007: JINF program: 0x24a1
Mon Oct 29 22:29:55 2007: JINJ program: 0x2081
Mon Oct 29 22:29:55 2007: TDR program: 0x3b53
Mon Oct 29 22:29:55 2007: JINF program: 0x24a1
Mon Oct 29 22:29:55 2007: TDR program: 0x3b53
Mon Oct 29 22:29:55 2007: JINF program: 0x24a1
Mon Oct 29 22:29:56 2007: Starting run 100
Mon Oct 29 22:29:56 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Setting mode 0 to TDR 4...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Setting mode 0 to TDR 5...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Setting mode 0 to TDR 8...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Setting mode 0 to TDR 9...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Done... time needed: 0.4 ms
Mon Oct 29 22:29:56 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Setting mode 0 to TDR 10...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Setting mode 0 to TDR 11...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:29:56 2007: Resetting main node counter...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Resetting tdrs counters...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Resetting tdrs counters...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:56 2007: PCI rxdone = 0
Mon Oct 29 22:29:58 2007: Turning on the DAQ mode...
Mon Oct 29 22:29:58 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 22:29:58 2007: PCI rxdone = 0
Mon Oct 29 22:29:58 2007: Setting mode 2 to TDR 4...
Mon Oct 29 22:29:58 2007: PCI rxdone = 0
Mon Oct 29 22:29:58 2007: Setting mode 2 to TDR 5...
Mon Oct 29 22:29:58 2007: PCI rxdone = 0
Mon Oct 29 22:29:58 2007: Setting mode 2 to TDR 8...
Mon Oct 29 22:29:58 2007: PCI rxdone = 0
Mon Oct 29 22:29:58 2007: Setting mode 2 to TDR 9...
Mon Oct 29 22:29:58 2007: PCI rxdone = 0
Mon Oct 29 22:29:58 2007: Done... time needed: 0.5 ms
Mon Oct 29 22:29:58 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 22:29:58 2007: PCI rxdone = 0
Mon Oct 29 22:29:58 2007: Setting mode 2 to TDR 10...
Mon Oct 29 22:29:58 2007: PCI rxdone = 0
Mon Oct 29 22:29:58 2007: Setting mode 2 to TDR 11...
Mon Oct 29 22:29:58 2007: PCI rxdone = 0
Mon Oct 29 22:29:58 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:29:58 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 22:29:58 2007: PCI rxdone = 0
Mon Oct 29 22:29:59 2007: Entering into the Data Acquisition loop...
Mon Oct 29 22:29:59 2007: READY
Mon Oct 29 22:31:15 2007: Getting last event numbers...
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: JINJ      :    758
Mon Oct 29 22:31:15 2007: Getting last event numbers...
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: Main       :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 04     :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 05     :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 08     :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 09     :    758
Mon Oct 29 22:31:15 2007: Getting last event numbers...
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: Main       :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 10     :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 11     :    758
Mon Oct 29 22:31:15 2007: Getting last event numbers...
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: JINJ      :    758
Mon Oct 29 22:31:15 2007: Getting last event numbers...
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: Main       :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 04     :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 05     :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 08     :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 09     :    758
Mon Oct 29 22:31:15 2007: Getting last event numbers...
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: Main       :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 10     :    758
Mon Oct 29 22:31:15 2007: PCI rxdone = 0
Mon Oct 29 22:31:15 2007: TDR 11     :    758
Mon Oct 29 22:31:15 2007: Mon Oct 29 22:31:15 2007: Printing all last event numbers...
   758 ||   758  |09    758 |0904    758 |0905    758 |0908    758 |0909    758 |21    758 |2110    758 |2111    758
Mon Oct 29 22:31:15 2007: Printing all last event numbers...
Mon Oct 29 22:31:16 2007: Exited from the acquisition, file ./Data//000100_0000.dat saved.
Mon Oct 29 22:31:16 2007: 758 events acquired
Mon Oct 29 22:31:16 2007: READY
Mon Oct 29 22:31:27 2007: JINJ program: 0x2081
Mon Oct 29 22:31:27 2007: TDR program: 0x3b53
Mon Oct 29 22:31:27 2007: JINF program: 0x24a1
Mon Oct 29 22:31:27 2007: TDR program: 0x3b53
Mon Oct 29 22:31:27 2007: JINF program: 0x24a1
Mon Oct 29 22:31:29 2007: Starting run 100
Mon Oct 29 22:31:29 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Setting mode 0 to TDR 4...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Setting mode 0 to TDR 5...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Setting mode 0 to TDR 8...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Setting mode 0 to TDR 9...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Done... time needed: 0.4 ms
Mon Oct 29 22:31:29 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Setting mode 0 to TDR 10...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Setting mode 0 to TDR 11...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:31:29 2007: Resetting main node counter...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Resetting tdrs counters...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Resetting tdrs counters...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:29 2007: PCI rxdone = 0
Mon Oct 29 22:31:30 2007: Turning on the DAQ mode...
Mon Oct 29 22:31:30 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 22:31:30 2007: PCI rxdone = 0
Mon Oct 29 22:31:30 2007: Setting mode 2 to TDR 4...
Mon Oct 29 22:31:30 2007: PCI rxdone = 0
Mon Oct 29 22:31:30 2007: Setting mode 2 to TDR 5...
Mon Oct 29 22:31:30 2007: PCI rxdone = 0
Mon Oct 29 22:31:30 2007: Setting mode 2 to TDR 8...
Mon Oct 29 22:31:30 2007: PCI rxdone = 0
Mon Oct 29 22:31:30 2007: Setting mode 2 to TDR 9...
Mon Oct 29 22:31:30 2007: PCI rxdone = 0
Mon Oct 29 22:31:30 2007: Done... time needed: 0.4 ms
Mon Oct 29 22:31:30 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 22:31:30 2007: PCI rxdone = 0
Mon Oct 29 22:31:30 2007: Setting mode 2 to TDR 10...
Mon Oct 29 22:31:30 2007: PCI rxdone = 0
Mon Oct 29 22:31:30 2007: Setting mode 2 to TDR 11...
Mon Oct 29 22:31:30 2007: PCI rxdone = 0
Mon Oct 29 22:31:30 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:31:30 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 22:31:30 2007: PCI rxdone = 0
Mon Oct 29 22:31:31 2007: Entering into the Data Acquisition loop...
Mon Oct 29 22:31:32 2007: READY
Mon Oct 29 22:31:42 2007: Getting last event numbers...
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: JINJ      :    104
Mon Oct 29 22:31:42 2007: Getting last event numbers...
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: Main       :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 04     :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 05     :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 08     :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 09     :    104
Mon Oct 29 22:31:42 2007: Getting last event numbers...
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: Main       :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 10     :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 11     :    104
Mon Oct 29 22:31:42 2007: Getting last event numbers...
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: JINJ      :    104
Mon Oct 29 22:31:42 2007: Getting last event numbers...
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: Main       :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 04     :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 05     :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 08     :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 09     :    104
Mon Oct 29 22:31:42 2007: Getting last event numbers...
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: Main       :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 10     :    104
Mon Oct 29 22:31:42 2007: PCI rxdone = 0
Mon Oct 29 22:31:42 2007: TDR 11     :    104
Mon Oct 29 22:31:42 2007: Mon Oct 29 22:31:42 2007: Printing all last event numbers...
   104 ||   104  |09    104 |0904    104 |0905    104 |0908    104 |0909    104 |21    104 |2110    104 |2111    104
Mon Oct 29 22:31:42 2007: Printing all last event numbers...
Mon Oct 29 22:31:43 2007: Exited from the acquisition, file ./Data//000100_0000.dat saved.
Mon Oct 29 22:31:43 2007: 103 events acquired
Mon Oct 29 22:31:43 2007: READY
Mon Oct 29 22:39:30 2007: JINJ program: 0x2081
Mon Oct 29 22:39:30 2007: TDR program: 0x3b53
Mon Oct 29 22:39:30 2007: JINF program: 0x24a1
Mon Oct 29 22:39:30 2007: TDR program: 0x3b53
Mon Oct 29 22:39:30 2007: JINF program: 0x24a1
Mon Oct 29 22:39:31 2007: Starting run 100
Mon Oct 29 22:39:31 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Setting mode 0 to TDR 4...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Setting mode 0 to TDR 5...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Setting mode 0 to TDR 8...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Setting mode 0 to TDR 9...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Done... time needed: 0.5 ms
Mon Oct 29 22:39:31 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Setting mode 0 to TDR 10...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Setting mode 0 to TDR 11...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:39:31 2007: Resetting main node counter...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Resetting tdrs counters...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Resetting tdrs counters...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:31 2007: PCI rxdone = 0
Mon Oct 29 22:39:33 2007: Turning on the DAQ mode...
Mon Oct 29 22:39:33 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 22:39:33 2007: PCI rxdone = 0
Mon Oct 29 22:39:33 2007: Setting mode 2 to TDR 4...
Mon Oct 29 22:39:33 2007: PCI rxdone = 0
Mon Oct 29 22:39:33 2007: Setting mode 2 to TDR 5...
Mon Oct 29 22:39:33 2007: PCI rxdone = 0
Mon Oct 29 22:39:33 2007: Setting mode 2 to TDR 8...
Mon Oct 29 22:39:33 2007: PCI rxdone = 0
Mon Oct 29 22:39:33 2007: Setting mode 2 to TDR 9...
Mon Oct 29 22:39:33 2007: PCI rxdone = 0
Mon Oct 29 22:39:33 2007: Done... time needed: 0.4 ms
Mon Oct 29 22:39:33 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 22:39:33 2007: PCI rxdone = 0
Mon Oct 29 22:39:33 2007: Setting mode 2 to TDR 10...
Mon Oct 29 22:39:33 2007: PCI rxdone = 0
Mon Oct 29 22:39:33 2007: Setting mode 2 to TDR 11...
Mon Oct 29 22:39:33 2007: PCI rxdone = 0
Mon Oct 29 22:39:33 2007: Done... time needed: 0.2 ms
Mon Oct 29 22:39:33 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 22:39:33 2007: PCI rxdone = 0
Mon Oct 29 22:39:34 2007: Entering into the Data Acquisition loop...
Mon Oct 29 22:39:34 2007: READY
Mon Oct 29 22:39:45 2007: Getting last event numbers...
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: JINJ      :    112
Mon Oct 29 22:39:45 2007: Getting last event numbers...
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: Main       :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 04     :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 05     :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 08     :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 09     :    112
Mon Oct 29 22:39:45 2007: Getting last event numbers...
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: Main       :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 10     :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 11     :    112
Mon Oct 29 22:39:45 2007: Getting last event numbers...
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: JINJ      :    112
Mon Oct 29 22:39:45 2007: Getting last event numbers...
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: Main       :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 04     :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 05     :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 08     :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 09     :    112
Mon Oct 29 22:39:45 2007: Getting last event numbers...
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: Main       :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 10     :    112
Mon Oct 29 22:39:45 2007: PCI rxdone = 0
Mon Oct 29 22:39:45 2007: TDR 11     :    112
Mon Oct 29 22:39:45 2007: Mon Oct 29 22:39:45 2007: Printing all last event numbers...
   112 ||   112  |09    112 |0904    112 |0905    112 |0908    112 |0909    112 |21    112 |2110    112 |2111    112
Mon Oct 29 22:39:45 2007: Printing all last event numbers...
Mon Oct 29 22:39:46 2007: Exited from the acquisition, file ./Data//000100_0000.dat saved.
Mon Oct 29 22:39:46 2007: 112 events acquired
Mon Oct 29 22:39:46 2007: READY
Mon Oct 29 23:18:00 2007: JINJ program: 0x2081
Mon Oct 29 23:18:00 2007: TDR program: 0x3b53
Mon Oct 29 23:18:00 2007: JINF program: 0x24a1
Mon Oct 29 23:18:00 2007: TDR program: 0x3b53
Mon Oct 29 23:18:00 2007: JINF program: 0x24a1
Mon Oct 29 23:18:01 2007: booting JINJ at address 0xFFFF with program 0x81 
Mon Oct 29 23:18:06 2007: PCI rxdone = 0
Mon Oct 29 23:18:06 2007: Loaded program 0x2081 on Jinj
Mon Oct 29 23:18:07 2007: PCI rxdone = 0
Mon Oct 29 23:18:07 2007: booting JINF at address 0x093F WITH PROGRAM 0x4a1 
Mon Oct 29 23:18:12 2007: PCI rxdone = 0
Mon Oct 29 23:18:12 2007: Loaded program 0x24a1 on Jinf
Mon Oct 29 23:18:13 2007: PCI rxdone = 0
Mon Oct 29 23:18:13 2007: Main: setting mode 0...
Mon Oct 29 23:18:13 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 23:18:13 2007: PCI rxdone = 0
Mon Oct 29 23:18:13 2007: PCI rxdone = 0
Mon Oct 29 23:18:13 2007: Main: setting delay to 5220 ns ...
Mon Oct 29 23:18:13 2007: PCI rxdone = 0
Mon Oct 29 23:18:13 2007: All TDRs: boot and load version...
Mon Oct 29 23:18:14 2007: PCI rxdone = 0
Mon Oct 29 23:18:14 2007: Loaded program 0x2b53 on TDR 4
Mon Oct 29 23:18:15 2007: PCI rxdone = 0
Mon Oct 29 23:18:15 2007: Loaded program 0x2b53 on TDR 5
Mon Oct 29 23:18:16 2007: PCI rxdone = 0
Mon Oct 29 23:18:16 2007: Loaded program 0x2b53 on TDR 8
Mon Oct 29 23:18:17 2007: PCI rxdone = 0
Mon Oct 29 23:18:17 2007: Loaded program 0x2b53 on TDR 9
Mon Oct 29 23:18:18 2007: Searching for Slaves ... 
Mon Oct 29 23:18:19 2007: Reading slave mask for address 0x093f
Mon Oct 29 23:18:20 2007: PCI rxdone = 0
Mon Oct 29 23:18:20 2007: Summary:
Mon Oct 29 23:18:20 2007: ERROR: not all or not only needed tdrs seem to be connected
Mon Oct 29 23:18:20 2007: ERROR
Mon Oct 29 23:20:16 2007: JINJ program: 0x2081
Mon Oct 29 23:20:16 2007: TDR program: 0x3b53
Mon Oct 29 23:20:16 2007: JINF program: 0x24a1
Mon Oct 29 23:20:16 2007: TDR program: 0x3b53
Mon Oct 29 23:20:16 2007: JINF program: 0x24a1
Mon Oct 29 23:20:17 2007: booting JINJ at address 0xFFFF with program 0x81 
Mon Oct 29 23:20:22 2007: PCI rxdone = 0
Mon Oct 29 23:20:22 2007: Loaded program 0x2081 on Jinj
Mon Oct 29 23:20:23 2007: PCI rxdone = 0
Mon Oct 29 23:20:23 2007: booting JINF at address 0x093F WITH PROGRAM 0x4a1 
Mon Oct 29 23:20:28 2007: PCI rxdone = 0
Mon Oct 29 23:20:28 2007: Loaded program 0x24a1 on Jinf
Mon Oct 29 23:20:29 2007: PCI rxdone = 0
Mon Oct 29 23:20:29 2007: Main: setting mode 0...
Mon Oct 29 23:20:29 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 23:20:29 2007: PCI rxdone = 0
Mon Oct 29 23:20:29 2007: PCI rxdone = 0
Mon Oct 29 23:20:29 2007: Main: setting delay to 5220 ns ...
Mon Oct 29 23:20:29 2007: PCI rxdone = 0
Mon Oct 29 23:20:29 2007: All TDRs: boot and load version...
Mon Oct 29 23:20:30 2007: PCI rxdone = 0
Mon Oct 29 23:20:30 2007: Loaded program 0x2b53 on TDR 4
Mon Oct 29 23:20:31 2007: PCI rxdone = 0
Mon Oct 29 23:20:31 2007: Loaded program 0x2b53 on TDR 5
Mon Oct 29 23:20:32 2007: PCI rxdone = 0
Mon Oct 29 23:20:32 2007: Loaded program 0x2b53 on TDR 8
Mon Oct 29 23:20:33 2007: PCI rxdone = 0
Mon Oct 29 23:20:33 2007: Loaded program 0x2b53 on TDR 9
Mon Oct 29 23:20:34 2007: Searching for Slaves ... 
Mon Oct 29 23:20:35 2007: Reading slave mask for address 0x093f
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Summary:
Mon Oct 29 23:20:36 2007: Mask ID=00 : 0x000330
Mon Oct 29 23:20:36 2007:    0:[ ]   4:[X]   8:[X]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 23:20:36 2007:    1:[ ]   5:[X]   9:[X]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[ ]   7:[ ]   3:[ ]
Mon Oct 29 23:20:36 2007: OK: all and only the expectes TDRs  are connected to main node
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: TDRs: setting mode 0...
Mon Oct 29 23:20:36 2007: Setting mode 0 to TDR 4...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Setting mode 0 to TDR 5...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Setting mode 0 to TDR 8...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Setting mode 0 to TDR 9...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Done... time needed: 0.4 ms
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Resetting tdrs counters...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 23:20:36 2007: PCI rxdone = -5
Mon Oct 29 23:20:36 2007: The whole system is ready and clean, now we can turn on the DAQ mode...
Mon Oct 29 23:20:36 2007: Setting mode 2 to TDR 4...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Setting mode 2 to TDR 5...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Setting mode 2 to TDR 8...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Setting mode 2 to TDR 9...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: Done... time needed: 0.4 ms
Mon Oct 29 23:20:36 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: PCI rxdone = 0
Mon Oct 29 23:20:36 2007: booting JINF at address 0x153F WITH PROGRAM 0x4a1 
Mon Oct 29 23:20:41 2007: PCI rxdone = 0
Mon Oct 29 23:20:41 2007: Loaded program 0x24a1 on Jinf
Mon Oct 29 23:20:42 2007: PCI rxdone = 0
Mon Oct 29 23:20:42 2007: Main: setting mode 0...
Mon Oct 29 23:20:42 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 23:20:42 2007: PCI rxdone = 0
Mon Oct 29 23:20:42 2007: PCI rxdone = 0
Mon Oct 29 23:20:42 2007: Main: setting delay to 1060 ns ...
Mon Oct 29 23:20:42 2007: PCI rxdone = 0
Mon Oct 29 23:20:42 2007: All TDRs: boot and load version...
Mon Oct 29 23:20:43 2007: PCI rxdone = 0
Mon Oct 29 23:20:43 2007: Loaded program 0x2b53 on TDR 10
Mon Oct 29 23:20:44 2007: PCI rxdone = 0
Mon Oct 29 23:20:44 2007: Loaded program 0x2b53 on TDR 11
Mon Oct 29 23:20:45 2007: Searching for Slaves ... 
Mon Oct 29 23:20:46 2007: Reading slave mask for address 0x153f
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Summary:
Mon Oct 29 23:20:47 2007: Mask ID=00 : 0x000c00
Mon Oct 29 23:20:47 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[X]   6:[ ]   2:[ ]
Mon Oct 29 23:20:47 2007:    1:[ ]   5:[ ]   9:[ ]  13:[ ]  17:[ ]  21:[ ]  23:[ ]  19:[ ]  15:[ ]  11:[X]   7:[ ]   3:[ ]
Mon Oct 29 23:20:47 2007: OK: all and only the expectes TDRs  are connected to main node
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: TDRs: setting mode 0...
Mon Oct 29 23:20:47 2007: Setting mode 0 to TDR 10...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Setting mode 0 to TDR 11...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Done... time needed: 0.3 ms
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Resetting tdrs counters...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: The whole system is ready and clean, now we can turn on the DAQ mode...
Mon Oct 29 23:20:47 2007: Setting mode 2 to TDR 10...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Setting mode 2 to TDR 11...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Done... time needed: 0.2 ms
Mon Oct 29 23:20:47 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Setting mode 0 to TDR 4...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Setting mode 0 to TDR 5...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Setting mode 0 to TDR 8...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Setting mode 0 to TDR 9...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Done... time needed: 0.4 ms
Mon Oct 29 23:20:47 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Setting mode 0 to TDR 10...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Setting mode 0 to TDR 11...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Done... time needed: 0.2 ms
Mon Oct 29 23:20:47 2007: Resetting tdrs counters...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Resetting tdrs counters...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 23:20:47 2007: PCI rxdone = 0
Mon Oct 29 23:20:47 2007: Searching for Slaves ... 
Mon Oct 29 23:20:48 2007: Reading slave mask for address 0xffff
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Summary:
Mon Oct 29 23:20:49 2007: Mask ID=00 : 0x200200
Mon Oct 29 23:20:49 2007:    0:[ ]   4:[ ]   8:[ ]  12:[ ]  16:[ ]  20:[ ]  22:[ ]  18:[ ]  14:[ ]  10:[ ]   6:[ ]   2:[ ]
Mon Oct 29 23:20:49 2007:    1:[ ]   5:[ ]   9:[X]  13:[ ]  17:[ ]  21:[X]  23:[ ]  19:[ ]  15:[ ]  11:[ ]   7:[ ]   3:[ ]
Mon Oct 29 23:20:49 2007: OK: all and only the expectes JINFs  are connected to main node
Mon Oct 29 23:20:49 2007: Main: setting mode 0...
Mon Oct 29 23:20:49 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Setting mode 2 to TDR 4...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Setting mode 2 to TDR 5...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Setting mode 2 to TDR 8...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Setting mode 2 to TDR 9...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Done... time needed: 0.4 ms
Mon Oct 29 23:20:49 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Setting mode 2 to TDR 10...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Setting mode 2 to TDR 11...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: Done... time needed: 0.2 ms
Mon Oct 29 23:20:49 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 23:20:49 2007: PCI rxdone = 0
Mon Oct 29 23:20:49 2007: READY
Mon Oct 29 23:23:55 2007: JINJ program: 0x2081
Mon Oct 29 23:23:55 2007: TDR program: 0x3b53
Mon Oct 29 23:23:55 2007: JINF program: 0x24a1
Mon Oct 29 23:23:55 2007: TDR program: 0x3b53
Mon Oct 29 23:23:55 2007: JINF program: 0x24a1
Mon Oct 29 23:24:10 2007: JINJ program: 0x2081
Mon Oct 29 23:24:10 2007: TDR program: 0x3b53
Mon Oct 29 23:24:10 2007: JINF program: 0x24a1
Mon Oct 29 23:24:10 2007: TDR program: 0x3b53
Mon Oct 29 23:24:10 2007: JINF program: 0x24a1
Mon Oct 29 23:24:12 2007: Setting JINJ 0xFFFF to mode 0...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Setting JINF 0x093F to mode 0...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Setting mode 0 to TDR 4...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Setting mode 0 to TDR 5...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Setting mode 0 to TDR 8...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Setting mode 0 to TDR 9...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Done... time needed: 0.4 ms
Mon Oct 29 23:24:12 2007: Setting JINF 0x153F to mode 0...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Setting mode 0 to TDR 10...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Setting mode 0 to TDR 11...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Done... time needed: 0.2 ms
Mon Oct 29 23:24:12 2007: Resetting tdrs counters...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Resetting tdrs counters...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:12 2007: Calibrating all connected TDRs...
Mon Oct 29 23:24:12 2007: PCI rxdone = 0
Mon Oct 29 23:24:13 2007: PCI rxdone = 0
Mon Oct 29 23:24:13 2007: PCI rxdone = 0
Mon Oct 29 23:24:13 2007: Calibration is almost done ... waiting 9 seconds
Mon Oct 29 23:24:22 2007: Calibration done! 
Mon Oct 29 23:24:22 2007: Collecting and saving calibration data for TDR 4
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: Calibration file ./Calibrations//000201_0904.cal saved
Mon Oct 29 23:24:22 2007: Collecting and saving calibration data for TDR 5
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: Calibration file ./Calibrations//000201_0905.cal saved
Mon Oct 29 23:24:22 2007: Collecting and saving calibration data for TDR 8
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: Calibration file ./Calibrations//000201_0908.cal saved
Mon Oct 29 23:24:22 2007: Collecting and saving calibration data for TDR 9
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: Calibration file ./Calibrations//000201_0909.cal saved
Mon Oct 29 23:24:22 2007: Collecting and saving calibration data for TDR 10
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: Calibration file ./Calibrations//000201_2110.cal saved
Mon Oct 29 23:24:22 2007: Collecting and saving calibration data for TDR 11
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: PCI rxdone = 0
Mon Oct 29 23:24:22 2007: Calibration file ./Calibrations//000201_2111.cal saved
Mon Oct 29 23:24:23 2007: Resetting tdrs counters...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Resetting Jinf 0x093F node counter...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Resetting tdrs counters...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Resetting Jinf 0x153F node counter...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Resetting Jinj 0xFFFF node counter...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Turning on the DAQ mode...
Mon Oct 29 23:24:23 2007: Setting JINF 0x093F to mode 1...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Setting mode 2 to TDR 4...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Setting mode 2 to TDR 5...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Setting mode 2 to TDR 8...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Setting mode 2 to TDR 9...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Done... time needed: 0.4 ms
Mon Oct 29 23:24:23 2007: Setting JINF 0x153F to mode 1...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Setting mode 2 to TDR 10...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Setting mode 2 to TDR 11...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: Done... time needed: 0.2 ms
Mon Oct 29 23:24:23 2007: Setting JINJ 0xFFFF to mode 1...
Mon Oct 29 23:24:23 2007: PCI rxdone = 0
Mon Oct 29 23:24:23 2007: READY
Tue Oct 30 16:12:21 2007: JINJ program: 0x2081
Tue Oct 30 16:12:21 2007: TDR program: 0x3b53
Tue Oct 30 16:12:21 2007: JINF program: 0x24a1
Tue Oct 30 16:12:21 2007: TDR program: 0x3b53
Tue Oct 30 16:12:21 2007: JINF program: 0x24a1
Tue Oct 30 16:12:23 2007: Starting run 1004
Tue Oct 30 16:12:23 2007: Setting JINJ 0xFFFF to mode 0...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Setting JINF 0x093F to mode 0...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Setting mode 0 to TDR 4...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Setting mode 0 to TDR 5...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Setting mode 0 to TDR 8...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Setting mode 0 to TDR 9...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Done... time needed: 0.4 ms
Tue Oct 30 16:12:23 2007: Setting JINF 0x153F to mode 0...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Setting mode 0 to TDR 10...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Setting mode 0 to TDR 11...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Done... time needed: 0.2 ms
Tue Oct 30 16:12:23 2007: Resetting main node counter...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Resetting tdrs counters...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Resetting Jinf 0x093F node counter...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Resetting tdrs counters...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Resetting Jinf 0x153F node counter...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: Resetting Jinj 0xFFFF node counter...
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:23 2007: PCI rxdone = 0
Tue Oct 30 16:12:24 2007: Turning on the DAQ mode...
Tue Oct 30 16:12:24 2007: Setting JINF 0x093F to mode 1...
Tue Oct 30 16:12:24 2007: PCI rxdone = 0
Tue Oct 30 16:12:24 2007: Setting mode 2 to TDR 4...
Tue Oct 30 16:12:24 2007: PCI rxdone = 0
Tue Oct 30 16:12:24 2007: Setting mode 2 to TDR 5...
Tue Oct 30 16:12:24 2007: PCI rxdone = 0
Tue Oct 30 16:12:24 2007: Setting mode 2 to TDR 8...
Tue Oct 30 16:12:24 2007: PCI rxdone = 0
Tue Oct 30 16:12:24 2007: Setting mode 2 to TDR 9...
Tue Oct 30 16:12:24 2007: PCI rxdone = 0
Tue Oct 30 16:12:24 2007: Done... time needed: 0.4 ms
Tue Oct 30 16:12:24 2007: Setting JINF 0x153F to mode 1...
Tue Oct 30 16:12:24 2007: PCI rxdone = 0
Tue Oct 30 16:12:24 2007: Setting mode 2 to TDR 10...
Tue Oct 30 16:12:24 2007: PCI rxdone = 0
Tue Oct 30 16:12:24 2007: Setting mode 2 to TDR 11...
Tue Oct 30 16:12:24 2007: PCI rxdone = 0
Tue Oct 30 16:12:24 2007: Done... time needed: 0.2 ms
Tue Oct 30 16:12:24 2007: Setting JINJ 0xFFFF to mode 1...
Tue Oct 30 16:12:24 2007: PCI rxdone = 0
Tue Oct 30 16:12:25 2007: Entering into the Data Acquisition loop...
Tue Oct 30 16:12:25 2007: READY
Tue Oct 30 16:13:22 2007: Getting last event numbers...
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: JINJ      :    322
Tue Oct 30 16:13:22 2007: Getting last event numbers...
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: Main       :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 04     :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 05     :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 08     :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 09     :    322
Tue Oct 30 16:13:22 2007: Getting last event numbers...
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: Main       :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 10     :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 11     :    322
Tue Oct 30 16:13:22 2007: Getting last event numbers...
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: JINJ      :    322
Tue Oct 30 16:13:22 2007: Getting last event numbers...
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: Main       :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 04     :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 05     :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 08     :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 09     :    322
Tue Oct 30 16:13:22 2007: Getting last event numbers...
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: Main       :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 10     :    322
Tue Oct 30 16:13:22 2007: PCI rxdone = 0
Tue Oct 30 16:13:22 2007: TDR 11     :    322
Tue Oct 30 16:13:22 2007: Tue Oct 30 16:13:22 2007: Printing all last event numbers...
   322 ||   322  |09    322 |0904    322 |0905    322 |0908    322 |0909    322 |21    322 |2110    322 |2111    322
Tue Oct 30 16:13:22 2007: Printing all last event numbers...
Tue Oct 30 16:13:22 2007: Exited from the acquisition, file ./Data//001004_0000.dat saved.
Tue Oct 30 16:13:22 2007: 322 events acquired
Tue Oct 30 16:13:22 2007: READY
Tue Oct 30 17:31:54 2007: JINJ program: 0x2081
Tue Oct 30 17:31:54 2007: TDR program: 0x3b53
Tue Oct 30 17:31:54 2007: JINF program: 0x24a1
Tue Oct 30 17:31:54 2007: TDR program: 0x3b53
Tue Oct 30 17:31:54 2007: JINF program: 0x24a1
Tue Oct 30 17:31:55 2007: Setting JINJ 0xFFFF to mode 0...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Setting JINF 0x093F to mode 0...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Setting mode 0 to TDR 4...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Setting mode 0 to TDR 5...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Setting mode 0 to TDR 8...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Setting mode 0 to TDR 9...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Done... time needed: 0.4 ms
Tue Oct 30 17:31:55 2007: Setting JINF 0x153F to mode 0...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Setting mode 0 to TDR 10...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Setting mode 0 to TDR 11...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Done... time needed: 0.2 ms
Tue Oct 30 17:31:55 2007: Resetting tdrs counters...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Resetting Jinf 0x093F node counter...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Resetting tdrs counters...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Resetting Jinf 0x153F node counter...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Resetting Jinj 0xFFFF node counter...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:55 2007: Calibrating all connected TDRs...
Tue Oct 30 17:31:55 2007: PCI rxdone = 0
Tue Oct 30 17:31:56 2007: PCI rxdone = 0
Tue Oct 30 17:31:56 2007: PCI rxdone = 0
Tue Oct 30 17:31:56 2007: Calibration is almost done ... waiting 20 seconds
Wed Oct 31 21:40:02 2007: JINJ program: 0x2081
Wed Oct 31 21:40:03 2007: TDR program: 0x3b53
Wed Oct 31 21:40:03 2007: JINF program: 0x24a1
Wed Oct 31 21:40:03 2007: TDR program: 0x3b53
Wed Oct 31 21:40:03 2007: JINF program: 0x24a1
Wed Oct 31 21:40:03 2007: Main: setting delay to 100 ns ...
Wed Oct 31 21:40:03 2007: PCI rxdone = 0
Wed Oct 31 21:40:03 2007: Main: setting delay to 100 ns ...
Wed Oct 31 21:40:03 2007: PCI rxdone = 0
Wed Oct 31 21:40:04 2007: booting JINJ at address 0xFFFF with program 0x81 
Wed Oct 31 21:40:09 2007: PCI rxdone = 0
Wed Oct 31 21:40:09 2007: Loaded program 0x2081 on Jinj
Wed Oct 31 21:40:10 2007: PCI rxdone = 0
Wed Oct 31 21:40:10 2007: booting JINF at address 0x093F WITH PROGRAM 0x4a1 
Wed Oct 31 21:40:15 2007: PCI rxdone = 0
Wed Oct 31 21:40:15 2007: Loaded program 0x24a1 on Jinf
Wed Oct 31 21:40:16 2007: PCI rxdone = 0
Wed Oct 31 21:40:16 2007: Main: setting mode 0...
Wed Oct 31 21:40:16 2007: Setting JINF 0x093F to mode 0...
Wed Oct 31 21:40:16 2007: PCI rxdone = 0
Wed Oct 31 21:40:16 2007: PCI rxdone = 0
Wed Oct 31 21:40:16 2007: Main: setting delay to 100 ns ...
Wed Oct 31 21:40:16 2007: PCI rxdone = -5
Wed Oct 31 21:40:16 2007: ERROR
