s1(09Dec2017:17:01:32):  irun -64bit -nocopyright +name+mkCompareTest +nclibdirname+INCA_libs_hdlsim -log hdlsim.log +define+BSV_ASSIGNMENT_DELAY=#1 +define+BSV_NO_INITIAL_BLOCKS +libext+.v +access+rw -timescale 1ps/1ps /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/ClockGen.v -top worklib.mkCompareTest vlog/*.v -y /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog -input /homes/mrhamid/6888_prj/6888_Project/bsv-standard/bin/dump.tcl 
s2(09Dec2017:17:02:03):  irun -64bit -nocopyright +name+mkCompareTest +nclibdirname+INCA_libs_hdlsim -log hdlsim.log +define+BSV_ASSIGNMENT_DELAY=#1 +define+BSV_NO_INITIAL_BLOCKS +libext+.v +access+rw -timescale 1ps/1ps /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/ClockGen.v -top worklib.mkCompareTest vlog/*.v -y /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog -input /homes/mrhamid/6888_prj/6888_Project/bsv-standard/bin/dump.tcl 
s3(09Dec2017:17:03:42):  irun -64bit -nocopyright +name+mkCompareTest +nclibdirname+INCA_libs_hdlsim -log hdlsim.log +define+BSV_ASSIGNMENT_DELAY=#1 +define+BSV_NO_INITIAL_BLOCKS +libext+.v +access+rw -timescale 1ps/1ps /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/ClockGen.v -top worklib.mkCompareTest vlog/*.v -y /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog -gui 
s4(09Dec2017:17:13:19):  irun -64bit -nocopyright +name+mkCompareTest +nclibdirname+INCA_libs_hdlsim -log hdlsim.log +define+BSV_ASSIGNMENT_DELAY=#1 +define+BSV_NO_INITIAL_BLOCKS +libext+.v +access+rw -timescale 1ps/1ps /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/ClockGen.v -top worklib.mkCompareTest vlog/*.v -y /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog -input /homes/mrhamid/6888_prj/6888_Project/bsv-standard/bin/dump.tcl 
s5(09Dec2017:17:18:30):  irun -64bit -nocopyright +name+mkCompareTest +nclibdirname+INCA_libs_hdlsim -log hdlsim.log +define+BSV_ASSIGNMENT_DELAY=#1 +define+BSV_NO_INITIAL_BLOCKS +libext+.v +access+rw -timescale 1ps/1ps /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog/ClockGen.v -top worklib.mkCompareTest vlog/*.v -y /u/anantha/workspace3/share/programs/Bluespec/2016.07.beta1/lib/Verilog -input /homes/mrhamid/6888_prj/6888_Project/bsv-standard/bin/dump.tcl 
