id	area	title	year	x	y	ix
1512143	Arch	a new systolic architecture for modular division	2007	-8.669881311344124	13.569325751747993	1512170
1512220	Visualization	new algorithm for signed integer comparison in $\{2^{n+k},2^{n}-1,2^{n}+1,2^{n\pm 1}-1\}$ and its efficient hardware implementation	2017	-8.911933974126459	13.475744501744169	1512247
1512762	EDA	a novel mpeg audio degrouping algorithm and its architecture design	2010	-8.827176124566718	13.854721658044046	1512789
1513030	HPC	minimizing the memory requirement for continuous flow fft implementation: continuous flow mixed mode fft (cfmm-fft)	2000	-9.093784394148368	13.366547192028714	1513057
1514253	EDA	multi-mode low-latency software-defined error correction for data centers	2017	-8.390488588667306	14.513711117459627	1514280
1514406	PL	a parallel/vectorized double-precision exponential core to accelerate computational science applications	2009	-8.675643900299907	13.303969649633062	1514433
1514465	EDA	hardware-efficient vlsi implementation for 3-parallel linear-phase fir digital filter of odd length	2012	-9.03019526426941	13.603593652018883	1514492
1514738	EDA	design methods of radix converters using arithmetic decompositions	2007	-8.722850020876812	13.427890135228141	1514765
1514928	Visualization	improved memoryless rns forward converter based on the periodicity of residues	2006	-8.959323951769482	13.413508124825745	1514955
1515699	EDA	vlsi architecture of a kalman filter optimized for real-time applications	2016	-7.514806630034252	13.895624157622962	1515726
1516585	EDA	an error-resilient wavelet-based ecg processor under voltage overscaling	2014	-7.800379653967429	14.070820601388386	1516612
1516626	EDA	a chip set for audio frequency digital signal processing	1982	-8.51781724870958	13.870458062062434	1516653
1516987	EDA	program error rate-based wear leveling for nand flash memory	2018	-8.320040213157327	14.580045257692001	1517014
1518458	Arch	a 8.8-ns 54 54-bit multiplier using new redundant binary architecture	1993	-8.160860414450022	13.490185486597793	1518485
1518593	Arch	low complexity digit serial systolic montgomery multipliers for special class of ${\rm gf}(2^{m})$	2010	-8.560290803087145	13.845421371067305	1518620
1518753	Arch	critical-path analysis and low-complexity implementation of the lms adaptive algorithm	2014	-9.047891420780216	13.803144762756025	1518780
1518992	EDA	a maximum time difference pipelined arithmetic unit based on cmos gate array	1995	-7.731587768425904	13.56602014303779	1519019
1520169	Embedded	efficient exhaustive verification of the collatz conjecture using dsp48e blocks of xilinx virtex-5 fpgas	2010	-8.759379879646813	13.588221603137109	1520196
1523501	Embedded	design and implementation of a radix-100 division unit	2012	-8.599102879980629	13.496539480793277	1523528
1524365	EDA	a low power approach to floating point adder design for dsp applications	2001	-7.6807343720232675	13.529684663425277	1524392
1524762	EDA	implementation of low power 8-bit multiplier using gate diffusion input logic	2014	-7.952467919520973	13.643688291680482	1524789
1526856	Arch	high speed parallel architecture for cyclic convolution based on fnt	2009	-9.05117420058864	13.800300111313074	1526883
1527343	Arch	fpga based signal processing structures	2011	-8.945892632597864	13.71934152548572	1527370
1528193	Arch	area-delay efficient parallel architecture for fermat number transform	2009	-8.765328069767026	13.717034901506596	1528220
1528567	Arch	inexpensive correctly rounded floating-point division and square root with input scaling	2013	-8.846126343175749	13.378562585981493	1528594
1529044	HPC	energy-efficient architecture for stride permutation on streaming data	2013	-8.333235750272683	14.225166442359367	1529071
1529543	Arch	unified architecture for double/two-parallel single precision floating point adder	2014	-8.257631973911003	13.983113384533365	1529570
1531549	EDA	determination of radix numbers of the booth algorithm for the optimized programmable fir architecture	2000	-8.834693577313939	13.801049560691427	1531576
1531751	EDA	low-power 6-ghz wave-pipelined 8b x 8b multiplier	2013	-7.648349242555707	13.851979664195184	1531778
1532176	EDA	a fast, energy efficient, field programmable threshold-logic array	2014	-7.300645859177961	13.543801928316725	1532203
1532447	EDA	design of approximate compressors for multiplication	2017	-8.329632490162435	13.622950068183766	1532474
1532493	EDA	transistor realization of reversible tsg gate and reversible adder architectures	2006	-7.584115289624942	13.236429480678572	1532520
1532544	EDA	high efficiency generalized parallel counters for look-up table based fpgas	2015	-8.113879324296919	13.621846637241385	1532571
1532786	EDA	a scaling-less newton–raphson pipelined implementation for a fixed-point reciprocal operator	2017	-8.926699046909551	13.488346660953574	1532813
1532807	Arch	data reordering in discrete trigonometric transforms (dtt) using scalable interconnect networks implemented for fft and dct	2012	-8.515106639011004	13.475928985726618	1532834
1533732	EDA	pipelined computation of very large word-length lns addition/subtraction with polynomial hardware cost	2000	-8.774870697519187	13.585732791515335	1533759
1534390	EDA	comparative study of approximate multipliers	2018	-7.905126735268619	13.338799419323964	1534417
1534787	Embedded	vlsi implementation of a tree searched vector quantizer	1993	-8.221818706385559	13.655174589411882	1534814
1534877	Visualization	new algorithm for signed integer comparison in four-moduli superset {2n, 2n −1, 2n +1, 2n+1−1}	2014	-9.056729442745548	13.3631740199961	1534904
1535172	EDA	timing optimization by bit-level arithmetic transformations	1995	-8.411607082333338	13.242238486687176	1535199
1535316	Arch	an improved architecture for designing modulo (2n-2p+1) multipliers	2012	-8.706147434840732	13.272786948292561	1535343
1535895	EDA	cycle-efficient lineary feedback shift register implementation on word-based micro-architecture	2012	-8.023983534097757	13.640293559990258	1535922
1535961	Theory	theoretical lower bounds for parallel pipelined shift-and-add constant multiplications with n-input arithmetic operators	2017	-8.543276015662316	13.391054911575427	1535988
1537468	Visualization	complex floating point—a novel data word representation for dsp processors	2012	-8.647542289236537	13.681922151205985	1537495
1538300	Arch	implementation of inner product architecture for increased flexibility in bitwidths of input array	2006	-8.587047148001885	13.96569655269742	1538327
1538303	EDA	pre-resolve and sense adiabatic logic for 100 khz to 500 mhz frequency classes	2012	-7.2988931000503365	13.805036724522814	1538330
1539016	Theory	algorithms for multiplierless multiple constant multiplication in online arithmetic	2018	-8.725933326221742	13.3895074653679	1539043
1539185	EDA	design and implementation of a decimation filter for high performance audio applications	2007	-8.878531450505395	14.245613808309727	1539212
1540641	Arch	dynamic delay variation behaviour of rns multiply-add architectures	2016	-8.416213012430259	13.310688884585028	1540668
1541382	Arch	5 ghz pipelined multiplier and mac in 0.18µm complementary static cmos	2003	-7.719689200860389	13.826903328328704	1541409
1541644	EDA	evaluating ternary adders using a hybrid memristor / cmos approach	2016	-7.2810594097197106	13.399883194739967	1541671
1542456	EDA	a novel reconfigurable computation unit for dsp applications	2007	-8.35748608081604	13.71663241115298	1542483
1542605	EDA	two level decomposition based matrix multiplication for fpgas	2009	-8.539994137893006	13.653377127908168	1542632
1545222	EDA	limited switch dynamic logic circuits for high-speed low-power circuit design	2006	-7.276547563897965	13.559486981501687	1545249
1545766	EDA	an asic design for a high speed implementation of the hash function sha-256 (384, 512)	2004	-7.234092035171948	14.949493879945187	1545793
1546581	EDA	area-time-power efficient vlsi design for residue-to-binary converter based on moduli set (2n,2n+1−1,2n−1)	2008	-8.405637363816648	13.870963621679769	1546608
1546815	Theory	the design of an optoelectronic arithmetic processor based on permutation networks	1997	-8.987029057165095	13.275490800429539	1546842
1549817	EDA	a table-based algorithm for pipelined crc calculation	2010	-8.609610451613651	13.757690431273911	1549844
1550019	EDA	a voltage-scalable & process variation resilient hybrid sram architecture for mpeg-4 video processors	2009	-7.633864538353996	14.22100424977142	1550046
1550579	EDA	fpga vs. asic for low power applications	2006	-7.910740620258541	13.84535434445912	1550606
1550827	EDA	well-structured modified booth multiplier and its application to reconfigurable mac design	2011	-7.67146795049548	14.533231637597874	1550854
1551238	EDA	a novel quantum-dot cellular automata ${x}$ -bit $\times 32$ -bit sram	2016	-7.261829853139438	13.977203513167831	1551265
1552621	EDA	optimizing polynomial expressions by algebraic factorization and common subexpression elimination	2006	-8.618819309650277	13.446997645447093	1552648
1553365	EDA	coarse angle rotation mode cordic based single processing element qr-rls processor	2009	-9.135317992835283	13.283582987028488	1553392
1554289	EDA	comparison of 65nm lp bulk and lp pd-soi with adaptive power gate body bias for an ldpc codec	2011	-7.3992411568032495	14.063904516135793	1554316
1554335	Arch	gigahertz-range mcml multiplier architectures	2004	-7.406831143639407	14.757101091183028	1554362
1555507	EDA	multioperand redundant adders on fpgas	2013	-7.471177943215939	14.7854961291289	1555534
1556094	EDA	reliability analysis and improvement for multi-level non-volatile memories with soft information	2011	-9.15397583690216	14.547885207471024	1556121
1556368	EDA	narrow bus encoding for low power systems	2000	-7.3015021122045	13.441281008585406	1556395
1557087	Theory	a unified radix-4 partial product generator for integers and binary polynomials	2002	-8.965933784809568	13.409959871340025	1557114
1558247	Visualization	mixed-signal dfe for multi-drop, gb/s, memory buses - a feasibility study	2004	-7.308843454515199	14.51020670685188	1558274
1558415	Theory	optimized k-shortest-paths algorithm for facility restoration	1994	-8.466273724288111	14.782246925134551	1558442
1558476	EDA	retimed two-step crc computation on fpga	2010	-8.646058183882941	13.630538315006929	1558503
1558649	EDA	optimizing energy to minimize errors in dataflow graphs using approximate adders	2010	-8.83530327835177	13.894222895620876	1558676
1559423	EDA	efficient cordic algorithms and architectures for low area and high throughput implementation	2009	-8.795846289151834	13.634939549980185	1559450
1559488	Arch	a novel analog-to-residue conversion scheme based on clock overlapping technique	2012	-8.307902025387857	13.629811458049804	1559515
1560661	EDA	low power area-efficient dct implementation based on markov random field-stochastic logic	2018	-7.583443967487573	13.685733609774426	1560688
1560835	EDA	new decomposition theorems on majority logic for low-delay adder designs in quantum dot cellular automata	2012	-8.681510067252562	13.441035080005387	1560862
1562521	EDA	varicap threshold logic	2009	-7.262048968351297	13.550922453509715	1562548
1563759	Embedded	high-radix implementation of ieee floating-point addition	2005	-8.128090208225512	13.48609475622302	1563786
1563863	EDA	an area efficient 64-bit square root carry-select adder for low power applications	2005	-7.250910898337188	13.68617651491045	1563890
1564434	Graphics	concept, design, and implementation of reconfigurable cordic	2016	-9.06801618431459	13.458315269492134	1564461
1565255	EDA	optimizing fpga-based vector product designs	1999	-8.43835305732206	13.699247431636865	1565282
1567626	EDA	high-speed multiplier design using multi-input counter and compressor circuits	1991	-8.60160985225692	13.626096969183642	1567653
1568587	EDA	an asic linear congruence solver synthesized with three cell libraries	2014	-8.341014798830773	13.627671473379431	1568614
1568699	Robotics	architecture implementation of an improved decimal cordic method	2008	-8.726769916474078	13.404151189500187	1568726
1568731	Visualization	an example of a new vlsi design style based on systolic macrocells: a high-speed single-chip transversal filter for signal processing applications	1990	-8.651660820483652	13.666692788531268	1568758
1569366	Crypto	reversible logic-based image steganography using quantum dot cellular automata for secure nanocommunication	2017	-8.022265246007365	13.529946038404091	1569393
1571112	Arch	quaternary voltage-mode logic cells and fixed-point multiplication circuits	2010	-7.521171737905092	13.293338018264219	1571139
1571243	HPC	node grouping in system-level fault diagnosis	2001	-8.093148433417474	15.035268825358784	1571270
1572888	EDA	design and implementation of reciprocal unit using table look-up and newton-raphson iteration	2004	-8.914598682531652	13.44124837241641	1572915
1573003	EDA	resource reduction of bfgs quasi-newton implementation on fpga using fixed-point matrix updating	2018	-8.733095411340486	13.498239351296615	1573030
1575343	HPC	fpga implementation of an exact dot product and its application in variable-precision floating-point arithmetic	2012	-8.56921189739364	13.777813761581793	1575370
1576304	Arch	efficient high-throughput architectures for high-speed parallel scramblers	2010	-8.077992404956143	13.628430524945262	1576331
1577666	EDA	a high throughput systolic design for qr algorithm	1993	-9.010291645475004	13.399588679247904	1577693
1578519	Arch	a pipeline processor for mixed-size ffts	1992	-8.731266902485599	13.32380703914765	1578546
1578575	Robotics	energy efficient bec modified carry select adder based ptmac architecture for biomedical processors	2017	-7.870599107662377	13.636710515537352	1578602
1578980	EDA	probabilistic concurrent error compensation in nonlinear digital filters using linearized checksums	2007	-8.703941571215525	14.25288861856237	1579007
1580434	EDA	hardware-efficient implementation of half-band iir filter for interpolation and decimation	2013	-8.966759391860911	13.704851210444758	1580461
1580659	HCI	fast implementation of multiple oriented filters	2000	-8.894750990247099	13.576021014076257	1580686
1580662	Robotics	a square root hardware algorithm using redundant binary representation	1986	-8.751830393228317	13.343246484183846	1580689
1581460	HPC	a multi-core mapping implementation of 3780-point fft	2012	-8.814258013161123	13.958792548531475	1581487
1582381	HPC	efficient implementation of fir filters using bit-level optimized carry-save additions	2000	-8.698602777024538	13.679870631207098	1582408
1583753	OS	grouped-moduli residue number systems for fast signal processing	1999	-9.092533925590015	13.503815615306562	1583780
1583832	EDA	design and implementation of efficient pipelined iir digital filters	1995	-9.031460351435113	13.29871790855914	1583859
1585867	AI	using linear support vector machines to solve the asymmetric comparison-based fault diagnosis problem	2012	-7.99412292454595	15.06813518568802	1585894
1586257	Arch	fully redundant decimal addition and subtraction using stored-unibit encoding	2010	-8.513232832923277	13.394222266905999	1586284
1586261	HPC	signal processing techniques for reliability improvement of sub-20nm nand flash memory	2013	-7.902469963603853	14.42925135814214	1586288
1586492	EDA	systematic design of rsa processors based on high-radix montgomery multipliers	2011	-7.248583229389787	15.052785674027904	1586519
1586892	EDA	salsa: systematic logic synthesis of approximate circuits	2012	-8.352571621634617	13.517112887246592	1586919
1587567	EDA	a vlsi efficient programmable power-of-two scaler for $\{2^{n}-1,2^{n},2^{n}+1\}$  rns	2012	-8.519805465192464	14.091860877798247	1587594
1589737	Arch	an energy-efficient custom architecture for the ska1-low central signal processor	2015	-8.998363679970954	14.94052630234214	1589764
1589907	Arch	efficient vlsi for lempel-ziv compression in wireless data communication networks	1998	-8.368107434454782	14.025253426422474	1589934
1590154	EDA	design of silicon ip cores for biorthogonal wavelet transforms	2001	-8.708918293541473	13.833604530837354	1590181
1590415	EDA	low-power digital signal processing using approximate adders	2013	-7.866849001309588	13.58042185888334	1590442
1590884	Arch	new power-of-2 rns scaling scheme for cell-based ic design	2003	-8.424458562139407	13.28485170008554	1590911
1590894	EDA	a low-error energy-efficient fixed-width booth multiplier with sign-digit-based conditional probability estimation	2018	-8.443885016593423	13.563231771244487	1590921
1590987	EDA	dynamic accuracy adjustement for fixed width dividers	2012	-8.08423719251578	13.355693334597357	1591014
1590996	EDA	rns arithmetic units for modulo {2^n+-k}	2012	-8.732399288725817	13.469274228360606	1591023
1591149	EDA	log-time delay consideration on mesh with multiple buses	1998	-8.381221560119293	14.993935146489148	1591176
1591742	EDA	new continuous-flow mixed-radix (cfmr) fft processor using novel in-place strategy	2005	-8.428095627412782	13.821730621711572	1591769
1591924	EDA	fast implementation of orthogonal wavelet filterbanks using field-programmable logic	1999	-8.487081056745478	13.547102397679687	1591951
1594071	Arch	high-performance low-power and and sense-amp address decoders with selective precharging	2008	-7.398953203437383	14.21614106160241	1594098
1594168	EDA	design of variable fractional delay fir filters with csd coefficients using genetic algorithm	2005	-9.039868124723778	13.597972836701627	1594195
1594827	EDA	design of an efficient reversible single precision floating point adder	2015	-8.043497985959089	13.669746547626168	1594854
1595216	Arch	non-iterative high speed division computation based on mitchell logarithmic method	2013	-8.698064793093334	13.52578821054442	1595243
1595357	Robotics	a parallel-in serial-out multiplier using redundant representation for a class of finite fields	2006	-8.730822063882073	13.59694598820499	1595384
1595384	HCI	parallel realization of the atm cell header crc	1996	-8.78658272464537	14.030410487028966	1595411
1595414	EDA	design of quantum cost efficient reversible multiplier using reed-muller expressions	2016	-7.729157643807037	13.502594205371118	1595441
1595711	EDA	an fir digital filter using one-hot coded residue representation	2000	-8.459691341248368	13.547863443981724	1595738
1596539	Arch	efficient emulation of floating-point arithmetic on fixed-point simd processors	2016	-8.270963056216566	13.767401505803786	1596566
1597234	Arch	a mpcn-based parallel architecture in bch decoders for nand flash memory devices	2011	-9.149280748985069	14.150350165974164	1597261
1597750	EDA	performance effects of pipeline architecture on an fpga-based binary32 floating point multiplier	2013	-8.30567248468746	13.612898190610483	1597777
1598532	Logic	bit-level systolic arrays for modular multiplication	1991	-8.719161840872133	13.454409404202893	1598559
1598845	EDA	low-power bus encoding using an adaptive hybrid algorithm	2006	-7.617916233534838	13.660482329711792	1598872
1600538	Robotics	an efficient fir filter structure based on technology-optimized multiply-adder unit targeting lut-based fpgas	2017	-8.326976021398417	13.584479527264955	1600565
1600868	EDA	low power built-in self-test schemes for array and booth multipliers	2001	-7.341529698336752	13.643109586238346	1600895
1602220	EDA	finite field polynomial 16-bit multiplier for power constrained devices	2012	-7.798847827051513	14.510450129640832	1602247
1603125	EDA	analysis and design of serial error correction code with crosstalk avoidance technique	2017	-7.3278112711893835	14.119936708418336	1603152
1604360	HPC	embedding tree structures in massively parallel computers	1995	-8.240092095647531	15.068468043221314	1604387
1605511	EDA	a low latency minimum distance searching unit of the som based hardware quantizer	2015	-8.563332534298704	13.803129214967376	1605538
1605591	EDA	an improved fft architecture optimized for reconfigurable application specified processor	2015	-8.638880103921707	13.830683325031853	1605618
1606931	Arch	novel optimizations for hardware floating-point units in a modern fpga architecture	2002	-7.900218838911468	13.368668922152375	1606958
1607932	EDA	constant multiplier design using specialized bit pattern adders	2008	-8.956715930491784	13.704902632914353	1607959
1608810	EDA	analysis and design of adders for approximate computing	2017	-7.849412654731361	13.574241276184855	1608837
1609118	EDA	design of a convolutional two-dimensional filter in fpga for image processing applications	2017	-8.660957928642716	13.538094200252305	1609145
1609800	Arch	asynchronous array multiplier with an asymmetric parallel array structure	2001	-8.675278060634612	13.456263622622831	1609827
1610972	EDA	an fpga-based electronic cochlea with dual fixed-point arithmetic	2006	-8.89032199188576	13.49855535091887	1610999
1613118	Embedded	coding approaches to fault tolerance in linear dynamic systems	2005	-7.848195838661424	14.755198416297894	1613145
1613691	EDA	a cost effective pipelined divider for double precision floating point number	2006	-8.699451275543494	13.615404533912786	1613718
1614747	EDA	a slack-based approach to efficiently deploy radix 8 booth multipliers	2017	-8.440908046457599	13.701125587207574	1614774
1615134	EDA	double-precision gauss-jordan algorithm with partial pivoting on fpgas	2009	-8.466995544663442	13.694318533588353	1615161
1615329	Arch	low power architectures for digital signal processing	2000	-8.440475966894514	13.65298390312368	1615356
1617393	Theory	cost-efficient design of a quantum multiplier-accumulator unit	2017	-8.189116006901795	14.185584922307065	1617420
1617845	EDA	an approximate logarithmic squaring circuit with error compensation for dsp applications	2014	-8.745643416419709	13.64099231843634	1617872
1621933	Vision	versatile multiplier architectures in gf(2k) fields using the montgomery multiplication algorithm	2008	-8.477596039389693	13.89848731798893	1621960
1622804	Arch	pipelining saturated accumulation	2005	-8.24309807693226	13.779584980359529	1622831
1622808	Embedded	a low-power adder operating on effective dynamic data ranges	2002	-8.293537803743282	13.77825329535954	1622835
1624258	ML	modular exponentiation of matrices on fpga-s	2011	-8.91765062825336	13.27815470777083	1624285
1624474	Arch	a combined sdc-sdf architecture for normal i/o pipelined radix-2 fft	2015	-8.771158755210504	13.792344553677092	1624501
1625334	EDA	high-performance fpga-based floating-point adder with three inputs	2008	-8.224135198899415	13.935587104730814	1625361
1626209	Embedded	reducing quantization errors for inner-product operations in embedded digital signal processing systems [tips&tricks]	2016	-8.422864139574298	13.895742462754328	1626236
1626283	Logic	a slimplified architecture for modulo (2n + 1) multiplication	1998	-8.936150648399478	13.461996656067193	1626310
1626958	HPC	module generation of high performance fpga-based multipliers	1999	-8.538833684659663	13.39141843459574	1626985
1627416	EDA	a parallel cmos 2's complement multiplier based on 5: 3 counter	1994	-8.65512546065694	13.242709449254518	1627443
1627912	EDA	hardware efficient approach for memoryless-based multiplication and its application to fir filter	2011	-8.853846139347077	13.598301736006372	1627939
1628348	Mobile	semi-serial on-chip link implementation for energy efficiency and high throughput	2012	-7.525037790168892	14.077742920365289	1628375
1631249	EDA	power research of jpeg circuits in fpga	2011	-8.339377291801219	13.769181358443591	1631276
1631767	EDA	low-power design for a digit-serial polynomial basis finite field multiplier using factoring technique	2017	-7.810095641560676	14.040620521800165	1631794
1632179	EDA	decimal floating-point multiplier with binary-decimal compression based fixed-point multiplier	2017	-8.359279137051901	13.800973432602428	1632206
1632277	EDA	an efficient implementation of d-flip-flop using the gdi technique	2004	-7.347957776482946	13.502257093220955	1632304
1635237	EDA	low power motion estimation based on probabilistic computing	2014	-7.347082870425181	13.696822558533823	1635264
1635258	Arch	accelerating scalar conversion for koblitz curve cryptoprocessors on hardware platforms	2013	-8.691897817594539	13.722623191871845	1635285
1636191	EDA	high speed and efficient area optimal ate pairing processor implementation over bn and bls12 curves on fpga	2018	-7.447871383799669	14.83417149255547	1636218
1636205	Embedded	fpga implementation of neighborhood-of-four cellular automata random number generators	2002	-7.905573971110099	13.61825346082797	1636232
1636461	Theory	on the reduction of recorder buffer size for discrete fourier transform processor design	1994	-8.978539961324033	13.357772986612275	1636488
1639309	EDA	kilo-core wireless network-on-chips (nocs) architectures	2015	-7.558843931952626	14.550050261308217	1639336
1639807	EDA	a novel multiplier design for data rendering	2017	-8.284515732190279	13.622053998918181	1639834
1642259	EDA	design and implementation of multichannel bandpass filter for embedded system	2006	-8.883005148390883	13.952762367683949	1642286
1643498	Arch	carry-save architectures for high-speed digital signal processing	1991	-8.715850605092793	13.446575856051307	1643525
1644326	EDA	a multiplier structure based on a novel real-time csd recoding	2007	-9.042701409763335	13.509143970374238	1644353
1645096	EDA	crc based hashing in fpga using dsp blocks	2014	-8.662403186300937	13.754467968729612	1645123
1646140	Arch	a low-power dct ip core based on 2d algebraic integer encoding	2004	-8.997259681415565	13.660069626675046	1646167
1647333	Theory	on-line scheme for computing rotation factors	1987	-8.993844019847538	13.206385402569364	1647360
1647703	Arch	modern computer arithmetic	2016	-8.571188179341961	13.369188484877279	1647730
1649675	EDA	haar-based interconnect coding for energy effective medium/long range data transport	2017	-7.693062059075189	14.249186594832794	1649702
1650384	EDA	area efficient, high speed parallel counter circuits using charge recycling threshold logic	2003	-7.529260635779421	13.403554830812222	1650411
1650866	Arch	a scheme for improving bit efficiency for residue number system	2012	-8.785276142722815	13.440737946401589	1650893
1651266	Arch	on designs of radix converters using arithmetic decompositions--binary to decimal converters--	2006	-8.925405863880398	13.443867674603913	1651293
1651494	Arch	embedded algorithmic noise-tolerance for signal processing and machine learning systems via data path decomposition	2016	-8.05841282801108	13.931228632013116	1651521
1652572	EDA	processor elements for the standard cell implementation of residue number systems	1997	-8.309090969415465	13.22463912539181	1652599
1653364	EDA	chrominance/luminance signal separation and syntheses chips developed with a dsp silicon compiler	1992	-8.91387164640607	13.76387593739247	1653391
1654161	EDA	robust two-phase rz asynchronous soc interconnects	2011	-7.2417163102943825	13.981226074403539	1654188
1654325	Arch	a low power hearing aid computing platform using lightweight processing elements	2012	-8.493234114403908	13.956365323179606	1654352
1654769	Arch	efficient fpga implementation of qr decomposition using a systolic array architecture	2008	-8.755737788411952	13.841169220822632	1654796
1655176	Arch	low complexity lfsr based bit-serial montgomery multiplier in gf(2m)	2013	-9.017657865818043	13.421356696303642	1655203
1656123	Theory	fault tolerance in cellular automata at low fault rates	2013	-8.234892691479534	15.019134404270927	1656150
1656794	Arch	new high radix maximally-redundant signed digit adder	1999	-8.371101156165334	13.463240872073715	1656821
1656885	Graphics	novel and efficient realizations of fir digital filters	1996	-9.05681823244873	13.228286758440895	1656912
1657091	EDA	complexity-effective implementation of programmable fir filters using simplified canonic signed digit multiplier	2014	-8.809263121664907	13.73353646977202	1657118
1657520	Arch	accelerating matrix product on reconfigurable hardware for signal processing	2001	-8.750847660900419	13.910910043017669	1657547
1657608	Arch	a machine to evaluate decomposed multi-terminal multi-valued decision diagrams for characteristic functions	2013	-7.828254750382071	13.254002615189824	1657635
1658106	EDA	design of optimized reversible multiplier for high speed dsp application	2015	-8.213538482855402	13.574705676701127	1658133
1658291	DB	an improved testing scheme for catastrophic fault patterns	2000	-7.844092716681838	14.991772122299258	1658318
1659847	EDA	multiplier energy reduction by dynamic voltage variation	2005	-7.457161799023242	13.898063173859306	1659874
1660164	Metrics	a comprehensive review of energy efficient content addressable memory circuits for network applications	2016	-7.523573890606363	13.754149611581134	1660191
1660385	EDA	micropipelined asynchronous discrete cosine transform (dct/idct) processor	1998	-8.366759108190754	13.765445624149676	1660412
1660480	Arch	residue-to-binary arithmetic converter for moduli set {2n -1, 2n, 2n+1, 2n+1 -1}	1999	-8.965970725573579	13.355061117929852	1660507
1664171	EDA	quater-imaginary base for complex number arithmetic circuits	2018	-8.339207716975688	13.847826250477706	1664198
1664370	EDA	multiple constant multiplication by time-multiplexed mapping of addition chains	2004	-8.48698493131115	13.542094628115866	1664397
1667316	EDA	efficient reverse converter designs for the new 4-moduli sets 2n -1, 2n, 2n +1, 22n + 1-1 and 2n -1, 2n +1, 22n, 22n +1 based on new crts	2010	-8.855872006659425	13.429553007324513	1667343
1667661	Arch	architecture and implementation of a vector/simd multiply-accumulate unit	2005	-8.733200302796456	13.455289308513816	1667688
1668781	EDA	a low-power high-performance single-cycle tree-based 64-bit binary comparator	2012	-7.420145518206834	13.868373166900547	1668808
1668984	Logic	novel fpga-based pipelined floating point fft processor	2010	-9.036702747511184	14.160313419792333	1669011
1671291	EDA	synthesis of partition-codec architecture for low power and small area circuit design	2001	-7.478527514694639	13.436145725657726	1671318
1671364	EDA	a pc-based logic simulator using a look-up table cascade emulator	2006	-7.5379120516151294	13.212648765522554	1671391
1672292	EDA	low power realization and synthesis of higher-order fir filters using an improved common subexpression elimination method	2008	-9.014214530046416	13.669468445090999	1672319
1672490	EDA	efficient implementation of 2-d fct with reduced memory access for programmable dsps	2015	-8.849751545814938	13.583834618077171	1672517
1673207	HPC	computer engineering and technology	2016	-8.466869538757567	13.72745870103566	1673234
1674027	Arch	critical-path optimization for efficient hardware realization of lifting and flipping dwts	2015	-8.758929404907079	13.701480889351506	1674054
1676393	EDA	optimized multipartite table methods for elementary function computation	2016	-8.988763451423356	13.396572502083044	1676420
1677168	EDA	optimised realisations of large integer multipliers and squarers using embedded blocks	2007	-8.463313223730127	13.867245062634087	1677195
1677281	Arch	design of high-speed floating point multiplier	2008	-8.721622028744521	13.597968004500439	1677308
1677974	Crypto	an area-efficient systolic division circuit over gf(2/sup m/) for secure communication	2002	-8.765865711262771	13.556574636927385	1678001
1678967	EDA	load-sharing core switches based on block designs	1962	-7.9932745688043125	14.897418181178674	1678994
1679517	EDA	bit-level pipelined 2-d digital filters for real-time image processing	1991	-8.732435929410117	13.632062635047367	1679544
1679746	EDA	switching activity reduction in low power booth multiplier	2008	-8.16423482197834	13.517047603156366	1679773
1680354	Arch	split-path fused floating point multiply accumulate (fpmac)	2013	-8.149346521896161	13.731782061634107	1680381
1680403	AI	fast adaptive diagnosis with a minimum number of tests	2007	-8.150628075200007	15.093110571955016	1680430
1680547	Theory	high throughput parallel arithmetic circuits for fast fourier transform	2011	-8.582172173531287	13.803145763680966	1680574
1681080	EDA	fpga-implementation of time-multiplexed multiple constant multiplication based on carry-save arithmetic	2009	-8.795528362419619	13.76816398763536	1681107
1684508	Crypto	mds matrices with lightweight circuits	2018	-8.388662230606524	14.14385457504151	1684535
1685717	EDA	a reconfigurable low-power high-performance matrix multiplier design	2000	-8.568192242964843	13.583874081066444	1685744
1685722	EDA	holistic power analysis of implementation alternatives for a very large scale synthesis array with phased array stations	2014	-8.901192462316216	14.865249544069483	1685749
1688271	EDA	gdi logic implementation of uniform sized csla architectures in 45nm soi technology	2017	-7.301544403389713	13.481286755633668	1688298
1688808	Security	highly regular m-ary powering ladders	2009	-8.942683426174511	13.358469230558002	1688835
1689689	EDA	design methodology for voltage-overscaled ultra-low-power systems	2012	-7.785480745323657	14.015823900611654	1689716
1689807	EDA	a novel decimal-to-decimal logarithmic converter	2008	-8.823236710132072	13.48984556456217	1689834
1690749	EDA	soft ip core implementation of recursive least squares filter using only multplicative and additive operators	2007	-8.95579647140365	13.542504409111352	1690776
1691002	EDA	approximate comparator: design and analysis	2018	-8.091212465811681	13.535298969366488	1691029
1692172	EDA	multiplier-based double precision floating point divider according to the ieee-754 standard	2008	-8.800398195982991	13.436909518330722	1692199
1692426	EDA	error resilient and energy efficient mrf message-passing-based stereo matching	2016	-7.3236660753734455	13.810154502594033	1692453
1693162	ML	maximum-flow neural network: a novel neural network for the maximum flow problem	2009	-7.641561261695426	15.052757053459489	1693189
1693632	HPC	a hardware efficient control of memory addressing for high-performance fft processors	2000	-8.775243644168267	13.560275515543056	1693659
1694154	Arch	analysis and comparison of xor cell structures for low voltage circuit design	2013	-7.33199322968056	13.51033627205048	1694181
1694737	Arch	exploiting asymmetry in booth-encoded multipliers for reduced energy multiplication	2015	-8.249223151328275	13.758178713206398	1694764
1695094	EDA	design of high-throughput fixed-point complex reciprocal/square-root unit	2010	-8.706110900113815	13.837144440226881	1695121
1695287	EDA	analysis of voltage- and clock-scaling-induced timing errors in stochastic ldpc decoders	2013	-8.72416147565587	14.517019866087766	1695314
1696363	EDA	efficient high throughput rate cross-correlation logic design for sign-bit reference waveforms	2013	-8.937461225399838	13.731257644875688	1696390
1696718	EDA	an error tolerant cam with nand match-line organization	2013	-9.163789075914401	14.312501007492855	1696745
1697351	Arch	a new approach to fast control of r2 x r2 3-stage benes networks of r x r crossbar switches	1990	-8.05267401471071	15.09127246883962	1697378
1697590	EDA	the hardware design of parameter-adjustable fir filter system	2013	-8.810355015009234	13.62697814115117	1697617
1697613	EDA	design and analysis of power efficient binary content addressable memory (pebcam) core cells	2018	-7.327589104016268	13.859443101141295	1697640
1698191	EDA	20-bit risc and dsp system design in an fpga	2014	-8.68751058947729	13.742646690548948	1698218
1699139	EDA	fpga implementation of 64-bit exponential function for hpc	2007	-8.761924055845691	13.344497046079425	1699166
1700380	EDA	lfsr multipliers over gf(2m) defined by all-one polynomial	2007	-8.706925547622536	13.751254713342671	1700407
1702223	Arch	full custom design of adaptable montgomery modular multiplier for asymmetric rsa cryptosystem	2017	-7.92432503993564	13.700842109935785	1702250
1702292	EDA	adaptive bus encoding technique for switching activity reduced data transfer over wide system buses	2000	-8.137930934473406	13.819911326810615	1702319
1703321	Visualization	lns with co-transformation competes with floating-point	2016	-8.790450428227405	13.303578411209385	1703348
1704827	SE	fused floating-point two-term sum-of-squares unit	2013	-8.703268071217108	13.609445099077806	1704854
1705926	EDA	complexity analysis for 4-input/1-output fpgas applied to multiplier designs	2007	-8.025575968208372	13.685720550626025	1705953
1705938	EDA	high-speed 8b/10b encoder design using a simplified coding table	2008	-7.646636521985086	13.679543842203989	1705965
1706004	Arch	the denormal logarithmic number system	2013	-8.815985851701702	13.4396259243519	1706031
1708382	ML	compressing cube-connected cycles and butterfly networks	1990	-8.421213528361184	14.963286347615178	1708409
1708398	HPC	low-power fpga-implementation of atan(y/x) using look-up table methods for communication applications	2009	-9.051408781139923	14.391651365250958	1708425
1708866	EDA	study on calibration algorithm of embedded touch screen	2014	-8.953362657041666	13.258665944880814	1708893
1709962	EDA	an error-compensated piecewise linear logarithmic arithmetic unit for phong lighting acceleration	2015	-8.911657549649254	13.46891836136695	1709989
1710103	Vision	design, analysis, and implementation of partial product reduction phase by using wide m: 3 (4 ≤ m ≤ 10) compressors	2013	-8.076992277462143	13.673247458894027	1710130
1710487	EDA	an efficient o( $n$ ) comparison-free sorting algorithm	2017	-7.688239310476483	13.397362364088902	1710514
1710775	Logic	in order issue out-of-order execution floating-point coprocessor for calmrisc32	2001	-8.250575086928473	13.799187742387286	1710802
1710806	EDA	neurom: a rom based rns digital neuron	2005	-8.280401568973284	13.953680316317199	1710833
1710986	Logic	design of novel efficient adder and subtractor for quantum-dot cellular automata	2015	-7.488997229835597	13.458890140035695	1711013
1711632	Robotics	efficient symmetric comparison-based self-diagnosis using backpropagation artificial neural networks	2009	-7.986703697981727	15.040973067739289	1711659
1711914	Theory	the robust-algorithm approach to fault tolerance on processor arrays: fault models, fault diameter, and basic algorithms	1998	-8.001286788515255	15.09043164366451	1711941
1712384	EDA	low latency approximate adder for highly correlated input streams	2017	-8.015961211099233	13.468387494533037	1712411
1712636	DB	variable-length and high-precision fft processors based on configurable constant factor multipliers and memory reallocations	2018	-8.66784652019668	13.438874296774285	1712663
1712886	Arch	an asynchronous floating-point multiplier	2012	-8.371091338089359	14.205428558224591	1712913
1713823	HPC	modified operand decomposition multiplication for high performance parallel multipliers	2016	-7.9713333507998705	13.630037119887048	1713850
1714151	Crypto	an improved montgomery's algorithm for high-speed rsa public-key cryptosystem	1999	-8.557214639584135	13.854089690453806	1714178
1714340	Arch	efficient large integer squarers on fpga	2013	-8.375770782631758	13.869280590626714	1714367
1714409	Arch	radix-8 digit-by-rounding: achieving high-performance reciprocals, square roots, and reciprocal square roots	2011	-8.733674871377888	13.379280258159573	1714436
1714718	EDA	a theoretical analysis of a buffer frame size conversion algorithm for audio applications ensuring minimum latency	2011	-8.640618380326472	13.685556955505678	1714745
1715485	HPC	high-speed signal reconstruction with orthogonal matching pursuit via matrix inversion bypass	2012	-8.74611602686726	14.665208695793028	1715512
1715586	Theory	generalized algorithms for binary modulo multiplication and multiplication-division	2010	-8.835771943277807	13.431313607268724	1715613
1715697	EDA	high-efficient circuits for ternary addition	2014	-7.833970159972777	13.47658329290847	1715724
1715699	Embedded	switching activity estimation for shift-and-add based constant multipliers	2008	-8.193447365756164	13.246983420030991	1715726
1717377	EDA	efficient implementation of multi-moduli architectures for binary-to-rns conversion	2012	-8.795998761096241	13.566929312666025	1717404
1717485	EDA	design of a compact reversible fault tolerant division circuit	2016	-8.50577453476639	13.370154976295288	1717512
1717546	HPC	operation-saving vlsi architectures for 3d geometrical transformations	2001	-9.07745283393919	13.262296447244351	1717573
1718960	Crypto	design of fault-secure parity-prediction booth multipliers	1998	-7.690286414424382	13.393230591694856	1718987
1719575	EDA	efficient fpga implementation of sharp fir filters using the frm technique	2009	-8.900128980515673	13.585330695052914	1719602
1720811	Logic	a study of decimal left shifters for binary numbers	2012	-8.728371684851433	13.408450062551667	1720838
1721159	EDA	architectures for stochastic normalized and modified lattice iir filters	2015	-8.943004994128842	13.360708807060306	1721186
1721779	Arch	a 64-bit decimal floating-point comparator	2006	-8.398810857422268	13.60965945184134	1721806
1723083	Embedded	concurrent error detection of polynomial basis multiplication over extension fields using a multiple-bit parity scheme	2005	-8.198614824782362	14.051315112707028	1723110
1723394	DB	the local wavelet transform: a memory-efficient, high-speed architecture optimized to a region-oriented zerotree coder	2000	-8.149469937626208	13.858031386209653	1723421
1723533	Arch	parallel algorithms to set up the benes permutation network	1982	-8.335741722629606	14.828288274688845	1723560
1726148	Arch	"""rns hardware matrix multiplier for high precision neural network acceleration: """"rns tpu"""""""	2018	-8.99650614994636	13.354124028610975	1726175
1726691	Arch	a continuous flow mixed-radix fft architecture with an in-place algorithm	2003	-8.813344827929745	13.656649092539409	1726718
1727573	EDA	high-performance scalable bidirectional mixed radix-2 n serial-serial multipliers	2007	-8.745121261509805	13.44926868178499	1727600
1728090	EDA	complement based logic design (cbld) for area and power efficiency of arithmetic building blocks	2016	-7.733199370270215	13.32433110321329	1728117
1728237	EDA	guarding the guards: enhancing lns performance for common applications	2016	-8.963241548290991	13.290381153674511	1728264
1728291	Arch	a radix-4 new svobota-tung divider with constant timing complexity for prescaling	2003	-8.621387179092954	13.561334309520063	1728318
1729235	EDA	partial lut size analysis in distributed arithmetic fir filters on fpgas	2013	-8.544498673733981	13.77316423227533	1729262
1730223	EDA	reconfigurable array for transcendental functions calculation	2008	-8.964290631501964	13.521241062650807	1730250
1730483	EDA	an analytical framework for evaluating the error characteristics of approximate adders	2015	-8.208440395506237	13.203655598541564	1730510
1731231	EDA	fft implementation with multi-operand floating point units	2011	-8.894451313848226	13.434039186191116	1731258
1731982	EDA	a survey of gf (2m) multipliers on fpga	2014	-8.398023398299156	13.755727476574807	1732009
1732461	EDA	fast design approach for implementing the approximate squaring function	2002	-8.539323298808291	13.417015807029705	1732488
1732620	Robotics	on-chip implementation of a low-latency bit-accurate reciprocal square root unit	2018	-8.198401337310049	13.922996426897962	1732647
1732722	Arch	very high radix scalable montgomery multipliers	2005	-8.4095099074119	13.90775991174233	1732749
1733403	EDA	area-efficient scaling-free dft/fft design using stochastic computing	2016	-8.685961506646994	13.508544957368233	1733430
1734236	Networks	preservation of conditionally nonblocking switches under two-stage interconnection	2007	-7.973851854547862	15.011335341934114	1734263
1736431	Arch	low power binary addition using carry increment adders	2006	-8.219054714158379	13.614100365432014	1736458
1736605	EDA	modular design of multiple-valued arithmetic vlsi system using signed-digit number system	1990	-8.281889374960386	13.317672529541849	1736632
1738538	EDA	throughput/area-efficient ecc processor using montgomery point multiplication on fpga	2015	-7.339819548046637	14.954624366880546	1738565
1739202	EDA	a 1.45ghz 52-to-162gflops/w variable-precision floating-point fused multiply-add unit with certainty tracking in 32nm cmos	2012	-8.113237938813857	13.84992384503184	1739229
1739659	HPC	bit-level super-systolic array for fir filter with a fpga-based bit-serial semi-systolic multiplier	2004	-8.544392285739432	13.837782962881185	1739686
1739773	Arch	high-performance hardware merge sorter	2017	-8.527207160476655	13.541062029044134	1739800
1740265	Arch	highly versatile dsp blocks for improved fpga arithmetic performance	2010	-8.398215999853825	13.708336817295075	1740292
1740938	HPC	research and implementation of a high performance parallel computing digital down converter on graphics processing unit	2017	-8.999923063815396	14.157081163847135	1740965
1742716	Theory	architectures for arithmetic over gf(2m)	1997	-9.045370512933044	13.326180492535073	1742743
1744221	EDA	design of a 20-mb/s 256-state viterbi decoder	2003	-9.009967041703144	14.406318027258699	1744248
1744414	EDA	xnor-based double-edge-triggered flip-flop for two-phase pipelines	2006	-7.249770131618848	13.757578895700519	1744441
1745381	Arch	bipolar vlsi facilitates fourier transformation	1982	-9.017166747099312	13.21571293375513	1745408
1745837	EDA	design of efficient 1's complement modified booth multiplier	2016	-8.931649507843165	13.328208038021623	1745864
1746006	EDA	variable-latency signed addition on fpgas	2015	-8.087102856843535	13.933150262747596	1746033
1746606	EDA	maximal entropy reduction algorithm for sar adc clock compression	2018	-8.14502251591949	13.365042531894295	1746633
1746652	EDA	decimal signed digit addition using stored transfer encoding	2013	-8.835351967835015	13.217283333061372	1746679
1746899	EDA	energy-efficiency bounds for deep submicron vlsi systems in the presence of noise	2003	-7.575968984340582	13.931048433689062	1746926
1747117	EDA	gaas pipelined dynamic logic	1991	-7.250122535749044	13.604776958165624	1747144
1747253	Arch	high-speed elliptic curve cryptography accelerator for koblitz curves	2008	-7.318294774099627	14.915813549272585	1747280
1747353	EDA	low-power leading-zero counting and anticipation logic for high-speed floating point units	2008	-7.313051704721736	13.509410830048056	1747380
1747620	HPC	a vlsi systolic array architecture for lempel-ziv-based data compression	1994	-8.89907097842192	13.434608937601528	1747647
1747891	EDA	a stochastic reconfigurable architecture for fault-tolerant computation with sequential logic	2012	-7.8627672067234196	13.352822651942995	1747918
1748185	Robotics	reconfigurable multiple operation array	2005	-8.70232013291683	13.456021640624856	1748212
1748428	Crypto	alternative to the karatsuba algorithm for software implementations of gf(2 n ) multiplications	2009	-8.924313048740544	13.545027561432883	1748455
1748678	EDA	design of reverse converters for the new rns moduli set $\{2^{n}+1,2^{n}-1,2^{n},2^{n-1}+1\}$  ($n$ odd)	2014	-8.640149605482158	13.470075234323124	1748705
1749245	EDA	an adaptive selection of an sram cell size for power reduction in an h.264/avc encoder	2016	-7.5815801061515895	14.120350529829722	1749272
1749817	Graphics	high-throughput fpga implementation of qr decomposition	2015	-9.104053030296509	13.656272746571025	1749844
1750576	Arch	high-throughput modular multiplication and exponentiation algorithms using multibit-scan–multibit-shift technique	2015	-8.340977380565015	14.08739280451437	1750603
1750687	Arch	a new 2-d systolic digital filter architecture without global broadcast	2002	-9.118426831691616	13.490366684070976	1750714
1750703	Arch	new data encoding method with a multi-value logic for low power asynchronous circuit design	2006	-7.565984308349012	13.2580456405639	1750730
1751069	Arch	a residue-to-binary converter for a new five-moduli set	2007	-8.976743549361156	13.428183789866535	1751096
1751073	Theory	more adaptive robust stable routing	2009	-8.604968182990449	15.02652617307535	1751100
1751543	Arch	a one division per clock pipelined division architecture based on lapr (lookahead of partial-remainder) for low-power ecc applications	1997	-8.153572359852772	13.7181283115756	1751570
1751873	EDA	a memory-efficient and high-speed sine/cosine generator based on parallel cordic rotations	2004	-9.115521376873179	13.298962574175865	1751900
1752018	EDA	low-power constant-coefficient multiplier generator	2003	-8.7446606841968	13.405153790946535	1752045
1752713	EDA	a low-power highly multiplexed parallel prbs generator	2012	-7.5994499922450975	14.003812455398586	1752740
1753603	EDA	implementing division with field programmable gate arrays	1994	-8.36346981516892	13.44581747189826	1753630
1753912	EDA	area-efficient fixed-width squarer with dynamic error-compensation circuit	2015	-8.631821949934153	13.592225229751401	1753939
1754112	Arch	decimal cordic rotation based on selection by rounding: algorithm and architecture	2011	-8.999374354259258	13.31898981141638	1754139
1754325	EDA	fast inversion in ${\schmi{gf(2^m)}}$ with normal basis using hybrid-double multipliers	2014	-8.001187301211306	14.375033278127315	1754352
1755994	EDA	low hardware complexity pipelined rank filter	2010	-8.608493101413591	13.555198789906187	1756021
1756310	ML	concurrent error detection in fast fnt networks	1994	-9.073169992589262	13.223249698231239	1756337
1757920	EDA	generalized low-error area-efficient fixed-width multipliers	2005	-8.612718059917487	13.5893603235015	1757947
1758309	EDA	serial and interleaved architectures for computing real fft	2015	-9.020543152755383	13.561335171909525	1758336
1758448	EDA	reducing the computation time in (short bit-width) two's complement multipliers	2011	-8.775991284648045	13.349118489632618	1758475
1758606	EDA	low-error and hardware-efficient fixed-width multiplier by using the dual-group minor input correction vector to lower input correction vector compensation error	2012	-8.904458246178784	13.639911871229494	1758633
1758806	EDA	power-efficient pipelined reconfigurable fixed-width baugh-wooley multipliers	2009	-7.770536518846202	13.998918821930454	1758833
1759811	Graphics	a modular distributed-arithmetic implementation of the inner product and its application to digital filters	1995	-8.87547640785439	13.558307204070644	1759838
1760093	Arch	on multiple aer handshaking channels over high-speed bit-serial bidirectional lvds links with flow-control and clock-correction on commercial fpgas for scalable neuromorphic systems	2017	-7.4217944523957415	14.478945249005134	1760120
1760574	EDA	design and asic implementation of high-speed ddc	2011	-9.111888469453485	13.91213564073267	1760601
1761452	ML	a novel redundant binary number to natural binary number converter	2010	-8.110215035831125	13.360428711698296	1761479
1761699	Arch	a self-routing permutation network	1989	-8.065457395213661	15.049668390652943	1761726
1762342	EDA	design of low power fixed-width multiplier with row bypassing	2012	-7.942529998917403	13.75591090307876	1762369
1763419	EDA	high-speed parallel architectures for linear feedback shift registers	2011	-8.957659215104261	13.551633278173885	1763446
1763591	EDA	asymmetric large size signed multipliers using embedded blocks in fpgas	2011	-8.241471195438283	14.062753841701864	1763618
1763750	Crypto	a new representation of elements of finite fields gf(2m) yielding small complexity arithmetic circuits	1998	-9.041252963919204	13.243213417972655	1763777
1763861	EDA	an arithmetic residue to binary conversion technique	2003	-8.854879902063491	13.413580140340946	1763888
1763980	Theory	optimal layout for butterfly networks in multilayer vlsi	2003	-8.427331304099578	14.902768006497045	1764007
1764440	EDA	a novel high-speed 4-bit carry generator with a new structure for arithmetic operations	2014	-7.60301631289132	13.39880800242421	1764467
1764558	EDA	towards efficient discrete gaussian sampling for lattice-based cryptography	2015	-8.777903547226893	13.992138808290902	1764585
1764585	Robotics	pipelined rls adaptive architecture using relaxed givens rotations (rgr)	2002	-9.06540160070827	13.272933775285225	1764612
1764883	Arch	out of order floating point coprocessor for risc v isa	2015	-7.333818404582661	14.881968757326186	1764910
1766951	Arch	a high-throughput, low power architecture and its vlsi implementation for dft/idft computation	1999	-8.910532763934418	13.497654225266695	1766978
1766998	EDA	soft nmr: analysis & application to dsp systems	2010	-7.930989067576866	13.962780106700242	1767025
1767397	EDA	computation of sqrt(x/d) in a very high radix combined division/square-root unit with scaling	1998	-8.745404017048656	13.501429353019507	1767424
1767740	EDA	power modeling and efficient fpga implementation of color space conversion	2006	-8.228707900574188	13.505484308395578	1767767
1769616	EDA	a novel high performance distributed arithmetic adaptive filter implementation on an fpga	2004	-9.135085015508825	13.825154437458586	1769643
1770558	Arch	an efficient hardware accelerator architecture for implementing fast imdct computation	2010	-9.080336584002797	13.425292395464895	1770585
1770785	Arch	a comparison of scalable superscalar processors	1999	-7.890572552298781	14.826607407711347	1770812
1770873	Logic	modified booth encoding modulo (2n-1) multipliers	2012	-8.946915324347765	13.410980782411526	1770900
1771890	EDA	a parallel decimal adder with carry correction during binary accumulation	2012	-8.419180139258106	13.508654122544954	1771917
1773584	EDA	optimising performance of quadrature methods with reduced precision	2012	-8.383341295408748	13.80579668805528	1773611
1774004	Robotics	a 16-bit x 16-bit mac design using fast 5: 2 compressors	2000	-8.685101954950818	13.365751126184756	1774031
1774321	EDA	area and throughput trade-offs in the design of pipelined discrete wavelet transform architectures	2005	-8.636014106282834	13.752511385378494	1774348
1774387	EDA	error resilient mrf message passing architecture for stereo matching	2013	-7.35723509067188	13.834999178631401	1774414
1776174	Robotics	a fast-multiplier generator for fpgas	1995	-8.60790687490063	13.557826138268654	1776201
1776388	Embedded	snr-aware error detection for low-power discrete wavelet lifting transform in jpeg 2000	2009	-8.114047372336028	14.166494971956599	1776415
1776847	EDA	energy-efficient single-clock-cycle binary comparator	2012	-7.362415024355324	13.98688695652942	1776874
1777722	EDA	area–delay–power efficient carry-select adder	2014	-8.226092843922038	13.394717392447257	1777749
1778661	EDA	enhancing performance and saving energy in cmos dcvsl gates by using a new transistor sizing algorithm	2005	-7.289180219353184	13.39038965805384	1778688
1779121	Embedded	a design flow for multiplierless linear-phase fir filters: from system specification to verilog code	2004	-8.572379741284928	13.618122459218615	1779148
1781273	EDA	rapid prototyping of orthonormal wavelet transforms on fpgas	2001	-8.815353623507066	13.446506047843814	1781300
1781488	Logic	ravioli - reconfigurable arithmetic variable-precision implementations of on-line instructions	2005	-8.563318239693363	13.531608604239075	1781515
1781778	EDA	highly reliable solid-state drives (ssds) with error-prediction ldpc (ep-ldpc) architecture and error-recovery scheme	2013	-8.197721472829407	14.465835707932536	1781805
1782215	Crypto	high-performance and high-speed implementation of polynomial basis itoh-tsujii inversion algorithm over gf(2 m )	2017	-8.71473584310854	13.664629598774743	1782242
1783545	EDA	novel design of multiplier-less fft processors	2007	-8.949990947284428	13.558948312070394	1783572
1783595	Arch	fast inversion in gf(2m) with polynomial basis using optimal addition chains	2017	-7.795176709990572	14.62508220141223	1783622
1783902	EDA	efficient fpga implementation of complex multipliers using the logarithmic number system	2008	-8.370818152314607	13.831331512647404	1783929
1785560	Arch	guided multilevel approximation of less significant bits for power reduction	2016	-7.9358216461409725	13.531075303994156	1785587
1785638	PL	dual-mode floating-point adder architectures	2008	-8.472487617702964	13.825596560530903	1785665
1785927	EDA	data dependent spurious power reduction for fixed width multiplier	2016	-8.817355636534801	13.559994547680732	1785954
1786015	EDA	design methodology for low power and parametric robustness through output-quality modulation: application to color-interpolation filtering	2009	-7.460605914460991	14.044042313060448	1786042
1786166	EDA	joint power management and adaptive modulation and coding for wireless communications systems with unreliable buffering memories	2014	-8.640415441208766	14.692295995704699	1786193
1786365	Theory	low complexity bit parallel architectures for polynomial basis multiplication over gf(2m)	2004	-9.053714022847997	13.437891441523169	1786392
1787500	Theory	a systolic multiplier with lsb first algorithm over gf(2/sup m/) which is as efficient as the one with msb first algorithm	2003	-8.673780380434879	13.668061958624365	1787527
1789203	EDA	corrections to ‘area- and power-efficient design of daubechies wavelet transforms using folded aiq mapping’	2012	-9.019296929708926	13.395287043698488	1789230
1789342	Vision	two-dimensional rank-order filter by using max-min sorting network	1998	-8.89720093655041	13.372362603214796	1789369
1790855	Arch	a low-power folded programmable fir architecture	2006	-8.659092243587201	13.924794440826894	1790882
1791632	EDA	efficient designs of flaoting-point cordic rotation and vectoring operations	2008	-9.070665245375961	13.358490328027735	1791659
1792169	ML	efficient stack filter implementations of rank order filters	1993	-8.628784903494001	13.208481381865445	1792196
1793602	HPC	a new scheme for the fault diagnosis of multiprocessor systems	1996	-8.082668228798575	15.012266463403485	1793629
1793730	Visualization	towards a quaternion complex logarithmic number system	2011	-8.981061445818797	13.358305458699856	1793757
1794880	EDA	unified digit serial systolic montgomery multiplication architecture for special classes of polynomials over gf(2m)	2010	-8.521887261810786	13.850467031275976	1794907
1795534	Arch	decimal floating-point multiplication	2009	-8.519859065793169	13.581840030107768	1795561
1797077	Arch	elimination of sign precomputation in flat cordic	2005	-8.786033014618992	13.362639806974098	1797104
1798186	EDA	low area/power decimal addition with carry-select correction and carry-select sum-digits	2014	-8.330329771198722	13.255900731341793	1798213
1799614	Robotics	hybrid-mode floating-point fpga cordic co-processor	2008	-8.257115511586651	14.181013474924502	1799641
1800040	EDA	efficient implementation of fpga based central pattern generator using distributed arithmetic	2011	-8.317366374483106	13.966970016037777	1800067
1801175	DB	efficient prefix computation on faulty hypercubes	2001	-8.113355209019751	14.991214526170234	1801202
1801487	EDA	accuracy-aware sram: a reconfigurable low power sram architecture for mobile multimedia applications	2009	-7.482405013500122	13.936810991274069	1801514
1802257	EDA	accelerating discrete fourier transforms with dot-product engine	2016	-8.811304066767534	13.604018806900232	1802284
1802492	EDA	an efficient design of residue to binary converter for four moduli set (2n-1, 2n+1, 22n-2, 22n+1-3) based on new crt ii	2008	-8.927362169743262	13.427170169440943	1802519
1802976	EDA	resource-efficient pipelined architectures for radix-2 real-valued fft with real datapaths	2016	-8.578020898244395	13.741864917276859	1803003
1803048	EDA	design and fpga implementation of digit-serial modified booth multipliers	1996	-8.611751614378058	13.552794490653474	1803075
1803397	Robotics	faster implementation of eta-t pairing over gf(3m) using minimum number of logical instructions for gf(3)-addition	2008	-8.707849450653198	13.278956679850584	1803424
1803793	ECom	conditional diagnosability of arrangement graphs under the pmc model	2014	-8.110000709318289	15.11336463226797	1803820
1803933	HPC	distributed arithmetic-based architectures for high speed iir filter design	1996	-8.977587644427777	13.440402500974278	1803960
1804808	Arch	multiple-valued reconfigurable vlsi processor based on superposition of data and control signals	2009	-7.5961395452064275	13.47158760558491	1804835
1804846	Visualization	low static powered asynchronous data transfer for gals system	2008	-7.275566948898032	13.962327422290494	1804873
1804999	EDA	a new approach for designing compressors with a new hardware-friendly mathematical method for multi-input xor gates	2017	-7.385067949264655	13.374793751885283	1805026
1805388	EDA	a low-complexity high-radix rns multiplier	2009	-8.772203645500769	13.31540668379277	1805415
1806423	EDA	algorithm for parallel inverse halftoning using partitioning of look-up table (lut)	2008	-8.771159682941194	13.302385074679592	1806450
1806629	EDA	size-reconfiguration delay tradeoffs for a class of dsp blocks in multi-mode communication systems	2009	-9.09421268386482	14.226566580640187	1806656
1810782	Arch	novel pipelined architecture for efficient evaluation of the square root using a modified non-restoring algorithm	2012	-8.770673560749529	13.664845083525323	1810809
1816017	EDA	"""hardware implementation of """"supplementary symmetrical logic circuit structure"""" concepts"""	2000	-7.277176456763173	13.341323662817668	1816044
1816111	EDA	high-speed demonstration of low-power 1 k-bit shift-register memories using lr-biasing sfq circuits	2016	-7.429690108416723	13.719465697664775	1816138
1816216	Arch	combined integer and floating point multiplication architecture(cifm) for fpgas and its reversible logic implementation	2006	-8.339490584446875	13.724648967029015	1816243
1816496	EDA	fpga implementation of an area-time efficient fir filter core using a self-clocked approach	2005	-8.597841728692753	13.544729624114881	1816523
1818697	Vision	hardware n choose k counters with applications to the partial exhaustive search	2005	-8.293154831482601	13.523952050705745	1818724
1820229	EDA	an optimised systolic array-based matrix inversion for rapid prototyping of kalman filters in fpga's	2004	-8.7143541564782	13.623028384607002	1820256
1820354	EDA	efficient area and power multiplication part of fft based on twiddle factor decomposition	2012	-8.762855337115361	13.699674963010795	1820381
1820713	EDA	a new algorithm for high-speed modular multiplication design	2009	-8.203164989816567	14.228600644885645	1820740
1823255	EDA	shared implementation of radix-10 and radix-16 division algorithm with limited precision primitives	2011	-8.455289505044462	13.703597923771264	1823282
1823809	HPC	an fpga implementation of walsh-hadamard transforms for signal processing	2001	-9.102460489650946	13.460599049715462	1823836
1825344	AI	reliable fault diagnosis with few tests	1998	-8.070169015543142	15.029227047836855	1825371
1825582	EDA	mos current mode logic for low power, low noise cordic computation in mixed-signal environments	2000	-7.4241366158968365	13.55695552766163	1825609
1825876	EDA	improved goldschmidt algorithm for fast and energy-efficient fixed-point divider	2017	-8.852496037014971	13.468017637825868	1825903
1828357	Arch	a novel design of a two operand normalization circuit	1998	-8.921677167472794	13.450054999779672	1828384
1828382	ML	cordic-based computation of arccos	2000	-9.144773616632481	13.323733038201238	1828409
1830496	EDA	fixed-width multiplier for dsp application	2000	-8.829780532589313	13.709448937028826	1830523
1833537	EDA	a new low-voltage full adder circuit	1997	-7.484474482603782	13.416656787618727	1833564
1834265	Arch	high throughput vlsi architecture for blackman windowing in real time spectral analysis	2008	-8.952556661810924	13.987403257642393	1834292
1835127	EDA	a novel design approach for ternary compressor cells based on cntfets	2016	-7.350618853611903	13.361160320665617	1835154
1835137	Crypto	modular multiplication hardware algorithms with a redundant representation and their application to rsa cryptosystem	1992	-8.825394690404886	13.482785412336558	1835164
1836249	Arch	enhanced-functionality multipliers	2008	-8.670450124978167	13.518175597824461	1836276
1836251	EDA	integration of asynchronous and self-checking multiple-valued current-mode circuits based on dual-rail differential logic	2000	-7.499504486681364	13.242375662670732	1836278
1836668	EDA	modified sequential multipliers for type-k gaussian normal bases	2011	-8.71211399305591	13.786075033214605	1836695
1836706	ML	a hardware centric algorithm for the best matching unit searching stage of the som-based quantizer and its fpga implementation	2013	-8.591322329098242	13.740001021774152	1836733
1837003	Crypto	fpga implementation of the m-ary modular exponentiation	2013	-8.424944010619058	14.005124833968448	1837030
1838455	EDA	cotransformation provides area and accuracy improvement in an hdl library for lns subtraction	2007	-8.762036488282764	13.349352360798012	1838482
1838557	Vision	a nonsorting vlsi structure for implementing the (m, l ) algorithm	1988	-7.674267302768934	13.27069458396419	1838584
1839879	Arch	cellular logic array for high-speed signed binary number multiplication	1975	-8.557192890410832	13.354782412842653	1839906
1840044	Robotics	dynamic partially reconfigurable architecture for fast fourier transform computation	2014	-8.71952431924519	13.735447533458448	1840071
1840075	HPC	vlsi arrays with reconfigurable buses	1987	-7.870296609615417	15.032578509494504	1840102
1840809	EDA	a low-power asynchronous vlsi fir filter	2001	-8.23412202316261	13.652562152761693	1840836
1840861	Arch	coarse-grained carry architecture for fpga (poster abstract)	2000	-8.398885049190909	13.72063936448956	1840888
1841494	Arch	programmable fir filter with adder-based computing engine	2006	-8.693189232307484	13.718316028135819	1841521
1842268	HPC	design of flip-flops with clock-gating and pull-up control scheme for power-constrained and speed-insensitive applications	2016	-7.241956139743578	13.751119061402376	1842295
1843361	EDA	design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-cmos logic style	2006	-7.268672842475258	13.669091838128658	1843388
1844011	Arch	efficient architectures for vlsi implementation of 2-d discrete hadamard transform	2012	-8.786625898990062	13.618913516206124	1844038
1844998	EDA	low-power and area-efficient parallel multiplier design using two-dimensional bypassing	2017	-7.9889538960354045	13.74228715793176	1845025
1845346	EDA	improving snr for dsm linear systems using probabilistic error correction and state restoration: a comparative study	2006	-8.858370109265037	14.258582178940928	1845373
1845591	EDA	a single-phase adiabatic cam using improved cal circuits	2009	-7.407803593163522	13.81549945729158	1845618
1846469	Theory	a method for analyzing combinatorial properties of static connecting topologies	1995	-8.709495360931719	15.094280915749168	1846496
1846764	HPC	reduced computational redundancy implementation of dsp algorithms using computation sharing vector scaling	2002	-8.735593609318446	13.563951909908972	1846791
1846782	EDA	roba multiplier: a rounding-based approximate multiplier for high-speed yet energy-efficient digital signal processing	2017	-8.90899326373268	13.388861140751064	1846809
1846958	Arch	constant addition with flagged binary adder architectures	2010	-8.60799928657395	13.45168443921654	1846985
1848045	Theory	data management in hierarchical bus networks	2000	-8.206938388782309	14.978141251409435	1848072
1848889	EDA	design of low-complexity and high-speed digital finite impulse response filters	2010	-8.864679526831587	13.78816044122954	1848916
1849309	Arch	an efficient residue-to-binary converter for the new moduli set {2n/2 ± 1, 22n+1,2n + 1}	2014	-8.757879285143435	13.485197263144764	1849336
1850425	EDA	fixed point implementation of trigonometric function using taylor's series and error characterization	2016	-8.90275183115991	13.421433377590166	1850452
1850957	EDA	a systolic redundant residue arithmetic error correction circuit	1993	-8.167415680295813	13.28948921441756	1850984
1851059	Crypto	efficient multiplication in gf(pk) for elliptic curve cryptography	2003	-8.84358365476558	13.612990738544704	1851086
1852360	Networks	a cmos vlsi implementation of an nxn multiplexing circuitry for atm applications	1996	-7.7994604836013615	14.860915796287609	1852387
1852815	Robotics	tradeoffs between residue number system and traditional fir filters	2001	-8.800641835528893	13.647542478121574	1852842
1852846	EDA	design of retimed digital filters using mcm methodology for noise removal in eeg	2017	-8.775657700210061	13.490175528035385	1852873
1853427	EDA	comparative analysis of 8 x 8 bit vedic and booth multiplier	2014	-8.245026233363975	13.552757710257525	1853454
1854058	ML	"""implementing a quantitative model for the """"effective"""" signal processing in the auditory system on a dedicated digital vlsi hardware"""	1999	-8.79975962943217	13.565774664694786	1854085
1854376	Vision	fault tolerant adaptive filters based on the block lms algorithm	1993	-8.920167815077928	13.592848199853046	1854403
1855127	EDA	ftqls: fault-tolerant quantum logic synthesis	2014	-7.939149061790968	13.39037434213768	1855154
1855184	EDA	4.6 a 65nm cmos 6.4-to-29.2pj/flop@0.8v shared logarithmic floating point unit for acceleration of nonlinear function kernels in a tightly coupled processor cluster	2016	-8.349094880565612	13.756604090617106	1855211
1860024	EDA	performance optimization of synchronous control units for datapaths with variable delay arithmetic units	2003	-8.010059054432299	13.328175122357413	1860051
1860361	EDA	mach-zehnder interferometer based all optical reversible carry-lookahead adder	2014	-7.363831835692482	13.500887549335909	1860388
1860465	EDA	improved 64-bit radix-16 booth multiplier based on partial product array height reduction	2017	-8.824694097139302	13.400220287533052	1860492
1861501	EDA	low power robust signal processing	2009	-8.69729470351169	13.749520628774135	1861528
1862793	EDA	energy-efficient motion estimation using error-tolerance	2006	-7.686267352865834	14.014044140972466	1862820
1863126	EDA	the long length dht design with a new hardware efficient distributed arithmetic approach and cyclic preserving partitioning	2005	-8.69551724241825	13.553820109879243	1863153
1863323	Embedded	highly parallel, fast scaling of numbers in nonredundant residue arithmetic	1998	-9.02803355417011	13.328133677845935	1863350
1863595	EDA	some optimizations of hardware multiplication by constant matrices	2005	-8.753331038311485	13.455315622572224	1863622
1863639	Networks	differential scoring for systolic sequence alignment	2007	-8.746587583658576	13.692636709139054	1863666
1863709	EDA	tcam enabled on-chip logic minimization	2005	-7.734219197931286	13.373612258241517	1863736
1863760	Arch	a simple central processing unit with multi-dimensional logarithmic number system extensions	2007	-8.980130358018322	13.258306013414655	1863787
1864387	EDA	decimal multiplication using combination of software and hardware	2018	-8.62094146488246	13.333053758658625	1864414
1864389	Arch	multipliers with approximate 4–2 compressors and error recovery modules	2018	-8.66933792984084	13.806854754563773	1864416
1866370	EDA	a generalized approach to implement efficient cmos-based threshold logic functions	2018	-7.285361257965633	13.240158676841025	1866397
1866709	Theory	combining multiplication methods with optimized processing sequence for polynomial multiplier in gf(2 k )	2011	-8.601188958068498	13.48161780932514	1866736
1867638	SE	a new rns based da approach for inner product computation	2013	-8.876302862907641	13.413611653393124	1867665
1867801	EDA	a new low-power architecture design for distributed arithmetic unit in fir filter implementation	2014	-7.990362925819517	13.727368720857136	1867828
1867861	Arch	a novel dual multiplier floating point multiply accumulate architecture	2015	-8.32718244977214	13.657821537380695	1867888
1868662	EDA	redundancy reduction for high-speed fir filter architectures based on carry-save adder trees	2010	-8.7229777698047	13.624561921330203	1868689
1869705	EDA	efficient modulo 2n +1 multiplier	2016	-8.553054177956529	13.646637728724606	1869732
1870275	Arch	an expandable column fft architecture using circuit switching networks	1993	-8.510910504336504	13.865609765282676	1870302
1870803	EDA	analysis of high-performance fast feedthrough logic families in cmos	2007	-7.3448893594198275	13.59499158651103	1870830
1871821	EDA	a high speed multi-input comparator with clocking-charge based for low-power systems	2003	-7.6057280780282985	13.606540770945895	1871848
1872963	EDA	fast fpga emulation of analog dynamics in digitally-driven systems	2018	-7.51458086100166	13.46909475721726	1872990
1873949	Robotics	design tradeoffs in high speed multipliers and fir filters	1996	-8.000001737189798	13.590390445693114	1873976
1874099	Arch	a 65nm 10ghz pipelined mac structure	2008	-7.946184403685501	14.054033594302943	1874126
1874376	EDA	an improved comparison circuit for low power pre-computation-based content-addressable memory designs	2009	-7.232825087425982	13.886840700218649	1874403
1874611	EDA	a new vlsi architecture without global broadcast for 2-d digital filters	2000	-9.01304054571104	13.405855245414527	1874638
1877012	Arch	low-resource low-latency hybrid adaptive cordic with floating-point precision	2015	-8.719805764260368	13.938991350412946	1877039
1877309	EDA	an adaptive cfar embedded system architecture for target detection	2013	-9.02455593989826	13.949044038422365	1877336
1877726	EDA	high-level modeling of switching activity with application to low-power dsp system synthesis	1999	-8.337850696743704	13.690111085068743	1877753
1878100	EDA	34.4mbps 1.56tbps/w deflate decompression accelerator featuring block-adaptive huffman decoder in 14nm tri-gate cmos for iot platforms	2018	-7.371248876840937	14.344303285238604	1878127
1878525	Theory	on testing for catastrophic faults in reconfigurable arrays with arbitrary link redundancy	1996	-7.852114059073888	14.96007583753386	1878552
1878651	EDA	an efficient reconfigurable fir digital filter using modified distribute arithmetic technique	2015	-8.533968276525544	13.778950745816422	1878678
1878888	EDA	an optimized design approach for squaring large integers using embedded hardwired multipliers	2006	-8.462956641259838	13.859758812989064	1878915
1880326	EDA	another look at the sequential multiplier over normal bases	2006	-8.9336468238653	13.392891275288575	1880353
1880533	Robotics	sparse matrix-vector multiplication based on network-on-chip in fpga	2010	-8.543074129609867	13.620839512853513	1880560
1881304	EDA	modeling and energy optimization of ldpc decoder circuits with timing violations	2015	-8.005192907092034	14.23300818369344	1881331
1882875	Logic	multi-operand floating-point addition	2009	-8.302106058892615	13.245496349411507	1882902
1884691	Mobile	a 100 gb/s and high-reliable physical-layer architecture for vsr and backplane ethernet	2008	-9.028350074077471	15.069287803178725	1884718
1884869	Arch	fir filter based on stochastic computing with reconfigurable digital fabric	2015	-8.85647659985286	13.697251491058688	1884896
1884944	Arch	nearest-neighbor architecture to overcome effects of qubit precessions in gate operations	2011	-7.257354055124584	13.238708273230872	1884971
1886054	Arch	an unified architecture for single, double, double-extended, and quadruple precision division	2018	-8.593262003653837	13.783633555140465	1886081
1887431	HCI	low power floating point mafs-a comparative study	2001	-7.818814466954403	13.559430850839961	1887458
1887467	HPC	fpga implementation of a decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier	2009	-8.538202533349644	13.637271771262494	1887494
1889054	EDA	area-delay efficient binary adders in qca	2014	-7.574662049999124	13.380827839986464	1889081
1889837	Mobile	full-custom vlsi design of a unified multiplier for elliptic curve cryptography on rfid tags	2009	-7.918141942400055	14.272560689022637	1889864
1890264	Arch	on the design of a high-performance, expandable, sorting engine	1994	-7.512767552731727	14.34198688404804	1890291
1892082	EDA	using logarithmic arithmetic to implement the recursive least squares (qr) algorithm in fpga	2004	-9.056501800151894	13.313952400325839	1892109
1892581	EDA	a power-driven multiplication instruction-set design method for asips	2005	-8.39905473182857	13.821161128174367	1892608
1894086	Arch	improving energy efficiency of functional units by exploiting their data-dependent latency	2010	-7.241391009498725	13.823263461147134	1894113
1895061	Arch	variation-tolerant cache by two-layer error control codes	2013	-9.019437908667356	14.498209268163569	1895088
1895493	Robotics	implementation of a digital down converter using graphics processing unit	2013	-8.750249845798631	13.78123963356534	1895520
1896149	EDA	a 160 ns 54 bit cmos division implementation using self-timing and symmetrically overlapped srt stages	1991	-8.496618706948546	13.347576134441262	1896176
1896607	Arch	bit-sequential arithmetic for parallel processors	1984	-8.639717379998839	13.382823248206014	1896634
1897907	EDA	reliability evaluation of dependable distributed computing systems based on recursive merge and bdd	2004	-8.0194140811955	14.909220637927675	1897934
1898592	EDA	an iterative division algorithm for fpgas	2006	-8.777603559774594	13.605590718215703	1898619
1898641	EDA	a prefix based reconfigurable adder	2011	-7.747506544588988	13.666547224702775	1898668
1898750	Arch	hardware implementation low power high speed fft core.	2009	-8.683529153248294	14.171991350874714	1898777
1899096	EDA	maximally redundant high-radix signed-digit adder: new algorithm and implementation	2009	-8.337706968190155	13.613968266321747	1899123
1899466	EDA	low power order based dct processing algorithm	2001	-8.69458650203076	13.697896773823965	1899493
1900686	HCI	15ghz low-voltage-swing carry-lookahead adder	2007	-7.588455265485419	13.564834193470759	1900713
1900690	HPC	diagnosabilities of regular networks	1993	-8.221177042958175	15.077243891390376	1900717
1900734	Robotics	design of hardware function evaluators using low-overhead nonuniform segmentation with address remapping	2013	-8.875341569334694	13.372674600602815	1900761
1901657	EDA	dynamically reconfigurable constant multiplication on fpgas	2014	-8.761985064981804	13.604362720896205	1901684
1902270	EDA	design of an area-effcient million-bit integer multiplier using double modulus ntt	2017	-8.836643334105274	13.438879808575908	1902297
1903105	EDA	design of high-speed low-power parallel-prefix adder trees in nanometer technologies	2014	-7.487920294759728	13.712790582044851	1903132
1903453	EDA	fast and energy-efficient constant-coefficient fir filters using residue number system	2011	-8.78516190485336	13.893761352749774	1903480
1905020	Arch	evaluation of stride permutation networks	2006	-8.83610295936613	13.460415942659806	1905047
1905255	EDA	a high-performance 128-to-1 cmos multiplexer tree	2012	-7.278957516543616	13.491258599912973	1905282
1908871	Vision	an architecture for a radix-4 modular pipeline fast fourier transform	2003	-8.766446624972431	13.868211574574518	1908898
1909293	Robotics	an efficient rns architecture for the computation of discrete wavelet transforms on programmable devices	2000	-9.041430051011703	13.683361123245534	1909320
1909759	EDA	design and vlsi implementation of a digital audio-specific dsp core for mp3/aac	2002	-8.540239368550509	14.052772468862731	1909786
1910689	EDA	open cores for digital signal processing.	2014	-8.789977886196013	13.758295043197062	1910716
1911546	Theory	optimal self-routing split modules for radix-based interconnection networks	2018	-8.236632689564049	14.867556101561597	1911573
1911972	EDA	a new non-uniform segmentation and addressing remapping strategy for hardware-oriented function evaluators based on polynomial approximation	2010	-8.951798532389631	13.270010012780318	1911999
1912403	EDA	real-time digital modulation classification based on support vector machines	2013	-9.13417724088805	14.190377857697413	1912430
1912757	Theory	a low complexity and a low latency bit parallel systolic multiplier over gf(2m) using an optimal normal basis of type ii	2003	-8.438812491740936	13.539752486127044	1912784
1914273	Arch	combined multiplication and sum-of-squares units	2003	-8.917775607263504	13.52412337472725	1914300
1914352	EDA	full custom vlsi implementation of high-speed 2-d dct/idct chip	1994	-8.430557192985955	13.903626684626547	1914379
1914373	Vision	a 230mhz half bit level pipelined multiplier using true single phase clocking	1993	-8.139120687051008	13.746462285019419	1914400
1914455	EDA	modular array structure for non-restoring square root circuit	2008	-8.641677762018661	13.484937572579767	1914482
1914551	AI	almost certain diagnosis for intermittently faulty systems	1988	-8.133340189761032	15.119720486665107	1914578
1915175	EDA	multiply-accumulate architecture for a special class of optimal extension fields	2005	-8.926757824559639	13.54742440767076	1915202
1915850	Crypto	cellular automata based multiplier for public-key cryptosystem	2003	-7.252391269841152	15.022617675106204	1915877
1916203	HCI	using carry-save adders in low-power multiplier blocks	2001	-8.7066210407014	13.588710106967016	1916230
1916654	EDA	improvement of adiabatic domino circuits and its application in multi-valued circuits	2011	-7.356187480912335	13.323974187971945	1916681
1917512	EDA	novel rns structures for the moduli set (2n - 1, 2n, 2n + 1) and their application to digital filter implementation	1995	-8.808550182148322	13.44423172687706	1917539
1918987	EDA	a new algorithm for realization of fir filters using multiple constant multiplications	2011	-8.911372165546462	13.454188798932293	1919014
1919482	Arch	reconfigurable processor based on alu array architecture for software radio	2011	-8.988113661702581	14.720341997464304	1919509
1919879	Arch	64-bit low threshold voltage high-speed conditional carry adder by complementary pass-transistor logic	2004	-7.373027335172781	13.67875938657942	1919906
1920663	EDA	efficient library characterization for high-level power estimation	2004	-7.915922023866191	13.27452931698203	1920690
1921327	Arch	design of low-power voltage scalable arithmetic units with perfect timing error cancelation	2017	-7.256330548811624	13.841279059844167	1921354
1921693	Arch	distributed diagnosis algorithms for regular interconnected structures	1992	-7.822416403390343	14.863772666492114	1921720
1921920	EDA	design and analysis of approximate compressors for multiplication	2015	-8.206469515145718	13.56610751848401	1921947
1922326	EDA	fast binary/decimal adder/subtractor with a novel correction-free bcd addition	2011	-8.162430497692835	13.560527976174624	1922353
1922360	Arch	how to square floats accurately and efficiently on the st231 integer processor	2011	-8.663511270769314	13.281900474399169	1922387
1922704	EDA	design method for numerical function generators using recursive segmentation and evbdds	2007	-8.825338344570802	13.319317873384097	1922731
1923144	Logic	quantum-dot cellular automata serial decimal processing-in-wire: run-time reconfigurable wiring approach	2016	-7.867200487426825	13.25121582336988	1923171
1923527	EDA	novel systolic schemes for serial-parallel multiplication	2005	-8.919571677162658	13.451335160240294	1923554
1925264	Arch	a low power carry select adder with reduced area	2001	-7.29963933175678	13.66134145801757	1925291
1925865	EDA	low-power digital filtering based on the logarithmic number system	2007	-8.703800876244397	13.725378687856786	1925892
1926269	Arch	a new architecture of a fast floating-point multiplier	2003	-8.00488726288207	13.91904522111716	1926296
1926680	EDA	improving the area of fast parallel decimal multipliers	2018	-8.734834926335461	13.438138551044705	1926707
1927039	Embedded	floating point tangent implementation for fpgas	2017	-8.646376765211794	13.272125760531244	1927066
1928736	Theory	the optimal testing in photonic switching networks using tabulation methodology	2002	-8.189997022185366	15.043608294128024	1928763
1929009	Arch	scalable montgomery multiplier for finite fields gf(p) and gf(2^m)	2008	-8.306267224627577	13.929292829954615	1929036
1929694	Arch	digit-serial pipeline sorter architecture	2010	-8.589566922372269	13.567471318287172	1929721
1929901	Robotics	implementation of the least-squares lattice with order and forgetting factor estimation for fpga	2008	-8.805088225044974	13.437961900468393	1929928
1930080	EDA	the murchison widefield array correlator	2009	-8.726640158927854	14.79499232598091	1930107
1930321	EDA	power and delay efficient exact adder for approximate multiplier	2018	-7.878289979008918	13.795616855062347	1930348
1931023	Logic	vlsi implementation of very-high-order fir filters	1995	-9.06443136001006	14.076109681000347	1931050
1931712	EDA	low-power multiplier design with row and column bypassing	2009	-7.98809136849223	13.598120947910285	1931739
1932360	Arch	area-efficient architectures for large integer and quadruple precision floating point multipliers	2012	-8.484639782482379	13.795151654327569	1932387
1933512	AI	self-validating diagnosis of hypercube systems	1999	-7.984445279896335	14.928268492369867	1933539
1934240	EDA	low complexity reconfigurable dsp circuit implementations based on common sub-expression elimination	2010	-8.702946888110572	13.778940544588936	1934267
1935021	EDA	area-time efficient modulo 2n - 1 adder design using hybrid carry selection	2008	-8.437341454239732	13.599485845702295	1935048
1935199	Theory	better adaptive diagnosis of hypercubes	2000	-8.166006667888103	15.08295007693553	1935226
1935302	EDA	memory-efficient probabilistic 2-d finite impulse response (fir) filter	2018	-8.381159622010793	13.693940783073904	1935329
1935431	EDA	double logarithmic arithmetic technique for low-power 3-d graphics applications	2017	-8.85787728757309	13.509127998591792	1935458
1938485	EDA	an 8/spl times/8-b nrerl serial multiplier for ultra-low-power applications	2000	-7.362418793494415	13.833710434938435	1938512
1938695	Theory	fast configurable polynomial division for error control coding applications	2001	-8.979117762706531	13.900167254089476	1938722
1938808	Arch	tmr group coding method for optimized seu and mbu tolerant memory design	2018	-8.868413672619834	14.414285152005787	1938835
1939395	Arch	normalizing or not normalizing? an open question for floating-point arithmetic in embedded systems	2017	-8.495650098584743	13.382041654625715	1939422
1940716	EDA	optimization and hardware implementation of image watermarking for low cost applications	2017	-8.720888441484684	13.25324202290412	1940743
1940871	Visualization	a high-speed word level finite field multiplier in ${\bbf}_{2^m}$ using redundant representation	2009	-8.425880551820516	13.587203203488302	1940898
1940952	EDA	resilient data encoding for fault-prone signal transmission in parallelized signed-digit based arithmetic	2012	-8.505405405175617	14.00930179550091	1940979
1941136	HPC	reduced cordic based logarithmic convertor	2017	-8.799682163027347	13.658452236865488	1941163
1941327	Theory	granularly-pipelined cordic processors for sine and cosine generators	1996	-8.287620573743215	13.568357695070492	1941354
1941611	EDA	bottom-up design of a high performance ultra-low power dft utilizing multiple-vdd, multiple-vth and gate sizing	2013	-7.986499118361926	13.763367359513712	1941638
1945044	EDA	the design of a large point reconfigured fft based on fpga	2009	-8.962045042197566	13.905201253818635	1945071
1945176	EDA	high level synthesis of a front end filter and dsp engine for analog to digital conversion - a case study	2010	-8.59120130150344	13.600777303805828	1945203
1945197	EDA	reverse converters for rnss with diminished-one encoded channels	2013	-8.98088609900058	13.37170475584552	1945224
1945524	EDA	multiplier-less and table-less linear approximation for square and square-root	2009	-9.155546475171196	13.409557853028481	1945551
1945597	EDA	improvement of the bit-stream squarer and square root circuit based on σδ modulation	2014	-8.984252879069038	13.637843522717976	1945624
1945756	HPC	subcube embeddability of folded hypercubes	1991	-8.277089830315267	15.099100262383981	1945783
1945777	EDA	quantization of vlsi digital signal processing systems	2012	-8.859256237447696	13.63602489403694	1945804
1945949	Arch	on design and performance of vlsi based parallel multiplier	1983	-8.916430160983762	13.332557569798306	1945976
1946147	Theory	multi-operand associative arithmetic	1983	-8.902205780285069	13.277797106000838	1946174
1946230	EDA	on concurrent detection of errors in polynomial basis multiplication	2007	-8.688520739680392	13.655343316460268	1946257
1947329	Graphics	video filtering with fermat number theoretic transforms using residue number system	2006	-9.104617091495664	13.355408086447065	1947356
1947339	EDA	a low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision	2016	-7.7681054892157135	13.408063590782206	1947366
1947606	EDA	a new cost-aware sensitivity-driven algorithm for the design of fir filters	2017	-8.741726197408019	13.725823868380857	1947633
1947967	Graphics	high speed and computationally efficient architecture for recursive interpolation filters	2009	-9.111019807561519	13.753552343811407	1947994
1948126	ML	analysis of hidden nodes for multi-layer perceptron neural networks	1994	-8.044547066384697	14.956707670934524	1948153
1950607	HCI	a 2048 complex point fft architecture for digital audio broadcasting system	2000	-9.038047525449647	13.858810149918208	1950634
1951065	EDA	customising floating-point designs	2002	-8.688512769036361	13.356743516531695	1951092
1951121	EDA	design of power-aware multiplier with graceful quality-power trade-offs	2005	-7.917474352816567	13.797603685353925	1951148
1951775	Theory	a comparison of three rounding algorithms for ieee floating-point multiplication	1999	-8.692978362027656	13.240569354290953	1951802
1952732	EDA	integer division technique for signal processing applications	2015	-8.159237881192526	13.660529445739273	1952759
1953410	EDA	an ultra-low-power variable-accuracy bit-serial fft butterfly processing element for iot sensors	2016	-7.890400883123398	14.122551251910455	1953437
1953436	EDA	efficient digit-serial normal basis multipliers over binary extension fields	2004	-8.710408106806403	13.305187328966218	1953463
1955647	EDA	revisiting the itoh-tsujii inversion algorithm for fpga platforms	2011	-7.7570541033529885	14.584945043637171	1955674
1956001	EDA	comparison of fpga and asic implementation of a linear congruence solver	2013	-8.518359493599384	13.759494312007217	1956028
1956560	EDA	coefficient bit reordering method for configurable fir filtering on folded bit-plane array	2005	-8.73855578511159	13.653675508500207	1956587
1956654	EDA	a self-timed redundant-binary number to binary number converter for digital arithmetic processors	1995	-8.354024124780057	13.358374980412721	1956681
1956707	Arch	high-speed energy-efficient 5:2 compressor	2014	-7.452921201997023	13.659254977796776	1956734
1956916	EDA	improving accuracy in mitchell's logarithmic multiplication using operand decomposition	2006	-9.114580149507598	13.280087961110398	1956943
1957366	Vision	on-line error detection for finite field multipliers	1997	-8.040472732641687	13.49136963989517	1957393
1957916	Embedded	algorithms-based fault detection for signal processing applications	1990	-8.918067391685435	13.322243562747525	1957943
1957975	EDA	an optimal round-robin arbiter design for noc	2010	-7.524709722524536	13.723937190590716	1958002
1958185	EDA	2.9tops/w reconfigurable dense/sparse matrix-multiply accelerator with unified int8/inti6/fp16 datapath in 14nm tri-gate cmos	2018	-8.392196398515676	13.992016572055233	1958212
1958925	EDA	an improved constant coefficient multiplication algorithm based on cascaded adder graph	2013	-8.903706487330828	13.3118173841661	1958952
1959879	Arch	decimal srt square root: algorithm and architecture	2013	-8.709268131838312	13.429416655044653	1959906
1960647	EDA	delay-insensitive on-chip communication link using low-swing simultaneous bidirectional signaling	2006	-7.274817178066753	13.91698653117004	1960674
1961003	Arch	a novel modified gdi method-based clocked m/s-tff for future generation microprocessor chips in nano schemes	2018	-7.4276202747954345	13.748147237004114	1961030
1962079	EDA	adaptive approximate adder (a3) to reduce error distance for image processor	2016	-8.34055819126423	13.551170362002356	1962106
1964364	DB	scalable fft processors and pipelined butterfly units	2004	-8.850442944900138	13.393947916150855	1964391
1966273	EDA	implementation of fft on general-purpose architectures for fpga	2010	-8.833505778140104	14.464365759453099	1966300
1966821	EDA	vl-ecc: variable data-length error correction code for embedded memory in dsp applications	2014	-7.7379921050052465	14.28472879607302	1966848
1967197	EDA	a scalable and high performance elliptic curve processor with resistance to timing attacks	2005	-7.457239824210907	14.881067668464189	1967224
1968366	EDA	area- and power-efficient design of daubechies wavelet transforms using folded aiq mapping	2010	-8.81175067092348	13.677078218052433	1968393
1968817	Arch	high-density image storage using approximate memory cells	2016	-7.734021898555086	13.937985132793406	1968844
1970785	Arch	a normal i/o order radix-2 fft architecture to process twin data streams for mimo	2016	-9.032766082951381	13.699074961666467	1970812
1973554	EDA	a fast alu design in cmos for low voltage operation	2002	-7.273996882541053	13.724160817608466	1973581
1974594	EDA	new error sensitivity model for the analog hardware implementation of inner products	2006	-8.34895794192127	13.282043491614418	1974621
1975309	Crypto	design of mux, xor and d-latch scl gates	2003	-7.391345831401295	13.453017935810692	1975336
1975418	Arch	a 2005 review of fpga arithmetic (abstract only)	2005	-8.46497566301208	13.584849048069465	1975445
1976069	Logic	a hardware-software cooperative approach for the exhaustive verification of the collatz conjecture	2009	-8.60911349738927	13.46825148273057	1976096
1976977	Arch	vlsi systolic multiplier and adder for digital signal processing	1991	-9.034375562553187	13.521819217382976	1977004
1977362	EDA	design techniques targeting low-area-power-delay product in hyperbolic cordic algorithm	2012	-8.906690017830025	13.539909191860868	1977389
1978239	EDA	a new basic logic structure for data-path computation (abstract only)	2014	-7.707513127770586	13.34350424514461	1978266
1979181	EDA	a novel method for the approximation of multiplierless constant matrix vector multiplication	2015	-8.897362879590224	13.382783681391047	1979208
1979354	Arch	a 230 mhz half bit level pipelined multiplier using true single phase clocking	1993	-8.050541243193512	13.786136029580511	1979381
1979507	Robotics	multiplierless implementation of 2-d fir filters	2005	-8.931142790472332	13.235070358227654	1979534
1979985	EDA	automatic design for bit-serial mspa architecture	1995	-8.301596014805186	13.334120573319307	1980012
1980816	EDA	a single-channel architecture for algebraic integer-based 8 $\,\times\,$8 2-d dct computation	2013	-9.053867822287692	13.71067747830176	1980843
1982656	EDA	implementation of rns-based distributed arithmetic discrete wavelet transform architectures using field-programmable logic	2003	-8.837349781832517	13.635652004766795	1982683
1983045	EDA	an area-efficient consolidated configurable error correction for approximate hardware accelerators	2016	-8.162622587085389	13.534159980547626	1983072
1983083	Mobile	high-speed signal reconstruction for compressive sensing applications	2015	-8.707647088871097	14.681552085208258	1983110
1983274	HPC	on the improved implementations of pre calculated sums of partial products based 7-bit unsigned parallel squarer	2013	-8.38985390464123	13.661973183134371	1983301
1983664	EDA	a unified flagged prefix constant addition-subtraction scheme for design of area and power efficient binary floating-point and constant integer arithmetic circuits	2014	-8.545279572619501	13.504129696844243	1983691
1984049	Visualization	on efficient implementation of accumulation in finite field over $gf(2^{m})$  and its applications	2009	-8.671450986545295	13.585960463887012	1984076
1984390	EDA	design issues and implementations for floating-point divide–add fused	2010	-8.887508221036402	13.496320059242047	1984417
1985394	Arch	efficient implementation of 3x for radix-8 encoding	2008	-8.738422505481948	13.508333919727967	1985421
1986393	Robotics	inversion-based hardware gaussian random number generator: a case study of function evaluation via hierarchical segmentation	2006	-9.026147976441207	13.702394638982794	1986420
1986532	EDA	low power dynamic logic circuit design using a pseudo dynamic buffer	2012	-7.392347169784628	13.745209174284376	1986559
1987466	EDA	comparison of a 17 b multiplier in dual-rail domino and in dual-rail d3l (d4l) logic styles	2002	-7.339958782030236	13.573128717959554	1987493
1988452	EDA	an embedded extension algorithm for the lifting based discrete wavelet transform in jpeg2000	2002	-8.553564377064276	13.653831633812274	1988479
1988471	EDA	a real-time systolic integer multiplier	1997	-8.632805264486985	13.437696616546527	1988498
1988853	EDA	a modified signal flow graph and corresponding conflict-free strategy for memory-based fft processor design	2019	-8.791305847222992	13.487625001338234	1988880
1989158	Embedded	montgomery exponent architecture based on programmable cellular automata	2008	-7.34144463198853	14.995012385284026	1989185
1989921	Robotics	fast architecture of modular inversion using itoh-tsujii algorithm	2017	-8.250369942894467	13.731260095030073	1989948
1991690	EDA	low-power divider	1999	-7.386544144984035	13.619670967689608	1991717
1992454	ML	nonlinear synaptic neural network for maximum flow problems	2009	-7.634166690015173	15.063655148642301	1992481
1992790	EDA	area-time efficient realization of multiple constant multiplication	2015	-8.597892245886214	13.5601523939763	1992817
1994239	Visualization	efficient output-pruning of the 2-d fft algorithm	2004	-9.064368066082293	13.380548208847063	1994266
1994667	Crypto	new distributed algorithms for fast sign detection in residue number systems (rns)	2016	-8.79273559885992	13.839820553373174	1994694
1995863	NLP	digit-serial-in-serial-out systolic multiplier for montgomery algorithm	2001	-8.616482885727049	13.689601341488462	1995890
1996135	EDA	a dynamic non-uniform segmentation method for first-order polynomial function evaluation	2012	-8.925765585674087	13.314270608219793	1996162
1996920	EDA	echo: a novel method for the multiplierless design of constant array vector multiplication	2014	-8.942897034569063	13.611672236618473	1996947
1998100	Arch	a digit pipelined dynamic time warp processor [word recognition]	1988	-8.765024804806552	13.392584771923987	1998127
1998269	EDA	balanced binary-tree decomposition for area-efficient pipelined fft processing	2007	-9.04321716039966	13.523553281784976	1998296
1998665	Crypto	sequential multiplier with sub-linear gate complexity	2012	-8.77342330074093	13.341411057973914	1998692
1999085	EDA	a cost-effective 2-d discrete cosine transform processor with reconfigurable datapath	2003	-8.568329555429253	13.761888979188809	1999112
2001321	EDA	a multi-stage fault-tolerant multiplier with triple module redundancy (tmr) technique	2013	-8.232071141483702	13.65004890335036	2001348
2001342	HPC	a novel asynchronous alu for massively parallel architectures	1996	-8.046252221640378	13.538909520330277	2001369
2001751	EDA	efficient implementation of the aes algorithm for security applications	2016	-7.411130449716003	14.890452615781513	2001778
2002833	Arch	a low-power correlator for wakeup receivers with algorithm pruning through early termination	2016	-8.0902223526736	14.063699811451526	2002860
2005652	Arch	efficient vlsi implementation of $2^{{n}}$  scaling of signed integer in rns ${\{2^{n}-1, 2^{n},2^{n}+1\}}$	2013	-8.610587550293346	13.777206444169598	2005679
2005701	EDA	coding for reliable on-chip buses: fundamental limits and practical codes	2005	-7.4777070742065375	14.146655662378974	2005728
2006495	Arch	a pipelined architecture for normal i/o order fft	2010	-8.682612484669884	13.775049446223097	2006522
2006814	Embedded	a high-level implementation of a high performance pipeline fft on virtex-e fpgas	2004	-8.863022027477106	14.436878251804275	2006841
2007714	Arch	a new recursive multibit recoding algorithm for high-speed and low-power multiplier	2012	-8.667718440584945	13.661448619934182	2007741
2007818	EDA	modified cmos multiplication algorithm using optimized array structure	2009	-8.380448147256784	13.742602077251966	2007845
2008449	EDA	pipelined sar with comparator-based switch-capacitor residue amplification	2016	-7.987523508740617	13.926848064809835	2008476
2008812	EDA	power and delay aware synthesis of multi-operand adders targeting lut-based fpgas	2011	-7.724889227933028	13.431511826840785	2008839
2009254	EDA	modulo 2n±1 adder design using select-prefix blocks	2003	-8.374370436820193	13.235987132622487	2009281
2010959	Theory	a polyphase architecture for serial-input convolvers	1990	-8.969958847750696	13.453670913240412	2010986
2011006	EDA	a mac unit with double carry-save scheme suitable for 6-input lut based reconfigurable systems	2015	-8.419757406698379	13.779574500326738	2011033
2012061	ML	on-line high-radix exponential with selection by rounding	2003	-8.859820520139163	13.22843090660667	2012088
2013549	EDA	reduced complexity single and multiple constant multiplication in floating point precision	2012	-8.698210664709125	13.539329751857569	2013576
2014363	ML	parameterized high throughput function evaluation for fpgas	2004	-8.870049518876675	13.406358950402556	2014390
2014730	EDA	an embedded system architecture of automatic censored ordered statistic detector techniques	2013	-8.888177096052262	13.823845025181205	2014757
2016551	Arch	a 1-change-in-4 delay-insensitive interchip link	2010	-7.7958202173228175	13.902327576669164	2016578
2016819	EDA	redundant design for wallace multiplier	2006	-8.075385142477908	13.314633999832797	2016846
2017155	Mobile	an instant-startup jitter-tolerant manchester-encoding serializer/deserializer scheme for event-driven bit-serial lvds interchip aer links	2011	-7.477776306566426	14.395493891596404	2017182
2018280	EDA	a high-performance energy-efficient hybrid redundant mac for error-resilient applications	2015	-7.788186546750275	14.048625029424178	2018307
2018328	Crypto	new architecture for multiplication in gf(2m) and comparisons with normal and polynomial basis multipliers for elliptic curve cryptography	2005	-7.272111091475062	15.004199604978288	2018355
2018605	EDA	simplified biorthogonal discrete wavelet transform for vlsi architecture design	2008	-9.146040806532074	13.590804544574196	2018632
2018768	EDA	high speed fp multipliers and adders on fpga platform	2010	-8.276858034293255	13.941573935795876	2018795
2020405	Arch	architecture of a real-time fast fourier radar signal processor	1970	-8.987730129762072	13.248841321213437	2020432
2020912	Arch	a general reverse converter architecture with low complexity and high performance	2011	-8.920344398284838	13.495830838598154	2020939
2021023	EDA	transposed-memory free implementation for cost-effective 2d-dct processor	2010	-8.540929820973924	13.77111397574547	2021050
2022646	EDA	an algorithmic and novel design of a leading zero detector circuit: comparison with logic synthesis	1994	-7.865613344493019	13.235888789595096	2022673
2023429	Arch	high-performance systolic arrays for band matrix multiplication	2005	-9.002998093241613	13.25607510433619	2023456
2024025	ML	quantization error and limit cycles analysis in residue number system coded recursive filters	1982	-9.144521416733802	13.216330209530547	2024052
2025437	EDA	dynamic operand transformation for low-power multiplier-accumulator design	2003	-7.45764310109264	14.17852769132167	2025464
2025648	EDA	reciprocal unit based on vedic mathematics for signal processing applications	2013	-8.172159501252775	13.657448444823778	2025675
2025733	EDA	hybrid montgomery reduction	2016	-8.877197255646822	13.22627398577139	2025760
2025986	EDA	low-power realization of fir filters on programmable dsps	1998	-8.695880489631866	13.773281781644547	2026013
2027346	EDA	a 90mw/gflop 3.4ghz reconfigurable fused/continuous multiply-accumulator for floating-point and integer operands in 65nm	2010	-7.836030367591382	13.914063434528913	2027373
2027857	EDA	a highly parallel fpga based ieee-754 compliant double-precision binary floating-point multiplication algorithm	2007	-8.064628935271754	14.02967359055093	2027884
2028603	EDA	high performance vlsi modules for division and square root	1998	-8.667849284978494	13.306989506675338	2028630
2028844	EDA	residue arithmetic in fpga matrices	2006	-8.053905308343197	14.251400368951677	2028871
2030115	EDA	a radix-16 fft algorithm suitable for multiply-add instruction based on goedecker method	2003	-8.807766564146368	13.515234956928987	2030142
2030963	EDA	high radix addition via conditional charge transport in single electron tunneling technology	2005	-7.4373507852826695	13.604534939755627	2030990
2031162	HPC	run-time-reconfigurable multi-precision floating-point matrix multiplier intellectual property core on fpga	2017	-8.413037716314227	13.774931716265929	2031189
2031168	EDA	vlsi high level synthesis of fast exact least mean square algorithms based on fast fir filters	1997	-9.004254717990078	13.46939876023298	2031195
2031606	HPC	symmetric comparison-based fault diagnosis of multiprocessor and distributed systems using nonlinear support vector machines	2013	-8.006370450964411	15.064243068459785	2031633
2031959	Embedded	priority based error correction code (ecc) for the embedded sram memories in h.264 system	2013	-7.687617623501742	14.211932627382767	2031986
2032398	EDA	high-speed hardware implementation of fixed and runtime variable window length 1-d median filters	2016	-8.96671190518913	13.544317850709591	2032425
2032472	Crypto	a novel approach for bit-serial ab2 multiplication in finite fields gf(2m)	2006	-8.7597111745487	13.717210902024936	2032499
2032845	Arch	conversion of binary to single-term triple base numbers for dsp applications	2011	-8.539774025314141	13.544963805537892	2032872
2033804	Embedded	a hardware algorithm for integer division	2005	-8.798029098103177	13.278624394827174	2033831
2033926	Arch	a fine-grain, current mode scheme for vlsi proximity search engine	1998	-7.424314006327603	13.224810599753525	2033953
2034948	EDA	energy-aware probabilistic multiplier: design and analysis	2009	-7.524937681773141	13.893468609951654	2034975
2035400	Arch	a continuous-flow memory-based architecture for real-valued fft	2017	-8.564976365109219	13.591322752325013	2035427
2035468	EDA	efficient scheme for implementing large size signed multipliers using multigranular embedded dsp blocks in fpgas	2009	-8.237961617017998	14.001530403198412	2035495
2035513	Arch	a vlsi-efficient signed magnitude comparator for { 2n-1, 2n, 2n +2n+1-1} rns	2016	-8.578791627006941	13.574384141397328	2035540
2035702	Arch	a high dynamic range 3-moduli-set with efficient reverse converter	2006	-8.725258530781282	13.548203649780678	2035729
2036204	EDA	statistical adc enhanced by pipelining and subranging	2015	-7.954746134248658	13.55857395088838	2036231
2036487	Crypto	multiple operand addition and multiplication	1972	-8.956945599160012	13.345154198153505	2036514
2037169	EDA	power and area efficient sorting networks using unary processing	2017	-8.590574768254566	13.706905974941769	2037196
2038602	Arch	a new array architecture for signed multiplication using gray encoded radix-2m operands	2007	-8.675957111383571	13.633151669276696	2038629
2038762	Arch	design of novel cam core cell structures for an efficient implementation of low power bcam system	2009	-7.616780533726425	13.774162749281846	2038789
2039346	EDA	a new approach to the design of efficient residue generators for arbitrary moduli	2013	-8.571273729606858	13.621533292569229	2039373
2039470	EDA	vlsi implementation of balanced binary tree decomposition based 2048-point fft/ifft processor for mobile wi-max	2010	-8.790493154052381	14.212142498718073	2039497
2039925	EDA	a bit-serial pipelined architecture for high-performance dht computation in quantum-dot cellular automata	2015	-8.383006676748762	13.632201478902413	2039952
2042669	Vision	fast response 2-d rank order filter by using max-min sorting network	1996	-8.891563684190226	13.370336837253669	2042696
2045158	EDA	automatic synthesis and scheduling of multirate dsp algorithms	2005	-8.429613113238018	13.691015640371775	2045185
2046296	EDA	csdc: a new complexity reduction technique for multiplierless implementation of digital fir filters	2005	-9.076967710822377	13.352567212628355	2046323
2047385	EDA	vlsi design of a parallel architecture 2-d rank order filter	1996	-8.837111452540528	13.659729675649896	2047412
2047419	EDA	high-level synthesis algorithm for the design of reconfigurable constant multiplier	2009	-8.566763631258896	13.508628079073699	2047446
2048092	EDA	interlaced accumulation programming for low power dsp	1996	-7.669773435925699	13.772029570948046	2048119
2048753	Arch	reverse conversion architectures for signed-digit residue number systems	2006	-8.878610207484614	13.518570479625351	2048780
2048793	Visualization	approximate sum-of-products designs based on distributed arithmetic	2018	-8.646763596035823	13.60615255080574	2048820
2049227	Arch	a coarse-grained fpga architecture for high-performance fir filtering	1998	-8.419349455826508	13.706249114260526	2049254
2049248	Crypto	modular multiplication using the core function in the residue number system	2015	-8.894818187396764	13.486666886826205	2049275
2054061	EDA	a high-throughput, contention-free low-power, radix-2 1k,2k, 4k and 8k-point fast fourier transform engine using 28nm standard-cell process	2013	-8.770448137793236	14.19864591923984	2054088
2054366	EDA	power macro-models for dsp blocks with application to high-level synthesis	1999	-8.458158996096182	13.61134377097074	2054393
2054645	Embedded	intermediate signed-digit stage to perform residue to binary transformations based on crt	1994	-8.860225410126604	13.318534845747035	2054672
2055427	EDA	optimization of lookup table size in table-bound design of function computation	2018	-8.711535517215166	13.6262927341869	2055454
2055854	Arch	efficient partitioning of algorithms for long convolutions and their mapping onto architectures	1998	-9.113567917262587	13.348737001938124	2055881
2057356	EDA	fast binary counters based on symmetric stacking	2017	-7.923681230760771	13.629328257235072	2057383
2059090	AI	a graph theoretic approach for design and synthesis of multiplierless fir filters	1999	-8.879612158724179	13.266030966929682	2059117
2059099	Arch	systolic architecture for computing the discrete fourier transform on fpgas	2005	-8.998851182588108	13.513730697380948	2059126
2059345	EDA	high speed low complexity fpga-based fir filters using pipelined adder graphs	2011	-8.293592921510392	13.470556865757134	2059372
2059354	Arch	on modulo 2^n+1 adder design	2012	-8.998698840757326	13.258519761408042	2059381
2059608	EDA	soft n-modular redundancy	2012	-7.357416286562687	14.099370930358338	2059635
2059646	Arch	generalized water-filling for source-aware energy-efficient srams	2018	-7.626367884552625	14.089609702762516	2059673
2059860	Visualization	a new da implementation technique for digital filters using radix-16 modified booth algorithm	2011	-8.898270877121986	13.520865236810039	2059887
2060280	ML	pipelined cordic architectures for fast vlsi filtering and array processing	1984	-8.701465349272668	13.315635844473537	2060307
2061944	Mobile	proxy assignments for filling gaps in wireless ad-hoc lattice computers	2007	-8.0573860368821	14.720561660037193	2061971
2062547	Arch	high throughput, low latency, memory optimized 64k point fft architecture using novel radix-4 butterfly unit	2013	-8.673002371204642	13.855544124195676	2062574
2062750	EDA	a power-aware 2-dimensional bypassing multiplier using cell-based design flow	2008	-7.493802294984616	13.72142710939745	2062777
2062915	Embedded	programmable cellular automata based montgomery hardware architecture	2007	-7.694761434964841	14.715504017378366	2062942
2063200	Theory	low power probabilistic floating point multiplier design	2011	-8.279456870099594	13.598298068240464	2063227
2064991	Crypto	a radix-4 modular multiplication hardware algorithm for modular exponentiation	1992	-8.730371461795015	13.638310418330564	2065018
2065368	EDA	rns implementation of fir filters based on distributed arithmetic using field-programmable logic	1999	-8.289425201073906	13.580062703317775	2065395
2065568	Arch	efficient scalable vlsi architecture for montgomery inversion in gf( p)	2004	-7.6616621319552545	14.702589154397867	2065595
2065938	Arch	a new architecture for fpga implementation of a mac unit for digital signal processors using mixed number system	2012	-8.586106427462559	13.788111975592189	2065965
2066091	EDA	improved designs of digit-by-digit decimal multiplier	2018	-8.565058249847057	13.545441961559696	2066118
2066773	EDA	a power-efficient, low-complexity, memoryless coding scheme for buses with dominating inter-wire capacitances	2004	-7.616348776415066	13.80730362677519	2066800
2067026	Arch	high performance and low power programmable bit serial digital down converter design based on half band fir decimation	2007	-9.144213921839391	13.972964157017364	2067053
2068059	Arch	the gauss machine: a galois-enhanced quadratic residue number system systolic array	1993	-8.529939240038594	13.813495969670901	2068086
2068330	EDA	low-power design and application based on csd optimization for a fixed coefficient multiplier	2011	-7.920439029462931	13.588398191387716	2068357
2070295	EDA	low-latency vlsi architecture of a 3-input floating-point adder	2008	-8.356643418388334	13.952515025726795	2070322
2071659	HPC	a parallel architecture for koblitz curve scalar multiplications on fpga platforms	2012	-8.91917929376929	13.551816958371987	2071686
2071907	ML	compressing cube-connected cycles and butterfly networks	1998	-8.399956794162373	15.034517740458307	2071934
2072811	Arch	pipeline architectures for radix-2 new mersenne number transform	2009	-8.795029177060918	13.659312043964245	2072838
2073825	EDA	low-complexity bit-parallel multiplier over gf(2m) using dual basis representation	2006	-8.591856424804188	13.620979566136365	2073852
2075091	Robotics	a high performance rns multiply-accumulate unit	2001	-8.61254133490226	13.58229849267652	2075118
2075432	Arch	scalable serial-parallel multiplier over gf(2m) by hierarchical pre-reduction and input decomposition	2009	-9.093166359747283	13.282049586153587	2075459
2076053	Arch	computing 2-d dfts using fpgas	1996	-9.019556347685127	13.351103766356324	2076080
2076509	EDA	efficient fpga implementation of convolution	2009	-8.518752547404128	13.620489720038837	2076536
2077327	EDA	efficient shift-adds design of digit-serial multiple constant multiplications	2011	-8.72476038699824	13.461545025457625	2077354
2077384	EDA	parallel multiplier designs utilizing a non-binary logic scheme	2000	-7.676696175538429	13.59955711038836	2077411
2077628	Theory	vlsi layout and packaging of butterfly networks	2000	-8.307667670861408	15.03952431446497	2077655
2077666	Arch	low-power distributed arithmetic architectures using nonuniform memory partitioning	1999	-8.114519437606601	13.503618316662063	2077693
2078349	EDA	an algorithm for the design of low-power hardware-efficient fir filters	2008	-8.785300980079581	13.64312691521303	2078376
2079508	Arch	a parallel branching program machine for emulation of sequential circuits	2009	-8.023062355139992	13.27040628961369	2079535
2080100	EDA	high-speed and low-power serial accumulator for serial/parallel multiplier	2008	-8.349152415727843	13.647278633776176	2080127
2080129	Logic	hardware algorithm for variable precision multiplication on fpga	2009	-8.672151299436237	13.584898281387105	2080156
2080692	Arch	power-time flexible architecture for gf(2k) elliptic curve cryptosystem computation	2003	-7.323912525391256	14.86639145246474	2080719
2081337	HPC	a fast and well-structured multiplier	2004	-8.749706894218539	13.441922601608615	2081364
2081797	Arch	efficient systolic modular multiplier/squarer for fast exponentiation over gf (2 m )	2015	-8.768894139946568	13.501244521647768	2081824
2083107	EDA	an optimal architecture for a ddc	2006	-8.812685224067764	13.983411773994908	2083134
2083272	EDA	vlsi system design using asynchronous wave pipelines: a 0.35 /spl mu/m cmos 1.5 ghz elliptic curve public key cryptosystem chip	2000	-7.428427968846306	13.723390013862367	2083299
2084456	EDA	statistically optimized asynchronous barrel shifters for variable length codecs	1999	-7.448940348835894	13.49609435386832	2084483
2084957	HPC	pseudo mimd array processor - aap2	1986	-8.511441900678845	13.562588866346664	2084984
2085230	HPC	a parallel permutation multiplier for a pgm crypto-chip	1994	-8.184398073232133	14.287895245604934	2085257
2085373	AI	improved diagnosability algorithms	1991	-8.234878079526094	14.919113957055357	2085400
2086952	Visualization	fast 2d convolutions and cross-correlations using scalable architectures	2017	-9.08200524213824	13.485501314412765	2086979
2088358	EDA	area-time efficient scaling-free cordic using generalized micro-rotation selection	2012	-9.104986819279343	13.408302706867564	2088385
2088840	Visualization	addressing inefficiency of floating-point operations in cloud computing: implementation and a case study of variable precision computing	2017	-8.587885682532951	13.584042411395776	2088867
2089980	EDA	a new area-efficient bcd-digit multiplier	2017	-8.429987257568705	13.655623735365047	2090007
2090390	EDA	multiple-valued floating-gate-mos pass logic and its application to logic-in-memory vlsi	1998	-7.447956840348183	13.400812434895627	2090417
2090649	Arch	40 gop/s/mm2 fixed-point operators for brain computer interface in 65 nm cmos	2018	-8.75723904504255	13.638725182336508	2090676
2090918	Arch	a design methodology for performance-resource optimization of a generalized 2d convolution architecture with quadrant symmetric kernels	2007	-8.549311771821753	13.887928732124484	2090945
2091512	EDA	low-complexity digit-level systolic gaussian normal basis multiplier	2017	-8.923503719264804	13.636844528517289	2091539
2091752	EDA	hardware index to set partition converter	2013	-8.175517226050424	13.388624723694928	2091779
2092393	EDA	optimizing carry-lookahead logic through a comparison of pmos and nmos block inversions	2015	-7.2660985294851015	13.250777727756155	2092420
2093486	Arch	fully systolic fft architecture for giga-sample applications	2010	-8.558327662330871	13.957965481225516	2093513
2093592	EDA	a locality preserving one-sided binary tree - crossbar switch wiring design algorithm	2015	-8.072351496191201	14.800362976502619	2093619
2094275	Crypto	enhancement of a modified radix-2 montgomery modular multiplication	2014	-8.867162343957636	13.518960759241038	2094302
2096334	EDA	performance improvement of differential static cmos logic family	2011	-7.353104357182543	13.649475496718875	2096361
2097479	EDA	energy efficient fft implementation through stage skipping and merging	2015	-8.641145111570376	13.769376524744825	2097506
2100126	EDA	rico: a low power repetitive iteration cordic for dsp applications in portable devices	2016	-8.923303324902077	13.864277928038806	2100153
2100207	Arch	architectures for pipelined wallace tree multiplier-accumulators	1990	-8.435311157017129	13.502688612346132	2100234
2100348	EDA	runtime reconfigurable dsp unit using one's complement and minimum signed digit	2012	-8.62067597383808	13.615141052269314	2100375
2100834	Metrics	on the use of soft-decision error-correction codes in nand flash memory	2011	-8.975671692598409	14.635854942608447	2100861
2101455	EDA	simplified carry save adder-based array multiplier scheme and circuits design	2015	-7.616284280855254	13.299086428959207	2101482
2102729	EDA	fpga implementation of low power parallel multiplier	2007	-8.027712772942984	13.650395389175895	2102756
2104097	HPC	fault-tolerance scheme for an rns mac: performance and cost analysis	2001	-8.431903232001941	13.431437913551292	2104124
2104728	Arch	inversion/division systolic architecture for public-key cryptosystems in gf(2m)	2002	-8.75598074153473	13.784986380348268	2104755
2105319	Crypto	design and implementation of a 2d convolution core for video applications on fpgas	2002	-8.639908478994299	13.682221989162034	2105346
2105507	EDA	"""efficient modulo <formula formulatype=""""inline""""><tex notation=""""tex"""">$2^{n}+1$</tex></formula> multipliers"""	2011	-8.999680480189761	13.310288409088116	2105534
2107026	EDA	investigation on power consumption of product accumulation block for multiplierless fir filters	2017	-8.637136823079949	13.736405890233259	2107053
2107088	Theory	fast vlsi algorithms for division and square root	1994	-8.99068231396197	13.33506950482456	2107115
2107660	EDA	4-bit arithmetic logic unit (alu) based on neuron mos transistors	2012	-7.5970319391676595	13.277029858280814	2107687
2108306	ML	an efficient modified phong shading algorithm & its low-complexity realization	2002	-9.017632621637537	13.386721533836482	2108333
2109405	Arch	minimal activity mixed-signal vlsi architecture for real-time linear transforms in video	2005	-8.801690954693338	13.854510096267955	2109432
2110171	Arch	efficient and low-complexity hardware architecture of gaussian normal basis multiplication over gf(2m) for elliptic curve cryptosystems	2015	-7.997631055403223	14.363232298726173	2110198
2110199	Arch	an efficient 3-bit -scan multiplier without overlapping bits, and its 64x64 bit implementation	2002	-8.490616454507224	13.524132931851769	2110226
2111002	Crypto	an efficient serial distributed arithmetic algorithm for fpga implementation of digital up conversion	2005	-9.072138717083998	13.747783042377565	2111029
2112905	Arch	power and area reduction in multi-stage addition using operand segmentation	2013	-7.462918615785602	13.261445357990173	2112932
2114924	EDA	a vlsi array processing oriented fast fourier transform algorithm and hardware implementation	2005	-9.108486199491823	14.176032401901386	2114951
2114935	EDA	optimal design of jpeg hardware under the approximate computing paradigm	2016	-8.45079817720352	13.993162977660171	2114962
2115063	EDA	an fpga implementation for a high throughput adaptive filter using distributed arithmetic	2004	-9.10578844040981	13.830190545895775	2115090
2115130	EDA	word-length optimization for differentiable nonlinear systems	2006	-9.04531661050919	13.230228961197293	2115157
2115292	HPC	direct compare of information coded with error-correcting codes	2012	-8.899872637331509	14.385095899972116	2115319
2115847	Visualization	on calculating multiplicative inverses modulo $2^{m}$	2008	-9.118401529294859	13.231571873787491	2115874
2118145	EDA	a methodology for generating application specific tree multipliers	1993	-8.269712377444861	13.3110096288381	2118172
2118444	EDA	an efficient algorithm and architecture for natural logarithm using maclaurin series	2005	-8.942690034155666	13.296868739693599	2118471
2118651	Theory	the 2-extra connectivity and 2-extra diagnosability of bubble-sort star graph networks	2016	-8.23861042942096	15.006364157760975	2118678
2118797	Arch	high-speed area-efficient recursive dft/idft architectures	2004	-8.958607960113385	13.631888149288914	2118824
2119749	HPC	digital signal processing capabilities of cusp, a high performance bit-serial vlsi processor	1984	-8.733888480635418	13.746185578270076	2119776
2121497	EDA	twiddle-factor-based fft algorithm with reduced memory access	2002	-8.978205927854438	13.323019501100989	2121524
2121537	EDA	high-performance reverse converter design for the new four-moduli set {22n, 2n+1, 2n/2+1, 2n/2-1}	2017	-8.467791782430023	13.795214016204302	2121564
2121802	EDA	efficient logarithmic converters for digital signal processing applications	2011	-8.883679132230004	13.325278812449136	2121829
2121855	EDA	a 160 mhz 32 b 0.5 w cmos risc microprocessor	1996	-7.265719964595903	14.093896552833804	2121882
2123210	Vision	a radix-4 fft using complex rns arithmetic	1985	-8.944155892328089	13.324521691801252	2123237
2123365	EDA	a novel low power error detection logic for inexact leading zero anticipator in floating point units	2014	-8.320535154374246	13.406762216061974	2123392
2123461	Mobile	adaptable, fast, area-efficient architecture for logarithm approximation with arbitrary accuracy on fpga	2010	-8.876578305535649	13.471169384193814	2123488
2124085	Crypto	design of a low-latency multiplication algorithm for finite fields	2016	-8.292489937134523	14.15080601282051	2124112
2124866	EDA	analysis and implementation of lms algorithm with coding error in the dsp tms320c6713	2008	-8.964272649374045	13.475726439866298	2124893
2126872	EDA	cost-efficient high-radix division	1991	-8.55691759581315	13.489948818040194	2126899
2127730	EDA	a faster distributed arithmetic architecture for fpgas	2002	-8.416186628781514	13.831628808162955	2127757
2127794	Arch	a multiplication-accumulation computation unit with optimized compressors and minimized switching activities	2005	-8.35793701081217	13.750461528404676	2127821
2128423	EDA	multiplexer-based array multipliers	1999	-8.824757298314152	13.433850001807556	2128450
2129091	AI	an improved maximally redundant signed digit adder	2010	-8.463314680154491	13.49419546667512	2129118
2130881	EDA	implementation of rns addition and rns multiplication into fpgas	1998	-8.335195068241267	14.058480885425356	2130908
2131948	HPC	system-level failure simulation and memory allocation scheme in 3d memory	2016	-9.00970418393056	14.585312173644793	2131975
2132310	EDA	optimal combination of dedicated multiplication blocks and adder trees schemes for optimized radix-2m array multipliers realization	2015	-8.420652919254739	13.595480621351964	2132337
2132846	EDA	power and area minimization of reconfigurable fft processors: a 3gpp-lte example	2012	-8.600951613542358	14.20555067525317	2132873
2132987	Theory	computing multiple modulo summation (abstract only): a new algorithm, its vlsi designs and applications	1987	-8.894476342529114	13.360154874257764	2133014
2133200	Theory	modified cfoa, its transpose, and applications	2016	-9.02905560324924	13.207059989039493	2133227
2133546	Arch	an fpga architecture to accelerate the burrows wheeler transform by using a linear sorter	2016	-8.569266843632366	13.423854306163086	2133573
2134314	EDA	approximate multipliers based on inexact adders for energy efficient data processing	2017	-8.416961762404044	13.552875758054626	2134341
2135510	EDA	a modified rns-to-binary converter scheme for {22n+1 − 1, 22n+1, 22n − 1} moduli set	2016	-8.620141372247339	13.558268003281546	2135537
2135753	EDA	truncapp: a truncation-based approximate divider for energy efficient dsp applications	2017	-8.614522927024447	13.658051642688449	2135780
2136766	Visualization	an efficient vlsi architecture for normal i/o order pipeline fft design	2008	-8.914798246752051	13.690940396006518	2136793
2138160	Arch	area efficient memoryless reverse converter for new four moduli set {2n-1, 2n-1, 2n+1, 22n+1-1}	2018	-8.83141243903791	13.465906624142105	2138187
2138418	Arch	low-complexity bit-parallel systolic montgomery multipliers for special classes of gf(2/sup m/)	2005	-8.571026264177604	13.727032307338677	2138445
2139440	HCI	flexible composite galois field gf((2^m)^2) multiplier designs	2017	-7.921648090719812	14.477130786993403	2139467
2139940	Visualization	a parallel and uniform $k$ -partition method for montgomery multiplication	2014	-8.580305300689153	13.714398806266669	2139967
2140692	AI	a parallel approach to direct analog-to-residue conversion	1999	-8.551709380242047	13.569236814589045	2140719
2141552	Arch	low-power split-radix fft processors using radix-2 butterfly units	2016	-8.807572620831996	13.695785512974664	2141579
2141937	Robotics	serial/parallel convolvers	1984	-8.784370133630212	13.388003067684645	2141964
2142456	Robotics	a fpga architecture for real-time processing of variable-length ffts	2011	-8.711018363864504	13.701011658840333	2142483
2142546	Vision	optimized bit level architectures for iir filtering	1990	-8.588845712898713	13.556457963389887	2142573
2142650	Graphics	fast fault-tolerant digital convolution using a polynomial residue number system	1993	-8.905205955458351	13.564221632737048	2142677
2143737	Crypto	bit-serial and bit-parallel montgomery multiplication and squaring over gf(2^m)	2009	-9.006738977338223	13.519108270653179	2143764
2144325	EDA	a high performance parallel fir filters generation tool	2006	-8.901648080917449	13.541232092554994	2144352
2144502	EDA	multi-functional floating-point maf designs with dot product support	2008	-8.375230767660934	13.892756466455436	2144529
2145103	EDA	54x54-bit radix-4 multiplier based on modified booth algorithm	2003	-7.695064174627133	13.796783109677756	2145130
2145416	EDA	correction of faulty signal transmission for resilient designs of signed-digit arithmetic	2012	-8.543101842765866	13.985744628384126	2145443
2145419	Arch	a general approach to design vlsi arrays for the multi-dimensional discrete hartley transform	1994	-8.851414125130594	13.46318044319473	2145446
2145510	EDA	accuracy/energy-flexible stochastic configurable 2d gabor filter with instant-on capability	2017	-7.957640259928166	13.992894802179586	2145537
2145766	EDA	low power study on trace back and reconstruction modules for dna sequences alignment accelerator	2012	-7.309923139264621	13.286774211591014	2145793
2145832	EDA	guided probabilistic checksums for error control in low power digital-filters	2008	-8.709910067720491	14.381239037733135	2145859
2147143	Arch	analog soft decoding for multi-level memories	2005	-7.27019841256797	14.0049978482551	2147170
2147222	Visualization	performance evaluation of a novel direct table lookup method and architecture with application to 16-bit integer functions	2006	-8.8485971600571	13.39385322321757	2147249
2150134	Logic	an fpga implementation of discrete hartley transforms	2003	-8.963412731983722	13.534214789795616	2150161
2150519	Logic	novel high-radix residue number system multipliers and adders	1999	-8.903703940404078	13.57342984104586	2150546
2151213	EDA	high-performance low-power carry speculative addition with variable latency	2015	-8.458846289473572	13.635219980704159	2151240
2152157	EDA	a design approach for compressor based approximate multipliers	2015	-8.385326232825623	13.637899419302256	2152184
2152317	EDA	a parallel stochastic number generator with bit permutation networks	2018	-7.922030943556154	13.387687078476924	2152344
2152372	EDA	multi-gbit/sec low density parity check decoders with reduced interconnect complexity	2005	-7.461249732317943	13.205679164442074	2152399
2153801	EDA	new structure for adder with improved speed, area and power	2011	-7.692473905567526	13.512006809183758	2153828
2153809	Theory	compact deterministic distributed dictionaries (extended abstract)	1991	-8.618137307528102	14.464438518099435	2153836
2154698	EDA	on the design of high-radix on-line division for long precision	1999	-8.359709346127964	13.635097577195895	2154725
2154858	Theory	reliable computations on faulty erew pram	1996	-8.305178846615991	14.84664724746669	2154885
2155393	EDA	vlsi implementation of a low-power high-speed self-timed adder	2000	-7.453838587160138	13.45696761319047	2155420
2155450	EDA	improved routing-based linear algebra for the number field sieve	2005	-8.164901043440233	15.117053109332106	2155477
2155697	EDA	approximate compressors for error-resilient multiplier design	2015	-9.139773168955474	13.737359739115064	2155724
2155840	EDA	dynamic ternary logic gate using neuron-mos literal circuit and double pass-transistor logic	2016	-7.586074931851537	13.294056662328133	2155867
2157240	Arch	programmable power-of-two rns scaler and its application to a qrns polyphase filter	2005	-9.072193056120168	13.472906581345212	2157267
2157247	EDA	efficient fpga implementation of digit parallel online arithmetic operators	2014	-7.754483413958797	14.323822739319494	2157274
2160257	Arch	a memory-based fft processor design with generalized efficient conflict-free address schemes	2017	-9.147519617539572	13.291916531738273	2160284
2160934	Visualization	a carry-free architecture for montgomery inversion	2005	-8.763653281457064	13.650746864626846	2160961
2161512	Vision	a 1.67 ghz 32-bit pipelined carry-select adder using the complementary scheme	2002	-7.848147475323255	13.80876958465216	2161539
2165457	Arch	a combined two's complement and floating-point comparator	2005	-8.083625371462476	13.632756136378383	2165484
2165811	Visualization	efficient arithmetic-residue-based seu-tolerant fir filter design	2013	-8.15383724423681	13.308167740723492	2165838
2166177	PL	fast modular multiplication using booth recoding based on signed-digit number arithmetic	2002	-8.640618131040815	13.657601738990538	2166204
2166187	EDA	systematic design of multi-modulus/multi-function residue number system processors	1994	-8.75137270373975	13.408599451915324	2166214
2166679	EDA	a decimal floating-point fused multiply-add unit with a novel decimal leading-zero anticipator	2011	-8.34906984110273	13.729644687151294	2166706
2166744	Arch	p6 binary floating-point unit	2007	-8.47673109450542	13.639747142525776	2166771
2167747	Arch	computing goldbach partitions using pseudo-random bit generator operators on a fpfa systolic array	1998	-8.637722223880438	13.572196105084155	2167774
2168113	Arch	low power commutator for pipelined fft processors	2005	-8.547855590373679	13.907931383233555	2168140
2168319	EDA	adaptive low-error fixed-width booth multipliers	2007	-9.000155279402842	13.667572527541115	2168346
2169069	EDA	floating-point trigonometric functions for fpgas	2007	-8.68456240060261	13.210426092853716	2169096
2170674	Arch	design and synthesis of a three input flagged prefix adder	2007	-8.439392310453888	13.508411786271123	2170701
2172017	EDA	quantization mode opportunities in fixed-point system design	2010	-8.438859867871788	13.47243551078818	2172044
2172472	EDA	rls lattice algorithm with order probability evaluation as an accelerator for the microblaze processor	2007	-8.835847420791659	13.529935390986399	2172499
2173000	Arch	creating disjoint paths in gamma interconnection networks	1993	-7.788703448619135	14.98093443270576	2173027
2173209	EDA	self-learning mimo-rf receiver systems: process resilient real-time adaptation to channel conditions for low power operation	2014	-8.851932728486041	15.039163379306588	2173236
2175155	Mobile	memory-efficient high-speed convolution-based generic structure for multilevel 2-d dwt	2013	-8.630828670476538	13.88554781018498	2175182
2175330	Arch	sampled analog architecture for 2-d dct	2006	-9.037447229611779	13.678849119773492	2175357
2175918	EDA	a computationally efficient reconfigurable constant multiplication architecture based on csd decoded vertical–horizontal common sub-expression elimination algorithm	2018	-8.66183935578734	13.698053857828533	2175945
2176695	Arch	recode then lsb-first sar adc for reducing energy and bit-cycles	2018	-7.8838126685776695	13.690238616868465	2176722
2178018	Arch	design of energy-efficient discrete cosine transform using pruned arithmetic circuits	2016	-8.251667168881799	13.638617310226731	2178045
2178216	EDA	a pipelined architecture for user-defined floating-point complex division on fpga	2017	-8.50686047905061	13.767334670689086	2178243
2179896	EDA	two new low-power and high-performance full adders	2009	-7.306746465124911	13.747064159560908	2179923
2180247	Logic	an efficient algorithm and parallel implementations for binary and residue number systems	1993	-9.016417741102341	13.341167364872145	2180274
2180684	Arch	fast binary to bcd converters for decimal communications using new recoding circuits	2014	-8.441092514044799	13.589832347441025	2180711
2181129	EDA	high speed speculative multipliers based on speculative carry-save tree	2014	-8.308952332881471	13.44072215742382	2181156
2181371	EDA	reconfigurable arithmetic logic unit designed with threshold logic gates	2019	-7.37569809190377	13.433887133858404	2181398
2182126	EDA	parallel scrambler for high-speed applications	2006	-8.040409162147204	13.78761413406353	2182153
2182346	HPC	high-accuracy stochastic computing-based fir filter design	2018	-8.933628281974073	13.440715896902294	2182373
2183531	Arch	a new high dynamic range moduli set with efficient reverse converter	2008	-8.749980691787856	13.570259361019852	2183558
2183951	EDA	low power quaternary cmos circuit design	2009	-7.571234478647008	13.363190336905529	2183978
2183998	Arch	reduced z-datapath cordic rotator	2008	-8.983621624751088	13.654727177584885	2184025
2184047	Crypto	low complexity bit serial systolic multipliers over gf(2m) for three classes of finite fields	2002	-8.84451990741502	13.606248727473636	2184074
2184498	Vision	design of residue generators and multioperand modular adders using carry-save adders	1994	-8.657855899391864	13.628553159551673	2184525
2184926	EDA	an fpga-specific algorithm for direct generation of multi-variate gaussian random numbers	2010	-9.133322749586561	13.642155516181019	2184953
2185773	EDA	self-checking architectures for fast hartley transform	1995	-9.052636515749679	13.2469138236737	2185800
2185928	EDA	a regularly structured parallel multiplier with low-power non-binary-logic counter circuits	2001	-8.140168533945069	13.331209798854587	2185955
2185938	Arch	bit-serial ab2 multiplier using modified inner product	2002	-8.145177830750724	14.204074670129405	2185965
2186183	EDA	high-speed hardware architecture of scalar multiplication for binary elliptic curve cryptosystems	2016	-7.637618844590152	14.747799750852431	2186210
2186486	EDA	design of a novel low power 8-transistor 1-bit full adder cell	2011	-7.339232098790889	13.64912459964784	2186513
2186493	EDA	fault-tolerant carry-save adders	1974	-8.0423293391664	13.247243164117416	2186520
2186540	EDA	bit-level arithmetic optimization for carry-save additions	1999	-8.80564604014949	13.702519187706145	2186567
2187316	EDA	bit-level retiming of high-speed digital recursive filters	2002	-8.825758307133732	13.618917811820483	2187343
2187378	EDA	high-speed, low-complexity systolic designs of novel iterative division algorithms in gf(2^m)	2004	-9.04167774847672	13.32489169208493	2187405
2187722	EDA	a fast qrns-based algorithm for the dct and its field-programmable logic implementation	2003	-8.69311016718452	13.728373527800533	2187749
2188010	Logic	modulo (2p plusminus 1) multipliers using a three-operand modular signed-digit addition algorithm	2006	-8.679049147929609	13.54698114472181	2188037
2188353	EDA	single error correcting finite field multipliers over gf(2m)	2008	-7.8365652772823	13.420299046791346	2188380
2189538	EDA	efficient phase unwrapping architecture for digital holographic microscopy	2011	-8.84026874720836	13.660857954159358	2189565
2190386	EDA	reconfigurable digital sequential system on chip design with its analysis of various parameters & power reduction using dynamic partial reconfiguration	2013	-7.655777527801997	14.219010795442221	2190413
2192247	AI	a test round controllable local diagnosis algorithm under the pmc diagnosis model	2014	-8.108858685379575	15.08929234129059	2192274
2192297	Networks	energy-efficient high-order fir filtering through reconfigurable stochastic processing (abstract only)	2015	-8.789991380529731	13.55458671361951	2192324
2192402	EDA	high-performance left-to-right array multiplier design	2003	-8.617522624040033	13.216553483913831	2192429
2193021	EDA	radix-16 booth multiplier using novel weighted 2-stage booth algorithm	2014	-8.512698035815626	13.622443386879002	2193048
2193121	Robotics	improved quantization error compensation method for fixed-width booth multipliers	2014	-8.7358338608479	13.694826194048238	2193148
2193486	Embedded	hybrid fault diagnosability with unreliable communcation links	1988	-7.90267684187997	15.004904779376625	2193513
2193496	HPC	real/complex reconfigurable arithmetic using redundant complex number systems	1997	-8.716311782698174	13.534862340322112	2193523
2193563	EDA	an efficient reconfigurable montgomery multiplier architecture for gf(n)	2006	-8.410957953646692	13.741473159424725	2193590
2194180	EDA	mrpf: an architectural transformation for synthesis of high-performance and low-power digital filters	2003	-8.997019083207249	13.267695644064336	2194207
2194560	EDA	a new hardware efficient design for the one dimensional discrete fourier transform	2002	-8.978011465028306	13.416676077212006	2194587
2194596	EDA	high-speed c-testable systolic array design for galois-field inversion	1997	-8.810629892612571	13.450024421247177	2194623
2194937	EDA	a space-efficient design for reversible floating point adder in quantum computing	2013	-7.930814892400571	13.214318669530936	2194964
2195771	Metrics	dynamic-reference-voltage-based detection algorithm for ldpc-coded nand flash memory	2018	-8.23884340507188	14.521815121635024	2195798
2196021	Arch	reconfigurable inner product hardware architecture for increased hardware utilization in sdr systems	2006	-8.586276006102555	13.980282218559713	2196048
2196628	EDA	new approach to the reduction of sign-extension overhead for efficient implementation of multiple constant multiplications	2015	-8.662269941983146	13.407711588456907	2196655
2197464	ML	design of a residue number system based linear system solver in hardware	2017	-8.840348776749623	13.66182990811967	2197491
2197583	EDA	one-transistor-cell 4-valued universal-literal cam for cellular logic image processing	1997	-7.404693315335113	13.229421671472494	2197610
2198260	DB	hardware support for arithmetic units of processor with multimedia extension	2007	-8.277012172045767	13.635790405881979	2198287
2198414	EDA	using memristor technology for multi-value registers in signed-digit arithmetic circuits	2016	-7.535979817991543	13.610889809120765	2198441
2198842	EDA	array-based approximate arithmetic computing: a general model and applications to multiplier and squarer design	2015	-8.487776272852866	13.655244676094876	2198869
2199165	Arch	comparison of the horizontal and the vertical common subexpression elimination methods for realizing digital filters	2005	-9.000090995160543	13.569081824990663	2199192
2202335	EDA	experiments with synthesizing multiplier reduction trees	2012	-8.103488254052763	13.504675860376114	2202362
2203053	EDA	fpga-specific arithmetic optimizations of short-latency adders	2011	-7.910431747890012	14.252446761179678	2203080
2204286	Arch	the design of error checkers for self-checking residue number arithmetic	1983	-8.450779553245129	13.486921279849618	2204313
2204467	Arch	kilocore: a 32-nm 1000-processor computational array	2017	-7.32613627995633	14.815574297760868	2204494
2204728	Arch	efficient hardware implementation of the stream cipher wg-16 with composite field arithmetic	2013	-8.073135701505349	14.323329662457011	2204755
2205387	Arch	design and implementation of novel fir filter architecture for efficient signal boundary handling on xilinx virtex fpgas	2004	-8.767015218310199	13.519795869465765	2205414
2206493	Networks	efficient conversion from binary to multi-digit multi-dimensional logarithmic number systems using arrays of range addressable look-up tables	2002	-9.139293447503565	13.229739367979162	2206520
2206638	Embedded	an fpga implementation of a fully verified double precision ieee floating-point adder	2007	-8.37190544732779	13.488216041988592	2206665
2207732	Robotics	bit-serial fir filters with csd coefficients for fpgas	1995	-8.838439956948099	13.558841551117228	2207759
2207740	Robotics	a novel artificial-immune-based approach for system-level fault diagnosis	2006	-7.956497210938758	15.005634285159635	2207767
2208265	EDA	systolic and non-systolic scalable modular designs of finite field multipliers for reed–solomon codec	2009	-8.742823958307516	13.699251851836346	2208292
2208809	EDA	power efficient sequential multiplication using pre-computation	2006	-8.326386348294747	13.717031892620275	2208836
2209778	EDA	the fastest multiplier on fpgas with redundant binary representation	2000	-8.73640596377011	13.410313292026446	2209805
2210220	EDA	design and evaluation of a null-convention circuit based on dual-rail current-mode differential logic	2006	-7.422253165456456	13.649977916283305	2210247
2210628	Arch	a high-speed fir adaptive filter architecture using a modified delayed lms algorithm	2011	-9.119553389226686	13.680273447872946	2210655
2210649	EDA	cmos comparators for high-speed and low-power applications	2006	-7.426663752423972	13.900775384350881	2210676
2211036	Arch	energy-efficient pass-transistor-logic using decision feedback equalization	2013	-7.958191785339153	14.200469835732793	2211063
2212982	EDA	48-mode reconfigurable design of sdf fft hardware architecture using radix-32 and radix-23 design approaches	2017	-9.113276600183216	14.456231085861912	2213009
2213261	Arch	a low power 50mhz fft processor with cyclic extension and shaping filter	1998	-8.92160677510137	14.43295670343683	2213288
2214207	ML	a case for digit serial vlsi signal processors	1990	-8.709407435475145	13.512800607913851	2214234
2214330	HPC	improved matrix multiplier design for high-speed digital signal processing applications	2014	-8.687761709605125	13.738059989966695	2214357
2214730	ML	a comparative study of classification methods for flash memory error rate prediction	2018	-7.9693192742921175	14.40871912954147	2214757
2215234	EDA	low latency gf(2m) polynomial basis multiplier	2011	-8.514150611926823	14.090155823269546	2215261
2215514	ML	high-performance fpga filters using sigma-delta modulation encoding	1999	-9.020782494046104	13.960066663132215	2215541
2215647	HCI	low power mac design with variable precision support	2009	-8.993566410167002	13.553484624415427	2215674
2217184	Arch	fault-tolerant reconfigurable low-power pseudorandom number generator	2013	-7.345973945158953	14.070159816096293	2217211
2217264	EDA	low power wallace multiplier design based on wide counters	2012	-7.995541099276104	13.875138147141024	2217291
2218435	Arch	on the design of efficient modular adders	2005	-7.99896589191599	13.458065335628342	2218462
2219830	EDA	framework for digital filter design optimization (difidot) using mcm based register minimization retiming for noise removal ecg filters	2016	-8.690429097375953	13.65870587865589	2219857
2220766	EDA	vlsi implementation of reconfigurable cells for rfu in embedded processors	2010	-7.817269867552847	13.362398555134867	2220793
2221029	Robotics	gf(2^m) multiplication and division over the dual basis	1996	-9.146986510862673	13.270785774855545	2221056
2221616	Embedded	design of optimized radix-2 and radix-4 butterflies from fft with decimation in time	2016	-8.867302982361744	13.60278555152097	2221643
2221798	EDA	word-parallel associative memory for k-nearest-neighbor with configurable storage space of reference vectors	2015	-8.368750065120809	13.361614195877824	2221825
2222058	Arch	the universality of various types of simd machine interconnection networks	1977	-8.346789683826755	15.061123124819455	2222085
2222093	EDA	reducing multiplier energy by data-driven voltage variation	2004	-7.642080088247307	13.92261419973467	2222120
2222417	Arch	a novel memory architecture to achieve minimal rounding/truncation errors for n dimensional image transformation	1995	-8.701211149262884	13.500752452025774	2222444
2223745	HPC	mcm-based implementation of block fir filters for high-speed and low-power applications	2011	-8.96006979745098	13.808293963819168	2223772
2223796	Robotics	low-power adaptive fir equalizer via soft error cancellation	2006	-8.778097079781583	14.454346834186813	2223823
2225552	EDA	an ldpc decoder with time-domain analog and digital mixed-signal processing	2014	-8.993061992175523	14.129193088564307	2225579
2225611	Arch	a run-time reconfigurable engine for image interpolation	1998	-8.729758461387842	13.490480570996956	2225638
2226674	EDA	scalable low power digital filter architectures for varying input dynamic range	2013	-8.39409607803564	13.611497761310638	2226701
2226792	EDA	energy-delay estimation technique for high-performance microprocessor vlsi adders	2003	-7.868164609577541	13.56497809266124	2226819
2227405	EDA	the split-radix fast fourier transforms with radix-4 butterfly units	2013	-9.008909951630171	13.305591244816728	2227432
2227682	EDA	a cordic-based low-power statistical feature computation engine for wsn applications	2015	-8.857966837346662	14.39106491300268	2227709
2228049	Robotics	a radix-2 dit fft with reduced arithmetic complexity	2014	-9.072908230538571	13.600298597238018	2228076
2228179	EDA	mullet - a parallel multiplier generator	2005	-8.487608363599456	13.588705072282613	2228206
2229232	Arch	reduced delay bcd adder	2007	-8.263339581942368	13.803628959427916	2229259
2229386	EDA	analysis of deskew signaling via adaptive timing	2009	-7.465242390597753	13.989783118654866	2229413
2231120	EDA	low-cost approximate multiplier design using probability-driven inexact compressors	2018	-8.571374971350266	13.60389744935703	2231147
2232565	EDA	low overhead architectures for omp compressive sensing reconstruction algorithm	2017	-8.984331323692789	13.940542934093768	2232592
2233038	EDA	a processor-in-memory architecture for multimedia compression	2007	-8.734779439144793	14.135860339086776	2233065
2233044	EDA	a methodology for automatic hardware synthesis of multiplier-less digital filters with prescribed output accuracy	2006	-8.95224083495006	13.677200742676511	2233071
2233309	EDA	area-efficient parallel-prefix ling adders	2010	-8.061095857369551	13.702079623291493	2233336
2234892	Arch	probability-based static scaling optimization for fixed wordlength fft processors	2014	-8.713951166427586	13.668222170743535	2234919
2236315	Vision	designing optimum one-level carry-skip adders	1993	-7.74822862274851	13.57643621532995	2236342
2236443	EDA	decimal addition on fpga based on a mixed bcd/excess-6 representation	2017	-8.512712793359913	13.55139093023092	2236470
2237098	Mobile	electrical design and evaluation of asynchronous serial bus communication network of 48 sensor platform lsis with single-ended i/o for integrated mems-lsi sensors	2018	-7.829086693798431	14.719623067442994	2237125
2237120	EDA	qca based design of polar encoder circuit for nano communication network	2018	-7.373613684089213	13.515979517001169	2237147
2239306	EDA	an improved gf(2) matrix inverter with linear time complexity	2010	-8.68070175253987	13.397103662565666	2239333
2239480	Arch	neda: a low-power high-performance dct architecture	2006	-8.789488044246173	13.660239877405687	2239507
2241166	Arch	open source high performance floating-point modules	2006	-8.132908596117035	13.984839984583555	2241193
2241489	Arch	fine-grain pipelined reconfigurable vlsi architecture based on multiple-valued multiplexer logic	2017	-7.744787909866412	13.718073003360784	2241516
2243530	EDA	a constant-time channel-assignment algorithm on reconfigurable meshes	1992	-7.955941235610872	14.712000423793276	2243557
2244016	EDA	design of ultra lowpower full adder using modified branch based logic style	2013	-7.246611265835647	13.729003179663891	2244043
2244379	HPC	modified booth truncated multipliers	2004	-8.82061882093774	13.463265183308696	2244406
2247523	Robotics	binary tree search architecture for efficient implementation of round robin arbiters	2004	-7.86002069925558	14.902883701217695	2247550
2248613	Arch	a high-speed, energy-efficient two-cycle multiply-accumulate (mac) architecture and its application to a double-throughput mac unit	2010	-8.095621441526395	13.903281635851036	2248640
2249598	EDA	a modified cordic fpga implementation for wave generation	2014	-8.896351924950348	13.925518729758101	2249625
2249670	Vision	a tale of two architectures: ti tms 320 spc vs. dec micro/j-11	1983	-8.454607380177809	13.934818088616238	2249697
2250208	Arch	high speed redundant adder and divider in output prediction logic	2005	-7.666916007445482	13.5580925315099	2250235
2250507	Arch	digit pipelined arithmetic on fine-grain array processors	1995	-8.678676821232306	13.58294975237488	2250534
2251002	HPC	a shuffle-based alternative to the adm interconnection architecture	1993	-7.8725089286450585	15.051973669249358	2251029
2252602	EDA	a 280mv 3.1pj/code huffman decoder for deflate decompression featuring opportunistic code skip and 3-way symbol generation in 14nm tri-gate cmos	2018	-7.281771826710178	14.310047014758744	2252629
2253289	EDA	synthesis of reconfigurable multiplier blocks: part i - fundamentals	2005	-9.09924544575069	13.900678978643635	2253316
2253522	EDA	a low power fir filter design for image processing	2001	-8.088714742100679	13.63491106395778	2253549
2253562	Embedded	design of elliptic curve cryptoprocessors over gf(2163) on koblitz curves	2014	-8.0755151446723	14.420096134281476	2253589
2254227	EDA	implementation of 32-bit ling and jackson adders	2011	-8.112010600118174	13.278622746145228	2254254
2254510	Arch	on permuting properties of regular rectangular sw-banyans	1985	-8.27867612056912	15.040201012848588	2254537
2254974	DB	multiplexer implementation of low-complexity polynomial basis multiplier in gf(m2) using all one polynomial	2011	-8.696432281383077	13.475437798652527	2255001
2255251	EDA	a new systolic array algorithm for a high throughput low cost vlsi implementation of dct	2008	-9.024432761834227	13.382652142231587	2255278
2257326	Embedded	a new class of floating-point data formats with applications to 16-bit digital-signal processing systems	2009	-8.996305537912248	13.221696386122627	2257353
2257816	Arch	fpga-based 3d median filtering using word-parallel systolic arrays	2004	-8.775553521210728	13.650187475362337	2257843
2260229	EDA	reusing smaller optimized fft blocks for the realization of larger power-efficient radix-2 ffts	2015	-8.775609928488626	13.709427859771418	2260256
2260702	EDA	hierarchical segmentation for hardware function evaluation	2009	-8.999852874000215	13.295744081035295	2260729
2261066	EDA	parallel prefix ling structures for modulo 2^n-1 addition	2009	-8.264994213838117	13.388196359415696	2261093
2261492	NLP	minimizing energy dissipation in high-speed multipliers	1997	-8.380595852277676	13.608457308423187	2261519
2261809	EDA	an analysis of full adder cells for low-power data oriented adders design	2013	-7.455093861776392	13.431406706589087	2261836
2262343	EDA	a faddeev systolic array for ekf-slam and its arithmetic data representation impact on fpga	2018	-8.655750361391457	13.611413495872867	2262370
2262361	EDA	fpga realization of fir filters by efficient and flexible systolization using distributed arithmetic	2008	-8.73001497185565	13.726435766814562	2262388
2262403	EDA	new implementations, tools, and experiments for decreasing self-checking plas area overhead	1991	-7.580677234772969	13.411797241124948	2262430
2262534	EDA	a bit-serial variable-accuracy fft processor for energy-harvesting systems	2018	-7.761103671889916	13.995660405619953	2262561
2262956	EDA	a low cost and high speed csd-based symmetric transpose block fir implementation	2017	-8.888245380215908	14.021064283646707	2262983
2264819	Arch	error-correcting codes for concurrent error correction in bit-parallel systolic and scalable multipliers for shifted dual basis of gf(2^m)	2010	-8.74315950739197	13.753708371610172	2264846
2266877	EDA	design and optimization of multiplierless fir filters using sub-threshold circuits	2013	-8.553602464188911	13.740571658805676	2266904
2267415	EDA	novel high-speed dynamic differential ultra low voltage logic for supply-voltage below 300 mv	2015	-7.248738487339129	13.561168923919945	2267442
2268173	EDA	design of a 3-d stacked floating-point goldschmidt divider	2015	-7.718506871455634	13.217178361506676	2268200
2268467	Arch	high throughput floating point exponential function implemented in fpga	2015	-8.757628652023103	13.46746572214451	2268494
2268640	Arch	a novel low-power reconfigurable fft processor	2005	-8.474559983405138	13.94035840480628	2268667
2269246	EDA	shift invert coding (sinv) for low power vlsi	2004	-7.499833464251352	13.557165909245109	2269273
2269784	Visualization	high-throughput memory-based architecture for dht using a new convolutional formulation	2007	-8.936998608510246	13.565676913564095	2269811
2270341	HPC	the algorithms for fpga implementation of sparse matrices multiplication	2014	-8.839467382149289	13.489501115415788	2270368
2270460	HPC	a high performance iir filter chip and its evaluation system	1994	-8.604012840745591	14.351114452704431	2270487
2270774	Arch	design of arithmetic elements for burroughs scientific processor	1978	-7.61686063225472	14.625866426941645	2270801
2271099	EDA	efficient combinational circuits for division by small integer constants	2016	-8.495940781042034	13.377076687167387	2271126
2271231	Arch	a compact modular architecture for the realization of high-speed binary sorting engines based on rank ordering	2000	-8.094807755616404	13.259851314750811	2271258
2272764	EDA	design of ternary d flip-flop using one latch with neuron-mos literal circuit	2013	-7.543388038410031	13.323426521863981	2272791
2273730	EDA	guest editorial: design and implementation of dsp systems	2016	-8.739948334799942	14.280580792299533	2273757
2274542	Vision	high speed k-winner-take-all competitive learning in reconfigurable hardware	2009	-8.427704938265737	13.668329349487422	2274569
2275393	EDA	efficient residue number system iterative modular multiplication algorithm for fast modular exponentiation	2008	-8.297646404095326	14.21564511188146	2275420
2276178	Theory	an implementation of lattice filters using four operands real multiply accumulation	2002	-8.982928917975599	13.415734152137118	2276205
2278807	EDA	a novel low-complexity method for parallel multiplierless implementation of digital fir filters	2005	-9.074411245989907	13.318394075908358	2278834
2279101	EDA	a fast parallel (23, 12, 7) qr decoder based on syndrome-weight determination	2011	-8.141245383602536	13.912433282275034	2279128
2279113	Arch	floating-point fused multiply-add: reduced latency for floating-point addition	2005	-8.635108300870781	13.641843800644807	2279140
2279791	EDA	highly efficient comparator design automation for tiq flash a/d converter	2008	-7.587471709945485	13.647778911642066	2279818
2280679	EDA	(t, k)-diagnosability for regular networks	2010	-8.05402725208002	15.093470798960604	2280706
2280703	EDA	an ieee 754-2008 decimal parallel and pipelined fpga floating-point multiplier	2010	-8.437491147789	13.543864750717995	2280730
2281431	EDA	multi-operand adder synthesis on fpgas using generalized parallel counters	2009	-8.603052614640166	13.608848830410704	2281458
2281861	EDA	hardware-efficient parallel fir filter structure based on modified cook-toom algorithm	2018	-9.163924370815376	13.511669790617626	2281888
2282979	EDA	efficient dual-precision floating-point fused-multiply-add architecture	2018	-8.330502815174839	13.988645585202212	2283006
2283399	Arch	bit memory instructions for a general cpu	2004	-8.090005398326657	13.80050813197628	2283426
2283461	Crypto	design of efficient modulo 2/sup n/ + 1 multipliers	2007	-8.907464573785049	13.233328345228268	2283488
2284441	Arch	cntfet-based divide-by-n/[n+1] dmfps using m-gdi method for future generation communication networks	2018	-7.336868154193986	13.692347563496645	2284468
2284460	EDA	new metrics for the reliability of approximate and probabilistic adders	2013	-7.9519269509258566	13.350589054495176	2284487
2284814	Arch	a parallel branching program machine for sequential circuits: implementation and evaluation	2010	-7.927797335479081	13.338003641117673	2284841
2284861	Crypto	an iws montgomery modular multiplication algorithm	1997	-9.080278654370511	13.214436340041	2284888
2286570	EDA	multiple constant multiplication with ternary adders	2013	-8.65113240177186	13.48263691101065	2286597
2286693	EDA	optimized cubic chebyshev interpolator for elementary function hardware implementations	2014	-8.897189097037787	13.579409291217225	2286720
2286866	Embedded	unified mixed radix 2-4 redundant cordic processor	1996	-9.144611654771877	13.319009149499545	2286893
2287235	HPC	rom based methods for computing the squaring operation in modular rings	1994	-8.732862726289929	13.552135827104847	2287262
2287498	Embedded	simplified floating-point division and square root	2013	-8.783136431257974	13.256712462083641	2287525
2287558	Arch	multiplexing aer asynchronous channels over lvds links with flow-control and clock-correction for scalable neuromorphic systems	2017	-7.42720538040578	14.476808602898046	2287585
2288745	EDA	expandable mdc-based fft architecture and its generator for high-performance applications	2010	-8.738958324056346	14.133165422966727	2288772
2288898	Arch	sigma: a vlsi systolic array implementation of a galois field gf(2 m) based multiplication and division algorithm	1993	-8.68606144921524	13.682732083953724	2288925
2289170	Robotics	realization of fir digital filters based on stochastic/binary hybrid computation	2016	-9.04233598063938	13.399557267982905	2289197
2289421	Arch	an optimized coefficient update processor for high-throughput adaptive equalizers	1997	-8.735035714834408	13.808343218108178	2289448
2289941	Crypto	a high-speed scalable cmos current-mode winner-take-all network	1996	-7.409083803583004	13.324358944301894	2289968
2290072	Arch	an efficient 2-d dwt architecture via resource cycling	2001	-8.925342539873462	13.66732151839316	2290099
2292879	EDA	on the use of approximate adders in carry-save multiplier-accumulators	2017	-8.528193186859896	13.576359615454285	2292906
2293297	Arch	combined ieee compliant and truncated floating point multipliers for reduced power dissipation	2001	-8.645231485329205	13.635171703690155	2293324
2294518	Visualization	concurrent error detection in finite-field arithmetic operations using pipelined and systolic architectures	2009	-8.430541611014212	13.425709085508124	2294545
2295528	Arch	low complexity multidimensional cdf 5/3 dwt architecture	2014	-8.935996958196966	13.76472559442324	2295555
2295711	EDA	area/performance evaluation of digit-digit gf(2k) multipliers on fpgas	2013	-8.204345668495666	14.07155510648421	2295738
2295793	Arch	vfloat: a variable precision fixed- and floating-point library for reconfigurable hardware	2010	-8.522287294271838	13.42748148309126	2295820
2296878	Vision	systolic modular multiplication	1993	-8.582790777345275	13.816326547578829	2296905
2297682	Visualization	shift-register-based data transposition for cost-effective discrete cosine transform	2007	-8.703085316189076	13.738291434598196	2297709
2298196	Arch	fast ripple-carry adders in standard-cell cmos vlsi	2011	-8.309061175165844	13.327956062453337	2298223
2299130	Robotics	a single-chip ibm system/390 floating-point processor in cmos	1992	-7.33837282677541	14.022579800373885	2299157
2299382	HPC	study of finite word-length effect on the performance of watermarking methods	2015	-8.935299085755965	13.347578633580756	2299409
2299432	Arch	high throughput power-aware fir filter design based on fine-grain pipelining multipliers and adders	2003	-8.64636748634552	13.856378063050911	2299459
2299909	Arch	a radix-8 wafer scale fft processor	1992	-8.424795032123193	13.709276774525796	2299936
2300225	EDA	integer linear programming-based bit-level optimization for high-speed fir decimation filter architectures	2010	-8.940799882653405	13.847347935032385	2300252
2300533	EDA	an interface for the i2c protocol in the waferboard™	2013	-7.250757852414372	14.594599126198617	2300560
2301418	EDA	truncated binary multipliers with variable correction and minimum mean square error	2010	-9.126864008937009	13.705484945027106	2301445
2303302	Robotics	real time cepstrum computation based on an advanced cordic processor	1993	-8.877624776854693	13.251388902834144	2303329
2304569	Embedded	implementing multiplication with split read-only memory	1995	-8.864193986591069	13.26837456247582	2304596
2304897	Embedded	a generalized multibit recoding of two's complement binary numbers and its proof with application in multiplier implementations	1990	-9.121909514403924	13.243989174988638	2304924
2305815	EDA	eci value generations in cse-based distributors	1998	-7.848546114116278	15.084241250048487	2305842
2306131	EDA	optifex: a framework for exploring area-efficient floating point expressions on fpgas with optimized exponent/mantissa widths	2017	-8.471079149254315	13.524896431315346	2306158
2306342	Crypto	efficient hardware implementation of 1024 point radix-4 fft	2014	-8.536444791588126	14.02704864054608	2306369
2307409	Crypto	cherry-picking reliable puf bits with differential sequence coding	2016	-9.03179986398766	14.621301975118019	2307436
2309878	Arch	digit pipelined processors	1987	-8.887987455203168	13.352222177150189	2309905
2310808	Arch	implementation of binary floating-point arithmetic on embedded integer processors - polynomial evaluation-based algorithms and certified code generation	2009	-8.676846245790074	13.329958962674851	2310835
2311119	Arch	energy-efficient signal processing via algorithmic noise-tolerance	1999	-8.612985316551786	14.350244904217329	2311146
2311940	Arch	new bit-parallel systolic architectures for computing multiplication, multiplicative inversion and division in gf(2m) under polynomial basis and normal basis representations	2008	-8.777286720560149	13.38642597924815	2311967
2313817	EDA	novel architectures for efficient (m, n) parallel counters	2007	-7.394101552574472	13.674370668720288	2313844
2314474	Arch	experiments in mapping expressions to dsp blocks	2014	-8.588239720680424	13.514557683637454	2314501
2314756	Arch	novel structures for cyclic convolution using improved first-order moment algorithm	2014	-9.096198545737222	13.286668893141329	2314783
2317800	EDA	reliable hardware architectures of the cordic algorithm with a fixed angle of rotations	2017	-7.9230552909022105	13.620271092653295	2317827
2318923	EDA	low-power mixed-signal cvns-based 64-bit adder for media signal processing	2008	-7.999781987247638	13.485435857517064	2318950
2320133	Visualization	unified systolic-like architecture for dct and dst using distributed arithmetic	2006	-9.116199349258316	13.295400549828033	2320160
2321539	Embedded	using multilevel phase change memory to build data storage: a time-aware system design perspective	2013	-8.871942598853867	14.663107033699724	2321566
2322528	EDA	a novel 32-bit scalable multiplier architecture	2003	-8.262089440632488	13.58230356340899	2322555
2322884	EDA	crossbar based design schemes for switch boxes and programmable interconnection networks	2005	-7.743553653907004	14.701820304419654	2322911
2323775	EDA	power efficient dynamic-range utilisation for dsp on fpga	2008	-8.744255104397995	13.821778897486553	2323802
2324011	EDA	two-dimensional signal gating for low-power array multiplier design	2002	-8.085062922835089	13.63706590634928	2324038
2324344	EDA	design for low-power, low-cost, and high-reliability precomputation-based content-addressable memory	2002	-7.31124351063085	13.880496079896002	2324371
2325112	EDA	decoder and pass transistor based digitally controlled linear delay element	2014	-7.2448491426471735	13.440069782622025	2325139
2325148	AI	an intermediation system based on agents modelling to share knowledge in a community of practices	2008	-8.801569272097476	14.67852156445065	2325175
2326701	EDA	implementation of a charge redistribution based 2-d dct architecture for wireless capsule endoscopy	2013	-8.734202001456353	13.905089072581953	2326728
2327086	EDA	a hierarchical design of high performance 8x8 bit multiplier based on vedic mathematics	2011	-8.249758730989733	13.636493160219345	2327113
2328876	EDA	energy efficient stochastic computing with sobol sequences	2017	-8.612219569349378	13.71920930861292	2328903
2329276	Arch	a permutation network for configurable and scalable fft processors	2011	-8.724158044370176	13.664900966935306	2329303
2329346	EDA	an fft core for dvb-t/dvb-h receivers	2006	-9.008937306109429	14.091489314455607	2329373
2329883	EDA	energy and performance trade-off in nanophotonic interconnects using coding techniques	2017	-7.420135244158626	14.564072529170954	2329910
2329998	EDA	high-speed vlsi implementation of digit-serial gaussian normal basis multiplication over gf(2m)	2016	-8.409637019026329	13.524859652901911	2330025
2330193	EDA	fpga based efficient dtmf detection using split goertzel algorithm with optimized resource sharing approach	2014	-9.07077767806195	15.026918068986234	2330220
2330460	EDA	analysis and optimization of product-accumulation section for efficient implementation of fir filters	2016	-8.706026714194266	13.648704469359904	2330487
2331738	EDA	gate replacement technique for reducing leakage current in wallace tree multiplier	2013	-7.2714490357917	13.753889884116823	2331765
2332133	Arch	14.4 a 21.5m-query-vectors/s 3.37nj/vector reconfigurable k-nearest-neighbor accelerator with adaptive precision in 14nm tri-gate cmos	2016	-7.279391799973199	14.023143034529948	2332160
2332926	EDA	low power optimized array multiplier with reduced area	2011	-8.265918989867139	13.904593805949071	2332953
2333788	Embedded	parameterized module generator for an fpga-based electronic cochlea	2001	-8.731533595514142	13.718810360649874	2333815
2334506	EDA	optimized low-power elementary function approximation for chebyshev series approximations	2012	-8.93306622258015	13.55773416432324	2334533
2334943	HPC	an effective method for hardware multiplication using vedic mathematics	2018	-8.472670895490973	13.628594812866956	2334970
2335249	Robotics	a generalized analog architecture for dct, dst and its inverse	2004	-9.013343923324213	13.617499898005462	2335276
2335978	HPC	sparse matrix multiplication on an associative processor	2015	-8.828234202177505	13.276577420467529	2336005
2336618	EDA	fpga-accelerated simulation of truncated-matrix multipliers	2012	-8.471508854951121	13.535657403203563	2336645
2338458	EDA	improving area efficiency of residue number system based implementation of dsp algorithms	1999	-8.529720931088255	13.59361796661458	2338485
2339644	EDA	fpga implementations of bcd multipliers	2009	-8.623442812272271	13.448781709916949	2339671
2340355	EDA	a 0.4v 320mb/s 28.7µw 1024-bit configurable multiplier for subthreshold soc encryption	2016	-7.5059662765454425	14.472515573317803	2340382
2340573	HPC	a generalized theory for system level diagnosis	1987	-7.9817319556250395	14.905171263883743	2340600
2340702	EDA	low-power, high-throughput, and low-area adaptive fir filter based on distributed arithmetic	2013	-8.855971069557691	13.816386336966813	2340729
2340871	EDA	prohos-1 - a vector processor for the efficient estimation of higher-order moments	1996	-9.15534540245342	13.401903233082145	2340898
2341316	EDA	performance-improved computation of very large word-length lns addition/subtraction using signed-digit arithmetic	2003	-8.666450453595276	13.671829988170972	2341343
2341340	Vision	an efficient vlsi architecture for convolution based dwt using mac	2018	-8.725181600663054	13.836712084460089	2341367
2341353	EDA	a high-speed energy-efficient 64-bit reconfigurable binary adder	2003	-8.104917663475423	13.920575275838134	2341380
2341390	EDA	parallel balanced-bit-serial design technique for ultra-low-voltage circuits with energy saving and area efficiency enhancement	2018	-7.413818310079572	14.055148822213793	2341417
2341457	Visualization	sequence-switch coding for low-power data transmission	2004	-7.251758571771217	13.930301018240788	2341484
2342596	EDA	on the implementation of a low-power ieee 802.11a compliant viterbi decoder	2006	-7.558379441333568	14.138799396192029	2342623
2343121	Arch	scalable hardware implementing high-radix montgomery multiplication algorithm	2007	-8.353838711004961	13.846002124361215	2343148
2343779	Arch	a novel conflict-free parallel memory access scheme for fft constant geometry architectures	2013	-8.776451911084786	13.407248071346366	2343806
2344678	EDA	charge-sharing-problem reduced split-path domino logic	2004	-7.5259606954180525	13.557036369130234	2344705
2345549	HPC	fast parallel algorithm for prefix computation in multi-mesh architecture	2017	-8.263083220168308	14.94393681781799	2345576
2345704	HPC	a decimal floating-point accurate scalar product unit with a parallel fixed-point multiplier on a virtex-5 fpga	2010	-8.522676238051156	13.667548923881116	2345731
2346477	EDA	a low complexity modulo 2n+1 squarer design	2008	-8.441328372181598	13.836920558923408	2346504
2346936	Arch	a pipelined area-efficient and high-speed reconfigurable processor for floating-point fft/ifft and dct/idct computations	2016	-9.13457136740403	14.324775501815786	2346963
2347628	Logic	bit parallel-serial implementation of combinatorial filter in canonical form	1982	-8.985690671902749	13.453924102288342	2347655
2347641	EDA	complexity reduction of digital filters using shift inclusive differential coefficients	2004	-9.014273549849696	13.215172119732188	2347668
2348268	Embedded	architectural design and fpga implementation of radix-4 cordic processor	2010	-8.245779736882717	14.110809061008556	2348295
2349275	EDA	soft output viterbi decoder using hybrid register exchange	2011	-7.67676847332505	13.730304620514838	2349302
2351405	EDA	efficient implementation of parallel bcd multiplication in lut-6 fpgas	2010	-8.43926152433197	13.593300356725011	2351432
2352018	Arch	implementation of high speed radix-10 parallel multiplier using verilog	2015	-8.451657616247378	13.804166375313288	2352045
2354257	Embedded	overclocking nand flash memory i/o link in ldpc-based ssds	2014	-8.956422021045087	14.634647090528086	2354284
2354438	Arch	multiplication of a constant (2k ± 1) and its fast hardware implementation	2016	-8.766125946575169	13.601684895089877	2354465
2355349	EDA	a 1.9gb/s 358mw 16-to-256 state reconfigurable viterbi accelerator in 90nm cmos	2007	-7.43644223025609	14.161935675009868	2355376
2355630	Embedded	sut-rns forward and reverse converters	2010	-8.668007121110197	13.260791885008613	2355657
2356085	Networks	efficient bit-level systolic array implementation of fir and iir digital filters	1988	-9.089952863482957	13.858714454350377	2356112
2357015	EDA	the pmc system level fault model: cardinality properties of the implied faulty sets	1989	-8.270039601213416	15.06631873903662	2357042
2357305	EDA	a novel reconfigurable low power distributed arithmetic architecture for multimedia applications	2007	-8.53001137927893	13.783446258528244	2357332
2357482	EDA	low-power bus transform coding for multilevel signals	2006	-7.576115262010922	13.797481502667411	2357509
2357855	Arch	fast parallel extract-shift and parallel deposit-shift in general-purpose processors	2015	-8.087527027479991	13.34207888228599	2357882
2361844	EDA	csd multipliers for fpga dsp applications	2003	-9.026129077941317	13.612666330343876	2361871
2362025	EDA	novel high-precision simulation technology for high-dynamics signal simulators based on piecewise hermite cubic interpolation	2018	-8.981835931093071	13.947745897681598	2362052
2362627	Arch	comparison of high speed hardware and software implementation approaches for a multichannel pcm-delta converter	1983	-9.012176287713917	13.431624169584554	2362654
2363018	PL	power consumption in fast dividers using time shared tmr	1999	-8.657782151761081	13.368205355403655	2363045
2363452	Arch	on permuting ability of a 2d torus under xy routing	2006	-8.830605126134289	15.009942924115537	2363479
2363979	EDA	a merged synthesis technique for fast arithmetic blocks involving sum-of-products and shifters	2008	-8.326200520336041	13.646981964498568	2364006
2364317	EDA	truncated multipliers through power-gating for degrading precision arithmetic	2013	-7.901500512329282	13.658872633509436	2364344
2365451	EDA	a multi-format floating-point multiplier for power-efficient operations	2017	-8.403664281063753	13.845252238978984	2365478
2366834	EDA	optimal shift reassignment in reconfigurable constant multiplication circuits	2018	-8.002172678041829	13.44063532225388	2366861
2367147	Arch	dual data-rate cyclic d/a converter using semi floating-gate devices	2007	-7.748377358196277	13.715252692198865	2367174
2368054	EDA	a bicmos dynamic multiplier using wallace tree reduction architecture and 1.5v full-swing bicmos dynamic logic circuit	1994	-7.2831634310791875	13.68121054320451	2368081
2368157	HPC	a fully pipelined systolic array for sinusoidal sequence generation	2006	-9.087765707379424	13.352848380154619	2368184
2368427	HPC	scalable fpga/asic implementation architecture for parallel table-lookup-coding using multi-ported content addressable memory	2007	-8.124977791665497	13.446885535809134	2368454
2368521	Arch	an 81.6 µw fastica processor for epileptic seizure detection	2015	-8.93467182489102	13.877050961666727	2368548
2368661	Arch	high performance floating-point unit with 116 bit wide divider	2003	-8.480145147303473	13.6007353159114	2368688
2368770	Robotics	m-array vlsi architecture for order statistic filters	1996	-9.160212983097498	13.217904989359813	2368797
2369168	EDA	ddc based channelizer design	2018	-9.144988650345796	14.401777032064155	2369195
2370884	Embedded	exploiting architectural solutions for iir filter architecture with truncation error feedback	2016	-8.879058475464086	13.689287691707385	2370911
2370951	EDA	a fast circuit synthesis module for design of multiple constant multiplication circuits using fpgas	2009	-8.17864772129901	13.320615784076715	2370978
2371225	EDA	efficient vlsi architectures for the hadamard transform based on offset-binary coding and rom decomposition	2011	-9.088462704000644	13.36671387760941	2371252
2371535	EDA	efficient finite field serial/parallel multiplication	1996	-8.792005311060345	13.751773928285568	2371562
2374125	ML	efficient hardware architecture for integer implementation of multi-alphabet arithmetic coding for data mining	2018	-8.460901333741374	13.842601299935565	2374152
2374449	Vision	efficient digit-serial normal basis multipliers over gf(2/sup m/)	2002	-8.761107635016293	13.335025614431231	2374476
2374554	EDA	a novel overlap-based logic cell: an efficient implementation of flip–flops with embedded logic	2010	-7.350602126440876	13.532257609031	2374581
2374725	EDA	hybrid adders for high-speed arithmetic circuits: a comparison	2010	-7.371742879893653	13.473631326034928	2374752
2375206	Vision	realization of k-nearest-matches search capability in fully-parallel associative memories	2007	-8.067493115063485	13.353555724737113	2375233
2376544	EDA	a new common subexpression elimination algorithm for realizing low-complexity higher order digital filters	2008	-9.119177108825117	13.546315281637831	2376571
2376555	EDA	a low-power minimum distance 1d-search engine using hybrid digital/analog circuit techniques	1999	-7.648166643672098	13.740838062668086	2376582
2376564	Arch	multioperand decimal addition	2004	-8.621457657757556	13.344372510285716	2376591
2378438	Arch	a low-power charge-recycling rom architecture	2003	-7.4741868532712195	14.056739462119387	2378465
2378598	Arch	ultra high speed modified booth encoding architecture for high speed parallel accumulations	2012	-7.67450465118953	13.468875434494374	2378625
2378790	Visualization	vlsi architectures for computing multiplications and inverses in gf(2m)	1985	-8.963837803044187	13.682835228472852	2378817
2379099	Theory	exploiting non-constant safe memory in resilient algorithms and data structures	2015	-8.655025282896089	14.537730760474785	2379126
2380814	EDA	low power multiplication algorithm for switching activity reduction through operand decomposition	2003	-8.215530596521294	13.502747241786064	2380841
2382070	EDA	efficient implementation of a single-precision floating-point arithmetic unit on fpga	2014	-8.752265464277196	13.591733222430367	2382097
2382355	HCI	fir digital filter implementation using flattened coefficient	2000	-8.751013065081091	13.669968715386936	2382382
2383077	Arch	a low power high speed accumulator for ddfs applications	2004	-7.82971994053426	13.724241721427493	2383104
2383337	EDA	efficient byte permutation realizations for compact aes implementations	2005	-8.34485730996124	13.674266582188526	2383364
2383919	EDA	precise vlsi architecture for ai based 1-d/ 2-d daub-6 wavelet filter banks with low adder-count	2014	-9.00262170174098	13.708773314592293	2383946
2384609	EDA	novel structure for area-efficient implementation of fir filters	2017	-8.790571431605281	13.724797249968503	2384636
2387186	EDA	residue codes for error correction in a combined decimal/binary redundant floating point adder	2012	-8.106590092469599	13.425945418855436	2387213
2387272	EDA	low power design of a word-level finite field multiplier using reordered normal basis	2015	-7.393179259272916	13.737472078161655	2387299
2388127	Arch	efficient vlsi architecture for decimation-in-time fast fourier transform of real-valued data	2015	-8.969125151954525	13.338228482405855	2388154
2388548	EDA	an efficient arithmetic sum-of-product (sop) based multiplication approach for fir filters and dft	2012	-8.865473260134262	13.660396339743336	2388575
2388856	EDA	iterative and fully pipelined high throughput efficient architectures of aes in fpga and asic	2016	-7.238513890041037	14.939420361502044	2388883
2389187	Crypto	low complexity systolic architecture for modular multiplication over gf(2 m )	2006	-8.683263798692835	13.732143534312975	2389214
2389192	Arch	a chip set for pipeline and parallel pipeline fft architectures	1994	-7.918774860240184	13.632291301793062	2389219
2389406	Robotics	an optimized lookup-table for the evaluation of sigmoid function for artificial neural networks	2010	-8.691204660944049	13.365053625579526	2389433
2389723	Embedded	multiplier blocks using carry-save adders	2004	-8.680102680295715	13.495327274099546	2389750
2390501	Visualization	energy-efficient soft error-tolerant digital signal processing	2006	-8.862480185123443	14.397906638536474	2390528
2390591	EDA	low complexity and low power multiplierless fir filter implementation	2017	-8.736109873007361	13.72528749674181	2390618
2391568	EDA	power efficient partial product compression	2011	-7.298364032415763	13.34484000421183	2391595
2392949	EDA	a memory-free modified discrete cosine transform architecture for mpeg-2/4 aac	2010	-9.096884871963477	13.60602121684426	2392976
2394950	EDA	stochastic logic realization of matrix operations	2014	-8.638697091784923	13.225637777705092	2394977
2395001	Arch	hardware architectures for computing 8-point cosine number transform	2018	-8.888604301520962	13.344440883444936	2395028
2395085	EDA	systematic design of pipelined recursive filters	1993	-9.002957030356436	13.59071257686447	2395112
2395451	EDA	new fpga architecture for bit-serial pipeline datapath	1998	-8.241184255454781	13.377431296319859	2395478
2396558	Arch	design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications	2018	-8.688564969571285	13.633007556482687	2396585
2398330	EDA	low power semi-systolic architectures for polynomial-basis multiplication over gf(2 m ) using progressive multiplier reduction	2016	-8.467551009006211	13.940248370081065	2398357
2399541	EDA	architectural improvements for field programmable counter arrays: enabling efficient synthesis of fast compressor trees on fpgas	2008	-8.333293701915741	13.598066687300026	2399568
2400173	EDA	two dimensional fft architecture based on radix-43 algorithm with efficient output reordering	2018	-8.677992187241403	13.816745619059446	2400200
2400471	Vision	systolic super summation	1988	-8.871402742323946	13.230921802951524	2400498
2403013	EDA	a power-efficient imprecise radix-4 multiplier applied to high resolution audio processing	2016	-8.974591446259604	13.964127895623061	2403040
2404378	EDA	adaptive fault diagnosis algorithm for controller area network	2014	-7.802193426030557	15.060372829498007	2404405
2404702	EDA	the algorithm and circuit design of a 400mhz 16-bit hybrid multiplier	2006	-8.198182135979012	13.755889055400445	2404729
2405306	Arch	design of high performance 8 bit multiplier using vedic multiplication algorithm with mccmos technique	2014	-8.213444821640186	13.734395488105788	2405333
2405459	EDA	optimization of an arithmetic logic unit using generic floating point algorithm for 12-bit architecture	2015	-8.292863359786114	13.640312694763127	2405486
2406444	EDA	design methodology to trade off power, output quality and error resiliency: application to color interpolation filtering	2007	-7.511165348154264	14.054033195788262	2406471
2406658	EDA	quadruple throughput fixed point quarter precision multiply accumulate circuit design	2017	-8.737088270173299	14.164447104171677	2406685
2407223	Arch	elementary function generators for neural-network emulators	2000	-8.931964685953034	13.407095216071756	2407250
2407841	Arch	reconfigurable data parallel constant geometry fast fourier transform architectures on network-on-chip	2015	-8.649724539994835	14.056554403870864	2407868
2408439	EDA	linear and bi-linear interpolation circuits using selector logics and their evaluations	2014	-8.846505486478573	13.26059979142009	2408466
2408659	EDA	implementation of fixed dsp functions using the reduced coefficient multiplier	2001	-8.861901217626206	13.653563758962814	2408686
2408898	EDA	a performance-efficient and datapath-regular implementation of modified split-radix fast fourier transform	2016	-8.859192571275024	13.449567561472115	2408925
2410066	Robotics	implementation of a parallel extended kalman filter using a bit-serial silicon compiler	1987	-8.983804023736681	13.458697794623491	2410093
2410933	EDA	an optimal design of a fault tolerant reversible multiplier	2013	-7.694498521245315	13.290803403135245	2410960
2410959	Arch	sampling from the multivariate gaussian distribution using reconfigurable hardware	2007	-9.07815660680467	13.680800287119546	2410986
2411105	EDA	lut optimization for memory-based computation	2010	-8.794472500698786	13.471207358852027	2411132
2411298	Arch	a power-optimized 64-bit priority encoder utilizing parallel priority look-ahead	2004	-7.567930934533568	13.845983866092462	2411325
2411817	HPC	an area-time efficient architecture for 16 x 16 decimal multiplications	2013	-8.534904796254686	13.59218003584318	2411844
2412260	Theory	crumbling walls: a class of practical and efficient quorum systems	1995	-8.581498041377571	15.080232513883207	2412287
2412287	Arch	a hierarchical design of an application-specific instruction set processor for high-throughput fft	2009	-9.101865445472779	14.26302908153461	2412314
2412483	EDA	application-specific low-power multipliers	2016	-8.253657289139644	13.798681975490807	2412510
2413505	EDA	design and analysis of digital ratioed compressors for inner product processing	2000	-8.45703937560921	13.449973246692267	2413532
2415084	EDA	approximate ripple carry and carry lookahead adders — a comparative analysis	2017	-7.822655988910056	13.640124048751893	2415111
2415733	EDA	energy minimization in dynamic supply voltage scaling systems using data dependent voltage level selection	2000	-7.4792069291585985	14.155036497351313	2415760
2417047	EDA	exploring the use of parallel prefix adder topologies into approximate adder circuits	2017	-8.014122286525152	13.540890415566304	2417074
2417702	Arch	an fpga design for the two-band fast discrete hartley transform	2016	-9.036793908342457	13.886235833065648	2417729
2418417	Robotics	high-performance vlsi processor for robot inverse dynamics computation	1991	-8.704660361354593	13.206435844449516	2418444
2420491	Arch	dynamic dual fixed-point cordic implementation	2017	-8.651038424627181	13.650181565439205	2420518
2420764	Theory	a vlsi decomposition of the debruijn graph	1992	-8.553192152351912	15.075156819969829	2420791
2421186	EDA	a flexible implementation of a matrix laurent series-based 16-point fast fourier and hartley transforms	2010	-9.119765556781463	13.36557405839484	2421213
2422237	EDA	dft computation using gauss-eisenstein basis: fft algorithms and vlsi architectures	2017	-8.744801797640179	13.97088792904355	2422264
2422297	Theory	parallel algorithms for routing in non-blocking networks	1991	-8.371660463218982	15.101230876207776	2422324
2422739	EDA	arithmetic units for rns moduli {2n-3} and {2n+3} operations	2010	-8.750585460705992	13.513434515396302	2422766
2423999	EDA	efficient vlsi design of residue-to-binary converter for the moduli set (2n, 2n+1 - 1, 2n - 1)	2008	-8.424487613476964	13.963516036386745	2424026
2425160	EDA	a continuous-flow, variable-length fft sdf architecture	2010	-8.766588892910905	13.813324128787832	2425187
2425237	Theory	counting in the presence of memory faults	2009	-8.33491811177384	14.675047502228225	2425264
2425511	EDA	high performance table-based algorithm for pipelined crc calculation	2013	-8.576767445106501	13.701775425444614	2425538
2427005	HPC	a linear time algorithm for sequential diagnosis in hypercubes	1995	-8.32124209922823	15.072788875946353	2427032
2427911	EDA	a fast and accurate logarithm accelerator for scientific applications	2017	-8.661896550317026	13.320081484427655	2427938
2429004	Arch	accurus: a fast convergence technique for accuracy configurable approximate adder circuits	2016	-8.448603453770561	13.625581906498393	2429031
2429598	HPC	exact wirelength of hypercubes on a grid	2009	-8.606146929258701	15.10818874627294	2429625
2430302	Logic	reverse converter for the flexible moduli set {2n+k, 22n-1-1, 2n/2+1, 2n/2-1}	2012	-8.917102865923153	13.406490540984807	2430329
2431250	EDA	static window addition: a new paradigm for the design of variable latency adders	2011	-7.639320519461203	13.720327875215874	2431277
2434218	Arch	multiple-valued source-coupled logic vlsi based on adaptive threshold control and its applications	2004	-7.590885193698987	13.683731028667722	2434245
2435377	EDA	very low resource table-based fpga evaluation of elementary functions	2013	-8.966129111313917	13.357353275655509	2435404
2435973	Visualization	on the implementation of a two-dimensional fir filter using a single multiplier	1978	-9.12976886547524	13.419776015665978	2436000
2436642	Arch	a scaling-assisted signed integer comparator for the balanced five-moduli set rns $\{2^{n}-1, 2^{n}, 2^{n}+ 1, 2^{n+1}- 1, 2^{n-1}- 1\}$	2017	-8.014182542763761	13.624420857229278	2436669
2436695	EDA	an exact method for estimating maximum errors of multi-mode floating-point iterative booth multiplier	2013	-8.477557267965265	13.620314852352642	2436722
2436831	EDA	energy efficiency of error control coding in intra-chip rf/wireless interconnect systems	2010	-7.666279086290298	14.44059239794742	2436858
2437714	EDA	design and analysis of a hybrid encoded low power multiplier with reduced transition activity technique	2010	-8.384972309331673	13.797863637567305	2437741
2438070	Arch	improved radix-4 and radix-8 fft algorithms	2004	-8.993566637033235	13.468584913396516	2438097
2438702	Arch	asap-a 2d dft vlsi processor and architecture	1996	-8.665657429398067	13.803700655983214	2438729
2438787	EDA	fast integer word-length optimization for fixed-point systems	2016	-8.533400259357634	13.78161183354616	2438814
2438946	EDA	design of a 32-bit squarer - exploiting addition redundancy	2003	-8.232446512142953	13.508859314258055	2438973
2439760	EDA	design of approximate radix-4 booth multipliers for error-tolerant computing	2017	-8.48825750224532	13.611175793417349	2439787
2439941	EDA	modulo 2n−2 arithmetic units	2013	-8.56501634924469	13.449751355125745	2439968
2440331	EDA	practical realization of multiple-input exclusive-or circuits for low-power applications	1997	-7.444689938955857	13.506118109063035	2440358
2440519	Arch	low-power configurable processor array for dlms adaptive filtering	1997	-8.599869892697058	13.9376462920184	2440546
2442254	EDA	a low-power unified arithmetic unit for programmable handheld 3-d graphics systems	2006	-8.523495016478236	13.899001985620696	2442281
2443449	EDA	power optimization in programmable processors and asic implementations of linear systems: transformation-based approach	1996	-8.319748769048436	13.64032924007111	2443476
2444843	EDA	an fir processor with programmable dynamic data ranges	2000	-8.777949044767588	13.786308604027456	2444870
2445897	Graphics	an efficient cordic-based vector interpolator in power-aware 3-d graphics rendering	2006	-9.13715491487232	13.44877151057351	2445924
2447469	EDA	vlsi implementation of the universal 2-d cat/icat system	2004	-8.411475971522565	13.370908658258575	2447496
2447596	Arch	fast signed-digit multi-operand decimal adders	2011	-8.444167597856548	13.74303921063515	2447623
2448428	EDA	design and implementation of high-performance rns wavelet processors using custom ic technologies	2003	-8.033053086117242	14.286338285379205	2448455
2450154	Embedded	a 2-ghz direct digital frequency synthesizer based on lut and rotation	2018	-9.08213224225976	13.772437326070373	2450181
2451123	Visualization	high-speed architectures for multiplication using reordered normal basis	2012	-8.591860802868883	13.677849378448428	2451150
2451133	EDA	area-efficient 3-input decimal adders using simplified carry and sum vectors	2011	-8.428930301568174	13.665772188769774	2451160
2451439	HPC	hardware computation of the pagerank eigenvector	2010	-8.762188104435012	13.446128200660537	2451466
2451451	EDA	low power 2:1 mux for barrel shifter	2008	-7.390931057453207	13.663443114133415	2451478
2452838	EDA	an optimal structure for implementation of digital filters	2006	-8.90483576342066	13.66226280777966	2452865
2453449	EDA	low-power and fast full adder by exploring new xor and xnor gates	2018	-7.405096283526659	13.594075231233964	2453476
2453493	EDA	automatic high-level data-flow synthesis and optimization of polynomial datapaths using functional decomposition	2015	-8.490223374435763	13.451796271304074	2453520
2455178	EDA	implementing multiply-accumulate operation in multiplication time	1997	-8.05729838992072	13.740260895026715	2455205
2456651	EDA	compact fpga-based hardware architectures for gf(2^m) multipliers	2013	-8.564030081374908	13.698513993462011	2456678
2457016	Theory	on communication protocols that compute almost privately	2011	-8.362663803450179	14.519507903243019	2457043
2457031	Visualization	an implementation of mixed-radix conversion for residue number applications	1986	-8.934774017425896	13.237838145552619	2457058
2457395	Crypto	digit-serial structures for the shifted polynomial basis multiplication over binary extension fields	2008	-9.162564521191161	13.372332513956895	2457422
2457765	EDA	efficient diminished-1 modulo 2n+1 multiplier architectures	2014	-8.778109037466916	13.441145718689835	2457792
2458804	DB	on the s-box architectures with concurrent error detection for the advanced encryption standard	2006	-7.526767470338254	13.733370066407678	2458831
2459135	Visualization	area-efficient vlsi implementation for parallel linear-phase fir digital filters of odd length based on fast fir algorithm	2012	-8.966944581322245	13.635629972704045	2459162
2461118	Arch	a 2.8ghz 128-entry × 152b 3-read/2-write multi-precision floating-point register file and shuffler in 32nm cmos	2012	-7.94977265019167	13.797565113886945	2461145
2461466	Arch	a high performance pseudo-multi-core ecc processor over gf(2163)	2010	-7.4066112204845975	14.805588424408608	2461493
2461584	Arch	serial-parallel fft array processor	1993	-8.958864755312934	13.426736558316149	2461611
2461596	EDA	dual-quality 4:2 compressors for utilizing in dynamic accuracy configurable multipliers	2017	-7.81409196851768	13.660658208606383	2461623
2461805	Theory	a new construction of massey-omura parallel multiplier over gf(2m)	2002	-9.145543526714064	13.314562911171189	2461832
2462204	EDA	an on-line arithmetic based fpga for low-power custom computing	1999	-8.667349324717103	13.636975062516749	2462231
2462220	EDA	transformation of acs module to csa module of low-power viterbi decoder for digital wireless communication applications	2013	-7.553685044118245	13.850124297860336	2462247
2462460	EDA	design techniques for bit-parallel galois field multipliers with on-line single error correction and double error detection	2008	-8.178236964309264	13.681770568529002	2462487
2462473	EDA	faithful single-precision floating-point tangent for fpgas	2013	-8.681192971174495	13.369219764170165	2462500
2463324	EDA	mad gates—memristor logic design using driver circuitry	2017	-7.59845596803925	13.439969470361266	2463351
2463365	Theory	a high performance factoring machine	1984	-8.001053096921138	14.315368868277323	2463392
2465030	Arch	design of a goldschmidt iterative divider for quantum-dot cellular automata	2009	-7.245363323425508	13.209814112171896	2465057
2465586	Arch	a processor framework customized for navigation computations	1992	-8.209930466936513	13.664262547032466	2465613
2466261	Arch	power-saving analysis of adiabatic logic in subthreshold region	2012	-7.247226940528075	13.702253451977828	2466288
2466687	DB	the mixed-radix chinese remainder theorem and its applications to residue comparison	2008	-9.085054421524413	13.391863850111575	2466714
2466979	Arch	the ibm zenterprise-196 decimal floating-point accelerator	2011	-8.375116125003315	13.644336941564571	2467006
2467451	EDA	an algorithm for trading off quantization error with hardware resources for matlab-based fpga design	2005	-8.807305059328087	13.601048646808044	2467478
2468908	Arch	a distributed arithmetic online rotator for signal processing applications	2004	-9.046726704597884	13.432235117452636	2468935
2469170	EDA	high-performance low-power full-swing full adder cores with output driving capability	2006	-7.353574029348662	13.793006936406071	2469197
2470527	EDA	area-time estimation of controller for porting c-based functions onto fpga	2009	-7.882600531750509	13.517169428780846	2470554
2470586	EDA	design and complexity analysis of reed solomon code algorithm for advanced raid system in quaternary domain	2011	-8.49422111846694	13.329437777328756	2470613
2470843	EDA	an efficient vlsi architecture for lifting based 1d/2d discrete wavelet transform	2016	-8.677721619027768	13.77469856385658	2470870
2472126	Arch	low-power multiplier optimized by partial-product summation and adder cells	2009	-8.103293231718771	13.737995596808279	2472153
2472734	Arch	parallel fft computation with a cdma-based network-on-chip	2005	-9.105191503195783	14.475170629589716	2472761
2473816	EDA	efficient reverse converters designs for rns based digital signal processing systems	2013	-8.91337118139339	13.432966808648846	2473843
2473886	HPC	power reduction techniques for a spread spectrum based correlator	1997	-7.850644155023962	13.527922363285962	2473913
2474636	EDA	a fast converging normalization unit for stochastic computing	2018	-8.9941755124938	13.725466758938866	2474663
2474856	EDA	vlsi bit-sequential architectures for digital signal processing	1983	-8.1984430155359	13.394190118188536	2474883
2475222	EDA	fast fixed-point divider based on newton-raphson method and piecewise polynomial approximation	2013	-8.983100473022015	13.561193760577233	2475249
2476436	Robotics	a partial self-reconfigurable adaptive fir filter system	2007	-8.909272299288997	13.945590905902714	2476463
2477353	EDA	multiplier-less iir filter synthesis algorithms to trade-off the delay and the number of adders	2001	-8.874079367176106	13.624420854304226	2477380
2477640	EDA	analysis and design of cmos manchester adders with variable carry-skip	1989	-8.286926991600362	13.303755213227642	2477667
2478537	EDA	cordic based parallel/pipelined architecture for the hough transform	1996	-9.087475216799417	13.416722954818649	2478564
2479025	Embedded	design of soft error resilient linear digital filters using checksum-based probabilistic error correction	2006	-9.107826033764322	14.21526123567569	2479052
2479125	EDA	low power and high speed multiplier design with row bypassing and parallel architecture	2010	-7.984088404937376	13.835945255361759	2479152
2480057	EDA	design of asynchronous embedded processor with new ternary data encoding scheme	2006	-7.6125053430477205	13.357245202678607	2480084
2480511	EDA	multiple-clock-cycle architecture for the vlsi design of a system for time-frequency analysis	2006	-9.09142008661827	13.689903133755305	2480538
2480855	DB	ultra high speed full adders	2008	-7.499645111399735	13.445278776159821	2480882
2481161	Arch	a pipelined multi-core mips machine	2014	-8.499333059382545	13.461590137799258	2481188
2481380	EDA	multiplier-free iir filter realizations with periodically time-varying coefficients	1997	-8.896058475016266	13.499012838852439	2481407
2481673	EDA	low power fir filter realization with differential coefficients and input	1998	-8.759552357590179	13.722104145012727	2481700
2482492	HPC	vlsi-oriented architecture for two's complement serial-parallel multiplication without speed penalty	2007	-8.551208794528184	13.544292920463535	2482519
2482596	EDA	a novel method for the approximation of multiplierless constant matrix vector multiplication	2015	-8.902546571284379	13.361490806089492	2482623
2483931	EDA	multiple-mode floating-point multiply-add fused unit for trading accuracy with power consumption	2013	-8.505023090984299	13.818960072203119	2483958
2486513	Logic	a flexible lut-based carry chain for fpgas	2003	-7.6678257337908144	13.35094533645916	2486540
2488236	EDA	νmos-based sorter for arithmetic applications	2000	-8.362953255554201	13.256055984317706	2488263
2488239	EDA	fpga implementation of a digital iq demodulator using vhdl	1997	-8.829548341412606	13.846844916737359	2488266
2488518	Robotics	hardware generation of arbitrary random number distributions from uniform distributions via the inversion method	2007	-9.060975617148923	13.786754199942846	2488545
2490734	Arch	josephson supercomputer design using quantum flux parametron	1991	-7.701080774107102	13.446912652650793	2490761
2493157	EDA	rtl datapath optimization using system-level transformations	2014	-8.507671351378404	13.250105659585705	2493184
2496722	Arch	high speed hardware architecture to compute galois fields gf(p) montgomery inversion with scalability features	2007	-7.419420464966755	14.880804372366011	2496749
2497425	Arch	two phase clocking subthreshold adiabatic logic	2014	-7.4769250942894505	13.658155059176021	2497452
2499333	Arch	low-power partial-parallel chien search architecture with polynomial degree reduction	2016	-9.099744274397269	13.891219177888734	2499360
2499764	Arch	high-speed and low-power split-radix fft	2003	-8.598140045946856	13.866505162426474	2499791
2500705	Embedded	analyzing the use of taylor series approximation in hardware and embedded software for good cost-accuracy tradeoffs	2018	-8.441764613538739	13.513261418499052	2500732
2500835	Arch	systolic & semi-systolic digit serial multipliers	1987	-8.768457075919184	13.67634387122124	2500862
2501612	HPC	an adaptive vector parallel supported transcendental function unit for stream processor	2012	-8.613844236637867	13.637817087191253	2501639
2502150	EDA	low-power differential coefficients-based fir filters using hardware-optimised multipliers	2007	-8.788989532622386	13.626807112896696	2502177
2502632	EDA	a novel multiply multiple accumulator component for low power pdsp design	2000	-8.620453912716075	13.653503120702094	2502659
2503763	EDA	a novel architecture for galois fields gf(2^m) multipliers based on mastrovito scheme	2007	-8.876482655836185	14.11689055345397	2503790
2503829	EDA	a new class of high performance ffts	2007	-9.021432417891537	13.527443372497224	2503856
2505134	EDA	variable bandwidth m-path filter with fixed coefficients formed by m-path polyphase filter engines	2011	-9.150345262949473	13.795952210856187	2505161
2505167	Arch	accelerating residue-to-binary conversion of very high cardinality moduli set for fully homomorphic encryption	2016	-9.016018316987042	13.478638263946692	2505194
2505184	HCI	vlsi implementation of the modified sign-error lms adaptive algorithm	2017	-8.99930130791194	13.701100215138768	2505211
2506372	Theory	application specific processors for the autoregressive signal analysis	2009	-9.07969375091264	13.319338831145652	2506399
2507922	EDA	design of low-complexity digital finite impulse response filters on fpgas	2012	-8.847961185540472	13.708536230853104	2507949
2508549	AI	optimal and efficient probabilistic distributed diagnosis schemes	1993	-8.007379158122728	15.03973302142326	2508576
2508786	HPC	application of reconfigurable cordic architectures	1998	-8.937643291526136	13.418623202322351	2508813
2508956	HPC	almost certain fault diagnosis through algorithm-based fault tolerance	1994	-7.983631063607349	14.969402673309071	2508983
2509587	HPC	implementation of a highly scalable architecture for fast inversion of triangular matrices	2003	-8.960538486305301	13.540964648349604	2509614
2510295	Arch	low-power and area-efficient shift register using pulsed latches	2015	-7.333919811977346	13.975225635683458	2510322
2510487	Arch	an approach for area and power optimization of flipping 3-d discrete wavelet transform architecture	2017	-8.37481339197034	13.646044252075527	2510514
2510526	EDA	low complexity concurrent error detection for complex multiplication	2013	-8.921379980433509	13.662309839276507	2510553
2511228	EDA	the design of high-performance dynamic asynchronous pipelines: lookahead style	2007	-7.248762745337598	13.607085394279425	2511255
2513519	ML	number representations for reducing switched capacitance in subband coding	1998	-8.743630447617084	13.748132519824471	2513546
2513939	HPC	power-delay analysis of an abacus parallel integer multiplier vlsi implementation	2015	-8.606060098775004	13.9038304876169	2513966
2514905	EDA	power-aware pipelined multiplier design based on 2-dimensional pipeline gating	2003	-7.9189824717373245	13.488088403027305	2514932
2514926	EDA	the design of multiplierless fir filters with a minimum adder step and reduced hardware complexity	2006	-8.991191511385274	13.654282801347554	2514953
2515081	EDA	low-power reconfigurable vlsi architecture for the implementation of fir filters	2005	-8.916722801365777	13.960093938002405	2515108
2517167	Mobile	multidimensional adaptive power management for low-power operation of wireless devices	2008	-9.069995226876106	15.05994050934419	2517194
2517453	EDA	a new decimal antilogarithmic converter	2009	-8.327692337131259	13.773776848986714	2517480
2518371	EDA	power efficiency of digit level polynomial basis finite field multipliers in gf(2283)	2012	-8.340423857213635	13.923535896045545	2518398
2519062	Arch	power6 decimal divide	2007	-8.466823816630388	13.44832600284826	2519089
2519632	Logic	the architecture of a fault-tolerant modular neurocomputer based on modular number projections	2018	-8.919235698325387	13.349624676845208	2519659
2520013	EDA	low power chip interface based on bus data encoding with adaptive code-book method	1999	-8.023915607099426	13.702289421640101	2520040
2520304	Arch	a mesochronous pipeline scheme for high performance low power digital systems	2006	-7.4844717475490015	13.86695658499282	2520331
2520521	EDA	a design of high speed double precision floating point adder using macro modules	2005	-7.773197397078715	13.896190625699052	2520548
2522602	EDA	design of a high speed, low power synchronously clocked nor-based jk flip-flop using modified gdi technique in 45nm technology	2014	-7.286240591256098	13.790746590174766	2522629
2522867	Arch	area-delay efficient architecture for mp algorithm using reconfigurable inner-product circuits	2014	-8.553917341018773	13.848388056097965	2522894
2523331	EDA	a channel based asynchronous low power high performance standard-cell based sequential decoder implemented with qdi templates	2004	-7.742336016530309	13.891301422917836	2523358
2524133	Robotics	a high-performance 8-tap fir filter using logarithmic number system	2011	-8.597149142172313	13.81374633493542	2524160
2524644	HPC	fpga accelerating double/quad-double high precision floating-point applications for exascale computing	2010	-7.775339002516277	14.49587171383107	2524671
2524736	HPC	multiple-valued fine-grain reconfigurable vlsi using a global tree local x-net network	2014	-7.777315911494896	13.795395899118171	2524763
2526354	HPC	analysis and implementation of high performance reconfigurable finite impulse response filter using distributed arithmetic	2018	-8.742598831222589	13.78093258538322	2526381
2526367	EDA	efficient finite field processor for gf(2163) and its implementation	2007	-7.918839797078882	14.426003178101471	2526394
2526496	EDA	12-bit digital audio time delay using the 6809	1986	-8.733764453272501	13.773304347354728	2526523
2528361	Arch	reducing the number of sequential diagnosis iterations in hypercubes	2004	-8.392368626911953	14.811807594677768	2528388
2528572	Logic	implementation of a cordic processor for cfft computation in gallium arsenide technology	1994	-7.951650186827345	13.586869321561078	2528599
2528880	ML	backpropagation without multiplication	1993	-8.904443263610446	13.207509406516941	2528907
2529085	EDA	partial-product generation and addition for multiplication in fpgas with 6-input luts	2014	-8.232652805669558	13.712864949517915	2529112
2529200	Visualization	block implementation of a recursive least squares estimation algorithm	1988	-9.121700818137416	13.292170365966602	2529227
2530227	EDA	energy-aware architectures for a real-valued fft implementation	2003	-7.8678369326746465	14.006590236860413	2530254
2531099	EDA	design of a low latency spectrum analyzer using the goertzel algorithm with a network on chip	2010	-8.964552474418808	14.553158568655892	2531126
2531379	Theory	optimal single constant multiplication using ternary adders	2018	-8.7641868265446	13.302551826274414	2531406
2531483	EDA	an fpga based walsh hadamard transforms	2001	-9.163841727253734	13.407843254899793	2531510
2532492	EDA	scalable unified dual-radix architecture for montgomery multiplication in gf(p) and gf(2n)	2008	-8.389488339035676	14.014694608059113	2532519
2532612	EDA	a digital cmos parallel counter architecture based on state look-ahead logic	2011	-7.500430524503588	13.771399411157857	2532639
2532945	EDA	k-algorithm: an improved booth's recoding for optimal fault-tolerant reversible multiplier	2013	-8.082159698746786	13.689551665977676	2532972
2536900	Mobile	modified binary multiplier architecture to achieve reduced latency and hardware utilization	2018	-8.473888692102017	13.8790438402246	2536927
2537052	EDA	an improved common subexpression elimination method for reducing logic operators in fir filter implementations without increasing logic depth	2010	-8.489577146089369	13.271799497020867	2537079
2537066	EDA	power oriented design of linear phase fir filters	2016	-8.790505183108436	13.798569609845199	2537093
2537174	HPC	the effect of interword connectivity in associative processing	2000	-8.220141365072713	14.630268331240664	2537201
2537494	EDA	sum-of-product architectures computing just right	2014	-8.781022639268214	13.482883837856624	2537521
2539503	EDA	design and evaluation of computer arithemetic based on carry-save and signed-digit redundant number representations	2012	-8.212331338071357	13.659932141058533	2539530
2539639	EDA	weighted partitioning for fast multiplierless multiple-constant convolution circuit	2017	-8.705362920188497	13.5624945148809	2539666
2541030	ML	efficient k-winner-take-all competitive learning hardware architecture for on-chip learning	2012	-8.468555417224966	13.67792694124674	2541057
2541504	EDA	efficient fpga and asic realizations of a da-based reconfigurable fir digital filter	2014	-8.724351696743472	13.792774089036765	2541531
2542002	EDA	cmos vlsi circuits of pipeline sections for 32 and 64-point fermat number transformers	1989	-7.870342642870344	13.607321797787733	2542029
2543349	EDA	energy efficient and high performance 64-bit arithmetic logic unit using 28nm technology	2015	-7.952149473402746	13.87703380988424	2543376
2543789	AI	adaptive system-level diagnosis for hypercube multiprocessors	1996	-7.997504320757332	15.066895093554356	2543816
2544079	EDA	multi-ghz energy-efficient asynchronous pipelined circuits in mos current mode logic	2004	-7.255195382377934	13.888788079764506	2544106
2544785	Arch	an efficient parallel prefix sums architecture with domino logic	2003	-8.008818704195889	13.254931964952693	2544812
2545354	EDA	efficient realization of table look-up based double precision floating point arithmetic	2016	-8.572707008842048	13.612807180567074	2545381
2545827	Theory	on the properties of directed switching networks	1987	-8.185944481819181	14.95664537917968	2545854
2546106	EDA	a 650 mhz pipelined mac for dsp applications using a new clocking strategy	1996	-7.763292649377735	13.72753375103923	2546133
2546600	EDA	custom vlsi design of efficient low latency and low power finite field multiplier for reed-solomon codec	2001	-8.857517663754223	14.075898621223185	2546627
2546840	EDA	characteristic analysis of 1024-point quantized radix-2 fft/ifft processor	2012	-8.850564945736576	13.869108786735168	2546867
2547726	EDA	high performance layout-friendly 64-bit priority encoder utilizing parallel priority look-ahead	2015	-7.578934931179519	13.766726732912115	2547753
2547730	HPC	implementation of a parallel dfe using residue number system	1994	-8.902235300354299	13.71463281426646	2547757
2548079	EDA	tree-structure architecture and vlsi implementation for vector quantization algorithms	1994	-8.82178751687492	13.552650928325074	2548106
2548190	EDA	design space exploration of finfets with double fin heights for standard cell library	2016	-7.2936623203389646	13.38167683470026	2548217
2548420	EDA	design of asynchronous 2-phase ternary encoding protocol using multiple-valued logic	2011	-7.417254401955966	13.904197081536367	2548447
2548691	EDA	high-speed assembly fft implementation with memory reference reduction on dsp processors	2004	-8.706770496065424	13.576517313539192	2548718
2550077	Arch	design of rns reverse converters with constant shifting to residue datapath channels	2018	-8.431594218924817	13.400356662961789	2550104
2550382	Theory	systolic number radix converters	1992	-8.404602109774054	13.408119247897774	2550409
2551160	EDA	multiple-valued logic approach for a systolic^2 ab circuit in galois field	2005	-8.066107393567972	13.39180909016591	2551187
2551182	Arch	improved architectures for a floating-point fused dot product unit	2013	-8.660808357694455	13.732828673785946	2551209
2551596	EDA	logic synthesis in reversible pla	2016	-7.68346761897821	13.235536966953488	2551623
2552434	EDA	a high level constant coefficient multiplier power model for power estimation on high levels of abstraction	2005	-8.489177969154243	13.351330957224862	2552461
2554494	HPC	vlsi architectures for computing exponentiations, multiplicative inverses, and divisions in gf(2m)	1994	-8.784338450626112	13.533187875885265	2554521
2555018	ML	scalable fft processors and pipelined butterfly units	2006	-8.711105638547549	13.999823411144192	2555045
2555586	Robotics	a novel approach for preprocessing analog signal using number theoretic transform	2010	-9.04656152030055	13.330142901776789	2555613
2556815	EDA	programmable numerical function generators: architectures and synthesis method	2005	-8.823777985497378	13.35238466268553	2556842
2556827	EDA	simple, fast, and exact rns scaler for the three-moduli set $\{2^{n} - 1, 2^{n}, 2^{n} + 1\}$	2011	-8.742072165594651	13.573784738542338	2556854
2558031	HPC	speeding-up ncc-based template matching using parallel multimedia instructions	2005	-8.175365952847578	13.737063378888793	2558058
2558102	EDA	a 2.05gvertices/s 151mw lighting accelerator for 3d graphics vertex and pixel shading in 32nm cmos	2012	-8.215042123172303	13.921370580507094	2558129
2558840	EDA	a novel clocking strategy for dynamic circuits	2003	-7.345159285214204	13.63484663734101	2558867
2559675	Arch	true single-phase energy-recovering logic for low-power, high-speed vlsi	1998	-7.234868812766582	13.687430785060355	2559702
2559919	EDA	toward energy-efficient stochastic circuits using parallel sobol sequences	2018	-8.098277922055466	13.94374033631088	2559946
2562271	Embedded	multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links	2013	-7.553689433214988	14.339627186468064	2562298
2562852	Robotics	fault identification: an approach based on propagation digraphs	2000	-8.159449157331842	14.978635813329511	2562879
2563042	Arch	a new architecture for fpga based implementation of conversion of binary to double base number system (dbns) using parallel search technique	2011	-8.58575370797647	13.46619942429678	2563069
2564091	EDA	fully source-coupled logic based multiple-valued vlsi	2002	-7.5327689904457795	13.600492829223453	2564118
2565290	EDA	a new configurable logic block with 4/5-input configurable lut and fast/slow-path carry chain	2011	-7.353168078564415	13.506767433172689	2565317
2565345	EDA	a characterization of t/s-diagnosability an sequential t-diagnosability in designs	1990	-8.28609759253912	15.021863473233433	2565372
2565409	Networks	wavelet packet transforms for system-on-chip applications	2000	-8.71805946154109	13.898493154976892	2565436
2567182	Arch	"""efficient implementation of composite length fast fir filtering on the """"adsp-2100"""""""	1994	-9.09366085603357	13.402610565208489	2567209
2568552	Arch	architecture for dual-mode quadruple precision floating point adder	2015	-8.332201467519143	13.993472328558966	2568579
2568791	EDA	a high-speed cmos implementation of the winograd fourier transform algorithm	1996	-8.95008178665902	13.212285155909136	2568818
2568989	Arch	systolic processing and an implementation for signal and image processing	1982	-9.139432397367537	13.294762088968303	2569016
2570120	Theory	on iterative arrays for the euclidean algorithm over finite fields	1989	-9.138795246864406	13.358228612230649	2570147
2570172	EDA	a novel common-subexpression-elimination method for synthesizing fixed-point fir filters	2004	-9.076597073237966	13.417682046423323	2570199
2571409	EDA	a variable-precision square root implementation for field programmable gate arrays	1995	-8.33373490464588	13.689965224809914	2571436
2571605	Arch	on the binary quadratic residue system with noncoprime moduli	1997	-9.018980552016815	13.344739651341676	2571632
2574187	HPC	a flexible implementation of high-performance fir filters on xilinx fpgas	1998	-8.613747137758297	13.807608054296267	2574214
2574949	Crypto	a depth-16 circuit for the aes s-box	2011	-7.8604856592759464	14.30821763567852	2574976
2576017	Arch	parallel implementation of finite state machines for reducing the latency of stochastic computing	2018	-8.832706461252101	13.488971000952034	2576044
2576053	EDA	vlsi implementation of a 300-mhz 0.35 um cmos 32-bit auto-reloadable binary synchronous counter with optimal test overhead delay	1998	-7.517064842018287	13.518946018715987	2576080
2576428	EDA	approximate hybrid high radix encoding for energy-efficient inexact multipliers	2018	-8.50226977360445	13.684522938168698	2576455
2576655	EDA	hardware architecture of a gaussian noise generator based on the inversion method	2012	-9.105227328569619	13.774730787018376	2576682
2576866	Arch	matrix engine for signal processing applications using the logarithmic number system	2002	-8.545846367873066	13.691283260518992	2576893
2576984	EDA	high speed modified booth encoder multiplier for signed and unsigned numbers	2012	-8.432336688702103	13.724674880833428	2577011
2577074	Arch	cgin: a fault tolerant modified gamma interconnection network	1996	-7.768518116030427	14.924722580174775	2577101
2577223	Theory	a pipelined single-bit controlled sorting network with o(n log2 n)	1997	-8.076798192620396	14.622886077593071	2577250
2578620	EDA	a compact digital gamma-tone filter processor	2016	-9.049760306657696	13.68219005788567	2578647
2579710	EDA	a processor-based decoupled timing controller for flexible and low-cost 2d/3d plasma display panel design	2011	-7.345655751118535	14.460058827204035	2579737
2579983	EDA	cordic-based architecture for computing nth root and its implementation	2018	-8.732366118913621	13.761498647687436	2580010
2580003	Embedded	fpld implementation of computation over finite fields gf(2m) with applications to error control coding	1995	-9.044531008618213	13.907513896668654	2580030
2580008	Arch	design of a low-power rns-enhanced arithmetic unit	2016	-8.440686956128376	13.973791899913984	2580035
2580050	Arch	error control combining hamming and product codes for energy efficient nanoscale on-chip interconnects	2010	-8.511311840889986	14.473827160505351	2580077
2581336	EDA	design high-performance and low-power adder cores with full-swing nodes for embedded systems	2009	-7.339068448325926	13.739334940733242	2581363
2581475	EDA	universal wavelet kernel implementation using reconfigurable hardware	2008	-8.571941205685201	13.669440359987474	2581502
2581532	EDA	design of a balanced 8-modulus rns	2009	-8.919640926138445	13.454233739924154	2581559
2581993	Arch	combined integer and variable precision (civp) floating point multiplication architecture for fpgas	2007	-8.667506668583549	13.53268542238328	2582020
2582722	EDA	efficient reconfigurable implementation of canonical and normal basis multipliers over galois fields gf(2m) generated by aops	2006	-9.00834465695502	13.715513403480823	2582749
2583875	Arch	an energy-efficient ternary interconnection link for asynchronous systems	2006	-7.346912542247432	13.642697814197529	2583902
2584566	EDA	vlsi design of digit-serial fpga architecture	2004	-8.362902110085852	13.625226789178571	2584593
2586596	Theory	the de bruijn multiprocessor network: a versatile sorting network	1985	-8.455786972769356	15.081956454046724	2586623
2586962	EDA	memcomputing numerical inversion with self-organizing logic gates	2018	-8.544974217280402	13.314375835371573	2586989
2587023	Arch	multipliers for floating-point double precision and beyond on fpgas	2010	-8.389951186990464	13.693122615449491	2587050
2587258	Arch	low power unrolled cordic architectures	2015	-8.580656611407754	13.592755409691575	2587285
2587554	EDA	new mrc adder-based reverse converter for the moduli set {2n, 22n+1 - 1, 22n+2 - 1}	2015	-8.621862589934883	13.55653508461794	2587581
2587695	EDA	a modified low complexity digit-level gaussian normal basis multiplier	2010	-9.04627603889156	13.558396392040224	2587722
2587968	Arch	approximate radix-8 booth multipliers for low-power and high-performance operation	2016	-8.80092133380361	13.672009455912555	2587995
2589034	EDA	neural network-aided computing of microstrip line characteristic impedance based on elliptic function	2008	-8.149796201420388	13.340454912332095	2589061
2589264	EDA	design of a null convention self-timed divider	2004	-7.303763168315233	13.564057852767005	2589291
2590999	EDA	super semi-systolic array-based application-specific pld architecture	2006	-8.550804247605514	13.808165614050207	2591026
2591076	Arch	an array processor for inner product computations using a fermat number alu	1995	-9.028969605156409	13.227253359652273	2591103
2591653	Robotics	on the conceptual foundations of comparative analysis and solution of self-diagnostic problems in multiprocessor systems under different unreliable testing models	2015	-8.067112118998793	14.920798528801413	2591680
2592611	Arch	a priority-based 6t/8t hybrid sram architecture for aggressive voltage scaling in video applications	2011	-7.622989485301204	14.222443387827024	2592638
2592767	EDA	low-power approximate unsigned multipliers with configurable error recovery	2019	-8.523968179490101	13.686716950803651	2592794
2593018	Arch	high-speed 8/16/32-point dct architecture using fixed-rotation adaptive cordic	2018	-9.105994506552175	14.049154178191236	2593045
2593807	Arch	a new family of high.performance parallel decimal multipliers	2007	-8.576184819078222	13.631302117831993	2593834
2593888	Arch	real time signal processing software for multiplierless microprocessors	1979	-8.82953346113689	13.546067316286276	2593915
2596015	EDA	area/latency optimized early output asynchronous full adders and relative-timed ripple carry adders	2016	-7.385766608860111	13.697724123694014	2596042
2597660	EDA	an fpga based architecture of a novel reconfigurable radio processor for software defined radio	2009	-8.60312867620833	14.03941720857634	2597687
2597840	Theory	roundoff error-free tests in algorithm-based fault tolerant matrix operations on 2-d processor arrays	1994	-8.393114508813404	13.324007416144704	2597867
2597872	Arch	a high-speed/low-power multiplier using an advanced spurious power suppression technique	2007	-8.276573874100906	13.890881240307436	2597899
2598093	EDA	self-sorting fft method eliminating trivial multiplication and suitable for embedded dsp processor	2012	-8.8353913507906	13.582940565789693	2598120
2598486	HPC	parallel gf(2n) multipliers	2017	-7.231041603206542	15.078685703513901	2598513
2598516	Arch	efficient vlsi implementation of n/n integer division	2005	-8.421846735011417	13.260246305395274	2598543
2600372	Arch	fast parallel crc algorithm and implementation on a configurable processor	2002	-8.704530810241113	13.913852545830087	2600399
2601270	HPC	a parallel stochastic computing system with improved accuracy	2013	-8.325569722464314	13.62325176311392	2601297
2601551	EDA	efficient modulo 2n + 1 multipliers for diminished-1 representation	2010	-9.005880626419772	13.259381359649652	2601578
2604814	EDA	efficient implementation of concurrent lookahead decision feedback equalizer using offset binary coding	2016	-8.84027097461752	13.831921117705615	2604841
2604847	EDA	a non-uniform sampling technique for a/d conversion	1993	-9.00600614070316	13.532784165081651	2604874
2604909	HPC	block implementation of fault-tolerant lms adaptive fir filters	1993	-8.931812241748373	13.55070780839082	2604936
2605252	EDA	a compact and scalable rns architecture	2013	-8.821007532802998	13.492013775267608	2605279
2607718	Arch	reliable floating-point arithmetic algorithms for error-coded operands	1994	-8.839898367405695	13.790438624799249	2607745
2608141	Logic	combinatorial logic based forward converters in residue number systems	2000	-8.606854372294988	13.54580132361578	2608168
2609488	Arch	c-testable s-box implementation for secure advanced encryption standard	2009	-7.703776006859221	13.539101707242795	2609515
2609492	EDA	an area-efficient design for modular inversion in gf(2m)	2006	-8.61227240765534	13.880141785441939	2609519
2610532	EDA	efficient vlsi design for rns reverse converter based on new moduli set (2n-1, 2n+1, 22n+1)	2006	-8.099358326702571	13.636382685026176	2610559
2610802	HPC	two's complement computation sharing multiplier and its applications to high performance dfe	2003	-8.898485219071286	13.833387175674705	2610829
2612291	EDA	optimization of structural adders in fixed coefficient transposed direct form fir filters	2009	-8.612012505322381	13.722308437262692	2612318
2612299	EDA	multiplierless design of folded dsp blocks	2014	-8.769236731316044	13.731022042463643	2612326
2612848	Visualization	on generating multipliers for a cellular fast fourier transform processor	1972	-8.893988158759432	13.204510151270973	2612875
2613257	EDA	low-complexity versatile finite field multiplier in normal basis	2002	-8.55731059771746	13.781039921927528	2613284
2614259	ML	fast binary multiplication by performing dot counting and complement recoding	2007	-8.975146027017024	13.359469573837595	2614286
2614415	EDA	towards more efficient logic blocks by exploiting biconditional expansion (abstract only)	2015	-7.703484936555487	13.282629633019937	2614442
2614562	EDA	hardware reduction methodology for 2-dimensional kurtotic fastica based on algorithmic analysis and architectural symmetry	2009	-8.37784474531043	13.635428521343153	2614589
2614991	EDA	reliable low power noc interconnect	2018	-7.4181983950312445	14.40235112843972	2615018
2615370	Embedded	modified booth modulo 2n-1 multipliers	2004	-8.615294798400948	13.607839640030948	2615397
2615890	Arch	a novel reconfigurable architecture of low-power unsigned multiplier for digital signal processing	2005	-8.668498605037625	13.653946002584405	2615917
2616267	EDA	design of high speed digital circuits with e-tspc cell library	2011	-7.492995515926053	13.678044369508145	2616294
2616632	Visualization	a high-performance fir filter architecture for fixed and reconfigurable applications	2016	-8.89660838932881	13.664056242237072	2616659
2618742	EDA	progressive scaled stt-ram for approximate computing in multimedia applications	2018	-7.624670541789711	14.115676319362993	2618769
2619660	EDA	probabilistic compensation for digital filters using pervasive noise-induced operator errors	2007	-8.596431601825456	14.370562854265339	2619687
2619833	Arch	reconfiguration alfoithms for interconnection networks	1985	-8.104878077164965	14.930013175902415	2619860
2620539	Arch	performance of iterative computation in self-timed rings	1994	-7.464925624697435	13.426153865971887	2620566
2622180	Theory	a single chip lempel-ziv data compressor	1993	-8.079000896852286	13.357472551751348	2622207
2622756	Mobile	a binary--search switched--current sensing scheme for 4-state mram	2004	-7.2884679487223165	13.964305056852867	2622783
2622869	Arch	register-based permutation networks for stride permutations	2004	-8.785975221954429	13.210772659058359	2622896
2622882	ML	beta-bit serial/parallel multipliers	1991	-8.612871686740233	13.332775345910385	2622909
2623485	EDA	construction and application of multivalued multithreshold circuit based on threshold control	1989	-7.338455409801514	13.221189735021547	2623512
2624063	Arch	a low-power rom using single charge-sharing capacitor and hierarchical bit line	2006	-7.344482029750762	14.021237911315355	2624090
2624469	EDA	an efficient variable-length tap fir filter chip	1998	-8.461677472783215	13.733013829648687	2624496
2624999	EDA	radix-4 adder design with refined carry	2017	-7.754126079709346	13.68789187960467	2625026
2625976	HPC	fpap: a folded architecture for efficient computing of convolutional neural networks	2018	-8.7534817657651	13.743717928609048	2626003
2626208	EDA	self-checking multiple-valued circuit based on dual-rail current-mode differential logic	1999	-7.417532830840683	13.405921449235349	2626235
2627274	EDA	the harmonized parabolic synthesis methodology for hardware efficient function generation with full error control	2018	-8.90781128788689	13.68634845661876	2627301
2628789	EDA	new proposal for mcml based three-input logic implementation	2016	-7.3440732375815765	13.542554405171547	2628816
2630936	EDA	synchronous up/down binary counter for lut fpgas with counting frequency independent of counter size	1997	-7.499271555354703	13.424437902721586	2630963
2631444	Theory	identifying almost sorted permutations from tcp buffer dynamics	2015	-8.767429270012451	14.641887731946873	2631471
2633208	Robotics	fpga implementation for direct kinematics of a spherical robot manipulator	2009	-9.050964235447132	13.559391069032221	2633235
2633608	Theory	interleaved memory function interpolators with application to an accurate lns arithmetic unit	1994	-9.03049909270756	13.316782794082473	2633635
2634714	EDA	a tree-systolic array of dlms adaptive filter	1999	-9.150090723193998	13.587666572283206	2634741
2634749	EDA	rapid design of discrete transform cores	1998	-8.643061543102577	13.874989557621774	2634776
2635420	Arch	novel sparse obc based distributed arithmetic architecture for matrix transforms	2007	-8.818714243471868	13.639025741741033	2635447
2636315	EDA	a novel scheme for concurrent error detection of ols parallel decoders	2013	-7.7340198914969776	13.613364113205126	2636342
2636633	Crypto	fast arithmetic architectures for public-key algorithms over galois fields gf((2n)m)	1997	-7.338846777390872	15.021875145922838	2636660
2638137	Theory	vlsi implementation of modulo multiplication using carry free addition	1997	-8.939911793044981	13.253040562312933	2638164
2638478	NLP	on the diagnosability of systems with three valued test results: diagnosis by comparison strategy	1990	-7.995436498436381	14.864229864806836	2638505
2638675	Arch	galois field instructions in the sandblaster 2.0 architectrue	2009	-8.990304825076949	13.54431936738852	2638702
2639277	Arch	systolic formulation for low-complexity serial-parallel implementation of unified finite field multiplication over gf(2m)	2007	-8.813657502149175	13.474419395135012	2639304
2640071	Arch	a novel architecture of area efficient fft algorithm for fpga implementation	2014	-8.860395601544123	13.474791927212898	2640098
2640885	Vision	low latency time cordic algorithms	1992	-8.98569463477098	13.347229629685726	2640912
2641642	EDA	systematic design of high-radix montgomery multipliers for rsa processors	2008	-8.099577232195765	14.25793202522202	2641669
2644021	EDA	64-bit pipeline carry lookahead adder using all-n-transistor tspc logics	2006	-7.311820461694187	13.838471263914654	2644048
2644611	Arch	high speed, minimal area, and low power sec code for drams with large i/o data widths	2007	-8.992670560491117	14.251940894000931	2644638
2646922	EDA	a new block-xor precomputation-based cam design for low-power embedded system	2005	-7.650623112187461	14.067331643508485	2646949
2647606	Robotics	a novel decimal logarithmic converter based on first-order polynomial approximation	2012	-8.848394676473998	13.48702211988664	2647633
2648568	EDA	exploiting parallelism in double path adders' structure for increased throughput of floating point addition	2007	-8.508449522965346	13.66319637835084	2648595
2649558	Arch	reduced memory architecture for cordic-based fft	2010	-8.697439678184317	13.6260698296287	2649585
2650300	EDA	algorithm and architecture for logarithm, exponential, and powering computation	2004	-8.980898924214882	13.277421202350075	2650327
2650679	Arch	ternary versus binary multiplication with current-mode cntfet-based k-valued converters	2016	-8.062447646547097	13.414589207038064	2650706
2650901	EDA	energy-efficient architecture for word-based montgomery modular multiplication algorithm	2013	-7.81508786713364	14.460450123569418	2650928
2652573	Crypto	improved small multiplier based multiplication, squaring and division	2003	-8.749204877142473	13.499215598357699	2652600
2652713	Arch	fixed-point computing element design for transcendental functions and primary operations in speech processing	2016	-8.74187565196888	13.74679244865576	2652740
2653107	EDA	energy-efficient approximate multiplier design using bit significance-driven logic compression	2017	-8.279968130545203	13.841471128893321	2653134
2653595	HPC	non-uniform random number generation through piecewise linear approximations	2006	-8.981935116287493	13.29788559082422	2653622
2653641	EDA	dual-tree error compensation for high performance fixed-width multipliers	2005	-8.714076148150497	13.566283774915956	2653668
2654207	Theory	tight bounds on the size of fault-tolerant merging and sorting networks with destructive faults	1999	-8.346663497773553	15.117392688598105	2654234
2654980	Arch	low-cost high-performance vlsi architecture for montgomery modular multiplication	2016	-8.428384336261821	13.95494352773443	2655007
2655897	Arch	a low-power and high-speed quaternary interconnection link using efficient converters	2005	-7.311111900079642	13.595359048384758	2655924
2656361	EDA	a flexible multiplication unit for an fpga logic block	2001	-8.28921141211276	13.700862919854512	2656388
2656548	Embedded	switching activity in bit-serial constant-coefficient multipliers	2004	-8.299634520366556	13.313441682192712	2656575
2657601	EDA	improved area-efficient weighted modulo $2^{n} + 1$  adder design with simple correction schemes	2010	-8.526147981826043	13.484704371287668	2657628
2658909	EDA	fast: fft asic automated synthesis	2002	-8.526345711572505	13.68751773796478	2658936
2659748	Embedded	a spt treatment to the bit serial realization of the sign-lms based adaptive filter	2010	-9.12485580671089	13.411299597446046	2659775
2660074	Theory	application of on-line arithmetic algorithms to the svd computation: preliminary results	1991	-8.677260995307691	13.39718418334925	2660101
2660814	HPC	cellular automata based vlsi architecture for computing multiplication and inverses in gf (2m)	1994	-9.00930521347023	13.439128400251072	2660841
2661095	Logic	a general approach for improving rns montgomery exponentiation using pre-processing	2011	-8.643015072701555	13.61315126007082	2661122
2661487	Arch	efficient circuit for parallel bit reversal	2016	-8.684805782366347	13.454480737622163	2661514
2663784	EDA	near-threshold computing of clocked adiabatic logic with complementary pass-transistor logic circuits	2011	-7.311813044067381	13.713797393809712	2663811
2664021	Arch	design of robust and high-performance 1-bit cmos full adder for nanometer design	2008	-7.336788072870148	13.424958117331686	2664048
2664369	EDA	low power realization of fir filters using multirate architectures	1996	-8.526439799263299	13.80545857482511	2664396
2664391	EDA	a dynamically reconfigurable platform for fixed-point fir filters	2009	-8.786600433244178	13.701508503855512	2664418
2664395	Arch	n-bit unsigned division via n-bit multiply-add	2005	-8.960093032655648	13.308482287585779	2664422
2665233	Arch	energy efficient deeply fused dot-product multiplication architecture	2016	-8.274859657049769	13.874194908896255	2665260
2665402	Arch	systolic multipliers for finite fields gf(2m)	1984	-8.956651655520243	13.242494925581227	2665429
2665571	EDA	an extendable global clock high-speed binary counter compatible to the fpga clbs	2017	-7.807402734302022	13.540547791734015	2665598
2665788	EDA	proposed low power, high speed adder-based 65-nm square root circuit	2011	-7.431321365780281	13.705784085647455	2665815
2666781	Logic	highly efficient structure of 64-bit exponential function implemented in fpgas	2008	-8.493941474590843	13.845288596682535	2666808
2668820	Arch	a unified architecture for bcd and binary adder/subtractor	2011	-8.43213641004924	13.625483246232472	2668847
2669498	EDA	an efficient design of an fpga-based multiplier using lut merging theorem	2017	-8.519195497870179	13.592887077150586	2669525
2670198	EDA	bit-error rate improvement of tlc nand flash using state re-ordering	2012	-8.403961871585674	14.479951091032307	2670225
2670610	Theory	priority queues resilient to memory faults	2007	-8.623950876577243	14.596812809867485	2670637
2671181	Arch	a fast and low cost self-routing permutation network	1998	-7.985441659549105	14.839806647343528	2671208
2671629	EDA	lower bound analysis and perturbation of critical path for area-time efficient multiple constant multiplications	2017	-8.644888463411156	13.259183345511866	2671656
2671909	HPC	high-speed vlsi multiplication algorithm with a redundant binary addition tree	1985	-8.88691601953069	13.294026147790873	2671936
2672774	Arch	the symmetric group in data permutation, with applications to high-bandwidth pipelined fft architectures	2009	-8.684280257114654	13.574558468234608	2672801
2673194	Arch	architectures for multiplierless fast fourier transform hardware implementation in vlsi	1987	-8.908610984386982	13.941906389510653	2673221
2674768	PL	radix conversion for ieee754-2008 mixed radix floating-point arithmetic	2013	-8.93252098800905	13.305754514434296	2674795
2675965	Arch	a low-power and small-area multiplier for accuracy-scalable approximate computing	2018	-7.885934095925426	13.888632020425346	2675992
2676444	EDA	low power and high speed multiplication design through mixed number representations	1995	-8.493889606147013	13.607520815868256	2676471
2679374	HPC	data dependence analysis and bit-level systolic arrays of the median filter	1998	-8.622031718486047	13.508033138281922	2679401
2682493	Arch	high speed digital cmos divide-by-n fequency divider	2008	-7.499899691779906	13.810126372060845	2682520
2682561	Mobile	low-power twiddle factor unit for fft computation	2007	-8.742818132125441	13.600978086841168	2682588
2682657	Arch	a novel anfis algorithm architecture for fpga implementation	2017	-8.045920413340083	13.413064998357555	2682684
2682659	Theory	high-performance cellular automata random number generators for embedded probabilistic computing systems	2002	-7.897467826857255	13.455514027734935	2682686
2684892	EDA	dynamically reconfigurable fir filter architectures with fast reconfiguration	2013	-8.600138225002983	13.662533593315887	2684919
2687186	EDA	optimization and implementation of scaling-free cordic-based direct digital frequency synthesizer for body care area network systems	2012	-9.11775673843442	14.056767840325039	2687213
2687456	HPC	accurate parallel floating-point accumulation	2013	-8.561491472961166	13.608162080753738	2687483
2687692	EDA	a greedy common subexpression elimination algorithm for implementing fir filters	2007	-8.929937556343344	13.432183023758215	2687719
2688578	ML	an energy and area efficient 4: 2 compressor based on finfets	2018	-7.483846252425813	13.700973779382286	2688605
2689710	Arch	one-step t-fault diagnosis for hypermesh optical interconnection multiprocessor systems	2009	-7.933888152490993	15.090672753166164	2689737
2692682	Arch	exploring the design space of an energy-efficient accelerator for the ska1-low central signal processor	2016	-9.010035361904368	14.957031013109255	2692709
2692732	Logic	logarithmic arithmetic as an alternative to floating-point: a review	2013	-8.388388557240447	13.267705998318254	2692759
2694362	Theory	galois field arithmetic over gf(p/sup m/) for high-speed/low-power error-control applications	2004	-8.896699993314282	13.693900329662945	2694389
2694494	Arch	parallel-pipelined architecture for 2-d ict vlsi implementation	2003	-8.790641758382844	13.778806717933767	2694521
2695011	EDA	design of lsi-oriented digital signal processing system based on pulse-train residue arithmetic circuits	1986	-8.35376730848577	13.364543740893696	2695038
2695831	Arch	incorporating power reduction mechanism in arithmetic core design	2004	-7.5757060751342	13.354861296610114	2695858
2697195	EDA	implementing parallel counters with four-valued threshold logic	1979	-7.593345305190994	13.324107338013434	2697222
2697259	Vision	a compound primitive operator approach to the realisation of video sub-band filter banks	1993	-8.976717340609248	13.66094736338138	2697286
2697314	EDA	high-performance noise tolerant comparator design for arithmetic circuits	2016	-7.286098561820438	13.679666388504925	2697341
2697444	Graphics	vlsi implementation of a new bit-level pipelined architecture for 2-d allpass digital filters	1995	-8.708871536244432	13.698557103229248	2697471
2698060	EDA	programmable and adaptive analog filters using arrays of floating-gate circuits	2001	-8.60075719689143	13.511230593035677	2698087
2698362	Robotics	efficient modulo 2n+1 subtractors for weighted operands	2010	-8.984119384753855	13.214343064872985	2698389
2699215	EDA	low-power radix-4 divider	1996	-7.863833918656925	13.760589997973234	2699242
2700336	Arch	multistage latency adders architecture employing approximate computing	2017	-8.340279726856982	13.760664200433009	2700363
2700971	EDA	accuracy-guaranteed bit-width optimization	2006	-8.665760670036482	13.28706771029278	2700998
2701464	Security	opportunities for analog coding in emerging memory systems	2017	-8.968718693725354	14.345761204523619	2701491
2701592	EDA	delay efficient 32-bit carry-skip adder	2008	-7.989483463654787	13.631590483113115	2701619
2701695	EDA	a digit reversal circuit for the variable-length radix-4 fft	2007	-8.665015977134788	13.398575871398766	2701722
2701797	Arch	multiple-valued logic gates using asymmetric single-electron transistors	2009	-7.256846583741504	13.290899397468465	2701824
2701834	EDA	some modular adders and multipliers for field programmable gate arrays	2003	-8.50487155061218	13.689700886925259	2701861
2702104	Arch	the vlsi design of a single chip for the multiplication of integers modulo a fermat number	1985	-8.943805017738487	13.365884747783971	2702131
2702378	EDA	efficient modulo 2n + 1 multi-operand adders	2008	-8.639143583639102	13.286461804976584	2702405
2703580	Arch	asymmetric high-radix signed-digit number systems for carry-free addition	2003	-8.765921029072366	13.421042514640925	2703607
2703756	EDA	a novel low gate-count serializer topology with multiplexer-flip-flops	2012	-7.580201088932321	13.892655203471492	2703783
2703870	HPC	a fast inner product processor based on equal alignments	1985	-8.867664971145393	13.241054039580355	2703897
2704067	HPC	a modular fast two-dimensional cyclic convolver and its application to real-time synthetic aperture radar processing	1982	-9.062865497325108	13.221507745545757	2704094
2705171	Robotics	unidirectional two dimensional systolic array for multiplication in gf(2m) using lsb first algorithm	2005	-8.747954852572446	13.725393813640293	2705198
2705185	EDA	energy-efficient, high performance circuits for arithmetic units	2008	-7.458428897720343	13.66844708242485	2705212
2706312	HPC	a low power high performance distributed dct architecture	2002	-8.909189464873307	13.84381626257825	2706339
2707777	EDA	double pass transistor logic for high performance wave pipeline circuits	1998	-7.531086988146943	13.528746629350294	2707804
2708106	EDA	constrained piecewise polinomial approximation for hardware implementation of elementary functions	2008	-9.146387261176418	13.241431652454793	2708133
2708697	Robotics	a fast selector-based subtract-multiplication unit and its application to radix-2 butterfly unit	2010	-8.436438656446057	13.748687180973144	2708724
2708787	Crypto	a new bit-serial multiplier over gf(pm) using irreducible trinomials	2010	-8.479242643092755	14.108351960674186	2708814
2708884	EDA	a novel multiplexer based truncated array multiplier	2005	-8.876247467488476	13.656744312774006	2708911
2710144	Arch	area-efficient systolic architectures for inversions over gf(2/sup m/)	2005	-8.819010350401593	13.615393443722727	2710171
2710555	EDA	power-delay tradeoffs for radix-4 and radix-8 dividers	1998	-7.8993253332871864	13.707944581421593	2710582
2710870	EDA	high-speed add-compare-select units using locally self-resetting cmos	2002	-7.582962698386782	13.9926079890882	2710897
2711562	EDA	an improved bcd adder using 6-lut fpgas	2012	-8.316865340826936	13.756068992990391	2711589
2712168	Logic	the efficiency of neuron-mos transistors in threshold logic	1999	-7.477563748196123	13.31281365217198	2712195
2713078	EDA	implementation in fpgas of jacobi method to solve the eigenvalue and eigenvector problem	2006	-9.128641400493528	13.401031018620856	2713105
2713850	Arch	a configurable fpga implementation of the tanh function using dct interpolation	2017	-8.972465650689715	13.592686006672475	2713877
2714792	Mobile	quantum-dot cellular automata serial decimal subtractors	2012	-8.406952237729342	13.336142871048976	2714819
2714899	NLP	distributed syndrome decoding for regular interconnected structures	1989	-7.955050352151173	14.94524580624998	2714926
2715554	Logic	efficient fpga implementation of binary field multipliers based on irreducible trinomials	2018	-9.096418880097293	13.442936840824547	2715581
2715754	Visualization	multiplierless unity-gain sdf ffts	2016	-9.125336917789854	13.652865764902408	2715781
2716415	Arch	design of a logic-in-memory multiple-valued reconfigurable vlsi based on a bit-serial packet data transfer scheme	2014	-7.6223609923495435	13.712974984174993	2716442
2716590	EDA	multispeculative addition applied to datapath synthesis	2012	-8.010119843762732	13.252697288177938	2716617
2717528	EDA	fpga implementation of very high radix square root with prescaling	2012	-8.570567116025867	13.65526410519712	2717555
2717766	EDA	an fpga implementation of a simple lossless data compression coprocessor	2011	-7.267312699101938	15.041823419430376	2717793
2718054	OS	quantized decoder adaptively predicting both optimum clock frequency and optimum supply voltage for a dynamic voltage and frequency scaling controlled multimedia processor	2018	-7.560881874166728	13.765623283065615	2718081
2718430	Theory	counting preimages of tcp reordering patterns	2008	-8.706668046361509	14.786814792885584	2718457
2719559	Theory	fast quantum modular exponentiation architecture for shor's factoring algorithm	2014	-8.5673238050802	13.40484881948504	2719586
2721136	EDA	viability of analog inner product operations in cmos imagers	2007	-8.316170085085423	13.203227739681735	2721163
2721432	HPC	an fpga-based fault-tolerant 2d systolic array for matrix multiplications	2011	-8.676764812546875	13.24769561154674	2721459
2721657	EDA	an asynchronous low-power high-performance sequential decoder implemented with qdi templates	2006	-7.777347201640352	13.918230810784562	2721684
2722509	Theory	resilient quicksort and selection	2012	-8.533108105051268	14.636807502033761	2722536
2723227	EDA	a hardware-efficient programmable fir processor using input-data and tap folding	2007	-8.61397417053023	13.93128664865718	2723254
2723465	EDA	synthesis of read-once digital hardware with reduced energy delay product.	2007	-7.339887720989932	13.663878624259429	2723492
2723912	HCI	delay-optimized realization of 2-parallel delayed lms adaptive fir filter	2017	-8.938764031573887	13.721161565213624	2723939
2724219	EDA	a novel multiplierless hardware implementation method for adaptive filter coefficients	2007	-9.028803369417448	13.541256323697526	2724246
2726792	EDA	low latency divider using ensemble of moving average curves	2017	-8.922159483366094	13.69781424261982	2726819
2727551	EDA	the effects of pipelining feedback loops in high speed dsp systems	2005	-8.638515903502448	13.657578751052329	2727578
2729195	Arch	implementation of a high speed multiplier for high-performance and low power applications	2015	-8.42704894133845	13.77633183434074	2729222
2730667	EDA	low latency standard basis gf(2m) multiplier and squarer architectures	1995	-8.342164156138855	13.826589228258564	2730694
2730734	Graphics	efficient exponentiation of a primitive root in gf(2^m)	1997	-7.5492000720267365	14.792471111066073	2730761
2732217	Embedded	dynamic testing strategy for distributed systems	1989	-7.949006298778494	15.083910314707804	2732244
2732552	Arch	a fast kernel for unifying gf(p) and gf(2/sup m/) montgomery multiplications in a scalable pipelined architecture	2006	-7.58022854589781	14.789290722614606	2732579
2733560	EDA	programmable numerical function generators based on quadratic approximation: architecture and synthesis method	2006	-8.965069178673769	13.266867731378731	2733587
2736012	HPC	fpga implementation of sram-based ternary content addressable memory	2012	-7.509228674395986	14.052307983073616	2736039
2739532	Arch	vlsi architecture for datapath integration of arithmetic over gf(2 m) on digital signal processors	1997	-8.548940345325947	13.638644602730313	2739559
2739540	EDA	efficient hardware implementation of the l1 — regularized least squares for iot edge computing	2017	-8.703125225166048	14.5385074048544	2739567
2739721	EDA	high speed parallel-prefix modulo 2n+1 adders for diminished-one operands	2001	-8.44213038453456	13.21468989910024	2739748
2739859	Arch	a pipelined multiplier using a hybrid wave-pipelining scheme	2005	-7.9177965629675375	13.93226802809495	2739886
2741834	EDA	low-power digital filtering via soft dsp	2000	-8.633383716776972	13.952014701302454	2741861
2742087	EDA	improved synthesis of compressor trees on fpgas in high-level synthesis	2017	-8.009771225832862	13.225637445193241	2742114
2742223	EDA	hardware implementation of dirls mismatched compressor applied to a pulse-doppler radar system	2013	-9.015265566740897	13.71446268646115	2742250
2742663	EDA	twiddle factor complexity analysis of radix-2 fft algorithms for pipelined architectures	2017	-9.00970746062186	13.319375829955305	2742690
2742772	EDA	digit-recurrence dividers with reduced logical depth	2005	-8.679531111104707	13.294161303473047	2742799
2743049	Embedded	bit-serial vlsi implementation of delayed lms adaptive fir filters	1994	-8.855391910067274	13.701003359289475	2743076
2743201	AI	letam: a low energy truncation-based approximate multiplier	2017	-8.545151006707567	13.668016865078723	2743228
2744249	Arch	further complexity reduction of parallel fir filters	2005	-9.141928152731683	13.514519513378474	2744276
2744350	Visualization	vlsi computational architectures for the arithmetic cosine transform	2015	-8.901020480957552	13.657699874002855	2744377
2746889	Arch	new hardware implementations of wg(29, 11) and wg-16 stream ciphers using polynomial basis	2015	-8.145789753730307	14.183135694685841	2746916
2747723	EDA	low space-complexity and low power semi-systolic multiplier architectures over gf(2m) based on irreducible trinomial	2016	-8.439341707466077	13.922632030580704	2747750
2748002	Arch	design of an asynchronous detector with priority encoding technique	2017	-7.238469575999942	13.761118478062489	2748029
2750087	Vision	efficient bit-parallel multipliers in composite fields	2008	-9.059164460627617	13.383602884763922	2750114
2751292	Arch	a parallel hardware architecture for fast gaussian elimination over gf(2)	2006	-8.158696042183374	14.350600070974615	2751319
2751672	HCI	redundant complex arithmetic and its application to complex multiplier design	1999	-8.753779960083769	13.271881354870454	2751699
2754359	EDA	design and implementation of an improved carry increment adder	2016	-7.863999864451617	13.550749367468926	2754386
2754742	Arch	a programmable base mdlns mac with self-generated lookup table	2004	-8.685709415831665	13.731145513787016	2754769
2755155	EDA	energy-efficient multiple-precision floating-point multiplier for embedded applications	2013	-8.413948547568163	13.709258293681732	2755182
2755336	EDA	time-area efficient multiplier-free filter architectures for fpga implementation	1995	-8.92037911409813	13.673040567703545	2755363
2755436	Arch	a 145µw 8×8 parallel multiplier based on optimized bypassing architecture	2011	-7.649775478731509	13.760512190382292	2755463
2758592	EDA	direct digital frequency synthesis based on a two-level table-lookup scheme	2006	-8.569375303783486	13.696986960091994	2758619
2759461	EDA	efficient floating-point polynomial evaluation on fpgas	2013	-8.77274723328881	13.410595216394114	2759488
2760307	EDA	low power programmable fir filtering ip cores targeting system-on-a-reprogrammable-chip (sorc)	2006	-8.370241069532353	13.937870853199929	2760334
2760544	Arch	modulo 2n ± 1 fused add-multiply units	2015	-8.525393333495824	13.399884212552015	2760571
2761600	EDA	a novel implementation scheme for high area-efficient dct based on signed stochastic computation	2013	-8.51274885736542	13.667291397872114	2761627
2762852	Logic	a multi-cycle fixed point square root module for fpgas	2012	-8.964123325903431	13.300784392836785	2762879
2762969	EDA	floating-point accumulation circuit for matrix applications	2006	-8.644930326469982	13.631272193210828	2762996
2763288	Arch	boolean formula-based branch prediction for future technologies	2001	-7.763305994192808	13.790879202721381	2763315
2763508	EDA	addition of bcd digits using non-standard codes	2012	-8.560281358303031	13.419104920006733	2763535
2764733	EDA	multiplierless implementation of rotators and ffts	2005	-8.966110685107862	13.703597967769245	2764760
2765714	Arch	high-speed parallel-prefix modulo 2n-1 adders	2000	-8.468355071625894	13.229731621831515	2765741
2765816	EDA	custom-optimized multiplierless implementations of dsp algorithms	2004	-9.066257451406287	13.480232579608293	2765843
2769256	EDA	multiplierless realization of modified comb filter by using xilinx spartan fpgas	2006	-8.90622496657395	13.644201019761475	2769283
2769275	EDA	algorithm design for a 30-bit integrated logarithmic processor	1989	-8.862006186180901	13.569624390159474	2769302
2770704	EDA	high speed gaas subsystem design using feed through logic	1999	-7.459684883250576	13.587204390199881	2770731
2771493	EDA	concurrent error detection in digit-serial normal basis multiplication over gf(2m)	2008	-8.043683696499054	13.997360339082695	2771520
2773509	Embedded	a modular multiplier implemented with truncated multiplication	2018	-7.278879619382009	15.031696439873485	2773536
2773573	EDA	a 32-bit carry lookahead adder using dual-path all-n logic	2005	-7.409385603898535	13.82738139768276	2773600
2774557	EDA	circuit/architecture for low-power high-performance 32-bit adder	1995	-7.5114520357105405	13.558647768890252	2774584
2774755	EDA	a novel low-power full-adder cell with new technique in designing logical gates based on static cmos inverter	2009	-7.396921063918514	13.525870068637614	2774782
2775122	Arch	a high throughput and low power radix-4 fft architecture	2014	-9.120795617321273	14.319562680615592	2775149
2775365	Arch	a 64-bit decimal floating-point adder	2004	-8.419716230969792	13.514712501249043	2775392
2775439	Arch	new bit-level serial gf (2^m) multiplication using polynomial basis	2015	-8.13342858414385	13.999539954177509	2775466
2777783	Visualization	global and modular two's complement cellular array multipliers	1979	-8.452696649163759	13.446634001802162	2777810
2779401	Arch	a power-aware ip core generator for the one-dimensional discrete fourier transform	2004	-8.699724515354934	13.753754991184573	2779428
2779596	EDA	a table reduction technique for logarithmically architected digital filters	1985	-8.449580339796297	13.292722474570965	2779623
2781137	EDA	optimal slope ranking: an approximate computing approach for circuit pruning	2018	-7.7395714157979905	13.3313344489972	2781164
2781149	EDA	fast discrete fourier transform computations using the reduced adder graph technique	2007	-9.05126471142693	13.508826993907599	2781176
2781626	EDA	efficient rns to binary converters for the new 4-moduli set {2n, 2n+1-1, 2n-1, 2n-1-1}	2012	-9.008504453842598	13.517139958135033	2781653
2781712	Arch	systolic super summation with reduced hardware	1992	-9.013805735642359	13.26693982446869	2781739
2781755	EDA	implementation study of fft on multi-lane vector processors	2012	-8.420552974689361	13.808670734935205	2781782
2782028	EDA	evaluating software and hardware implementations of signal-processing tasks in an fpga	2004	-8.768765605303331	13.90997695061475	2782055
2782351	EDA	design of high-performance power-aware asynchronous pipelined circuits in mos current-mode logic	2005	-7.282758645283638	13.92427822564594	2782378
2783854	Arch	pipelined parallel fft architectures via folding transformation	2012	-9.070704828688331	13.617653356050095	2783881
2784049	Arch	a new unified modular adder/subtractor for arbitrary moduli	2015	-8.727844968874624	13.444850859201535	2784076
2785689	Embedded	a software implementation of the ieee 754r decimal floating-point arithmetic using the binary encoding format	2007	-8.708168752821988	13.235181750097382	2785716
2785931	EDA	area-time efficient multi-modulus adders and their applications	2012	-8.561297494205817	13.639281193793881	2785958
2786016	EDA	high-speed multiplier block design based on bit-level critical path optimization	2014	-8.478119445619411	13.489998507272912	2786043
2786078	EDA	efficient fpga mapping of pipeline sdf fft cores	2017	-8.394229596195807	13.933480837644606	2786105
2786525	Arch	using low cost erasure and error correction schemes to improve reliability of commodity dram systems	2016	-8.87780879132167	14.554231753286965	2786552
2786538	Robotics	reducing quantization error in low-energy fir filter accelerators	2015	-8.688140689081953	13.724274887760705	2786565
2786645	EDA	ultra low voltage, low power 4-2 compressor for high speed multiplications	2003	-7.653876921125836	13.642231760836765	2786672
2786768	EDA	new evaluation scheme for software function approximation with non-uniform segmentation	2016	-8.981468865573033	13.226262679783838	2786795
2787005	Vision	boosting very-high radix division with prescaling and selection by rounding	2001	-8.908201839107601	13.295341417596054	2787032
2789071	Robotics	a vlsi chip architecture for the real-time computation of direct kinematics	1986	-8.350900784585551	13.431621075876308	2789098
2789776	HCI	low space-complexity digit-serial dual basis systolic multiplier over galois field gf(2m) using hankel matrix and karatsuba algorithm	2013	-7.285676998174004	15.056909425642425	2789803
2790210	Arch	a parallel decimal multiplier using hybrid binary coded decimal (bcd) codes	2016	-8.656242322008563	13.475435210011096	2790237
2790220	EDA	on the design of reconfigurable multipliers for integer and galois field multiplication	2009	-8.529970835829403	13.676007145366944	2790247
2790383	EDA	high-performance asynchronous intra-chip communication link based on a multiple-valued current-mode single-track scheme	2009	-7.400126915835512	14.011343780651094	2790410
2790886	HPC	a parallel-serial decimal multiplier architecture	2012	-8.90830335126787	13.392190892252872	2790913
2791149	Arch	floating-point exponentiation units for reconfigurable computing	2013	-8.707620432774275	13.299441059514143	2791176
2791354	Arch	shift-accumulator alu centric jpeg2000 5/3 lifting based discrete wavelet transform architecture	2003	-8.224311079663991	13.920894080004576	2791381
2791837	EDA	ip generation for an fpga-based audio dac sigma-delta converter	2004	-8.66486034129235	13.758270864829536	2791864
2791927	EDA	an improved design and simulation of low-power and area efficient parallel binary comparator	2017	-7.579613384802232	14.006666312704525	2791954
2792011	Crypto	on the communication complexity of finding an (approximate) stable marriage	2014	-8.629569159509135	14.875061426206347	2792038
2792013	Robotics	fpga implementation of elementary generalized unitary rotation with cordic based architecture	2012	-9.145985229577317	13.378671489925873	2792040
2792549	AI	self-timed logic using current-sensing completion detection (cscd)	1991	-7.270788598366747	13.306461553322928	2792576
2792935	Arch	a signal processor for median-based algorithms	1989	-8.991212428679349	13.272254897775849	2792962
2793267	EDA	cordic-based architecture for powering computation in fixed-point arithmetic	2016	-8.706804569983474	13.529239184878778	2793294
2793554	Arch	design of a reconfigurable dsp processor with bit efficient residue number system	2012	-8.773483294798124	13.571054592383357	2793581
2793733	Arch	computationally minimized x-part for fx correlator in big-data interferometers	2017	-9.108410780840904	13.893604962344865	2793760
2793808	EDA	a power minimization technique for arithmetic circuits by cell selection	2002	-7.406009227173238	13.367026867502274	2793835
2793877	EDA	power efficient motion estimation using multiple imprecise metric computations	2007	-8.364160772034928	13.596771156769226	2793904
2793990	EDA	an embedded dsp core for wireless communication	2002	-8.103241535675629	13.933549346950855	2794017
2794108	EDA	high-speed cmos chip design for manchester and miller encoder	2009	-7.290693140876782	14.271722272186716	2794135
2794458	EDA	design and applications of approximate circuits by gate-level pruning	2017	-7.894671951688162	13.450539846838566	2794485
2795068	HPC	optimization of rotations in ffts	2012	-9.073214086152179	13.474420499062953	2795095
2796166	EDA	optimized memristor-based multipliers	2017	-7.933625744825856	13.379655968239765	2796193
2796390	EDA	fpga realization of low register systolic all-one-polynomial multipliers over $gf(2^{m})$ and their applications in trinomial multipliers	2017	-7.971648828324548	14.469899354184866	2796417
2797501	HPC	systolic array implementation of dft with reduced multipliers using triple matrix product	2014	-8.951616902420868	13.45626478697804	2797528
2798130	EDA	a low-power sha-3 designs using embedded digital signal processing slice on fpga	2016	-7.948396717815844	13.958423887835526	2798157
2799778	EDA	numerical function generators using lut cascades	2007	-8.809447891855816	13.218343561030562	2799805
2802373	EDA	a multiwindow partial buffering scheme for fpga-based 2-d convolvers	2007	-8.581759837102814	13.526381429174736	2802400
2802546	Embedded	implementation of low-complexity fir filters using serial arithmetic	2005	-8.875562026692858	13.520855791976206	2802573
2802551	Theory	an efficient vlsi architecture for computation of discrete fractional fourier transform	2018	-8.950854150421328	13.886055010250685	2802578
2802749	EDA	a novel approach to high-level switching activity modeling with applications to low-power dsp system synthesis	2001	-8.266578260178955	13.659068832322578	2802776
2803927	EDA	new approach to look-up-table design and memory-based realization of fir digital filter	2010	-8.601181327989607	13.730579427362766	2803954
2803980	EDA	efficient squarer design using group partial products	2007	-8.3606676395846	13.63910864262992	2804007
2804815	EDA	transmission gate-based approximate adders for inexact computing	2015	-7.935877558711659	13.490634906486347	2804842
2805593	EDA	recursive least squares filtering under stochastic computational errors	2013	-8.618784196262713	14.368805092528772	2805620
2806178	Arch	a novel $\delta\sigma$  control system processor and its vlsi implementation	2008	-8.540395207730233	13.718915557279965	2806205
2806315	EDA	fir filters with field-programmable gate arrays	1993	-8.66874408331213	13.85164471645907	2806342
2806542	Arch	a 32-bit gaas ieee floating point multiplier using trailing-1's rounding algorithm	1995	-7.893599893097055	13.54150788910173	2806569
2807882	EDA	approximation of multiple constant multiplications using minimum look-up tables on fpga	2015	-8.710392628336031	13.495426466257316	2807909
2808405	EDA	designing a custom dsp circuit using vhdl	1990	-8.489506283841674	13.399818420984786	2808432
2810524	EDA	design of low-complexity fir filters based on signed-powers-of-two coefficients with reusable common subexpressions	2007	-8.991621047131643	13.543859406579495	2810551
2811598	EDA	versatile quaternion multipliers based on distributed arithmetic	2018	-9.052004211749539	13.550389698180675	2811625
2813443	Embedded	an o(t3 + |e|) fault identification algorithm for diagnosable systems	1988	-8.066691809180009	14.995618821725525	2813470
2814422	AI	number of mutual connections in neighborhoods and its application to self-diagnosable systems	2003	-8.502600477266402	15.095297780516416	2814449
2815049	EDA	vlsi implementation of high speed energy-efficient truncated multiplier	2018	-8.699087578154082	13.509097283747305	2815076
2815498	EDA	clock-delayed domino for adder and combinational logic desig	1996	-7.526052626290792	13.413595763481755	2815525
2815828	EDA	hardware design for vlsi implementation of fxlms- and fslms-based active noise controllers	2017	-9.06841307943594	13.894119452648733	2815855
2816811	EDA	24-bit significand multiplier for fpga floating-point multiplication	2015	-8.70137489529109	13.622163379597996	2816838
2819190	EDA	routing approach for digital, differential bipolar designs using virtual fat-wire boundary pins	2017	-7.481223527055121	13.626643029833144	2819217
2819910	NLP	a design of radix-2 on-line division using lsa organization	2001	-7.964350874079992	13.363590328973244	2819937
2820432	Theory	high speed error tolerant adder for multimedia applications	2017	-7.947322749398898	13.43061148960772	2820459
2822353	Embedded	a method for increasing the throughput of fixed coefficient digit-serial/parallel multipliers	2004	-8.607232520644907	13.399134450168527	2822380
2822552	Logic	low-power eight-bit scsdl cla with a novel split-level charge-sharing differential logic (scsdl)	2007	-7.247724174523072	13.774490907994814	2822579
2823194	EDA	area efficient implementation of noise generation system	2003	-8.884107279494803	13.39501073133165	2823221
2824610	Visualization	an autoscale residue multiplier	1982	-8.647662752752955	13.385365433633744	2824637
2824872	EDA	high speed special function unit for graphics processing unit	2014	-8.901469045568223	13.492332324679213	2824899
2825627	EDA	design and application of an approximate 2-d convolver with error compensation	2018	-8.81625759058249	13.548861545762005	2825654
2826393	Arch	radix 16 srt dividers with overlapped quotient selection stages: a 225 nanosecond double precision divider for the s-1 mark iib	1985	-8.354766131197065	13.66190186852504	2826420
2828284	EDA	fast signature computation for bist linear compactors	1995	-8.716180385283018	13.342879350753634	2828311
2829542	Arch	closing the gap between carry select adder and ripple carry adder: a new class of low-power high-performance adders	2005	-7.729722773955427	13.321150996294007	2829569
2830014	Theory	the organization of permutation architectures with bussed interconnections (extended abstract)	1987	-8.275117473635763	14.622699194129293	2830041
2831020	HPC	partial reconfigurable fir filtering system using distributed arithmetic	2010	-8.744505902246525	13.792241717546766	2831047
2832373	EDA	twiddle factor transformation for pipelined fft processing	2007	-9.068007280784762	13.287988176643102	2832400
2832692	EDA	fpga based implementation of high speed tunable notch filter using pipelining and unfolding	2014	-9.0086250328998	13.93941861232878	2832719
2832934	EDA	digit-serial complex-number multipliers on fpgas	2003	-8.681149251593004	13.63243843784405	2832961
2835238	Theory	manipulating multistage interconnection networks using fundamental arrangements	2010	-8.379490220715887	14.979935962842026	2835265
2835300	EDA	half-matrix normal basis multiplier over gf( $p^{m}$ )	2017	-8.174775248293571	14.07808393536716	2835327
2836224	Arch	a fast, streaming simd extensions 2, logistic squashing function	2008	-8.62358087802011	13.495264567749604	2836251
2837585	EDA	vlsi parallel shift sort algorithm and design	1984	-8.235266150531452	13.33355510240549	2837612
2838417	Graphics	on the optimum constructions of composite field for the aes algorithm	2006	-8.80104941835454	13.634127116522308	2838444
2838628	EDA	adaptive range reduction for hardware function evaluation	2004	-8.399431684484298	13.475150051797938	2838655
2838923	Visualization	analog vlsi architecture for discrete cosine transform using dynamic switched capacitors	2004	-9.051326693413909	13.624338034527247	2838950
2839589	Arch	designing optimum carry-skip adders	1991	-8.304371891873245	13.328463029219902	2839616
2839944	DB	an energy efficiency 4-bit multiplier with two-phase non-overlap clock driven charge recovery logic	2011	-7.326836154404994	13.772550816447898	2839971
2840206	Embedded	fpga implementation of a single-precision floating-point multiply-accumulator with single-cycle accumulation	2009	-8.594999700547083	13.661908517795204	2840233
2840777	EDA	discrete wavelet transform realisation using run-time reconfiguration of field programmable gate array (fpga)s	2011	-8.615766370588963	13.69925602156051	2840804
2841526	Arch	an efficient radix-4 scalable architecture for montgomery modular multiplication	2016	-8.545535612168887	13.991556963601287	2841553
2841567	EDA	realization of algorithm for the computation of third-order cross moments using fpga	2007	-9.121888695053423	13.622959591709586	2841594
2842116	EDA	design-space exploration of energy-delay-area efficient coarse-grain reconfigurable datapath	2009	-7.35824899828755	13.979269901376956	2842143
2843413	HCI	a vlsi architecture for digital filters using complex number-theoretic transforms	1983	-8.903663617492844	13.281379334113181	2843440
2843535	EDA	current mode cmos quaternary logic full-adder	2009	-7.540869258350001	13.414479242336492	2843562
2843712	Arch	energy-efficient truncated multipliers with scaling	2013	-8.131569628179951	13.82645712664343	2843739
2844579	EDA	trainable and low-cost smo pattern classifier implemented via mcmc and sfbs technologies	2015	-8.310415586475004	13.657322869545233	2844606
2845663	EDA	"""high speed and area efficient 2d dwt processor based image compression"""" signal & image processing"""	2011	-8.424014555137838	13.740123574817117	2845690
2845864	EDA	high-throughput and low-power dsp using clocked-cmos circuitry	1995	-7.624344291628701	13.759177810115233	2845891
2847470	EDA	improved synthesis of generalized parallel counters on fpgas using only luts	2018	-8.0509468661179	13.278907647856176	2847497
2850655	Embedded	efficient function approximation using truncated multipliers and squarers	2005	-8.993866282822982	13.565047262423338	2850682
2851684	EDA	efficient semisystolic architectures for finite-field arithmetic	1998	-8.603722930725121	13.712012858600714	2851711
2852994	HPC	sparse-iteration 4d cordic algorithms for multiplying quaternions	2016	-9.070049077111491	13.490527522898473	2853021
2853683	EDA	area-delay-power efficient fixed-point lms adaptive filter with low adaptation-delay	2014	-9.05410134280863	13.699511695886455	2853710
2854008	NLP	a high-speed realization of the delayed dual sign lms algorithm	2018	-8.950089884022743	13.701119680839104	2854035
2855477	Embedded	reduced binary tree fir filters	2004	-8.897310666015864	13.288718682331494	2855504
2855581	Robotics	dedicated hardware implementation of a linear congruence solver in fpga	2012	-8.762760731714655	13.585501497769695	2855608
2855918	EDA	a self-compensation fixed-width booth multiplier and its 128-point fft applications	2006	-9.018605053641014	13.525823311069107	2855945
2856107	EDA	energy efficient and high speed on-chip ternary bus	2008	-9.099713096205797	14.26091724808238	2856134
2856189	EDA	design and implementation of an embedded fpga floating point dsp block	2015	-8.26823286648608	13.832901165253606	2856216
2859631	Arch	a low energy fft/ifft processor for hearing aids	2007	-8.301259104068075	14.117484674163158	2859658
2859679	Theory	number conversions between rns and mixed-radix number system based on modulo (2p - 1) signed-digit arithmetic	2005	-8.986836518884106	13.364988973377466	2859706
2860092	Arch	an efficient scalable rns architecture for large dynamic ranges	2014	-8.295527639071084	14.025878550490534	2860119
2860615	Arch	high-speed inverse square roots	1999	-8.478397589571312	13.70823618478055	2860642
2860687	Arch	fast hardware computation of x mod z	2011	-8.467757038058732	13.712898106620324	2860714
2862354	Arch	rt-mil-std-1553+: remote terminal controller for mil-std-1553b at 100-mb/s data rate	2015	-7.724184907133303	14.630608768737266	2862381
2863235	Arch	scaling an rns number using the core function	2003	-8.771660703138727	13.469945295015421	2863262
2863300	EDA	multialphabet arithmetic coding at 16 mbytes/sec	1993	-8.593541716937567	13.255239820571148	2863327
2864840	Arch	an improved rns reverse converter for the {22n+1−1, 2n, 2n−1} moduli set	2010	-8.481958940507901	13.523663684849849	2864867
2865208	EDA	analysis of a fully-scalable digital fractional clock divider	2006	-8.812207872444572	13.368645790782454	2865235
2866279	EDA	layout aware optimization of high speed fixed coefficient fir filters for fpgas	2010	-8.520130093402518	13.762951977162846	2866306
2866421	EDA	a 32-bit carry lookahead adder design using complementary all-n-transistor logic	2008	-7.330355505898595	13.865171059688127	2866448
2866528	EDA	low-voltage cmos differential logic style with supply voltage approaching device threshold	2012	-7.244107494696678	13.74799290294574	2866555
2867315	Arch	area efficient exponentiation using modular multiplier/squarer in gf(2m	2001	-8.567362544819522	13.708905174861703	2867342
2868156	EDA	a research and design of decimal floating multiplier based on fpga	2010	-8.699982128057863	13.56473096785115	2868183
2868208	EDA	a new design leads to efficient bit-serial fpga implementation for the biorthogonal 5/3 dwt filter bank	2012	-8.886755960165836	13.617596148312948	2868235
2869251	EDA	low-latency digit-serial systolic double basis multiplier over  $\mbi gf{(2^m})$  using subquadratic toeplitz matrix-vector product approach	2014	-8.471786526784697	14.025792594454739	2869278
2871017	Arch	high performance vlsi architecture for wave digital filtering	1992	-8.759811351419831	13.623969186783954	2871044
2871760	EDA	a systolic trinomial gf(2k) multiplier based on the montgomery multiplication algorithm	2005	-8.578930390292411	13.7698995084429	2871787
2872058	EDA	modified distributed arithmetic based low complexity cnn architecture design methodology	2017	-8.450193933906457	13.991978082460635	2872085
2872858	EDA	an improved two-step binary logarithmic converter for fpgas	2015	-8.634136163335201	13.61550184969115	2872885
2872874	EDA	flexlevel nand flash storage system design to reduce ldpc latency	2017	-9.103301864404939	14.643271028177825	2872901
2872921	Theory	fast converter for 3 moduli rns using new property of crt	1999	-9.070145878929956	13.358339532466559	2872948
2873079	EDA	exploration of sign precomputation-based cordic in reconfigurable systems	2011	-7.673871714845292	14.587874922556527	2873106
2873224	EDA	implementation of a high-speed asynchronous data-transfer chip based on multiple-valued current-signal multiplexing	2006	-7.613549382365775	13.979175942149627	2873251
2874337	EDA	an area-efficient high-speed aes s-box method	2005	-8.035807806479898	13.39816932040254	2874364
2878023	Arch	near-threshold energy- and area-efficient reconfigurable dwpt/dwt processor for healthcare-monitoring applications	2015	-8.281920658829192	13.971209563799837	2878050
2880175	DB	achieving optimal crcw pram fault-tolerance	1991	-8.47579854351488	14.996229196233143	2880202
2880314	Crypto	decimal square root: algorithm and hardware implementation	2016	-8.991780084030138	13.300073112109931	2880341
2880471	EDA	quadrature direct digital frequency synthesizers: area-optimized design map for lut-based fpgas	2003	-8.816937122447666	14.025604584358515	2880498
2882581	EDA	reduced power consumption for mpeg decoding with lns	2002	-7.7700321998217134	13.52819576392324	2882608
2883281	EDA	efficient squaring circuit using canonical signed-digit number representation	2014	-9.115593515671804	13.327177006940715	2883308
2883342	Theory	on the cost of recomputing: tight bounds on pebbling with faults	1994	-8.48794430207464	14.850189831733289	2883369
2884720	DB	hardware division by small integer constants	2017	-8.850826593942587	13.419779756655098	2884747
2885348	AI	designing an ultra-high-speed multiply-accumulate structure	2008	-7.634798719326986	13.933537076208875	2885375
2887073	Arch	exploring power-performance-quality tradeoff of approximate adders for energy efficient sobel filtering	2018	-7.86157428702044	13.635170771042665	2887100
2887919	Robotics	an efficient architecture for floating point based miso neural neworks on fpga	2014	-9.015590747277844	13.44994995904378	2887946
2888812	EDA	multiprocessor fpga implementation of a 2d digital filter	2011	-8.887925864795601	13.694373462881265	2888839
2888902	EDA	design of low power qpp interleave address generator using the periodicity of qpp	2009	-8.96248830919268	13.408171142494444	2888929
2888917	Crypto	a low time-complexity, hardware-efficient bit-parallel power-sum circuit for finite fields gf(2m)	1999	-9.042510255660716	13.256113301734779	2888944
2890289	EDA	low-cost fast vlsi algorithm for discrete fourier transform	2007	-8.893629919685852	13.653561817458675	2890316
2891669	EDA	a new redundant binary partial product generator for fast 2n-bit multiplier design	2014	-8.561779243507027	13.653131238341668	2891696
2893625	Theory	practical cellular dividers	1990	-8.991648375567593	13.245605283991996	2893652
2893673	EDA	self-compensation scheme for truncation error in fixed width multipliers	2018	-9.06315350654631	13.684476281344672	2893700
2896649	Arch	cordic on a configurable serial architecture for biomedical signal processing applications	2015	-9.045884432102316	13.458856794456231	2896676
2896676	Vision	bit-level systolic arrays for digital contour smoothing by abel-poisson kernel	1993	-8.775246814986616	13.39178872076023	2896703
2897236	Logic	using arithmetic transform to calculate ranges of arithmetic datapaths	2012	-8.514373437450859	13.241700378929643	2897263
2898125	Crypto	low-complexity gaussian normal basis multiplier over gf(2m)	2012	-7.241565527823975	15.117757030917392	2898152
2898625	EDA	fir filter optimization for video processing on fpgas	2013	-8.603878737736354	13.620890735850912	2898652
2899854	Vision	implementation of fast bit-serial lattice wave digital filters	1994	-8.97240678263058	13.588863590408454	2899881
2900719	Theory	embedding longest fault-free paths in arrangement graphs with faulty vertices	2001	-8.268817539545553	15.094112488808825	2900746
2900824	EDA	static divided word matching line for low-power content addressable memory design	2004	-7.251439773499862	13.904649835814615	2900851
2901338	EDA	variable latency speculative han-carlson adder	2015	-8.312692936963597	13.342331831179239	2901365
2901869	EDA	high-throughput low-energy self-timed cam based on reordered overlapped search mechanism	2014	-7.277726718532254	13.988549356139147	2901896
2902159	Visualization	a word-parallel digital associative engine with wide search range based on manhattan distance	2004	-7.951687635091722	13.442982434956898	2902186
2903049	EDA	a field-programmable digital filter chip using multiple-valued current-mode logic	2003	-7.397204797755539	13.504631339675994	2903076
2903264	EDA	efficient floating-point representation for balanced codes for fpga devices	2013	-8.705306906393794	13.571731942676115	2903291
2904894	Arch	reconfigurable galois field multiplier	2014	-9.13062888683338	13.853698924886165	2904921
2905112	EDA	compact non-binary fast adders using single-electron devices	2009	-7.428600748004237	13.216906597130652	2905139
2905568	EDA	low power block based fir filtering cores	2003	-8.493664960476135	13.795021724666785	2905595
2906052	EDA	vector processor design for parallel dsp systems using hierarchical behavioral description based synthesizer	1990	-7.936833438106936	13.507762815676575	2906079
2906313	EDA	a radix-8 complex divider for fpga implementation	2009	-8.553788981929412	13.653909706118164	2906340
2907490	EDA	bit-level multiplierless fir filter optimization incorporating sparse filter technique	2014	-8.549157090274587	13.6373814652915	2907517
2908609	Robotics	a pipelined bit-serial complex multiplier using distributed arithmetic	1995	-8.814064011183643	13.312900228160744	2908636
2908734	EDA	dynamic configurable floating-point fft pipelines and hybrid-mode cordic on fpga	2008	-8.64908304521792	13.969798243684375	2908761
2909492	Embedded	the fpga implementation of real-time spotlight sar imaging	2018	-8.840797548827535	13.715295164988756	2909519
2909672	Arch	energy-efficient hadamard-based satd architectures	2014	-8.511717005186226	13.784439254012625	2909699
2910002	Theory	more efficient systolic arrays for multiplication in gf(2m) using lsb first algorithm with irreducible polynomials and trinomials	2009	-8.751847324461991	13.718406339276063	2910029
2910853	ML	pre-computatio of rotatio bits in unidirectional cordic for trigonometric and hyperbolic computations	2003	-9.13155000810143	13.361138727143194	2910880
2911740	Theory	an efficient reverse converter for the three-moduli set ( $ 2^{n+1}-1, 2^{n}, 2^{n}-1$ )	2017	-8.534420090358386	13.725194908839994	2911767
2912037	Arch	an ultra-low-energy multi-standard jpeg co-processor in 65 nm cmos with sub/near threshold supply voltage	2010	-7.5363796854226495	14.269726395694251	2912064
2912117	Embedded	high speed fault tolerant secure communication for muon chamber using fpga based gbt emulator	2015	-7.390922695477048	14.821618008774559	2912144
2913021	EDA	dynamic memory design for low data-retention power	2000	-7.434027095001826	14.536123303270127	2913048
2913289	Arch	a floating-point advanced cordic processor	1995	-9.069375516199566	13.415081195865323	2913316
2913665	EDA	high performance ternary multiplier using cntfet	2018	-7.271441470087866	13.442831594302413	2913692
2913819	Arch	nonprime memory systems and error correction in address translation	1997	-8.863910274631618	13.303007203283636	2913846
2914197	Arch	floating-point division and square root using a taylor-series expansion algorithm	2007	-8.608515054797918	13.35211575539925	2914224
2914240	EDA	an optimized hardware implementation of 4-point adaptive multiple transform design for post-hevc	2018	-8.430947158698961	13.966860194236107	2914267
2915135	Arch	an efficient recursive cell architecture of modified euclid's algorithm for decoding reed-solomon codes	2002	-9.09462001200717	13.887849371651162	2915162
2916081	Crypto	error detection in polynomial basis multipliers over binary extension fields	2002	-8.326764899226779	13.87808544418586	2916108
2916757	EDA	approximate early output asynchronous adders based on dual-rail data encoding and 4-phase return-to-zero and return-to-one handshaking	2018	-7.463547039555013	13.642839323249275	2916784
2917002	EDA	a small-area high-performance 512-point 2-dimensional fft single-chip processor	2004	-8.27688676917778	13.827758925440314	2917029
2918121	Arch	architecture and implementation of a vector mac unit for complex number	2014	-8.661367840318032	13.771681350521472	2918148
2919629	Arch	design of multi-stage latency adders using detection and sequence-dependence between successive calculations	2014	-7.768266178367513	13.338785645663775	2919656
2919876	EDA	power and energy efficient standard cells with cdm logic style for optimization of multiplier structures	2016	-7.466956897955919	13.587742900876766	2919903
2919883	EDA	asic-based implementation of synchronous section-carry based carry lookahead adders	2016	-7.4604995440356525	13.477982970982065	2919910
2920076	EDA	design methodology for throughput optimum architectures of hash algorithms of the md4-class	2008	-8.135799638411587	13.940162929722009	2920103
2920243	EDA	fpga implementation of modulo (231-1) adder	2015	-7.705361524784164	14.40455763401008	2920270
2920679	Arch	on the case of using aggregated page programming for future mlc nand flash memory	2015	-9.00167692271177	14.668471423932994	2920706
2922242	Metrics	non-binary ldpc code with multiple memory reads for multi-level-cell (mlc) flash	2014	-8.27946989574127	14.585340399380865	2922269
2922510	EDA	a radix-4 modular multiplication hardware algorithm efficient for iterative modular multiplications	1991	-8.862577091272762	13.453859311675625	2922537
2923145	EDA	pipelined compressor tree optimization using integer linear programming	2014	-8.466142028957995	13.567711975961462	2923172
2923243	EDA	fast and area efficient adder for wide data in recent xilinx fpgas	2016	-8.530086478359106	13.549278355687878	2923270
2923276	Arch	pipeline interleaving design for fir, iir, and fft array processors	1995	-9.07611457852856	13.234476901227307	2923303
2924231	EDA	a new high performance vlsi architecture for lms adaptive filter using distributed arithmetic	2017	-8.891954759306827	13.842234642445192	2924258
2924856	Arch	a floating point divider performing ieee rounding and quotient conversion in parallel	2004	-8.752523795263203	13.523445601877985	2924883
2927338	Arch	application-specific instruction set processor for soc implementation of modern signal processing algorithms	2005	-9.024413546930482	13.627581863020616	2927365
2928375	HPC	optimal design of fixed-point and floating-point arithmetic units for scientific applications	2012	-8.760435050162997	13.327188875682289	2928402
2928862	Visualization	algorithm and design of a fully parallel approximate coordinate rotation digital computer (cordic)	2017	-8.743819492540396	13.50434088424491	2928889
2928952	Arch	a new 4-2 adder and booth selector for low power mac unit	1997	-8.114329468689004	13.850520354982194	2928979
2930634	Embedded	fast modulo 2n−1 and 2n;1 adder using carry-chain on fpga	2013	-8.788441254019551	13.47836040669466	2930661
2931020	EDA	fpga resource reduction through truncated multiplication	2001	-8.938750925994064	13.653845481956562	2931047
2931067	EDA	a variable-radix digit-serial design methodology and its application to the discrete cosine transform	2003	-8.69272735364652	13.656685351597035	2931094
2931606	ML	dual-rail multiple-valued current-mode vlsi with biasing current sources	2001	-7.5494450385616085	13.589643616304796	2931633
2932423	Theory	disjoint paths through a 3-dimensional grid	1990	-8.137552073905335	15.040553160289747	2932450
2932618	EDA	hls-based methodology for fast iterative development applied to elliptic curve arithmetic	2016	-8.136541217606771	14.02626241442653	2932645
2933093	EDA	on the implementation of time-multiplexed frequency-response masking filters	2016	-8.737620297708943	13.69520449273884	2933120
2933637	EDA	delay estimation, chip-power analyses and comparison of single-level and multi-level recursive vedic algorithm with conventional algorithms for digital multiplier	2018	-8.154849019780887	13.664403482351315	2933664
2934500	Arch	the normalized singular value decomposition of non-symmetric matrices using givens fast rotations	2017	-9.013560584109722	13.572447313740597	2934527
2934881	Arch	multiparallel systolic arrays for multidimensional fft-architectures on 3d-vlsi	1997	-8.885768563957333	13.297499482346742	2934908
2935278	EDA	design methodology for approximate accumulator based on statistical error model	2015	-7.924280138919912	13.230267091392616	2935305
2935316	Embedded	fault tolerant parallel ffts using error correction codes and parseval checks	2016	-9.141811375928338	13.80125506944974	2935343
2935770	HPC	area efficient high speed elliptic curve cryptoprocessor for random curves	2004	-7.3420154118103955	14.9488794569403	2935797
2936868	Mobile	optimal voltage signal sensing of nand flash memmory for ldpc code	2014	-9.070029906946603	14.646066357274599	2936895
2937454	Theory	on communication protocols that compute almost privately	2012	-8.340915948068996	14.545720893874366	2937481
2937704	EDA	efficient exhaustive verification of the collatz conjecture using dsp blocks of xilinx fpgas	2011	-8.704069657123863	13.653879039884837	2937731
2937859	Arch	a family of high radix signed digit adders	2011	-8.385350366907046	13.31134963186565	2937886
2938161	Networks	area efficient architecture for frequency domain multi channel digital down conversion for randomly spaced signals	2012	-9.152248330570444	13.977012942144857	2938188
2938299	EDA	rns encoding based folding adc	2012	-9.00932112519302	13.42099977907578	2938326
2938876	ECom	a digital correlator based on the residue number system	1961	-8.985101992385141	13.358378333417768	2938903
2939699	EDA	one-hot residue coding for high-speed non-uniform pseudo-random test pattern generation	1995	-8.27757161450558	13.36841865309366	2939726
2940593	EDA	high-performance and energy-efficient approximate multiplier for error-tolerant applications	2017	-8.366634887382213	13.707096593970597	2940620
2941113	HPC	processor array architectures for scalable radix 4 montgomery modular multiplication algorithm	2011	-8.381139292791604	13.420763242210255	2941140
2941800	EDA	hybrid residue generators for increased efficiency	2011	-8.616457701658831	13.264970175531706	2941827
2941967	EDA	a new design for double edge triggered flip-flops	1998	-7.4642522960472855	13.387078543268506	2941994
2942408	EDA	design of a fully pipelined single-precision multiply-add-fused unit	2007	-8.520802612576176	13.83939065808869	2942435
2943080	EDA	improving the throughput of flexible-precision dsps via algorithm transformation	1998	-8.768592796866624	13.666763139302194	2943107
2944010	EDA	low-power reconfigurable processor utilizing variable dual vdd	2013	-7.330323515755905	13.963490824364195	2944037
2944087	EDA	fast feedthrough logic: a high performance logic family for gaas	2004	-7.3248927718344214	13.697203676452244	2944114
2944405	EDA	a ternary adiabatic logic (tal) implementation of a four-trit full-adder	2011	-7.4454194913443486	13.541311470846875	2944432
2945908	EDA	an interconnect-driven design of a dft processor	2000	-9.020493042498243	13.930430827458146	2945935
2946136	Arch	an area-efficient multiple-valued reconfigurable vlsi architecture using an x-net	2013	-7.798899566162134	13.78730459604836	2946163
2946830	EDA	improving the performance of the divide-add fused operation using variable latency quotient generation	2009	-8.810770041862499	13.364546048973914	2946857
2947257	EDA	design of a novel energy efficient topology for maximum magnitude generator	2016	-8.779650461776415	13.570362183929731	2947284
2947946	EDA	accelerating pipelined integer and floating-point accumulations in configurable hardware with delayed addition techniques	2000	-8.503702539680882	13.638553602717217	2947973
2949677	Theory	a generalized methodology for lower-error area-efficient fixed-width multipliers	2002	-8.5387071007489	13.409421840829214	2949704
2950140	EDA	efficient serial floating-point constant divider structure of the form 2p±1	2011	-8.856149091957539	13.379422399250481	2950167
2950629	EDA	fpgas with reconfigurable threshold logic gates for improved performance, power and area	2018	-7.230547163189515	13.836068691030135	2950656
2951123	Theory	residue to binary number converters for (2n-1, 2n, 2n+1)	1998	-8.882243901383015	13.399767819261196	2951150
2951995	Theory	a bitonic sorting network with simpler flip interconnections	1996	-8.082304116373312	14.579687960244973	2952022
2953269	EDA	design and implementation of a programmable stack filter with fpgas	2000	-8.80395906936329	13.49990598827811	2953296
2953574	Vision	design and analysis of a generalized architecture for reconfigurable m-ary tree structures	1992	-8.273769236714271	15.073304069308136	2953601
2954178	Arch	reconfigurable cordic architectures for multi-mode and multi-trajectory operations	2014	-9.101023128180817	13.446615014327419	2954205
2955717	EDA	a systolic inversion architecture based on modified extended euclidean algorithm for gf(2k) fields	2006	-8.534699489398598	13.727760662973585	2955744
2955925	EDA	gfxpress: a technique for synthesis and optimization of gf(2m) polynomials	2008	-8.534057696994207	13.23647796302513	2955952
2957697	EDA	compressor tree synthesis on commercial high-performance fpgas	2011	-8.402212148963969	13.328796184570866	2957724
2957975	Arch	passive precharge and rippled power logic (pprpl)	1999	-7.254173354900192	13.853564702041176	2958002
2958905	EDA	prioritized prime implicant patterns puzzle for novel logic synthesis and optimization	2002	-7.24361507489582	13.328955922538546	2958932
2959122	Arch	guest editors' introduction: special issue on computer arithmetic	2005	-8.448838454633247	13.412836085152836	2959149
2959393	Theory	compact sd: a new encoding algorithm and its application in multiplication	2017	-8.719572138785065	13.62023799690521	2959420
2960000	EDA	a novel low-power full-adder cell for low voltage	2009	-7.344560207273327	13.916377536175613	2960027
2960160	Arch	high-speed fft processors based on redundant number systems	2014	-8.910668020170856	13.610654210740812	2960187
2960164	EDA	efficient 4-input luts fpga implementation of combinatorial multiplier over canonical base gf(16)	2002	-8.231303942364539	13.982651275682494	2960191
2960584	EDA	design of a multiple-valued vlsi processor for digital control	1992	-7.6582019189711925	13.241059510012006	2960611
2960639	Theory	designing cellular permutation networks through coset decompositions of symmetric groups	1987	-8.435995481994551	15.013495156448045	2960666
2963855	EDA	on the design of efficient modulo 2n+1 multiply-add-add units	2014	-8.708162868040546	13.320179667431061	2963882
2963899	Arch	design of dynamic range approximate logarithmic multipliers	2018	-8.731663394440632	13.657795494083574	2963926
2964046	EDA	performance optimization with scalable reconfigurable computing systems	2006	-7.94412209690768	14.051344455292249	2964073
2964220	EDA	an efficient locally pipelined fft processor	2006	-8.908129061008403	13.506255189310396	2964247
2964932	EDA	a framework for low power audio design	2004	-8.593294154857563	13.697548972098591	2964959
2964943	EDA	a new design method to modulo 2/sup n/-1 squaring	2005	-8.998183636321679	13.30824697160616	2964970
2965034	EDA	power aware dividers in fpga	2004	-7.781824777084704	13.552970474214892	2965061
2965946	EDA	area-efficient approach for generating quantized gaussian noise	2016	-8.823596196495872	13.658019906627526	2965973
2966327	EDA	a new low-power butterfly unit for single-path delay feedback fft architectures	2013	-7.7179373857168745	13.813722309986673	2966354
2966833	Crypto	a residue number arithmetic based circuit for pipelined computation of autocorrelation coefficients of speech signal	1998	-8.898657338773175	13.367868042493699	2966860
2967354	Arch	error-resilient low-power viterbi decoders	2008	-7.590283554830117	14.027472201510994	2967381
2967595	EDA	nanosecond threshold logic gates for 16 x 16 bit, 80 ns lsi multiplier	1969	-8.174473846198895	13.275061761730564	2967622
2967850	EDA	low-precision dsp-based floating-point multiply-add fused for field programmable gate arrays	2014	-8.437501980326916	13.884353938757872	2967877
2971441	Theory	efficient algebraic soft-decision decoding of reed-solomon codes	2007	-9.059698351750221	13.718257498971678	2971468
2971567	EDA	a case study of design optimization through variable width selection	2009	-8.750949798576963	14.267111054080436	2971594
2972747	EDA	"""correction to """"design of synchronous and asynchronous variable-latency pipelined multipliers"""""""	2001	-7.493768711741133	13.803356036226628	2972774
2973914	HPC	high-speed parallel lfsr architectures based on improved state-space transformations	2017	-8.968611880201681	13.505158966690068	2973941
2974155	Arch	bz-fad: a low-power low-area multiplier based on shift-and-add architecture	2009	-7.900755260441521	13.696162331076266	2974182
2974198	Arch	architectural techniques for accelerating subword permutations with repetitions	2003	-8.379892742171318	13.995008490625635	2974225
2974853	HPC	application of reconfigurable computing to a high performance front-end radar signal processor	2001	-8.85765377591513	14.08295040846635	2974880
2975513	Vision	approximate arithmetic for low-power image median filtering	2015	-8.551691866550566	13.57945804409955	2975540
2976105	Arch	investigation of various mesh architectures with broadcast buses for high-performance computing	1999	-7.836973208829648	14.868814215856142	2976132
2976563	Arch	non-interleaving architecture for hardware implementation of modular multiplication	2005	-8.059864783515843	14.007105916905545	2976590
2977274	EDA	a novel time and energy efficient cubing circuit using vedic mathematics for finite field arithmetic	2009	-8.473768127001003	13.831871893196432	2977301
2977465	DB	reconfigurable architecture of vdf filter for multidimensional data	2013	-8.621603523422197	13.569032488449327	2977492
2978083	HPC	large dynamic range computations over small finite rings	1994	-9.026405113181236	13.399010389449609	2978110
2978900	HCI	efficient multiply-by-3 and divide-by-3 algorithms and their fast hardware implementation	2014	-7.994742915687415	13.61416594540085	2978927
2980175	EDA	power-aware scalable pipelined booth multiplier	2005	-7.644123588184423	14.069629596363368	2980202
2980825	Theory	self sorting radix_2 fft on fpga using parallel pipelined distributed arithmetic blocks	1998	-8.595383005422729	13.708402057804749	2980852
2982085	HCI	chip design of mel frequency cepstral coefficients for speech recognition	2000	-8.878112586111373	13.709239147217989	2982112
2982254	AI	an evolutionary algorithm for generalized comparison-based self-diagnosis of multiprocessor systems	2002	-8.023530137333347	15.066957571535427	2982281
2983263	Robotics	low-power finite impulse response (fir) filter design using two-dimensional logarithmic number system (2dlns) representations	2012	-8.935182030866969	13.661535515443651	2983290
2983661	Arch	comparison of bit serial computation with bit parallel computation for reconfigurable processor	2010	-8.538950078364962	13.6347316359672	2983688
2984231	EDA	optimized scheduling and mapping of logarithm and arctangent functions on ti tms320c67x processor	2002	-8.886145618452831	13.670730786128654	2984258
2984470	EDA	optimization of current-mode mvd-orns arithmetic circuits	2009	-7.478164902344007	13.258626998458645	2984497
2985334	EDA	a memoryless reverse converter for the 4-moduli superset {2n-1, 2n, 2n+1, 2n+1-1}	2000	-8.93784654648755	13.421583956929483	2985361
2986571	EDA	high density bit-serial fpga with lut embedding shift register function	2002	-8.132948014445006	13.4202944542539	2986598
2987335	AI	an adaptive system-level diagnosis approach for hypercube multiprocessors	1993	-7.978369248534634	15.020034241874631	2987362
2987423	Arch	a scalable compact architecture for the computation of integer binary logarithms through linear approximation	2004	-9.131972570972351	13.220275234585149	2987450
2987503	EDA	automation techniques for implementation of hybrid wave-pipelined 2d dwt	2008	-8.225450570588146	13.92959463333917	2987530
2987626	Graphics	stand-alone digital real-time image processing board based on an fpga	2002	-8.942580802415083	14.142152584918675	2987653
2989339	NLP	area-time analysis of carry lookahead adders using enhanced multiple output domino logic	1994	-7.2685917536835705	13.468061133461163	2989366
2990126	EDA	design of square generator with small look-up table	2008	-8.776475930409037	13.429114685682693	2990153
2990407	Arch	an area and energy efficient inner-product processor for serial-link bus architecture	2012	-8.221856006656433	13.730467789583475	2990434
2990475	Logic	a general framework for synthesis of data format converters	1994	-8.754015244506883	13.728439713489205	2990502
2990835	Theory	design and implementation of an rns division algorithmm	1997	-8.716325061819072	13.579797327041804	2990862
2990997	EDA	adaptive multibit crosstalk-aware error control coding scheme for on-chip communication	2016	-7.308749830893763	14.246646888844285	2991024
2992239	Visualization	a high-accuracy adaptive conditional-probability estimator for fixed-width booth multipliers	2012	-8.813267633933155	13.705251449018126	2992266
2992242	EDA	modeling, simulation, and design of a multi-mode 2-10 gb/sec fully adaptive serial link system	2005	-7.544341636290051	13.461964844053462	2992269
2992368	Arch	an improved reverse converter for the moduli set {2n-1, 2n, 2n+1, 2n+1-1}	2008	-8.72503181236355	13.524997691808979	2992395
2994034	HPC	design of a 3-bit booth recoded novel vlsi concurrent multiplier-accumulator architecture	1995	-8.446765055138414	13.60065726879032	2994061
2994692	EDA	the signal propagation delay reduction of the combinational adder of decimal digits encoded by the johnson-mobius code	2010	-8.438428406164219	13.225555871792928	2994719
2995957	EDA	on the design of modulo 2^n+1 multipliers	2011	-8.950828842686695	13.294880554386658	2995984
2997888	EDA	efficient mapping of addition recurrence algorithms in cmos	2005	-8.142686040657432	13.365025465629838	2997915
2998077	EDA	modular layout-friendly cell library design applied for subthreshold cmos	2014	-7.233708797924542	13.481520127610214	2998104
2999017	Visualization	fast 32-bit digital multiplier	1999	-8.155239166315889	13.473953158319675	2999044
2999521	EDA	configurable systolic matrix multiplication	2014	-8.561320687746607	13.655932070633286	2999548
2999590	EDA	an efficient radix-4 quasi-cyclic shift network for qc-ldpc decoders	2014	-8.668852666107666	13.879231540586428	2999617
3000264	EDA	using dsp blocks to compute crc hash in fpga (abstract only)	2014	-8.632382852628417	13.696204616123259	3000291
3000355	EDA	a versatile quaternion multiplier based on sparse-iteration 4d cordic	2016	-9.03914099585814	13.40936948799092	3000382
3000907	EDA	hierarchical vhdl libraries for dsp asic design	1997	-8.567864846697951	13.849082517076578	3000934
3002276	Arch	a vlsi for real-time linear operations and transforms	1991	-8.653388675840741	13.775870759699785	3002303
3002360	EDA	multiplierless fir filter design algorithms	2005	-9.123918702669366	13.279458170193925	3002387
3002363	Logic	residue-to-binary conversion for general moduli sets based on approximate chinese remainder theorem	2017	-8.465183634096299	13.971826271535356	3002390
3003907	EDA	on the design of fast ieee floating-point adders	2001	-8.385561297664497	13.330073318390527	3003934
3004235	EDA	low-power high-accuracy fixed-width radix-8 booth multiplier using probabilistic estimation technique	2017	-8.614697971500725	13.591338858545413	3004262
3004921	EDA	a probabilistic prediction based fixed-width booth multiplier	2018	-8.56698505819407	13.601733238214875	3004948
3006414	EDA	the vector fixed point unit of the synergistic processor element of the cell architecture processor	2005	-8.3139099241034	13.602017960401287	3006441
3006660	Arch	area-delay efficient arithmetic mixed-radix conversion for fermat moduli	2011	-8.887640011915027	13.443534865433454	3006687
3008329	Arch	decimal multiplication with efficient partial product generation	2005	-8.733329823231582	13.31476667171046	3008356
3008411	ML	an accurate and efficient method to calculate the error statistics of block-based approximate adders	2017	-8.387273451500935	13.372220918514387	3008438
3008656	EDA	design on operator-based reconfigurable hardware architecture and cell circuit	2007	-8.632203326606117	13.971645616548813	3008683
3008973	EDA	an rsa encryption implementation method using residue signed-digit arithmetic circuits	2012	-8.808646901907952	13.5546851845944	3009000
3010407	EDA	computationally efficient architecture for accurate frequency estimation with fourier interpolation	2014	-9.140884287846703	14.005293464384028	3010434
3010516	EDA	high speed, efficient area, low power novel modified booth encoder multiplier for signed-unsigned number	2016	-8.094234431251223	13.665417546530163	3010543
3010668	Arch	on multimoduli residue number systems with moduli of forms r/sup a/, r/sup b/-1, r/sup c/+1	2005	-8.996441320200326	13.4169767111784	3010695
3012278	Arch	domain specific reconfigurable processing core architecture for digital filtering applications	2005	-8.530717861893539	14.103331810094392	3012305
3014352	ML	optimal vlsi architecture for distributed arithmetic-based algorithms	1994	-8.860409793953865	13.492159358117242	3014379
3016463	EDA	a methodology for evaluating the precision of fixed-point systems	2002	-8.777224713108925	13.245416011409386	3016490
3016861	EDA	a general digit-serial architecture for montgomery modular multiplication	2017	-8.820683261569984	13.495360448184627	3016888
3017476	Arch	a pipelined fft processor for word-sequential data	1989	-8.86773334608842	13.260262528205097	3017503
3018021	EDA	optimization techniques for fpga-based wave-pipelined dsp blocks	2005	-8.661543079459072	13.80998574185593	3018048
3018289	EDA	resource placement in torus-based networks	1997	-8.149604889696006	15.011012938674138	3018316
3018296	EDA	low power divider using vedic mathematics	2014	-8.519768065904419	13.847010987720484	3018323
3018633	Crypto	compact linear systolic arrays for multiplication using a trinomial basis in gf(2m) for high speed cryptographic processors	2005	-8.756273436132487	13.698013746041427	3018660
3020083	AI	multiplexer-based bit-parallel systolic multipliers over gf(2m)	2008	-8.738072340572613	13.647081630513258	3020110
3020734	EDA	a 13.3ns double-precision floating-point alu and multiplier	1995	-7.937534119514308	13.666631933419788	3020761
3020760	EDA	a bit-serial reconfigurable vlsi based on a multiple-valued x-net data transfer scheme	2013	-7.7020285233409	13.725121857734887	3020787
3021471	EDA	error correctable approximate multiplier with area/power efficient design through mixed cmos/ptl	2018	-7.703449946779831	13.636806066105187	3021498
3023982	EDA	a hybrid energy efficient digital comparator	2016	-7.488350818096497	14.047999059173474	3024009
3024891	EDA	architecture and instruction set of a programmable lsi digital filter	1983	-8.755973829205692	13.661125248240268	3024918
3025207	Arch	a model for array-based approximate arithmetic computing with application to multiplier and squarer design	2014	-8.60205073533547	13.607086280050902	3025234
3025381	HPC	concurrent error detection in multiplexer-based multipliers for normal basis of gf(2m) using double parity prediction scheme	2010	-7.875626338112438	14.234691577410267	3025408
3026021	EDA	cellular semi-systolic montgomery multiplier on finite fields	2012	-8.420312294982736	13.992978956599744	3026048
3026105	Arch	hybrid wht-rns architectures for fault tolerant adaptive filtering	2009	-9.076619026066707	13.528845271189256	3026132
3027167	EDA	logarithmic number system and floating-point arithmetics on fpga	2002	-8.839129986887846	13.25947753723032	3027194
3027280	EDA	adiabatic amplifier and power analysis of different adiabatic inverters	2011	-7.296737894742706	13.67489515483197	3027307
3027726	Vision	an asynchronous 2-d discrete cosine transform chip	1998	-8.430771680845519	13.7663448536991	3027753
3027819	HPC	efficient vlsi architecture for interpolation decoding of hermitian codes	2014	-8.966125174158835	13.74888361166925	3027846
3028012	HCI	a 670 ps, 64 bit dynamic low-power adder design	2000	-7.511618138399456	13.85993134821508	3028039
3028322	EDA	voltage comparator circuits for multiple-valued cmos logic	2002	-7.466294610109021	13.50630602360962	3028349
3030272	Arch	hardware to compute walsh coefficients	2005	-8.919140876819164	13.383063948501576	3030299
3031400	EDA	reduce fft memory reference for low power applications	2002	-8.702685520159921	13.507710344349412	3031427
3033390	Theory	new algorithms and vlsi architectures for srt division and square root	1993	-8.934815267002428	13.302220003640516	3033417
3033718	EDA	a new vlsi architecture of parallel multiplier–accumulator based on radix-2 modified booth algorithm	2010	-8.155395776663129	13.909492844127765	3033745
3034576	HPC	a vlsi multipresision matrix multiplier and polynomial evaluator	1987	-8.918361086290357	13.319944217551965	3034603
3035175	Crypto	efficient power-sum systolic architectures for public-key cryptosystems in gf(2m)	2002	-8.841349024257426	13.673383323297127	3035202
3035216	EDA	a 20 gbps scalable load balanced birkhoff-von neumann symmetric tdm switch ic with serdes interfaces	2007	-8.738977636850269	14.834098069275433	3035243
3037251	DB	reduced-error constant correction truncated multiplier	2014	-8.77439808312257	13.67424842814055	3037278
3038427	Arch	vlsi configurable delay commutator for a pipeline split radix fft architecture	1999	-8.472571188640115	13.865604366437333	3038454
3039285	Arch	a cordic processor for fft computation and its implementation using gallium arsenide technology	1998	-8.49238052040326	13.852624180733304	3039312
3039367	EDA	design of quaternary logic gate using double pass-transistor logic with neuron mos down literal circuit	2004	-7.5792051893704375	13.247845446804176	3039394
3039448	EDA	a flexible design for optimization of hardware architecture in distributed arithmetic based fir filters	2012	-8.978497707554457	13.881180549029642	3039475
3040038	Metrics	robust routing and optimal partitioning of a traffic demand polytope	2011	-8.650191571657837	14.981916324233946	3040065
3041962	EDA	radix-8 booth encoded modulo  $2 ^{n} -1$ multipliers with adaptive delay for high dynamic range residue number system	2011	-8.683432548441699	13.656644381378985	3041989
3042083	Arch	a unidirectional bit serial systolic architecture for double-basis division over gf(2m)	2003	-8.633975853414443	13.68083246314214	3042110
3042108	EDA	efficient design for radix-8 booth multiplier and its application in lifting 2-d dwt	2017	-8.556312953889705	13.888747094400664	3042135
3042640	EDA	a radix-10 digit recurrence division unit with a constant digit selection function	2010	-8.834027317511447	13.33462526452952	3042667
3042950	Theory	a small depth-16 circuit for the aes s-box	2012	-7.93811267374598	14.257087059588013	3042977
3043396	Arch	a novel flash analog-to-digital converter	2008	-8.010048472524838	13.677310334121351	3043423
3044046	Arch	low latency, high throughput and less complex vlsi architecture for 2d-dft	2008	-8.955731865196876	13.894882000685726	3044073
3044203	EDA	rapid design of discrete orthonormal wavelet transforms	1998	-8.696498270121387	13.85614185464191	3044230
3044706	EDA	null convention multiply and accumulate unit with conditional rounding, scaling, and saturation	2002	-7.536695203171428	13.438256604254914	3044733
3044890	EDA	associative memory with fully parallel nearest-manhattan-distance search for low-power real-time single-chip applications	2004	-8.052059929824571	13.539264883264773	3044917
3045496	EDA	design and fpga implementation of sequential digital fir filter using microprogrammed controller	2012	-8.803671392554424	13.884637593778537	3045523
3046240	EDA	low power multiplier with bypassing and tree strucuture	2006	-7.350823735040781	13.67576856128801	3046267
3047201	HPC	fixed-point cordic-based qr decomposition by givens rotations on fpga	2011	-8.992961523345038	14.090813408257322	3047228
3047307	Crypto	design of montgomery multiplication architecture based on programmable cellular automata	2004	-7.661641526540094	14.712370964418206	3047334
3047457	Mobile	a digital audio signal processor for cellular phone application	1995	-8.857247399023484	14.250539797351232	3047484
3047564	Crypto	design of nanopipelined adder based on resonant tunneling diode	2012	-7.258644892816893	13.36042437663219	3047591
3048211	EDA	design of programmable fir filters using canonical double based number representation	2014	-8.860929761876084	13.645382931847156	3048238
3048747	Arch	high-efficient hardware design based on enhanced tschirnhaus transform for solving the lsps	2013	-8.837040020444057	13.775185084352069	3048774
3049204	Arch	conditional diagnosability of complete josephus cubes	2013	-8.070563291154878	15.016170918176448	3049231
3050441	Arch	an asynchronous pipelined lattice structure filter	1994	-8.568310749155518	13.470399179652023	3050468
3051053	EDA	a review of 0.18-/spl mu/m full adder performances for tree structured arithmetic circuits	2005	-7.334859720701579	13.50388740033157	3051080
3052802	EDA	integer mapping architectures for the polynomial ring engine	1993	-9.004603219265226	13.368014894234149	3052829
3053221	EDA	one- and two-dimensional order statistic filter design with fpgas	2001	-8.751935426217859	13.545047945583198	3053248
3053478	Crypto	highly parallel modular multiplier for elliptic curve cryptography in residue number system	2017	-8.088434516529265	14.253391985404962	3053505
3054887	Arch	algorithm and architecture of a 1v low power hearing instrument dsp	1999	-8.903262715882091	14.1743673643294	3054914
3055195	Robotics	complexity reductions in unrolled cordic architectures	2009	-8.56509074930753	13.381583265256396	3055222
3055500	EDA	an ultra high speed booth encoder structure for fast arithmetic operations	2015	-8.202481821101305	13.485820934284055	3055527
3057617	EDA	a 16-bit redundant binary multiplier using low-power pass-transistor logic spl	2000	-7.539641935134312	13.7617436541081	3057644
3059164	HPC	an improved embedding of binary trees in a square reconfigurable array with spanning optical buses	1998	-8.206280934852233	15.116676377899028	3059191
3059279	Vision	multiplierless implementation of recursive digital filters based on coefficient translation methods in low sensitivity structures	2001	-9.132929472717283	13.252895309422824	3059306
3059714	Embedded	an rns discrete fourier transform implementation	1990	-9.05735618365934	13.580597290063714	3059741
3059789	EDA	nora circuit design using neuron-mos transistors	2014	-7.526615465751227	13.495113113717105	3059816
3059903	Vision	hybrid number representation for the fpga-realization of a versatile neuro-processor	1998	-8.394115150424454	13.246660974855606	3059930
3060053	Arch	fast inc-xor codec for low-power address buses	2007	-8.049749011394	13.564110910910802	3060080
3060558	EDA	limiting flexibility in multiplication over gf(2m): a design methodology	2006	-8.520451152777259	13.845668486054857	3060585
3061700	Arch	efficient vlsi design of modulo 2n-1 adder using hybrid carry selection	2007	-8.31043331409016	13.604355252442383	3061727
3062527	EDA	area-efficient parallel fir digital filter structures for symmetric convolutions based on fast fir algorithm	2012	-8.991890091292024	13.623249587043636	3062554
3062767	EDA	self-timed divider based on rsd number system	1996	-7.798167018539114	13.66355992372718	3062794
3063284	Arch	a double precision floating point multiplier suitably designed for fpgas and asics	2006	-8.29447383725521	13.888709304193856	3063311
3064966	EDA	reconfıgurable and selectively-adaptive signal processing for multi-mode wireless communication	2015	-8.822813629475867	14.12941194391114	3064993
3067660	Visualization	reducing the complexity of normal basis multiplication	2014	-8.975152381625024	13.334422099942962	3067687
3067963	EDA	a new redundant binary booth encoding for fast $2^{n}$-bit multiplier design	2009	-8.628292982608869	13.712179250878075	3067990
3068922	EDA	efficient high speed compression trees on xilinx fpgas	2014	-8.713942604008086	13.495223819709006	3068949
3069105	EDA	a self-timed ict chip for image coding	1999	-8.661572915070963	13.747902759613025	3069132
3070056	Visualization	a universal vlsi architecture for reed–solomon error-and-erasure decoders	2009	-9.120498005189393	14.455027302207196	3070083
3070351	EDA	an effective new crt based reverse converter for a novel moduli set {22n+1 − 1, 22n+1, 22n − 1}	2013	-8.641308461735308	13.560215925890086	3070378
3071720	EDA	operand folding hardware multipliers	2012	-8.715654415151928	13.292082612825125	3071747
3072694	Crypto	design of new qca lfsr and nlfsr for grain-128 stream cipher	2016	-7.2671112724335645	13.475720300483527	3072721
3074199	HCI	a two-item floating point fused dot-product unit with latency reduced	2016	-8.246878178135729	13.883462958762994	3074226
3074266	Arch	energy and quality-aware multimedia signal processing	2013	-8.145732314901334	14.016453037634086	3074293
3074355	EDA	design of multi-ghz asynchronous pipelined circuits in mos current-mode logic	2005	-7.269270153385812	13.86643611462569	3074382
3077113	EDA	the use of reduced two's-complement representation in low-power dsp design	2002	-8.967647475237165	13.487008465766563	3077140
3077353	EDA	adaptive sub-threshold test circuit	2009	-7.481369361801589	14.031632358062518	3077380
3077512	Theory	fast fourier transform processors using gaussian residue arithmetic	1985	-8.929054349805094	13.386057696197119	3077539
3077596	EDA	a comparative study of power efficient sram designs	2000	-7.2402503785006385	13.685627986009704	3077623
3078664	EDA	speeding-up fast fourier transform	2015	-8.80205823473456	13.590468723657525	3078691
3078717	EDA	a low-power dual-path floating-point fused add-subtract unit	2012	-8.238002737771009	13.840181961760411	3078744
3078971	ML	concurrent error detection architectures for gaussian normal basis multiplication over gf(2m)	2010	-8.149800958122858	13.99096342682724	3078998
3078991	Arch	a new memory address transformation for continuous-flow fft processors with simd extension	2015	-8.668937963274669	13.49119505371978	3079018
3079162	EDA	low-complexity implementation of a polyphase filter bank	1998	-9.110642947192993	13.486418136299884	3079189
3082648	EDA	a high performance ecc hardware implementation with instruction-level parallelism over gf(2163)	2010	-7.3009417401419965	14.866263330239338	3082675
3082895	EDA	a fully pipelined multiplierless architecture for 2d convolution with quadrant symmetric kernels	2006	-8.820211507986464	13.795328033393275	3082922
3083280	Graphics	semidigital multiplication by discrete convolution using surface acoustic wave (saw) devices	1991	-8.643856349214243	13.503196775067112	3083307
3083583	Crypto	area-delay tradeoff in distributed arithmetic based implementation of fir filters	1997	-8.809857590520108	13.656596664129125	3083610
3083705	Embedded	high-performance carry chains for fpga's	2000	-7.787495866890964	13.407610073036606	3083732
3084217	NLP	an iterative approach for fuzzy clustering based on feature significance	2007	-8.96838781575625	14.3723422304065	3084244
3084436	EDA	an overall fir filter optimization tool for high granularity implementation technologies	1994	-8.585429053134536	13.631365287921954	3084463
3084649	Crypto	parallel modular multiplication algorithm in residue number system	2003	-9.036760768445804	13.276700624474714	3084676
3084976	Theory	on diagnosability of large multiprocessor networks	2005	-8.185378898344174	15.075293639622483	3085003
3086134	EDA	frequency spectrum based low-area low-power parallel fir filter design	2002	-8.911965032670334	13.79343838976954	3086161
3087135	EDA	optimized implementation of rns fir filters based on fpgas	2012	-8.698731430628799	13.619978419169732	3087162
3087780	Visualization	a new finite-field multiplier using redundant representation	2008	-9.027902963938454	13.35634057047868	3087807
3089623	EDA	on output reorder buffer design of bit reversed pipelined continuous data fft architecture	2008	-8.820931618707881	13.507207059564312	3089650
3090859	Embedded	nand flash memory/reram hybrid unified solid-state-storage architecture	2014	-9.143444516190076	14.628211858508632	3090886
3091139	EDA	comparison of high speed voltage-scaled conventional and adiabatic circuits	1996	-7.4212338308311265	13.70943792052005	3091166
3091170	EDA	design and analysis of multiplier using approximate 15-4 compressor	2017	-8.810821393489617	13.585154530748039	3091197
3091197	Crypto	the application of 2d algebraic integer encoding to a dct ip core	2003	-8.997382752514003	13.620932046076415	3091224
3092188	EDA	design of low-power multiplierless linear-phase fir filters	2017	-8.691315917751844	13.697554718523774	3092215
3095169	Arch	implementation of fast fourier transforms and discrete cosine transforms in fpgas	1995	-8.858010202495056	13.868204548984227	3095196
3097022	EDA	high performance scalable radix-2n gf(2m) serial-serial multipliers.	2009	-8.440252318133414	13.677655383848743	3097049
3097710	Arch	application of the residue number system to computer processing of digital signals	1978	-8.47739935290997	13.395191030480422	3097737
3098009	EDA	optimizing dsp circuits by a new family of arithmetic operators	2014	-8.83485886518111	13.427905838447858	3098036
3098070	EDA	theory and implementation of a computationally efficient decimation filter for power-aware embedded systems	2006	-8.650835409935155	13.755192027169388	3098097
3098718	EDA	a new compact hardware architecture of s-box for block ciphers aes and sm4	2017	-8.118784112803331	14.192889180640973	3098745
3099124	EDA	an asynchronous fpga based on ledr/4-phase-dual-rail hybrid architecture	2010	-7.2973697300516385	13.838572631224169	3099151
3099275	Theory	on fault tolerance of two-dimensional mesh networks	2006	-7.646757112809117	15.11454911045199	3099302
3101101	Arch	a high performance hybrid wave-pipelined multiplier	2005	-7.899283565343834	13.90611218708343	3101128
3103878	Arch	analysis and implementation of block least mean square adaptive filter using offset binary coding	2018	-9.008153926757798	13.779553828079395	3103905
3103924	EDA	hardware index to permutation converter	2012	-8.756219890542255	13.369146594553644	3103951
3103984	Theory	systematic design of original and modified mastrovito multipliers for general irreducible polynomials	2001	-9.160243085957628	13.392156299586587	3104011
3104228	EDA	composite spintronic accuracy-configurable adder for low power digital signal processing	2017	-7.5271744560189635	13.760620613356831	3104255
3104334	HCI	architectural design of a fast floating-point multiplication-add fused unit using signed-digit addition	2001	-8.650814450610303	13.514686680912336	3104361
3104437	NLP	effects of finite coefficient precision on fir filter spectra	1979	-9.000526257448598	13.289981279183204	3104464
3104473	Vision	accelerated two-level carry-skip adders-a type of very fast adders	1993	-8.033220737857906	13.459067605044098	3104500
3104775	SE	an area efficient multi-mode quadruple precision floating point adder	2016	-8.578286534402407	13.761145829142766	3104802
3106402	Security	reconfigurable solutions for very-long arithmetic with applications in cryptography	2008	-8.342503680795643	13.79368452181687	3106429
3106517	Arch	on flash a/d-converters with low-precision comparators	2006	-8.688805309145478	13.561164906965413	3106544
3107086	EDA	multi-operand logarithmic addition/subtraction based on fractional normalization	2017	-8.67445183216409	13.676278352679756	3107113
3107709	Arch	a comparison of two alternative architectures of digital ratioed compressor design for inner product processing	1999	-8.386452744634113	13.41962254038432	3107736
3108278	Arch	a high-performance area-efficient multifunction interpolator	2005	-8.857318912332476	13.478689552919061	3108305
3108281	DB	a note on rns architectures for the implementation of the diagonal function	2015	-8.848494716847359	13.525589102800035	3108308
3108612	EDA	a low power 10-transistor full adder cell for embedded architectures	2001	-7.291864085659933	13.759301758060465	3108639
3108977	Crypto	efficient linear array for multiplication over nist recommended binary fields	2005	-7.415144726123946	14.899344404232176	3109004
3109314	EDA	design of rns-based distributed arithmetic dwt filterbanks	2001	-8.905377167677859	13.551687956312788	3109341
3110058	Arch	an energy-efficient reconfigurable angle-rotator architecture	2004	-8.846456136674297	13.962598399551704	3110085
3110066	DB	quotient networks	1982	-8.04157125345891	15.041028589293495	3110093
3111740	EDA	power-efficient fir filter architecture design for wireless embedded system	2004	-8.655946535194698	13.843281644993167	3111767
3114819	Arch	fpga architecture of generalized laguerre-volterra mimo model for neural population spiking activities	2011	-8.91425483448726	13.660311826228941	3114846
3116322	Visualization	power normalized update algorithm for adaptive filters-without divisions	1989	-9.14791898052209	13.564953662983555	3116349
3116593	EDA	high performance and low power fir filter design based on sharing multiplication	2002	-8.813566958898303	13.854278666087648	3116620
3117428	Theory	a parallel fault identification algorithm	1990	-8.16746151489301	14.908978611629731	3117455
3117672	EDA	an area-efficient iterative modified-booth multiplier based on self-timed clocking	2001	-7.8046117499926435	13.707036389600578	3117699
3117720	EDA	area and power efficient array and tree multipliers	2006	-7.920946267342945	13.576132721802614	3117747
3118109	EDA	a new common subexpression elimination algorithm with application in composite field aes s-box	2010	-8.621733007716895	13.345066325539262	3118136
3118767	EDA	low power dct implementation approach for vlsi dsp processors	1999	-8.758040239069928	13.700940868340869	3118794
3119060	Arch	a fixed-point parallel convolver without precision loss for the real-time processing of long numerical sequences	1995	-8.95544407255271	13.220569148677034	3119087
3119411	HPC	higher radix kogge-stone parallel prefix adder architectures	2000	-8.404298395771871	13.339888317943913	3119438
3121107	Arch	fault-tolerant linear convolution using residue number systems	1994	-9.109914025983516	13.515634498611927	3121134
3121171	Arch	fast bit permutation unit for media enhanced microprocessors	2006	-8.384484784548112	13.606603092493955	3121198
3121413	NLP	a 1-ghz low-power transposition memory using new pulse-clocked d flip-flops	2000	-7.28923462377086	13.728573582091308	3121440
3122525	EDA	full-duplex link implementation using dual-rail encoding and multiple-valued current-mode logic	2006	-7.335619927982634	13.88350744505594	3122552
3122756	NLP	an efficient redundant binary adder with revised computational rules	2018	-8.285000616639007	13.402783671145528	3122783
3124197	EDA	algorithms and pipeline architectures for 2-d fft and fft-like transforms	2010	-8.896211505125622	13.583812641488993	3124224
3124680	Embedded	a system for systolic modules for the music algorithm	1991	-8.936122787201075	13.539948211457428	3124707
3125653	EDA	a signed binary addition circuit based on an alternative class of addition tables	2003	-8.438292541267383	13.238190010125079	3125680
3126594	HPC	a high-efficiency vector interpolator using redundant cordic arithmetic in power-aware 3-d graphics rendering	2006	-9.115383859739561	13.48548979049762	3126621
3126804	EDA	efficient conversion technique from redundant binary to nonredundant binary representation	2017	-8.384890084515446	13.491175089229836	3126831
3126860	EDA	a new ultra high speed 7-2 compressor with a new structure	2015	-7.459374149241644	13.413882527556055	3126887
3126876	Arch	high-speed vlsi arithmetic processor architectures using hybrid number representation	1992	-8.722532186901258	13.558601406161301	3126903
3127068	Logic	an efficient reverse converter for the new four-moduli set {22n, 2n+1 - 1, 2n/2 + 1, 2n/2 - 1}	2011	-8.776674322200703	13.414648043516882	3127095
3127115	EDA	high-speed hardware implementation of gaussian normal basis inversion algorithm over f2m	2017	-8.272253806290275	14.155079706197741	3127142
3127172	EDA	a cordic based programmable dxt processor array	1994	-9.079475839188843	13.272852569574795	3127199
3128267	EDA	a new parallel vlsi architecture for real-time electrical capacitance tomography	2016	-8.352911871799495	13.743992906693904	3128294
3128409	Visualization	a hardware algorithm for modular multiplication/division	2005	-8.823121571739517	13.468153895296565	3128436
3129594	Arch	routing partial permutations in interconnection networks based on radix sorting	2018	-8.106564183322421	15.01525650433357	3129621
3130248	EDA	design of a low power image watermarking encoder using dual voltage and frequency	2005	-8.307839793138774	13.999020743904238	3130275
3130467	Robotics	an optimal algorithm for low power multiplierless fir filter design using chebychev criterion	2007	-8.951111093541321	13.69338478032697	3130494
3130884	Visualization	efficient systolic implementation of dft using a low-complexity convolution-like formulation	2006	-9.123559910781966	13.360481614070942	3130911
3131668	EDA	fast hartley transform implementation on dsp chips	1996	-9.133388640270525	13.26239152501539	3131695
3131981	EDA	high speed reconfigurable fft design by vedic mathematics	2010	-8.460449842614349	13.6839561774055	3132008
3132048	Embedded	implementation of ieee single precision floating point addition and multiplication on fpgas	1996	-8.320561736201679	13.80442385003315	3132075
3132181	Arch	low-power multiple-precision iterative floating-point multiplier with simd support	2009	-8.397551007268675	13.934502444575296	3132208
3132942	Arch	vlsi implementation of an area-efficient architecture for the viterbi algorithm	1997	-8.979460966721296	13.81635828002284	3132969
3134018	Vision	new efficient structure for a modular multiplier for rns	2000	-8.73118694637228	13.557273854689916	3134045
3134643	NLP	design of a multiple-operand redundant binary adder	2002	-8.011772914722886	13.299365443100008	3134670
3135127	Theory	polynomial traffic demand polytope partitioning	2010	-8.701841191589649	14.936893227506864	3135154
3135422	Theory	multiple constant multiplication optimizations for field programmable gate arrays	2016	-8.886311374003682	13.494008827079899	3135449
3136298	Embedded	fpga architecture for fast floating point matrix inversion using uni-dimensional systolic array based structure	2013	-8.959546330718904	13.415838884762714	3136325
3136862	Arch	alternate memory compression schemes for modular multiplication	1993	-8.876123817879497	13.670147743719989	3136889
3137857	Arch	computation-skip error resilient scheme for recursive cordic	2014	-7.502688942619057	13.9655348496924	3137884
3138055	EDA	a vlsi algorithm for modular multiplication/division	2003	-8.724874250030643	13.4782127243003	3138082
3138074	Embedded	real: a retention error aware ldpc decoding scheme to improve nand flash read performance	2016	-8.996912170523627	14.634315361385093	3138101
3138804	Theory	selection in the presence of memory faults, with applications to in-place resilient sorting	2012	-8.617141320606564	14.662473356216235	3138831
3139728	EDA	a vlsi systolic array processor chip for computing joins in a relational database	1992	-8.61042951228102	13.289981016401407	3139755
3140247	EDA	algorithm-based concurrent error detection for fft networks	1993	-8.144890661334108	13.424053900315034	3140274
3142589	EDA	system level dsp synthesis using voltage overscaling, unequal error protection & adaptive quality tuning	2009	-7.788573987401628	14.20111592303336	3142616
3143370	Vision	a self-reconfigurable adaptive fir filter system on partial reconfiguration platform	2007	-8.955268984502645	13.987145286475384	3143397
3143653	Robotics	a novel technique for eliminating iterative based computation of polarity of micro-rotations in cordic based sine-cosine generators	2002	-9.024593855824481	13.48585837580446	3143680
3144085	EDA	ultrasonic sensor based contactless theremin using pipeline cordic as tone generator	2015	-9.08509003760498	14.09227912130028	3144112
3144977	Arch	additional optimizations for parallel squarer units	2014	-8.602420350952762	13.463417794588239	3145004
3145500	EDA	the implementation of single-phase power-gating adiabatic circuits using improved cal circuits	2009	-7.428586457551352	13.785261008786295	3145527
3148241	EDA	a novel recursive algorithm for bit-efficient realization of arbitrary length inverse modified cosine transforms	2008	-9.147091534545577	13.373954026498653	3148268
3148781	EDA	dec ecc design to improve memory reliability in sub-100nm technologies	2008	-8.980641506299492	14.505419603180544	3148808
3149610	Visualization	the european logarithmic microprocesor	2008	-8.534295251309157	13.244025598320734	3149637
3150289	EDA	high performance significance approximation error tolerance adder for image processing applications	2016	-8.39591989038189	13.599063919607966	3150316
3151998	Arch	error-resilient motion estimation architecture	2008	-7.693086363458788	14.038409453363943	3152025
3152108	EDA	high-throughput finite field multipliers using redundant basis for fpga and asic implementations	2015	-8.696056341228022	13.768750815836563	3152135
3152369	Arch	a vlsi architecture for pipeline fft processor	1987	-8.775353105320306	13.310728589864633	3152396
3152493	EDA	routing magic: performing computations using routing networks and voting logic on unary encoded data	2018	-8.568418546000007	13.463955968375387	3152520
3153420	Arch	guided probabilistic checksums for error control in low-power digital filters	2008	-8.59465030919464	14.358331374638551	3153447
3154241	EDA	a comparative study of switching activity reduction techniques for design of low-power multipliers	1995	-7.859594104141568	13.619151114923275	3154268
3154923	Theory	partition algorithm for parallel processing of array multiplication in gf(2m) fields	2003	-7.309718900753944	15.0017094168585	3154950
3155755	Arch	hardware designs for decimal floating-point addition and related operations	2009	-8.35211139594679	13.76606965337075	3155782
3155975	Arch	efficient pipelined architecture for competitive learning	2011	-8.457128811035425	13.746151440229461	3156002
3156605	EDA	high performance signed-digit decimal adders	2009	-8.498245301685051	13.635118207425847	3156632
3156672	Arch	a configurable dual moduli multi-operand modulo adder	2005	-8.268027616463371	13.687760252701368	3156699
3156866	Arch	risc-v out-of-order data conversion co-processor	2015	-7.301308284025606	14.89829604246689	3156893
3157374	EDA	accuracy constraint determination in fixed-point system design	2008	-8.71208746908313	13.536518861196225	3157401
3158495	Arch	mod (2p-1) shuffle memory-access instructions for ffts on vector simd dsps	2016	-8.898287231550981	13.415553239163721	3158522
3159469	Theory	vlsi residue multiplier modulo a fermat number	1985	-8.990024809416898	13.32886315998005	3159496
3160172	EDA	a radix-16 fft algorithm suitable for multiply-add instruction based on goedecker method	2003	-8.847702120883547	13.46517549852361	3160199
3160949	Embedded	a reconfigurable fixed-point architecture for adaptive beamforming	2016	-9.092555488937238	14.147975558284795	3160976
3161269	HPC	a floating-point cordic based svd processor	2003	-8.959518925535448	13.381031233641322	3161296
3161312	Logic	a digit serial algorithm for the integer power operation	2006	-8.946532920806694	13.340022734252722	3161339
3161384	EDA	fast memory addressing scheme for radix-4 fft implementation	2009	-8.544351507997764	13.878404488700244	3161411
3162101	HPC	on hardware implementation of radix 3 and radix 5 fft kernels for lte systems	2011	-8.556859576373785	13.71851323522213	3162128
3162424	Vision	vlsi implementation issues for the 2-d fermat number transform	1991	-9.054551069631422	13.424856352658248	3162451
3163174	Theory	sorting and searching in the presence of memory faults (without redundancy)	2004	-8.627772491664349	14.751859437118885	3163201
3163607	EDA	a new horizontal and vertical common subexpression elimination method for multiple constant multiplication	2009	-8.927159861896694	13.426844558283104	3163634
3163993	Networks	power-aware asynchronous peer-to-peer duplex communication system based on multiple-valued one-phase signaling	2008	-7.505400729134887	14.0488993633867	3164020
3164294	NLP	constant coefficient multiplication in fpga structures	2000	-8.853122926901289	13.434804449239788	3164321
3164399	EDA	design of high-speed low-power differential dynamic-like static cmos circuit families	2011	-7.241356184304595	13.641388213039324	3164426
3164412	EDA	low-power filtering via minimum power soft error cancellation	2007	-8.813812879053732	14.439856721497087	3164439
3164678	EDA	mrc-based rns reverse converters for the four-moduli sets 2n+1, 2n-1, 2n, 22n+1-1 and 2n+1, 2n-1, 22n, 22n+1-1	2012	-8.686232827298861	13.511144878331734	3164705
3165322	Embedded	a 32-bit decimal floating-point logarithmic converter	2009	-8.492639175620678	13.67334004951309	3165349
3166112	EDA	low complexity montgomery multiplication architecture for elliptic curve cryptography over gf(pm)	2010	-8.832798189705207	13.619208238371467	3166139
3166533	ECom	square-rich fixed point polynomial evaluation on fpgas	2014	-8.62717977939521	13.697898081550422	3166560
3168143	EDA	probabilistic arithmetic and energy efficient embedded signal processing	2006	-7.846894675363294	13.607776128317024	3168170
3168337	Arch	measuring improvement when using hub formats to implement floating-point systems under round-to-nearest	2016	-8.542420742972476	13.594937702356546	3168364
3168844		pipelined computation of lns addition/subtraction with very small lookup tables	1998	-8.973072831195775	13.327305193839257	3168871
3169043	Arch	using the reverse-carry approach for double datapath floating-point addition	2001	-8.573079480912932	13.473735848071431	3169070
3169411	Visualization	low- cost parallel fir filter structures with 2-stage parallelism	2007	-8.890288198975297	13.731179551604008	3169438
3170473	EDA	design and simulation of mac unit using combinational circuit and adder	2013	-8.401725150195679	13.72227776158158	3170500
3171392	EDA	scalable design of microprogrammed digital fir filter for sensor processing subsystem	2014	-8.815422770200431	13.822929142770045	3171419
3171569	EDA	implementation of the relp vocoder using the tms320	1984	-9.1436158400754	14.637984006456607	3171596
3171779	EDA	a 20ms/s 5.6 mw 6b asynchronous adc in 0.6µm cmos	2009	-7.550880866359058	13.734457595597313	3171806
3172322	HPC	low-power and low-voltage fully parallel content-addressable memory	2003	-7.267209469041608	13.873396327221286	3172349
3173747	Embedded	word-line batch vth modulation of tlc nand flash memories for both write-hot and cold data	2017	-7.9024713911843465	14.452391182180175	3173774
3173930	Arch	a systolic, high speed architecture for an rsa cryptosystem	2002	-7.437894153713208	14.84391821799781	3173957
3175162	EDA	cordic-based hann windowed sliding dft architecture for real-time spectrum analysis with bounded error-accumulation	2017	-9.0622212647819	13.607442741137627	3175189
3175298	HPC	power analysis of input-queued and crosspoint-queued crossbar switches	2009	-7.6252633759861155	13.631207171988336	3175325
3176347	EDA	a low-power 2d bypassing multiplier using 0.35 μm cmos technology	2006	-7.259276163696855	13.721439902083835	3176374
3177586	EDA	low cost floating-point unit design for audio applications	2002	-8.432490492490228	13.80658352172059	3177613
3179310	HPC	a reconfigurable parallel fpga accelerator for the kernel affine projection algorithm	2015	-8.882388863610927	13.6296115826565	3179337
3179654	Embedded	multi-pipeline implementations of real-time vector dft	2004	-8.706370256567862	13.209444293328456	3179681
3180428	Vision	digit on-line large radix cordic rotator	1995	-8.924926905072352	13.480910027633891	3180455
3180743	Arch	block floating point interval alu for digital signal processing	2011	-8.897064142563991	13.381188945210528	3180770
3181478	Arch	a reliability enhanced address mapping strategy for three-dimensional (3-d) nand flash memory	2014	-8.885976602901144	14.612317551599258	3181505
3182484	HPC	a 2048 complex point fft processor using a novel data scaling approach	2003	-8.979492816984509	13.874995721917744	3182511
3182630	EDA	low power multipliers based on new hybrid full adders	2008	-7.770999222086843	13.714232818154061	3182657
3183136	EDA	an energy and area efficient yet high-speed square-root carry select adder structure	2017	-7.636263305774442	13.629256152704814	3183163
3184013	EDA	a parallel look-up logarithmic number system addition/subtraction scheme for fpga	2003	-8.858094072313355	13.429644974651403	3184040
3184733	EDA	design of wola fft based channelizer	2018	-9.005674765087731	14.350421124541453	3184760
3185061	EDA	low power hierarchical multiplier and carry look-ahead architecture	2006	-7.608454370680136	13.522761928619552	3185088
3185245	Robotics	new non-uniform segmentation technique for software function evaluation	2016	-8.95032622865649	13.29212875340151	3185272
3185691	PL	implementation of (normalised) rls lattice on virtex	2001	-8.940342927523536	13.646330964805195	3185718
3187118	Arch	rmac: runtime configurable floating point multiplier for approximate computing	2018	-8.215199356781005	13.891237756927307	3187145
3187488	SE	a fast radix-4 floating-point divider with quotient digit selection by comparison multiples	2007	-8.868827904651102	13.324541824010456	3187515
3188102	EDA	low power sub-threshold asynchronous quasi-delay-insensitive 32-bit arithmetic and logic unit based on autonomous signal-validity half-buffer	2015	-7.2932584121010455	13.724665390939697	3188129
3188118	EDA	mproving area efficiency of fir filters implemented using distributed arithmetic	1998	-8.876729298856032	13.611602991094792	3188145
3188733	HPC	mantissa-preserving operations and robust algorithm-based fault tolerance for matrix computations	1996	-8.363164411142016	13.324775747900775	3188760
3190153	Embedded	multiprocessor implementation of 2-d denominator-separable digital filters for real-time processing	1989	-8.906787806518661	13.377590422481802	3190180
3191585	EDA	multiplier architectures for fpga double precision functions (abstract only)	2010	-8.601394668423344	13.563896117677784	3191612
3191695	Vision	adaptive error compensation for low error fixed-width squarers	2007	-9.059804860189852	13.553206195386592	3191722
3191833	EDA	high performance fir filter design for 6-input lut based fpgas	2015	-8.58422384522294	13.73520883481996	3191860
3191930	EDA	high-speed parallel-prefix vlsi ling adders	2005	-8.184860679870946	13.280340843747465	3191957
3192585	EDA	prototype fabrication of field-programmable digital filter lsis using multiple-valued current-mode logic - device scaling and future prospects	2005	-7.266559037748567	13.454098961156664	3192612
3194677	EDA	a new static differential cmos logic with superior low power performance	2003	-7.2608234474536815	13.563767324488655	3194704
3195552	EDA	low power and error resilient pn code acquisition filter via statistical error compensation	2011	-8.230351090560834	14.30195687524321	3195579
3196993	EDA	a reduced-bias approach with a lightweight hard-multiple generator to design a radix-8 modulo $2^{n} + 1$ multiplier	2017	-7.993362292315338	14.24886125377868	3197020
3197584	EDA	fast multiplier generator for fpgas with lut based partial product generation and column/row compression	2017	-8.309123644995983	13.563765910358038	3197611
3197973	EDA	research on reconfigurable multiplier unit based on gf[(28)]4 field of symmetric cryptography	2011	-8.03528004722367	14.148726949333216	3198000
3198064	EDA	a hardware pipelined architecture of a scalable montgomery modular multiplier over gf(2m)	2013	-7.886246751054137	14.300552873503232	3198091
3198076	Arch	performance analysis of flagged prefix adders with logical effort	2008	-8.456613476517727	13.513449544714973	3198103
3198228	EDA	parallel decimal multipliers and squarers using karatsuba-ofman's algorithm	2012	-8.821100759654461	13.274461734617274	3198255
3198589	Arch	high-speed, energy-efficient 2-cycle multiply-accumulate architecture	2009	-8.224714300679572	13.823305682768606	3198616
3198801	Embedded	a hybrid scheme for concurrent error detection of multiplication over finite fields	2010	-8.68173654877392	13.76587468240342	3198828
3201598	EDA	semi-custom vlsi design and implementation of a new efficient rns division algorithm	1999	-8.199330287240942	13.811466540963169	3201625
3202594	EDA	extended tspc structures with double input/output data throughput for gigahertz cmos circuit design	2002	-7.6150722414896785	13.645622270228396	3202621
3202889	EDA	built-in self-test in a 24 bit floating point digital signal processor	1990	-8.01115596333862	13.682929990837655	3202916
3203664	Robotics	the fastest carry lookahead adder	2004	-8.15993685943481	13.331354380807154	3203691
3203787	EDA	a power-delay efficient hybrid carry-lookahead/carry-select based redundant binary to two's complement converter	2008	-7.6297094190724195	13.687809591843967	3203814
3205335	EDA	efficient mapping on fpga of convolution computation based on combined csa-cpa accumulator	2009	-8.604101072347246	13.606136997466994	3205362
3205445	EDA	multidimensional dft ip generator for fpga platforms	2011	-8.93373573546633	13.971232095655944	3205472
3205954	HPC	a dual basis bit-serial systolic multiplier for gf(2m)	1995	-8.966025136877585	13.335015671421774	3205981
3206508	EDA	high performance interpolation filter using direct computation	2016	-8.8803122098805	13.985159424683852	3206535
3206736	Theory	a novel high-speed counter with counting rate independent of the counter's length	2003	-8.069820421695983	13.684986477746547	3206763
3206763	Arch	rearrangeability of the five-stage shuffle/exchange network for n = 8	1987	-8.201935412719681	15.005921275541628	3206790
3208365	EDA	energy delay analysis of partial product reduction methods for parallel multiplier implementation	1996	-8.104352396934216	13.502115825361686	3208392
3209295	Arch	low-cost low-power bypassing-based multiplier design	2010	-8.288792949833939	13.942944725270106	3209322
3209404	Robotics	on self-diagnosable multiprocessor systems: diagnosis by the comparison approach	1992	-8.230118214530501	15.028854809466965	3209431
3209790	EDA	efficient asynchronous bundled-data pipelines for dct matrix-vector multiplication	2005	-8.345481092994088	13.707455974378679	3209817
3209825	EDA	fast energy efficient radix-16 sequential multiplier	2017	-7.927308644013728	13.641140938202627	3209852
3209965	EDA	architecture design and vlsi hardware implementation of image encryption/decryption system using re-configurable 2d von neumann cellular automata	2006	-8.091189064941537	14.045092591860444	3209992
3210414	EDA	an optimized modified booth recoder for efficient design of the add-multiply operator	2014	-8.697316742863443	13.413483846526518	3210441
3212781	EDA	combining the parabolic synthesis methodology with second-degree interpolation	2016	-8.870394706351215	13.657020178785682	3212808
3213319	EDA	a highly efficient reconfigurable rotation unit based on an inverse butterfly network	2017	-8.289217032506075	13.99291699269568	3213346
3213708	Logic	concurrent error detection in a bit-parallel systolic multiplier for dual basis of gf(2m)	2005	-8.258827118282646	13.723504120721529	3213735
3215268	EDA	ulpfa: a new efficient design of a power-aware full adder	2010	-7.286980069864184	13.626233079382136	3215295
3216194	EDA	a tool for automatic generation of rtl-level vhdl description of rns fir filters	2004	-8.474351947064276	13.476653288008425	3216221
3217394	HPC	high-speed parallel decimal multiplication with redundant internal encodings	2013	-8.421733583466994	13.653005610806012	3217421
3218344	EDA	delay-optimized floating point fused add-subtract unit	2015	-8.607756614579806	13.681431763011494	3218371
3218786	EDA	finding the optimal tradeoff between area and delay in multiple constant multiplications	2011	-8.276958744942498	13.254101784364602	3218813
3219241	Crypto	compact multiplicative inverter for hardware elliptic curve cryptosystem	2012	-8.269134726011897	14.067806166138398	3219268
3219317	Robotics	performance evaluation of direct form fir filter with merged arithmetic architecture	2004	-8.769767652239043	13.640746895074873	3219344
3219702	Theory	on-line cordic algorithms	1989	-8.684422174461675	13.234793324669306	3219729
3219836	Arch	a scan-based configurable, programmable, and scalable architecture for sliding window-based operations	1999	-8.391873084424269	13.757154952679427	3219863
3220964	Arch	design of new optimized architecture processor for dwt	2000	-8.8627856190025	13.795780451793119	3220991
3221307	EDA	a systolic power-sum circuit for gf(2^m)	1994	-8.937105422426846	13.577509029972338	3221334
3222263	HPC	implementation of a double-precision multiplier accumulator with exception treatment to a dense matrix multiplier module in fpga	2008	-8.32537628048294	13.855320821831436	3222290
3222316	Embedded	energy and delay improvement via decimal floating point units	2009	-8.514446276939546	13.60297802019356	3222343
3222333	Crypto	carry-save multiplication schemes without final addition	1996	-8.799169017603319	13.39146564930855	3222360
3223281	Arch	csa-based design of feedforward scalable montgomery modular multiplier	2011	-8.797658671689566	13.526922997156687	3223308
3223993	Arch	minimum-adder integer multipliers using carry-save adders	2001	-8.664212515897322	13.219990075336748	3224020
3226249	Arch	a low-power configurable adder for approximate applications	2018	-7.812788242527361	13.905100181788006	3226276
3226791	Logic	multifunction rns modulo 2n ± 1 multipliers	2012	-8.76444060733256	13.565275249783756	3226818
3227101	EDA	improving the speed of decimal division	2011	-8.513945373707845	13.363561085590524	3227128
3227456	EDA	bidirectional data transfer based asynchronous vlsi system using multiple-valued current mode logic	2003	-7.8628258731089815	13.61059284629169	3227483
3227502	DB	a generalized mixed-radix algorithm for memory-based fft processors	2010	-8.810489174081628	13.38490813399217	3227529
3228255	Arch	systematic coding schemes for low-power multiple-valued current-mode asynchronous communication links	2012	-7.709115687500873	13.488178846751461	3228282
3228356	Arch	reconfigurable array media processor (ramp)	2000	-8.663473806280445	13.783549050462556	3228383
3228802	EDA	analog-decoder experiments with subthreshold cmos soft-gates	2003	-7.244672450802986	13.213697311496096	3228829
3229121	Visualization	fft implementation with fused floating-point operations	2012	-8.882245969208373	13.52878524609666	3229148
3229149	Visualization	multiplierless winograd and prime factor fft implementation	2004	-9.022752760083238	13.570945584936814	3229176
3231511	EDA	raising fpga logic density through synthesis-inspired architecture	2012	-7.692545150954852	13.213521841620427	3231538
3231817	EDA	fir filter synthesis algorithms for minimizing the delay and the number of adders	2000	-8.828673033477058	13.621680593309911	3231844
3231866	Vision	high speed area optimized hybrid da architecture for 2d-dtcwt	2018	-8.995136121748425	13.7571369941965	3231893
3233134	Arch	vlsi design of high-speed time-recursive 2-d dct/idct processor for video applications	1996	-8.432073328893281	13.873172967297847	3233161
3233362	EDA	design of low-power high-performance 2–4 and 4–16 mixed-logic line decoders	2017	-7.411262947839996	13.667961240705855	3233389
3234216	EDA	a low-power and low-complexity dct/idct vlsi architecture based on backward chebyshev recursion	1994	-9.014607258251603	13.726878167963527	3234243
3234348	Arch	cryptography efficient permutation instructions for fast software	2001	-8.377130398086049	13.436670731672026	3234375
3235016	EDA	high-speed booth encoded parallel multiplier design	2000	-8.125854687749923	13.565487865542073	3235043
3235601	EDA	adaptive low-power bus encoding based on weighted code mapping	2006	-7.658225730358508	13.673757200662427	3235628
3237212	AI	effective approximate fault diagnosis of systems with inhomogeneous test invalidation	1996	-7.902860731175598	14.948939476429546	3237239
3237571	Arch	accelerating computations on fpga carry chains by operand compaction	2011	-7.997037380115513	14.376017190801626	3237598
3238245	Embedded	design of high speed mos multiplier and divider using redundant binary representation	1987	-8.126919884031429	13.295832216144865	3238272
3238491	Arch	a floating point radix 2 shared division/square root chip	1995	-8.56498687594087	13.520425557310364	3238518
3238746	Arch	accelerating multi-media processing by implementing memoing in multiplication and division units	1998	-8.586263901559002	13.297362043890018	3238773
3239287	Robotics	design and implementation of a novel architecture for symmetric fir filters with boundary handling on xilinx virtex fpgas	2002	-8.905320364068928	13.757925046204699	3239314
3240758	EDA	fault tolerant nano-memory with fault secure encoder and decoder	2007	-9.157197495747472	14.408011262393696	3240785
3241017	EDA	binary signed digit adder design with error detection capability	2007	-8.451744329868419	13.204276786874848	3241044
3241189	EDA	multipliers: comparison of fourier transformation based method and synopsys design technique for up to 32 bits inputs in regular and saturation arithmetics	2016	-8.799572952437664	13.488850501721597	3241216
3241249	Theory	sorter-based arithmetic circuits for sigma-delta domain signal processing—part i: addition, approximate transcendental functions, and log-domain operations	2012	-9.148152867865036	13.335640468528775	3241276
3242857	EDA	design, evaluation and application of approximate high-radix dividers	2018	-7.996356303233372	13.441046271063922	3242884
3243495	Arch	secondary radix recodings for higher radix multipliers	2005	-8.7298022794921	13.599548360624091	3243522
3243869	Arch	array processor for block adaptive ls fir filtering	1994	-9.095539701413738	13.325605965818738	3243896
3244590	EDA	optimization of constant matrix multiplication with low power and high throughput	2017	-8.644225254165907	13.41412678456685	3244617
3244867	Arch	low-cost sorting network circuits using unary processing	2018	-8.61044480916264	13.71435809903227	3244894
3244954	EDA	variation-aware low-power synthesis methodology for fixed-point fir filters	2009	-7.527002354021271	13.758531694295574	3244981
3245026	EDA	an optimised twin precision multiplier for asic environment	2015	-8.416486946323866	13.783952079896492	3245053
3245808	HPC	radix-4 fft implementation using simd multimedia instructions	1999	-8.643254564790293	13.669730049595024	3245835
3246239	HPC	high-performance qr decomposition for fpgas	2018	-8.808589926084236	13.426575990521822	3246266
3246536	EDA	low power vedic multiplier using energy recovery logic	2014	-8.457257505920863	13.897349411728113	3246563
3246559	EDA	dynamic decimal adder circuit design by using the carry lookahead	2006	-7.609006777546909	13.54289192553407	3246586
3248288	EDA	high speed fpga-based implementations of delayed-lms filters	2005	-8.939968423832518	13.800277988447233	3248315
3249401	EDA	two-dimensional parity-based concurrent error detection method for aes algorithm against differential fault attack and its vlsi implementation	2007	-7.9748977821823095	13.84867878161925	3249428
3249494	EDA	design of a logarithmic domain 2-d convolver for low power video processing applications	2009	-8.754115463478659	13.616327253544874	3249521
3249594	EDA	distributed arithmetic based split-radix fft	2014	-8.839885174474631	13.633239240185073	3249621
3250274	EDA	dlpa: discrepant low pdp 8-bit adder	2013	-7.416465575154163	13.546191615946153	3250301
3251787	EDA	addressing technique for parallel memory accessing in radix-2 fft processors	2008	-8.956687547662167	13.220353248555089	3251814
3252303	EDA	power analysis of the huffman decoding tree	2008	-8.908779827326311	13.34332177834109	3252330
3254373	Arch	energy efficient implementation of parallel cmos multipliers with improved compressors	2010	-7.382538621892673	13.769991644350386	3254400
3257162	EDA	high performance quantum modular multipliers	2018	-8.734913625427827	13.324418512832484	3257189
3259290	EDA	high performance bit-sliced pipelined comparator tree for fpgas	2016	-7.599234783196972	13.248026450645638	3259317
3259510	Arch	green phase difference coding with low switching activity for network-on-chip	2015	-7.735319024092983	13.921962106875739	3259537
3260049	Graphics	improving modular inversion in rns using the plus-minus method	2013	-7.266499549839027	15.028094803259778	3260076
3260715	EDA	low power multiplication for fir filters	1997	-8.747255050305426	13.808719274687615	3260742
3263154	EDA	digital synthesizer/mixer with hybrid cordic–multiplier architecture: error analysis and optimization	2009	-8.8280475981212	13.62507026125757	3263181
3263788	EDA	dynamic quaternary circuit with neuron-mos transistor	2015	-7.518613360256207	13.446005136530893	3263815
3264871	EDA	low-complexity bit-parallel systolic multipliers over gf(2m)	2006	-9.147569398157806	13.329472733050508	3264898
3264934	Visualization	rsns-to-binary conversion	2007	-8.981514508614648	13.411482250227698	3264961
3265334	EDA	estimating the maximum propagation delay of 4-bit ripple carry adder using reduced input transitions	2017	-7.681454180328617	13.334190981226193	3265361
3265405	EDA	design of 9-transistor single bit full adder	2012	-7.299049961837443	13.676233987406675	3265432
3266205	EDA	cordic designs for fixed angle of rotation	2013	-8.644986353848136	13.69358354959934	3266232
3266288	Arch	gf(2/sup k/) multipliers based on montgomery multiplication algorithm	2004	-8.510966099756526	13.650191466339546	3266315
3266763	Logic	low-complexity bit-parallel systolic multipliers over gf(2m)	2008	-9.013988815365897	13.414928203414481	3266790
3267158	Arch	cordic-based high throughput sliding dft architecture with reduced error-accumulation	2018	-9.018694486090704	13.66216761179857	3267185
3268225	Arch	marvle: a vlsi chip for data compression using tree-based codes	1993	-8.080829832346557	13.846240662685675	3268252
3268841	EDA	low-power embedded dsp core for communication systems	2003	-8.52212311816059	14.11284004168972	3268868
3270446	EDA	a compact memristor-cmos hybrid look-up-table design and potential application in fpga	2017	-7.346699293225206	13.515760965821919	3270473
3270889	Arch	a minimal-difference differential coefficients method for low complexity fir filter realization	2005	-9.01957375817801	13.528681293891205	3270916
3270906	Crypto	a new arithmetic unit in gf(2m) for reconfigurable hardware implementation	2003	-8.363821013593038	14.048817513348173	3270933
3271252	Crypto	a hardware implementation of word-parallel bit-serial polynomial basis multiplier	2012	-8.732961161457824	13.533849180662134	3271279
3271888	PL	optimistic parallelization of floating-point accumulation	2007	-8.6907002911611	13.28359754884775	3271915
3272723	EDA	speed-independent floating point coprocessor	2015	-7.905965949375466	13.774335407687714	3272750
3272733	Arch	decimal multiplication via carry-save addition	2003	-8.706320831776981	13.388912452720165	3272760
3273029	EDA	design and implementation of area-efficient and low-power configurable booth-multiplier	2016	-7.708132918709369	13.985213337689036	3273056
3273204	HPC	block-update parallel processing qrd-rls algorithm for throughput improvement with low power consumption	2000	-9.093157724930787	13.899425539706625	3273231
3274608	EDA	a vhdl generation tool for optimized parallel fir filters	2006	-8.592170377695853	13.703072835023105	3274635
3274631	Arch	scalable and unified hardware to compute montgomery inverse in gf(p) and gf(2)	2002	-7.737676498546293	14.625647299474142	3274658
3275287	EDA	a fast vlsi systolic array for large modulus residue addition	1994	-8.889877548614082	13.327056345877738	3275314
3275891	EDA	high-radix systolic modular multiplication on reconfigurable hardware	2005	-7.52536032379111	14.751611224924321	3275918
3275946	EDA	high-performance carry select adder using fast all-one finding logic	2008	-8.064320405479652	13.618603250434857	3275973
3276495	EDA	multiple-valued arithmetic integrated circuits based on 1.5v-supply dual-rail source-coupled logic	1995	-7.4646415569917535	13.487655062449438	3276522
3276618	EDA	accuracy-configurable adder for approximate arithmetic designs	2012	-8.095252182731008	13.592406475885095	3276645
3276705	Vision	undirected graph models for system-level fault diagnosis	1991	-8.287524235460406	14.92272386841079	3276732
3277214	Theory	an inherently fault tolerant sorting algorithm	1991	-7.906957956385423	14.94271952522553	3277241
3277507	EDA	bit-level optimization of shift-and-add based fir filters	2007	-8.675721633404674	13.606019517021712	3277534
3278096	EDA	systolic vlsi realization of a novel iterative division algorithm over gf(2/sup m/): a high-speed, low-complexity design	2001	-8.98904876942006	13.477332143313394	3278123
3278142	Visualization	a cost-effective pipelined divider with a small lookup table	2004	-8.730896830242765	13.550316036287516	3278169
3279388	Arch	high-speed multioperand decimal adders	2005	-8.47874811292862	13.476071819533427	3279415
3284243	HCI	synthesis of low power folded programmable coefficient fir digital filters (short paper)	2000	-8.597181641558153	13.704173756652878	3284270
3284916	EDA	a power-predictive environment for fast and power-aware asic-based fir filter design	2017	-8.815784790330815	13.847097704193313	3284943
3284976	EDA	an asynchronous ieee-754-standard single-precision floating-point divider for fpga	2009	-7.868911158508265	13.873649984078915	3285003
3287140	EDA	a fast hardware approach for approximate, efficient logarithm and antilogarithm computations	2009	-8.703232466913397	13.4103071256318	3287167
3287630	Arch	high bandwidth evaluation of elementary functions	1981	-9.039979460795584	13.207747075553893	3287657
3290453	Arch	g-aetcam: gate-based area-efficient ternary content-addressable memory on fpga	2017	-7.865728747795628	13.646571437989927	3290480
3290720	EDA	a cad tool for generation of synthesizable and scalable square of binary numbers	2006	-8.418539901475947	13.249291787964578	3290747
3290732	EDA	towards an optimized architecture for unified binary huff curves	2017	-8.006493832660226	14.145993927656555	3290759
3291601	EDA	area optimization of bit parallel finite field multipliers with fast carry logic on fpgas	2008	-8.628248698180387	13.481855894554887	3291628
3291910	HPC	a reconfigurable parallel hardware implementation of the self-tuning regulator	2013	-8.970668637216054	13.794931343098565	3291937
3292279	Arch	a pipelined adaptive differential vector quantizer for low-power speech coding applications	1993	-8.882254432077172	13.817794052466668	3292306
3294231	EDA	systematic methodology for designing low power direct digital frequency synthesisers	2007	-8.486102770155867	13.809221556302044	3294258
3296145	Arch	squash: approximate square-accumulate with self-healing	2018	-8.379104705949922	13.605740368785353	3296172
3297126	EDA	an efficient approach for designing a reversible fault tolerant n-bit carry look-ahead adder	2013	-7.714319130072964	13.25900181611166	3297153
3297962	Theory	predicting physical processes in the presence of faulty sensor readings	1997	-7.996101941269147	14.905673955551505	3297989
3298835	EDA	30-ns 55-b shared radix 2 division and square root using a self-timed circuit	1995	-8.430968572776017	13.38002306772064	3298862
3300363	EDA	optimal circuits for parallel bit reversal	2017	-8.68858129095151	13.523645034552539	3300390
3301001	EDA	a new low-power high-speed single-clock-cycle binary comparator	2010	-7.29007116794738	13.706893579088321	3301028
3304545	EDA	squarer design with reduced area and delay	2015	-8.639702330536924	13.400541503214885	3304572
3306247	Arch	universal fused floating-point dot-product unit (ufdp)	2013	-8.599617406099991	13.726341951774492	3306274
3306295	Robotics	a novel generalized-comparison-based self-diagnosis algorithm for multiprocessor and multicomputer systems using a multilayered neural network	2010	-8.01941852140004	15.07499850698405	3306322
3306722	EDA	redundant-digit floating-point addition scheme based on a stored rounding value	2010	-8.30477534809201	13.62953544248355	3306749
3306748	EDA	hub floating point for improving fpga implementations of dsp applications	2017	-8.709339941062089	13.583413622971618	3306775
3309207	DB	a parallel residue-to-binary conversion algorithm without trial division	2006	-9.058412984279109	13.359858800522092	3309234
3309335	Arch	a comparative review and evaluation of approximate adders	2015	-8.304288300793482	13.723062480595026	3309362
3312686	EDA	a clocking technique with power savings in virtex-based pipelined designs	2002	-7.643953827190957	13.514301526205163	3312713
3312952	EDA	12× bit-error acceptable, 300× extended data-retention time, value-aware ssd with vertical 3d-tlc nand flash memories for image recognition	2017	-9.100032574321714	14.578566890649967	3312979
3313426	Arch	parallel architecture and vlsi implementation of a 80mhz 2d-dct 80 mhz 2d-dct/icdt processor	1991	-8.731127145551802	13.411473944690893	3313453
3313637	EDA	an lut based rns fir filter implementation for reconfigurable applications	2014	-8.670408129278831	13.830870274096085	3313664
3313995	DB	reliability model for multiple-error protected static memories	2017	-8.498395210089347	14.464241870436098	3314022
3314368	Theory	vlsi implementations of number theoretic techniques in signal processing	1993	-8.85319876395216	13.295302763326536	3314395
3315439	EDA	convolution computation in fpga based on carry-save adders and circular buffers	2011	-8.532787776636184	13.410140748541776	3315466
3315548	EDA	a simple pipelined squaring circuit for dsp	2011	-9.009246651235523	13.402171803025187	3315575
3315884	Theory	vlsi systolic arrays for band matrix multiplication	1983	-8.857904451578351	13.300265507950973	3315911
3316314	HCI	design of a d-phy chip for mobile display interface supporting mipi standard	2012	-7.317209497605196	14.45082516911747	3316341
3317004	Vision	on single-fault set diagnosability in the pmc model	1993	-8.250824988766281	15.033183430809455	3317031
3317241	EDA	high-performance architecture for the conjugate gradient solver on fpgas	2013	-8.981877962359619	13.66458754889227	3317268
3317361	Arch	reduced-complexity pipelined architectures for finite field inversions	2006	-9.014538449238804	13.506848620225242	3317388
3317895	Crypto	non-uniform random number generation through piecewise linear approximations	2006	-8.968850133182514	13.316001871367133	3317922
3317936	EDA	sequential large multipliers on fpgas	2015	-7.8700400179560015	14.291895698146265	3317963
3318896	EDA	low complexity and critical path based vlsi architecture for lms adaptive filter using distributed arithmetic	2017	-8.98187771659967	13.89952878849566	3318923
3319125	EDA	low cost reconfigurable elliptic crypto-hardware	2014	-8.604776017677123	13.756070755603833	3319152
3321021	Arch	an enhanced adaptive recoding rotation cordic	2015	-8.990175974687833	14.076364124527178	3321048
3322092	EDA	improved convergent distributed arithmetic based low complexity pipelined least-mean-square filter	2018	-8.976137531968131	13.774269502159884	3322119
3322665	EDA	a high-speed asynchronous array multiplier based on multi-threshold semi-static null convention logic pipeline	2011	-7.700569203711207	13.808976548758269	3322692
3322965	Arch	advanced components in the variable precision floating-point library	2006	-8.414268821732474	13.67737125023844	3322992
3323247	Crypto	a novel arithmetic unit over gf(2m) for low cost cryptographic applications	2005	-8.659031639531474	13.667321063543953	3323274
3323292	EDA	implementation of multiplier block with reduced adder cost	2006	-8.932027126232668	13.54518982826364	3323319
3323735	PL	a floating point conversion algorithm for mixed precision computations	2012	-8.522949189323123	13.743485688368974	3323762
3325271	Arch	a hybrid sdc/sdf architecture for area and power minimization of floating-point fft computations	2016	-8.62177021213225	13.882705021376578	3325298
3327138	EDA	design methodology for booth-encoded montgomery module design for rsa cryptosystem	2000	-7.9991412000432325	14.327650002310634	3327165
3327967	Robotics	fpga based efficient multiplier for image processing applications using recursive error free mitchell log multiplier and kom architecture	2014	-9.01044190483134	13.512283466543595	3327994
3328535	EDA	new approach to scalable parallel and pipelined realization of repetitive multiple accumulations	2008	-8.656627600022365	13.556840843587525	3328562
3329316	Visualization	arithmetic-based binary-to-rns converter modulo  ${\{2^{n}{\pm}k\}}$  for  $jn$ -bit dynamic range	2015	-8.502142930416307	13.545147419072936	3329343
3331771	EDA	implementation and evaluation of a fine-grain multiple-valued field programmable vlsi based on source-coupled logic	2005	-7.704021251776045	13.505815778450172	3331798
3332909	EDA	a low power high performance cmos voltage-mode quaternary full adder	2006	-7.4276352764625395	13.397040656069429	3332936
3334567	EDA	a pipelined dataflow small micro-coded asynchronous processor and its application to dct	2001	-8.640238166040215	13.35497318569989	3334594
3334723	EDA	an application-oriented analysis of power/precision trade-off in fixed and floating-point arithmetic units for vlsi processors	2004	-8.252118521708177	13.640938936394436	3334750
3334959	EDA	gate-diffusion input (gdi) - a technique for low power design of digital circuits: analysis and characterization	2002	-7.318512122671231	13.502767931165927	3334986
3335116	Arch	an efficient fir filter architecture	1993	-8.799389786825989	13.702996750824385	3335143
3335117	EDA	a new efficient reduction scheme to implement tree multipliers on fpgas	2014	-8.228429622189312	13.946726139955464	3335144
3335567	EDA	diminished-1 modulo 2n + 1 squarer design	2004	-8.9616346924201	13.40168707851198	3335594
3335787	EDA	on complexity reduction of fir digital filters using constrained least squares solution	1997	-9.146466941129423	13.507345543575976	3335814
3338041	EDA	3d-flashmap: a physical-location-aware block mapping strategy for 3d nand flash memory	2012	-8.971791561294108	14.612138279017778	3338068
3341364	EDA	optimizing high speed serial communication using honeywell rad hard serdes	2011	-7.608673999584548	14.662716578580888	3341391
3342328	Theory	dsp implementation of fast fir filtering algorithms using short fft's	1995	-9.09459415124829	13.224890496651213	3342355
3342370	HPC	implementation of polyphase decomposed fir filters for interpolation and decimation using multiple constant multiplication techniques	2006	-9.080052232665473	13.407314973891866	3342397
3343855	Arch	np-ecc: nonadjacent position error correction code for racetrack memory	2016	-8.436164736638773	14.48708834404439	3343882
3343934	Arch	high speed multistage fuzzy hardware architecture for fuzzy logic control	2000	-8.010205718662661	13.323963422518938	3343961
3344745	EDA	an area- and energy-efficient asynchronous booth multiplier for mobile devices	2004	-7.50297707787877	13.790564703951139	3344772
3345091	EDA	a unified architecture for the accurate and high-throughput implementation of six key elementary functions	2010	-8.886046367954092	13.40459224872674	3345118
3345176	EDA	gate diffusion input based 4-bit vedic multiplier design	2018	-7.286319317459222	13.415548257182355	3345203
3345572	Arch	implementation of simd vision chip with 128×128 array of analogue processing elements	2005	-7.834908647049894	13.32312579873744	3345599
3345722	Arch	subthreshold current mode matrix determinant computation for analog signal processing	2010	-8.850092922141538	13.660279892280524	3345749
3346539	EDA	selecting error correcting codes to minimize power in memory checker circuits	2005	-7.734895933344449	13.320035315699098	3346566
3347435	Arch	improving the performance of port range check for network packet filtering	2013	-7.268276459994247	13.497999258094321	3347462
3348060	EDA	low power fir filter implementations based on coefficient ordering algorithm	2004	-8.729428641768756	13.648094625943012	3348087
3349541	Arch	reduced latency ieee floating-point standard adder architectures	1999	-8.607217385048141	13.315043010910255	3349568
3349760	EDA	fpga optimised 3-d cyclic convolution using dynamic partial reconfiguration	2012	-8.833659173290194	13.602848244420153	3349787
3349800	EDA	design and implementation of a 50mhz dxt coprocessor	2007	-8.2650429759523	13.953601813492273	3349827
3349992	EDA	novel approximate synthesis flow for energy-efficient fir filter	2016	-8.26451645406639	13.781634569498054	3350019
3351237	EDA	a new method on designing and simulating cntfet_based ternary gates and arithmetic circuits	2017	-7.5737234520360674	13.368428622055232	3351264
3351249	EDA	low power cordic ip core implementation	2006	-8.818587262194246	13.579468268031388	3351276
3352235	EDA	vlsi array algorithms and architectures for rsa modular multiplication	1997	-8.829180388797889	13.479593291558121	3352262
3353416	EDA	exploiting fast carry-chains of fpgas for designing compressor trees	2009	-8.14430861616493	13.429783389214805	3353443
3353508	Theory	a reconfigurable recurrent bitonic sorting network for concurrently accessible data	2004	-8.544686028703602	13.219440236813293	3353535
3354799	EDA	reconfigurable universal adder	2007	-8.014112905495399	13.789453024156757	3354826
3356265	EDA	multiple-valued dynamic source-coupled logic	2003	-7.469648489382104	13.656769111230938	3356292
3358512	Arch	modulo 2n+1 addition and multiplication for redundant operands	2014	-8.818181817978031	13.415300851231676	3358539
3358597	Theory	embedding of hypercube into cylinder	2015	-8.57027209289984	15.115814080551973	3358624
3358792	EDA	fault tolerant arithmetic with applications in nanotechnology based systems	2004	-8.963803552345286	14.369276242899629	3358819
3359913	Visualization	a low-power implementation of asynchronous 8051 employing adaptive pipeline structure	2008	-7.580822782386424	13.743296833064608	3359940
3362540	EDA	low power design of an acoustic echo canceller gmdf/spl alpha/ algorithm on dedicated vlsi architectures	1999	-8.791727022279023	13.838562709195266	3362567
3363162	Arch	low-power fixed-width array multipliers	2004	-7.935678793898683	13.65117033103109	3363189
3363421	EDA	fast signed-digit arithmetic circuits for residue number systems	2015	-8.897676592987581	13.419933832782135	3363448
3364182	HPC	dsps/fpgas comparative study for power consumption, noise cancellation, and real time high speed applications	2010	-8.422195107406452	13.979380050038865	3364209
3364528	ML	high-performance vlsi multiplier with a new redundant binary coding	1991	-8.858665187263789	13.243931975841761	3364555
3365218	EDA	optimal selection of sram bit-cell size for power reduction in video compression	2018	-7.617210923049022	14.151378304304604	3365245
3365741	EDA	improvement to montgomery modular inverse algorithm	2006	-7.420172413948543	14.919650613082222	3365768
3367509	EDA	novel input coding technique for high-precision lut-based multiplication for dsp applications	2010	-8.549825470854527	13.65358050109331	3367536
3369789	EDA	novel architectures for high-speed and low-power 3-2, 4-2 and 5-2 compressors	2007	-7.604347718640572	13.668311533952675	3369816
3370274	EDA	fault secure encoder and decoder designs for matrix codes	2015	-8.984992387749841	14.437890245043414	3370301
3370482	Arch	the new architecture of radix-4 chinese abacus adder	2006	-7.8135275805500894	13.673598264580214	3370509
3371646	Arch	hierarchical classification of permutation classes in multistage interconnection networks	1994	-8.248183705846719	15.010513595691233	3371673
3371815	EDA	performance analysis of 90nm look up table (lut) for low power application	2010	-7.531975023639494	14.047945447782958	3371842
3372292	EDA	a standard-cell-design-flow compatible energy-recycling logic with 70% energy saving	2016	-7.237033436895263	13.889691673103519	3372319
3373002	Vision	higher radix square root with prescaling	1992	-8.951653509449374	13.244014598334198	3373029
3373648	Logic	vlsi concurrent error correcting adders and multipliers	1993	-8.046953511261366	13.363285927983274	3373675
3373883	EDA	implementation of power efficient multicore fft datapaths by reordering the twiddle factors	2014	-8.305163989809206	13.460028461204116	3373910
3374321	ML	reviewing 4-to-2 adders for multi-operand addition	2005	-8.794245315915715	13.221683642677032	3374348
3374341	Arch	design of a versatile and cost-effective hybrid floating-point/lns arithmetic processor	2007	-8.600756142745439	13.64909226685167	3374368
3375330	Arch	scalable digital cmos comparator using a parallel prefix tree	2013	-7.657277506065879	13.766879402973355	3375357
3375356	EDA	significance-driven logic compression for energy-efficient multiplier design	2018	-8.287502917833669	13.804830885081135	3375383
3375367	DB	designing of low-power data oriented adders	2014	-7.5465268030412815	13.428689920412765	3375394
3375921	Arch	a memory architecture with 4-address configurations for video signal processing	2000	-7.96456673939644	13.996298015666465	3375948
3378483	Visualization	carry prediction and selection for truncated multiplication	2006	-8.976055300820203	13.27681787222784	3378510
3378671	EDA	design and implementation of a high-speed matrix multiplier based on word-width decomposition	2006	-8.176525974974847	13.496598412476946	3378698
3379914	EDA	a 32-bit logarithmic number system processor	1996	-8.812756502555477	13.384245856736538	3379941
3380348	EDA	fpga implementation of 128-bit fused multiply add unit for crypto processors	2015	-8.031920094420688	14.335937209795256	3380375
3381530	EDA	computer generation of digital filter banks	1984	-8.726526794983139	13.76598705810996	3381557
3381678	EDA	an ultra-high-speed fpga based digital correlation processor	2015	-9.018509244273279	13.96282776837338	3381705
3382358	EDA	high performance 16k, 64k, 256k complex points vlsi systolic fft architectures	2007	-8.840190321790974	14.124898526499413	3382385
3382941	Vision	fast and scalable computation of the forward and inverse discrete periodic radon transform	2016	-8.658939034385687	13.763175010882401	3382968
3383183	EDA	unified dual mode physical layer for mobile cmos image sensor interface	2010	-7.960988705902435	14.742527189926513	3383210
3383303	Visualization	vlsi architectures for high-speed and flexible two-dimensional digital filters	1991	-9.013317588028203	13.482503473347824	3383330
3383847	EDA	on the design of rns reverse converters for the four-moduli set ${\bf\{2^{\mmb n}+1, 2^{\mmb n}-1, 2^{\mmb n}, 2^{{\mmb n}+1}+1\}}$	2013	-8.66447616873193	13.561560311542433	3383874
3384122	Theory	saga: the first general-purpose on-line arithmetic co-processor	1995	-8.75013930226662	13.424933816101515	3384149
3384518	DB	an algorithm for determining the fault diagnosability of a system	1986	-8.025429930694957	15.065158870237909	3384545
3384873	Arch	a new implementation for the logarithmic/exponential function generator	2014	-8.920825607583383	13.231393157138822	3384900
3385277	Arch	efficient implementation of modular multiplication by constants applied to rns reverse converters	2017	-8.742695852496912	13.595384369812615	3385304
3388349	EDA	dct/idct processor for hdtv developed with dsp silicon compiler	1993	-8.869361687917651	13.916764999136387	3388376
3389845	Logic	hierarchical diagnostic model of distributed multicomputer systems	1995	-7.927586112311262	14.778301660486633	3389872
3389893	EDA	efficient vlsi implementation of modulo (2^n=b11) addition and multiplication	1999	-7.468762752146791	14.863701374491749	3389920
3391185	EDA	a lower error and rom-free logarithmic converter for digital signal processing applications	2009	-8.755145227678723	13.556841985931952	3391212
3391380	Arch	a linear systolic array for multiplication in gf(2m) for high speed cryptographic processors	2004	-8.783401265539762	13.950044414906133	3391407
3391573	Theory	a fast carry-free algorithm and hardware design for extended integer gcd computation	1986	-8.836679512726509	13.481372151145875	3391600
3391744	Crypto	rapid hardware design for cryptographic modules with filtering structures over small finite fields	2018	-7.248091255695393	14.697320984305144	3391771
3391867	Crypto	low-latency radix-4 multiplication algorithm over finite fields	2017	-8.340035935187306	13.957737836071965	3391894
3392517	HPC	accurate floating point arithmetic through hardware error-free transformations	2011	-8.979377780250404	13.291555473986987	3392544
3394258	Crypto	generation of vector pattterns through reseeding of muetiple-polynomial linear feedback shift regist	1992	-8.465319254734222	13.643001915517207	3394285
3394623	EDA	a high-speed pla using array logic circuits with latch sense amplifiers and a charge sharing scheme	2001	-7.280968926060603	13.874621833804806	3394650
3395228	Vision	fault tolerance in a class of sorting networks	1994	-7.931161076662309	13.492638371655536	3395255
3396175	Arch	unified field multiplier for gf(p) and gf(2 n) with novel digit encoding	2004	-7.688442756011343	14.643083799720236	3396202
3396245	Vision	a high-speed and area-efficient sign detector for three moduli set rns {2n, 2n-1, 2n+1}	2015	-8.921906477034463	13.481058098016515	3396272
3396467	Arch	fpga implementation of pipelined on-line scheme for 3-d vector normalization	2001	-8.75191120087205	13.47980682292919	3396494
3397577	EDA	design of a high performance 32×32-bit multiplier with a novel sign select booth encoder	2001	-8.049575591878728	13.735942250809044	3397604
3400948	Theory	a distributed signal processor incorporating vlsi and high order language programming	1983	-8.85088393910239	13.234583736468187	3400975
3401279	Theory	sorter-based arithmetic circuits for sigma-delta domain signal processing—part ii: multiplication and algebraic functions	2012	-9.105809967940196	13.387125948064165	3401306
3401604	Arch	a systolic architecture for computing inverses and divisions in finite fields gf(2^m)	1993	-8.822636672499119	13.526413681622556	3401631
3402541	Arch	performing advanced bit manipulations efficiently in general-purpose processors	2007	-8.226795942124648	13.353920666974382	3402568
3402846	EDA	fpga-based design δ-σ audio d/a converter with a resolution clock generator enhancement circuit	2015	-8.506537014463778	14.113913352965412	3402873
3403737	Crypto	on fast multiplication in binary finite fields and optimal primitive polynomials over gf(2)	2017	-8.943739171631613	13.22238796961864	3403764
3403990	EDA	fpga implementation of digital filters synthesized using the frequency-response masking technique	2001	-8.709764296704233	13.608694909558153	3404017
3404989	EDA	non-uniform wordlength delay lines for fir filters	2009	-8.941228986262637	13.689854241468641	3405016
3406111	EDA	improving performance of high precision signal processing algorithms on programmable dsps	1999	-8.853307143667802	13.971819449232864	3406138
3406259	EDA	an integrated multiplier for complex numbers	1994	-8.364287059119977	13.437391506036262	3406286
3406563	Arch	an 826 mops, 210uw/mhz unum alu in 65 nm	2018	-7.950907860539755	14.263079646130636	3406590
3406820	Arch	a low power approach to floating point adder design	1997	-8.479523246949915	13.522406920264435	3406847
3407288	Visualization	hardware designs for binary integer decimal-based rounding	2011	-8.435688039131401	13.699541566925793	3407315
3408584	Arch	a novel da-based architecture for efficient computation of inner-product of variable vectors	2014	-9.084156440034892	13.396408827198574	3408611
3408597	ML	a new architecture to compute the discrete cosine transform using the quadratic residue number system	2000	-8.861958261598488	13.66105682505331	3408624
3408880	EDA	a new hybrid cse technique for multiplier-less fir filter	2017	-9.010490111422419	13.265385139939609	3408907
3410050	EDA	floating point addition errors and their effect on the roundoff noise in digital signal processing	1994	-9.052773175634732	13.466287761918144	3410077
3410235	EDA	bit-serial aop arithmetic architectures over gf (2m)	2002	-8.384858814714738	14.013034901489826	3410262
3410367	EDA	low power 18t pass transistor logic ripple carry adder	2015	-7.347102598174543	13.865228279535833	3410394
3411105	EDA	compressor trees for decimal partial product reduction	2008	-8.329098158688494	13.452313212157891	3411132
3411700	Arch	high-speed hardware partition generation	2014	-8.329548010866493	13.235384636610336	3411727
3411964	EDA	systolic design space exploration of polynomial division over gf(m2)	2017	-7.857082992524956	14.57359394545422	3411991
3412246	Arch	a signed-digit architecture for residue to binary transformation	1997	-8.898724103692926	13.30651669424421	3412273
3412414	Networks	high-performance digit-serial complex-number multiplier-accumulator	1998	-8.726643824550935	13.422387689596873	3412441
3412556	NLP	dual fixed-point: an efficient alternative to floating-point computation	2004	-8.943115359092527	13.532149774842186	3412583
3412565	EDA	a field programmable bit-serial digital signal processor	2004	-8.819287597131302	13.713328042793126	3412592
3412676	Arch	elliptic curve based hardware architecture using cellular automata	2008	-8.34544693469335	14.132381506445274	3412703
3412942	EDA	pipelined multipliers for reconfigurable hardware	2004	-8.417719131530655	13.545642787113213	3412969
3413281	EDA	performance analysis of low power null convention logic units with power cutoff	2010	-7.271567027751523	13.778984827214627	3413308
3415699	EDA	a 16-bit by 16-bit mac design using fast 5: 3 compressor cells	2002	-8.122398440650594	13.907775870286136	3415726
3416210	EDA	fast multiplication without carry-propagate addition	1990	-8.676933452399535	13.707784263807788	3416237
3416875	EDA	hybrid super/subthreshold design of a low power scalable-throughput fft architecture	2011	-7.3955087836348605	13.965020186036329	3416902
3417587	AI	pipelined packet-forwarding floating point: ii. an adder	1997	-8.549257462727361	13.532313718349162	3417614
3418432	Theory	a family of cmos floating point arithmetic chips	1985	-8.395017987926163	13.6455157846919	3418459
3418514	Arch	low-power, high-performance analog neural branch prediction	2008	-7.6874424873592115	13.6116693203905	3418541
3420385	EDA	a low power d3l 16-bit radix- 4 pipelined srt divider	2012	-7.941437636897477	13.694884293468876	3420412
3420508	Arch	algorithm for high speed shared radix 4 division and radix 4 square-root	1987	-8.601876800661914	13.581475060063026	3420535
3421145	Vision	an iterative method for improving decimal calculations on computers	2009	-8.934569124041191	13.22802241039312	3421172
3421404	Robotics	floating point cordic-based architecture for powering computation	2015	-8.640500467134656	13.522498514468909	3421431
3421595	Theory	division by constant for the st100 dsp microprocessor	2005	-9.020718300057734	13.218199278590705	3421622
3422431	EDA	digital signal processing with vlsi technology	1983	-8.320578826365297	13.623791102929195	3422458
3423291	Arch	multifunction residue architectures for cryptography	2014	-8.181980849135329	14.233567181720511	3423318
3424293	EDA	optimal synthesis of differential cascode voltage switch (dcvs) logic circuits using ordered binary decision diagrams (obdds)	1995	-7.616313902685554	13.301010652352335	3424320
3424813	Arch	low power 16 x 16 bit multiplier design using pal-2n logic family	2002	-7.280243921550776	13.700988401859867	3424840
3425241	EDA	parallel and digit-serial implementations of area-efficient 3-operand decimal adders	2012	-8.349513255794673	13.69395785829998	3425268
3425561	Theory	a dual-path logarithmic number system addition/subtraction scheme for fpga	2003	-8.631425051227096	13.641985535151598	3425588
3426405	Arch	high throughput realization of a new systolic array based fft using cordic	2012	-8.8527940614055	13.522158443847676	3426432
3426422	Embedded	efficient hardware algorithms for n choose k counters	2006	-8.362101037256096	13.392722796476448	3426449
3426612	EDA	data reuse exploration for low power motion estimation architecture design in h.264 encoder	2008	-8.07244749500735	13.914921031164038	3426639
3427139	EDA	a multi-radix approach to asynchronous division	2001	-8.530380198083446	13.44093506726034	3427166
3427232	EDA	"""comments on """"area-time optimal adder design"""""""	1994	-8.123165613851885	13.253616804943258	3427259
3428556	EDA	efficient folded vlsi architectures for linear prediction error filters	2012	-8.999943128610782	13.61443376263222	3428583
3428827	EDA	a design method for programmable two-variable discrete function generators using spline and bilinear interpolations	2011	-8.980811283791988	13.266563615741394	3428854
3428904	EDA	design of low complexity programmable fir filters using multiplexers array optimization	2015	-8.901821791947672	13.83561568360464	3428931
3428989	Robotics	design and implementation of a novel fir filter architecture with boundary handling on xilinx virtex fpgas	2003	-8.650208140472058	13.5571038082182	3429016
3429114	EDA	memory based multiplier design in custom and fpga implementation	2014	-8.62475078067983	13.757976692679842	3429141
3430010	Robotics	multiply accumulate unit optimised for fast dot-product evaluation	2007	-8.56327339483973	13.760785931196017	3430037
3430427	EDA	high radix montgomery modular multiplication on fpga	2013	-8.20893311926668	14.115724073807767	3430454
3430441	EDA	reverse converter design via parallel-prefix adders: novel components, methodology, and implementations	2015	-7.604997939632252	13.474819046800395	3430468
3431140	Arch	scalable montgomery modular multiplication architecture with low-latency and low-memory bandwidth requirement	2014	-7.906429303426432	14.5900138355204	3431167
3431788	EDA	a reconfigurable digital signal processor using residue number system	2010	-8.679459461925626	14.049863691555755	3431815
3431892	Arch	fine-grain multiple-valued reconfigurable vlsi using universal-literal-based cells	2008	-7.906835928246138	13.288859211027503	3431919
3432891	EDA	area-time optimal adder design	1990	-8.221495579025511	13.249691635949585	3432918
3435140	EDA	efficient pga lfsr implementation whitens pseudorandom numbers	2009	-8.652851020565299	13.489144662028695	3435167
3435441	Arch	an efficient exact fused dot product processor in fpga	2018	-8.630583944958715	13.646901378799427	3435468
3435726	Visualization	a cost-effective architecture for 8×8 two-dimensional dct/idct using direct method	1997	-9.11950216842473	13.261997109311615	3435753
3436115	Arch	a low-power associative processor with the r-th nearest-match hamming-distance search engine employing time-domain techniques	2010	-8.172313745520123	13.517578692089556	3436142
3436984	Arch	ofdm based high data rate, fading resilient transceiver for wireless networks-on-chip	2017	-7.5112489502599695	14.417756033976838	3437011
3437088	EDA	vlsi implementation of lns arithmetic unit by lut partitioning	2017	-8.295315425917273	13.891514599082491	3437115
3437701	Arch	a bit-level pipelined vlsi architecture for the running order algorithm	1997	-8.88761034360417	13.491900960401127	3437728
3438251	EDA	design of high-performance asynchronous pipeline using synchronizing logic gates	2012	-7.303778527375113	13.804517145925965	3438278
3438885	Arch	a very efficient single-iteration oldest-out data sorter	2011	-8.286617008933629	13.233426392993069	3438912
3441634	EDA	an optimal low-power/high performance ddp-based cobra-h64 cipher	2007	-7.3503487194145025	14.014626613788126	3441661
3441661	EDA	hardware-efficient distributed arithmetic architecture for high-order digital filters	2005	-8.823955851805962	13.698660516431039	3441688
3443328	EDA	an efficient and accurate stochastic number generator using even-distribution coding	2018	-7.607297401561057	13.477828217419887	3443355
3443367	Arch	parity-based ecc and mechanism for detecting and correcting soft errors in on-chip communication	2018	-7.981770273172613	14.434485345492911	3443394
3444080	Graphics	an efficient curve-scanline intersection locator design for 2d graphics rendering	2015	-8.906686730586365	13.32614934857496	3444107
3444491	Crypto	implementation of the finite automaton public key cryptosystem on fpga	2011	-7.326943059334236	15.000236759200275	3444518
3444795	EDA	cmos differential circuits using charge-redistribution and reduced-swing schemes [logic circuits]	2003	-7.424256885110582	13.5209109422392	3444822
3445034	EDA	a design and simulation for dynamically reconfigurable systolic array	2008	-8.15442732555475	13.362009594357202	3445061
3445612	EDA	a 100-fj/cycle sub-vt decimation filter chain in 65 nm cmos	2012	-7.28592712603945	13.707714720869768	3445639
3445630	EDA	high-order reconfigurable fir filter design based on statistical analysis of csd coefficients	2013	-8.901735111785056	13.993878705548392	3445657
3445727	HPC	crossover minimization in directional-coupler-based photonic switching systems	1988	-7.632758633410892	15.00747784730048	3445754
3446016	Embedded	a high-speed arithmetic unit using tunnel diodes	1963	-7.419303828897278	13.661789954654846	3446043
3447244	Arch	bit-serial, vlsi architecture for the implementation of maximum-length number-theoretic transforms using mixed basis representation	1993	-9.034324513169484	13.479267824057555	3447271
3448815	ML	a new scalable hardware architecture for rsa algorithm	2007	-7.250619537047664	15.071019443160846	3448842
3451913	Visualization	design of a massively parallel processor	1980	-8.416065749862502	13.910922071318504	3451940
3452503	Vision	an efficient interpolation fir filter using lut	2009	-8.816871509360599	13.600825946341107	3452530
3452715	Arch	a programmable base 2d-lns mac with self-generated look-up tables	2004	-8.673412089116125	13.72592063273956	3452742
3452775	Vision	a two-dimensional finite field processor for image filtering	1981	-9.031911339119734	13.20727940566369	3452802
3453077	EDA	hardware-accelerated simulation environment for ct sigma–delta modulators using an fpga	2012	-8.688589487175795	14.254629086265789	3453104
3453406	Embedded	a multiprocessor architecture for the (m, l)-algorithm suitable for vlsi implementation	1986	-8.735145472640621	13.353383543035193	3453433
3453542	EDA	yield enhancement considerations for a single-chip multiprocessor system with embedded dram	1999	-8.085809362683653	14.284404522670002	3453569
3453766	EDA	new hardware and power efficient sporadic logarithmic shifters for dsp applications	2018	-8.76106268419634	13.719805588620332	3453793
3454766	Arch	low power and reliable interconnection with combination of crosstalk avoidance green coding and capacitively charge-sharing transmitter for network-on-chip	2018	-7.44977969569917	14.117897094143341	3454793
3455752	EDA	parallel error detection for leading zero anticipation	2006	-8.238245913338439	13.240991381160926	3455779
3455896	EDA	a vlsi high-performance priority encoder using standard cmos library	2006	-7.258510377551227	13.810217133348985	3455923
3456208	EDA	improving fpga performance for carry-save arithmetic	2010	-8.454041226894251	13.710557479878476	3456235
3456866	Arch	high-accuracy and fault tolerant stochastic inner product design	2018	-8.318198448872689	13.376590181667282	3456893
3457149	EDA	a low-power, high-performance approximate multiplier with configurable partial error recovery	2014	-8.397437880034325	13.682042547611985	3457176
3459799	EDA	a scaling-less newton-raphson pipelined implementation for a fixed-point inverse square root operator	2017	-8.97135074657095	13.45110517938111	3459826
3460334	PL	constant multipliers for fpgas	2000	-8.55248657688702	13.374216127681628	3460361
3461448	EDA	leakage power analysis and comparison of deep submicron logic gates	2004	-7.350514791459322	13.602066973609867	3461475
3461591	Arch	data-aware partial ecc with data modulation of reram with non-volatile in-memory computing for image recognition with deep neural network	2018	-9.131461111127166	14.577817237322808	3461618
3462649	EDA	fpga implementation of a flexible synchronizer for cognitive radio applications	2014	-8.947452266953773	14.102827279641339	3462676
3462795	EDA	area-efficient architectures for double precision multiplier on fpga, with run-time-reconfigurable dual single precision support	2013	-8.33191361895155	14.026870165219815	3462822
3463881	Vision	high sample-rate givens rotations for recursive least squares	1997	-8.994011681447406	13.725077963523415	3463908
3463997	EDA	an fpga-based parallel architecture for on-line parameter estimation using the rls identification algorithm	2014	-8.991993685778382	13.697478426283356	3464024
3464083	EDA	a high speed fir filter architecture based on novel higher radix algorithm	2012	-8.851834790339787	13.484185667548699	3464110
3464435	HPC	ultra-short length stochastic computation based on multiple partition computing	2015	-8.739928617270948	13.60845349266811	3464462
3464525	EDA	low power design of asynchronous datapath for ldpc decoder	2013	-7.781583840305733	13.799004066386088	3464552
3465731	EDA	high-performance low-power selective precharge schemes for address decoders	2008	-7.417185123488374	14.25365992021683	3465758
3467885	HPC	mixed preservation of conditionally nonblocking switches under 2-stage interconnection	2006	-7.9575236227362005	14.895407494726198	3467912
3470018	EDA	design and implementation of two variable multiplier using kcm and vedic mathematics	2012	-8.556498739927083	13.654094103413335	3470045
3470440	HPC	efficient constant coefficient multiplication using advanced fpga architectures	2001	-8.620299575034512	13.582967764779873	3470467
3471200	Arch	a comparison of layout implementations of pipelined and non-pipelined signed radix-4 array multiplier and modified booth multiplier architectures	2005	-8.08705969676291	13.88226505880296	3471227
3471809	EDA	analysis of rns-fpl synergy for high throughput dsp applications: discrete wavelet transform	2000	-8.981214306800005	13.787038300200491	3471836
3473075	EDA	process variation tolerant low power dct architecture	2007	-7.700554683210839	14.107356942934663	3473102
3473305	EDA	fast and robust differential flipflops and their extension to multi-input threshold gates	2015	-7.283854459901062	13.61760492387608	3473332
3473765	DB	decimal goldschmidt: a hardware algorithm for radix-10 division	2016	-8.766737153338049	13.419810780183608	3473792
3473813	EDA	time multiplexed vlsi architecture for real-time barrel distortion correction in video-endoscopic images	2011	-9.003031764985476	13.486903676572945	3473840
3474719	Logic	on implementing efficient modulo 2n + 1 arithmetic components	2010	-8.808520032453421	13.351351771638715	3474746
3475080	HPC	implementation of rsa algorithm based on rns montgomery multiplication	2001	-7.233652904835641	15.100756544865902	3475107
3475204	HPC	bit-level two's complement matrix multiplication	2002	-8.760537264909763	13.415127453012614	3475231
3475335	Arch	design of approximate unsigned integer non-restoring divider for inexact computing	2015	-8.108086772630399	13.45024561038799	3475362
3475829	EDA	design of a systolic coprocessor for rational addition	1995	-8.797603194616697	13.540573742914654	3475856
3476752	EDA	single-precision multiplier with reduced circuit complexity for signal processing applications	1992	-8.871531995656243	13.424357070127606	3476779
3478819	EDA	a bit-level systolic implementation of the median filter	1995	-8.73928485748498	13.601171760189832	3478846
3478904	EDA	fault tolerant bit parallel finite field multipliers using ldpc codes	2008	-8.843076071572117	14.132961588957093	3478931
3479185	Theory	simulating shared memory in real time: on the computation power of reconfigurable architectures	1997	-8.365628781305562	14.943711361593346	3479212
3480691	Arch	vlsi implementation for mac-level dwt architecture	2002	-8.746963642062271	13.737158016251511	3480718
3481963	Arch	recursive architectures for 2dlns multiplication	2010	-8.478658673008855	13.618369123930409	3481990
3482341	EDA	the inverse matrix for the conversion between standard and normal bases	2006	-9.01184014364146	13.46353218956398	3482368
3482542	EDA	implementation of low power fft structure using a method based on conditionally coded blocks	2010	-8.589374315454418	13.7028025230723	3482569
3482785	EDA	area efficient implementation of fast fourier transform for asic	2015	-8.597698785778787	13.684114971861124	3482812
3483518	Theory	the bounds of faulty components on consensus with dual failure modes	2005	-7.886130307833157	14.859867776748438	3483545
3484991	EDA	alternative direct digital frequency synthesizer architectures with reduced memory size	2003	-8.515182240029556	13.79608553836053	3485018
3486301	Robotics	hardware implementation of k-winner-take-all neural network with on-chip learning	2010	-8.46635201929605	13.690041058272016	3486328
3486452	EDA	a genetic algorithm for the design of low power high-speed fir filters	2003	-8.896749873542547	13.567593507682506	3486479
3486710	Visualization	hardware simplification to the delta path in a mash 111 delta–sigma modulator	2009	-8.900049974185887	13.779216670300615	3486737
3488173	EDA	a fast asynchronous huffman decoder for compressed-code embedded processors	1998	-7.919267638699317	14.061890894926169	3488200
3489565	Visualization	hardware implementation of autoregressive model estimation using burg’s method for low-energy spectral analysis	2018	-9.02807427415445	13.63381827319866	3489592
3490089	EDA	design of low complexity digital fir filters	2009	-8.891627921283261	13.858147022704678	3490116
3491351	EDA	a selector-based fft processor and its fpga implementation	2017	-8.738287285746825	13.492795756596315	3491378
3492083	Arch	a new parallel architecture for low power linear feedback shift registers	2004	-8.086758351551422	13.659514920164193	3492110
3492311	EDA	karatsuba implementation of fir filters	2012	-8.835639476151313	13.52880761147253	3492338
3493363	EDA	novel and efficient 4: 2 and 5: 2 compressors with minimum number of transistors designed for low-power operations	2006	-7.242035131245859	13.40901315784456	3493390
3494958	Theory	the reliability of semiconductor ram memories with on-chip error-correction coding	1991	-8.400165146708503	14.353605032272034	3494985
3497441	EDA	an order based segmentation algorithm for low power implementation of digital filters	2000	-8.368995739265431	13.384564518473127	3497468
3498039	Arch	a cost-effective 8×8 2-d idct core processor with folded architecture	1999	-8.393713280977975	13.74420011996922	3498066
3498815	Robotics	a new adder scheme with reduced p, g signal generations using redundant binary number system	2000	-7.2607815018123425	13.510982174495606	3498842
3499934	EDA	an area reduction method for digital filter using redundancy of sd number system	2009	-8.555685285315374	13.524629353728313	3499961
3500214	EDA	approximate 32-bit floating-point unit design with 53% power-area product reduction	2016	-8.315258853999671	13.643389056797956	3500241
3500315	EDA	an fpga implementation of hearing aids based on wavelet-packets	2012	-8.750244662692705	14.152274270785782	3500342
3500954	EDA	low-power and high-sfdr direct digital frequency synthesizer based on hybrid cordic algorithm	2009	-8.873282567983548	13.937399221702249	3500981
3501194	ML	pwl approximation of hyperbolic tangent and the first derivative for vlsi implementation	2010	-8.978213934436143	13.426931591364514	3501221
3502463	EDA	the chip design of a 32-b logarithmic number system	1994	-8.73331082398531	13.237681387463065	3502490
3504374	HPC	design and design methods for unified multiplier and inverter and its application for hecc	2011	-7.563573973051519	14.808816431630996	3504401
3504788	EDA	implementation of montgomery exponentiation on fine grained fpgas: a note on partitioning	1999	-8.212341285312606	13.723809931655873	3504815
3504820	EDA	an fpga-based electronic cochlea	2003	-8.730637717026559	13.707526611681809	3504847
3505073	Arch	bit-parallel arithmetic in a massively-parallel associative processor	1992	-8.600198432212826	13.448106656887743	3505100
3505503	Arch	extreme filters-cache-efficient implementation of long iir and fir filters	2006	-8.947497389408701	13.252900240019358	3505530
3505517	EDA	efficient circuitry for computing τ-adic non-adjacent form	2006	-8.071679346235056	14.223615314119414	3505544
3505916	Arch	a new non-restoring square root algorithm and its vlsi implementation	1996	-8.864559647907415	13.344700281406634	3505943
3506135	AI	algorithm design and theoretical analysis of a novel cmm modular exponentiation algorithm for large integers	2015	-8.28234521163296	14.2330138568561	3506162
3506344	EDA	low power fir filter realization using minimal difference coefficients: part i - complexity analysis	2006	-8.884261936331207	13.635033671523392	3506371
3509193	EDA	t-count optimized quantum circuits for bilinear interpolation	2018	-8.416982808756451	13.404107903550525	3509220
3509566	EDA	performance analysis of alternative adder cell structures using clocked and non-clocked logic styles at 45nm technology	2014	-7.244919937257767	13.494583266992814	3509593
3510157	Arch	implementation of high speed radix-10 parallel multiplier using verilog	2015	-8.436286771708955	13.810766679483367	3510184
3510402	EDA	vhdl-based design and design methodology for reusable high performance direct digital frequency synthesizers	2001	-8.297593796703843	13.586106637153266	3510429
3511115	Embedded	an algorithm for inversion in gf(2^m) suitable for implementation using a polynomial multiply instruction on gf(2)	2007	-9.105844934122446	13.27429909817802	3511142
3511471	EDA	area efficient sequential decimal fixed-point multiplier	2014	-8.621116631129803	13.532940486548952	3511498
3512256	Arch	a low power dsp engine for wireless communications	1998	-9.128737852137695	14.625570241751426	3512283
3515070	HPC	probabilistic fault diagnosis in communications architectures	1994	-8.070269163877274	15.072875733510072	3515097
3515398	EDA	compile-time and instruction-set methods for improving floating- to fixed-point conversion accuracy	2008	-8.340333196013791	13.67979766745724	3515425
3515997	Arch	an 80×80 general-purpose digital vision chip in 0.18μm cmos technology	2010	-7.8704514479772305	13.464661541078133	3516024
3516043	EDA	a hardware-efficient variable-length fft processor for low-power applications	2013	-7.9473251173797905	14.014084765221915	3516070
3516812	EDA	a novel merged multiplier-accumulator embedded in dsp coprocessor	2006	-8.26534895005747	13.842562322327234	3516839
3517069	Arch	an implementation of karatsuba-based montgomery modular multiplication with only half-size additions	2018	-8.914767505039952	13.410702529540535	3517096
3517471	EDA	highly parallel and energy-efficient exhaustive minimum distance search engine using hybrid digital/analog circuit techniques	2001	-7.754875358425821	13.55944892607782	3517498
3517611	EDA	bitwidth optimization for low power digital fir filter design	2005	-8.661933426668645	13.845100289275305	3517638
3518137	EDA	a design methodology for high-performance and low-leakage fixed-point transpose fir filters	2009	-8.343657107297544	13.749290295448	3518164
3518409	EDA	a novel cntfet-based ternary full adder	2014	-7.256632000085152	13.287686177114963	3518436
3520972	HPC	modified booth multipliers with a regular partial product array	2009	-8.766275491584391	13.606645213691351	3520999
3521634	ML	arithmetic transformations for increased maximal sample rate of bit-parallel bireciprocal lattice wave digital filters	2001	-9.119242938764025	13.332044225103527	3521661
3522140	EDA	a novel bus encoding technique for low power vlsi.	2004	-7.386432381998882	13.561518197605851	3522167
3522233	EDA	circuit design from minimized haar wavelet series	2002	-9.13750836729923	13.369677887514985	3522260
3523529	Theory	reconfigurable current-mode multiple-valued residue arithmetic circuits	1998	-8.749869083667582	13.346062224090678	3523556
3523615	Arch	multiple-valued vlsi architecture for intra-chip packet data transfer	2005	-7.53868325314769	13.789808389971954	3523642
3524669	EDA	universal number posit arithmetic generator on fpga	2018	-8.4836816981349	13.565530898594556	3524696
3524692	EDA	multiple constant multiplication implementations in near-threshold computing systems	2015	-8.2186419212122	13.766547870545098	3524719
3525098	Arch	notice of violation of ieee publication principlesefficient fpga-mapping of 1024 point fft pipeline sdf processor	2014	-8.430221317605513	13.865235680614026	3525125
3525182	EDA	optimized fpga-implementation of quadrature dds	2002	-8.84556063090336	13.758443250477706	3525209
3525317	EDA	radix-4 energy efficient carry-free truncated multiplier	2016	-8.3402027994654	13.615333398083015	3525344
3525500	EDA	fpga implementation of a face detector using neural networks	2006	-8.574371123045173	13.804028700263808	3525527
3525988	AI	efficient modulo 2n+1 multiply and multiply-add units based on modified booth encoding	2014	-8.620992686126824	13.528450400204878	3526015
3526228	HPC	dhiraj k. pradhan: a multiprocessor network suitable for single-chip vlsi implementation.	1984	-8.285742896674629	15.082418229847743	3526255
3526453	EDA	optimizing residue arithmetic on fpgas	2008	-8.482124606450979	13.757829590771804	3526480
3526856	Arch	configurable architectures for multi-mode floating point adders	2015	-8.277770501968117	13.98942529483249	3526883
3527274	Visualization	a parallel ieee p754 decimal floating-point multiplier	2007	-8.465118271551402	13.637790616772456	3527301
3528920	EDA	architecture-specific packing for virtex-5 fpgas	2008	-7.718167510993009	13.228324773791346	3528947
3528993	EDA	composite field gf(((22)2)2) advanced encryption standard (aes) s-box with algebraic normal form representation in the subfield inversion	2011	-8.538921876566164	13.736607346057381	3529020
3529094	Vision	design of fixed-width multipliers with linear compensation function	2011	-8.989224843740239	13.432534967511947	3529121
3529243	AI	an extreme value injection approach with reduced learning time to make mlns multiple-weight-fault tolerant	2002	-8.060637434256341	14.894027295248033	3529270
3530697	EDA	efficient implementation of floating-point reciprocator on fpga	2009	-8.513743955736915	13.70583845467601	3530724
3531127	EDA	optimizing logarithmic arithmetic on fpgas	2007	-8.49466948903029	13.439604002392128	3531154
3531583	Arch	a 20 bit logarithmic number system processor	1988	-8.508030054456588	13.599730809672304	3531610
3531922	EDA	a power-driven multiplication instruction-set design method for asips	2006	-8.43312518275475	13.808740634671151	3531949
3532230	EDA	on hamming product codes with type-ii hybrid arq for on-chip interconnects	2009	-8.431769897471357	14.538504314362545	3532257
3533803	Theory	local dependency dynamic programming in the presence of memory faults	2011	-8.61492104099268	14.646320875814064	3533830
3534655	Arch	a novel truncated squarer with linear compensation function	2010	-8.991792717463278	13.678336621992528	3534682
3534990	EDA	promising technique of parameterization for reconfigurable radio, the common operators technique: fundamentals and examples	2011	-8.833605294255918	13.585106985745881	3535017
3535711	EDA	dpa: a data pattern aware error prevention technique for nand flash lifetime extension	2014	-7.846693339571285	14.616571222025552	3535738
3536062	Arch	memory-efficient discrete wavelet transform architecture based on wordlength optimization	2015	-8.488250060182821	13.845052504413102	3536089
3536200	Arch	a signed integer programmable power-of-two scaler for {2n-1, 2n, 2n+1} rns	2013	-8.633110267084579	13.765348542446231	3536227
3537966	EDA	the multiple wordlength paradigm	2001	-8.63592475979299	13.525509058658464	3537993
3538030	Embedded	a dual precision ieee floating-point multiplier	2000	-8.646663899120874	13.468187046969915	3538057
3538113	EDA	approximate implementation of fir filters on fpga	2018	-9.035382428133278	13.650520339424729	3538140
3538421	HPC	algorithms for comparison in residue number systems	2016	-9.157256726571415	13.387792268024135	3538448
3539162	Logic	a library of parameterized floating-point modules and their use	2002	-8.560477645580004	13.42285702521401	3539189
3539766	Arch	mil-std-1553+: integrated remote terminal and bus controller at 100-mb/s data rate	2015	-7.6642110403416	14.593614846279173	3539793
3541187	Vision	a genetic algorithm for the optimisation of a reconfigurable pipelined fft processor	2004	-8.813215527826465	13.672884334234036	3541214
3541496	HCI	multiplier-less fir digital filters using programmable sum-of-power-of-two (sopot) coefficients	2002	-8.878294331505309	13.679763643634537	3541523
3542832	EDA	floating-point exponential functions for dsp-enabled fpgas	2010	-8.414437523160723	13.741457778659035	3542859
3543543	EDA	discrete cosine transform generator for vlsi synthesis	1998	-8.753861261693416	13.768580623567267	3543570
3543978	EDA	nonrestoring radix-2k square rooting algorithm	1996	-9.060560532056062	13.219251060297644	3544005
3544029	EDA	optimizing interconnection complexity for realizing fixed permutation in data and signal processing algorithms	2016	-8.944176522758372	14.12040839342576	3544056
3546273	EDA	low-power and high-speed design of a versatile bit-serial multiplier in finite fields gf(2m)	2013	-8.465356714344148	13.731528423633089	3546300
3547692	Arch	a high-parallelism memory-based fft processor with high sqnr and novel addressing scheme	2016	-8.961751170236441	14.131820754209654	3547719
3548010	EDA	a combined decimal and binary floating-point multiplier	2009	-8.584784582241221	13.624119610232107	3548037
3549680	EDA	a floating-point fused fft butterfly arithmetic unit with merged multiple-constant multipliers	2011	-8.548854767586171	13.803734195676718	3549707
3549883	Arch	rijndael cipher optimization using low complexity serial multiplier based on karatsuba technology	2017	-7.549263308020381	14.753134263490507	3549910
3550268	ML	design and implementation of a floating-point quasi-systolic general purpose cordic rotator for high-rate parallel data and signal processing	1991	-8.777864086333343	13.569312187676134	3550295
3550580	EDA	high-speed and energy efficient carry select adder (csla) dominated by carry generation logic	2018	-8.010310104295492	13.584727561142756	3550607
3550626	EDA	a design methodology for networks of online modules and its application to the levinson-durbin algorithm	2004	-9.127249389175473	13.686906336018641	3550653
3550736	EDA	a partitioning method for efficient system-level diagnosis	2002	-7.984437638563883	15.113577406176006	3550763
3551245	HPC	high-speed and low power unified dual-field multiplier in gf (p) and gf (2m)	2010	-8.27598640907256	14.11565730580611	3551272
3551843	EDA	embedded error compensation for energy efficient dsp systems	2014	-8.93924739681368	14.1659690024577	3551870
3551875	EDA	a low power 2d dct chip design using direct 2d algorithm	1998	-8.5122202899628	13.914386108725125	3551902
3552418	EDA	dynamic reconfiguration approach for high speed turbo decoding using circular rings	2009	-8.728079682523273	14.268978754213045	3552445
3553511	Arch	error-resilient low-power viterbi decoder architectures	2009	-7.724465062481445	14.140897745379414	3553538
3555437	Visualization	prenormalization rounding in ieee floating-point operations using a flagged prefix adder	2005	-8.472370511666563	13.35771979251732	3555464
3555546	Arch	programmable lsb-first and msb-first modular multipliers for ecc in gf(2m)	2008	-8.217623798067919	13.966934285319152	3555573
3555580	HPC	vlsi implementation of early branch prediction circuits for high performance computing	1999	-7.432657186689442	13.39502830864575	3555607
3557052	Arch	the ibm eserver z990 floating-point unit	2004	-8.539759464969134	13.485660527089836	3557079
3557073	Graphics	high speed reverse converter for new five-moduli set {2n, 22n+1-1, 2n/2-1, 2n/2+1, 2n+1}	2010	-8.932577513140973	13.398379723005304	3557100
3557541	EDA	power optimization of parallel multipliers in systems with variable word-length	2008	-8.687400327625237	13.264169769495142	3557568
3557906	Theory	bit-parallel systolic multipliers for gf(2m) fields defined by all-one and equally spaced polynomials	2001	-8.843944884735034	13.422874202676814	3557933
3559021	Visualization	low latency and low error floating-point sine/cosine function based tcordic algorithm	2017	-8.873534554419603	13.661492852833645	3559048
3559703	Arch	arbitrary long digit integer sorter hw/sw co-design	2003	-8.137973416525233	13.827364346127766	3559730
3559994	EDA	a 2.05 gvertices/s 151 mw lighting accelerator for 3d graphics vertex and pixel shading in 32 nm cmos	2013	-8.224040300967426	13.912368784865961	3560021
3560002	Crypto	a versatile multi-input multiplier over finite fields	2012	-8.385311259500076	14.09431533394114	3560029
3560528	EDA	the feasibility study of designing a fpga multiplier-core on finite field	2002	-8.392843979725901	13.340666965130625	3560555
3560671	DB	area efficient floating-point adder and multiplier with ieee-754 compatible semantics	2014	-8.307237654622345	13.955616799779325	3560698
3561023	Arch	a fixed point exponential function accelerator for a neuromorphic many-core system	2017	-7.730878984324052	13.600728063734016	3561050
3561308	EDA	a low-power efficient direct digital frequency synthesizer based on new two-level lookup table	2006	-8.90864224650449	13.817323185732768	3561335
3562590	Crypto	a unified method for iterative computation of modular multiplication and reduction operations	1999	-9.090194749516137	13.287526411024388	3562617
3562717	EDA	an accuracy-adjustment fixed-width booth multiplier based on multilevel conditional probability	2015	-8.84307014232583	13.401721928072925	3562744
3563162	EDA	theoretical modeling of the itoh-tsujii inversion algorithm for enhanced performance on k-lut based fpgas	2011	-8.092176436566112	13.949326690973933	3563189
3563595	EDA	dual-mode double precision / two-parallel single precision floating point multiplier architecture	2015	-8.355292117672066	13.996017847506401	3563622
3564528	EDA	low-power application-specific parallel array multiplier design for dsp applications	2002	-8.445774788081607	13.808905464747006	3564555
3564633	EDA	theoretical modeling of elliptic curve scalar multiplier on lut-based fpgas for area and speed	2013	-8.497955867350862	13.879834038721333	3564660
3564770	EDA	series expansion based efficient architectures for double precision floating point division	2014	-8.699016621317	13.717795756383898	3564797
3565205	HPC	an efficient look-up table-based approach for multiplication over gf(2m) generated by trinomials	2013	-8.150682635313032	14.261827435450618	3565232
3566121	PL	reverse conversion using core function, crt and mixed radix conversion	2017	-8.64209683976161	13.495745294740301	3566148
3568001	EDA	an efficient floating-point multiplier for digital signal processors	2014	-8.522857958070313	13.836049738535907	3568028
3568106	Arch	high-throughput low-energy content-addressable memory based on self-timed overlapped search mechanism	2012	-7.240853703003618	14.006128729238727	3568133
3568304	Vision	efficient normal basis multipliers in composite fields	2000	-9.01424960528583	13.358330777170718	3568331
3569232	EDA	a novel hybrid parallel-prefix adder architecture with efficient timing-area characteristic	2008	-8.280168755704024	13.304210640892578	3569259
3569858	Crypto	design of a high-speed rsa encryption processor based on the residue table for redundant binary numbers	2002	-7.5163636545713315	14.733756184475412	3569885
3570724	EDA	architecture for quadruple precision floating point division with multi-precision support	2016	-8.629191927452688	13.659982256303222	3570751
3571275	Arch	optimum array-like structures for high-speed arithmetic	1975	-8.596997896577232	13.402812567483835	3571302
3572005	EDA	fpga implementation of high speed fir filters using add and shift method	2006	-8.613501980028882	13.765571711103652	3572032
3572416	Visualization	energy-efficient pixel-arithmetic	2014	-8.017599145660359	13.970317970840936	3572443
3573066	EDA	a low-power high-speed hybrid cmos full adder for embedded system	2007	-7.434091488229767	14.016765611642453	3573093
3573277	ML	convolutional neural network quantization using generalized gamma distribution	2018	-8.761761067519895	13.611767506854825	3573304
3573848	Arch	hardware implementation of montgomery's modular multiplication algorithm	1993	-8.652814929376218	13.353080493248811	3573875
3573884	EDA	design of low adder cost fir digital filters using graph representation	2011	-8.832857112594649	13.504269883273789	3573911
3574849	EDA	modified carry look ahead bcd adder with cmos and reversible logic implementation	2006	-7.632974353286069	13.221511721580764	3574876
3574904	Arch	a superconducting ternary systolic array processor	1992	-8.187981646179372	13.569106420851163	3574931
3575010	EDA	fpga implementation of pipeline digit-slicing multiplier-less radix 2 power of 2 dif sdf butterfly for fourier transform structure	2012	-8.945025263635932	14.181071421259313	3575037
3576218	EDA	reducing the cost of implementing error correction codes in content addressable memories	2013	-9.003765006281105	14.354413536533745	3576245
3577083	Arch	energy-efficient software implementation of long integer modular arithmetic	2005	-7.253227642757236	14.942950434841	3577110
3578220	EDA	a novel low-power shared division and square-root architecture using the gst algorithm	2001	-8.367983334215625	13.505613488665169	3578247
3578221	EDA	modeling and energy optimization of ldpc decoder circuits with timing violations	2018	-7.988103285991444	14.242223081394606	3578248
3579062	EDA	error-aware power management for memory dominated ofdm systems	2013	-8.774550770592487	14.757678120206759	3579089
3579933	Arch	the modified cordic algorithm	1985	-8.893863477824802	13.540282715442196	3579960
3580841	EDA	a fused floating-point four-term dot product unit	2016	-8.567587560198342	13.655939523471705	3580868
3581666	Arch	optimized hardware algorithm for integer cube root calculation and its efficient architecture	2015	-8.347490249929434	14.060858439206154	3581693
3581855	HPC	a 20 gbps scalable load-balanced tdm switch with codec for high speed networking applications	2005	-8.743143620589503	14.858169256356714	3581882
3581909	EDA	hardware-efficient parallel fir digital filter structures for symmetric convolutions	2011	-8.98430121854491	13.622002535232038	3581936
3582145	EDA	an efficient reconfigurable ii-onb modular multiplier	2013	-7.344728718759009	14.892751051982644	3582172
3583770	Theory	on comparison and analysis of algorithms for multiplication in gf(2^m)	1995	-8.322305032714311	14.170311651449918	3583797
3585110	EDA	low complexity bit-parallel multipliers based on a class of irreducible pentanomials	2006	-9.141765293297107	13.348529220656244	3585137
3585896	HPC	an asynchronous pipeline comparisons with application to dct matrix-vector multiplication	2003	-8.265509671325372	13.743864896159891	3585923
3586194	HPC	vlsi performance evaluation and analysis of systolic and semisystolic finite field multipliers	2005	-8.216904026288153	13.957022946891179	3586221
3586457	EDA	conditional differential coefficients method for the realization of powers-of-two fir filter	2018	-9.155246068294204	13.35643064382448	3586484
3588557	Embedded	on hardware implementation of the split-radix fft	1988	-9.064240254990864	13.320342497228664	3588584
3590105	Visualization	precision-aware self-quantizing hardware architectures for the discrete wavelet transform	2012	-8.45166431607987	13.901713498886735	3590132
3590520	EDA	soc implementation of wave-pipelined circuits	2007	-7.976165130663426	13.954301282611775	3590547
3591104	Robotics	a high-performance vlsi architecture for reconfigurable fir using distributed arithmetic	2016	-8.865451179896427	13.905384141160198	3591131
3592576	HCI	a design and implementation of programmable multiplierless fir filters with powers-of-two coefficients	1993	-9.11059912416848	13.318938315616467	3592603
3593219	HPC	an efficient and high-speed vlsi implementation of optimal normal basis multiplication over gf(2m)	2016	-8.387669731894835	13.640030399899759	3593246
3593346	EDA	implementation and performance analysis of variable latency adders	2013	-8.42273114654704	13.638192953563586	3593373
3594499	HPC	parallel and high-speed computations of elliptic curve cryptography using hybrid-double multipliers	2015	-8.961854549650687	13.489435590041698	3594526
3595021	EDA	time borrowing in high-speed functional units using skew-tolerant domino circuits	2000	-7.477787288071643	13.461081842808184	3595048
3595958	EDA	bbr-based iteration-free cordic algorithm	2017	-8.96900576254323	13.852367481196735	3595985
3596039	Crypto	on-line error detection schemes for a systolic finite-field inverter	1998	-8.31787863269096	13.658453103900015	3596066
3596707	EDA	area-power-time efficient pipeline-interleaved architectures for wave digital filters	1999	-8.910753778995655	13.736123821854113	3596734
3597557	AI	high performance reconfigurable architecture for double precision floating point division	2012	-8.234665748783598	14.010902180148802	3597584
3597982	Arch	vlsi architecture for low latency radix-4 cordic	2011	-8.522506530620499	13.716168968040572	3598009
3598031	Arch	a bit-interleaved systolic architecture for a high-speed rsa system	2001	-8.905026270054163	13.559073852146067	3598058
3598408	Arch	a new test compression scheme	1999	-8.969233301788297	13.273394621662705	3598435
3598530	Arch	reducing switching activity of subtraction via variable truncation of the most-significant bits	2003	-8.359530118542112	13.493523144767295	3598557
3598725	EDA	efficient advanced encryption standard implementation using lookup and normal basis	2009	-8.419065802061334	13.915730378592675	3598752
3599480	Embedded	designing a 5th order median filter with systolic array implementation	2008	-8.900581845665931	13.596169630185294	3599507
3600415	EDA	design and fpga implementation of a universal chaotic signal generator based on the verilog hdl fixed-point algorithm and state machine control	2017	-8.446347270839055	13.762487824354	3600442
3600467	Arch	circuit implementation of floating point range reduction for trigonometric functions	2007	-9.025023947445497	13.370994609781372	3600494
3600942	Arch	vlsi implementation of discrete wavelet transform	1996	-8.837478312213918	13.800506518665273	3600969
3602244	Theory	a class of unidirectional bit serial systolic architectures for multiplicative inversion and division over gf(2/sup m/)	2005	-9.0337324594033	13.384733056477605	3602271
3603309	EDA	energy efficient design of cnfet-based multi-digit ternary adders	2018	-7.502768854452291	13.626465499174914	3603336
3604703	EDA	a 1.25 ghz 32-bit tree-structured carry lookahead adder	2001	-7.4846762899448	13.756867292350247	3604730
3605330	Embedded	one-sided switching networks composed of digital switching matrices	1987	-7.644958722160274	14.808980309292645	3605357
3605625	EDA	design flow for the generation of optimized fir filters	2009	-8.536802311261129	13.699501397017768	3605652
3605796	ML	1-ghz hal sparc64 dual floating point unit with ras features	2001	-8.183225401890423	13.838266398172571	3605823
3606360	HPC	a low power asip for precision configurable fft processing	2012	-8.605605591871571	14.045040821437425	3606387
3606539	Vision	reconfigurable rns fir filter using higher radix multiplier	2012	-8.756638513933682	13.790097198591251	3606566
3606561	Visualization	hardware implementation of polyphase-decomposition-based wavelet filters for power system harmonics estimation	2016	-8.81293237215463	13.643123564623286	3606588
3606732	EDA	a review, classification, and comparative evaluation of approximate arithmetic circuits	2017	-7.967844905043826	13.561983788458415	3606759
3606986	EDA	design and implementation of low-power iir digital filter systems	1999	-9.101816331729758	13.889537732438024	3607013
3607217	EDA	adaptive recoding cordic	2012	-8.864611261045843	13.832023376063606	3607244
3607602	EDA	on the use of an algebraic signature analyzer for mixed-signal systems testing	2014	-7.977589477722378	13.65244585389284	3607629
3608445	Arch	adaptive timing for analysis of skew tolerance	2006	-7.374938575257128	13.983214892412065	3608472
3608900	EDA	a new low-power, low-area, parallel prefix sklansky adder with reduced inter-stage connections complexity	2011	-7.725089570309191	13.521710786101902	3608927
3609758	EDA	an efficient vlsi architecture of a reconfigurable pulse-shaping fir interpolation	2015	-9.046338624568193	13.88232140300098	3609785
3610120	EDA	hardware implementation of aes using area-optimal polynomials for composite-field representation gf(2^4)^2 of gf(2^8)	2016	-8.33124239556442	13.757475079118723	3610147
3610501	EDA	low error truncated multipliers for dsp applications	2008	-9.123950216069806	13.592520450442898	3610528
3611126	EDA	crt-based high-speed parallel architecture for long bch encoding	2009	-9.06315842352678	13.834787303547524	3611153
3611960	Arch	fast adders in modern fpgas	2004	-8.479923490317228	13.288995390782292	3611987
3612009	EDA	on the design of modulo 2n±1 residue generators	2013	-8.786983251045973	13.31705704273711	3612036
3612141	EDA	automation schemes for fpga implementation of wave-pipelined circuits	2009	-7.96462331605546	13.943945127787604	3612168
3613903	Arch	a low-power parallel architecture for finite galois field gf(2m) arithmetic operations for elliptic curve cryptography	2012	-7.309903809968361	14.973448532380488	3613930
3615930	Arch	a comparative evaluation of approximate multipliers	2016	-8.04449265146928	13.528744290621233	3615957
3616429	Theory	weighted diagnosis with asymmetric invalidation	1996	-8.326688479670107	15.060326725180321	3616456
3616706	EDA	design of a radix-2m hybrid array multiplier using carry save adder	2005	-8.385296446657447	13.712141643369643	3616733
3617006	EDA	optimized vhdl-based karatsuba polynomial multiplier generator for gf(2n)	2015	-7.339474037185894	14.92196218883652	3617033
3617652	Arch	an area-efficient systolic architecture for real-time vlsi finite impulse response filters	1993	-9.019814341348642	13.779422771184489	3617679
3618170	Arch	fully redundant decimal arithmetic	2009	-8.833854734554729	13.318729854032394	3618197
3618907	EDA	a 3.3 v 1 ghz high speed pipelined booth multiplier	2002	-7.7525082333875215	13.973468482794292	3618934
3618940	EDA	multiple-valued logic voltage-mode storage circuits based on true-single-phase clocked logic	1998	-7.40656249288795	13.347378949540767	3618967
3619262	Vision	generation of digit reversed address sequences for fast fourier transforms	1991	-8.788487884943892	13.298162299916177	3619289
3619584	EDA	full custom low-power/high performance ddp-based cobra-h64 cipher	2010	-7.487691856573044	13.825062839543994	3619611
3620329	EDA	a compact s-box design for sms4 block cipher	2011	-8.490522295988013	13.852912748444671	3620356
3620938	HPC	an ethernet over sonet/sdh mapping chip and its path protection switching implementation	2010	-8.71828285949569	15.105670730280206	3620965
3621342	EDA	self-timed mos current mode logic for digital applications	2002	-7.285859049123647	13.756062576151793	3621369
3622043	Graphics	conventional and on-line arithmetic designs for high-speed recursive digital filters	1994	-8.842019062251445	13.601238971434311	3622070
3623396	HPC	a hardware-oriented algorithm for complex-valued constant matrix-vector multiplication	2014	-9.072099373632485	13.407674746455564	3623423
3625088	Vision	a flexible adaptive fir filter vlsi ic	1988	-9.12930296811926	13.98280345050354	3625115
3625371	Arch	low-power, low-area multi-level 2-d discrete wavelet transform architecture	2018	-8.723001509958667	13.780565734947373	3625398
3625424	HPC	on the comparison of different number systems in the implementation of complex fir filters	2008	-8.856538171528436	13.556116309312387	3625451
3626003	EDA	gray encoded arithmetic operators applied to fft and fir dedicated datapaths	2003	-8.725301011309174	13.678688655206535	3626030
3626807	EDA	floating-point unit in standard cell design with 116 bit wide dataflow	1999	-7.791762842758117	13.775823931030441	3626834
3627920	Arch	low power energy efficient pipelined multiply-accumulate architecture	2012	-8.061399048821732	13.88363391415658	3627947
3628102	Arch	redesigned-scale-free cordic algorithm based fpga implementation of window functions to minimize area and latency	2012	-8.900560381648233	13.470920436763711	3628129
3628307	HPC	design space exploration for hardware-efficient stochastic computing: a case study on discrete cosine transformation	2016	-7.936833178469148	13.798061546035534	3628334
3630112	EDA	an improved quad itoh-tsujii algorithm for fpgas	2013	-8.934643125983056	13.310909577683967	3630139
3630258	Arch	design and performance evaluation of approximate floating-point multipliers	2016	-8.422392311085218	13.531968404987454	3630285
3630512	EDA	a multiplexer-based concept for reconfigurable multiplier arrays	2004	-8.258872198595379	13.490971392078777	3630539
3630612	EDA	a novel fir filter based on stochastic logic	2013	-8.489018075235972	13.512758202462999	3630639
3631522	Arch	a comparison of asymptotically scalable superscalar processors	2001	-7.910900871846281	14.795792688417349	3631549
3631665	EDA	a low-power lfsr architecture	2001	-7.581256086906271	13.881156851233706	3631692
3632255	EDA	parallel automated wire-routing with a number of competing processors	1990	-7.716578970822173	15.024306878344202	3632282
3632343	EDA	design methodology of a 32-bit arithmetic logic unit with an adaptive leaf-cell based layout technique	2002	-7.975780906419607	13.67988666084532	3632370
3632791	EDA	a novel ternary multiplier based on ternary cmos compact model	2017	-7.2832942815264	13.471168765509793	3632818
3633363	HPC	complexity reduction of constant matrix computations over the binary field	2007	-9.091184224756178	13.665696575325489	3633390
3633883	Theory	high-speed multiplication and multiple summand addition	1978	-8.811579628015501	13.306384468995038	3633910
3634187	Logic	a new construction adder based on chinese abacus algorithm	2012	-7.681358547736816	13.675345717335965	3634214
3635626	Robotics	an efficient residue to analog converter	2004	-8.85323545913386	13.342785085241244	3635653
3635717	Arch	an fpga systolic array using pseudo-random bit generators for computing goldbach partitions	2000	-8.703800544386997	13.528422816319589	3635744
3636396	EDA	efficient structural adder pipelining in transposed form fir filters	2015	-8.320661941129467	13.523326767316766	3636423
3636654	EDA	two-stage logarithmic converter with reduced memory requirements	2014	-8.256482874548142	14.027886126794145	3636681
3637196	Arch	logarithmic number system addition-subtraction using fractional normalization	2017	-8.643416583798757	13.679393914219034	3637223
3637557	EDA	high accuracy binary logarithmic conversion using range mapping for dsp applications	2010	-8.852413224873187	13.303796784838154	3637584
3637758	EDA	design of high-speed multiplierless linear-phase fir filters	2015	-8.614436588030124	13.548565448860801	3637785
3638351	EDA	a resource-efficient design for a reversible floating point adder in quantum computing	2014	-7.929570425631383	13.267451432359385	3638378
3638773	Theory	fault diagnosis in a flash	1994	-8.00720483146404	15.105065991583688	3638800
3639095	EDA	a clocked differential switch logic using floating-gate mos transistors	2013	-7.5378020984951455	13.260321150333072	3639122
3639744	EDA	dynamic bitwidth assignment for efficient dot products	2017	-8.400580199290193	13.661770706279617	3639771
3640897	Arch	an artificial immune system for efficient comparison-based diagnosis of multiprocessor systems	2005	-7.970155067490277	15.011953840164844	3640924
3641959	EDA	method to design general rns reverse converters for extended moduli sets	2013	-8.774709705893919	13.369584186896374	3641986
3642220	Arch	power comparison of cmos and adiabatic full adder circuit	2011	-7.709737596356954	13.517574265594044	3642247
3642814	EDA	design approaches for resource and performance optimization of reversible bcd addition and unified bcd addition/subtraction circuits	2018	-7.243910273125813	13.352408837577947	3642841
3642968	EDA	a methodology and design environment for dsp asic fixed-point refinement	1999	-8.805456791520463	13.583316049215775	3642995
3645681	EDA	improved architectures for a fused floating-point add-subtract unit	2012	-8.609281899019996	13.805401706378898	3645708
3645714	EDA	rsd based karatsuba multiplier for ecc processors	2013	-8.630103063378801	13.720942203165214	3645741
3646682	EDA	parallel architectures and adaptation algorithms for programmable fir digital filters with fully pipelined data and control flows	2003	-8.348339347488901	13.608164571713353	3646709
3647052	EDA	a high performance vlsi fft architecture	2006	-8.807764771812844	13.800311070347965	3647079
3647928	Mobile	a high resolution serializer and deserializer architecture for mobile image sensor module	2010	-7.790677487339175	14.6042095616299	3647955
3648395	EDA	new quantization error assessment methodology for fixed-point pipeline fft processor design	2014	-8.584660445277134	13.80217448254322	3648422
3648792	EDA	datawidth-aware energy-efficient multipliers: a case for going sign magnitude	2018	-8.116934102156117	14.042283460853955	3648819
3649307	PL	a systematic approach for parallel crc computations	2001	-9.113512184083193	13.9009707902058	3649334
3649328	Arch	low cost ecc schemes for improving the reliability of dram+prammain memory systems	2014	-8.874597459868836	14.50726225493682	3649355
3649502	Robotics	complex logarithmic number system arithmetic using high-radix redundant cordic algorithms	1999	-8.862087394468313	13.400945939795056	3649529
3650596	Theory	subword sorting with versatile permutation instructions	2002	-8.288022459458753	13.836017108913731	3650623
3651125	EDA	energy-efficient hybrid adder design by using inexact lower bits adder	2016	-8.450280460272063	13.616046438009587	3651152
3651263	Arch	a reconfigurable mac architecture implemented with mixed-vt standard cell library	2008	-8.340505193170102	13.749588007353426	3651290
3651291	Arch	an simd multiprocessor ring architecture for the lms adaptive algorithm	1986	-9.01755304009094	13.204701620611	3651318
3651815	Arch	a probabilistic error model and framework for approximate booth multipliers	2018	-8.551578568121442	13.521005135325014	3651842
3651897	HPC	accelerating reduction for enabling fast multiplication over large binary fields	2011	-8.193038914615839	14.053785939507526	3651924
3652014	EDA	novel low power reversible binary incrementer design using quantum-dot cellular automata	2016	-7.251076460662608	13.349575601184164	3652041
3652149	Logic	an energy- and area-efficient approximate ternary adder based on cntfet switching logic	2018	-7.967267826503713	13.614844503778608	3652176
3652725	EDA	fully reused vlsi architecture of fm0/manchester encoding using sols technique for dsrc applications	2015	-8.130092507096062	14.078320689710116	3652752
3654207	Arch	high speed modular systolic array-based dtcwt with parallel processing architecture for 2d image transformation on fpga	2017	-8.946057327552973	13.702599492122285	3654234
3654830	EDA	customizing floating-point units for fpgas: area-performance-standard trade-offs	2011	-8.1809336235028	13.59550152083651	3654857
3655269	Arch	high-speed modular multiplication design for public-key cryptosystems	2008	-8.22034324543367	14.193448475271095	3655296
3656088	EDA	sigma: a vlsi chip for galois field gf(2m) based multiplication and division	1993	-8.329240624495895	13.818200849634913	3656115
3656282	EDA	design of fault-secure transposed fir filters protected using residue codes	2014	-8.208107161788313	13.39408751755026	3656309
3656385	EDA	single error correctable bit parallel multipliers over gf(2m)	2009	-8.308620060726845	13.768909481039556	3656412
3656577	EDA	a novel technology mapping method for and/xor expressions	2003	-7.8875360957194225	13.324806809639595	3656604
3656741	EDA	efficient design of coplanar ripple carry adder in qca	2018	-7.3053184155107616	13.684376497669813	3656768
3656841	EDA	low complexity architecture design of mdct-based psychoacoustic model for mpeg 2/4 aac encoder	2006	-9.071116771923226	14.052017924531427	3656868
3656881	EDA	a high performance hardware based rns-to-binary converter	2014	-8.845017821427842	13.347514322159267	3656908
3656965	Arch	a new bit-serial multiplier architecture for area-efficient fpga implementation	2004	-8.460365130957204	13.22373227610068	3656992
3657197	Arch	multi-voltage low power convolvers using the polynomial residue number system	2002	-8.640847974892251	13.563301267182824	3657224
3658097	HPC	a pipelined architecture for dlms algorithm considering both hardware complexity and output latency	1998	-8.809811455216913	13.444439182966402	3658124
3658481	Arch	array-of-arrays architecture for parallel floating point multiplication	1995	-7.87318163695386	13.81333091825327	3658508
3659664	EDA	realization of multiplier using delay efficient cyclic redundant adder	2017	-8.71794849054993	13.487855893443337	3659691
3660373	Crypto	aop arithmetic architectures over gf(2m)	2004	-8.575814134131758	13.888953370875072	3660400
3661133	EDA	hardware efficient fir filter implementation using subfilters for digital receivers	2003	-9.16138959664669	13.672405023159586	3661160
3661822	EDA	a novel approach for multiplication over gf(2m) in polynomial basis representation	2008	-8.498573143039986	13.452862163423653	3661849
3663265	EDA	low-power pulse-triggered flip-flop design based on a signal feed-through	2014	-7.331842760764098	13.775053189326039	3663292
3663558	EDA	energy-efficient vlsi realization of binary64 division with redundant number systems	2017	-8.469057777895735	13.498540877100243	3663585
3663737	Mobile	a novel realization of threshold schemes over binary field extensions	2011	-8.516137870500323	14.045954668323807	3663764
3664654	EDA	implementation of a low power 16-bit radix-4 pipelined srt divider using a modified split-path data driven dynamic logic (spd3l) structure	2013	-7.634314227091282	13.689173587833455	3664681
3664685	EDA	on building general modular adders from standard binary arithmetic components	2011	-8.372188779331902	13.28485919597609	3664712
3666916	EDA	adaptive approximation in arithmetic circuits: a low-power unsigned divider design	2018	-8.604821977456995	13.6642026539085	3666943
3667018	EDA	implementation of a fpga-based overlap-add filter	2012	-8.941146882003387	13.706034202818707	3667045
3667818	EDA	taking advantage of correlation in stochastic computing	2017	-7.9208267097893	13.368566865430765	3667845
3667893	EDA	throughput optimized sha-1 architecture using unfolding transformation	2006	-8.384603406375518	14.658722774384856	3667920
3669355	EDA	low power implementation of decimation filters in multistandard radio receiver using optimized multiplication-accumulation unit	2007	-8.495279389721476	13.987030079131044	3669382
3669826	NLP	booth encoding modulo (2n - 2p - 1) multipliers	2014	-8.65700259979881	13.272901145681038	3669853
3670051	EDA	high-speed and low-power reconfigurable architectures of 2-digit two-dimensional logarithmic number system-based recursive multipliers	2010	-8.509987568702368	13.797803144573624	3670078
3671159	EDA	cnfet based ternary magnitude comparator	2012	-7.4835460842844865	13.610503013628154	3671186
3671231	EDA	compact fpga architectures for the two-band fast discrete hartley transform	2018	-8.852969003778961	13.674493785443433	3671258
3671501	EDA	pipelined large multiplier designs on fpgas	2012	-8.153069193394611	14.031027706671756	3671528
3672244	EDA	transition sequence based walsh encoder: a novel power efficient architecture	2018	-9.08143671694888	13.294935402138696	3672271
3672370	Arch	the reconfigurable ring of processors: fine-grain tree-structured computations	1997	-8.2108916606953	15.08513528458791	3672397
3672629	EDA	an efficient vlsi design for a residue to binary converter for general balance moduli (2n-3, 2n+1, 2n-1, 2n+3)	2004	-8.673246415024254	13.532347744582488	3672656
3674099	Theory	modified sequential normal basis multipliers for type ii optimal normal bases	2005	-7.258814245219227	15.0722263605591	3674126
3675905	Embedded	efficient exponentiation using weakly dual basis	2001	-8.804933206607382	13.618823930910795	3675932
3676628	EDA	recursive filtering on a vector dsp with linear speedup	2005	-9.108098839394302	13.346895602875163	3676655
3678052	EDA	100% operational efficient bit-serial programmable fir digital filters	2005	-8.724069269249963	13.625420775064475	3678079
3678194	EDA	on optimal hyperuniversal and rearrangeable switch box designs	2003	-7.833321743547307	14.662394744215277	3678221
3678238	Arch	a quick pessimistic diagnosis algorithm for hypercube-like multiprocessor systems under the pmc model	2013	-8.12745762668707	15.112349675038345	3678265
3678426	Visualization	vlsi implementation of new arithmetic residue to binary decoders	2005	-9.138464647239042	13.82383242571834	3678453
3678677	EDA	a family of modular qrd-accelerator architectures and circuits cross-layer optimized for high area- and energy-efficiency	2016	-8.332641395991216	13.997703878289288	3678704
3678743	Theory	sorting and searching in faulty memories	2007	-8.633405655877679	14.749858071551907	3678770
3680189	EDA	a vlsi architecture for discrete wavelet transform	1996	-8.476472750494398	13.735430702228378	3680216
3680634	Comp.	log-sum multiplier	1976	-8.598233204189857	13.424057722037125	3680661
3680736	EDA	implementation of pipelined multipliers on xilinx fpgas	1997	-8.578174208313445	13.556817258306939	3680763
3682608	Arch	conflict-free parallel memory accessing techniques for fft architectures	2008	-8.792286700363075	13.63217624986258	3682635
3683120	Theory	double-least-significant-bits 2's-complement number representation scheme with bitwise complementation and symmetric range	2008	-9.017551595626989	13.236351823162787	3683147
3683866	EDA	high-speed, low-complexity fir filter using multiplier block reduction and polyphase decomposition	2000	-9.03114027733166	13.80879074677222	3683893
3684638	Robotics	optimized cordic core for frequency-domain motion estimation	2005	-9.154381980567749	13.82162730578232	3684665
3685963	Arch	design of an area-efficient high-throughput shift-based ldpc decoder	2013	-8.252453392143979	14.274557638892169	3685990
3686183	AI	a machine learning approach for self-diagnosing multiprocessors systems under the generalized comparison model	2014	-7.9689248494728675	15.040109166016407	3686210
3686879	Theory	testing and reconfiguration of vlsi linear arrays	1998	-8.661964084083554	15.069029448219357	3686906
3687274	Arch	systolic array processing of the sequential decoding algorithm	1989	-9.138000392744262	13.301641927275643	3687301
3687747	EDA	design and implementation of a data compression scheme: a partial matching approach	2006	-7.970209753516397	13.497418526481097	3687774
3688101	EDA	automatic generation of split-radix 2-4 parallel-pipeline fft processors: hardware reconfiguration and core optimizations	2006	-8.384721112502607	13.481153826535287	3688128
3688895	AI	probabilistic diagnosis algorithms tailored to system topology	1991	-8.14235715604574	14.867373393011198	3688922
3689278	EDA	a low power technology mapping method for adaptive logic module	2011	-7.333601420965996	13.63098121978468	3689305
3689516	Arch	low power qdi asynchronous fft	2016	-8.364711903567981	14.040783814977575	3689543
3689944	Arch	digit-level semi-systolic and systolic structures for the shifted polynomial basis multiplication over binary extension fields	2011	-8.642880651677961	13.729664185131593	3689971
3690811	Robotics	a perceptron neural network for asymmetric comparison-based system-level fault diagnosis	2009	-8.011371206397113	15.087016862411414	3690838
3691458	HPC	a simple high-speed multiplier design	2006	-8.555823854477191	13.593815893789015	3691485
3692801	EDA	reliable low power distributed arithmetic filters via n-modular redundancy	2012	-7.816016245118107	14.00976811319392	3692828
3692948	EDA	low-power multiplier with static decision for input manipulation	2006	-7.624786241168021	13.411360663948992	3692975
3693097	EDA	synthesis of reconfigurable multiplier blocks: part - ii algorithm	2005	-9.08176041317577	13.878809272979927	3693124
3693613	EDA	using dsp blocks for rom replacement: a novel synthesis flow	2005	-8.408360460712492	13.67512501840823	3693640
3693685	Arch	a novel balanced ternary adder using recharged semi-floating gate devices	2006	-7.344216000584804	13.663021912418325	3693712
3693882	EDA	the chinese abacus method: can we use it for digital arithmetic?	1998	-7.843332016888198	13.526958335707667	3693909
3693954	EDA	implementation of large-integer hardware multiplier in xilinx fpga	2008	-8.351658455245419	13.67448355718752	3693981
3693974	EDA	efficient method for designing modulo {2n ± k} multipliers	2014	-9.05676495366919	13.274144103880994	3694001
3694583	EDA	a vlsi design for implementation of transform domain adaptive filters	1999	-9.038329662131725	13.330432779974167	3694610
3695361	EDA	pipelined floating-point architecture for a phase and magnitude detector based on cordic	2011	-8.587230938143012	13.835516778877485	3695388
3695582	Graphics	pseudec: implementation of the computation-intensive partran functionality using a dedicated on-line cordic co-processor	1995	-9.13146358502994	13.67162158822717	3695609
3695719	EDA	design of a high-efficient msd adder	2015	-8.720627914245368	13.265874175082152	3695746
3695731	EDA	an asynchronous matrix-vector multiplier for discrete cosine transform	2000	-8.574399317765295	13.672889070443865	3695758
3697300	EDA	quantization noise power estimation for floating-point dsp circuits	2016	-8.844761559315625	13.353360342723498	3697327
3698297	EDA	minimizing energy by achieving optimal sparseness in parallel adders	2015	-8.41221086870755	13.653535564240322	3698324
3698449	HPC	the development of high performance fft ip cores through hybrid low power algorithmic methodology	2005	-8.66262576490616	14.00671703259721	3698476
3698511	EDA	hardware-efficient realization of prime-length dct based on distributed arithmetic	2013	-8.932680351867498	13.561666769375016	3698538
3698954	EDA	a single chip parallel multiplier by mos technology	1988	-7.540949457894106	13.612957823693154	3698981
3699706	EDA	efficient realization of fixed-point binary and ternary adders on fpgas	2017	-8.2373265116155	13.356271472153106	3699733
3699747	Crypto	computational and implementation complexity of polynomial evaluation schemes	2011	-8.884191671819934	13.306350737061312	3699774
3700779	HCI	implementation of digital electronic arithmetics and its application in image processing	2010	-8.545825464973488	13.465504379951758	3700806
3702477	Visualization	pipelined radix-$2^{k}$ feedforward fft architectures	2013	-8.927818788670706	13.647119195375572	3702504
3703350	EDA	asic implimentation of 1 bit full adder	2008	-7.972655833378775	13.394234826075088	3703377
3703733	EDA	the snap project: design of floating point arithmetic unit	1997	-8.404247030373702	13.547184447919188	3703760
3704648	EDA	optimization of area in digit-serial multiple constant multiplications at gate-level	2011	-8.539327196287406	13.265453835522143	3704675
3706045	Robotics	single-chip adaptive fir filter for acoustic echo canceller board	1992	-8.768559672787143	14.176329011078405	3706072
3706290	EDA	a novel low-power mixed-mode implementation of weight update in particle phd filters	2013	-7.835159917854332	13.698026192186427	3706317
3706408	EDA	stochastically computing discrete fourier transform with reconfigurable digital fabric	2014	-9.000450776938926	13.606474488714662	3706435
3706801	EDA	area- and power-efficient iterative single/double-precision merged floating-point multiplier on fpga	2017	-8.311391331380078	13.960699481322887	3706828
3707073	Theory	a novel scheme for designing error correcting codes using cellular automata	1992	-8.999958774170793	13.33967345826658	3707100
3707537	EDA	a coprocessor for clock-mapping-based nearest euclidean distance search with feature vector dimension adaptability	2014	-8.530822215577615	13.383869094087927	3707564
3708356	Embedded	simultaneous floating-point sine and cosine for vliw integer processors	2012	-8.965522947448507	13.479815952705026	3708383
3708421	EDA	low-energy signal processing using circuit-level timing-error acceptance	2012	-7.602452817760769	14.096214816857696	3708448
3709081	EDA	highly efficient gf(28) inversion circuit based on redundant gf arithmetic and its application to aes design	2015	-8.523028014271786	13.774757706168375	3709108
3709892	Embedded	a realization method of forward converters from multiple-precision binary numbers to residue numbers with arbitrary mutable modulus	2011	-8.783398690678617	13.392939959760378	3709919
3710446	EDA	extended block designs for ideal system area networks	2013	-8.08641703022658	14.936888780155606	3710473
3710628	HPC	architecture of a massively parallel processor	1980	-8.391614560134071	13.915617198829525	3710655
3710969	EDA	a goldschmidt division method with faster than quadratic convergence	2011	-8.841418541720438	13.324475012322127	3710996
3711074	Networks	a 100-gb/s-physical-layer architecture for higher-speed ethernet for vsr and backplane applications	2007	-9.018693148915467	15.055358932722127	3711101
3711408	EDA	area-delay-power-aware adder placement method for rns reverse converter design	2016	-7.85224153898476	13.29474882868176	3711435
3711990	Logic	fast residue-to-binary conversion using base extension and the chinese remainder theorem	2007	-8.994068199912789	13.32964382633372	3712017
3712175	EDA	new design for low complexity and low power partial programmable shifters	2015	-7.773713708385472	13.778591805665505	3712202
3714942	Arch	design of high-speed bit-serial divider in gf(2m)	2010	-8.77473137976013	13.579694051919985	3714969
3715250	EDA	on accumulator-based bit-serial test response compaction schemes	2001	-7.856355345686993	13.23826835266908	3715277
3715335	Vision	a new approach to fixed-coefficient inner product computation over finite rings	1996	-9.104305008988565	13.347719944970574	3715362
3716075	AI	a new iterative structure for hardware division: the parallel paths algorithm	2003	-8.704485203345307	13.234471667624614	3716102
3716119	EDA	low delay-power product cmos design using one-hot residue coding	1995	-9.067401157040047	13.650548256576482	3716146
3716302	EDA	optimized fixed-point fpga implementation of svpwm for a two-level inverter (abstract only)	2015	-8.878097403163524	13.420941972061833	3716329
3717140	Robotics	a real-time vlsi architecture for direct kinematics	1987	-8.543212075331956	13.471301341580494	3717167
3718516	EDA	vlsi implementation and complexity comparison of residue generators modulo 3	1998	-8.683458233931313	13.487660796835144	3718543
3718927	Arch	the ultrascalar processor-an asymptotically scalable superscalar microarchitecture	1999	-7.949697591604638	14.77617178757058	3718954
3720515	HCI	partial product generation utilizing the sum of operands for reduced area parallel multipliers	2011	-8.972761240641061	13.301226496257248	3720542
3720950	EDA	power optimization for universal hash function data path using divide-and-concatenate technique	2005	-7.346698803843562	14.757620985377581	3720977
3721689	EDA	a fixed-point squaring algorithm using an implicit arbitrary radix number system	2016	-8.460879892144044	13.547248704052251	3721716
3722031	EDA	a floating point divider using redundant binary circuits and an asynchronous clock scheme	1997	-7.672580354631362	13.358058662929864	3722058
3722454	EDA	base extent optimization for rns montgomery algorithm	2017	-9.134773883431707	13.362798783979423	3722481
3722746	EDA	a parameterizable handelc divider generator for fpgas with embedded hardware multipliers	2004	-8.559393384995222	13.663377055111114	3722773
3723732	EDA	parallel acceleration scheme for monte carlo based ssta using generalized sta processing element	2013	-7.900526944619743	13.73946021714643	3723759
3725037	EDA	algebraic methods for optimizing constant multiplications in linear systems	2007	-8.869038521238181	13.28698552486124	3725064
3727217	Arch	dflap: a dynamic frequency linear array processor	1996	-8.079383385454843	13.736050100452358	3727244
3727473	Arch	simplified degree computationless modified euclid's algorithm and its architecture	2007	-9.072340119178492	13.755427768337345	3727500
3727495	Logic	a fast fpga-based bcd adder	2018	-8.314325208755626	13.589023979323025	3727522
3728113	EDA	a generator of memory-based, runtime-reconfigurable 2n3m5k fft engines	2016	-8.891000527598491	13.928138592639431	3728140
3728291	EDA	low voltage, low power (5: 2) compressor cell for fast arithmetic circuits	2003	-7.431416424607605	13.665997851908774	3728318
3728475	EDA	automatic generation of programmable parallel crc & scrambler designs	2006	-8.794974428288665	14.012595906115296	3728502
3728524	EDA	exploring the combination of number of bits and number of iterations for a power-efficient fixed-point cordic implementation	2017	-8.613709441188655	13.670005301824462	3728551
3728713	PL	a fully redundant decimal adder and its application in parallel decimal multipliers	2009	-8.561033114371924	13.614505617699521	3728740
3729664	Arch	implementation of a high speed multiplier using carry lookahead adders	2013	-8.46655815379324	13.460839941308286	3729691
3730141	Arch	an iterative logarithmic multiplier with improved precision	2016	-8.458519366816072	13.637256920191762	3730168
3730734	Arch	high-speed signal processing using systolic arrays over finite rings	1988	-8.910951169218055	13.410675174976769	3730761
3731251	EDA	low-power carry select adder using fast all-one finding logic	2008	-8.113719733083762	13.568247002952607	3731278
3731465	EDA	a fully pipelined implementation of monte carlo based ssta on fpgas	2011	-7.78137105111557	13.610533906169426	3731492
3732200	Embedded	low-energy csmt carry generators and binary adders	1999	-8.136050977783734	13.544818321133508	3732227
3734050	EDA	design methodology for subdigit pipelined digit-serial iir filters	1998	-8.681164560827755	13.747961763277571	3734077
3734129	EDA	low error bit width reduction for structural adders of fir filters	2011	-9.02795404538784	13.626555707494823	3734156
3734717	EDA	performance evaluation and synthesis of multiplier used in fft operation using conventional and vedic algorithms	2010	-8.598504292613676	13.885795832540936	3734744
3735260	Arch	low-power division: comparison among implementations of radix 4, 8 and 16	1999	-7.853429046289666	13.76891379428489	3735287
3737609	EDA	low latency systolic montgomery multiplier for finite field $gf(2^{m})$  based on pentanomials	2013	-8.554791504970687	13.969976031653886	3737636
3738306	Crypto	a novel power-efficient multi-operand digit-multiplier using reconfiguration and clock gating	2015	-8.532817252903017	13.647905765312805	3738333
3738673	EDA	architectural design of a programmable cell for the implementation of a filter bank on fpga	2004	-8.855608968646386	13.699151550121913	3738700
3738723	Arch	16-level current-mode multiple-valued dynamic memory with increased noise margin	2009	-7.332817436633661	13.289983284119645	3738750
3739605	EDA	efficient dedicated multiplication blocks for 2's complement radix-2m array multipliers	2010	-8.493963869735753	13.594341818997071	3739632
3739762	Arch	unified theory on preservation of conditionally non-blocking switches by the two-stage interconnection network	2018	-7.912007032239702	14.92840390597036	3739789
3741002	EDA	hardware and energy-efficient stochastic lu decomposition scheme for mimo receivers	2016	-8.56894189602546	13.833951188441215	3741029
3741259	Arch	fir filter realization via deferred end-around carry modular addition	2018	-8.358842159284887	13.665649683184185	3741286
3741448	Vision	a new bit-serial systolic multiplier over gf(2m)	1988	-8.994512425699122	13.289322302307275	3741475
3741965	AI	reconfigurable power-aware scalable booth multiplier	2005	-7.647272649700281	14.094340795219473	3741992
3742474	EDA	an efficient design for fir filters with variable precision	2002	-8.893164234249904	13.675156609345105	3742501
3742692	Vision	iterative linear interpolation based on fuzzy gradient model for low-cost vlsi implementation	2014	-8.968534966434072	13.53600176040724	3742719
3742959	EDA	an efficient constant multiplier architecture based on vertical-horizontal binary common sub-expression elimination algorithm for reconfigurable fir filter synthesis	2015	-8.690440743526182	13.696180418374484	3742986
3743305	EDA	high-performance special function unit for programmable 3-d graphics processors	2009	-8.821976363871324	13.651225551661101	3743332
3744324	EDA	vlsi implementation of a cryptography-oriented reconfigurable array	2008	-8.044538223053888	14.005182536019161	3744351
3744782	AI	fast modulo 2n+1 multi-operand adders and residue generators	2010	-9.032248996782707	13.26162846569625	3744809
3745234	EDA	combinatorial architectural level power optimization for a class of orthogonal transforms	1999	-8.473038483716751	13.384546857749012	3745261
3745781	EDA	hardware design of an energy-efficient high-throughput median filter	2018	-7.954712153685553	13.667180763820731	3745808
3745812	EDA	a simple dds architecture with highly efficient sine function lookup table	2004	-8.914224414168004	13.70455548156188	3745839
3745994	EDA	write and read frequency-based word-line batch vth modulation for 2-d and 3-d-tlc nand flash memories	2018	-7.783114935217188	14.492391992165274	3746021
3746481	Embedded	high-throughput protocol converter based on an independent encoding/decoding scheme for asynchronous network-on-chip	2010	-7.33743733901857	13.908502726744562	3746508
3747493	Arch	signed-digit cmos (sd-cmos) logic circuits with dynamic operation	2005	-7.561171207170359	13.579625689893193	3747520
3747549	EDA	a vlsi implementation of logarithmic and exponential functions using a novel parabolic synthesis methodology compared to the cordic algorithm	2011	-8.938510486220896	13.251346930519974	3747576
3748045	EDA	an efficient multiplier/divider design for elliptic curve cryptosystem over gf(2m)	2009	-7.997236658781465	14.432315545354	3748072
3748751	EDA	performance analysis of bit-width reduced floating-point arithmetic units in fpgas: a case study of neural network-based face detector	2009	-8.701107288690915	13.564113240476885	3748778
3750524	HPC	an optimum architecture for continuous-flow parallel bit reversal	2015	-8.674712589511568	13.4406288434494	3750551
3751548	Arch	the design of a low power asynchronous multiplier	2004	-7.765275211410091	13.380976650197447	3751575
3751624	Arch	a nearest-hamming-distance search memory with fully parallel mixed digital-analog match circuitry	2003	-8.034809639935201	13.419946039311204	3751651
3752595	EDA	scalable and bijective cells for c-testable iterative logic array architectures	2009	-8.084623527122526	13.33875618718854	3752622
3753094	EDA	fast hardware upper-bound power estimation for a novel fpga-based hw/sw partitioning scheme	2008	-7.853360931674357	13.381355632866036	3753121
3754918	HPC	embedding mesh of trees in the hypercube	1990	-8.124759468086562	15.112559783913861	3754945
3755159	EDA	an efficient implementation of a 2d dwt on fpga	2007	-8.96690568897737	13.386730555290107	3755186
3755840	Arch	binary access memory: an optimized lookup table for successive approximation applications	2011	-8.584718724103874	13.409722668375563	3755867
3756308	Arch	a high-performance elliptic curve cryptographic processor for general curves over ${\rm gf}(p)$ based on a systolic arithmetic unit	2007	-7.25232376917172	15.054347675675492	3756335
3756426	Theory	efficient realization of parity prediction functions in fpgas	2004	-7.793695225938915	13.447434239620378	3756453
3757007	EDA	design of reversible finite field arithmetic circuits with error detection	2008	-8.452081217513904	13.218948256358098	3757034
3757069	Arch	design of voltage overscaled low-power trellis decoders in presence of process variations	2009	-8.864522159024661	14.444876152761926	3757096
3757544	Vision	complexity of fault diagnosis in comparison models	1992	-8.40001755333661	14.904484451182865	3757571
3757703	Theory	low-power cooling codes with efficient encoding and decoding	2018	-7.911620788865916	13.874366067239196	3757730
3759003	HPC	one-shot reed-solomon decoding for high-performance dependable systems	2000	-9.038828412350279	14.523042218070314	3759030
3759739	EDA	a low-power parameterized hardware design for the one-dimensional discrete fourier transform of variable lengths	2002	-8.80630194775275	13.771744204485573	3759766
3760935	EDA	low power chien search for bch decoder using rt-level power management	2011	-7.91173219198918	14.133387260586224	3760962
3761010	EDA	bit-level optimization of adder-trees for multiple constant multiplications for efficient fir filter implementation	2014	-8.759147562836834	13.456764220157751	3761037
3761098	EDA	a reconfigurable multi-modulus modulo multiplier	2006	-8.583991926350457	13.736067418637088	3761125
3761574	EDA	a study of maximum frequency in fpga chips using mesh and toroid circuit topologies	2017	-7.7653398923400925	13.399523956988714	3761601
3765283	EDA	multiplier-less and table-less linear approximation for square-related functions	2010	-9.157483737107043	13.43642778024257	3765310
3766038	Arch	cascaded carry-select adder (c/sup 2/sa): a new structure for low-power csa design	2005	-7.4538242741697225	13.858751148172646	3766065
3766774	EDA	low-power pulse-triggered flip-flop design with conditional pulse-enhancement scheme	2012	-7.286817600544737	13.816224917351894	3766801
3767066	EDA	low complexity word-level sequential normal basis multipliers	2005	-8.485206465589071	13.858352578018662	3767093
3767404	Arch	efficient microcoded processor design for fixed rate dft and fft	1990	-8.848094183438075	13.80392435976455	3767431
3770336	EDA	low-complexity concurrent error detection for convolution with fast fourier transforms	2011	-9.055385273713078	13.429635385869133	3770363
3770507	AI	comparison-based system-level fault diagnosis: a neural network approach	2012	-7.984740685173727	15.1038334956905	3770534
3770581	EDA	design of an idm-based determinant computing unit for a 130nm low power cmos asic acoustic localization processor	2015	-8.667439696981637	13.941829854954848	3770608
3770735	EDA	low voltage swing gates for low power consumption	1999	-7.306188673750192	13.643263927005579	3770762
3771179	EDA	memristor-cntfet based ternary logic gates	2018	-7.308797554451648	13.378396443528144	3771206
3772124	EDA	a pipelined multiply-accumulate unit design for energy recovery dsp systems	2000	-7.249087682770988	13.78924028030032	3772151
3774083	Arch	power & throughput optimized lifting architecture for wavelet packet transform	2014	-8.744915378636662	13.752152783409972	3774110
3774168	EDA	low-power digital cdma receiver	2003	-8.256908679448626	13.792673322643573	3774195
3774540	Arch	implementation of a simple 8-bit microprocessor with reversible energy recovery logic	2005	-7.393199506152662	13.827657375049874	3774567
3774853	HPC	efficient realization of bcd multipliers using fpgas	2017	-8.401827839888194	13.67563376677091	3774880
3775222	EDA	single phase dynamic cmos pos pla	1992	-7.237338635518488	13.70069471380094	3775249
3775505	HPC	reduced complexity polynomial multiplier architecture for finite fields gf(2m)	2017	-9.066155921282236	13.518061630539837	3775532
3775578	EDA	a reconfigurable high-speed spiral fir filter architecture	2017	-9.062711250562254	14.052806023090616	3775605
3775637	Arch	area, delay, and power characteristics of standard-cell implementations of the aes s-box	2006	-7.939639673737926	14.167016081660393	3775664
3776357	EDA	on the design of a high-performance lsi circuit digital signal processor for communication	1985	-8.803620169490689	13.667945768723706	3776384
3778770	Arch	pipelined architecture for a radix-2 fast walsh–hadamard–fourier transform algorithm	2015	-8.971711117645315	13.881591522163921	3778797
3781438	Embedded	design of an on-line ieee floating-point addition unit for fpgas	2004	-8.568368829229037	13.279659903957384	3781465
3782068	EDA	a timing-driven approach to synthesize fast barrel shifters	2008	-8.271488780990241	13.61845470113607	3782095
3785018	EDA	quantum-dot cellular automata based reversible low power parity generator and parity checker design for nanocommunication	2016	-7.294605031282116	13.36462663024593	3785045
3786699	Embedded	implementation issues of the two-level residue number system with pairs of conjugate moduli	1999	-9.100009245350877	13.326837612307212	3786726
3786944	EDA	new adaptable three-moduli set {2n+k, 2n - 1, 2n-1 - 1} for residue number system-based finite impulse response implementation	2016	-8.53228384826678	13.890102179383568	3786971
3788800	EDA	analysis and design of mos current mode logic exclusive-or gate using triple-tail cells	2013	-7.330449820961182	13.635341497975162	3788827
3789926	HPC	a high-speed radix-64 parallel multiplier using a novel hardware implementation approach for partial product generation based on redundant binary arithmetic	2008	-8.582549584364065	13.56820584804	3789953
3790590	EDA	a novel design of leading zero anticipation circuit with parallel error detection	2005	-8.473205820308815	13.230637684033606	3790617
3790787	EDA	gaussian random number generator design based on double non-uniform segmentation	2015	-8.548638386915554	13.82111272886684	3790814
3791126	SE	high performance mac unit using modified sign extension algorithm and a new high-speed alu in dsp-core	2005	-8.536643625625725	13.63545852369296	3791153
3792104	Arch	area-time efficient serial-serial multipliers	2000	-8.63790062412173	13.516725586993086	3792131
3793246	EDA	residue arithmetic circuits based on signed-digit number representation and the vhdl implementation	1999	-8.587258488493058	13.535071898254314	3793273
3793257	EDA	modulo 2^n+1 arithmetic units with embedded diminished-to-normal conversion	2011	-8.96215488558169	13.23758291964314	3793284
3793672	EDA	the influence of the nanometer technology on performance of cpl full adders	2010	-7.263662769373433	13.403559564225306	3793699
3794669	Arch	algorithm for high speed shared radix 8 division and radix 8 square root	1989	-8.705703075181026	13.402726402600988	3794696
3794978	Embedded	prolongation of lifetime and the evaluation method of dependable ssd	2010	-7.7781162926967635	14.514193972090553	3795005
3796161	PL	power implications of precision limited arithmetic in floating point fir filters	1999	-8.615271793064778	13.716622783785644	3796188
3797409	Embedded	data-pattern-aware error prevention technique to improve system reliability	2017	-7.830618018230639	14.619419461602645	3797436
3798259	Theory	resilient search trees	2007	-8.598667281105365	14.671741970017047	3798286
3798977	EDA	high performance scalable mixed-radix-2n serial-serial multipliers for gf(2m)	2010	-8.394246565305393	13.614583483108373	3799004
3800223	EDA	a high-speed single-phase-clocked cmos priority encoder	2000	-7.594121984794012	13.823658237293037	3800250
3800973	EDA	analog interface chips for audio band digital signal processing	1984	-8.64025090789708	14.085334348747494	3801000
3801211	EDA	design of power-efficient configurable booth multiplier	2010	-8.357884998211293	13.704528891757775	3801238
3802143	EDA	synthesis and design of parameter extractors for low-power pre-computation-based content-addressable memory using gate-block selection algorithm	2008	-7.404659072038616	14.093807335702893	3802170
3802462	EDA	low-power modified shift-add multiplier design using parallel prefix adder	2019	-8.340955668311873	13.508309569535687	3802489
3803321	EDA	novel high speed vedic multiplier proposal incorporating adder based on quaternary signed digit number system	2018	-8.043969350383579	13.475250621638345	3803348
3803753	Vision	a massively parallel hardware for modular exponentiations using the m -ary method	2010	-8.48329487621422	14.011400174431115	3803780
3804288	Arch	efficient hardware multiplicative inverters	2002	-8.392468510790343	13.46994360521077	3804315
3806198	Robotics	nonlinear support vector machines for solving the pmc-based system-level fault diagnosis problem	2013	-7.98398108810534	15.026294350003411	3806225
3807402	Arch	a new pipelined array architecture for signed multiplication	2003	-8.517083600700094	13.502395146663694	3807429
3808068	Arch	reduced complexity architecture for convolution based discrete cosine transform	2013	-9.130615703814064	13.478684291615698	3808095
3809988	EDA	a new paradigm of common subexpression elimination by unification of addition and subtraction	2016	-9.011914125348373	13.474843077302351	3810015
3811564	Arch	an asynchronous, iterative implementation of the original booth multiplication algorithm	2004	-8.546695993092849	13.569982663047073	3811591
3812624	EDA	a compact low-power mitchell-based error tolerant multiplier	2018	-8.387809595095442	13.70376671062166	3812651
3812781	EDA	architectures for function evaluation on fpgas	2003	-8.273772083834594	13.556180133886581	3812808
3813110	Arch	process-variation resilient and voltage-scalable dct architecture for robust low-power computing	2010	-7.638064780703165	14.114596018390632	3813137
3813150	EDA	improving energy gains of inexact dsp hardware through reciprocative error compensation	2013	-8.590339276435616	14.040237122008994	3813177
3813582	EDA	integer and floating-point constant multipliers for fpgas	2008	-8.805428870438162	13.257448532779733	3813609
3814148	Theory	a compact modular architecture for high-speed binary sorting	2000	-8.085716325160579	13.283339693772804	3814175
3815016	Visualization	a novel conflict-free parallel memory access scheme for fft processors	2017	-8.61685145764667	13.5369047417142	3815043
3815246	HPC	an area efficient real-time pfft architecture using parallel distributed arithmetic	2012	-8.960353155637051	13.442964014348574	3815273
3817659	Security	bit-level pipelined digit serial gf(2m) multiplier	2001	-8.678581296875631	13.418898539969625	3817686
3818148	Crypto	robust finite field arithmetic for fault-tolerant public-key cryptography	2006	-9.035019400649311	13.680995873521821	3818175
3818725	EDA	design of ternary pulsed reversible counter based on cnfet	2017	-7.343820243810184	13.473879320278616	3818752
3819059	EDA	fpga adders: performance evaluation and optimal design	1998	-7.841912685615108	13.343390491683609	3819086
3819913	HPC	pseudo-parallel datapath structure for power optimal implementation of 128-pt fft/ifft for wpan	2011	-8.776298833889117	14.357880315799667	3819940
3820026	EDA	a 270ps 20mw 108-bit end-around carry adder for multiply-add fused floating point unit	2010	-8.046970641274141	13.844357046861706	3820053
3820491	ML	a new rounding method based on parallel remainder estimation for goldschmidt and newton-raphson algorithms	2014	-8.793327992786653	13.430150818566565	3820518
3822573	EDA	a serial logarithmic number system alu	2007	-8.865944839357665	13.209801041194	3822600
3825767	EDA	delay optimized redundant binary adders	2006	-8.162171669238276	13.277366467612126	3825794
3826381	HPC	domain-specific reconfigurable array for distributed arithmetic	2003	-8.623541597417113	13.69697434038197	3826408
3826607	EDA	fast hardware algorithm for division in $ \hbox{gf}(2^{m})$ based on the extended euclid's algorithm with parallelization of modular reductions	2009	-8.738175188486718	13.510510197012415	3826634
3827088	EDA	a synthesis methodology for ternary logic circuits in emerging device technologies	2017	-7.311445047305349	13.241424625575409	3827115
3827306	EDA	pipeline design of transformation between floating point numbers based on ieee754 standard and 32-bit integer numbers	2009	-8.6923408837752	13.595528066960972	3827333
3827734	Theory	two-parallel pipelined fast fourier transform processors for real-valued signals	2016	-8.959532430871027	13.581452909825561	3827761
3829218	Arch	a new high radix-2r (r≥8) multibit recoding algorithm for large operand size (n≥32) multipliers	2012	-8.567584471925963	13.819714736829065	3829245
3829222	Crypto	software implementation of linear feedback shift registers over extended fields	2012	-8.479899790589139	13.996520482477498	3829249
3829295	EDA	fine-grain cell design for multiple-valued reconfigurable vlsi using a single differential-pair circuit	2006	-7.518108273520958	13.728522573830926	3829322
3829435	EDA	the design of concurrent error diagnosable systolic arrays for band matrix multiplications	1988	-8.685629675733546	13.250787288532669	3829462
3830230	Vision	efficient very large-scale integration architecture for variable length block least mean square adaptive filter	2015	-8.933445862098269	13.880432983355794	3830257
3830500	EDA	efficient fpga implementation of cordic algorithm for circular and linear coordinates	2005	-8.600788938935453	13.511712704347934	3830527
3830515	Arch	generic signal processor implementation with vhsic	1990	-8.484729534999053	13.937348975527025	3830542
3831263	EDA	non-redundant coding for deep sub-micron address buses	2004	-8.032207274907144	13.71375102372038	3831290
3831871	Visualization	two high-performance adaptive filter implementation schemes using distributed arithmetic	2011	-9.095375108942145	13.658891785468535	3831898
3832129	Arch	low complexity parallel chien search architecture for rs decoder	2005	-8.967577886097303	14.03312243082536	3832156
3832441	Logic	the conditional diagnosability of shuffle-cubes	2010	-8.078323193121973	15.039962890405901	3832468
3832580	Arch	a high-performance 1d-dct architecture	2000	-8.488593051749046	13.657403290328407	3832607
3832767	EDA	a low-power dynamic divider for approximate applications	2016	-7.617903131042004	13.778664940221052	3832794
3832837	HPC	optimal fixedl-point fast fourier transform	2013	-9.098192453887673	13.643776694437726	3832864
3834633	EDA	a novel mechanism for delay-insensitive data transfer based on current-mode multiple valued logic	2004	-7.623035560316027	13.960185586073935	3834660
3834991	EDA	accurate hardware-efficient logarithm circuit	2017	-8.807893456144015	13.295956278142658	3835018
3835205	EDA	automatic conversion of floating point matlab programs into fixed point fpga based hardware design	2003	-8.812018647364697	13.575213292654144	3835232
3835540	EDA	cycle efficient scrambler implementation for software defined radio	2010	-8.978737178396369	13.895313993929086	3835567
3837728	EDA	enhancing fpga performance for arithmetic circuits	2007	-8.065785766171052	13.45569168620325	3837755
3837750	EDA	low-power and high-speed shift-based multiplier for error tolerant applications	2017	-8.135258056801193	13.713116686865234	3837777
3838264	EDA	power savings in digital filters for wireless communication	2013	-7.754375514840089	13.697020323572303	3838291
3839014	EDA	ultra low power cordic processor for wireless communication algorithms	2004	-8.838935685018363	14.277166109020884	3839041
3840016	EDA	high-speed low-power multiplexer-based selector for priority policy	2013	-7.378454041857308	13.676334826713047	3840043
3841456	EDA	sign bit reduction encoding for low power applications	2005	-7.858850369952804	13.66939859245719	3841483
3842899	EDA	an asip for image enhancement applications in spatial domain using lisa	2011	-8.185978233512985	13.969430840359149	3842926
3844875	Arch	a systolic, linear-array multiplier for a class of right-shift algorithms	1994	-8.668620699207729	13.442274148816216	3844902
3845242	Arch	sigmoid generators for neural computing using piecewise approximations	1996	-8.777443198122981	13.576924645072037	3845269
3845973	Embedded	bayesian analysis for fault location in homogeneous distributed systems	1993	-7.8782916653964925	14.798132202074742	3846000
3846792	Theory	a novel concurrent error detection scheme for fft networks	1990	-8.659436512004278	13.49842027611563	3846819
3847066	Arch	novel, high-speed 16-digit bcd adders conforming to ieee 754r format	2007	-8.297363732001353	13.44167685811224	3847093
3847556	Arch	hardware realization of krawtchouk transform using vhdl modeling and fpgas	2002	-8.61281514206622	13.540388706254875	3847583
3849405	EDA	low power shift and add multiplier design	2010	-7.334269256223629	13.736074280247669	3849432
3850648	Embedded	vlsi implementation of a low-power antilogarithmic converter	2003	-8.054473024064924	13.711591992027529	3850675
3851239	Metrics	a combinatorial analysis of subcube reliability in hybercubes	1995	-8.131882119954577	14.96162868536411	3851266
3851649	Theory	fault tolerance in cellular automata at high fault rates	2008	-8.12618700655854	14.87959441974949	3851676
3852669	EDA	gasp control for domino circuits	2005	-7.257447992810635	13.497937794782455	3852696
3852926	Crypto	decimal floating-point fused multiply-add with redundant internal encodings	2016	-8.609831210136106	13.596043642545858	3852953
3854090	Robotics	high-performance and energy-efficient 64-bit incrementer/decrementer using multiple-output monotonic cmos	2018	-7.3841317692699775	13.505130956330238	3854117
3854197	EDA	a novel multiplier for high-speed applications	2005	-7.829223336063068	13.887164324722693	3854224
3854753	EDA	reduced area low power high throughput bcd adders for ieee 754r format	2005	-7.661561491954398	13.319435884093792	3854780
3855564	EDA	a parallel k-partition method to perform montgomery multiplication	2011	-8.531157882507971	13.705509583487279	3855591
3856111	EDA	robust high-performance low-power carry select adder	2003	-7.342682270699087	13.766646097697658	3856138
3856387	Arch	combined circuit architecture for computing normal basis and montgomery multiplications over gf(2m)	2011	-8.886791870858405	13.529798400787476	3856414
3857875	EDA	an ultra-long fft architecture implemented in a reconfigurable application specified processor	2016	-8.699680121828585	13.723109229603471	3857902
3858446	EDA	application of multi-ported cam for parallel coding	2006	-8.467872154308719	13.54490346942722	3858473
3858478	Visualization	comb architectures for finite field multiplication in f(2^m)	2007	-8.733734280224601	13.524741294502242	3858505
3858568	HCI	a new four-moduli set with high speed rns arithmetic unit and efficient reverse converter	2010	-8.857989830718036	13.414342805641525	3858595
3860571	EDA	a radix-10 srt divider based on alternative bcd codings	2007	-8.732668046227259	13.419042872509555	3860598
3860801	Theory	lossless fault-tolerant data structures with additive overhead	2011	-8.791174798993124	14.42483458426204	3860828
3861034	EDA	low-complexity vlsi design of large integer multipliers for fully homomorphic encryption	2018	-7.711150509337608	14.669818759969244	3861061
3861176	ML	parameterized function evaluation for fpgas	2001	-8.99170501994098	13.229421809151413	3861203
3861400	EDA	method for designing two levels rns reverse converters for large dynamic ranges	2016	-8.794115005861903	13.304714527250535	3861427
3861530	Arch	a run-time reconfigurable array of multipliers architecture	2001	-8.430222736765124	13.689602890766635	3861557
3861964	Arch	rns reverse converters for moduli sets with dynamic ranges up to $(8n+1)$ -bit	2013	-8.873662409243899	13.433982523031599	3861991
3862164	EDA	carry-free approximate squaring functions with o(n) complexity and o(1) delay	2006	-8.772548588321166	13.4532155710271	3862191
3862422	EDA	concurrent error detection in systolic array ab^2 multiplier using linear codes	2010	-8.779480756519687	13.988653563386547	3862449
3863086	Embedded	vlsi algorithms and architectures for time-recursive discrete sinuoidal transforms with applications to real-time video communications	1992	-9.096000643278344	13.370558075201581	3863113
3863700	EDA	asic design of mul-red radix-2 pipeline fft circuit for 802.11ah system	2016	-8.620923244582134	13.989234267762173	3863727
3864165	EDA	automatic design of arbitrary-size approximate sorting networks with error guarantee	2016	-8.328405393300942	13.420136033867035	3864192
3864533	Robotics	gabor filter based on stochastic computation	2015	-8.885215626201141	13.440532571725859	3864560
3864980	EDA	towards theoretical cost limit of stochastic number generators for stochastic computing	2018	-7.317105029332378	13.410799455374825	3865007
3865611	Arch	high-speed modulo (2n+3) multipliers	2013	-8.864706910210963	13.223503309656556	3865638
3866588	EDA	sorter based permutation units for media-enhanced microprocessors	2007	-8.306383753096204	13.579159005991723	3866615
3867790	EDA	design of efficient multiplierless fir filters	2007	-8.934442802924227	13.682071042712204	3867817
3868148	NLP	fast sign-detection algorithm for residue number system moduli set {2 n  - 1, 2 n , 2 n+1 - 1}	2016	-8.750409844657147	13.495009476488988	3868175
3868149	EDA	a novel design and simulation of a compact and ultra fast cntfet multi-valued inverter using hspice	2012	-7.312769042104996	13.425459782808948	3868176
3869600	Theory	residue arithmetic circuits based on the signed-digit multiple-valued arithmetic circuits	1998	-8.777356413012493	13.275315949666819	3869627
3870897	EDA	asic design of a high speed low power circuit for factorial calculation using ancient vedic mathematics	2011	-8.204862993222411	13.681000643994059	3870924
3872015	HCI	high-performance, low-latency field-programmable gate array-based floating-point adder and multiplier units in a virtex 4	2008	-8.44315090058136	13.63740664803551	3872042
3873718	EDA	fast gaussian noise generator	1989	-8.953671767970356	13.558270094107346	3873745
3873868	Visualization	a novel vlsi dht algorithm for a highly modular and parallel architecture	2013	-8.965025466453616	13.242625961915646	3873895
3874619	Arch	high speed convolution and deconvolution using urdhva triyagbhyam	2011	-8.900297624163851	13.493478343093152	3874646
3874686	Arch	fast scalable radix-4 montgomery modular multiplier	2012	-7.991909347067561	14.417663896545005	3874713
3876888	EDA	binary to quaternary encoding in clocked cmos circuits using weak buffer	1990	-7.504858506946857	13.41112994389568	3876915
3877194	EDA	serial arithmetic strategies for improving fpga throughput	2017	-8.227661763778762	13.850332852000227	3877221
3878333	EDA	low power, high speed and area efficient binary count multiplier	2016	-7.9842078170359585	13.389522055702276	3878360
3878371	EDA	fpga implementation of lms-based fir adaptive filter for real time digital signal processing applications	2015	-8.903564124932771	13.912515603030462	3878398
3878405	PL	fast error-correcting newton-raphson dividers using time shared tmr	1997	-8.634118118777751	13.437754917310045	3878432
3880293	Visualization	systolic designs for dct using a low-complexity concurrent convolutional formulation	2006	-9.127401950879747	13.404884699523913	3880320
3881488	Arch	a low-energy hybrid radix-4/-8 multiplier for portable multimedia applications	2011	-8.087829873042951	13.807381650936415	3881515
3881762	EDA	digital radio frequency memory synthetic instrument enhancing us navy automated test equipment mission	2018	-8.813633358430195	14.800325062144921	3881789
3881902	Robotics	complexity-aware quantization and lightweight vlsi implementation of fir filters	2011	-8.645871337723003	13.753098702184046	3881929
3882003	Vision	a multi-mode coordinate rotation digital computer (cordic)	2016	-8.998667441857638	13.56339999566555	3882030
3882871	HPC	performance analysis of fast adders using vhdl	2009	-8.207615598623603	13.618873186861267	3882898
3883935	Arch	design of cost-efficient multipliers modulo 2a−1	2010	-8.481416210628845	13.232336421923245	3883962
3884135	Vision	an efficient multiplier-less architecture for 2-d convolution with quadrant symmetric kernels	2007	-8.833139240117353	13.73761854810084	3884162
3884252	EDA	an energy-efficient memristive threshold logic circuit	2012	-7.273702874233569	13.338373631592695	3884279
3884331	EDA	an energy-efficient, yet highly-accurate, approximate non-iterative divider	2018	-8.766573605030581	13.611645465102074	3884358
3885966	HPC	a high-speed residue-to-binary converter and a scheme for its vlsi implementation	1999	-8.229131494796988	13.847157140037975	3885993
3886049	EDA	ic design of a low-power analog ldpc decoder employing new stopping iteration method	2013	-8.122826956275384	13.819635635112645	3886076
3887332	EDA	new energy efficient reconfigurable fir filter architecture and its vlsi implementation	2017	-8.817300355118633	13.886886257185063	3887359
3887645	EDA	hybrid memristor-cmos based linear feedback shift register design	2017	-7.3831077014565105	13.50420035942392	3887672
3890152	EDA	an efficient and accurate logarithmic multiplier based on operand decomposition	2006	-9.099482788142934	13.295951452598903	3890179
3890865	Theory	a new fast discrete fourier transform	1998	-8.994664235246402	13.485626681794413	3890892
3890879	Arch	radix-16 combined division and square root unit	2011	-8.728214565225615	13.505245122038225	3890906
3891123	EDA	hierarchical multipartite function evaluation	2017	-8.673514937307715	13.667104772093522	3891150
3891573	EDA	binary multiplication based on single electron tunneling	2004	-7.496108797542464	13.680533593340357	3891600
3892083	EDA	a low-power high-speed accuracy-controllable approximate multiplier design	2018	-8.079989959283472	13.863248020951787	3892110
3892502	Logic	residue-weighted number conversion for moduli set {2n-1, 2n + 1, 22n + 1, 2n} using signed-digit number	2013	-8.615310345723204	13.473093018490408	3892529
3892957	Arch	radix-4 and radix-8 booth encoded multi-modulus multipliers	2013	-8.780302248167537	13.584019917372824	3892984
3893695	Theory	digit pipelined discrete wavelet transform	1994	-8.852769304832155	13.397568937359042	3893722
3894947	EDA	fpga-based efficient design approach for large-size two's complement squarers	2007	-8.413630211044401	13.859915071344455	3894974
3897043	Arch	digit-pipelined arnthmetic as illustrated by the paste-up system: a tutorial	1987	-8.66188703338264	13.564875988458926	3897070
3897261	EDA	statistical error analysis for low power approximate adders	2017	-8.511250396033537	13.608037415151925	3897288
3897620	EDA	fast carry chain based architectures for two's complement to csd recoding on fpgas	2018	-8.225859879334955	13.505535173895154	3897647
3899042	EDA	scale-free hyperbolic cordic processor and its application to waveform generation	2013	-9.01325472145676	13.627411802275187	3899069
3899990	Visualization	area efficient and fast combined binary/decimal floating point fused multiply add unit	2017	-8.57995803126779	13.513588315706285	3900017
3901567	EDA	a method for design of hardware emulators for a distributed network environment	2017	-8.735468647288346	13.349276329047749	3901594
3902497	Mobile	adaptive supply voltage for low-power ripple-carry and carry-select adders	2007	-7.252945417777817	13.788380926786365	3902524
3902776	Robotics	a low cost correlator structure in the pseudo-noise code acquisition system	2009	-8.969067302878189	14.235207705602988	3902803
3903769	EDA	a simple pipelined logarithmic multiplier	2010	-8.911003007991651	13.62928198289412	3903796
3903855	ML	a neural network approach to set up the benes switch	1990	-8.199424160478706	14.921677008833749	3903882
3903968	Arch	a low-memory-access length-adaptive architecture for 2n-point fft	2015	-8.958860373831719	14.370537651348508	3903995
3904516	Visualization	bipartite modular multiplication method	2008	-9.008333778469419	13.394356158894315	3904543
3904590	ML	an efficient pipelined architecture for fast competitive learning	2010	-8.458196612533197	13.69676231109508	3904617
3905650	Arch	systolic arithmetic architectures	1992	-8.90552057119563	13.420180962491438	3905677
3906091	EDA	stochastic computing implementation of trigonometric and hyperbolic functions	2017	-8.864630485030752	13.398534859456213	3906118
3906786	EDA	an efficient method for calculating the error statistics of block-based approximate adders	2019	-8.534245780686247	13.499047674636445	3906813
3907492	EDA	efficient parallel verification of galois field multipliers	2017	-7.975125679907662	13.448675855961774	3907519
3907760	Theory	cost-effective multiplication with enhanced adders for multimedia applications	2000	-8.523046453526527	13.802555539412985	3907787
3907968	EDA	robust and energy-efficient dsp systems via output probability processing	2010	-8.189425803735359	14.069594802309911	3907995
3909832	Arch	a fast and energy efficient binary-to-pseudo csd converter	2015	-8.586140143412138	13.734868968414395	3909859
3910210	EDA	an efficient architecture for designing reverse converters based on a general three-moduli set	2008	-8.772884323642026	13.44701930187145	3910237
3910226	EDA	low-power vlsi synthesis of dsp systems	2003	-8.591350524785136	13.772732089925238	3910253
3910930	EDA	a fast signature computation algorithm for lfsr and misr	2000	-8.788535406921929	13.429477074683044	3910957
3911679	EDA	highly efficient, limited range multipliers for lut-based fpga architectures	2004	-8.85398204205296	13.607158556959217	3911706
3911803	Crypto	a vlsi architecture of fast high-radix modular multiplication for rsa cryptosystem	1999	-8.848958305954367	13.525798934707868	3911830
3912510	EDA	a framework for the design of error-aware power-efficient fixed-width booth multipliers	2005	-8.526193561771812	13.691319042460115	3912537
3912864	EDA	fast fixed-point optimization of dsp algorithms	2010	-9.006201872070493	13.287309248347585	3912891
3914187	HPC	a high throughput divider implementation	2005	-8.035208843032741	13.485232373721269	3914214
3914214	EDA	real-time audio group delay correction with fft convolution on fpga	2016	-8.97555029651191	13.888186741597115	3914241
3914682	Arch	cmos implementation of a fast 4-2 compressor for parallel accumulations	2012	-7.8683212117919075	13.652720401188901	3914709
3916774	EDA	a new area-efficient fir filter design algorithm by dynamic programming	2016	-9.015197588974962	13.521262864923447	3916801
3918498	Robotics	on characterization of catastrophic faults in two-dimensional vlsi arrays	2004	-7.929259276233732	14.955349656205367	3918525
3918598	EDA	unified vdd vth optimization based dvfm controller for a logic block	2008	-7.444795747981303	13.626588392729234	3918625
3920896	EDA	comparison between three rtl implementations of the multiplicative inverse calculation of galois field elements based on a standard cells library	2013	-8.436490271000402	13.55823782624835	3920923
3921626	EDA	radix-10 decimal logarithm by direct selection for 6-input luts programmable devices	2019	-8.366550803247758	14.015648111730512	3921653
3922105	EDA	an efficient fixed-point arithmetic processor using a hybrid cordic algorithm	2018	-8.939857146358591	13.755714819075115	3922132
3922966	Embedded	extending lifetime of flash memory using strong error correction coding	2015	-9.105323893708217	14.631826945896067	3922993
3923334	Arch	scalable linear array architecture with data-driven control for ultrahigh-speed vector quantization	2001	-8.759546227144652	13.604262104195808	3923361
3924981	EDA	residue arithmetic based multiple-valued vlsi image processor	1992	-8.740815574267348	13.447939648918377	3925008
3925071	Arch	a 64-bit floating-point processing unit with a horizontal instruction code for parallel operations	1990	-7.922944041006935	13.88208491217318	3925098
3926095	Embedded	on the real time diagnosability of multiprocessor systems by comparison approach	1996	-7.974166873632893	14.986599018017149	3926122
3926342	EDA	efficient implementation of digital filters with use of advanced synthesis methods targeted fpga architectures	2005	-8.728941532504313	13.696182643670154	3926369
3926858	Arch	srt division architectures and implementations	1997	-8.342845520927474	13.5433554216578	3926885
3927020	EDA	a low-latency low-power qr-decomposition asic implementation in 0.13 µm cmos	2013	-9.164265833517037	14.305536190504535	3927047
3928113	EDA	scaling of analog ldpc decoders in sub-100 nm cmos processes	2010	-9.108333840692383	14.440847667398907	3928140
3928391	EDA	new efficient fft algorithm and pipeline implementation results for ofdm/dmt applications	2003	-8.959530516315272	13.917561994356804	3928418
3929783	EDA	high-performance direct digital frequency synthesizers using piecewise-polynomial approximation	2005	-8.82771896473461	13.656961525460144	3929810
3931011	SE	dual-mode floating-point multiplier architectures with parallel operations	2006	-8.524657690103238	13.603134821725366	3931038
3932082	Arch	a high bit rate serial-serial multiplier with on-the-fly accumulation by asynchronous counters	2011	-8.46943359348353	13.702391623082994	3932109
3934261	EDA	a parameterized low power design for the variable-length discrete fourier transform using dynamic pipelining	2003	-8.752666837309821	13.779806911233829	3934288
3934592	Theory	bit-serial dual basis systolic multipliers for gf 2m	1995	-8.938514479417918	13.387172846378313	3934619
3935764	EDA	multiplicative square root algorithms for fpgas	2010	-9.03746918526999	13.22312030109454	3935791
3936022	Visualization	a floating-point unit for 4d vector inner product with reduced latency	2009	-8.552681555847826	13.701216570540195	3936049
3936267	Arch	performance comparison of quantum-dot cellular automata adders	2005	-7.287132815461932	13.294116127131483	3936294
3938057	EDA	minimization of switching activities of partial products for designing low-power multipliers	2003	-8.264508026377374	13.893659385972214	3938084
3938799	Embedded	globally optimal diagnosis in systems with random faults	1997	-8.150702489143358	15.002713760133481	3938826
3939527	EDA	$(m,p,k)$-friendly points: a table-based method to evaluate trigonometric function	2014	-8.945660307623342	13.371254239240935	3939554
3939830	EDA	low power lookup tables for huffman decoding	2007	-8.88088628856031	13.3719211491114	3939857
3939896	Arch	implementations and optimizations of pipeline ffts on xilinx fpgas	2008	-8.325954887235268	14.10863198523702	3939923
3940187	EDA	low-power architectural trade-offs in a vlsi implementation of an adaptive hearing aid algorithm	2006	-8.621397216965077	13.858176554760997	3940214
3940368	NLP	variable word length dsp using serial-by-modulus residue arithmetic	1993	-9.025609455982696	13.399941827002944	3940395
3944513	Graphics	bipartite modular multiplication	2005	-9.093429652399108	13.337544065190949	3944540
3944607	Arch	a coefficient memory addressing scheme for vlsi implementation of fft processors	2002	-8.910867022749864	13.401808692256846	3944634
3944765	EDA	design method for numerical function generators based on polynomial approximation for fpga implementation	2007	-8.949721874197989	13.299147041719834	3944792
3944929	EDA	improved differential coefficients-based low power fir filters. part i. fundamentals	2006	-8.863476792870873	13.659356223100653	3944956
3945098	EDA	high speed power efficient carry select adder design	2017	-7.668477182486786	13.64108139190616	3945125
3945776	EDA	low overhead correction scheme for unreliable ldpc buffering	2013	-7.9154409765621985	14.321414931040492	3945803
3946019	Arch	an approach for efficient fir filter design for hearing aid application	2014	-8.736135675445087	13.917676822912851	3946046
3946023	Arch	doubling fpga throughput via a soft serdes architecture for full-bandwidth serial pipelining (abstract only)	2016	-8.249634018417874	13.811660648415954	3946050
3946496	Logic	"""programmable synthesis using a new """"speech microprocessor"""""""	1980	-8.353280528839614	13.403344105468578	3946523
3946783	HPC	multiplierless algorithm for multivariate gaussian random number generation in fpgas	2013	-9.130943568549947	13.630704156509161	3946810
3947140	EDA	a 5.1gb/s 60.3fj/bit/mm pvt tolerant noc transceiver	2016	-7.429821718135197	14.240747242754571	3947167
3948392	EDA	an energy-delay efficient subword permutation unit	2006	-8.306891175730067	13.619669826196358	3948419
3948442	HPC	an overview of time-based computing with stochastic constructs	2017	-7.5208293300077775	13.281140387130556	3948469
3951453	EDA	design of a low-power fixed-point 16-bit digital signal processor using 65nm sotb process	2015	-8.094093843666085	13.800880975063588	3951480
3952413	EDA	low power dissipation in bist schemes for modified booth multipliers	1999	-7.382543744331295	13.653663745090975	3952440
3953441	Arch	design and synthesis of a carry-free signed-digit decimal adder	2007	-8.409224071327312	13.635377794656456	3953468
3953489	Arch	an energy efficient jpeg encoder with neural network based approximation and near-threshold computing	2018	-7.651279161020386	13.950444860868421	3953516
3953641	EDA	a 1-v to 0.29-v sub-100-pj/operation ultra-low power fast-convergence cordic processor in 0.18-μm cmos	2018	-7.893489967284896	14.088527833602116	3953668
3954228	EDA	a process variation aware low power synthesis methodology for fixed-point fir filters	2007	-7.53614765563363	13.771413818473597	3954255
3954480	HPC	a novel parallel memory organization supporting multiple access types with matched memory modules	2012	-8.135029826486123	13.562889168992786	3954507
3955456	EDA	parallel pipelined fft architectures with reduced number of delays	2012	-8.889212178863467	13.7111790677123	3955483
3956667	EDA	an enhanced dynamic switch logic with floating-gate mos transistors	2013	-7.566231794808281	13.298487264245152	3956694
3957380	ML	options for denormal representation in logarithmic arithmetic	2014	-8.845670608221038	13.403904077806654	3957407
3957667	Arch	ber analysis of mlc nand flash memories based on an asymmetric pam model	2014	-8.557351188440595	14.519997547957153	3957694
3957722	Arch	a single chip, pipelined, cascadable, multichannel, signal processor	1995	-8.267070349834174	13.77537544657164	3957749
3957826	Arch	an efficient tree architecture for modulo 2n+1 multiplication	1996	-8.711923045794308	13.601485969882017	3957853
3957956	EDA	lattice adaptive filter implementation for fpga	2003	-9.030776031995124	13.865505189545107	3957983
3958016	EDA	improved cmos (4; 2) compressor designs for parallel multipliers	2012	-7.4970025983169215	13.409909125203415	3958043
3958130	Graphics	rns digital filtering structures for wafer-scale integration	1986	-8.378353788063867	13.234494083208975	3958157
3958602	EDA	high speed fixed point dividers for fpgas	2009	-8.541210462588541	13.466801984717236	3958629
3959872	EDA	an algorithm and hardware architecture for integrated modular division and multiplication in gf(p) and gf(2/sup n/)	2004	-8.418293905077203	13.713830964682195	3959899
3960139	Crypto	fast normal basis multiplication using general purpose processors	2001	-7.4135664299210635	14.914587315829792	3960166
3961553	Visualization	a digital quarter square multiplier	1980	-8.853930912276436	13.306261075621205	3961580
3961874	EDA	approximating trigonometric functions with the laws of sines and cosines using the logarithmic number system	2005	-9.070411308661619	13.268139847970044	3961901
3962540	HPC	double precision hybrid-mode floating-point fpga cordic co-processor	2008	-8.237093061999033	14.190975437522486	3962567
3964370	EDA	combined word-length optimization and high-level synthesis ofdigital signal processing systems	2001	-8.799098980173373	13.546553300157065	3964397
3967494	Vision	diagnosabilities of hypercubes under the pessimistic one-step diagnosis strategy	1991	-8.110178425282665	15.107810938211248	3967521
3967572	Robotics	an efficient design for one dimensional discrete cosine transform using parallel adders	2000	-9.093084763633707	13.30570664888769	3967599
3969487	Embedded	write amplification due to ecc on flash memory or leave those bit errors alone	2012	-7.880861612998345	14.588786143514831	3969514
3970992	EDA	configurable multimode embedded floating-point units for fpgas	2011	-8.158079413537621	13.966906192057445	3971019
3974627	EDA	hardware implementation of the hirschman optimal transform	2012	-8.964545392069557	13.22288492040784	3974654
3975456	EDA	minimum adder depth multiple constant multiplication algorithm for low power fir filters	2011	-8.659011061618253	13.297469828288676	3975483
3976298	Vision	double-precision modular multiplication based on a single-precision modular multiplier and a standard cpu	1993	-8.522595412479701	13.608437841013195	3976325
3977016	EDA	an energy-efficient multiplier with fully overlapped partial products reduction and final addition	2016	-8.353754390596437	13.632697911699937	3977043
3977169	Arch	a low-leakage twin-precision multiplier using reconfigurable power gating	2005	-7.591666776025263	13.721229563764048	3977196
3977673	Embedded	improvement of the tolerated raw bit error rate in nand flash-based ssds with the help of embedded statistics	2017	-8.848500234625783	14.578968089916664	3977700
3978844	Visualization	arithmetic unit for finite field ${\rm gf}(2^{m})$	2008	-9.005876817413471	13.769181067994714	3978871
3979261	HCI	accuracy enhancement of equal segment based approximate adders	2018	-8.825919341633082	13.345988846023769	3979288
3980099	Arch	sum of products: computation using modular thermometer codes	2014	-8.84055874480148	13.364123280405071	3980126
3981685	Visualization	an ieee 754 double-precision floating-point multiplier for denormalized and normalized floating-point numbers	2015	-8.691649563064201	13.3708604875859	3981712
3982169	Arch	evaluating instruction set extensions for fast arithmetic on binary finite fields	2004	-7.381349706633759	14.955229654544036	3982196
3982448	EDA	design and implementation of a radix-4 complex division unit with prescaling	2009	-8.651657948602855	13.723252731991437	3982475
3983842	HPC	multi-operand arithmetic in a partitioned associative architecture	1988	-8.917985302089818	13.227074530016685	3983869
3985622	EDA	minimally biased multipliers for approximate integer and floating-point multiplication	2018	-8.105990083208303	13.497019689924915	3985649
3985746	EDA	signal processing at 250 mhz using high-performance fpga's	1997	-8.157884870296439	13.505321141398554	3985773
3985776	EDA	compact numerical function generators based on quadratic approximation: architecture and synthesis method	2006	-8.947221078686573	13.354027571292287	3985803
3986544	EDA	the case for a redundant format in floating point arithmetic	2003	-8.44984672389174	13.424333652815044	3986571
3986752	EDA	a low-cost soc implementation of aes algorithm for bio-signals	2015	-8.542318653953505	13.876954024217675	3986779
3986994	Robotics	error modelling of dual fixed-point arithmetic and its application in field programmable logic	2005	-8.90316966982904	13.555377440123193	3987021
3987007	EDA	low-area implementations of concurrent error detection logarithmic processors	2017	-8.280710788992357	13.631239822060113	3987034
3987128	EDA	design of an efficient fft processor for dab system	2001	-8.963260447260625	13.807489550902073	3987155
3988513	Arch	the vlsi implementation of a square root algorithm	1985	-8.785806166291293	13.40727543669276	3988540
3989563	Robotics	parallel scaling-free and area-time efficient cordic algorithm	2012	-9.096336507236774	13.345523746867881	3989590
3989625	Robotics	hardware implementation of fir/iir digital filters using integral stochastic computation	2016	-9.046223030010742	13.440838744608085	3989652
3990306	Visualization	tackling gaps in floating-point arithmetic: unum arithmetic implementation on fpga	2017	-8.630998919627135	13.474268159132723	3990333
3990499	Arch	maximum-likelihood decoding of device-specific multi-bit symbols for reliable key generation	2015	-9.061104389073023	14.710302497982605	3990526
3990952	EDA	floating-point division and square root implementation using a taylor-series expansion algorithm	2008	-8.537250192806933	13.461578915362386	3990979
3991741	Arch	a new four-modulus rns to binary converter	2010	-9.004108464808207	13.404285019511054	3991768
3992144	EDA	a vlsi design of high speed bit-level viterbi decoder	2006	-9.036886990287426	13.594227139367113	3992171
3992588	Arch	exploiting bias in the hysteresis bit of 2-bit saturating counters in branch predictors	2003	-7.477062980357504	13.508336481292483	3992615
3993230	EDA	fully-pipelined efficient architectures for fpga realization of discrete hadamard transform	2008	-8.817879866490475	13.62808951471881	3993257
3995043	Arch	design of an area-efficient partial-sum architecture for polar decoders based on new matrix generator	2016	-8.72256901437249	13.679529447869593	3995070
3995621	Embedded	some optimal schemes for alu implementation in vlsi technology	1985	-8.042822783293692	13.39598378708523	3995648
3996242	EDA	a novel vlsi divide and conquer implementation of the iterative array multiplier	2007	-8.719148067396622	13.488298919349376	3996269
3996586	Arch	a novel systolic architecture for efficient rsa implementation	2001	-8.899127040434369	13.483265515319994	3996613
3997351	EDA	datapath synthesis for overclocking: online arithmetic for latency-accuracy trade-offs	2014	-7.4996483279687665	13.595293666407775	3997378
3998109	EDA	an efficient eligible error locator polynomial searching algorithm and hardware architecture for one-pass chase decoding of bch codes	2017	-9.072454018713259	13.728726283954945	3998136
3999690	Logic	parity-based on-line detection for a bit-parallel systolic dual-basis multiplier over gf(2/sup m/)	2006	-8.179888165759031	13.80808918982029	3999717
3999800	Crypto	merging the camellia, sms4 and aes s-boxes in a single s-box with composite bases	2013	-8.615377415583367	13.768984627540307	3999827
4000591	EDA	a versatile and scalable digit-serial/parallel multiplier architecture for finite fields gf(2m)	2003	-8.654964367169475	13.600070080449292	4000618
4000605	EDA	noise impact of single-event upsets on an fpga-based digital filter	2009	-8.70546652603191	14.380895203113909	4000632
4002039	HPC	a new pipelined systolic array-based architecture for matrix inversion in fpgas with kalman filter case study	2006	-9.147062337762804	13.485557665073298	4002066
4002666	Arch	computing the inner product on reconfigurable buses with shift switching	1992	-8.707261932000732	13.553858297347976	4002693
4003516	EDA	concurrent error detection, diagnosis, and fault tolerance for switched-capacitor filters	1998	-8.27009093426052	13.336042720910473	4003543
4003574	EDA	design of a logic element for implementing an asynchronous fpga	2007	-7.486590333617791	13.518855464263428	4003601
4003807	EDA	digit-serial squaring architecture	1994	-8.462189070163191	13.481507181543966	4003834
4003928	EDA	low-cost hardware architectures for mersenne modulo functional units	2018	-8.246224300256536	13.84304117759618	4003955
4005527	Arch	new processor array architecture for scalable radix 8 montgomery modular multiplication algorithm	2011	-8.661583520120804	13.721584789906645	4005554
4006918	EDA	binary-to-rns conversion units for moduli {2^n ± 3}	2011	-8.567658984088357	13.561545163626173	4006945
4007537	Arch	approximate fixed-point elementary function accelerator for the spinnaker-2 neuromorphic chip	2018	-7.8708714926935475	13.537664660268707	4007564
4008080	EDA	a constant array multiplier core generator with dynamic partial evaluation architecture selection (abstract only)	2005	-8.605036798647255	13.596995935270902	4008107
4008369	Arch	high speed dual mode logic carry look ahead adder	2012	-7.257471557589643	13.643233268708544	4008396
4009482	Crypto	ace: a vlsi chip for galois field gf (2m) based exponentiation	1994	-8.648847994380754	13.714440093572636	4009509
4009553	Embedded	a novel radix-4 bit-level modular multiplier for fast rsa cryptosystem	2004	-8.676596362704847	13.658107707249384	4009580
4009935	Arch	theoretical analysis of bus-invert coding	2002	-8.104094745825229	13.22784473870923	4009962
4010167	Embedded	efficient single-precision floating-point division using harmonized parabolic synthesis	2017	-8.441807740726977	13.839274886096026	4010194
4012011	Arch	design of a hih-speed square root multiply and divide unit	1987	-8.415631710558738	13.754631527428543	4012038
4012878	EDA	low power combinational multipliers using data-driven signal gating	2006	-8.097338932131148	13.553088509328255	4012905
4014440	EDA	optimization technology in simd mathematical functions based on vector register reuse	2012	-8.69655708192271	13.342399019652081	4014467
4015251	SE	hardware architectures for the tate pairing over gf(2m)	2007	-8.310384210815574	13.851109849081151	4015278
4015898	ECom	a linear approximation based hybrid approach for binary logarithmic conversion	2002	-8.820724776251131	13.380820971739366	4015925
4016265	EDA	a high-level design framework for the automatic generation of high-throughput systolic binomial-tree solvers	2018	-8.529113674266236	13.594710562952775	4016292
4016312	Crypto	normal basis multiplication and inversion unit for elliptic curve cryptography	2003	-7.50144622359483	14.809124200082215	4016339
4018102	EDA	checksum-based probabilistic transient-error compensation for linear digital systems	2009	-8.858241487102633	14.227615528363414	4018129
4018239	EDA	low-power and area efficient binary coded decimal adder design using a look up table-based field programmable gate array	2016	-7.769652039888919	13.735511561900964	4018266
4019074	EDA	dram-cell-based multiple-valued logic-in-memory vlsi with charge addition and charge storage	2000	-7.477588684422605	13.216500118718601	4019101
4019806	EDA	a multiplier chip with multiple-valued bidirectional current-mode logic circuits	1988	-8.048547341569336	13.490094847887912	4019833
4020068	EDA	a new construction of the irreducible polynomial for parallel multiplier over gf(2m)	2003	-8.814163686822592	13.404986546031852	4020095
4020707	EDA	area minimization of redundant cordic pipeline architectures	1998	-8.551381676353527	13.68198833734398	4020734
4021620	ML	high speed fir-filter architectures with scalable sample rates	1994	-9.02442975890558	14.187263328870301	4021647
4022271	EDA	high performance current-mode differential logic	2008	-7.386682693053718	13.654770969040886	4022298
4023612	EDA	a 372 ps 64-bit adder using fast pull-up logic in 0.18µm cmos	2006	-7.3693924144394325	13.633670870123222	4023639
4023964	EDA	a high throughput, low latency null convention logic 16×16-bit multiplier	2016	-7.481057886418783	13.79561682741842	4023991
4025121	ECom	on the cost of recomputing: tight bounds on pebbling with faults	2000	-8.478016779039404	14.85638858814123	4025148
4025572	Visualization	a high-performance energy-efficient architecture for fir adaptive filter based on new distributed arithmetic formulation of block lms algorithm	2013	-8.912489721693158	13.8911810453982	4025599
4028196	Networks	pclnc: a low-cost intra-generation network coding strategy for p2p content distribution	2019	-8.892485124506086	13.528971851142455	4028223
4030662	EDA	analytical framework for switch block design	2002	-7.829063957316742	14.959226915581565	4030689
4031266	EDA	design procedures and nml cost analysis of reversible barrel shifters optimizing garbage and ancilla lines	2016	-7.9700380457711715	13.414486670601688	4031293
4031330	EDA	fpga implementation and analyses of cluster maintenance algorithms in mobile ad-hoc networks	2005	-7.367431171192438	13.972923451440536	4031357
4032576	EDA	implementation of the exponential function in a floating-point unit	2003	-8.919862685632154	13.399863177510333	4032603
4032863	Vision	fine-grain multiple-valued reconfigurable vlsi using series-gating differential-pair circuits and its evaluation	2008	-7.76420906410288	13.416575249415107	4032890
4033699	Robotics	array processing for channel equalization	2002	-8.816199481142235	13.291186749601186	4033726
4034740	EDA	high throughput filter architecture for optimal fpga-based implementations	2013	-8.843235016953388	14.095393390205295	4034767
4035017	EDA	performance metrics on ultra low power polyphase decimation filter using carbon nanotube field effect transistor technology	2018	-7.300233786056576	13.554375458852107	4035044
4035162	EDA	fpga implementation of an efficient multiplier over finite fields gf(2/sup m/)	2005	-7.310003099124257	15.016221946846645	4035189
4035368	EDA	low power trellis decoder with overscaled supply voltage	2006	-8.395952361252277	14.400063884571386	4035395
4035851	EDA	design of low power parallel multiplier	2009	-8.236640671522045	13.772807313761378	4035878
4035926	EDA	a new binary common subexpression elimination method for implementing low complexity fir filters	2007	-9.028814044223822	13.608816747728698	4035953
4036237	Arch	increment/decrement/2's complement/priority encoder circuit for varying operand lengths	2011	-8.278696875044867	13.517961400054636	4036264
4040229	HPC	synthesis of floating-point addition clusters on fpgas using carry-save arithmetic	2010	-8.640227266887104	13.489118054976243	4040256
4043506	EDA	efficient fpga implementation of low-complexity systolic karatsuba multiplier over $gf(2^{m})$ based on nist polynomials	2017	-7.490688809446313	14.860044606530506	4043533
4043841	EDA	efficient fpga modular multiplication and exponentiation architectures using digit serial computation	2010	-7.684822169498672	14.639131339035563	4043868
4045142	EDA	design of very deep pipelined multipliers for fpgas	2004	-8.129888139676257	13.798540989470705	4045169
4045512	EDA	an area-efficient variable length decoder ip core design for mpeg-$hbox 1/2/4$video coding applications	2006	-7.968670177051965	14.035202226499715	4045539
4045545	EDA	improved 32-bit conditional sum adder for low-power high-speed applications	2006	-7.646146394109758	13.717721983727861	4045572
4045634	Arch	a new montgomery modular multiplication algorithm and its vlsi design for rsa cryptosystem	2007	-8.101210546908966	14.31046813199263	4045661
4045771	EDA	fpga-based time and cost effective hamming weight comparators for binary vectors	2015	-8.305857689691992	13.63241340552289	4045798
4046124	EDA	a 0.35 v 376 mb/s configurable long integer multiplier for subthreshold encryption	2018	-7.44544071056795	14.612252216388386	4046151
4046396	EDA	on the redundant representation of partial remainders in radix-4 srt dividers	2017	-8.454867445469741	13.344689575047553	4046423
4047152	Arch	an rns based modular multiplier with reduced complexity	2017	-8.140798660995523	14.204416834622489	4047179
4048386	Arch	flexilicon architecture and its vlsi implementation	2009	-9.070332775921552	14.589749170460815	4048413
4048592	Robotics	on-line error detection for bit-serial multipliers in gf(2m)	1998	-8.121614770471762	13.53917972006544	4048619
4049347	EDA	reliability estimation for time redundant error correcting adders and multipliers	1994	-8.07088037711467	13.502824464920444	4049374
4049485	EDA	linear-phase lattice fir digital filter architectures using stochastic logic	2018	-8.9531460831948	13.409696434151671	4049512
4050552	EDA	an unsigned truncated sequential multiplier with variable error compensation	2017	-8.550805755038219	13.622689147952032	4050579
4051360	Graphics	novel hardware processing unit for dynamic on-line entropy estimation of discrete time information	2010	-9.07412770890454	13.242890431614182	4051387
4051749	Visualization	a re-evaluation of the practicality of floating-point operations on fpgas	1998	-8.390218780528924	13.41205116488178	4051776
4051890	EDA	efficient rns scalers for the extended three-moduli set $(2^{n}-1, 2^{n+p}, 2^{n}+1)$	2017	-8.2909503194503	13.668224478213014	4051917
4052384	Arch	high throughput floating-point dividers implemented in fpga	2015	-8.68651299108422	13.544495695952909	4052411
4052632	Arch	current input tspc latch for high speed, complex switching trees	1994	-7.629130334868138	13.490831573662991	4052659
4054953	EDA	ultralow-power adiabatic circuit semi-custom design	2004	-7.410582147833563	13.661995572148962	4054980
4055478	Arch	an o(n) residue number system to mixed radix conversion technique	2009	-9.066028224576256	13.367467198375143	4055505
4055804	EDA	evaluative comparator hardware implementation for state-of-the-art high performance multipliers	2017	-8.359368969596282	13.516497639157855	4055831
4057309	EDA	a bcd-based architecture for fast coordinate rotation	2008	-8.88496670004343	13.303309575659974	4057336
4057976	DB	performance optimization to alleviate i/o constraints in designing large fpga shifters	2008	-7.6280879811302675	13.404143646831324	4058003
4058154	Arch	unit-generator implementation on the next dsp chip	1989	-8.668296804701342	14.028755731809287	4058181
4061477	Arch	variation-tolerant motion estimation architecture	2007	-7.7425134480668225	13.996960863129752	4061504
4062177	Arch	low-power 7.2 ghz complementary all-n-transistor logic using 90 nm cmos technology	2009	-7.3364679482816895	13.860821400492947	4062204
4064029	EDA	reducing hardware requirement in fir filter design	2000	-8.836548924385433	13.653342401554365	4064056
4064594	EDA	hardware implementation and verification of fir filter utilizing m-bit pda	2010	-8.498011757986326	13.971218531062512	4064621
4064608	Arch	pulsedsp - a signal processing oriented programmable architecture	1999	-8.996060226073354	13.404165848783212	4064635
4065093	EDA	sign-extension avoidance and word-length optimization by positive-offset representation for fir filter design	2011	-8.746606404874049	13.55422441024662	4065120
4065271	Visualization	new architectures for digit-level single, hybrid-double, hybrid-triple field multiplications and exponentiation using gaussian normal bases	2016	-9.069080919024119	13.366068171780254	4065298
4065311	Mobile	lut optimization for distributed arithmetic-based block least mean square adaptive filter	2016	-8.977808035921717	13.862194530482965	4065338
4069916	HPC	constraints on the simd vectorization of radix-2 and mixed-radix ffts	2009	-9.063801602376305	13.464783834400047	4069943
4070261	EDA	a novel design methodology for high performance and low power digital filters	1999	-8.94627854104302	13.66070603983618	4070288
4072811	EDA	a method for implementing bit-serial finite impulse response digital filters in fpgas using jbitstm	2002	-8.869291073938806	13.648324365596617	4072838
4075905	EDA	an augmented iterative array for high-speed binary division	1973	-7.588487713639383	13.363681688523714	4075932
4077481	HPC	fpga-based implementation of single-precision exponential unit	2004	-8.287100255266045	13.833342276697927	4077508
4077654	EDA	minimal logic depth adder tree optimization for multiple constant multiplication	2010	-8.436124590036869	13.30365766907519	4077681
4077704	EDA	design of low error csd fixed-width multiplier	2002	-8.937800746450902	13.472384432598279	4077731
4078303	EDA	hardware-efficient twiddle factor generator for mixed radix-2/3/4/5 ffts	2016	-8.671924612816689	13.644355917594016	4078330
4078500	EDA	two-variable numeric function approximation using least-squares-based regression	2015	-8.750717773254745	13.205370532303649	4078527
4079211	Arch	approximate div and sqrt instructions for the risc-v isa: an efficiency vs. accuracy analysis	2017	-8.305846833495334	13.842041667914815	4079238
4080229	EDA	low-overhead error detection for networks-on-chip	2009	-8.50991461367	14.49575089768983	4080256
4081657	HPC	versatile direct and transpose matrix multiplication with chained operations: an optimized architecture using circulant matrices	2016	-8.578096626706412	14.002249398848555	4081684
4081676	EDA	design of high speed adders using cmos and transmission gates in submicron technology: a comparative study	2011	-7.589171356500291	13.745986832024428	4081703
4082432	Arch	ecs: error-correcting strings for lifetime improvements in nonvolatile memories	2017	-9.070470627128763	14.659020582963224	4082459
4084417	Arch	an investigation of reconfigurable multipliers for use in adaptive signal processing	2000	-8.702998164111996	13.601991653411716	4084444
4085096	EDA	microprocessor-based signal filters	1987	-8.920564533892676	13.302680201404664	4085123
4085705	EDA	a 4096-point radix-4 memory-based fft using dsp slices	2017	-8.634745120999112	13.690034441302366	4085732
4085819	Robotics	a high-throughput fixed-point complex divider for fpgas	2013	-8.769229291411515	13.575752289950412	4085846
4086220	EDA	low power vlsi implementation of the dct on single multiplier dsp processors	2000	-8.78475201913845	13.676982730153576	4086247
4086272	Theory	a multi-phase shared bus structure for the fast fourier transform	1993	-8.784011344420412	14.034551223357123	4086299
4086888	Crypto	low-complexity modified mastrovito multipliers over finite fields gf(2m)	1999	-9.04634557590739	13.603187039839645	4086915
4087749	EDA	a semi-systolic montgomery multiplier over gf(2m)	2015	-8.435209990730534	13.882139231472859	4087776
4088053	Vision	low-power pipelined lms adaptive filter architectures with minimal adaptation delay1	1999	-9.050046280886178	13.831226232620654	4088080
4089322	Crypto	formal analysis of galois field arithmetics - parallel verification and reverse engineering	2018	-7.9265492589410345	13.333299433062587	4089349
4090401	Crypto	a pipelined karatsuba-ofman multiplier over gf(397) amenable for pairing computation	2008	-8.372996292565116	14.032657735292814	4090428
4091077	EDA	combined circuit architecture for computing normal basis and montgomery multiplications over gf(2m)	2008	-8.918024728729296	13.50370349304706	4091104
4092081	EDA	ordering and partitioning of coefficients based on heuristic algorithms for low power fir filter realization	2010	-8.424286314215976	13.213804707747368	4092108
4092380	HPC	efficient finite field processor for gf(2^163) and its vlsi implementation	2007	-7.9392471955661215	14.42121849533706	4092407
4092494	Arch	fixed-point trigonometric functions on fpgas	2013	-9.045186399067138	13.254153715121744	4092521
4093386	EDA	ip design for dif, integrated in nios ii systems: averaging filter	2014	-8.690207936685576	13.647676493966484	4093413
4094912	Visualization	hardware efficient fast parallel fir filter structures based on iterated short convolution	2004	-9.017018957251855	13.461157890026795	4094939
4095069	EDA	mixed arithmetic architecture: a solution to the iteration bound for resource efficient fpga and cpld recursive digital filters	1999	-8.756354687407013	13.710783615387358	4095096
4095303	Visualization	a 2.7 gcps and 7-multiplexing cdma serial communication chip using two-step synchronization technique	2005	-8.226432929087899	14.792727538122204	4095330
4095439	EDA	an improved synthesis method for low power hardwired fir filters	2004	-8.928959644220777	13.598881944707381	4095466
4096501	EDA	novel level-up shifters for high performance and low power mobile devices	2013	-7.773821071299964	14.017738472503106	4096528
4098147	EDA	efficient implementation of pseudochaotic piecewise linear maps with high digitization accuracies	2012	-8.918576522075115	13.384519496135376	4098174
4098284	EDA	a single phase latch for high speed gaas domino circuits	2000	-7.4467964737724595	13.649038340256455	4098311
4098746	Arch	adder-based digital signal processor architecture for 80 ns cycle time	1984	-8.69014307226857	13.606983981736803	4098773
4099158	EDA	automatic design of vlsi pipelined lms architectures	2000	-8.819091838839785	13.47657972708977	4099185
4100408	Arch	reliable floating-point arithmetic algorithms for berger encoded operands	1992	-8.753090243868304	13.531664040366952	4100435
4101461	Arch	papa - packed arithmetic on a prefix adder for multimedia applications	2002	-8.594690649169001	13.493426948802655	4101488
4102046	Arch	unified hardware architecture for 128-bit block ciphers aes and camellia	2003	-7.260385659057907	15.034950636386853	4102073
4102652	HPC	power consumption of parallel spread spectrum correlator architectures	1998	-9.127461619189077	14.078741991357612	4102679
4103650	Arch	the design of the cmos current-mode general purpose analog processor	1994	-7.934516235522039	13.32726021240146	4103677
