v1
GXB_MERGING,PLL Reference Clock Select Block,289254,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_REFCLK_SELECT,Instrument_Unit_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT,
GXB_MERGING,PLL Reference Clock Select Block,289254,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_REFCLK_SELECT,Instrument_Unit_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT,
GXB_MERGING,PLL Reconfiguration Block,289248,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_RECONFIG,Instrument_Unit_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG,
GXB_MERGING,PLL Reconfiguration Block,289248,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_RECONFIG,Instrument_Unit_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~PLL_RECONFIG,
GXB_MERGING,Fractional PLL,288561,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL,Instrument_Unit_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL,
GXB_MERGING,Fractional PLL,288561,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL,Instrument_Unit_pll_0:pll_0|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL,
GXB_MERGING,PLL Output Counter,289200,Instrument_Unit_pll_1:pll_1|altera_pll:altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll1~PLL_OUTPUT_COUNTER,
GXB_MERGING,Clock enable block,27579,Instrument_Unit_pll_1:pll_1|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk~CLKENA0,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[0].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[1].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[2].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[3].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[4].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[5].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[6].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[7].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[8].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[9].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[10].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[11].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[12].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[13].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[14].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[15].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[16].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[17].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[19].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[18].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[21].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[22].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[23].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[24].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:address_gen[20].acv_ac_ldc|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|phy_clkbuf,
GXB_MERGING,PHY Clock Buffer,287951,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_ldc:memphy_ldc|phy_clkbuf,Instrument_Unit_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|Instrument_Unit_mem_if_ddr3_emif_0_p0:p0|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_memphy:umemphy|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_io_pads:uio_pads|Instrument_Unit_mem_if_ddr3_emif_0_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].phy_clkbuf,
