<HTML><HEAD><TITLE>Device Usage Statistics Report</TITLE></HEAD>
<BODY TEXT='#000000' BGCOLOR='#FFFFFF' LINK='#0000EE' VLINK='#551A8B' ALINK='#FF0000'><H3>Device Usage Page (usage_statistics_webtalk.html)</H3>This HTML page displays the device usage statistics that will be sent to Xilinx.<BR>To see the actual file transmitted to Xilinx, please click <A HREF="./usage_statistics_webtalk.xml">here</A>.<BR><BR><HR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>software_version_and_target_device</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>beta</B></TD><TD>FALSE</TD>
  <TD BGCOLOR='#DBE5F1'><B>build_version</B></TD><TD>2902540</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>date_generated</B></TD><TD>Thu Oct  2 17:39:28 2025</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_platform</B></TD><TD>WIN64</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>product_version</B></TD><TD>Vivado v2020.1 (64-bit)</TD>
  <TD BGCOLOR='#DBE5F1'><B>project_id</B></TD><TD>075918b604a44511a46055a331b7079b</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>project_iteration</B></TD><TD>4</TD>
  <TD BGCOLOR='#DBE5F1'><B>random_id</B></TD><TD>334b16f596f75c8bbff6d05355950ac1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>registration_id</B></TD><TD>334b16f596f75c8bbff6d05355950ac1</TD>
  <TD BGCOLOR='#DBE5F1'><B>route_design</B></TD><TD>TRUE</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_device</B></TD><TD>xc7z010</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_family</B></TD><TD>zynq</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>target_package</B></TD><TD>clg400</TD>
  <TD BGCOLOR='#DBE5F1'><B>target_speed</B></TD><TD>-1</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>tool_flow</B></TD><TD>Vivado</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>user_environment</B></TD></TR>
<TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>cpu_name</B></TD><TD>Intel(R) Core(TM) i7-8550U CPU @ 1.80GHz</TD>
  <TD BGCOLOR='#DBE5F1'><B>cpu_speed</B></TD><TD>1992 MHz</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>os_name</B></TD><TD>Windows Server 2016 or Windows 10</TD>
  <TD BGCOLOR='#DBE5F1'><B>os_release</B></TD><TD>major release  (build 9200)</TD>
</TR><TR ALIGN='LEFT'>  <TD BGCOLOR='#DBE5F1'><B>system_ram</B></TD><TD>8.000 GB</TD>
  <TD BGCOLOR='#DBE5F1'><B>total_processors</B></TD><TD>1</TD>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='4'><B>vivado_usage</B></TD></TR>
<TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>gui_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addrepositoryinfodialog_ok=1</TD>
   <TD>addrepositoryinfodialog_repository_tree=1</TD>
   <TD>addsrcwizard_specify_or_create_constraint_files=1</TD>
   <TD>applyrsbmultiautomationdialog_checkbox_tree=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>basedialog_cancel=3</TD>
   <TD>basedialog_ok=26</TD>
   <TD>basedialog_yes=7</TD>
   <TD>basereporttab_rerun=8</TD>
</TR><TR ALIGN='LEFT'>   <TD>boardchooser_board_table=1</TD>
   <TD>boardchooser_name=1</TD>
   <TD>boardchooser_vendor=1</TD>
   <TD>boardtreepanel_board_tree_panel=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>cmdmsgdialog_ok=8</TD>
   <TD>constraintschooserpanel_add_files=1</TD>
   <TD>coretreetablepanel_core_tree_table=45</TD>
   <TD>filesetpanel_file_set_panel_tree=52</TD>
</TR><TR ALIGN='LEFT'>   <TD>flownavigatortreepanel_flow_navigator_tree=10</TD>
   <TD>gettingstartedview_create_new_project=2</TD>
   <TD>ipstatussectionpanel_upgrade_selected=5</TD>
   <TD>mainmenumgr_checkpoint=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_edit=6</TD>
   <TD>mainmenumgr_export=2</TD>
   <TD>mainmenumgr_file=14</TD>
   <TD>mainmenumgr_flow=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_ip=6</TD>
   <TD>mainmenumgr_open_recent_project=2</TD>
   <TD>mainmenumgr_project=9</TD>
   <TD>mainmenumgr_reports=10</TD>
</TR><TR ALIGN='LEFT'>   <TD>mainmenumgr_text_editor=5</TD>
   <TD>mainmenumgr_tools=10</TD>
   <TD>mainmenumgr_window=4</TD>
   <TD>msgview_information_messages=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>msgview_warning_messages=2</TD>
   <TD>newipprojectwizard_ip_location=2</TD>
   <TD>packagerstepspanel_packager_steps_list=2</TD>
   <TD>pacommandnames_add_sources=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_auto_connect_ports=4</TD>
   <TD>pacommandnames_auto_connect_target=2</TD>
   <TD>pacommandnames_auto_update_hier=8</TD>
   <TD>pacommandnames_create_top_hdl=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_disconnect_rsb_pin=3</TD>
   <TD>pacommandnames_edit_in_ip_packager=1</TD>
   <TD>pacommandnames_generate_composite_file=1</TD>
   <TD>pacommandnames_ip_packager_wizard=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_new_ip_location=1</TD>
   <TD>pacommandnames_open_hardware_manager=1</TD>
   <TD>pacommandnames_open_project=1</TD>
   <TD>pacommandnames_report_ip_status=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>pacommandnames_reset_composite_file=7</TD>
   <TD>pacommandnames_validate_rsb_design=1</TD>
   <TD>paviews_project_summary=9</TD>
   <TD>paviews_tcl_object_view=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>portandinterfacefacettable_port_and_interface_facet_table=2</TD>
   <TD>programdebugtab_available_targets_on_server=1</TD>
   <TD>programdebugtab_open_target=2</TD>
   <TD>programdebugtab_program_device=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>programfpgadialog_program=1</TD>
   <TD>projectnamechooser_choose_project_location=3</TD>
   <TD>projectnamechooser_project_name=1</TD>
   <TD>rdicommands_custom_commands=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>rdicommands_properties=1</TD>
   <TD>rdicommands_settings=1</TD>
   <TD>rsbapplyautomationbar_run_connection_automation=3</TD>
   <TD>rsbexternalportproppanels_name=9</TD>
</TR><TR ALIGN='LEFT'>   <TD>saveprojectutils_save=1</TD>
   <TD>selectmenu_highlight=1</TD>
   <TD>settingsdialog_options_tree=1</TD>
   <TD>settingsdialog_project_tree=6</TD>
</TR><TR ALIGN='LEFT'>   <TD>settingsprojectiprepositorypage_add_repository=1</TD>
   <TD>simpleoutputproductdialog_close_dialog_unsaved_changes_will=2</TD>
   <TD>simpleoutputproductdialog_generate_output_products_immediately=3</TD>
   <TD>simpleoutputproductdialog_reset_output_products=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>srcmenu_ip_hierarchy=5</TD>
   <TD>syntheticagettingstartedview_recent_projects=6</TD>
   <TD>systembuildermenu_ip_documentation=6</TD>
   <TD>systembuilderview_add_ip=34</TD>
</TR><TR ALIGN='LEFT'>   <TD>systembuilderview_orientation=3</TD>
   <TD>systembuilderview_pinning=17</TD>
   <TD>systembuilderview_search=1</TD>
   <TD>systemtab_report_ip_status=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>systemtab_show_ip_status=1</TD>
   <TD>systemtreeview_system_tree=1</TD>
   <TD>taskbanner_close=5</TD>
   <TD>tclconsoleview_tcl_console_code_editor=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>tclobjecttreetable_treetable=8</TD>
   <TD>xpg_textfield_value_of_specified_parameter=3</TD>
   <TD>xpg_textfield_value_of_specified_parameter_manual=2</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>java_command_handlers</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>addsources=1</TD>
   <TD>autoconnectboardcomp=1</TD>
   <TD>autoconnectport=4</TD>
   <TD>autoconnecttarget=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>closeproject=3</TD>
   <TD>createblockdesign=1</TD>
   <TD>createtophdl=1</TD>
   <TD>customizersbblock=3</TD>
</TR><TR ALIGN='LEFT'>   <TD>disconnectrsbpin=3</TD>
   <TD>editdelete=10</TD>
   <TD>editinippackagerhandler=1</TD>
   <TD>editproperties=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>editundo=2</TD>
   <TD>fileexit=9</TD>
   <TD>ippackagerhandler=1</TD>
   <TD>ippackagerwizardhandler=1</TD>
</TR><TR ALIGN='LEFT'>   <TD>launchprogramfpga=1</TD>
   <TD>managecompositetargets=8</TD>
   <TD>newiplocationhandler=1</TD>
   <TD>newproject=2</TD>
</TR><TR ALIGN='LEFT'>   <TD>openhardwaremanager=1</TD>
   <TD>openproject=1</TD>
   <TD>reportipstatus=3</TD>
   <TD>runbitgen=7</TD>
</TR><TR ALIGN='LEFT'>   <TD>saversbdesign=11</TD>
   <TD>toolssettings=1</TD>
   <TD>upgradeip=5</TD>
   <TD>validatersbdesign=1</TD>
</TR>  </TABLE>
</TR><TR ALIGN='LEFT'>  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>other_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>guimode=26</TD>
</TR>  </TABLE>
  <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
   <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>project_data</B></TD></TR>
<TR ALIGN='LEFT'>   <TD>constraintsetcount=1</TD>
   <TD>core_container=false</TD>
   <TD>currentimplrun=impl_1</TD>
   <TD>currentsynthesisrun=synth_1</TD>
</TR><TR ALIGN='LEFT'>   <TD>default_library=xil_defaultlib</TD>
   <TD>designmode=RTL</TD>
   <TD>export_simulation_activehdl=0</TD>
   <TD>export_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_modelsim=0</TD>
   <TD>export_simulation_questa=0</TD>
   <TD>export_simulation_riviera=0</TD>
   <TD>export_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>export_simulation_xsim=0</TD>
   <TD>implstrategy=Vivado Implementation Defaults</TD>
   <TD>launch_simulation_activehdl=0</TD>
   <TD>launch_simulation_ies=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_modelsim=0</TD>
   <TD>launch_simulation_questa=0</TD>
   <TD>launch_simulation_riviera=0</TD>
   <TD>launch_simulation_vcs=0</TD>
</TR><TR ALIGN='LEFT'>   <TD>launch_simulation_xsim=0</TD>
   <TD>simulator_language=Mixed</TD>
   <TD>srcsetcount=6</TD>
   <TD>synthesisstrategy=Vivado Synthesis Defaults</TD>
</TR><TR ALIGN='LEFT'>   <TD>target_language=VHDL</TD>
   <TD>target_simulator=XSim</TD>
   <TD>totalimplruns=1</TD>
   <TD>totalsynthesisruns=1</TD>
</TR>  </TABLE>
</TR> </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>unisim_transformation</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>post_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=1</TD>
    <TD>carry4=550</TD>
    <TD>fdpe=8</TD>
    <TD>fdre=9318</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=264</TD>
    <TD>gnd=203</TD>
    <TD>ibuf=9</TD>
    <TD>lut1=433</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=1764</TD>
    <TD>lut3=1244</TD>
    <TD>lut4=1506</TD>
    <TD>lut5=1737</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=3876</TD>
    <TD>muxf7=321</TD>
    <TD>muxf8=64</TD>
    <TD>obuf=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1=4</TD>
    <TD>ramb36e1=7</TD>
    <TD>ramd32=1830</TD>
    <TD>rams32=610</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams64e=116</TD>
    <TD>srl16e=115</TD>
    <TD>srlc32e=70</TD>
    <TD>vcc=201</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>pre_unisim_transformation</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufg=1</TD>
    <TD>carry4=550</TD>
    <TD>fdpe=8</TD>
    <TD>fdre=9318</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse=264</TD>
    <TD>gnd=203</TD>
    <TD>ibuf=9</TD>
    <TD>lut1=433</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut2=1764</TD>
    <TD>lut3=1244</TD>
    <TD>lut4=1506</TD>
    <TD>lut5=1737</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut6=3876</TD>
    <TD>muxf7=321</TD>
    <TD>muxf8=64</TD>
    <TD>obuf=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>ram32m=305</TD>
    <TD>ram64x1s=116</TD>
    <TD>ramb18e1=4</TD>
    <TD>ramb36e1=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e=115</TD>
    <TD>srlc32e=70</TD>
    <TD>vcc=201</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>phys_opt_design_post_place</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-aggressive_hold_fix=default::[not_specified]</TD>
    <TD>-bram_register_opt=default::[not_specified]</TD>
    <TD>-clock_opt=default::[not_specified]</TD>
    <TD>-critical_cell_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-critical_pin_opt=default::[not_specified]</TD>
    <TD>-directive=default::[not_specified]</TD>
    <TD>-dsp_register_opt=default::[not_specified]</TD>
    <TD>-effort_level=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-fanout_opt=default::[not_specified]</TD>
    <TD>-hold_fix=default::[not_specified]</TD>
    <TD>-insert_negative_edge_ffs=default::[not_specified]</TD>
    <TD>-multi_clock_opt=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-placement_opt=default::[not_specified]</TD>
    <TD>-restruct_opt=default::[not_specified]</TD>
    <TD>-retime=default::[not_specified]</TD>
    <TD>-rewire=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shift_register_opt=default::[not_specified]</TD>
    <TD>-uram_register_opt=default::[not_specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
    <TD>-vhfn=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>power_opt_design</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options_spo</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-cell_types=default::all</TD>
    <TD>-clocks=default::[not_specified]</TD>
    <TD>-exclude_cells=default::[not_specified]</TD>
    <TD>-include_cells=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bram_ports_augmented=0</TD>
    <TD>bram_ports_newly_gated=6</TD>
    <TD>bram_ports_total=22</TD>
    <TD>flow_state=default</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_augmented=0</TD>
    <TD>slice_registers_newly_gated=0</TD>
    <TD>slice_registers_total=9099</TD>
    <TD>srls_augmented=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>srls_newly_gated=0</TD>
    <TD>srls_total=141</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>ip_statistics</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=17</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=4</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=13</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_a878</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=SBD</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>numblks=17</TD>
    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=4</TD>
    <TD>numhlsblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numnonxlnxblks=0</TD>
    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=13</TD>
    <TD>numsysgenblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>synth_mode=Global</TD>
    <TD>x_iplanguage=VERILOG</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=bd_afc3</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>IP_Integrator/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bdsource=USER</TD>
    <TD>core_container=NA</TD>
    <TD>da_axi4_cnt=2</TD>
    <TD>da_board_cnt=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>da_clkrst_cnt=6</TD>
    <TD>iptotal=1</TD>
    <TD>maxhierdepth=0</TD>
    <TD>numblks=16</TD>
</TR><TR ALIGN='LEFT'>    <TD>numhdlrefblks=0</TD>
    <TD>numhierblks=0</TD>
    <TD>numhlsblks=0</TD>
    <TD>numnonxlnxblks=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>numpkgbdblks=0</TD>
    <TD>numreposblks=16</TD>
    <TD>numsysgenblks=0</TD>
    <TD>synth_mode=Global</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=BlockDiagram</TD>
    <TD>x_ipname=design_1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipversion=1.00.a</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>apuesta/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=apuesta</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_traffic_gen_v3_0_7_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>atg_versal_400=0</TD>
    <TD>c_atg_axis_data_gen_type=0</TD>
    <TD>c_atg_basic_axi4=0</TD>
    <TD>c_atg_hltp_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_mif_addr_bits=6</TD>
    <TD>c_atg_mif_data_depth=64</TD>
    <TD>c_atg_repeat_type=0</TD>
    <TD>c_atg_slave_only=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_static=0</TD>
    <TD>c_atg_static_en_read=1</TD>
    <TD>c_atg_static_en_write=1</TD>
    <TD>c_atg_static_free_run=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_static_incr=0</TD>
    <TD>c_atg_static_length=16</TD>
    <TD>c_atg_static_rd_address=0x0000000013A00000</TD>
    <TD>c_atg_static_rd_high_address=0x0000000013A00FFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_static_rd_pipeline=3</TD>
    <TD>c_atg_static_trangap=0</TD>
    <TD>c_atg_static_wr_address=0x0000000012A00000</TD>
    <TD>c_atg_static_wr_high_address=0x0000000012A00FFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_static_wr_pipeline=3</TD>
    <TD>c_atg_streaming=0</TD>
    <TD>c_atg_streaming_max_len_bits=16</TD>
    <TD>c_atg_streaming_mem_file=no_mem_file_loaded</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_streaming_mst_lpbk=0</TD>
    <TD>c_atg_streaming_mst_only=1</TD>
    <TD>c_atg_streaming_slv_lpbk=0</TD>
    <TD>c_atg_system_ch1_high=0xFFFFFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_ch1_low=0x00000000</TD>
    <TD>c_atg_system_ch2_high=0x000001FF</TD>
    <TD>c_atg_system_ch2_low=0x00000100</TD>
    <TD>c_atg_system_ch3_high=0x000002FF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_ch3_low=0x00000200</TD>
    <TD>c_atg_system_ch4_high=0x000003FF</TD>
    <TD>c_atg_system_ch4_low=0x00000300</TD>
    <TD>c_atg_system_ch5_high=0x000004FF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_ch5_low=0x00000400</TD>
    <TD>c_atg_system_cmd_max_retry=2147483647</TD>
    <TD>c_atg_system_init=0</TD>
    <TD>c_atg_system_init_addr_mif=design_1_axi_traffic_gen_0_0_addr.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_init_ctrl_mif=design_1_axi_traffic_gen_0_0_ctrl.mem</TD>
    <TD>c_atg_system_init_data_mif=design_1_axi_traffic_gen_0_0_data.mem</TD>
    <TD>c_atg_system_init_mask_mif=design_1_axi_traffic_gen_0_0_mask.mem</TD>
    <TD>c_atg_system_max_channels=00000000000000000000000000000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_test=1</TD>
    <TD>c_atg_system_test_max_clks=5000</TD>
    <TD>c_axi_rd_addr_seed=0x5A5A</TD>
    <TD>c_axi_wr_addr_seed=0x7C9B</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis1_has_tkeep=1</TD>
    <TD>c_axis1_has_tstrb=1</TD>
    <TD>c_axis2_has_tkeep=0</TD>
    <TD>c_axis2_has_tstrb=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_sparse_en=1</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=8</TD>
    <TD>c_axis_tid_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=8</TD>
    <TD>c_baseaddr=0x00000000</TD>
    <TD>c_family=zynq</TD>
    <TD>c_highaddr=0x0000FFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=32</TD>
    <TD>c_m_axi_aruser_width=8</TD>
    <TD>c_m_axi_awuser_width=8</TD>
    <TD>c_m_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_thread_id_width=1</TD>
    <TD>c_no_excl=0</TD>
    <TD>c_raminit_addrram0_f=design_1_axi_traffic_gen_0_0_default_addrram.mem</TD>
    <TD>c_raminit_cmdram0_f=design_1_axi_traffic_gen_0_0_default_cmdram.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_raminit_cmdram1_f=NONE</TD>
    <TD>c_raminit_cmdram2_f=NONE</TD>
    <TD>c_raminit_cmdram3_f=NONE</TD>
    <TD>c_raminit_paramram0_f=design_1_axi_traffic_gen_0_0_default_prmram.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_raminit_sram0_f=design_1_axi_traffic_gen_0_0_default_mstram.mem</TD>
    <TD>c_read_only=0</TD>
    <TD>c_repeat_count=254</TD>
    <TD>c_s_axi_aruser_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_awuser_width=8</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_strm_data_seed=0xABCD</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_only=0</TD>
    <TD>c_zero_invalid=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_traffic_gen</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>axi_traffic_gen_v3_0_7_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>atg_versal_400=0</TD>
    <TD>c_atg_axis_data_gen_type=0</TD>
    <TD>c_atg_basic_axi4=0</TD>
    <TD>c_atg_hltp_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_mif_addr_bits=4</TD>
    <TD>c_atg_mif_data_depth=16</TD>
    <TD>c_atg_repeat_type=0</TD>
    <TD>c_atg_slave_only=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_static=0</TD>
    <TD>c_atg_static_en_read=1</TD>
    <TD>c_atg_static_en_write=1</TD>
    <TD>c_atg_static_free_run=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_static_incr=0</TD>
    <TD>c_atg_static_length=16</TD>
    <TD>c_atg_static_rd_address=0x0000000013A00FFF</TD>
    <TD>c_atg_static_rd_high_address=0x0000000013A00FFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_static_rd_pipeline=3</TD>
    <TD>c_atg_static_trangap=0</TD>
    <TD>c_atg_static_wr_address=0x0000000013A00FFF</TD>
    <TD>c_atg_static_wr_high_address=0x0000000013A00FFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_static_wr_pipeline=3</TD>
    <TD>c_atg_streaming=0</TD>
    <TD>c_atg_streaming_max_len_bits=16</TD>
    <TD>c_atg_streaming_mem_file=no_mem_file_loaded</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_streaming_mst_lpbk=0</TD>
    <TD>c_atg_streaming_mst_only=0</TD>
    <TD>c_atg_streaming_slv_lpbk=0</TD>
    <TD>c_atg_system_ch1_high=0xFFFFFFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_ch1_low=0x00000000</TD>
    <TD>c_atg_system_ch2_high=0x000001FF</TD>
    <TD>c_atg_system_ch2_low=0x00000100</TD>
    <TD>c_atg_system_ch3_high=0x000002FF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_ch3_low=0x00000200</TD>
    <TD>c_atg_system_ch4_high=0x000003FF</TD>
    <TD>c_atg_system_ch4_low=0x00000300</TD>
    <TD>c_atg_system_ch5_high=0x000004FF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_ch5_low=0x00000400</TD>
    <TD>c_atg_system_cmd_max_retry=256</TD>
    <TD>c_atg_system_init=0</TD>
    <TD>c_atg_system_init_addr_mif=design_1_axi_traffic_gen_1_0_addr.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_init_ctrl_mif=design_1_axi_traffic_gen_1_0_ctrl.mem</TD>
    <TD>c_atg_system_init_data_mif=design_1_axi_traffic_gen_1_0_data.mem</TD>
    <TD>c_atg_system_init_mask_mif=design_1_axi_traffic_gen_1_0_mask.mem</TD>
    <TD>c_atg_system_max_channels=00000000000000000000000000000001</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_atg_system_test=0</TD>
    <TD>c_atg_system_test_max_clks=5000</TD>
    <TD>c_axi_rd_addr_seed=0x5A5A</TD>
    <TD>c_axi_wr_addr_seed=0x7C9B</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis1_has_tkeep=1</TD>
    <TD>c_axis1_has_tstrb=1</TD>
    <TD>c_axis2_has_tkeep=1</TD>
    <TD>c_axis2_has_tstrb=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_sparse_en=1</TD>
    <TD>c_axis_tdata_width=32</TD>
    <TD>c_axis_tdest_width=8</TD>
    <TD>c_axis_tid_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axis_tuser_width=8</TD>
    <TD>c_baseaddr=0x44A00000</TD>
    <TD>c_family=zynq</TD>
    <TD>c_highaddr=0x44A0FFFF</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_addr_width=32</TD>
    <TD>c_m_axi_aruser_width=8</TD>
    <TD>c_m_axi_awuser_width=8</TD>
    <TD>c_m_axi_data_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_axi_thread_id_width=1</TD>
    <TD>c_no_excl=0</TD>
    <TD>c_raminit_addrram0_f=design_1_axi_traffic_gen_1_0_default_addrram.mem</TD>
    <TD>c_raminit_cmdram0_f=design_1_axi_traffic_gen_1_0_default_cmdram.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_raminit_cmdram1_f=NONE</TD>
    <TD>c_raminit_cmdram2_f=NONE</TD>
    <TD>c_raminit_cmdram3_f=NONE</TD>
    <TD>c_raminit_paramram0_f=design_1_axi_traffic_gen_1_0_default_prmram.mem</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_raminit_sram0_f=design_1_axi_traffic_gen_1_0_default_mstram.mem</TD>
    <TD>c_read_only=0</TD>
    <TD>c_repeat_count=254</TD>
    <TD>c_s_axi_aruser_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_axi_awuser_width=1</TD>
    <TD>c_s_axi_data_width=32</TD>
    <TD>c_s_axi_id_width=1</TD>
    <TD>c_strm_data_seed=0xABCD</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_only=0</TD>
    <TD>c_zero_invalid=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=axi_traffic_gen</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_a878/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=smartconnect</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>bd_afc3/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=smartconnect</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clk_manager/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clk_freq_hz=125000000</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=clk_manager</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>debouncer/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clk_freq_hz=125000000</TD>
    <TD>core_container=NA</TD>
    <TD>debounce_time_ms=20</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=debouncer</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>debouncer/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>clk_freq_hz=125000000</TD>
    <TD>core_container=NA</TD>
    <TD>debounce_time_ms=20</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=debouncer</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>labtools_xsdbm_v3_00_a/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_bscan_mode=false</TD>
    <TD>c_bscan_mode_with_core=false</TD>
    <TD>c_clk_input_freq_hz=300000000</TD>
    <TD>c_en_bscanid_vec=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_enable_clk_divider=false</TD>
    <TD>c_num_bscan_master_ports=0</TD>
    <TD>c_two_prim_mode=false</TD>
    <TD>c_use_ext_bscan=false</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_user_scan_chain=1</TD>
    <TD>c_xsdb_num_slaves=1</TD>
    <TD>component_name=dbg_hub_CV</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>led_controller/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=led_controller</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>proc_sys_reset/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aux_reset_high=0</TD>
    <TD>c_aux_rst_width=4</TD>
    <TD>c_ext_reset_high=0</TD>
    <TD>c_ext_rst_width=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_family=zynq</TD>
    <TD>c_num_bus_rst=1</TD>
    <TD>c_num_interconnect_aresetn=1</TD>
    <TD>c_num_perp_aresetn=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_perp_rst=1</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=13</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=proc_sys_reset</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=5.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>rgb_rainbow_v1_0/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_s00_axi_addr_width=10</TD>
    <TD>c_s00_axi_aruser_width=8</TD>
    <TD>c_s00_axi_awuser_width=8</TD>
    <TD>c_s00_axi_buser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s00_axi_data_width=32</TD>
    <TD>c_s00_axi_id_width=0</TD>
    <TD>c_s00_axi_ruser_width=0</TD>
    <TD>c_s00_axi_wuser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=4</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=rgb_rainbow</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>ruleta/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=ruleta</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_axi2sc_v1_0_7_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_arpayld_width=145</TD>
    <TD>c_awpayld_width=145</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_rdata_width=32</TD>
    <TD>c_axi_wdata_width=32</TD>
    <TD>c_bpayld_width=5</TD>
    <TD>c_msc_route_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rpayld_width=51</TD>
    <TD>c_sc_addr_width=32</TD>
    <TD>c_sc_aruser_width=8</TD>
    <TD>c_sc_awuser_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_buser_width=0</TD>
    <TD>c_sc_id_width=1</TD>
    <TD>c_sc_rdata_width=32</TD>
    <TD>c_sc_ruser_bits_per_byte=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_wdata_width=32</TD>
    <TD>c_sc_wuser_bits_per_byte=0</TD>
    <TD>c_ssc_route_width=1</TD>
    <TD>c_wpayld_width=52</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_axi2sc</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_axi2sc_v1_0_7_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_arpayld_width=138</TD>
    <TD>c_awpayld_width=138</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_rdata_width=32</TD>
    <TD>c_axi_wdata_width=32</TD>
    <TD>c_bpayld_width=5</TD>
    <TD>c_msc_route_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rpayld_width=51</TD>
    <TD>c_sc_addr_width=32</TD>
    <TD>c_sc_aruser_width=0</TD>
    <TD>c_sc_awuser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_buser_width=0</TD>
    <TD>c_sc_id_width=1</TD>
    <TD>c_sc_rdata_width=32</TD>
    <TD>c_sc_ruser_bits_per_byte=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_wdata_width=32</TD>
    <TD>c_sc_wuser_bits_per_byte=0</TD>
    <TD>c_ssc_route_width=1</TD>
    <TD>c_wpayld_width=52</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_axi2sc</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_exit_v1_0_10_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_width=10</TD>
    <TD>c_enable_pipelining=0</TD>
    <TD>c_family=zynq</TD>
    <TD>c_has_lock=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_cascaded=0</TD>
    <TD>c_m_aruser_width=8</TD>
    <TD>c_m_awuser_width=8</TD>
    <TD>c_m_buser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_id_width=0</TD>
    <TD>c_m_limit_read_length=256</TD>
    <TD>c_m_limit_write_length=256</TD>
    <TD>c_m_protocol=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_ruser_bits_per_byte=0</TD>
    <TD>c_m_ruser_width=0</TD>
    <TD>c_m_wuser_bits_per_byte=0</TD>
    <TD>c_m_wuser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_ruser_bits_per_byte=0</TD>
    <TD>c_max_wuser_bits_per_byte=0</TD>
    <TD>c_mep_identifier_width=1</TD>
    <TD>c_num_msc=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_read_outstanding=7</TD>
    <TD>c_num_write_outstanding=7</TD>
    <TD>c_rdata_width=32</TD>
    <TD>c_read_acceptance=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_id_width=1</TD>
    <TD>c_single_issuing=0</TD>
    <TD>c_ssc_route_array=0b10</TD>
    <TD>c_ssc_route_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdata_width=32</TD>
    <TD>c_write_acceptance=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=10</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_exit</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_exit_v1_0_10_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_width=32</TD>
    <TD>c_enable_pipelining=0</TD>
    <TD>c_family=zynq</TD>
    <TD>c_has_lock=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_cascaded=0</TD>
    <TD>c_m_aruser_width=0</TD>
    <TD>c_m_awuser_width=0</TD>
    <TD>c_m_buser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_id_width=0</TD>
    <TD>c_m_limit_read_length=1</TD>
    <TD>c_m_limit_write_length=1</TD>
    <TD>c_m_protocol=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_ruser_bits_per_byte=0</TD>
    <TD>c_m_ruser_width=0</TD>
    <TD>c_m_wuser_bits_per_byte=0</TD>
    <TD>c_m_wuser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_ruser_bits_per_byte=0</TD>
    <TD>c_max_wuser_bits_per_byte=0</TD>
    <TD>c_mep_identifier_width=1</TD>
    <TD>c_num_msc=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_read_outstanding=1</TD>
    <TD>c_num_write_outstanding=1</TD>
    <TD>c_rdata_width=32</TD>
    <TD>c_read_acceptance=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_id_width=1</TD>
    <TD>c_single_issuing=0</TD>
    <TD>c_ssc_route_array=0b01</TD>
    <TD>c_ssc_route_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_wdata_width=32</TD>
    <TD>c_write_acceptance=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipcorerevision=10</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_exit</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_mmu_v1_0_9_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_width=32</TD>
    <TD>c_enable_pipelining=0</TD>
    <TD>c_family=zynq</TD>
    <TD>c_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_cascaded=0</TD>
    <TD>c_msc_route_array=0b1</TD>
    <TD>c_msc_route_width=1</TD>
    <TD>c_num_msc=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_read_outstanding=7</TD>
    <TD>c_num_seg=1</TD>
    <TD>c_num_write_outstanding=7</TD>
    <TD>c_rdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_acceptance=32</TD>
    <TD>c_s_aruser_width=8</TD>
    <TD>c_s_awuser_width=8</TD>
    <TD>c_s_buser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_protocol=0</TD>
    <TD>c_s_ruser_width=0</TD>
    <TD>c_s_wuser_width=0</TD>
    <TD>c_seg_base_addr_array=0x0000000076000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_seg_secure_read_array=0b0</TD>
    <TD>c_seg_secure_write_array=0b0</TD>
    <TD>c_seg_sep_route_array=0x0000000000000000</TD>
    <TD>c_seg_size_array=0x00000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_seg_supports_read_array=0x1</TD>
    <TD>c_seg_supports_write_array=0x1</TD>
    <TD>c_single_issuing=0</TD>
    <TD>c_supports_narrow=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_supports_read_decerr=0</TD>
    <TD>c_supports_wrap=1</TD>
    <TD>c_supports_write_decerr=0</TD>
    <TD>c_wdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_acceptance=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_mmu</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_mmu_v1_0_9_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_width=32</TD>
    <TD>c_enable_pipelining=0</TD>
    <TD>c_family=zynq</TD>
    <TD>c_id_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_is_cascaded=0</TD>
    <TD>c_msc_route_array=0b1</TD>
    <TD>c_msc_route_width=1</TD>
    <TD>c_num_msc=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_read_outstanding=1</TD>
    <TD>c_num_seg=1</TD>
    <TD>c_num_write_outstanding=1</TD>
    <TD>c_rdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_acceptance=32</TD>
    <TD>c_s_aruser_width=0</TD>
    <TD>c_s_awuser_width=0</TD>
    <TD>c_s_buser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_s_protocol=2</TD>
    <TD>c_s_ruser_width=0</TD>
    <TD>c_s_wuser_width=0</TD>
    <TD>c_seg_base_addr_array=0x0000000044a00000</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_seg_secure_read_array=0b0</TD>
    <TD>c_seg_secure_write_array=0b0</TD>
    <TD>c_seg_sep_route_array=0x0000000000000000</TD>
    <TD>c_seg_size_array=0x00000010</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_seg_supports_read_array=0x1</TD>
    <TD>c_seg_supports_write_array=0x1</TD>
    <TD>c_single_issuing=0</TD>
    <TD>c_supports_narrow=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_supports_read_decerr=0</TD>
    <TD>c_supports_wrap=1</TD>
    <TD>c_supports_write_decerr=0</TD>
    <TD>c_wdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_write_acceptance=32</TD>
    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_mmu</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipsimlanguage=MIXED</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/10</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=1</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=1</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=52</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=2</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=7</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=145</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=3</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=7</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=145</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/3</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=4</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=7</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=5</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/4</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=0</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=7</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=51</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/5</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=1</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=7</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=52</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/6</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=2</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=1</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=138</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/7</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=3</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=1</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=138</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/8</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=4</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=1</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=5</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_node_v1_0_11_top/9</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_aclk_relationship=1</TD>
    <TD>c_aclken_conversion=0</TD>
    <TD>c_addr_width=32</TD>
    <TD>c_arbiter_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_channel=0</TD>
    <TD>c_disable_ip=0</TD>
    <TD>c_enable_pipelining=0x01</TD>
    <TD>c_family=zynq</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_fifo_ip=0</TD>
    <TD>c_fifo_output_reg=1</TD>
    <TD>c_fifo_size=5</TD>
    <TD>c_fifo_type=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_m_num_bytes_array=0x0000000400000004</TD>
    <TD>c_m_pipeline=0</TD>
    <TD>c_m_send_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_payld_bytes=4</TD>
    <TD>c_num_mi=1</TD>
    <TD>c_num_outstanding=1</TD>
    <TD>c_num_si=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_payld_width=51</TD>
    <TD>c_s_latency=0</TD>
    <TD>c_s_num_bytes_array=0x00000004</TD>
    <TD>c_s_pipeline=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_route_width=1</TD>
    <TD>c_synchronization_stages=3</TD>
    <TD>c_user_bits_per_byte=0</TD>
    <TD>c_user_width=512</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=11</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_node</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_sc2axi_v1_0_7_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_arpayld_width=145</TD>
    <TD>c_awpayld_width=145</TD>
    <TD>c_axi_addr_width=10</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_rdata_width=32</TD>
    <TD>c_axi_wdata_width=32</TD>
    <TD>c_bpayld_width=5</TD>
    <TD>c_msc_route_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rpayld_width=51</TD>
    <TD>c_sc_addr_width=32</TD>
    <TD>c_sc_aruser_width=8</TD>
    <TD>c_sc_awuser_width=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_buser_width=0</TD>
    <TD>c_sc_id_width=1</TD>
    <TD>c_sc_rdata_width=32</TD>
    <TD>c_sc_ruser_bits_per_byte=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_wdata_width=32</TD>
    <TD>c_sc_wuser_bits_per_byte=0</TD>
    <TD>c_ssc_route_width=1</TD>
    <TD>c_wpayld_width=52</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_sc2axi</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_sc2axi_v1_0_7_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_arpayld_width=138</TD>
    <TD>c_awpayld_width=138</TD>
    <TD>c_axi_addr_width=32</TD>
    <TD>c_axi_id_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_axi_rdata_width=32</TD>
    <TD>c_axi_wdata_width=32</TD>
    <TD>c_bpayld_width=5</TD>
    <TD>c_msc_route_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_rpayld_width=51</TD>
    <TD>c_sc_addr_width=32</TD>
    <TD>c_sc_aruser_width=0</TD>
    <TD>c_sc_awuser_width=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_buser_width=0</TD>
    <TD>c_sc_id_width=1</TD>
    <TD>c_sc_rdata_width=32</TD>
    <TD>c_sc_ruser_bits_per_byte=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sc_wdata_width=32</TD>
    <TD>c_sc_wuser_bits_per_byte=0</TD>
    <TD>c_ssc_route_width=1</TD>
    <TD>c_wpayld_width=52</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=7</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_sc2axi</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_si_converter_v1_0_9_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_width=32</TD>
    <TD>c_axilite_conv=0</TD>
    <TD>c_enable_pipelining=0x1</TD>
    <TD>c_has_burst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_is_cascaded=0</TD>
    <TD>c_limit_read_length=0</TD>
    <TD>c_limit_write_length=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_ruser_bits_per_byte=0</TD>
    <TD>c_max_wuser_bits_per_byte=0</TD>
    <TD>c_mep_identifier_width=1</TD>
    <TD>c_msc_rdata_width_array=0x00000020</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msc_wdata_width_array=0x00000020</TD>
    <TD>c_num_msc=1</TD>
    <TD>c_num_read_outstanding=7</TD>
    <TD>c_num_read_threads=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_seg=1</TD>
    <TD>c_num_write_outstanding=7</TD>
    <TD>c_num_write_threads=1</TD>
    <TD>c_rdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_acceptance=32</TD>
    <TD>c_read_watermark=0</TD>
    <TD>c_s_ruser_bits_per_byte=0</TD>
    <TD>c_s_wuser_bits_per_byte=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sep_protocol_array=0x00000000</TD>
    <TD>c_sep_rdata_width_array=0x00000020</TD>
    <TD>c_sep_wdata_width_array=0x00000020</TD>
    <TD>c_single_issuing=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_supports_narrow=1</TD>
    <TD>c_wdata_width=32</TD>
    <TD>c_write_acceptance=32</TD>
    <TD>c_write_watermark=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_si_converter</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_si_converter_v1_0_9_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_width=32</TD>
    <TD>c_axilite_conv=0</TD>
    <TD>c_enable_pipelining=0x1</TD>
    <TD>c_has_burst=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_id_width=1</TD>
    <TD>c_is_cascaded=0</TD>
    <TD>c_limit_read_length=0</TD>
    <TD>c_limit_write_length=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_max_ruser_bits_per_byte=0</TD>
    <TD>c_max_wuser_bits_per_byte=0</TD>
    <TD>c_mep_identifier_width=1</TD>
    <TD>c_msc_rdata_width_array=0x00000020</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_msc_wdata_width_array=0x00000020</TD>
    <TD>c_num_msc=1</TD>
    <TD>c_num_read_outstanding=1</TD>
    <TD>c_num_read_threads=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_seg=1</TD>
    <TD>c_num_write_outstanding=1</TD>
    <TD>c_num_write_threads=1</TD>
    <TD>c_rdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_acceptance=32</TD>
    <TD>c_read_watermark=0</TD>
    <TD>c_s_ruser_bits_per_byte=0</TD>
    <TD>c_s_wuser_bits_per_byte=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_sep_protocol_array=0x00000000</TD>
    <TD>c_sep_rdata_width_array=0x00000020</TD>
    <TD>c_sep_wdata_width_array=0x00000020</TD>
    <TD>c_single_issuing=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_supports_narrow=0</TD>
    <TD>c_wdata_width=32</TD>
    <TD>c_write_acceptance=32</TD>
    <TD>c_write_watermark=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=9</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_si_converter</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_transaction_regulator_v1_0_8_top/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_width=32</TD>
    <TD>c_enable_pipelining=0x1</TD>
    <TD>c_family=zynq</TD>
    <TD>c_is_cascaded=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_id_width=1</TD>
    <TD>c_mep_identifier=1</TD>
    <TD>c_mep_identifier_width=1</TD>
    <TD>c_num_read_outstanding=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_read_threads=1</TD>
    <TD>c_num_write_outstanding=7</TD>
    <TD>c_num_write_threads=1</TD>
    <TD>c_rdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_acceptance=32</TD>
    <TD>c_s_id_width=1</TD>
    <TD>c_sep_route_width=1</TD>
    <TD>c_single_issuing=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_supports_read_deadlock=0</TD>
    <TD>c_supports_write_deadlock=0</TD>
    <TD>c_wdata_width=32</TD>
    <TD>c_write_acceptance=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=8</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_transaction_regulator</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>sc_transaction_regulator_v1_0_8_top/2</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_addr_width=32</TD>
    <TD>c_enable_pipelining=0x1</TD>
    <TD>c_family=zynq</TD>
    <TD>c_is_cascaded=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_m_id_width=1</TD>
    <TD>c_mep_identifier=0</TD>
    <TD>c_mep_identifier_width=1</TD>
    <TD>c_num_read_outstanding=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_read_threads=1</TD>
    <TD>c_num_write_outstanding=1</TD>
    <TD>c_num_write_threads=1</TD>
    <TD>c_rdata_width=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_read_acceptance=32</TD>
    <TD>c_s_id_width=0</TD>
    <TD>c_sep_route_width=1</TD>
    <TD>c_single_issuing=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_supports_read_deadlock=0</TD>
    <TD>c_supports_write_deadlock=0</TD>
    <TD>c_wdata_width=32</TD>
    <TD>c_write_acceptance=32</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=8</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=sc_transaction_regulator</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>settings/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=settings</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>state_machine/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>iptotal=1</TD>
    <TD>x_ipcorerevision=2</TD>
    <TD>x_iplanguage=VHDL</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_iplibrary=user</TD>
    <TD>x_ipname=state_machine</TD>
    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipsimlanguage=MIXED</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=1.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>vio/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>c_build_revision=0</TD>
    <TD>c_core_info1=0</TD>
    <TD>c_core_info2=0</TD>
    <TD>c_core_major_ver=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_core_minor_alpha_ver=97</TD>
    <TD>c_core_minor_ver=0</TD>
    <TD>c_core_type=2</TD>
    <TD>c_cse_drv_ver=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_en_probe_in_activity=0</TD>
    <TD>c_major_version=2013</TD>
    <TD>c_minor_version=1</TD>
    <TD>c_next_slave=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_num_probe_in=0</TD>
    <TD>c_num_probe_out=1</TD>
    <TD>c_pipe_iface=0</TD>
    <TD>c_probe_in0_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in100_width=1</TD>
    <TD>c_probe_in101_width=1</TD>
    <TD>c_probe_in102_width=1</TD>
    <TD>c_probe_in103_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in104_width=1</TD>
    <TD>c_probe_in105_width=1</TD>
    <TD>c_probe_in106_width=1</TD>
    <TD>c_probe_in107_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in108_width=1</TD>
    <TD>c_probe_in109_width=1</TD>
    <TD>c_probe_in10_width=1</TD>
    <TD>c_probe_in110_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in111_width=1</TD>
    <TD>c_probe_in112_width=1</TD>
    <TD>c_probe_in113_width=1</TD>
    <TD>c_probe_in114_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in115_width=1</TD>
    <TD>c_probe_in116_width=1</TD>
    <TD>c_probe_in117_width=1</TD>
    <TD>c_probe_in118_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in119_width=1</TD>
    <TD>c_probe_in11_width=1</TD>
    <TD>c_probe_in120_width=1</TD>
    <TD>c_probe_in121_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in122_width=1</TD>
    <TD>c_probe_in123_width=1</TD>
    <TD>c_probe_in124_width=1</TD>
    <TD>c_probe_in125_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in126_width=1</TD>
    <TD>c_probe_in127_width=1</TD>
    <TD>c_probe_in128_width=1</TD>
    <TD>c_probe_in129_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in12_width=1</TD>
    <TD>c_probe_in130_width=1</TD>
    <TD>c_probe_in131_width=1</TD>
    <TD>c_probe_in132_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in133_width=1</TD>
    <TD>c_probe_in134_width=1</TD>
    <TD>c_probe_in135_width=1</TD>
    <TD>c_probe_in136_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in137_width=1</TD>
    <TD>c_probe_in138_width=1</TD>
    <TD>c_probe_in139_width=1</TD>
    <TD>c_probe_in13_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in140_width=1</TD>
    <TD>c_probe_in141_width=1</TD>
    <TD>c_probe_in142_width=1</TD>
    <TD>c_probe_in143_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in144_width=1</TD>
    <TD>c_probe_in145_width=1</TD>
    <TD>c_probe_in146_width=1</TD>
    <TD>c_probe_in147_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in148_width=1</TD>
    <TD>c_probe_in149_width=1</TD>
    <TD>c_probe_in14_width=1</TD>
    <TD>c_probe_in150_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in151_width=1</TD>
    <TD>c_probe_in152_width=1</TD>
    <TD>c_probe_in153_width=1</TD>
    <TD>c_probe_in154_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in155_width=1</TD>
    <TD>c_probe_in156_width=1</TD>
    <TD>c_probe_in157_width=1</TD>
    <TD>c_probe_in158_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in159_width=1</TD>
    <TD>c_probe_in15_width=1</TD>
    <TD>c_probe_in160_width=1</TD>
    <TD>c_probe_in161_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in162_width=1</TD>
    <TD>c_probe_in163_width=1</TD>
    <TD>c_probe_in164_width=1</TD>
    <TD>c_probe_in165_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in166_width=1</TD>
    <TD>c_probe_in167_width=1</TD>
    <TD>c_probe_in168_width=1</TD>
    <TD>c_probe_in169_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in16_width=1</TD>
    <TD>c_probe_in170_width=1</TD>
    <TD>c_probe_in171_width=1</TD>
    <TD>c_probe_in172_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in173_width=1</TD>
    <TD>c_probe_in174_width=1</TD>
    <TD>c_probe_in175_width=1</TD>
    <TD>c_probe_in176_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in177_width=1</TD>
    <TD>c_probe_in178_width=1</TD>
    <TD>c_probe_in179_width=1</TD>
    <TD>c_probe_in17_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in180_width=1</TD>
    <TD>c_probe_in181_width=1</TD>
    <TD>c_probe_in182_width=1</TD>
    <TD>c_probe_in183_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in184_width=1</TD>
    <TD>c_probe_in185_width=1</TD>
    <TD>c_probe_in186_width=1</TD>
    <TD>c_probe_in187_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in188_width=1</TD>
    <TD>c_probe_in189_width=1</TD>
    <TD>c_probe_in18_width=1</TD>
    <TD>c_probe_in190_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in191_width=1</TD>
    <TD>c_probe_in192_width=1</TD>
    <TD>c_probe_in193_width=1</TD>
    <TD>c_probe_in194_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in195_width=1</TD>
    <TD>c_probe_in196_width=1</TD>
    <TD>c_probe_in197_width=1</TD>
    <TD>c_probe_in198_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in199_width=1</TD>
    <TD>c_probe_in19_width=1</TD>
    <TD>c_probe_in1_width=1</TD>
    <TD>c_probe_in200_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in201_width=1</TD>
    <TD>c_probe_in202_width=1</TD>
    <TD>c_probe_in203_width=1</TD>
    <TD>c_probe_in204_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in205_width=1</TD>
    <TD>c_probe_in206_width=1</TD>
    <TD>c_probe_in207_width=1</TD>
    <TD>c_probe_in208_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in209_width=1</TD>
    <TD>c_probe_in20_width=1</TD>
    <TD>c_probe_in210_width=1</TD>
    <TD>c_probe_in211_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in212_width=1</TD>
    <TD>c_probe_in213_width=1</TD>
    <TD>c_probe_in214_width=1</TD>
    <TD>c_probe_in215_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in216_width=1</TD>
    <TD>c_probe_in217_width=1</TD>
    <TD>c_probe_in218_width=1</TD>
    <TD>c_probe_in219_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in21_width=1</TD>
    <TD>c_probe_in220_width=1</TD>
    <TD>c_probe_in221_width=1</TD>
    <TD>c_probe_in222_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in223_width=1</TD>
    <TD>c_probe_in224_width=1</TD>
    <TD>c_probe_in225_width=1</TD>
    <TD>c_probe_in226_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in227_width=1</TD>
    <TD>c_probe_in228_width=1</TD>
    <TD>c_probe_in229_width=1</TD>
    <TD>c_probe_in22_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in230_width=1</TD>
    <TD>c_probe_in231_width=1</TD>
    <TD>c_probe_in232_width=1</TD>
    <TD>c_probe_in233_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in234_width=1</TD>
    <TD>c_probe_in235_width=1</TD>
    <TD>c_probe_in236_width=1</TD>
    <TD>c_probe_in237_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in238_width=1</TD>
    <TD>c_probe_in239_width=1</TD>
    <TD>c_probe_in23_width=1</TD>
    <TD>c_probe_in240_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in241_width=1</TD>
    <TD>c_probe_in242_width=1</TD>
    <TD>c_probe_in243_width=1</TD>
    <TD>c_probe_in244_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in245_width=1</TD>
    <TD>c_probe_in246_width=1</TD>
    <TD>c_probe_in247_width=1</TD>
    <TD>c_probe_in248_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in249_width=1</TD>
    <TD>c_probe_in24_width=1</TD>
    <TD>c_probe_in250_width=1</TD>
    <TD>c_probe_in251_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in252_width=1</TD>
    <TD>c_probe_in253_width=1</TD>
    <TD>c_probe_in254_width=1</TD>
    <TD>c_probe_in255_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in25_width=1</TD>
    <TD>c_probe_in26_width=1</TD>
    <TD>c_probe_in27_width=1</TD>
    <TD>c_probe_in28_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in29_width=1</TD>
    <TD>c_probe_in2_width=1</TD>
    <TD>c_probe_in30_width=1</TD>
    <TD>c_probe_in31_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in32_width=1</TD>
    <TD>c_probe_in33_width=1</TD>
    <TD>c_probe_in34_width=1</TD>
    <TD>c_probe_in35_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in36_width=1</TD>
    <TD>c_probe_in37_width=1</TD>
    <TD>c_probe_in38_width=1</TD>
    <TD>c_probe_in39_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in3_width=1</TD>
    <TD>c_probe_in40_width=1</TD>
    <TD>c_probe_in41_width=1</TD>
    <TD>c_probe_in42_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in43_width=1</TD>
    <TD>c_probe_in44_width=1</TD>
    <TD>c_probe_in45_width=1</TD>
    <TD>c_probe_in46_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in47_width=1</TD>
    <TD>c_probe_in48_width=1</TD>
    <TD>c_probe_in49_width=1</TD>
    <TD>c_probe_in4_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in50_width=1</TD>
    <TD>c_probe_in51_width=1</TD>
    <TD>c_probe_in52_width=1</TD>
    <TD>c_probe_in53_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in54_width=1</TD>
    <TD>c_probe_in55_width=1</TD>
    <TD>c_probe_in56_width=1</TD>
    <TD>c_probe_in57_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in58_width=1</TD>
    <TD>c_probe_in59_width=1</TD>
    <TD>c_probe_in5_width=1</TD>
    <TD>c_probe_in60_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in61_width=1</TD>
    <TD>c_probe_in62_width=1</TD>
    <TD>c_probe_in63_width=1</TD>
    <TD>c_probe_in64_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in65_width=1</TD>
    <TD>c_probe_in66_width=1</TD>
    <TD>c_probe_in67_width=1</TD>
    <TD>c_probe_in68_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in69_width=1</TD>
    <TD>c_probe_in6_width=1</TD>
    <TD>c_probe_in70_width=1</TD>
    <TD>c_probe_in71_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in72_width=1</TD>
    <TD>c_probe_in73_width=1</TD>
    <TD>c_probe_in74_width=1</TD>
    <TD>c_probe_in75_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in76_width=1</TD>
    <TD>c_probe_in77_width=1</TD>
    <TD>c_probe_in78_width=1</TD>
    <TD>c_probe_in79_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in7_width=1</TD>
    <TD>c_probe_in80_width=1</TD>
    <TD>c_probe_in81_width=1</TD>
    <TD>c_probe_in82_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in83_width=1</TD>
    <TD>c_probe_in84_width=1</TD>
    <TD>c_probe_in85_width=1</TD>
    <TD>c_probe_in86_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in87_width=1</TD>
    <TD>c_probe_in88_width=1</TD>
    <TD>c_probe_in89_width=1</TD>
    <TD>c_probe_in8_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in90_width=1</TD>
    <TD>c_probe_in91_width=1</TD>
    <TD>c_probe_in92_width=1</TD>
    <TD>c_probe_in93_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in94_width=1</TD>
    <TD>c_probe_in95_width=1</TD>
    <TD>c_probe_in96_width=1</TD>
    <TD>c_probe_in97_width=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_in98_width=1</TD>
    <TD>c_probe_in99_width=1</TD>
    <TD>c_probe_in9_width=1</TD>
    <TD>c_probe_out0_init_val=0x0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out0_width=1</TD>
    <TD>c_probe_out100_init_val=0</TD>
    <TD>c_probe_out100_width=1</TD>
    <TD>c_probe_out101_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out101_width=1</TD>
    <TD>c_probe_out102_init_val=0</TD>
    <TD>c_probe_out102_width=1</TD>
    <TD>c_probe_out103_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out103_width=1</TD>
    <TD>c_probe_out104_init_val=0</TD>
    <TD>c_probe_out104_width=1</TD>
    <TD>c_probe_out105_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out105_width=1</TD>
    <TD>c_probe_out106_init_val=0</TD>
    <TD>c_probe_out106_width=1</TD>
    <TD>c_probe_out107_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out107_width=1</TD>
    <TD>c_probe_out108_init_val=0</TD>
    <TD>c_probe_out108_width=1</TD>
    <TD>c_probe_out109_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out109_width=1</TD>
    <TD>c_probe_out10_init_val=0</TD>
    <TD>c_probe_out10_width=1</TD>
    <TD>c_probe_out110_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out110_width=1</TD>
    <TD>c_probe_out111_init_val=0</TD>
    <TD>c_probe_out111_width=1</TD>
    <TD>c_probe_out112_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out112_width=1</TD>
    <TD>c_probe_out113_init_val=0</TD>
    <TD>c_probe_out113_width=1</TD>
    <TD>c_probe_out114_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out114_width=1</TD>
    <TD>c_probe_out115_init_val=0</TD>
    <TD>c_probe_out115_width=1</TD>
    <TD>c_probe_out116_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out116_width=1</TD>
    <TD>c_probe_out117_init_val=0</TD>
    <TD>c_probe_out117_width=1</TD>
    <TD>c_probe_out118_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out118_width=1</TD>
    <TD>c_probe_out119_init_val=0</TD>
    <TD>c_probe_out119_width=1</TD>
    <TD>c_probe_out11_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out11_width=1</TD>
    <TD>c_probe_out120_init_val=0</TD>
    <TD>c_probe_out120_width=1</TD>
    <TD>c_probe_out121_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out121_width=1</TD>
    <TD>c_probe_out122_init_val=0</TD>
    <TD>c_probe_out122_width=1</TD>
    <TD>c_probe_out123_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out123_width=1</TD>
    <TD>c_probe_out124_init_val=0</TD>
    <TD>c_probe_out124_width=1</TD>
    <TD>c_probe_out125_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out125_width=1</TD>
    <TD>c_probe_out126_init_val=0</TD>
    <TD>c_probe_out126_width=1</TD>
    <TD>c_probe_out127_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out127_width=1</TD>
    <TD>c_probe_out128_init_val=0</TD>
    <TD>c_probe_out128_width=1</TD>
    <TD>c_probe_out129_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out129_width=1</TD>
    <TD>c_probe_out12_init_val=0</TD>
    <TD>c_probe_out12_width=1</TD>
    <TD>c_probe_out130_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out130_width=1</TD>
    <TD>c_probe_out131_init_val=0</TD>
    <TD>c_probe_out131_width=1</TD>
    <TD>c_probe_out132_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out132_width=1</TD>
    <TD>c_probe_out133_init_val=0</TD>
    <TD>c_probe_out133_width=1</TD>
    <TD>c_probe_out134_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out134_width=1</TD>
    <TD>c_probe_out135_init_val=0</TD>
    <TD>c_probe_out135_width=1</TD>
    <TD>c_probe_out136_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out136_width=1</TD>
    <TD>c_probe_out137_init_val=0</TD>
    <TD>c_probe_out137_width=1</TD>
    <TD>c_probe_out138_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out138_width=1</TD>
    <TD>c_probe_out139_init_val=0</TD>
    <TD>c_probe_out139_width=1</TD>
    <TD>c_probe_out13_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out13_width=1</TD>
    <TD>c_probe_out140_init_val=0</TD>
    <TD>c_probe_out140_width=1</TD>
    <TD>c_probe_out141_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out141_width=1</TD>
    <TD>c_probe_out142_init_val=0</TD>
    <TD>c_probe_out142_width=1</TD>
    <TD>c_probe_out143_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out143_width=1</TD>
    <TD>c_probe_out144_init_val=0</TD>
    <TD>c_probe_out144_width=1</TD>
    <TD>c_probe_out145_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out145_width=1</TD>
    <TD>c_probe_out146_init_val=0</TD>
    <TD>c_probe_out146_width=1</TD>
    <TD>c_probe_out147_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out147_width=1</TD>
    <TD>c_probe_out148_init_val=0</TD>
    <TD>c_probe_out148_width=1</TD>
    <TD>c_probe_out149_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out149_width=1</TD>
    <TD>c_probe_out14_init_val=0</TD>
    <TD>c_probe_out14_width=1</TD>
    <TD>c_probe_out150_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out150_width=1</TD>
    <TD>c_probe_out151_init_val=0</TD>
    <TD>c_probe_out151_width=1</TD>
    <TD>c_probe_out152_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out152_width=1</TD>
    <TD>c_probe_out153_init_val=0</TD>
    <TD>c_probe_out153_width=1</TD>
    <TD>c_probe_out154_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out154_width=1</TD>
    <TD>c_probe_out155_init_val=0</TD>
    <TD>c_probe_out155_width=1</TD>
    <TD>c_probe_out156_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out156_width=1</TD>
    <TD>c_probe_out157_init_val=0</TD>
    <TD>c_probe_out157_width=1</TD>
    <TD>c_probe_out158_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out158_width=1</TD>
    <TD>c_probe_out159_init_val=0</TD>
    <TD>c_probe_out159_width=1</TD>
    <TD>c_probe_out15_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out15_width=1</TD>
    <TD>c_probe_out160_init_val=0</TD>
    <TD>c_probe_out160_width=1</TD>
    <TD>c_probe_out161_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out161_width=1</TD>
    <TD>c_probe_out162_init_val=0</TD>
    <TD>c_probe_out162_width=1</TD>
    <TD>c_probe_out163_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out163_width=1</TD>
    <TD>c_probe_out164_init_val=0</TD>
    <TD>c_probe_out164_width=1</TD>
    <TD>c_probe_out165_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out165_width=1</TD>
    <TD>c_probe_out166_init_val=0</TD>
    <TD>c_probe_out166_width=1</TD>
    <TD>c_probe_out167_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out167_width=1</TD>
    <TD>c_probe_out168_init_val=0</TD>
    <TD>c_probe_out168_width=1</TD>
    <TD>c_probe_out169_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out169_width=1</TD>
    <TD>c_probe_out16_init_val=0</TD>
    <TD>c_probe_out16_width=1</TD>
    <TD>c_probe_out170_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out170_width=1</TD>
    <TD>c_probe_out171_init_val=0</TD>
    <TD>c_probe_out171_width=1</TD>
    <TD>c_probe_out172_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out172_width=1</TD>
    <TD>c_probe_out173_init_val=0</TD>
    <TD>c_probe_out173_width=1</TD>
    <TD>c_probe_out174_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out174_width=1</TD>
    <TD>c_probe_out175_init_val=0</TD>
    <TD>c_probe_out175_width=1</TD>
    <TD>c_probe_out176_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out176_width=1</TD>
    <TD>c_probe_out177_init_val=0</TD>
    <TD>c_probe_out177_width=1</TD>
    <TD>c_probe_out178_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out178_width=1</TD>
    <TD>c_probe_out179_init_val=0</TD>
    <TD>c_probe_out179_width=1</TD>
    <TD>c_probe_out17_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out17_width=1</TD>
    <TD>c_probe_out180_init_val=0</TD>
    <TD>c_probe_out180_width=1</TD>
    <TD>c_probe_out181_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out181_width=1</TD>
    <TD>c_probe_out182_init_val=0</TD>
    <TD>c_probe_out182_width=1</TD>
    <TD>c_probe_out183_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out183_width=1</TD>
    <TD>c_probe_out184_init_val=0</TD>
    <TD>c_probe_out184_width=1</TD>
    <TD>c_probe_out185_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out185_width=1</TD>
    <TD>c_probe_out186_init_val=0</TD>
    <TD>c_probe_out186_width=1</TD>
    <TD>c_probe_out187_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out187_width=1</TD>
    <TD>c_probe_out188_init_val=0</TD>
    <TD>c_probe_out188_width=1</TD>
    <TD>c_probe_out189_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out189_width=1</TD>
    <TD>c_probe_out18_init_val=0</TD>
    <TD>c_probe_out18_width=1</TD>
    <TD>c_probe_out190_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out190_width=1</TD>
    <TD>c_probe_out191_init_val=0</TD>
    <TD>c_probe_out191_width=1</TD>
    <TD>c_probe_out192_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out192_width=1</TD>
    <TD>c_probe_out193_init_val=0</TD>
    <TD>c_probe_out193_width=1</TD>
    <TD>c_probe_out194_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out194_width=1</TD>
    <TD>c_probe_out195_init_val=0</TD>
    <TD>c_probe_out195_width=1</TD>
    <TD>c_probe_out196_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out196_width=1</TD>
    <TD>c_probe_out197_init_val=0</TD>
    <TD>c_probe_out197_width=1</TD>
    <TD>c_probe_out198_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out198_width=1</TD>
    <TD>c_probe_out199_init_val=0</TD>
    <TD>c_probe_out199_width=1</TD>
    <TD>c_probe_out19_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out19_width=1</TD>
    <TD>c_probe_out1_init_val=0</TD>
    <TD>c_probe_out1_width=1</TD>
    <TD>c_probe_out200_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out200_width=1</TD>
    <TD>c_probe_out201_init_val=0</TD>
    <TD>c_probe_out201_width=1</TD>
    <TD>c_probe_out202_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out202_width=1</TD>
    <TD>c_probe_out203_init_val=0</TD>
    <TD>c_probe_out203_width=1</TD>
    <TD>c_probe_out204_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out204_width=1</TD>
    <TD>c_probe_out205_init_val=0</TD>
    <TD>c_probe_out205_width=1</TD>
    <TD>c_probe_out206_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out206_width=1</TD>
    <TD>c_probe_out207_init_val=0</TD>
    <TD>c_probe_out207_width=1</TD>
    <TD>c_probe_out208_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out208_width=1</TD>
    <TD>c_probe_out209_init_val=0</TD>
    <TD>c_probe_out209_width=1</TD>
    <TD>c_probe_out20_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out20_width=1</TD>
    <TD>c_probe_out210_init_val=0</TD>
    <TD>c_probe_out210_width=1</TD>
    <TD>c_probe_out211_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out211_width=1</TD>
    <TD>c_probe_out212_init_val=0</TD>
    <TD>c_probe_out212_width=1</TD>
    <TD>c_probe_out213_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out213_width=1</TD>
    <TD>c_probe_out214_init_val=0</TD>
    <TD>c_probe_out214_width=1</TD>
    <TD>c_probe_out215_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out215_width=1</TD>
    <TD>c_probe_out216_init_val=0</TD>
    <TD>c_probe_out216_width=1</TD>
    <TD>c_probe_out217_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out217_width=1</TD>
    <TD>c_probe_out218_init_val=0</TD>
    <TD>c_probe_out218_width=1</TD>
    <TD>c_probe_out219_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out219_width=1</TD>
    <TD>c_probe_out21_init_val=0</TD>
    <TD>c_probe_out21_width=1</TD>
    <TD>c_probe_out220_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out220_width=1</TD>
    <TD>c_probe_out221_init_val=0</TD>
    <TD>c_probe_out221_width=1</TD>
    <TD>c_probe_out222_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out222_width=1</TD>
    <TD>c_probe_out223_init_val=0</TD>
    <TD>c_probe_out223_width=1</TD>
    <TD>c_probe_out224_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out224_width=1</TD>
    <TD>c_probe_out225_init_val=0</TD>
    <TD>c_probe_out225_width=1</TD>
    <TD>c_probe_out226_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out226_width=1</TD>
    <TD>c_probe_out227_init_val=0</TD>
    <TD>c_probe_out227_width=1</TD>
    <TD>c_probe_out228_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out228_width=1</TD>
    <TD>c_probe_out229_init_val=0</TD>
    <TD>c_probe_out229_width=1</TD>
    <TD>c_probe_out22_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out22_width=1</TD>
    <TD>c_probe_out230_init_val=0</TD>
    <TD>c_probe_out230_width=1</TD>
    <TD>c_probe_out231_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out231_width=1</TD>
    <TD>c_probe_out232_init_val=0</TD>
    <TD>c_probe_out232_width=1</TD>
    <TD>c_probe_out233_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out233_width=1</TD>
    <TD>c_probe_out234_init_val=0</TD>
    <TD>c_probe_out234_width=1</TD>
    <TD>c_probe_out235_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out235_width=1</TD>
    <TD>c_probe_out236_init_val=0</TD>
    <TD>c_probe_out236_width=1</TD>
    <TD>c_probe_out237_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out237_width=1</TD>
    <TD>c_probe_out238_init_val=0</TD>
    <TD>c_probe_out238_width=1</TD>
    <TD>c_probe_out239_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out239_width=1</TD>
    <TD>c_probe_out23_init_val=0</TD>
    <TD>c_probe_out23_width=1</TD>
    <TD>c_probe_out240_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out240_width=1</TD>
    <TD>c_probe_out241_init_val=0</TD>
    <TD>c_probe_out241_width=1</TD>
    <TD>c_probe_out242_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out242_width=1</TD>
    <TD>c_probe_out243_init_val=0</TD>
    <TD>c_probe_out243_width=1</TD>
    <TD>c_probe_out244_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out244_width=1</TD>
    <TD>c_probe_out245_init_val=0</TD>
    <TD>c_probe_out245_width=1</TD>
    <TD>c_probe_out246_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out246_width=1</TD>
    <TD>c_probe_out247_init_val=0</TD>
    <TD>c_probe_out247_width=1</TD>
    <TD>c_probe_out248_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out248_width=1</TD>
    <TD>c_probe_out249_init_val=0</TD>
    <TD>c_probe_out249_width=1</TD>
    <TD>c_probe_out24_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out24_width=1</TD>
    <TD>c_probe_out250_init_val=0</TD>
    <TD>c_probe_out250_width=1</TD>
    <TD>c_probe_out251_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out251_width=1</TD>
    <TD>c_probe_out252_init_val=0</TD>
    <TD>c_probe_out252_width=1</TD>
    <TD>c_probe_out253_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out253_width=1</TD>
    <TD>c_probe_out254_init_val=0</TD>
    <TD>c_probe_out254_width=1</TD>
    <TD>c_probe_out255_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out255_width=1</TD>
    <TD>c_probe_out25_init_val=0</TD>
    <TD>c_probe_out25_width=1</TD>
    <TD>c_probe_out26_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out26_width=1</TD>
    <TD>c_probe_out27_init_val=0</TD>
    <TD>c_probe_out27_width=1</TD>
    <TD>c_probe_out28_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out28_width=1</TD>
    <TD>c_probe_out29_init_val=0</TD>
    <TD>c_probe_out29_width=1</TD>
    <TD>c_probe_out2_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out2_width=1</TD>
    <TD>c_probe_out30_init_val=0</TD>
    <TD>c_probe_out30_width=1</TD>
    <TD>c_probe_out31_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out31_width=1</TD>
    <TD>c_probe_out32_init_val=0</TD>
    <TD>c_probe_out32_width=1</TD>
    <TD>c_probe_out33_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out33_width=1</TD>
    <TD>c_probe_out34_init_val=0</TD>
    <TD>c_probe_out34_width=1</TD>
    <TD>c_probe_out35_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out35_width=1</TD>
    <TD>c_probe_out36_init_val=0</TD>
    <TD>c_probe_out36_width=1</TD>
    <TD>c_probe_out37_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out37_width=1</TD>
    <TD>c_probe_out38_init_val=0</TD>
    <TD>c_probe_out38_width=1</TD>
    <TD>c_probe_out39_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out39_width=1</TD>
    <TD>c_probe_out3_init_val=0</TD>
    <TD>c_probe_out3_width=1</TD>
    <TD>c_probe_out40_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out40_width=1</TD>
    <TD>c_probe_out41_init_val=0</TD>
    <TD>c_probe_out41_width=1</TD>
    <TD>c_probe_out42_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out42_width=1</TD>
    <TD>c_probe_out43_init_val=0</TD>
    <TD>c_probe_out43_width=1</TD>
    <TD>c_probe_out44_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out44_width=1</TD>
    <TD>c_probe_out45_init_val=0</TD>
    <TD>c_probe_out45_width=1</TD>
    <TD>c_probe_out46_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out46_width=1</TD>
    <TD>c_probe_out47_init_val=0</TD>
    <TD>c_probe_out47_width=1</TD>
    <TD>c_probe_out48_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out48_width=1</TD>
    <TD>c_probe_out49_init_val=0</TD>
    <TD>c_probe_out49_width=1</TD>
    <TD>c_probe_out4_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out4_width=1</TD>
    <TD>c_probe_out50_init_val=0</TD>
    <TD>c_probe_out50_width=1</TD>
    <TD>c_probe_out51_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out51_width=1</TD>
    <TD>c_probe_out52_init_val=0</TD>
    <TD>c_probe_out52_width=1</TD>
    <TD>c_probe_out53_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out53_width=1</TD>
    <TD>c_probe_out54_init_val=0</TD>
    <TD>c_probe_out54_width=1</TD>
    <TD>c_probe_out55_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out55_width=1</TD>
    <TD>c_probe_out56_init_val=0</TD>
    <TD>c_probe_out56_width=1</TD>
    <TD>c_probe_out57_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out57_width=1</TD>
    <TD>c_probe_out58_init_val=0</TD>
    <TD>c_probe_out58_width=1</TD>
    <TD>c_probe_out59_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out59_width=1</TD>
    <TD>c_probe_out5_init_val=0</TD>
    <TD>c_probe_out5_width=1</TD>
    <TD>c_probe_out60_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out60_width=1</TD>
    <TD>c_probe_out61_init_val=0</TD>
    <TD>c_probe_out61_width=1</TD>
    <TD>c_probe_out62_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out62_width=1</TD>
    <TD>c_probe_out63_init_val=0</TD>
    <TD>c_probe_out63_width=1</TD>
    <TD>c_probe_out64_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out64_width=1</TD>
    <TD>c_probe_out65_init_val=0</TD>
    <TD>c_probe_out65_width=1</TD>
    <TD>c_probe_out66_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out66_width=1</TD>
    <TD>c_probe_out67_init_val=0</TD>
    <TD>c_probe_out67_width=1</TD>
    <TD>c_probe_out68_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out68_width=1</TD>
    <TD>c_probe_out69_init_val=0</TD>
    <TD>c_probe_out69_width=1</TD>
    <TD>c_probe_out6_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out6_width=1</TD>
    <TD>c_probe_out70_init_val=0</TD>
    <TD>c_probe_out70_width=1</TD>
    <TD>c_probe_out71_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out71_width=1</TD>
    <TD>c_probe_out72_init_val=0</TD>
    <TD>c_probe_out72_width=1</TD>
    <TD>c_probe_out73_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out73_width=1</TD>
    <TD>c_probe_out74_init_val=0</TD>
    <TD>c_probe_out74_width=1</TD>
    <TD>c_probe_out75_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out75_width=1</TD>
    <TD>c_probe_out76_init_val=0</TD>
    <TD>c_probe_out76_width=1</TD>
    <TD>c_probe_out77_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out77_width=1</TD>
    <TD>c_probe_out78_init_val=0</TD>
    <TD>c_probe_out78_width=1</TD>
    <TD>c_probe_out79_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out79_width=1</TD>
    <TD>c_probe_out7_init_val=0</TD>
    <TD>c_probe_out7_width=1</TD>
    <TD>c_probe_out80_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out80_width=1</TD>
    <TD>c_probe_out81_init_val=0</TD>
    <TD>c_probe_out81_width=1</TD>
    <TD>c_probe_out82_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out82_width=1</TD>
    <TD>c_probe_out83_init_val=0</TD>
    <TD>c_probe_out83_width=1</TD>
    <TD>c_probe_out84_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out84_width=1</TD>
    <TD>c_probe_out85_init_val=0</TD>
    <TD>c_probe_out85_width=1</TD>
    <TD>c_probe_out86_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out86_width=1</TD>
    <TD>c_probe_out87_init_val=0</TD>
    <TD>c_probe_out87_width=1</TD>
    <TD>c_probe_out88_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out88_width=1</TD>
    <TD>c_probe_out89_init_val=0</TD>
    <TD>c_probe_out89_width=1</TD>
    <TD>c_probe_out8_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out8_width=1</TD>
    <TD>c_probe_out90_init_val=0</TD>
    <TD>c_probe_out90_width=1</TD>
    <TD>c_probe_out91_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out91_width=1</TD>
    <TD>c_probe_out92_init_val=0</TD>
    <TD>c_probe_out92_width=1</TD>
    <TD>c_probe_out93_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out93_width=1</TD>
    <TD>c_probe_out94_init_val=0</TD>
    <TD>c_probe_out94_width=1</TD>
    <TD>c_probe_out95_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out95_width=1</TD>
    <TD>c_probe_out96_init_val=0</TD>
    <TD>c_probe_out96_width=1</TD>
    <TD>c_probe_out97_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out97_width=1</TD>
    <TD>c_probe_out98_init_val=0</TD>
    <TD>c_probe_out98_width=1</TD>
    <TD>c_probe_out99_init_val=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_probe_out99_width=1</TD>
    <TD>c_probe_out9_init_val=0</TD>
    <TD>c_probe_out9_width=1</TD>
    <TD>c_use_test_reg=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>c_xdevicefamily=zynq</TD>
    <TD>c_xlnx_hw_probe_info=DEFAULT</TD>
    <TD>c_xsdb_slave_type=33</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>iptotal=1</TD>
    <TD>x_iplanguage=VHDL</TD>
    <TD>x_iplibrary=ip</TD>
    <TD>x_ipname=vio</TD>
</TR><TR ALIGN='LEFT'>    <TD>x_ipproduct=Vivado 2020.1</TD>
    <TD>x_ipvendor=xilinx.com</TD>
    <TD>x_ipversion=3.0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_base/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>x_ipversion=3.0</TD>
    <TD>addr_width_a=10</TD>
    <TD>addr_width_b=10</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=8</TD>
    <TD>byte_write_width_b=8</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=0</TD>
    <TD>iptotal=17</TD>
    <TD>max_num_char=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=2</TD>
    <TD>memory_size=65536</TD>
    <TD>memory_type=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>message_control=0</TD>
    <TD>num_char_loc=0</TD>
    <TD>p_ecc_mode=no_ecc</TD>
    <TD>p_enable_byte_write_a=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_enable_byte_write_b=1</TD>
    <TD>p_max_depth_data=1024</TD>
    <TD>p_memory_opt=yes</TD>
    <TD>p_memory_primitive=block</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data=64</TD>
    <TD>p_min_width_data_a=64</TD>
    <TD>p_min_width_data_b=64</TD>
    <TD>p_min_width_data_ecc=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_min_width_data_ldw=4</TD>
    <TD>p_min_width_data_shft=64</TD>
    <TD>p_num_cols_write_a=8</TD>
    <TD>p_num_cols_write_b=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_num_rows_read_a=1</TD>
    <TD>p_num_rows_read_b=1</TD>
    <TD>p_num_rows_write_a=1</TD>
    <TD>p_num_rows_write_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_sdp_write_mode=yes</TD>
    <TD>p_width_addr_lsb_read_a=0</TD>
    <TD>p_width_addr_lsb_read_b=0</TD>
    <TD>p_width_addr_lsb_write_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_lsb_write_b=0</TD>
    <TD>p_width_addr_read_a=10</TD>
    <TD>p_width_addr_read_b=10</TD>
    <TD>p_width_addr_write_a=10</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_width_addr_write_b=10</TD>
    <TD>p_width_col_write_a=8</TD>
    <TD>p_width_col_write_b=8</TD>
    <TD>read_data_width_a=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=64</TD>
    <TD>read_latency_a=1</TD>
    <TD>read_latency_b=1</TD>
    <TD>read_reset_value_a=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>rsta_loop_iter=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>rstb_loop_iter=64</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init_mmi=0</TD>
    <TD>version=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>write_data_width_a=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width_b=64</TD>
    <TD>write_mode_a=1</TD>
    <TD>write_mode_b=1</TD>
    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_sdpram/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
    <TD>addr_width_a=5</TD>
    <TD>addr_width_b=5</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=70</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=0</TD>
    <TD>core_container=NA</TD>
</TR><TR ALIGN='LEFT'>    <TD>ecc_mode=0</TD>
    <TD>iptotal=10</TD>
    <TD>memory_optimization=true</TD>
    <TD>memory_primitive=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_size=2240</TD>
    <TD>message_control=0</TD>
    <TD>p_clocking_mode=0</TD>
    <TD>p_ecc_mode=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_memory_optimization=1</TD>
    <TD>p_memory_primitive=1</TD>
    <TD>p_wakeup_time=0</TD>
    <TD>p_write_mode_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_data_width_b=70</TD>
    <TD>read_latency_b=1</TD>
    <TD>read_reset_value_b=0</TD>
    <TD>rst_mode_a=SYNC</TD>
</TR><TR ALIGN='LEFT'>    <TD>rst_mode_b=SYNC</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
    <TD>use_mem_init=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init_mmi=0</TD>
    <TD>wakeup_time=0</TD>
    <TD>write_data_width_a=70</TD>
    <TD>write_mode_b=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>xpm_memory_tdpram/1</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>write_protect=1</TD>
    <TD>addr_width_a=10</TD>
    <TD>addr_width_b=10</TD>
    <TD>auto_sleep_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>byte_write_width_a=8</TD>
    <TD>byte_write_width_b=8</TD>
    <TD>cascade_height=0</TD>
    <TD>clocking_mode=independent_clock</TD>
</TR><TR ALIGN='LEFT'>    <TD>core_container=NA</TD>
    <TD>ecc_mode=no_ecc</TD>
    <TD>iptotal=3</TD>
    <TD>memory_optimization=true</TD>
</TR><TR ALIGN='LEFT'>    <TD>memory_primitive=block</TD>
    <TD>memory_size=65536</TD>
    <TD>message_control=0</TD>
    <TD>p_clocking_mode=1</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_ecc_mode=0</TD>
    <TD>p_memory_optimization=1</TD>
    <TD>p_memory_primitive=2</TD>
    <TD>p_wakeup_time=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>p_write_mode_a=1</TD>
    <TD>p_write_mode_b=1</TD>
    <TD>read_data_width_a=64</TD>
    <TD>read_data_width_b=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>read_latency_a=1</TD>
    <TD>read_latency_b=1</TD>
    <TD>read_reset_value_a=0</TD>
    <TD>read_reset_value_b=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>rst_mode_a=SYNC</TD>
    <TD>rst_mode_b=SYNC</TD>
    <TD>sim_assert_chk=0</TD>
    <TD>use_embedded_constraint=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>use_mem_init=1</TD>
    <TD>use_mem_init_mmi=0</TD>
    <TD>wakeup_time=disable_sleep</TD>
    <TD>write_data_width_a=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>write_data_width_b=64</TD>
    <TD>write_mode_a=READ_FIRST</TD>
    <TD>write_mode_b=READ_FIRST</TD>
    <TD>write_protect=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_drc</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-internal=default::[not_specified]</TD>
    <TD>-internal_only=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_waivers=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-ruledecks=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-upgrade_cw=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>rtstat-10=1</TD>
    <TD>zps7-1=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_methodology</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-append=default::[not_specified]</TD>
    <TD>-checks=default::[not_specified]</TD>
    <TD>-fail_on=default::[not_specified]</TD>
    <TD>-force=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-format=default::[not_specified]</TD>
    <TD>-messages=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-slack_lesser_than=default::[not_specified]</TD>
    <TD>-waived=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>results</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>lutar-1=4</TD>
    <TD>pdrc-190=12</TD>
    <TD>timing-17=1000</TD>
    <TD>ulmtcs-1=1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_power</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-advisory=default::[not_specified]</TD>
    <TD>-append=default::[not_specified]</TD>
    <TD>-file=[specified]</TD>
    <TD>-format=default::text</TD>
</TR><TR ALIGN='LEFT'>    <TD>-hier=default::power</TD>
    <TD>-hierarchical_depth=default::4</TD>
    <TD>-l=default::[not_specified]</TD>
    <TD>-name=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-no_propagation=default::[not_specified]</TD>
    <TD>-return_string=default::[not_specified]</TD>
    <TD>-rpx=[specified]</TD>
    <TD>-verbose=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-vid=default::[not_specified]</TD>
    <TD>-xpe=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>airflow=250 (LFM)</TD>
    <TD>ambient_temp=25.0 (C)</TD>
    <TD>bi-dir_toggle=12.500000</TD>
    <TD>bidir_output_enable=1.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>board_layers=8to11 (8 to 11 Layers)</TD>
    <TD>board_selection=medium (10&quot;x10&quot;)</TD>
    <TD>bram=0.000546</TD>
    <TD>clocks=0.000802</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_clock_activity=Low</TD>
    <TD>confidence_level_design_state=High</TD>
    <TD>confidence_level_device_models=High</TD>
    <TD>confidence_level_internal_activity=Medium</TD>
</TR><TR ALIGN='LEFT'>    <TD>confidence_level_io_activity=Low</TD>
    <TD>confidence_level_overall=Low</TD>
    <TD>customer=TBD</TD>
    <TD>customer_class=TBD</TD>
</TR><TR ALIGN='LEFT'>    <TD>devstatic=0.093835</TD>
    <TD>die=xc7z010clg400-1</TD>
    <TD>dsp_output_toggle=12.500000</TD>
    <TD>dynamic=0.038004</TD>
</TR><TR ALIGN='LEFT'>    <TD>effective_thetaja=11.53</TD>
    <TD>enable_probability=0.990000</TD>
    <TD>family=zynq</TD>
    <TD>ff_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>flow_state=routed</TD>
    <TD>heatsink=none</TD>
    <TD>i/o=0.003799</TD>
    <TD>input_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>junction_temp=26.5 (C)</TD>
    <TD>logic=0.015682</TD>
    <TD>mgtavcc_dynamic_current=0.000000</TD>
    <TD>mgtavcc_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavcc_total_current=0.000000</TD>
    <TD>mgtavcc_voltage=1.000000</TD>
    <TD>mgtavtt_dynamic_current=0.000000</TD>
    <TD>mgtavtt_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtavtt_total_current=0.000000</TD>
    <TD>mgtavtt_voltage=1.200000</TD>
    <TD>mgtvccaux_dynamic_current=0.000000</TD>
    <TD>mgtvccaux_static_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>mgtvccaux_total_current=0.000000</TD>
    <TD>mgtvccaux_voltage=1.800000</TD>
    <TD>netlist_net_matched=NA</TD>
    <TD>off-chip_power=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>on-chip_power=0.131839</TD>
    <TD>output_enable=1.000000</TD>
    <TD>output_load=5.000000</TD>
    <TD>output_toggle=12.500000</TD>
</TR><TR ALIGN='LEFT'>    <TD>package=clg400</TD>
    <TD>pct_clock_constrained=17.000000</TD>
    <TD>pct_inputs_defined=0</TD>
    <TD>platform=nt64</TD>
</TR><TR ALIGN='LEFT'>    <TD>process=typical</TD>
    <TD>ram_enable=50.000000</TD>
    <TD>ram_write=50.000000</TD>
    <TD>read_saif=False</TD>
</TR><TR ALIGN='LEFT'>    <TD>set/reset_probability=0.000000</TD>
    <TD>signal_rate=False</TD>
    <TD>signals=0.017174</TD>
    <TD>simulation_file=None</TD>
</TR><TR ALIGN='LEFT'>    <TD>speedgrade=-1</TD>
    <TD>static_prob=False</TD>
    <TD>temp_grade=commercial</TD>
    <TD>thetajb=9.3 (C/W)</TD>
</TR><TR ALIGN='LEFT'>    <TD>thetasa=0.0 (C/W)</TD>
    <TD>toggle_rate=False</TD>
    <TD>user_board_temp=25.0 (C)</TD>
    <TD>user_effective_thetaja=11.53</TD>
</TR><TR ALIGN='LEFT'>    <TD>user_junc_temp=26.5 (C)</TD>
    <TD>user_thetajb=9.3 (C/W)</TD>
    <TD>user_thetasa=0.0 (C/W)</TD>
    <TD>vccadc_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccadc_static_current=0.020000</TD>
    <TD>vccadc_total_current=0.020000</TD>
    <TD>vccadc_voltage=1.800000</TD>
    <TD>vccaux_dynamic_current=0.000139</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_io_dynamic_current=0.000000</TD>
    <TD>vccaux_io_static_current=0.000000</TD>
    <TD>vccaux_io_total_current=0.000000</TD>
    <TD>vccaux_io_voltage=1.800000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccaux_static_current=0.005353</TD>
    <TD>vccaux_total_current=0.005492</TD>
    <TD>vccaux_voltage=1.800000</TD>
    <TD>vccbram_dynamic_current=0.000040</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccbram_static_current=0.000522</TD>
    <TD>vccbram_total_current=0.000562</TD>
    <TD>vccbram_voltage=1.000000</TD>
    <TD>vccint_dynamic_current=0.034174</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccint_static_current=0.003930</TD>
    <TD>vccint_total_current=0.038104</TD>
    <TD>vccint_voltage=1.000000</TD>
    <TD>vcco12_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco12_static_current=0.000000</TD>
    <TD>vcco12_total_current=0.000000</TD>
    <TD>vcco12_voltage=1.200000</TD>
    <TD>vcco135_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco135_static_current=0.000000</TD>
    <TD>vcco135_total_current=0.000000</TD>
    <TD>vcco135_voltage=1.350000</TD>
    <TD>vcco15_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco15_static_current=0.000000</TD>
    <TD>vcco15_total_current=0.000000</TD>
    <TD>vcco15_voltage=1.500000</TD>
    <TD>vcco18_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco18_static_current=0.000000</TD>
    <TD>vcco18_total_current=0.000000</TD>
    <TD>vcco18_voltage=1.800000</TD>
    <TD>vcco25_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco25_static_current=0.000000</TD>
    <TD>vcco25_total_current=0.000000</TD>
    <TD>vcco25_voltage=2.500000</TD>
    <TD>vcco33_dynamic_current=0.001073</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco33_static_current=0.001000</TD>
    <TD>vcco33_total_current=0.002073</TD>
    <TD>vcco33_voltage=3.300000</TD>
    <TD>vcco_ddr_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_ddr_static_current=0.000000</TD>
    <TD>vcco_ddr_total_current=0.000000</TD>
    <TD>vcco_ddr_voltage=1.500000</TD>
    <TD>vcco_mio0_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_mio0_static_current=0.000000</TD>
    <TD>vcco_mio0_total_current=0.000000</TD>
    <TD>vcco_mio0_voltage=1.800000</TD>
    <TD>vcco_mio1_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vcco_mio1_static_current=0.000000</TD>
    <TD>vcco_mio1_total_current=0.000000</TD>
    <TD>vcco_mio1_voltage=1.800000</TD>
    <TD>vccpaux_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpaux_static_current=0.010330</TD>
    <TD>vccpaux_total_current=0.010330</TD>
    <TD>vccpaux_voltage=1.800000</TD>
    <TD>vccpint_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpint_static_current=0.016453</TD>
    <TD>vccpint_total_current=0.016453</TD>
    <TD>vccpint_voltage=1.000000</TD>
    <TD>vccpll_dynamic_current=0.000000</TD>
</TR><TR ALIGN='LEFT'>    <TD>vccpll_static_current=0.003000</TD>
    <TD>vccpll_total_current=0.003000</TD>
    <TD>vccpll_voltage=1.800000</TD>
    <TD>version=2020.1</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>report_utilization</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>clocking</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bufgctrl_available=32</TD>
    <TD>bufgctrl_fixed=0</TD>
    <TD>bufgctrl_used=2</TD>
    <TD>bufgctrl_util_percentage=6.25</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufhce_available=48</TD>
    <TD>bufhce_fixed=0</TD>
    <TD>bufhce_used=0</TD>
    <TD>bufhce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufio_available=8</TD>
    <TD>bufio_fixed=0</TD>
    <TD>bufio_used=0</TD>
    <TD>bufio_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufmrce_available=4</TD>
    <TD>bufmrce_fixed=0</TD>
    <TD>bufmrce_used=0</TD>
    <TD>bufmrce_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>bufr_available=8</TD>
    <TD>bufr_fixed=0</TD>
    <TD>bufr_used=0</TD>
    <TD>bufr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>mmcme2_adv_available=2</TD>
    <TD>mmcme2_adv_fixed=0</TD>
    <TD>mmcme2_adv_used=0</TD>
    <TD>mmcme2_adv_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>plle2_adv_available=2</TD>
    <TD>plle2_adv_fixed=0</TD>
    <TD>plle2_adv_used=0</TD>
    <TD>plle2_adv_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>dsp</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>dsps_available=80</TD>
    <TD>dsps_fixed=0</TD>
    <TD>dsps_used=0</TD>
    <TD>dsps_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>io_standard</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>blvds_25=0</TD>
    <TD>diff_hstl_i=0</TD>
    <TD>diff_hstl_i_18=0</TD>
    <TD>diff_hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_hstl_ii_18=0</TD>
    <TD>diff_hsul_12=0</TD>
    <TD>diff_mobile_ddr=0</TD>
    <TD>diff_sstl135=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl135_r=0</TD>
    <TD>diff_sstl15=0</TD>
    <TD>diff_sstl15_r=0</TD>
    <TD>diff_sstl18_i=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>diff_sstl18_ii=0</TD>
    <TD>hstl_i=0</TD>
    <TD>hstl_i_18=0</TD>
    <TD>hstl_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>hstl_ii_18=0</TD>
    <TD>hsul_12=0</TD>
    <TD>lvcmos12=0</TD>
    <TD>lvcmos15=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvcmos18=0</TD>
    <TD>lvcmos25=0</TD>
    <TD>lvcmos33=1</TD>
    <TD>lvds_25=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lvttl=0</TD>
    <TD>mini_lvds_25=0</TD>
    <TD>mobile_ddr=0</TD>
    <TD>pci33_3=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>ppds_25=0</TD>
    <TD>rsds_25=0</TD>
    <TD>sstl135=0</TD>
    <TD>sstl135_r=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>sstl15=0</TD>
    <TD>sstl15_r=0</TD>
    <TD>sstl18_i=0</TD>
    <TD>sstl18_ii=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>tmds_33=0</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>memory</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>block_ram_tile_available=60</TD>
    <TD>block_ram_tile_fixed=0</TD>
    <TD>block_ram_tile_used=9</TD>
    <TD>block_ram_tile_util_percentage=15.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18_available=120</TD>
    <TD>ramb18_fixed=0</TD>
    <TD>ramb18_used=4</TD>
    <TD>ramb18_util_percentage=3.33</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb18e1_only_used=4</TD>
    <TD>ramb36_fifo_available=60</TD>
    <TD>ramb36_fifo_fixed=0</TD>
    <TD>ramb36_fifo_used=7</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36_fifo_util_percentage=11.67</TD>
    <TD>ramb36e1_only_used=7</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>primitives</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_functional_category=Others</TD>
    <TD>bscane2_used=1</TD>
    <TD>bufg_functional_category=Clock</TD>
    <TD>bufg_used=2</TD>
</TR><TR ALIGN='LEFT'>    <TD>carry4_functional_category=CarryLogic</TD>
    <TD>carry4_used=548</TD>
    <TD>fdce_functional_category=Flop &amp; Latch</TD>
    <TD>fdce_used=171</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdpe_functional_category=Flop &amp; Latch</TD>
    <TD>fdpe_used=48</TD>
    <TD>fdre_functional_category=Flop &amp; Latch</TD>
    <TD>fdre_used=8609</TD>
</TR><TR ALIGN='LEFT'>    <TD>fdse_functional_category=Flop &amp; Latch</TD>
    <TD>fdse_used=271</TD>
    <TD>ibuf_functional_category=IO</TD>
    <TD>ibuf_used=8</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut1_functional_category=LUT</TD>
    <TD>lut1_used=393</TD>
    <TD>lut2_functional_category=LUT</TD>
    <TD>lut2_used=1323</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut3_functional_category=LUT</TD>
    <TD>lut3_used=1255</TD>
    <TD>lut4_functional_category=LUT</TD>
    <TD>lut4_used=1564</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut5_functional_category=LUT</TD>
    <TD>lut5_used=1738</TD>
    <TD>lut6_functional_category=LUT</TD>
    <TD>lut6_used=3935</TD>
</TR><TR ALIGN='LEFT'>    <TD>muxf7_functional_category=MuxFx</TD>
    <TD>muxf7_used=321</TD>
    <TD>muxf8_functional_category=MuxFx</TD>
    <TD>muxf8_used=64</TD>
</TR><TR ALIGN='LEFT'>    <TD>obuf_functional_category=IO</TD>
    <TD>obuf_used=7</TD>
    <TD>ramb18e1_functional_category=Block Memory</TD>
    <TD>ramb18e1_used=4</TD>
</TR><TR ALIGN='LEFT'>    <TD>ramb36e1_functional_category=Block Memory</TD>
    <TD>ramb36e1_used=7</TD>
    <TD>ramd32_functional_category=Distributed Memory</TD>
    <TD>ramd32_used=1200</TD>
</TR><TR ALIGN='LEFT'>    <TD>rams32_functional_category=Distributed Memory</TD>
    <TD>rams32_used=400</TD>
    <TD>rams64e_functional_category=Distributed Memory</TD>
    <TD>rams64e_used=113</TD>
</TR><TR ALIGN='LEFT'>    <TD>srl16e_functional_category=Distributed Memory</TD>
    <TD>srl16e_used=71</TD>
    <TD>srlc32e_functional_category=Distributed Memory</TD>
    <TD>srlc32e_used=70</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>slice_logic</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>f7_muxes_available=8800</TD>
    <TD>f7_muxes_fixed=0</TD>
    <TD>f7_muxes_used=321</TD>
    <TD>f7_muxes_util_percentage=3.65</TD>
</TR><TR ALIGN='LEFT'>    <TD>f8_muxes_available=4400</TD>
    <TD>f8_muxes_fixed=0</TD>
    <TD>f8_muxes_used=64</TD>
    <TD>f8_muxes_util_percentage=1.45</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=913</TD>
    <TD>lut_as_logic_available=17600</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=8576</TD>
    <TD>lut_as_logic_util_percentage=48.73</TD>
    <TD>lut_as_memory_available=6000</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=1054</TD>
    <TD>lut_as_memory_util_percentage=17.57</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=141</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_flip_flop_available=35200</TD>
    <TD>register_as_flip_flop_fixed=0</TD>
    <TD>register_as_flip_flop_used=9099</TD>
    <TD>register_as_flip_flop_util_percentage=25.85</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_as_latch_available=35200</TD>
    <TD>register_as_latch_fixed=0</TD>
    <TD>register_as_latch_used=0</TD>
    <TD>register_as_latch_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_luts_available=17600</TD>
    <TD>slice_luts_fixed=0</TD>
    <TD>slice_luts_used=9630</TD>
    <TD>slice_luts_util_percentage=54.72</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_available=35200</TD>
    <TD>slice_registers_fixed=0</TD>
    <TD>slice_registers_used=9099</TD>
    <TD>slice_registers_util_percentage=25.85</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_distributed_ram_fixed=0</TD>
    <TD>lut_as_distributed_ram_used=913</TD>
    <TD>lut_as_logic_available=17600</TD>
    <TD>lut_as_logic_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_logic_used=8576</TD>
    <TD>lut_as_logic_util_percentage=48.73</TD>
    <TD>lut_as_memory_available=6000</TD>
    <TD>lut_as_memory_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_as_memory_used=1054</TD>
    <TD>lut_as_memory_util_percentage=17.57</TD>
    <TD>lut_as_shift_register_fixed=0</TD>
    <TD>lut_as_shift_register_used=141</TD>
</TR><TR ALIGN='LEFT'>    <TD>lut_in_front_of_the_register_is_unused_fixed=141</TD>
    <TD>lut_in_front_of_the_register_is_unused_used=2283</TD>
    <TD>lut_in_front_of_the_register_is_used_fixed=2283</TD>
    <TD>lut_in_front_of_the_register_is_used_used=2137</TD>
</TR><TR ALIGN='LEFT'>    <TD>register_driven_from_outside_the_slice_fixed=2137</TD>
    <TD>register_driven_from_outside_the_slice_used=4420</TD>
    <TD>register_driven_from_within_the_slice_fixed=4420</TD>
    <TD>register_driven_from_within_the_slice_used=4679</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_available=4400</TD>
    <TD>slice_fixed=0</TD>
    <TD>slice_registers_available=35200</TD>
    <TD>slice_registers_fixed=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>slice_registers_used=9099</TD>
    <TD>slice_registers_util_percentage=25.85</TD>
    <TD>slice_used=3659</TD>
    <TD>slice_util_percentage=83.16</TD>
</TR><TR ALIGN='LEFT'>    <TD>slicel_fixed=0</TD>
    <TD>slicel_used=2416</TD>
    <TD>slicem_fixed=0</TD>
    <TD>slicem_used=1243</TD>
</TR><TR ALIGN='LEFT'>    <TD>unique_control_sets_available=4400</TD>
    <TD>unique_control_sets_fixed=4400</TD>
    <TD>unique_control_sets_used=435</TD>
    <TD>unique_control_sets_util_percentage=9.89</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o5_and_o6_fixed=9.89</TD>
    <TD>using_o5_and_o6_used=0</TD>
    <TD>using_o5_output_only_fixed=0</TD>
    <TD>using_o5_output_only_used=0</TD>
</TR><TR ALIGN='LEFT'>    <TD>using_o6_output_only_fixed=0</TD>
    <TD>using_o6_output_only_used=141</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>specific_feature</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>bscane2_available=4</TD>
    <TD>bscane2_fixed=0</TD>
    <TD>bscane2_used=1</TD>
    <TD>bscane2_util_percentage=25.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>capturee2_available=1</TD>
    <TD>capturee2_fixed=0</TD>
    <TD>capturee2_used=0</TD>
    <TD>capturee2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>dna_port_available=1</TD>
    <TD>dna_port_fixed=0</TD>
    <TD>dna_port_used=0</TD>
    <TD>dna_port_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>efuse_usr_available=1</TD>
    <TD>efuse_usr_fixed=0</TD>
    <TD>efuse_usr_used=0</TD>
    <TD>efuse_usr_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>frame_ecce2_available=1</TD>
    <TD>frame_ecce2_fixed=0</TD>
    <TD>frame_ecce2_used=0</TD>
    <TD>frame_ecce2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>icape2_available=2</TD>
    <TD>icape2_fixed=0</TD>
    <TD>icape2_used=0</TD>
    <TD>icape2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>startupe2_available=1</TD>
    <TD>startupe2_fixed=0</TD>
    <TD>startupe2_used=0</TD>
    <TD>startupe2_util_percentage=0.00</TD>
</TR><TR ALIGN='LEFT'>    <TD>xadc_available=1</TD>
    <TD>xadc_fixed=0</TD>
    <TD>xadc_used=0</TD>
    <TD>xadc_util_percentage=0.00</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
 <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
  <TR ALIGN='CENTER' BGCOLOR='#A7BFDE'><TD COLSPAN='1'><B>synthesis</B></TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>command_line_options</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>-assert=default::[not_specified]</TD>
    <TD>-bufg=default::12</TD>
    <TD>-cascade_dsp=default::auto</TD>
    <TD>-constrset=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-control_set_opt_threshold=default::auto</TD>
    <TD>-debug_log=default::[not_specified]</TD>
    <TD>-directive=default::default</TD>
    <TD>-fanout_limit=default::10000</TD>
</TR><TR ALIGN='LEFT'>    <TD>-flatten_hierarchy=default::rebuilt</TD>
    <TD>-fsm_extraction=default::auto</TD>
    <TD>-gated_clock_conversion=default::off</TD>
    <TD>-generic=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-include_dirs=default::[not_specified]</TD>
    <TD>-keep_equivalent_registers=default::[not_specified]</TD>
    <TD>-max_bram=default::-1</TD>
    <TD>-max_bram_cascade_height=default::-1</TD>
</TR><TR ALIGN='LEFT'>    <TD>-max_dsp=default::-1</TD>
    <TD>-max_uram=default::-1</TD>
    <TD>-max_uram_cascade_height=default::-1</TD>
    <TD>-mode=default::default</TD>
</TR><TR ALIGN='LEFT'>    <TD>-name=default::[not_specified]</TD>
    <TD>-no_lc=default::[not_specified]</TD>
    <TD>-no_srlextract=default::[not_specified]</TD>
    <TD>-no_timing_driven=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-part=xc7z010clg400-1</TD>
    <TD>-resource_sharing=default::auto</TD>
    <TD>-retiming=default::[not_specified]</TD>
    <TD>-rtl=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-rtl_skip_constraints=default::[not_specified]</TD>
    <TD>-rtl_skip_ip=default::[not_specified]</TD>
    <TD>-seu_protect=default::none</TD>
    <TD>-sfcu=default::[not_specified]</TD>
</TR><TR ALIGN='LEFT'>    <TD>-shreg_min_size=default::3</TD>
    <TD>-top=design_1_wrapper</TD>
    <TD>-verilog_define=default::[not_specified]</TD>
</TR>   </TABLE>
   </TD></TR>
   <TR><TD>
   <TABLE BORDER='1' CELLSPACING='0' WIDTH='100%'>
    <TR ALIGN='CENTER' BGCOLOR='#DBE5F1'><TD COLSPAN='4'><B>usage</B></TD></TR>
<TR ALIGN='LEFT'>    <TD>elapsed=00:07:06s</TD>
    <TD>hls_ip=0</TD>
    <TD>memory_gain=844.023MB</TD>
    <TD>memory_peak=1892.449MB</TD>
</TR>   </TABLE>
   </TD></TR>
  </TABLE><BR>
</BODY>
</HTML>
