/*
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated from the registers file.
 * Edits to this file will be lost when it is regenerated.
 *
 * 
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 *
 * File:        allregs_w.i
 * Purpose:     Independent register descriptions.
 */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUCELLCNTPGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0x8a004800,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_RDECELLCNTINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNT2BERRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208000b,
        0,
        0,
        1,
        soc_WAMUDROPCNT2BERRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNT2BERR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000b00,
        0,
        0,
        1,
        soc_WAMUDROPCNT2BERR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNTAGINGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208000a,
        0,
        0,
        1,
        soc_WAMUDROPCNTAGINGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTAGING_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000a00,
        0,
        0,
        1,
        soc_WAMUDROPCNTAGING_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTGLBTHDIPKTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a00b100,
        0,
        0,
        1,
        soc_WAMUDROPCNTGLBTHDIPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNTLENr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080008,
        0,
        0,
        1,
        soc_WAMUDROPCNTLENr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNTLENBYTEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080017,
        0,
        0,
        1,
        soc_WAMUDROPCNTLENBYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTLENBYTE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a001700,
        0,
        0,
        1,
        soc_WAMUDROPCNTLENBYTE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTLEN_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000800,
        0,
        0,
        1,
        soc_WAMUDROPCNTLEN_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNTLRUr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208000c,
        0,
        0,
        1,
        soc_WAMUDROPCNTLRUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTLRU_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000c00,
        0,
        0,
        1,
        soc_WAMUDROPCNTLRU_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNTNOLRUr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208000d,
        0,
        0,
        1,
        soc_WAMUDROPCNTNOLRUr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNTNOLRUBYTEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080018,
        0,
        0,
        1,
        soc_WAMUDROPCNTNOLRUBYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTNOLRUBYTE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a001800,
        0,
        0,
        1,
        soc_WAMUDROPCNTNOLRUBYTE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTNOLRU_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000d00,
        0,
        0,
        1,
        soc_WAMUDROPCNTNOLRU_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNTTHDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080004,
        0,
        0,
        1,
        soc_WAMUDROPCNTTHDr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNTTHDBYTEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080016,
        0,
        0,
        1,
        soc_WAMUDROPCNTTHDBYTEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTTHDIBYTEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a00b200,
        0,
        0,
        1,
        soc_RDETHDODROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTTHDIPKTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a00b000,
        0,
        0,
        1,
        soc_WAMUDROPCNTGLBTHDIPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTTHDOBYTEr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8a00c000,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_RDETHDODROPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTTHDOPKTr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8a00b300,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_WAMUDROPCNTGLBTHDIPKTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUDROPCNTTYPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080006,
        0,
        0,
        1,
        soc_WAMUDROPCNTTYPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUDROPCNTTYPE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000600,
        0,
        0,
        1,
        soc_WAMUDROPCNTTYPE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMULINKMEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12002200,
        0,
        0,
        3,
        soc_CELLLINKMEMDEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUMEMDEBUGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080002,
        0,
        0,
        4,
        soc_WAMUMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUMEMDEBUG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000200,
        SOC_REG_FLAG_64_BITS,
        0,
        4,
        soc_WAMUMEMDEBUG_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUMINLMTPGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0x8a003200,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WAMUMINLMTPGr_fields,
        SOC_RESET_VAL_DEC(0x000000ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUMINLMTPKTQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8a004c00,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_WAMUMINLMTPKTQr_fields,
        SOC_RESET_VAL_DEC(0x00000040, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUNONFRAGMCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208000f,
        0,
        0,
        1,
        soc_WAMUNONFRAGMCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUNONFRAGMCNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000f00,
        0,
        0,
        1,
        soc_WAMUNONFRAGMCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUPARITYERRADRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WAMUPARITYERRADRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUPARITYERRADR_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a001000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WAMUPARITYERRADR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUPKTCNTPGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0x8a004500,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_WAMUPKTCNTPGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUPKTCNTQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8a008000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_WAMUPKTCNTPGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUREASMBCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2208000e,
        0,
        0,
        1,
        soc_WAMUREASMBCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUREASMBCNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a000e00,
        0,
        0,
        1,
        soc_WAMUREASMBCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMURSTOFFSETCELLPGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0x8a004000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_RDERSTOFFSETCELLINGr_fields,
        SOC_RESET_VAL_DEC(0x0004001f, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMURSTOFFSETPKTPGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0x8a003d00,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WAMURSTOFFSETPKTPGr_fields,
        SOC_RESET_VAL_DEC(0x0000801f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMURSTOFFSETPKTQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8a006000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WAMURSTOFFSETPKTPGr_fields,
        SOC_RESET_VAL_DEC(0x0000801f, 0x00000000)
        SOC_RESET_MASK_DEC(0x000fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUSHRLMTCELLPGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0x8a003a00,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_WAMUSHRLMTCELLPGr_fields,
        SOC_RESET_VAL_DEC(0x00800685, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUSHRLMTPKTPGr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0x8a003600,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_WAMUSHRLMTPKTPGr_fields,
        SOC_RESET_VAL_DEC(0x00008685, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUSHRLMTPKTQr */
        soc_block_list[4],
        soc_genreg,
        8,
        0,
        0x8a005600,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_WAMUSHRLMTPKTQr_fields,
        SOC_RESET_VAL_DEC(0x00008155, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUSTATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080013,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WAMUSTATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUSTATUS_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a001300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WAMUSTATUS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WAMUTBFRAGMCNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x22080012,
        0,
        0,
        1,
        soc_WAMUTBFRAGMCNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUTBFRAGMCNT_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a001200,
        0,
        0,
        1,
        soc_WAMUTBFRAGMCNT_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUTHDBYPASSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a00a000,
        0,
        0,
        2,
        soc_RDETHDBYPASSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUTHDDROPSTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a00a200,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_WAMUTHDDROPSTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUTOTALSHRLMTINGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a003000,
        0,
        0,
        2,
        soc_WAMUTOTALSHRLMTINGr_fields,
        SOC_RESET_VAL_DEC(0x01300e00, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMUTOTALSHRLMTPKTEGRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x8a004a00,
        0,
        0,
        1,
        soc_WAMUTOTALSHRLMTPKTEGRr_fields,
        SOC_RESET_VAL_DEC(0x00000c00, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PG_FIRST_FRAGMENT_DROP_OFFSETr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xa015200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_WAMU_PG_FIRST_FRAGMENT_DROP_OFFSETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PG_MIN_CELLr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xa014200,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WAMU_PG_MIN_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PG_MIN_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xa014a00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_WAMU_PG_MIN_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PG_RESET_FLOOR_CELLr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xa014600,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_WAMU_PG_RESET_FLOOR_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PG_RESET_OFFSET_CELLr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xa014400,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_WAMU_PG_RESET_OFFSET_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PG_RESUME_LIMITr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xa015000,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_WAMU_PG_RESUME_LIMITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PG_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xa014c00,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        1,
        soc_WAMU_PG_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PG_SHARED_LIMIT_CELLr */
        soc_block_list[4],
        soc_genreg,
        2,
        0,
        0xa014e00,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WAMU_PG_SHARED_LIMIT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PG_XOFF_STATEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa015400,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_WAMU_PG_XOFF_STATEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_POOL_SELECTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa014000,
        0,
        0,
        1,
        soc_RDE_POOL_SELECTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PORT_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa014900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_SHARED_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_PRI_GRPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa014100,
        0,
        0,
        4,
        soc_WAMU_PRI_GRPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WAMU_TOTAL_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0xa014800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_OP_PORT_TOTAL_COUNT_CELL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_WCL_CTLr */
        soc_block_list[90],
        soc_genreg,
        6,
        0,
        0x2008100,
        SOC_REG_FLAG_ARRAY,
        0,
        9,
        soc_WCL_CTLr_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_WCL_CUR_STSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0,
        0x2008700,
        SOC_REG_FLAG_RO,
        0,
        18,
        soc_WCL_CUR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_WCL_INTR_CLEARr */
        soc_block_list[90],
        soc_genreg,
        1,
        0,
        0x2008a00,
        0,
        0,
        1,
        soc_WCL_INTR_CLEARr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_WCL_INTR_ENABLEr */
        soc_block_list[90],
        soc_genreg,
        1,
        0,
        0x2008900,
        0,
        0,
        1,
        soc_WCL_INTR_ENABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_WCL_INTR_STSr */
        soc_block_list[90],
        soc_genreg,
        1,
        0,
        0x2008800,
        0,
        0,
        18,
        soc_WCL_INTR_STSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0)
    { /* SOC_REG_INT_WCL_RX_LOST_LOCK_COUNTr */
        soc_block_list[90],
        soc_genreg,
        12,
        0,
        0x2007300,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_ILAMAC_RX_ALIGNMENT_ERRORS_COUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56800_A0)
    { /* SOC_REG_INT_WDRRCOUNTr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x6000060,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_WDRRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WDRRCOUNT_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x6000140,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_WDRRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        34,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WDRRCOUNT_BCM56624_A0r */
        soc_block_list[4],
        soc_portreg,
        10,
        0,
        0x6000060,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_WDRRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        6,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WDRRCOUNT_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x6000140,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_WDRRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        22,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WDRRCOUNT_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x6000060,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_WDRRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WDRRCOUNT_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x6000060,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        3,
        soc_PORTGRP_WDRRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x03ffffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGCONTROLr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004008,
        0,
        0,
        1,
        soc_WDT0_WDOGCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGCONTROL_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004008,
        0,
        0,
        1,
        soc_WDT0_WDOGCONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGCONTROL_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004008,
        0,
        0,
        1,
        soc_WDT0_WDOGCONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGCONTROL_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004008,
        0,
        0,
        1,
        soc_WDT0_WDOGCONTROL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGCONTROL_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004008,
        0,
        0,
        1,
        soc_WDT0_WDOGCONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGCONTROL_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004008,
        0,
        0,
        1,
        soc_WDT0_WDOGCONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGINTCLRr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700400c,
        0,
        0,
        1,
        soc_WDT0_WDOGINTCLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGINTCLR_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700400c,
        0,
        0,
        1,
        soc_WDT0_WDOGINTCLR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGINTCLR_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700400c,
        0,
        0,
        1,
        soc_WDT0_WDOGINTCLR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGINTCLR_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700400c,
        0,
        0,
        1,
        soc_WDT0_WDOGINTCLR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGINTCLR_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700400c,
        0,
        0,
        1,
        soc_WDT0_WDOGINTCLR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGINTCLR_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700400c,
        0,
        0,
        1,
        soc_WDT0_WDOGINTCLR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGITCRr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f00,
        0,
        0,
        1,
        soc_WDT0_WDOGITCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGITCR_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f00,
        0,
        0,
        1,
        soc_WDT0_WDOGITCR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGITCR_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f00,
        0,
        0,
        1,
        soc_WDT0_WDOGITCR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGITCR_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f00,
        0,
        0,
        1,
        soc_WDT0_WDOGITCR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGITCR_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f00,
        0,
        0,
        1,
        soc_WDT0_WDOGITCR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGITCR_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f00,
        0,
        0,
        1,
        soc_WDT0_WDOGITCR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGITOPr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f04,
        0,
        0,
        1,
        soc_WDT0_WDOGITOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGITOP_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f04,
        0,
        0,
        1,
        soc_WDT0_WDOGITOP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGITOP_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f04,
        0,
        0,
        1,
        soc_WDT0_WDOGITOP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGITOP_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f04,
        0,
        0,
        1,
        soc_WDT0_WDOGITOP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGITOP_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f04,
        0,
        0,
        1,
        soc_WDT0_WDOGITOP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGITOP_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004f04,
        0,
        0,
        1,
        soc_WDT0_WDOGITOP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGLOADr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004000,
        0,
        0,
        1,
        soc_WDT0_WDOGLOADr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGLOAD_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004000,
        0,
        0,
        1,
        soc_WDT0_WDOGLOAD_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGLOAD_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004000,
        0,
        0,
        1,
        soc_WDT0_WDOGLOAD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGLOAD_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004000,
        0,
        0,
        1,
        soc_WDT0_WDOGLOAD_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGLOAD_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004000,
        0,
        0,
        1,
        soc_WDT0_WDOGLOAD_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGLOAD_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004000,
        0,
        0,
        1,
        soc_WDT0_WDOGLOAD_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGLOCKr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004c00,
        0,
        0,
        1,
        soc_WDT0_WDOGLOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGLOCK_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004c00,
        0,
        0,
        1,
        soc_WDT0_WDOGLOCK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGLOCK_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004c00,
        0,
        0,
        1,
        soc_WDT0_WDOGLOCK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGLOCK_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004c00,
        0,
        0,
        1,
        soc_WDT0_WDOGLOCK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGLOCK_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004c00,
        0,
        0,
        1,
        soc_WDT0_WDOGLOCK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGLOCK_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004c00,
        0,
        0,
        1,
        soc_WDT0_WDOGLOCK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGMISr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGMISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGMIS_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGMIS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGMIS_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGMIS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGMIS_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGMIS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGMIS_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGMIS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGMIS_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGMIS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID1r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID1r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID2r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID3r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID0_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID0_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID0_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID0_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID0_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID1_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID1_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID1_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID1_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID1_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID2_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID2_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID2_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID2_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID2_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID3_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID3_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID3_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID3_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGPCELLID3_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID1r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID2r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID3r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID0_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID0_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID0_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID0_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID0_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID1_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID1_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID1_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID1_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID1_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID2_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID2_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID2_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID2_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID2_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID3_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID3_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID3_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID3_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGPERIPHID3_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGRISr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGRISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGRIS_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGRIS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGRIS_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGRIS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGRIS_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGRIS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGRIS_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGRIS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGRIS_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGRIS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT0_WDOGVALUEr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGVALUEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT0_WDOGVALUE_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGVALUE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT0_WDOGVALUE_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGVALUE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT0_WDOGVALUE_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGVALUE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT0_WDOGVALUE_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGVALUE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT0_WDOGVALUE_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7004004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGVALUE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGCONTROLr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005008,
        0,
        0,
        1,
        soc_WDT1_WDOGCONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGCONTROL_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005008,
        0,
        0,
        1,
        soc_WDT0_WDOGCONTROL_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGCONTROL_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005008,
        0,
        0,
        1,
        soc_WDT0_WDOGCONTROL_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGCONTROL_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005008,
        0,
        0,
        1,
        soc_WDT1_WDOGCONTROL_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGCONTROL_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005008,
        0,
        0,
        1,
        soc_WDT1_WDOGCONTROL_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGCONTROL_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005008,
        0,
        0,
        1,
        soc_WDT1_WDOGCONTROL_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGINTCLRr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700500c,
        0,
        0,
        1,
        soc_WDT1_WDOGINTCLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGINTCLR_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700500c,
        0,
        0,
        1,
        soc_WDT0_WDOGINTCLR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGINTCLR_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700500c,
        0,
        0,
        1,
        soc_WDT0_WDOGINTCLR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGINTCLR_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700500c,
        0,
        0,
        1,
        soc_WDT1_WDOGINTCLR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGINTCLR_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700500c,
        0,
        0,
        1,
        soc_WDT1_WDOGINTCLR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGINTCLR_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x700500c,
        0,
        0,
        1,
        soc_WDT1_WDOGINTCLR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGITCRr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f00,
        0,
        0,
        1,
        soc_WDT1_WDOGITCRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGITCR_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f00,
        0,
        0,
        1,
        soc_WDT0_WDOGITCR_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGITCR_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f00,
        0,
        0,
        1,
        soc_WDT0_WDOGITCR_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGITCR_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f00,
        0,
        0,
        1,
        soc_WDT1_WDOGITCR_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGITCR_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f00,
        0,
        0,
        1,
        soc_WDT1_WDOGITCR_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGITCR_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f00,
        0,
        0,
        1,
        soc_WDT1_WDOGITCR_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGITOPr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f04,
        0,
        0,
        1,
        soc_WDT1_WDOGITOPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGITOP_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f04,
        0,
        0,
        1,
        soc_WDT0_WDOGITOP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGITOP_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f04,
        0,
        0,
        1,
        soc_WDT0_WDOGITOP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGITOP_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f04,
        0,
        0,
        1,
        soc_WDT1_WDOGITOP_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGITOP_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f04,
        0,
        0,
        1,
        soc_WDT1_WDOGITOP_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGITOP_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005f04,
        0,
        0,
        1,
        soc_WDT1_WDOGITOP_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGLOADr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005000,
        0,
        0,
        1,
        soc_WDT1_WDOGLOADr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGLOAD_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005000,
        0,
        0,
        1,
        soc_WDT0_WDOGLOAD_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGLOAD_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005000,
        0,
        0,
        1,
        soc_WDT0_WDOGLOAD_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGLOAD_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005000,
        0,
        0,
        1,
        soc_WDT1_WDOGLOAD_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGLOAD_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005000,
        0,
        0,
        1,
        soc_WDT1_WDOGLOAD_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGLOAD_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005000,
        0,
        0,
        1,
        soc_WDT1_WDOGLOAD_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGLOCKr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005c00,
        0,
        0,
        1,
        soc_WDT1_WDOGLOCKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGLOCK_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005c00,
        0,
        0,
        1,
        soc_WDT0_WDOGLOCK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGLOCK_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005c00,
        0,
        0,
        1,
        soc_WDT0_WDOGLOCK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGLOCK_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005c00,
        0,
        0,
        1,
        soc_WDT1_WDOGLOCK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGLOCK_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005c00,
        0,
        0,
        1,
        soc_WDT1_WDOGLOCK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGLOCK_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005c00,
        0,
        0,
        1,
        soc_WDT1_WDOGLOCK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGMISr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGMISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGMIS_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGMIS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGMIS_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGMIS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGMIS_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGMIS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGMIS_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGMIS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGMIS_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005014,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGMIS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID1r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID1r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID2r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID2r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID3r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID3r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID0_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID0_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID0_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID0_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID0_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x0000000d, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID1_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID1_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID1_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID1_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID1_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID2_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID2_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID2_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID2_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID2_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ff8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID3_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID3_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPCELLID3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID3_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID3_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGPCELLID3_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005ffc,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPCELLID3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x000000b1, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID1r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID1r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID2r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID2r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID3r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID3r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID0_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID0_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID0_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID0_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID0_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID0_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID0_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID0_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe0,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID0_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000005, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID1_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID1_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID1_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID1_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID1_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID1_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID1_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID1_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID1_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe4,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID1_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000018, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID2_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID2_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID2_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID2_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID2_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID2_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID2_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID2_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID2_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fe8,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID2_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000014, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID3_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID3_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID3_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGPERIPHID3_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID3_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID3_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID3_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID3_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGPERIPHID3_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005fec,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGPERIPHID3_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGRISr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGRISr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGRIS_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGRIS_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGRIS_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGRIS_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGRIS_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGRIS_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGRIS_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGRIS_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGRIS_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGRIS_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT1_WDOGVALUEr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGVALUEr_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT1_WDOGVALUE_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGVALUE_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT1_WDOGVALUE_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT0_WDOGVALUE_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT1_WDOGVALUE_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGVALUE_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT1_WDOGVALUE_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGVALUE_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT1_WDOGVALUE_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x7005004,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WDT1_WDOGVALUE_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT_0_RESET_MASKr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c0,
        0,
        0,
        3,
        soc_WDT_0_RESET_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT_0_RESET_MASK_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c0,
        0,
        0,
        3,
        soc_WDT_0_RESET_MASK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT_0_RESET_MASK_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c0,
        0,
        0,
        3,
        soc_WDT_0_RESET_MASK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT_0_RESET_MASK_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c0,
        0,
        0,
        3,
        soc_WDT_0_RESET_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT_0_RESET_MASK_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c0,
        0,
        0,
        3,
        soc_WDT_0_RESET_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT_0_RESET_MASK_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c0,
        0,
        0,
        3,
        soc_WDT_0_RESET_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_A0)
    { /* SOC_REG_INT_WDT_1_RESET_MASKr */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c4,
        0,
        0,
        3,
        soc_WDT_1_RESET_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WDT_1_RESET_MASK_BCM56440_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c4,
        0,
        0,
        3,
        soc_WDT_0_RESET_MASK_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56640_A0) || defined(BCM_56850_A0) || \
    defined(BCM_56860_A0)
    { /* SOC_REG_INT_WDT_1_RESET_MASK_BCM56640_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c4,
        0,
        0,
        3,
        soc_WDT_0_RESET_MASK_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88202_A0)
    { /* SOC_REG_INT_WDT_1_RESET_MASK_BCM88202_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c4,
        0,
        0,
        3,
        soc_WDT_1_RESET_MASK_BCM88202_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88650_B0)
    { /* SOC_REG_INT_WDT_1_RESET_MASK_BCM88650_B0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c4,
        0,
        0,
        3,
        soc_WDT_1_RESET_MASK_BCM88650_B0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88660_A0)
    { /* SOC_REG_INT_WDT_1_RESET_MASK_BCM88660_A0r */
        soc_block_list[1],
        soc_mcsreg,
        1,
        0,
        0x70060c4,
        0,
        0,
        3,
        soc_WDT_1_RESET_MASK_BCM88660_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WERRCOUNTr */
        soc_block_list[4],
        soc_portreg,
        48,
        0,
        0x6000140,
        SOC_REG_FLAG_ARRAY |
                          SOC_REG_FLAG_RO,
        0,
        2,
        soc_WERRCOUNTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x01ffffff, 0x00000000)
        -1,
        46,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WLAN_DECAP_NLF_MTU_CHECKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000c00,
        0,
        0,
        2,
        soc_WLAN_DECAP_NLF_MTU_CHECKr_fields,
        SOC_RESET_VAL_DEC(0x000ea000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WLAN_ENCAP_NLF_MTU_CHECKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2000d00,
        0,
        0,
        2,
        soc_WLAN_ENCAP_NLF_MTU_CHECKr_fields,
        SOC_RESET_VAL_DEC(0x000ee000, 0x00000000)
        SOC_RESET_MASK_DEC(0x001fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WLAN_SVP_ECC_CONTROLr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080128,
        0,
        0,
        1,
        soc_EGR_INITBUF_ECC_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WLAN_SVP_ECC_STATUS_INTRr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x2080129,
        0,
        0,
        4,
        soc_WLAN_SVP_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WLAN_SVP_ECC_STATUS_NACKr */
        soc_block_list[5],
        soc_genreg,
        1,
        0,
        0x208012a,
        0,
        0,
        4,
        soc_WLAN_SVP_ECC_STATUS_INTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WL_DROP_POLICYr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080130,
        0,
        0,
        6,
        soc_WL_DROP_POLICYr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WL_PORT_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080280,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WL_PORT_COUNT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080281,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WL_PORT_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WL_PORT_SHARED_COUNT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080284,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_PORT_SHARED_COUNT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WL_PORT_SHARED_COUNT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080285,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WL_PORT_SHARED_COUNT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WL_PORT_SHARED_LIMIT_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080223,
        0,
        0,
        1,
        soc_WL_PORT_SHARED_LIMIT_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WL_PORT_SHARED_LIMIT_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080224,
        0,
        0,
        1,
        soc_WL_PORT_SHARED_LIMIT_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WORKFIFO_MEMORY_DEBUG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x92026800,
        0,
        0,
        1,
        soc_REPBUF_MEMORY_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDAVGQSIZE_CELLr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000240,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDAVGQSIZE_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000240,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDAVGQSIZE_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000240,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WREDAVGQSIZE_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000240,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDAVGQSIZE_CELL_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000340,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_GLOBAL_WREDAVGQSIZE_CELL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDAVGQSIZE_PACKETr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x170003c0,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDAVGQSIZE_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x170003c0,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDAVGQSIZE_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x170003c0,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_GLOBAL_WREDAVGQSIZE_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDCONFIG_CELLr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000200,
        SOC_REG_FLAG_ARRAY,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDCONFIG_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000200,
        SOC_REG_FLAG_ARRAY,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDCONFIG_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000200,
        SOC_REG_FLAG_ARRAY,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WREDCONFIG_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000200,
        SOC_REG_FLAG_ARRAY,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDCONFIG_CELL_BCM88732_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000300,
        SOC_REG_FLAG_ARRAY,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELL_BCM88732_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDCONFIG_ECCPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000480,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_CPUPKTECCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000007f, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDCONFIG_PACKETr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000380,
        SOC_REG_FLAG_ARRAY,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDCONFIG_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000380,
        SOC_REG_FLAG_ARRAY,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDCONFIG_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000380,
        SOC_REG_FLAG_ARRAY,
        0,
        8,
        soc_GLOBAL_WREDCONFIG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x007fffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080c01,
        0,
        0,
        3,
        soc_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x560c0300,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_QG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20f0600,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_QG_TM_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20f0900,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x216a100,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_TM_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2084000,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_TM_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ef600,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_TM_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ef900,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_TM_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_TM_BCM56970_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0200,
        0,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0200,
        0,
        0,
        1,
        soc_CCPMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TM_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0200,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_X_PIPE_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0200,
        0,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_Y_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0300,
        0,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_AVG_QSIZE_Y_PIPE_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0300,
        0,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CFG_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080400,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CFG_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080400,
        0,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CFG_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080400,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CFG_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080403,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CFG_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080403,
        0,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080c00,
        0,
        0,
        3,
        soc_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x560c0000,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_QG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20efe00,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_QG_TM_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20f0100,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x216a000,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_TM_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2083800,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_TM_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20eee00,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_TM_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ef100,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_TM_BCM56960_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21800f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_TM_BCM56970_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801000,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_X_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0000,
        0,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_X_PIPE_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0000,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_X_PIPE_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0000,
        0,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_Y_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0100,
        0,
        0,
        1,
        soc_INTFO_QCN_SRAM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_CONFIG_Y_PIPE_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0100,
        0,
        0,
        1,
        soc_VFP_CAM_CONTROL_SLICE_3_0_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_CURVE_PROFILE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1600,
        0,
        0,
        1,
        soc_MMU_REPL_STATE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_CURVE_PROFILE_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1600,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_CURVE_PROFILE_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1600,
        0,
        0,
        1,
        soc_IFP_COUNTER_MUX_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_CURVE_PROFILE_TM_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22001700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_CURVE_PROFILE_TM_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22001900,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_MARK_PROFILES_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x216a300,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_MARK_PROFILES_TM_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2085000,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_MARK_PROFILES_TM_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20f1600,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_MARK_PROFILES_TM_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20f1900,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_THD_UC_DEQ0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080c0e,
        0,
        0,
        3,
        soc_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_THD_UC_DEQ1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080c0f,
        0,
        0,
        3,
        soc_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_THD_UC_ENQ0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080c0c,
        0,
        0,
        3,
        soc_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_DROP_THD_UC_ENQ1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080c0d,
        0,
        0,
        3,
        soc_L3_DEFIP_128_DATA_DBGCTRL_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_MARK_THD_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x216a200,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_MARK_THD_TM_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2084800,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_MARK_THD_TM_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20f0e00,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_DBGCTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_MARK_THD_TM_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20f1100,
        0,
        0,
        1,
        soc_L2_USER_ENTRY_CAM_DBGCTRL_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_AVG_QSIZEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080016,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_OPN_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_AVG_QSIZE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002600,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_AVG_QSIZE_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001c00,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_AVG_QSIZE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002600,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080015,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_OPN_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002500,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_CONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001b00,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002500,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_DEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708001a,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_OPN_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_DEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002b00,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_DEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002100,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_DEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002b00,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_ENQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080019,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_OPN_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_ENQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002a00,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_ENQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002000,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_OPN_DROP_THD_ENQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002a00,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_DROP_THDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x560c0c00,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_DROP_THD_MARK_TMr */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801700,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_DROP_THD_TMr */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_DROP_THD_TM_BCM56970_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_DROP_THD_X_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0e00,
        0,
        0,
        1,
        soc_MMU_REPL_STATE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_DROP_THD_X_PIPE_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0e00,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_DROP_THD_X_PIPE_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0e00,
        0,
        0,
        1,
        soc_IFP_COUNTER_MUX_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_DROP_THD_Y_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0f00,
        0,
        0,
        1,
        soc_MMU_REPL_STATE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_DROP_THD_Y_PIPE_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0f00,
        0,
        0,
        1,
        soc_IFP_COUNTER_MUX_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_SHARED_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x560c0800,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_SHARED_COUNT_TMr */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CCPMEMDEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_SHARED_COUNT_TM_BCM56970_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801800,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CCPMEMDEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_SHARED_COUNT_X_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1400,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_SHARED_COUNT_X_PIPE_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1400,
        0,
        0,
        1,
        soc_CCPMEMDEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PORT_SP_SHARED_COUNT_Y_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1500,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PROFILEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080c02,
        0,
        0,
        6,
        soc_WREDMEMDEBUG_PROFILEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PROFILE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002700,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_PROFILE_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001d00,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_PROFILE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002700,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_DROP_THDr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x560c0b00,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_DROP_THD_X_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0c00,
        0,
        0,
        1,
        soc_MMU_REPL_STATE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_DROP_THD_X_PIPE_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0c00,
        0,
        0,
        1,
        soc_DSCP_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_DROP_THD_X_PIPE_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0c00,
        0,
        0,
        1,
        soc_IFP_COUNTER_MUX_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_DROP_THD_Y_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0d00,
        0,
        0,
        1,
        soc_MMU_REPL_STATE_MEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_DROP_THD_Y_PIPE_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0d00,
        0,
        0,
        1,
        soc_IFP_COUNTER_MUX_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_SHARED_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x560c0700,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_SHARED_COUNT_X_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1200,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_SHARED_COUNT_X_PIPE_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1200,
        0,
        0,
        1,
        soc_CCPMEMDEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QGROUP_SHARED_COUNT_Y_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1300,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_AVG_QSIZEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080014,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_OPN_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_AVG_QSIZE_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002400,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_AVG_QSIZE_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001a00,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_AVG_QSIZE_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002400,
        0,
        0,
        3,
        soc_WREDMEMDEBUG_QUEUE_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_CONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080013,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_OPN_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_CONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002300,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_CONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001900,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_CONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002300,
        0,
        0,
        3,
        soc_WREDMEMDEBUG_QUEUE_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_DEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080018,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_OPN_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_DEQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002900,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_DEQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001f00,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_DEQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002900,
        0,
        0,
        3,
        soc_WREDMEMDEBUG_QUEUE_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_ENQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080017,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_OPN_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_ENQ_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002800,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_ENQ_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001e00,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_DROP_THD_ENQ_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002800,
        0,
        0,
        3,
        soc_WREDMEMDEBUG_QUEUE_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_OPN_MAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708001b,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_OPN_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_OPN_MAP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002c00,
        0,
        0,
        1,
        soc_PKTHDRMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_OPN_MAP_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002200,
        0,
        0,
        1,
        soc_AGINGCTRMEMDEBUG_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WREDMEMDEBUG_QUEUE_OPN_MAP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002c00,
        0,
        0,
        3,
        soc_WREDMEMDEBUG_QUEUE_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_0_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080401,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_0_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080401,
        0,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_0_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080401,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_0_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080404,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_0_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080404,
        0,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_1_CELLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080402,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_1_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080402,
        0,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_1_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080402,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_1_PACKETr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080405,
        0,
        0,
        2,
        soc_WREDMEMDEBUG_CFG_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_THD_1_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080405,
        0,
        0,
        1,
        soc_CBPCELLHDRMEMDEBUG_BCM56800_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_0_TMr */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801100,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_0_TM_BCM56970_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_1_TMr */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801200,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_1_TM_BCM56970_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x560c0a00,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0800,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0800,
        0,
        0,
        1,
        soc_CCPMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TM_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0800,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_0_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0800,
        0,
        0,
        1,
        soc_MCFP_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_1_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0900,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_X_PIPE_1_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0900,
        0,
        0,
        1,
        soc_MCFP_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_0_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0a00,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_0_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0a00,
        0,
        0,
        1,
        soc_MCFP_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_1_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0b00,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_DEQ_Y_PIPE_1_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0b00,
        0,
        0,
        1,
        soc_MCFP_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x560c0900,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0400,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0400,
        0,
        0,
        1,
        soc_CCPMEMDEBUG_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TM_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0400,
        0,
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_0_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0400,
        0,
        0,
        1,
        soc_MCFP_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_1_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0500,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_X_PIPE_1_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0500,
        0,
        0,
        1,
        soc_MCFP_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_0_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0600,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_0_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0600,
        0,
        0,
        1,
        soc_MCFP_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_1_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0700,
        0,
        0,
        1,
        soc_FT_CNTR_RAM_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_ENQ_Y_PIPE_1_TM_BCM56860_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c0700,
        0,
        0,
        1,
        soc_MCFP_MEM_DEBUG_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_MARK_TMr */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801300,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_E2EFC_MEM_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_DROP_THD_MARK_TM_BCM56970_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_FP_METER_TMr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNTr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x560c0600,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_TMr */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801400,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CCPMEMDEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_TM_BCM56970_A0r */
        soc_block_list[124],
        soc_pipereg,
        1,
        0,
        0x21801500,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_CCPMEMDEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_X_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1000,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_X_PIPE_TM_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1000,
        0,
        0,
        1,
        soc_CCPMEMDEBUG_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_WREDMEMDEBUG_UC_QUEUE_TOTAL_COUNT_Y_PIPE_TMr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1100,
        0,
        0,
        1,
        soc_UCQDBMEMDEBUGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDPARAM_CELLr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000100,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDPARAM_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000100,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDPARAM_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000100,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WREDPARAM_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000100,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDPARAM_END_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000140,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_GLOBAL_WREDPARAM_END_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDPARAM_NONTCP_CELLr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x170001c0,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDPARAM_NONTCP_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x170001c0,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDPARAM_NONTCP_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x170001c0,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WREDPARAM_NONTCP_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x120001c0,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDPARAM_NONTCP_PACKETr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000340,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDPARAM_NONTCP_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000340,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDPARAM_NONTCP_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000340,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_NONTCP_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDPARAM_PACKETr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000280,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDPARAM_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000280,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDPARAM_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000280,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDPARAM_PRI0_END_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x120002c0,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_GLOBAL_WREDPARAM_PRI0_END_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDPARAM_PRI0_START_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000280,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_GLOBAL_WREDPARAM_PRI0_START_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDPARAM_RED_CELLr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000180,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDPARAM_RED_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000180,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDPARAM_RED_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000180,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WREDPARAM_RED_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000180,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDPARAM_RED_END_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000240,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_GLOBAL_WREDPARAM_RED_END_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDPARAM_RED_PACKETr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDPARAM_RED_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDPARAM_RED_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000300,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_RED_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDPARAM_RED_START_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000200,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_GLOBAL_WREDPARAM_RED_START_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDPARAM_START_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000100,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_GLOBAL_WREDPARAM_START_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDPARAM_YELLOW_CELLr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000140,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDPARAM_YELLOW_CELL_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000140,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDPARAM_YELLOW_CELL_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x17000140,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WREDPARAM_YELLOW_CELL_BCM56820_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000140,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        10,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDPARAM_YELLOW_END_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x120001c0,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_GLOBAL_WREDPARAM_YELLOW_END_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0)
    { /* SOC_REG_INT_WREDPARAM_YELLOW_PACKETr */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x170002c0,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WREDPARAM_YELLOW_PACKET_BCM56334_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x170002c0,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_PACKET_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x07ffffff, 0x00000000)
        -1,
        29,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WREDPARAM_YELLOW_PACKET_BCM56634_A0r */
        soc_block_list[4],
        soc_portreg,
        24,
        0,
        0x170002c0,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_WREDPARAM_YELLOW_PACKETr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x1fffffff, 0x00000000)
        -1,
        13,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WREDPARAM_YELLOW_START_CELLr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000180,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_GLOBAL_WREDPARAM_YELLOW_START_CELLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WRED_AVG_QSIZEr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x17000028,
        SOC_REG_FLAG_ARRAY,
        0,
        3,
        soc_GLOBAL_SP_WRED_AVG_QSIZEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        41,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_AVG_QSIZE_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2169100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_AVG_QSIZE_PARITY_ERR_PTR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x207f800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_AVG_QSIZE_PARITY_ERR_PTR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20eae00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTR_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_AVG_QSIZE_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20eb100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTR_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_AVG_QSIZE_QG_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e9e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_QG_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_AVG_QSIZE_QG_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ea100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_QG_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WRED_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x17000020,
        SOC_REG_FLAG_ARRAY,
        0,
        8,
        soc_DMVOQ_WRED_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0007ffff, 0x00000000)
        -1,
        41,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_CONFIG_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2169200,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_CONFIG_PARITY_ERR_PTR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_CONFIG_PARITY_ERR_PTR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20eb600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTR_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_CONFIG_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20eb900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTR_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_CONFIG_QG_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ea600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_QG_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_CONFIG_QG_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ea900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_QG_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000003f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr */
        soc_block_list[124],
        soc_genreg,
        4,
        0,
        0x22000700,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000aaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_CONG_NOTIFICATION_RESOLUTION_TABLE_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        4,
        0,
        0x22000800,
        SOC_REG_FLAG_ARRAY |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr_fields,
        SOC_RESET_VAL_DEC(0x00000aaa, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WRED_DEBUG_ENQ_DROP_GLOBALr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080400,
        0,
        0,
        1,
        soc_WRED_DEBUG_ENQ_DROP_GLOBALr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WRED_DEBUG_ENQ_DROP_PORTr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x12000401,
        0,
        0,
        2,
        soc_WRED_DEBUG_ENQ_DROP_PORTr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_WRED_DROP_COUNTERr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x163000,
        0,
        0,
        1,
        soc_IHOST_PTIM_TIMER_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_DROP_COUNTER_BCM53540_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x7c800,
        0,
        0,
        1,
        soc_IHOST_PTIM_TIMER_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        92,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_COUNTER_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe5e00,
        0,
        0,
        1,
        soc_IHOST_PTIM_TIMER_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        103,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_COUNTER_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe6100,
        0,
        0,
        1,
        soc_IHOST_PTIM_TIMER_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        103,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_DROP_COUNTER_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x163000,
        0,
        0,
        1,
        soc_IHOST_PTIM_TIMER_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        92,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIGr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x161000,
        0,
        0,
        2,
        soc_WRED_DROP_CTR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        80,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_BCM53540_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x7c000,
        0,
        0,
        2,
        soc_WRED_DROP_CTR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        92,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe3e00,
        0,
        0,
        2,
        soc_WRED_DROP_CTR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        104,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe4100,
        0,
        0,
        2,
        soc_WRED_DROP_CTR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        104,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x161000,
        0,
        0,
        2,
        soc_WRED_DROP_CTR_CONFIGr_fields,
        SOC_RESET_VAL_DEC(0x000007ff, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        92,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_COLOR_MASK_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe4600,
        0,
        0,
        1,
        soc_WRED_DROP_CTR_CONFIG_COLOR_MASK_QLAYERr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_COLOR_MASK_QLAYER_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe4900,
        0,
        0,
        1,
        soc_WRED_DROP_CTR_CONFIG_COLOR_MASK_QLAYERr_fields,
        SOC_RESET_VAL_DEC(0x00000007, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000007, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_QLAYER_0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe4e00,
        0,
        0,
        1,
        soc_WRED_DROP_CTR_CONFIG_QLAYER_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_QLAYER_1r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe5600,
        0,
        0,
        1,
        soc_WRED_DROP_CTR_CONFIG_QLAYER_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_QLAYER_0_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe5100,
        0,
        0,
        1,
        soc_WRED_DROP_CTR_CONFIG_QLAYER_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_CTR_CONFIG_QLAYER_1_BCM53570_B0r */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0xe5900,
        0,
        0,
        1,
        soc_WRED_DROP_CTR_CONFIG_QLAYER_0r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2169300,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2080800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ebe00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ec100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_RED_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2169500,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_RED_PARITY_ERR_PTR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2081800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_RED_PARITY_ERR_PTR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ece00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_RED_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ed100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_YELLOW_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2169400,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_YELLOW_PARITY_ERR_PTR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2081000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_YELLOW_PARITY_ERR_PTR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ec600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_PROFILE_YELLOW_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ec900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_DROP_THD_READ_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2165000,
        0,
        0,
        2,
        soc_WRED_DROP_THD_READ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_DROP_THD_READ_CONTROL_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x207d000,
        0,
        0,
        2,
        soc_WRED_DROP_THD_READ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_THD_READ_CONTROL_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e6600,
        0,
        0,
        2,
        soc_WRED_DROP_THD_READ_CONTROL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_THD_READ_CONTROL_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e6900,
        0,
        0,
        2,
        soc_WRED_DROP_THD_READ_CONTROL_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x00001fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_DROP_THD_READ_DATAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2166000,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_WRED_DROP_THD_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_DROP_THD_READ_DATA_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x207d800,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_WRED_DROP_THD_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_DROP_THD_READ_DATA_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e6e00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_WRED_DROP_THD_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_DROP_THD_READ_DATA_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e7100,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_WRED_DROP_THD_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WRED_EN_COR_ERR_RPT_X_PIPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1800,
        0,
        0,
        17,
        soc_WRED_EN_COR_ERR_RPT_X_PIPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0) || \
    defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WRED_EN_COR_ERR_RPT_X_PIPE_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1800,
        0,
        0,
        17,
        soc_WRED_EN_COR_ERR_RPT_X_PIPE_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56860_A0)
    { /* SOC_REG_INT_WRED_EN_COR_ERR_RPT_Y_PIPEr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1900,
        0,
        0,
        17,
        soc_WRED_EN_COR_ERR_RPT_X_PIPEr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_ERR_CLRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2098500,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_WRED_ERR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_ERR_CLR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x202d800,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_WRED_ERR_CLRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_ERR_CLR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x204ea00,
        SOC_REG_FLAG_WO,
        0,
        1,
        soc_WRED_ERR_CLR_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_GREEN_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2169600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_GREEN_PARITY_ERR_PTR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2082000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_GREEN_PARITY_ERR_PTR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ed600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_GREEN_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ed900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_RED_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2169800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_RED_PARITY_ERR_PTR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2083000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_RED_PARITY_ERR_PTR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ee600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_RED_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ee900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_YELLOW_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2169700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_YELLOW_PARITY_ERR_PTR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2082800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_YELLOW_PARITY_ERR_PTR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ede00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_MARK_PROFILE_YELLOW_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20ee100,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_DROP_PROFILE_GREEN_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_MARK_THD_PARITY_ERR_PTRr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2169000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_MARK_THD_PARITY_ERR_PTR_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x207f000,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTRr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_MARK_THD_PARITY_ERR_PTR_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e9600,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTR_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_MARK_THD_PARITY_ERR_PTR_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e9900,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_AVG_QSIZE_PARITY_ERR_PTR_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0) || defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_MEM_INIT_STATUSr */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x22800700,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_WRED_MEM_INIT_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WRED_MISCCONFIGr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000d,
        0,
        0,
        7,
        soc_WRED_MISCCONFIGr_fields,
        SOC_RESET_VAL_DEC(0x00000803, 0x00000000)
        SOC_RESET_MASK_DEC(0x00003fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_MISCCONFIG_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001400,
        0,
        0,
        8,
        soc_WRED_MISCCONFIG_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000c03, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_MISCCONFIG_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000a00,
        0,
        0,
        8,
        soc_WRED_MISCCONFIG_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000403, 0x00000000)
        SOC_RESET_MASK_DEC(0x0001ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_MISCCONFIG_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001400,
        0,
        0,
        8,
        soc_WRED_MISCCONFIG_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000603, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0) || \
    defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_BITMAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080002,
        0,
        0,
        1,
        soc_WRED_PARITY_ERROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001a00,
        0,
        0,
        3,
        soc_WRED_PARITY_ERROR_BITMAP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001000,
        0,
        0,
        3,
        soc_WRED_PARITY_ERROR_BITMAP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080012,
        0,
        0,
        3,
        soc_WRED_PARITY_ERROR_BITMAP_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001a00,
        0,
        0,
        3,
        soc_WRED_PARITY_ERROR_BITMAP_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x56000500,
        0,
        0,
        1,
        soc_WRED_PARITY_ERROR_BITMAP_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080002,
        0,
        0,
        1,
        soc_WRED_PARITY_ERROR_BITMAP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_BITMAP_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080005,
        0,
        0,
        1,
        soc_WRED_PARITY_ERROR_BITMAP_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56524_A0) || defined(BCM_56524_B0) || \
    defined(BCM_56624_A0) || defined(BCM_56624_B0) || \
    defined(BCM_56634_A0) || defined(BCM_56634_B0) || \
    defined(BCM_56680_A0) || defined(BCM_56680_B0) || \
    defined(BCM_56685_A0) || defined(BCM_56685_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFOr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080001,
        0,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFOr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_2BITr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_2BITr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_2BIT_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001700,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_2BIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_2BIT_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000d00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_2BIT_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000e00,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56334_A0) || defined(BCM_56334_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56334_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080001,
        0,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_BCM56334_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56440_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080010,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_BCM56440_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001800,
        SOC_REG_FLAG_RO,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56640_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x56000400,
        0,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_BCM56640_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000003ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56725_A0) || defined(BCM_56820_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56820_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x12080001,
        0,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_BCM56820_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56840_A0) || defined(BCM_56840_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_INFO_BCM56840_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080004,
        0,
        0,
        1,
        soc_WRED_PARITY_ERROR_INFO_BCM56840_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x17080011,
        0,
        0,
        4,
        soc_WRED_PARITY_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001900,
        0,
        0,
        4,
        soc_WRED_PARITY_ERROR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_MASK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000f00,
        0,
        0,
        4,
        soc_WRED_PARITY_ERROR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_MASK_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001900,
        0,
        0,
        4,
        soc_WRED_PARITY_ERROR_MASK_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x07ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x7fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56440_A0) || defined(BCM_56440_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_POINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x1708000f,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PARITY_ERROR_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_POINTER_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001600,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_POINTER_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e000c00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PARITY_ERROR_POINTER_BCM56270_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PARITY_ERROR_POINTER_BCM56450_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001600,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PARITY_ERROR_POINTER_BCM56450_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERR_COUNTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2167000,
        0,
        0,
        1,
        soc_WRED_PARITY_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERR_COUNTER_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x207e000,
        0,
        0,
        1,
        soc_WRED_PARITY_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERR_COUNTER_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e8600,
        0,
        0,
        1,
        soc_WRED_PARITY_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERR_COUNTER_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e8900,
        0,
        0,
        1,
        soc_WRED_PARITY_ERR_COUNTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERR_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2168000,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_WRED_PARITY_ERR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERR_STATUS_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x207e800,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_WRED_PARITY_ERR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0003ffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_PARITY_ERR_STATUS_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e8e00,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_WRED_PARITY_ERR_STATUS_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_PARITY_ERR_STATUS_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e9100,
        SOC_REG_FLAG_RO,
        0,
        2,
        soc_WRED_PARITY_ERR_STATUS_BCM53570_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000b00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_BCM56870_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_XPE0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000b00,
        0,
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_XPE1r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000b00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_XPE2r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000b00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_XPE3r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000b00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_XPE0_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        0,
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_XPE1_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_XPE2_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_0_XPE3_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_BCM56870_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_XPE0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        0,
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_XPE1r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_XPE2r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_XPE3r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000c00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_XPE0_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        0,
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_XPE1_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_XPE2_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_1_XPE3_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_BCM56870_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_XPE0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        0,
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_XPE1r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_XPE2r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_XPE3r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000d00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_XPE0_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        0,
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_XPE1_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_XPE2_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_2_XPE3_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56370_A0) || defined(BCM_56770_A0) || \
    defined(BCM_56870_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_BCM56870_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000f00,
        SOC_REG_FLAG_64_BITS |
                          (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56870_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x0000000f)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000f00,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_XPE0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        0,
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_XPE1r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_XPE2r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_XPE3r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000e00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_XPE0_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000f00,
        0,
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_XPE1_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000f00,
        (1 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_XPE2_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000f00,
        (2 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_POOL_INST_CONG_LIMIT_3_XPE3_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000f00,
        (3 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_POOL_INST_CONG_LIMIT_0_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PROFILE0_PARITY_ERROR_POINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001d00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001d00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001300,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PROFILE1_PARITY_ERROR_POINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001e00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PROFILE1_PARITY_ERROR_POINTER_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001e00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PROFILE1_PARITY_ERROR_POINTER_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001400,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PROFILE2_PARITY_ERROR_POINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001f00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PROFILE2_PARITY_ERROR_POINTER_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001f00,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PROFILE2_PARITY_ERROR_POINTER_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001500,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PROFILE3_PARITY_ERROR_POINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PROFILE3_PARITY_ERROR_POINTER_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002000,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PROFILE3_PARITY_ERROR_POINTER_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001600,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PROFILE4_PARITY_ERROR_POINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PROFILE4_PARITY_ERROR_POINTER_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002100,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PROFILE4_PARITY_ERROR_POINTER_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001700,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PROFILE5_PARITY_ERROR_POINTERr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTERr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PROFILE5_PARITY_ERROR_POINTER_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e002200,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PROFILE5_PARITY_ERROR_POINTER_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001800,
        SOC_REG_FLAG_RO,
        0,
        3,
        soc_WRED_PROFILE0_PARITY_ERROR_POINTER_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PROFILE_PARITY_ERROR_BITMAPr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001c00,
        0,
        0,
        2,
        soc_WRED_PROFILE_PARITY_ERROR_BITMAPr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PROFILE_PARITY_ERROR_BITMAP_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001c00,
        0,
        0,
        2,
        soc_WRED_PROFILE_PARITY_ERROR_BITMAP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PROFILE_PARITY_ERROR_BITMAP_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001200,
        0,
        0,
        2,
        soc_WRED_PROFILE_PARITY_ERROR_BITMAP_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000000, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56450_A0) || defined(BCM_56450_B0) || \
    defined(BCM_56450_B1)
    { /* SOC_REG_INT_WRED_PROFILE_PARITY_ERROR_MASKr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001b00,
        0,
        0,
        2,
        soc_WRED_PROFILE_PARITY_ERROR_MASKr_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56260_A0) || defined(BCM_56260_B0)
    { /* SOC_REG_INT_WRED_PROFILE_PARITY_ERROR_MASK_BCM56260_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001b00,
        0,
        0,
        2,
        soc_WRED_PROFILE_PARITY_ERROR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56270_A0)
    { /* SOC_REG_INT_WRED_PROFILE_PARITY_ERROR_MASK_BCM56270_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x5e001100,
        0,
        0,
        2,
        soc_WRED_PROFILE_PARITY_ERROR_MASK_BCM56260_A0r_fields,
        SOC_RESET_VAL_DEC(0x00ffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0x00ffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_QGROUP_THD_READ_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e7600,
        0,
        0,
        3,
        soc_WRED_QGROUP_THD_READ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_QGROUP_THD_READ_CONTROL_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e7900,
        0,
        0,
        3,
        soc_WRED_QGROUP_THD_READ_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000002, 0x00000000)
        SOC_RESET_MASK_DEC(0x000007ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_QGROUP_THD_READ_DATAr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e7e00,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_WRED_DROP_THD_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_QGROUP_THD_READ_DATA_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e8100,
        SOC_REG_FLAG_RO,
        0,
        4,
        soc_WRED_DROP_THD_READ_DATAr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x003fffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56340_A0) || defined(BCM_56640_A0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x56000100,
        0,
        0,
        2,
        soc_WRED_REFRESH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0) || defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM53400_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2160100,
        0,
        0,
        2,
        soc_WRED_REFRESH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x207b000,
        0,
        0,
        2,
        soc_WRED_REFRESH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM53570_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e1e00,
        0,
        0,
        2,
        soc_WRED_REFRESH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e2100,
        0,
        0,
        2,
        soc_WRED_REFRESH_CONTROL_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM56370_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        3,
        soc_WRED_REFRESH_CONTROL_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000021, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM56560_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x76000100,
        0,
        0,
        4,
        soc_WRED_REFRESH_CONTROL_BCM56560_A0r_fields,
        SOC_RESET_VAL_DEC(0x000049f0, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x76000100,
        0,
        0,
        4,
        soc_WRED_REFRESH_CONTROL_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00004240, 0x00000000)
        SOC_RESET_MASK_DEC(0x00007fff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56850_A0) || defined(BCM_56860_A0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM56850_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x76000100,
        0,
        0,
        2,
        soc_WRED_REFRESH_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56960_A0) || defined(BCM_56965_A0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM56960_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_REFRESH_CONTROL_BCM56960_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56770_A0) || defined(BCM_56870_A0) || \
    defined(BCM_56970_A0)
    { /* SOC_REG_INT_WRED_REFRESH_CONTROL_BCM56970_A0r */
        soc_block_list[124],
        soc_genreg,
        1,
        0,
        0x22000600,
        (9 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        2,
        soc_WRED_REFRESH_CONTROL_BCM56970_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000001, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000000f, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_WRED_REFRESH_PORT_CONTROLr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2160200,
        0,
        0,
        2,
        soc_WRED_REFRESH_PORT_CONTROLr_fields,
        SOC_RESET_VAL_DEC(0x3ffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0x3fffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_REFRESH_PORT_CONTROL_0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e2600,
        0,
        0,
        1,
        soc_WRED_REFRESH_PORT_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_REFRESH_PORT_CONTROL_1r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e2e00,
        0,
        0,
        1,
        soc_WRED_REFRESH_PORT_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0)
    { /* SOC_REG_INT_WRED_REFRESH_PORT_CONTROL_2r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e3600,
        0,
        0,
        1,
        soc_WRED_REFRESH_PORT_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_REFRESH_PORT_CONTROL_0_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e2900,
        0,
        0,
        1,
        soc_WRED_REFRESH_PORT_CONTROL_0r_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_REFRESH_PORT_CONTROL_1_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e3100,
        0,
        0,
        1,
        soc_WRED_REFRESH_PORT_CONTROL_1r_fields,
        SOC_RESET_VAL_DEC(0xffffffff, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRED_REFRESH_PORT_CONTROL_2_BCM53570_B0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x20e3900,
        0,
        0,
        1,
        soc_WRED_REFRESH_PORT_CONTROL_2r_fields,
        SOC_RESET_VAL_DEC(0x00000003, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000003, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRED_REFRESH_PORT_CONTROL_BCM53540_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x207b800,
        0,
        0,
        2,
        soc_WRED_REFRESH_PORT_CONTROL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRED_REFRESH_PORT_CONTROL_BCM56160_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x2160200,
        0,
        0,
        2,
        soc_WRED_REFRESH_PORT_CONTROL_BCM56160_A0r_fields,
        SOC_RESET_VAL_DEC(0xfffffffc, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56560_A0) || defined(BCM_56560_B0)
    { /* SOC_REG_INT_WRED_REFRESH_TICK_ERROR_STATUSr */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1900,
        0,
        0,
        1,
        soc_WRED_REFRESH_TICK_ERROR_STATUSr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x0000001f, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56370_A0)
    { /* SOC_REG_INT_WRED_REFRESH_TICK_ERROR_STATUS_BCM56370_A0r */
        soc_block_list[124],
        soc_xpereg,
        1,
        0,
        0x22801c00,
        SOC_REG_FLAG_RO |
                          (20 << SOC_REG_FLAG_ACC_TYPE_SHIFT),
        0,
        1,
        soc_WRED_REFRESH_TICK_ERROR_STATUS_BCM56370_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
        3,
    },
#endif /* chips */

#if defined(BCM_56670_A0) || defined(BCM_56670_B0)
    { /* SOC_REG_INT_WRED_REFRESH_TICK_ERROR_STATUS_BCM56670_A0r */
        soc_block_list[4],
        soc_genreg,
        1,
        0,
        0x760c1900,
        0,
        0,
        1,
        soc_WRED_REFRESH_TICK_ERROR_STATUS_BCM56670_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x00000001, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WRED_THD_0_ECCPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x120004c0,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_BUCKET_ECCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_88732_A0)
    { /* SOC_REG_INT_WRED_THD_1_ECCPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x12000500,
        SOC_REG_FLAG_ARRAY,
        0,
        1,
        soc_BUCKET_ECCr_fields,
        SOC_RESET_VAL_DEC(0x00000000, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        50,
    },
#endif /* chips */

#if defined(BCM_56314_A0) || defined(BCM_56504_A0) || \
    defined(BCM_56504_B0)
    { /* SOC_REG_INT_WRRWEIGHTSr */
        soc_block_list[4],
        soc_portreg,
        1,
        0,
        0x46,
        0,
        0,
        8,
        soc_WRRWEIGHTSr_fields,
        SOC_RESET_VAL_DEC(0x87654321, 0x00000000)
        SOC_RESET_MASK_DEC(0xffffffff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56514_A0)
    { /* SOC_REG_INT_WRRWEIGHT_COSr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x80,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COSr_fields,
        SOC_RESET_VAL_DEC(0x00000100, 0x00000000)
        SOC_RESET_MASK_DEC(0x000001ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53314_A0) || defined(BCM_53324_A0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_BCM53314_A0r */
        soc_block_list[4],
        soc_portreg,
        4,
        0,
        0x62,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53400_A0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_BCM53400_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x13300,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_53540_A0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_BCM53540_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x1b000,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_BCM53570_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x1c800,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        102,
    },
#endif /* chips */

#if defined(BCM_56142_A0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_BCM56142_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x133,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_56150_A0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_BCM56150_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x13300,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM56150_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        79,
    },
#endif /* chips */

#if defined(BCM_56160_A0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_BCM56160_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x13300,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        91,
    },
#endif /* chips */

#if defined(BCM_56224_A0) || defined(BCM_56224_B0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_BCM56224_A0r */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x62,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM56224_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        -1,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_QGROUPr */
        soc_block_list[4],
        soc_portreg,
        8,
        0,
        0x22800,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

#if defined(BCM_53570_A0) || defined(BCM_53570_B0)
    { /* SOC_REG_INT_WRRWEIGHT_COS_QLAYERr */
        soc_block_list[4],
        soc_portreg,
        64,
        0,
        0x1e800,
        SOC_REG_FLAG_ARRAY,
        0,
        2,
        soc_WRRWEIGHT_COS_BCM53400_A0r_fields,
        SOC_RESET_VAL_DEC(0x00000080, 0x00000000)
        SOC_RESET_MASK_DEC(0x000000ff, 0x00000000)
        -1,
        99,
    },
#endif /* chips */

