=====
SETUP
11.479
14.367
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_4_s0
14.367
=====
SETUP
11.479
14.367
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_5_s0
14.367
=====
SETUP
11.479
14.367
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_7_s0
14.367
=====
SETUP
11.516
14.331
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s0
14.331
=====
SETUP
11.622
14.224
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_0_s0
14.224
=====
SETUP
11.645
14.202
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_3_s0
14.202
=====
SETUP
11.645
14.202
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_6_s0
14.202
=====
SETUP
11.654
14.192
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_1_s0
14.192
=====
SETUP
11.654
14.192
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_2_s0
14.192
=====
SETUP
11.835
14.012
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_8_s0
14.012
=====
SETUP
11.835
14.012
25.846
u_v9958/u_v9958_core/u_vdp_register/reg_r1_disp_mode_1_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_register/w_vdp_mode_is_highres_s
4.653
5.202
u_v9958/u_v9958_core/u_vdp_color_decoder/n227_s4
5.382
5.937
u_v9958/u_v9958_core/u_vdp_command/n312_s0
6.647
7.100
u_v9958/u_v9958_core/u_vdp_command/n704_s0
7.793
8.342
u_v9958/u_v9958_core/u_vdp_command/n705_s0
8.342
8.378
u_v9958/u_v9958_core/u_vdp_command/n706_s0
8.378
8.413
u_v9958/u_v9958_core/u_vdp_command/n707_s0
8.413
8.448
u_v9958/u_v9958_core/u_vdp_command/n708_s0
8.448
8.483
u_v9958/u_v9958_core/u_vdp_command/n709_s0
8.483
8.518
u_v9958/u_v9958_core/u_vdp_command/n1790_s16
9.672
10.043
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s12
10.218
10.671
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s10
11.068
11.638
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s8
11.639
12.209
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_10_s13
12.382
12.899
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s5
13.321
13.648
u_v9958/u_v9958_core/u_vdp_command/ff_s8s9_sx_tmp_9_s0
14.012
=====
SETUP
12.552
13.294
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_1_s0
13.294
=====
SETUP
12.554
13.293
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
11.103
11.652
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
11.831
12.401
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_1_s0
13.293
=====
SETUP
12.554
13.293
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
11.103
11.652
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
11.831
12.401
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_2_s0
13.293
=====
SETUP
12.684
13.162
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s1
11.103
11.652
u_v9958/u_v9958_core/u_vdp_sprite/n3187_s0
11.831
12.401
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[4]_3_s0
13.162
=====
SETUP
12.734
13.112
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_1_s0
13.112
=====
SETUP
12.734
13.112
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[0]_2_s0
13.112
=====
SETUP
12.736
13.111
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_3_s0
13.111
=====
SETUP
12.752
13.095
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_0_s0
13.095
=====
SETUP
12.755
13.091
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3159_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[1]_2_s0
13.091
=====
SETUP
12.757
13.090
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_0_s0
13.090
=====
SETUP
12.757
13.090
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3167_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[2]_4_s0
13.090
=====
SETUP
12.880
12.967
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3177_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_0_s0
12.967
=====
SETUP
12.880
12.967
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3177_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_1_s0
12.967
=====
SETUP
12.880
12.967
25.846
u_v9958/u_v9958_core/u_vdp_ssg/ff_dotstate_0_s0
2.601
2.833
u_v9958/u_v9958_core/u_vdp_text12/n1017_s1
4.925
5.480
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_sp_num_4_s4
8.956
9.511
u_v9958/u_v9958_core/u_vdp_sprite/ff_y_test_listup_addr_3_s3
9.930
10.301
u_v9958/u_v9958_core/u_vdp_sprite/n3217_s2
10.476
10.847
u_v9958/u_v9958_core/u_vdp_sprite/n3147_s1
11.269
11.839
u_v9958/u_v9958_core/u_vdp_sprite/n3177_s0
11.844
12.393
u_v9958/u_v9958_core/u_vdp_sprite/ff_render_planes[3]_2_s0
12.967
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_we_s0
1.841
2.042
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_odd_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_even_line_buf/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.060
2.042
1.982
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_we_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.042
=====
HOLD
0.198
2.288
2.090
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_1_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.288
=====
HOLD
0.213
2.303
2.090
u_v9958/ff_wdata_0_s0
1.841
2.043
u_vram16k/ff_ram_ff_ram_0_0_s
2.303
=====
HOLD
0.217
2.176
1.959
u_v9958/ff_address_13_s0
1.841
2.042
u_vram16k/ff_ram_ff_ram_0_0_s
2.176
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_5_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_3_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_2_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_d_1_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_odd/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_15_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_11_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_3_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.315
=====
HOLD
0.225
2.315
2.090
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_4_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.315
=====
HOLD
0.241
2.330
2.090
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_d_4_s0
1.841
2.043
u_video_out/u_hmag/u_double_buffer/u_buf_even/ff_imem_ff_imem_0_0_s
2.330
=====
HOLD
0.313
2.164
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_3_s1
1.841
2.042
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
2.164
=====
HOLD
0.315
2.166
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_d_b_2_s1
1.841
2.043
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
2.166
=====
HOLD
0.315
2.166
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_color_1_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_0_s
2.166
=====
HOLD
0.319
2.170
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_7_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_7_s
2.170
=====
HOLD
0.319
2.170
1.851
u_v9958/u_v9958_core/u_vdp_sprite/ff_info_x_6_s0
1.841
2.042
u_v9958/u_v9958_core/u_vdp_sprite/u_sprite_info_ram/ff_memory_ff_memory_0_7_s
2.170
=====
HOLD
0.321
2.171
1.851
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_address_0_s1
1.841
2.043
u_v9958/u_v9958_core/u_vdp_palette_ram/ff_block_ram_b_ff_block_ram_b_0_0_s
2.171
=====
HOLD
0.324
2.414
2.090
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_d_0_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.414
=====
HOLD
0.329
2.288
1.959
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_address_7_s0
1.841
2.043
u_v9958/u_v9958_core/u_vdp_graphic4567/u_fifo_ram/ff_block_ram_ff_block_ram_0_0_s
2.288
