// Seed: 1400037386
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input wire id_2
    , id_4
);
  assign id_4 = ~id_2;
  assign id_4 = -1;
  assign id_4 = -1;
  localparam id_5 = -1;
  assign module_2.id_12 = 0;
  wire id_6;
endmodule
module module_1 (
    input uwire id_0,
    input wand id_1,
    input supply0 id_2,
    output supply0 id_3,
    input tri id_4
);
  assign id_3 = id_4;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_22 = 32'd52,
    parameter id_28 = 32'd20
) (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    input wire id_3,
    input uwire id_4,
    output supply1 id_5,
    input wand id_6,
    input tri id_7,
    input supply1 id_8,
    output supply0 id_9,
    output supply1 id_10,
    input supply0 id_11,
    output tri id_12,
    input uwire id_13,
    input tri1 id_14,
    input uwire id_15,
    input tri id_16
    , id_26,
    input uwire id_17,
    input tri id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri1 id_21,
    input wor _id_22,
    input supply0 id_23
    , id_27,
    input wand id_24
);
  parameter id_28 = 1;
  wire id_29;
  wire [-1 : id_22  &&  -1] id_30;
  assign id_5 = 1;
  parameter id_31 = id_28;
  wire [-1 : -1] id_32, id_33;
  wire id_34;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_7
  );
  logic [id_28 : -1] id_35;
  wire id_36;
endmodule
