<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Document Of Source Code: C:/Users/Md. Istiaq Mahbub/Desktop/IMU/MPU6050_MotionDriver/STM32F4xx_StdPeriph_Driver/src/stm32f4xx_dma.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Document Of Source Code
   &#160;<span id="projectnumber">0.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d522931ffa1371640980b621734a4381.html">Users</a></li><li class="navelem"><a class="el" href="dir_6a616de09a4b51c41a67326e95cfd1e1.html">Md. Istiaq Mahbub</a></li><li class="navelem"><a class="el" href="dir_6eb9a959986c7ff584d5a0f65faace29.html">Desktop</a></li><li class="navelem"><a class="el" href="dir_f8c1e54f909d7baca87c5fa4a81c2213.html">IMU</a></li><li class="navelem"><a class="el" href="dir_e6669bd28ac7237d58057fefd5a265ab.html">MPU6050_MotionDriver</a></li><li class="navelem"><a class="el" href="dir_2b5102f51a01b0ffeb641e40f24ccdd5.html">STM32F4xx_StdPeriph_Driver</a></li><li class="navelem"><a class="el" href="dir_14752f00c19aece4a4193381d9f10da2.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">stm32f4xx_dma.c</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__dma_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">  ******************************************************************************</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">  * @file    stm32f4xx_dma.c</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">  * @author  MCD Application Team</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">  * @version V1.0.0</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">  * @date    30-September-2011</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">  * @brief   This file provides firmware functions to manage the following </span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">  *          functionalities of the Direct Memory Access controller (DMA):           </span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">  *           - Initialization and Configuration</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">  *           - Data Counter</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">  *           - Double Buffer mode configuration and command  </span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">  *           - Interrupts and flags management</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">  *           </span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">  *  @verbatim</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">  *      </span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">  *          ===================================================================      </span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">  *                                 How to use this driver</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">  *          =================================================================== </span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">  *          1. Enable The DMA controller clock using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA1, ENABLE)</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">  *             function for DMA1 or using RCC_AHB1PeriphResetCmd(RCC_AHB1Periph_DMA2, ENABLE)</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">  *             function for DMA2.</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">  *          2. Enable and configure the peripheral to be connected to the DMA Stream</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">  *             (except for internal SRAM / FLASH memories: no initialization is </span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">  *             necessary). </span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">  *        </span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">  *          3. For a given Stream, program the required configuration through following parameters:   </span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">  *             Source and Destination addresses, Transfer Direction, Transfer size, Source and Destination </span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">  *             data formats, Circular or Normal mode, Stream Priority level, Source and Destination </span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">  *             Incrementation mode, FIFO mode and its Threshold (if needed), Burst mode for Source and/or </span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">  *             Destination (if needed) using the DMA_Init() function.</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">  *             To avoid filling un-nesecessary fields, you can call DMA_StructInit() function</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">  *             to initialize a given structure with default values (reset values), the modify</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">  *             only necessary fields (ie. Source and Destination addresses, Transfer size and Data Formats).</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">  *          4. Enable the NVIC and the corresponding interrupt(s) using the function </span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">  *             DMA_ITConfig() if you need to use DMA interrupts. </span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">  *          5. Optionally, if the Circular mode is enabled, you can use the Double buffer mode by configuring </span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">  *             the second Memory address and the first Memory to be used through the function </span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">  *             DMA_DoubleBufferModeConfig(). Then enable the Double buffer mode through the function</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">  *             DMA_DoubleBufferModeCmd(). These operations must be done before step 6.</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  *    </span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  *          6. Enable the DMA stream using the DMA_Cmd() function. </span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">  *                </span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">  *          7. Activate the needed Stream Request using PPP_DMACmd() function for</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">  *             any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...)</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">  *             The function allowing this operation is provided in each PPP peripheral</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">  *             driver (ie. SPI_DMACmd for SPI peripheral).</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment">  *             Once the Stream is enabled, it is not possible to modify its configuration</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  *             unless the stream is stopped and disabled.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">  *             After enabling the Stream, it is advised to monitor the EN bit status using</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">  *             the function DMA_GetCmdStatus(). In case of configuration errors or bus errors</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">  *             this bit will remain reset and all transfers on this Stream will remain on hold.      </span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">  *          8. Optionally, you can configure the number of data to be transferred</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">  *             when the Stream is disabled (ie. after each Transfer Complete event</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment">  *             or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">  *             And you can get the number of remaining data to be transferred using </span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">  *             the function DMA_GetCurrDataCounter() at run time (when the DMA Stream is</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">  *             enabled and running).  </span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment">  *                   </span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">  *          9. To control DMA events you can use one of the following </span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">  *              two methods:</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">  *               a- Check on DMA Stream flags using the function DMA_GetFlagStatus().  </span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">  *               b- Use DMA interrupts through the function DMA_ITConfig() at initialization</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">  *                  phase and DMA_GetITStatus() function into interrupt routines in</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">  *                  communication phase.  </span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">  *              After checking on a flag you should clear it using DMA_ClearFlag()</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">  *              function. And after checking on an interrupt event you should </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">  *              clear it using DMA_ClearITPendingBit() function.    </span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">  *              </span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">  *          10. Optionally, if Circular mode and Double Buffer mode are enabled, you can modify</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">  *              the Memory Addresses using the function DMA_MemoryTargetConfig(). Make sure that</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">  *              the Memory Address to be modified is not the one currently in use by DMA Stream.</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">  *              This condition can be monitored using the function DMA_GetCurrentMemoryTarget().</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">  *              </span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">  *          11. Optionally, Pause-Resume operations may be performed:</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">  *              The DMA_Cmd() function may be used to perform Pause-Resume operation. When a </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">  *              transfer is ongoing, calling this function to disable the Stream will cause the </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">  *              transfer to be paused. All configuration registers and the number of remaining </span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">  *              data will be preserved. When calling again this function to re-enable the Stream, </span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">  *              the transfer will be resumed from the point where it was paused.          </span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">  *                 </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">  * @note   Memory-to-Memory transfer is possible by setting the address of the memory into</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">  *         the Peripheral registers. In this mode, Circular mode and Double Buffer mode</span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="comment">  *         are not allowed.</span></div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">  * @note   The FIFO is used mainly to reduce bus usage and to allow data packing/unpacking: it is</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">  *         possible to set different Data Sizes for the Peripheral and the Memory (ie. you can set</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">  *         Half-Word data size for the peripheral to access its data register and set Word data size</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">  *         for the Memory to gain in access time. Each two Half-words will be packed and written in</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">  *         a single access to a Word in the Memory).</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">  *    </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">  * @note  When FIFO is disabled, it is not allowed to configure different Data Sizes for Source</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="comment">  *        and Destination. In this case the Peripheral Data Size will be applied to both Source</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">  *        and Destination.               </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">  *  @endverbatim</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">  *                                  </span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">  ******************************************************************************</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">  * @attention</span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="comment">  * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="comment">  * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE</span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">  * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">  * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">  * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">  * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">  * &lt;h2&gt;&lt;center&gt;&amp;copy; COPYRIGHT 2011 STMicroelectronics&lt;/center&gt;&lt;/h2&gt;</span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="comment">  ******************************************************************************  </span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#</span><span class="preprocessor">include</span> <a class="code" href="stm32f4xx__dma_8h.html" title="This file contains all the functions prototypes for the DMA firmware library. ">&quot;stm32f4xx_dma.h&quot;</a></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#</span><span class="preprocessor">include</span> <a class="code" href="stm32f4xx__rcc_8h.html" title="This file contains all the functions prototypes for the RCC firmware library. ">&quot;stm32f4xx_rcc.h&quot;</a></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">/** @addtogroup STM32F4xx_StdPeriph_Driver</span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment">/** @defgroup DMA </span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">  * @brief DMA driver modules</span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;<span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment">/* Private define ------------------------------------------------------------*/</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">/* Masks Definition */</span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">  132</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">TRANSFER_IT_ENABLE_MASK</span> <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a> <span class="preprocessor">|</span> <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a> <span class="preprocessor">|</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;                                           <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a> <span class="preprocessor">|</span> <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a><span class="preprocessor">)</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;</div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">  135</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">DMA_Stream0_IT_MASK</span>     <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a> <span class="preprocessor">|</span> <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a> <span class="preprocessor">|</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                           <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a> <span class="preprocessor">|</span> <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a> <span class="preprocessor">|</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                           <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a><span class="preprocessor">)</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">  139</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">DMA_Stream1_IT_MASK</span>     <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> <span class="preprocessor">&lt;&lt;</span> 6<span class="preprocessor">)</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">  140</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">DMA_Stream2_IT_MASK</span>     <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> <span class="preprocessor">&lt;&lt;</span> 16<span class="preprocessor">)</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">  141</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">DMA_Stream3_IT_MASK</span>     <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> <span class="preprocessor">&lt;&lt;</span> 22<span class="preprocessor">)</span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">  142</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">DMA_Stream4_IT_MASK</span>     <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a> <span class="preprocessor">|</span> <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x20000000<span class="preprocessor">)</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">  143</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">DMA_Stream5_IT_MASK</span>     <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a> <span class="preprocessor">|</span> <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x20000000<span class="preprocessor">)</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">  144</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">DMA_Stream6_IT_MASK</span>     <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a> <span class="preprocessor">|</span> <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x20000000<span class="preprocessor">)</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">  145</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">DMA_Stream7_IT_MASK</span>     <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span><span class="preprocessor">(</span><a class="code" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a> <span class="preprocessor">|</span> <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x20000000<span class="preprocessor">)</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__DMA.html#ga802b72c1de784e703af80a6910592a5e">  146</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">TRANSFER_IT_MASK</span>        <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x0F3C0F3C</div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">  147</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">HIGH_ISR_MASK</span>           <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x20000000</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">  148</a></span>&#160;<span class="preprocessor">#</span><span class="preprocessor">define</span> <span class="preprocessor">RESERVED_MASK</span>           <span class="preprocessor">(</span><span class="preprocessor">uint32_t</span><span class="preprocessor">)</span>0x0F7D0F7D</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">/* Private macro -------------------------------------------------------------*/</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">/* Private variables ---------------------------------------------------------*/</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">/** @defgroup DMA_Private_Functions</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">/** @defgroup DMA_Group1 Initialization and Configuration functions</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment"> *  @brief   Initialization and Configuration functions</span></div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">                 Initialization and Configuration functions</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">  This subsection provides functions allowing to initialize the DMA Stream source</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">  and destination addresses, incrementation and data sizes, transfer direction, </span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">  buffer size, circular/normal mode selection, memory-to-memory mode selection </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">  and Stream priority value.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">  The DMA_Init() function follows the DMA configuration procedures as described in</span></div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">  reference manual (RM0090) except the first point: waiting on EN bit to be reset.</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="comment">  This condition should be checked by user application using the function DMA_GetCmdStatus()</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment">  before calling the DMA_Init() function.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">  * @brief  Deinitialize the DMAy Streamx registers to their default reset values.</span></div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">  *         to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__DMA.html#ga38d4a4ab8990299f8a6cf064e1e811d0">  188</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#ga38d4a4ab8990299f8a6cf064e1e811d0">DMA_DeInit</a>(DMA_Stream_TypeDef* DMAy_Streamx)</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;{</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">/* Disable the selected DMAy Streamx */</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  DMAy_Streamx-&gt;CR &amp;= ~((uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">/* Reset DMAy Streamx control register */</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  DMAy_Streamx-&gt;CR  = 0;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;  <span class="comment">/* Reset DMAy Streamx Number of Data to Transfer register */</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  DMAy_Streamx-&gt;NDTR = 0;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <span class="comment">/* Reset DMAy Streamx peripheral address register */</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  DMAy_Streamx-&gt;PAR  = 0;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="comment">/* Reset DMAy Streamx memory 0 address register */</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  DMAy_Streamx-&gt;M0AR = 0;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;  <span class="comment">/* Reset DMAy Streamx memory 1 address register */</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  DMAy_Streamx-&gt;M1AR = 0;</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">/* Reset DMAy Streamx FIFO control register */</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  DMAy_Streamx-&gt;FCR = (uint32_t)0x00000021;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">/* Reset interrupt pending bits for the selected stream */</span></div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a>)</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;  {</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream0 */</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a>;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  }</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a>)</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  {</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream1 */</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>;</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  }</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a>)</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  {</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream2 */</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a>)</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  {</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream3 */</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>;</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  }</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a>)</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;  {</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream4 */</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a>)</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;  {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream5 */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a>)</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;  {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream6 */</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = (uint32_t)<a class="code" href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>;</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  }</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a>)</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA1 Stream7 */</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  }</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;  {</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream0 */</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a>;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  }</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a>)</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  {</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream1 */</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a>;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  }</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a>)</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  {</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream2 */</span></div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a>;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a>)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;  {</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream3 */</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;LIFCR = <a class="code" href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  }</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a>)</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;  {</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream4 */</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a>;</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a>)</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  {</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream5 */</span></div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a>;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  }</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a>)</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  {</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    <span class="comment">/* Reset interrupt pending bits for DMA2 Stream6 */</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;    <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a>;</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  }</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  {</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;    <span class="keywordflow">if</span> (DMAy_Streamx == <a class="code" href="group__Peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a>)</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;    {</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;      <span class="comment">/* Reset interrupt pending bits for DMA2 Stream7 */</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;      <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>-&gt;HIFCR = <a class="code" href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a>;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;    }</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  }</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;}</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  * @brief  Initializes the DMAy Streamx according to the specified parameters in </span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  *         the DMA_InitStruct structure.</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">  * @note   Before calling this function, it is recommended to check that the Stream </span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">  *         is actually disabled using the function DMA_GetCmdStatus().  </span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<span class="comment">  *         to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;<span class="comment">  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains</span></div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;<span class="comment">  *         the configuration information for the specified DMA Stream.  </span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="group__DMA.html#gaced8a4149acfb0a50b50e63273a87148">  311</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#gaced8a4149acfb0a50b50e63273a87148">DMA_Init</a>(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;{</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_CHANNEL(DMA_InitStruct-&gt;DMA_Channel));</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_DIRECTION(DMA_InitStruct-&gt;DMA_DIR));</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_BUFFER_SIZE(DMA_InitStruct-&gt;DMA_BufferSize));</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct-&gt;DMA_PeripheralInc));</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct-&gt;DMA_MemoryInc));</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct-&gt;DMA_PeripheralDataSize));</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct-&gt;DMA_MemoryDataSize));</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_MODE(DMA_InitStruct-&gt;DMA_Mode));</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_PRIORITY(DMA_InitStruct-&gt;DMA_Priority));</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_FIFO_MODE_STATE(DMA_InitStruct-&gt;DMA_FIFOMode));</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_FIFO_THRESHOLD(DMA_InitStruct-&gt;DMA_FIFOThreshold));</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_MEMORY_BURST(DMA_InitStruct-&gt;DMA_MemoryBurst));</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct-&gt;DMA_PeripheralBurst));</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx CR Configuration ------------------*/</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  <span class="comment">/* Get the DMAy_Streamx CR value */</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  tmpreg = DMAy_Streamx-&gt;CR;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;  <span class="comment">/* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */</span></div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  tmpreg &amp;= ((uint32_t)~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a> |</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                         <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a> |</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                         <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a> |</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;                         <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a>));</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;  <span class="comment">/* Configure DMAy Streamx: */</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  <span class="comment">/* Set CHSEL bits according to DMA_CHSEL value */</span></div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  <span class="comment">/* Set DIR bits according to DMA_DIR value */</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="comment">/* Set PINC bit according to DMA_PeripheralInc value */</span></div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;  <span class="comment">/* Set MINC bit according to DMA_MemoryInc value */</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;  <span class="comment">/* Set PSIZE bits according to DMA_PeripheralDataSize value */</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="comment">/* Set MSIZE bits according to DMA_MemoryDataSize value */</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="comment">/* Set CIRC bit according to DMA_Mode value */</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  <span class="comment">/* Set PL bits according to DMA_Priority value */</span></div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="comment">/* Set MBURST bits according to DMA_MemoryBurst value */</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">/* Set PBURST bits according to DMA_PeripheralBurst value */</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  tmpreg |= DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_Channel</a> | DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_DIR</a> |</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;            DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_PeripheralInc</a> | DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_MemoryInc</a> |</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;            DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_PeripheralDataSize</a> | DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_MemoryDataSize</a> |</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;            DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_Mode</a> | DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_Priority</a> |</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;            DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_MemoryBurst</a> | DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_PeripheralBurst</a>;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">/* Write to DMAy Streamx CR register */</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  DMAy_Streamx-&gt;CR = tmpreg;</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx FCR Configuration -----------------*/</span></div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="comment">/* Get the DMAy_Streamx FCR value */</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  tmpreg = DMAy_Streamx-&gt;FCR;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">/* Clear DMDIS and FTH bits */</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  tmpreg &amp;= (uint32_t)~(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a> | <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a>);</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;  <span class="comment">/* Configure DMAy Streamx FIFO: </span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;<span class="comment">    Set DMDIS bits according to DMA_FIFOMode value </span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="comment">    Set FTH bits according to DMA_FIFOThreshold value */</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;  tmpreg |= DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_FIFOMode</a> | DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_FIFOThreshold</a>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="comment">/* Write to DMAy Streamx CR */</span></div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;  DMAy_Streamx-&gt;FCR = tmpreg;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx NDTR Configuration ----------------*/</span></div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">/* Write to DMAy Streamx NDTR register */</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  DMAy_Streamx-&gt;NDTR = DMA_InitStruct-&gt;DMA_BufferSize;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx PAR Configuration -----------------*/</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">/* Write to DMAy Streamx PAR */</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;  DMAy_Streamx-&gt;PAR = DMA_InitStruct-&gt;DMA_PeripheralBaseAddr;</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="comment">/*------------------------- DMAy Streamx M0AR Configuration ----------------*/</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;  <span class="comment">/* Write to DMAy Streamx M0AR */</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;  DMAy_Streamx-&gt;M0AR = DMA_InitStruct-&gt;DMA_Memory0BaseAddr;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;}</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">  * @brief  Fills each DMA_InitStruct member with its default value.</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">  * @param  DMA_InitStruct : pointer to a DMA_InitTypeDef structure which will </span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">  *         be initialized.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__DMA.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">  395</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a>(DMA_InitTypeDef* DMA_InitStruct)</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;{</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="comment">/*-------------- Reset DMA init structure parameters values ----------------*/</span></div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="comment">/* Initialize the DMA_Channel member */</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_Channel</a> = 0;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralBaseAddr member */</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_PeripheralBaseAddr</a> = 0;</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="comment">/* Initialize the DMA_Memory0BaseAddr member */</span></div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_Memory0BaseAddr</a> = 0;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  <span class="comment">/* Initialize the DMA_DIR member */</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_DIR</a> = <a class="code" href="group__DMA__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a>;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;  <span class="comment">/* Initialize the DMA_BufferSize member */</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_BufferSize</a> = 0;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralInc member */</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_PeripheralInc</a> = <a class="code" href="group__DMA__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a>;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryInc member */</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_MemoryInc</a> = <a class="code" href="group__DMA__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a>;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralDataSize member */</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_PeripheralDataSize</a> = <a class="code" href="group__DMA__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryDataSize member */</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_MemoryDataSize</a> = <a class="code" href="group__DMA__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a>;</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="comment">/* Initialize the DMA_Mode member */</span></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_Mode</a> = <a class="code" href="group__DMA__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  <span class="comment">/* Initialize the DMA_Priority member */</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_Priority</a> = <a class="code" href="group__DMA__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a>;</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;  <span class="comment">/* Initialize the DMA_FIFOMode member */</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_FIFOMode</a> = <a class="code" href="group__DMA__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="comment">/* Initialize the DMA_FIFOThreshold member */</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_FIFOThreshold</a> = <a class="code" href="group__DMA__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4">DMA_FIFOThreshold_1QuarterFull</a>;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">/* Initialize the DMA_MemoryBurst member */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_MemoryBurst</a> = <a class="code" href="group__DMA__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a>;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">/* Initialize the DMA_PeripheralBurst member */</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  DMA_InitStruct<a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">-&gt;</a><a class="code" href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_PeripheralBurst</a> = <a class="code" href="group__DMA__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;}</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">  * @brief  Enables or disables the specified DMAy Streamx.</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">  *         to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">  * @param  NewState: new state of the DMAy Streamx. </span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">  *</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">  * @note  This function may be used to perform Pause-Resume operation. When a</span></div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">  *        transfer is ongoing, calling this function to disable the Stream will</span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">  *        cause the transfer to be paused. All configuration registers and the</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;<span class="comment">  *        number of remaining data will be preserved. When calling again this</span></div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">  *        function to re-enable the Stream, the transfer will be resumed from</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">  *        the point where it was paused.          </span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">  *    </span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">  * @note  After configuring the DMA Stream (DMA_Init() function) and enabling the</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">  *        stream, it is recommended to check (or wait until) the DMA Stream is</span></div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">  *        effectively enabled. A Stream may remain disabled if a configuration </span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;<span class="comment">  *        parameter is wrong.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment">  *        After disabling a DMA Stream, it is also recommended to check (or wait</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">  *        until) the DMA Stream is effectively disabled. If a Stream is disabled </span></div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">  *        while a data transfer is ongoing, the current data will be transferred</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">  *        and the Stream will be effectively disabled only after the transfer of</span></div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">  *        this single data is finished.            </span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">  *    </span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="group__DMA.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">  470</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a>(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;{</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  {</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">/* Enable the selected DMAy Streamx by setting EN bit */</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    DMAy_Streamx-&gt;CR |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>;</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  }</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  {</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">/* Disable the selected DMAy Streamx by clearing EN bit */</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    DMAy_Streamx-&gt;CR &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  }</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;}</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">  * @brief  Configures, when the PINC (Peripheral Increment address mode) bit is</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">  *         set, if the peripheral address should be incremented with the data </span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">  *         size (configured with PSIZE bits) or by a fixed offset equal to 4</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">  *         (32-bit aligned addresses).</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">  *   </span></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">  * @note   This function has no effect if the Peripheral Increment mode is disabled.</span></div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">  *     </span></div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">  * @param  DMA_Pincos: specifies the Peripheral increment offset size.</span></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment">  *            @arg DMA_PINCOS_Psize: Peripheral address increment is done  </span></div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">  *                                   accordingly to PSIZE parameter.</span></div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">  *            @arg DMA_PINCOS_WordAligned: Peripheral address increment offset is </span></div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">  *                                         fixed to 4 (32-bit aligned addresses). </span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group__DMA.html#ga210a9861460b3c9b3fa14fdc1a949744">  506</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#ga210a9861460b3c9b3fa14fdc1a949744">DMA_PeriphIncOffsetSizeConfig</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_Pincos)</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;{</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_PINCOS_SIZE(DMA_Pincos));</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;  <span class="comment">/* Check the needed Peripheral increment offset */</span></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;  <span class="keywordflow">if</span>(DMA_Pincos != <a class="code" href="group__DMA__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0">DMA_PINCOS_Psize</a>)</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  {</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="comment">/* Configure DMA_SxCR_PINCOS bit with the input parameter */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    DMAy_Streamx-&gt;CR |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  }</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;  {</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="comment">/* Clear the PINCOS bit: Peripheral address incremented according to PSIZE */</span></div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;    DMAy_Streamx-&gt;CR &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  }</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;}</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">  * @brief  Configures, when the DMAy Streamx is disabled, the flow controller for</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">  *         the next transactions (Peripheral or Memory).</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  *       </span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">  * @note   Before enabling this feature, check if the used peripheral supports </span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">  *         the Flow Controller mode or not.    </span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment">  * @param  DMA_FlowCtrl: specifies the DMA flow controller.</span></div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">  *            @arg DMA_FlowCtrl_Memory: DMAy_Streamx transactions flow controller is </span></div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;<span class="comment">  *                                      the DMA controller.</span></div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;<span class="comment">  *            @arg DMA_FlowCtrl_Peripheral: DMAy_Streamx transactions flow controller </span></div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">  *                                          is the peripheral.    </span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="group__DMA.html#ga77f7628f6be9d6d088127eceb090b8b2">  542</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#ga77f7628f6be9d6d088127eceb090b8b2">DMA_FlowControllerConfig</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FlowCtrl)</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;{</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_FLOW_CTRL(DMA_FlowCtrl));</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;  <span class="comment">/* Check the needed flow controller  */</span></div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keywordflow">if</span>(DMA_FlowCtrl != <a class="code" href="group__DMA__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1">DMA_FlowCtrl_Memory</a>)</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <span class="comment">/* Configure DMA_SxCR_PFCTRL bit with the input parameter */</span></div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    DMAy_Streamx-&gt;CR |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;  }</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;  {</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="comment">/* Clear the PFCTRL bit: Memory is the flow controller */</span></div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    DMAy_Streamx-&gt;CR &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a>;</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  }</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;}</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">/** @defgroup DMA_Group2 Data Counter functions</span></div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"> *  @brief   Data Counter functions </span></div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">                           Data Counter functions</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  This subsection provides function allowing to configure and read the buffer size</span></div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">  (number of data to be transferred). </span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">  The DMA data counter can be written only when the DMA Stream is disabled </span></div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">  (ie. after transfer complete event).</span></div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">  The following function can be used to write the Stream data counter value:</span></div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">    - void DMA_SetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter);</span></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">@note It is advised to use this function rather than DMA_Init() in situations where</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">      only the Data buffer needs to be reloaded.</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">@note If the Source and Destination Data Sizes are different, then the value written in</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">      data counter, expressing the number of transfers, is relative to the number of </span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">      transfers from the Peripheral point of view.</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment">      ie. If Memory data size is Word, Peripheral data size is Half-Words, then the value</span></div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment">      to be configured in the data counter is the number of Half-Words to be transferred</span></div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">      from/to the peripheral.</span></div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">  The DMA data counter can be read to indicate the number of remaining transfers for</span></div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">  the relative DMA Stream. This counter is decremented at the end of each data </span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">  transfer and when the transfer is complete: </span></div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">   - If Normal mode is selected: the counter is set to 0.</span></div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment">   - If Circular mode is selected: the counter is reloaded with the initial value</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment">     (configured before enabling the DMA Stream)</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">  The following function can be used to read the Stream data counter value:</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">     - uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef* DMAy_Streamx);</span></div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">  * @brief  Writes the number of data units to be transferred on the DMAy Streamx.</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">  * @param  Counter: Number of data units to be transferred (from 0 to 65535) </span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment">  *          Number of data items depends only on the Peripheral data format.</span></div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;<span class="comment">  *            </span></div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;<span class="comment">  * @note   If Peripheral data format is Bytes: number of data units is equal </span></div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;<span class="comment">  *         to total number of bytes to be transferred.</span></div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;<span class="comment">  *           </span></div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment">  * @note   If Peripheral data format is Half-Word: number of data units is  </span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">  *         equal to total number of bytes to be transferred / 2.</span></div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">  *           </span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">  * @note   If Peripheral data format is Word: number of data units is equal </span></div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">  *         to total  number of bytes to be transferred / 4.</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">  *      </span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">  * @note   In Memory-to-Memory transfer mode, the memory buffer pointed by </span></div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">  *         DMAy_SxPAR register is considered as Peripheral.</span></div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">  *      </span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">  * @retval The number of remaining data units in the current DMAy Streamx transfer.</span></div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="group__DMA.html#ga6a11a2c951cff59b125ba8857d44e3f3">  626</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#ga6a11a2c951cff59b125ba8857d44e3f3">DMA_SetCurrDataCounter</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint16_t Counter)</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;{</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;  <span class="comment">/* Write the number of data units to be transferred */</span></div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;  DMAy_Streamx-&gt;NDTR = (uint16_t)Counter;</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;}</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;<span class="comment">  * @brief  Returns the number of remaining data units in the current DMAy Streamx transfer.</span></div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment">  * @retval The number of remaining data units in the current DMAy Streamx transfer.</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="group__DMA.html#ga4a76444a92423f5f15a4328738d6dc46">  641</a></span>&#160;uint16_t <a class="code" href="group__DMA.html#ga4a76444a92423f5f15a4328738d6dc46">DMA_GetCurrDataCounter</a>(DMA_Stream_TypeDef* DMAy_Streamx)</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;{</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;  <span class="comment">/* Return the number of remaining data units for DMAy Streamx */</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordflow">return</span> ((uint16_t)(DMAy_Streamx-&gt;NDTR));</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;}</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;<span class="comment">/** @defgroup DMA_Group3 Double Buffer mode functions</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment"> *  @brief   Double Buffer mode functions </span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;<span class="comment">                         Double Buffer mode functions</span></div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">  This subsection provides function allowing to configure and control the double </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">  buffer mode parameters.</span></div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;<span class="comment">  The Double Buffer mode can be used only when Circular mode is enabled.</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment">  The Double Buffer mode cannot be used when transferring data from Memory to Memory.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">  The Double Buffer mode allows to set two different Memory addresses from/to which</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">  the DMA controller will access alternatively (after completing transfer to/from target</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">  memory 0, it will start transfer to/from target memory 1).</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment">  This allows to reduce software overhead for double buffering and reduce the CPU</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<span class="comment">  access time.</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment">  Two functions must be called before calling the DMA_Init() function:</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">   - void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">                                uint32_t DMA_CurrentMemory);</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">   - void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState);</span></div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">  DMA_DoubleBufferModeConfig() is called to configure the Memory 1 base address and the first</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">  Memory target from/to which the transfer will start after enabling the DMA Stream.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">  Then DMA_DoubleBufferModeCmd() must be called to enable the Double Buffer mode (or disable </span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment">  it when it should not be used).</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">  </span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">  Two functions can be called dynamically when the transfer is ongoing (or when the DMA Stream is </span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">  stopped) to modify on of the target Memories addresses or to check wich Memory target is currently</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment">   used:</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">    - void DMA_MemoryTargetConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">                            uint32_t DMA_MemoryTarget);</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment">    - uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef* DMAy_Streamx);</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">  DMA_MemoryTargetConfig() can be called to modify the base address of one of the two target Memories.</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">  The Memory of which the base address will be modified must not be currently be used by the DMA Stream</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment">  (ie. if the DMA Stream is currently transferring from Memory 1 then you can only modify base address</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">  of target Memory 0 and vice versa).</span></div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">  To check this condition, it is recommended to use the function DMA_GetCurrentMemoryTarget() which</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">  returns the index of the Memory target currently in use by the DMA Stream.</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">  * @brief  Configures, when the DMAy Streamx is disabled, the double buffer mode </span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment">  *         and the current memory target.</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">  * @param  Memory1BaseAddr: the base address of the second buffer (Memory 1)  </span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">  * @param  DMA_CurrentMemory: specifies which memory will be first buffer for</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">  *         the transactions when the Stream will be enabled. </span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment">  *            @arg DMA_Memory_0: Memory 0 is the current buffer.</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="comment">  *            @arg DMA_Memory_1: Memory 1 is the current buffer.  </span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;<span class="comment">  *       </span></div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment">  * @note   Memory0BaseAddr is set by the DMA structure configuration in DMA_Init().</span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">  *   </span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="group__DMA.html#ga8d0957e50302efaf48a16c62d14c9ca8">  718</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#ga8d0957e50302efaf48a16c62d14c9ca8">DMA_DoubleBufferModeConfig</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t Memory1BaseAddr,</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;                                uint32_t DMA_CurrentMemory)</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;{</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_CURRENT_MEM(DMA_CurrentMemory));</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <span class="keywordflow">if</span> (DMA_CurrentMemory != <a class="code" href="group__DMA__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a>)</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="comment">/* Set Memory 1 as current memory address */</span></div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;    DMAy_Streamx-&gt;CR |= (uint32_t)(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>);</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  }</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;  {</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="comment">/* Set Memory 0 as current memory address */</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    DMAy_Streamx-&gt;CR &amp;= ~(uint32_t)(<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>);</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  }</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  <span class="comment">/* Write to DMAy Streamx M1AR */</span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;  DMAy_Streamx-&gt;M1AR = Memory1BaseAddr;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;}</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">  * @brief  Enables or disables the double buffer mode for the selected DMA stream.</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">  * @note   This function can be called only when the DMA Stream is disabled.  </span></div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">  * @param  NewState: new state of the DMAy Streamx double buffer mode. </span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__DMA.html#ga7fe09e62ea3125db384829dab59ebe3e">  749</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#ga7fe09e62ea3125db384829dab59ebe3e">DMA_DoubleBufferModeCmd</a>(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;{</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;  <span class="comment">/* Configure the Double Buffer mode */</span></div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;  {</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="comment">/* Enable the Double buffer mode */</span></div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;    DMAy_Streamx-&gt;CR |= (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>;</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;  }</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  {</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;    <span class="comment">/* Disable the Double buffer mode */</span></div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    DMAy_Streamx-&gt;CR &amp;= ~(uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  }</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;}</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;<span class="comment">  * @brief  Configures the Memory address for the next buffer transfer in double</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="comment">  *         buffer mode (for dynamic use). This function can be called when the</span></div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="comment">  *         DMA Stream is enabled and when the transfer is ongoing.  </span></div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">  * @param  MemoryBaseAddr: The base address of the target memory buffer</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment">  * @param  DMA_MemoryTarget: Next memory target to be used. </span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;<span class="comment">  *         This parameter can be one of the following values:</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="comment">  *            @arg DMA_Memory_0: To use the memory address 0</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;<span class="comment">  *            @arg DMA_Memory_1: To use the memory address 1</span></div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="comment">  * </span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;<span class="comment">  * @note    It is not allowed to modify the Base Address of a target Memory when</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">  *          this target is involved in the current transfer. ie. If the DMA Stream</span></div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">  *          is currently transferring to/from Memory 1, then it not possible to</span></div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">  *          modify Base address of Memory 1, but it is possible to modify Base</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;<span class="comment">  *          address of Memory 0.</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;<span class="comment">  *          To know which Memory is currently used, you can use the function</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="comment">  *          DMA_GetCurrentMemoryTarget().             </span></div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;<span class="comment">  *  </span></div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="group__DMA.html#ga4ebcffd32eb6968ac61cfb64a6bae258">  790</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#ga4ebcffd32eb6968ac61cfb64a6bae258">DMA_MemoryTargetConfig</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t MemoryBaseAddr,</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                           uint32_t DMA_MemoryTarget)</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;{</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_CURRENT_MEM(DMA_MemoryTarget));</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;  <span class="comment">/* Check the Memory target to be configured */</span></div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="keywordflow">if</span> (DMA_MemoryTarget != <a class="code" href="group__DMA__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a>)</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  {</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">/* Write to DMAy Streamx M1AR */</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    DMAy_Streamx-&gt;M1AR = MemoryBaseAddr;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  }</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  {</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;    <span class="comment">/* Write to DMAy Streamx M0AR */</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    DMAy_Streamx-&gt;M0AR = MemoryBaseAddr;</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;  }</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;}</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="comment">  * @brief  Returns the current memory target used by double buffer transfer.</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">  * @retval The memory target number: 0 for Memory0 or 1 for Memory1. </span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="group__DMA.html#ga74b6624f9faa2f43c9369ddbdeab241c">  816</a></span>&#160;uint32_t <a class="code" href="group__DMA.html#ga74b6624f9faa2f43c9369ddbdeab241c">DMA_GetCurrentMemoryTarget</a>(DMA_Stream_TypeDef* DMAy_Streamx)</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;{</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;  uint32_t tmp = 0;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  <span class="comment">/* Get the current memory target */</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;  <span class="keywordflow">if</span> ((DMAy_Streamx-&gt;CR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a>) != 0)</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;  {</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="comment">/* Current memory buffer used is Memory 1 */</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    tmp = 1;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  }</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  {</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;    <span class="comment">/* Current memory buffer used is Memory 0 */</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;    tmp = 0;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;  }</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordflow">return</span> tmp;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;}</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="comment">/** @defgroup DMA_Group4 Interrupts and flags management functions</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="comment"> *  @brief   Interrupts and flags management functions </span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">@verbatim   </span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"> ===============================================================================</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;<span class="comment">                  Interrupts and flags management functions</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"> ===============================================================================  </span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">  This subsection provides functions allowing to</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment">   - Check the DMA enable status</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment">   - Check the FIFO status </span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">   - Configure the DMA Interrupts sources and check or clear the flags or pending bits status.   </span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">   </span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment"> 1. DMA Enable status:</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment">   After configuring the DMA Stream (DMA_Init() function) and enabling the stream,</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="comment">   it is recommended to check (or wait until) the DMA Stream is effectively enabled.</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment">   A Stream may remain disabled if a configuration parameter is wrong.</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">   After disabling a DMA Stream, it is also recommended to check (or wait until) the DMA</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">   Stream is effectively disabled. If a Stream is disabled while a data transfer is ongoing, </span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">   the current data will be transferred and the Stream will be effectively disabled only after</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">   this data transfer completion.</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">   To monitor this state it is possible to use the following function:</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">     - FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx); </span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment"> 2. FIFO Status:</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">   It is possible to monitor the FIFO status when a transfer is ongoing using the following </span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">   function:</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment">     - uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef* DMAy_Streamx); </span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="comment"> </span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"> 3. DMA Interrupts and Flags:</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">  The user should identify which mode will be used in his application to manage the</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">  DMA controller events: Polling mode or Interrupt mode. </span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment">    </span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="comment">  Polling Mode</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="comment">  =============</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="comment">    Each DMA stream can be managed through 4 event Flags:</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="comment">    (x : DMA Stream number )</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="comment">       1. DMA_FLAG_FEIFx  : to indicate that a FIFO Mode Transfer Error event occurred.</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="comment">       2. DMA_FLAG_DMEIFx : to indicate that a Direct Mode Transfer Error event occurred.</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="comment">       3. DMA_FLAG_TEIFx  : to indicate that a Transfer Error event occurred.</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="comment">       4. DMA_FLAG_HTIFx  : to indicate that a Half-Transfer Complete event occurred.</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment">       5. DMA_FLAG_TCIFx  : to indicate that a Transfer Complete event occurred .       </span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment">   In this Mode it is advised to use the following functions:</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">      - FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">      - void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG);</span></div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">  Interrupt Mode</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">  ===============</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">    Each DMA Stream can be managed through 4 Interrupts:</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">    Interrupt Source</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">    ----------------</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment">       1. DMA_IT_FEIFx  : specifies the interrupt source for the  FIFO Mode Transfer Error event.</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="comment">       2. DMA_IT_DMEIFx : specifies the interrupt source for the Direct Mode Transfer Error event.</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">       3. DMA_IT_TEIFx  : specifies the interrupt source for the Transfer Error event.</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">       4. DMA_IT_HTIFx  : specifies the interrupt source for the Half-Transfer Complete event.</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">       5. DMA_IT_TCIFx  : specifies the interrupt source for the a Transfer Complete event. </span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;<span class="comment">     </span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="comment">  In this Mode it is advised to use the following functions:</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="comment">     - void DMA_ITConfig(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState);</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="comment">     - ITStatus DMA_GetITStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="comment">     - void DMA_ClearITPendingBit(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT);</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="comment">@endverbatim</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="comment">  * @{</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment">  * @brief  Returns the status of EN bit for the specified DMAy Streamx.</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">  *   </span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">  * @note    After configuring the DMA Stream (DMA_Init() function) and enabling</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment">  *          the stream, it is recommended to check (or wait until) the DMA Stream</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="comment">  *          is effectively enabled. A Stream may remain disabled if a configuration</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="comment">  *          parameter is wrong.</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="comment">  *          After disabling a DMA Stream, it is also recommended to check (or wait </span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="comment">  *          until) the DMA Stream is effectively disabled. If a Stream is disabled</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="comment">  *          while a data transfer is ongoing, the current data will be transferred</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="comment">  *          and the Stream will be effectively disabled only after the transfer</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="comment">  *          of this single data is finished.  </span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="comment">  *      </span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="comment">  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="group__DMA.html#gaa4d631cdd6cd020106435f30c0c6fb15">  925</a></span>&#160;FunctionalState <a class="code" href="group__DMA.html#gaa4d631cdd6cd020106435f30c0c6fb15">DMA_GetCmdStatus</a>(DMA_Stream_TypeDef* DMAy_Streamx)</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;{</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;  FunctionalState state = <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>;</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordflow">if</span> ((DMAy_Streamx-&gt;CR &amp; (uint32_t)<a class="code" href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a>) != 0)</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  {</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="comment">/* The selected DMAy Streamx EN bit is set (DMA is still transferring) */</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    state = ENABLE;</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  }</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    <span class="comment">/* The selected DMAy Streamx EN bit is cleared (DMA is disabled and </span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="comment">        all transfers are complete) */</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    state = DISABLE;</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;  }</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordflow">return</span> state;</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;}</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="comment">  * @brief  Returns the current DMAy Streamx FIFO filled level.</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0 </span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="comment">  *         to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;<span class="comment">  * @retval The FIFO filling state.</span></div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="comment">  *           - DMA_FIFOStatus_Less1QuarterFull: when FIFO is less than 1 quarter-full </span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">  *                                               and not empty.</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">  *           - DMA_FIFOStatus_1QuarterFull: if more than 1 quarter-full.</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">  *           - DMA_FIFOStatus_HalfFull: if more than 1 half-full.</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">  *           - DMA_FIFOStatus_3QuartersFull: if more than 3 quarters-full.</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">  *           - DMA_FIFOStatus_Empty: when FIFO is empty</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">  *           - DMA_FIFOStatus_Full: when FIFO is full</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00959"></a><span class="lineno"><a class="line" href="group__DMA.html#ga9893809a7067861ec111f7d712ebf28d">  959</a></span>&#160;uint32_t <a class="code" href="group__DMA.html#ga9893809a7067861ec111f7d712ebf28d">DMA_GetFIFOStatus</a>(DMA_Stream_TypeDef* DMAy_Streamx)</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;{</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;  <span class="comment">/* Get the FIFO level bits */</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  tmpreg = (uint32_t)((DMAy_Streamx-&gt;FCR &amp; <a class="code" href="group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a>));</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">return</span> tmpreg;</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;}</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment">  * @brief  Checks whether the specified DMAy Streamx flag is set or not.</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">  * @param  DMA_FLAG: specifies the flag to check.</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">  *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">  *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">  *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">  *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="comment">  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="comment">  *         Where x can be 0 to 7 to select the DMA Stream.</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="comment">  * @retval The new state of DMA_FLAG (SET or RESET).</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="group__DMA.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">  986</a></span>&#160;FlagStatus <a class="code" href="group__DMA.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;{</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  FlagStatus bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;  DMA_TypeDef* DMAy;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  uint32_t tmpreg = 0;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_GET_FLAG(DMA_FLAG));</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;  {</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>;</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  }</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  }</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="comment">/* Check if the flag is in HISR or LISR */</span></div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">if</span> ((DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  {</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;    <span class="comment">/* Get DMAy HISR register value */</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    tmpreg = DMAy-&gt;HISR;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  }</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  {</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="comment">/* Get DMAy LISR register value */</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;    tmpreg = DMAy-&gt;LISR;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  }</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <span class="comment">/* Mask the reserved bits */</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  tmpreg &amp;= (uint32_t)<a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="comment">/* Check the status of the specified DMA flag */</span></div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">if</span> ((tmpreg &amp; DMA_FLAG) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  {</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <span class="comment">/* DMA_FLAG is set */</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;  }</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  {</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    <span class="comment">/* DMA_FLAG is reset */</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  }</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="comment">/* Return the DMA_FLAG status */</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;}</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">  * @brief  Clears the DMAy Streamx&#39;s pending flags.</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">  * @param  DMA_FLAG: specifies the flag to clear.</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="comment">  *            @arg DMA_FLAG_TCIFx:  Streamx transfer complete flag</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment">  *            @arg DMA_FLAG_HTIFx:  Streamx half transfer complete flag</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">  *            @arg DMA_FLAG_TEIFx:  Streamx transfer error flag</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment">  *            @arg DMA_FLAG_DMEIFx: Streamx direct mode error flag</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment">  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">  *         Where x can be 0 to 7 to select the DMA Stream.   </span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="group__DMA.html#ga510d62b4051f5a5de164e84b266b851d"> 1053</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#ga510d62b4051f5a5de164e84b266b851d">DMA_ClearFlag</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;{</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  DMA_TypeDef* DMAy;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_CLEAR_FLAG(DMA_FLAG));</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  {</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  }</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  {</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  }</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <span class="comment">/* Check if LIFCR or HIFCR register is targeted */</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <span class="keywordflow">if</span> ((DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;    <span class="comment">/* Set DMAy HIFCR register clear flag bits */</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    DMAy-&gt;HIFCR = (uint32_t)(DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  }</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  {</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;    <span class="comment">/* Set DMAy LIFCR register clear flag bits */</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;    DMAy-&gt;LIFCR = (uint32_t)(DMA_FLAG &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  }</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;}</div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="comment">  * @brief  Enables or disables the specified DMAy Streamx interrupts.</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">  * @param DMA_IT: specifies the DMA interrupt sources to be enabled or disabled. </span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">  *            @arg DMA_IT_TC:  Transfer complete interrupt mask</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">  *            @arg DMA_IT_HT:  Half transfer complete interrupt mask</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">  *            @arg DMA_IT_TE:  Transfer error interrupt mask</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">  *            @arg DMA_IT_FE:  FIFO error interrupt mask</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">  * @param  NewState: new state of the specified DMA interrupts.</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">  *          This parameter can be: ENABLE or DISABLE.</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01100"></a><span class="lineno"><a class="line" href="group__DMA.html#gab9c469a3f5d4aca5c97dee798ffc2f05"> 1100</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;{</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_CONFIG_IT(DMA_IT));</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_FUNCTIONAL_STATE(NewState));</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="comment">/* Check if the DMA_IT parameter contains a FIFO interrupt */</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>) != 0)</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  {</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;    {</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;      <span class="comment">/* Enable the selected DMA FIFO interrupts */</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;      DMAy_Streamx-&gt;FCR |= (uint32_t)<a class="code" href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;    }</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    {</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;      <span class="comment">/* Disable the selected DMA FIFO interrupts */</span></div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;      DMAy_Streamx-&gt;FCR &amp;= ~(uint32_t)<a class="code" href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>;</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;    }</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  }</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="comment">/* Check if the DMA_IT parameter contains a Transfer interrupt */</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordflow">if</span> (DMA_IT != <a class="code" href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>)</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  {</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <span class="keywordflow">if</span> (NewState != <a class="code" href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;    {</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;      <span class="comment">/* Enable the selected DMA transfer interrupts */</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;      DMAy_Streamx-&gt;CR |= (uint32_t)(DMA_IT  &amp; <a class="code" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    }</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    {</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;      <span class="comment">/* Disable the selected DMA transfer interrupts */</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;      DMAy_Streamx-&gt;CR &amp;= ~(uint32_t)(DMA_IT &amp; <a class="code" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    }</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  }</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;}</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">  * @brief  Checks whether the specified DMAy Streamx interrupt has occurred or not.</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">  * @param  DMA_IT: specifies the DMA interrupt source to check.</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">  *          This parameter can be one of the following values:</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">  *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">  *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">  *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">  *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">  *         Where x can be 0 to 7 to select the DMA Stream.</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">  * @retval The new state of DMA_IT (SET or RESET).</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01152"></a><span class="lineno"><a class="line" href="group__DMA.html#gad0ccf5f6548bd7cf8f2cae30393bb716"> 1152</a></span>&#160;ITStatus <a class="code" href="group__DMA.html#gad0ccf5f6548bd7cf8f2cae30393bb716">DMA_GetITStatus</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;{</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;  ITStatus bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  DMA_TypeDef* DMAy;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  uint32_t tmpreg = 0, enablestatus = 0;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_GET_IT(DMA_IT));</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  {</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  }</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  {</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  }</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="comment">/* Check if the interrupt enable bit is in the CR or FCR register */</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA.html#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;  {</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;    <span class="comment">/* Get the interrupt enable position mask in CR register */</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    tmpreg = (uint32_t)((DMA_IT &gt;&gt; 11) &amp; <a class="code" href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a>);</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="comment">/* Check the enable bit in CR register */</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;    enablestatus = (uint32_t)(DMAy_Streamx-&gt;CR &amp; tmpreg);</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  }</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;  {</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="comment">/* Check the enable bit in FCR register */</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    enablestatus = (uint32_t)(DMAy_Streamx-&gt;FCR &amp; <a class="code" href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a>);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  }</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="comment">/* Check if the interrupt pending flag is in LISR or HISR */</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  {</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;    <span class="comment">/* Get DMAy HISR register value */</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    tmpreg = DMAy-&gt;HISR ;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  }</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  {</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;    <span class="comment">/* Get DMAy LISR register value */</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    tmpreg = DMAy-&gt;LISR ;</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  }</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <span class="comment">/* mask all reserved bits */</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  tmpreg &amp;= (uint32_t)<a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>;</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="comment">/* Check the status of the specified DMA interrupt */</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">if</span> (((tmpreg &amp; DMA_IT) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>) &amp;&amp; (enablestatus != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  {</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="comment">/* DMA_IT is set */</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  }</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  {</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="comment">/* DMA_IT is reset */</span></div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    bitstatus = <a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  }</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="comment">/* Return the DMA_IT status */</span></div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keywordflow">return</span>  bitstatus;</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;}</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;<span class="comment">  * @brief  Clears the DMAy Streamx&#39;s interrupt pending bits.</span></div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="comment">  * @param  DMAy_Streamx: where y can be 1 or 2 to select the DMA and x can be 0</span></div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="comment">  *          to 7 to select the DMA Stream.</span></div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;<span class="comment">  * @param  DMA_IT: specifies the DMA interrupt pending bit to clear.</span></div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;<span class="comment">  *          This parameter can be any combination of the following values:</span></div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;<span class="comment">  *            @arg DMA_IT_TCIFx:  Streamx transfer complete interrupt</span></div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;<span class="comment">  *            @arg DMA_IT_HTIFx:  Streamx half transfer complete interrupt</span></div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;<span class="comment">  *            @arg DMA_IT_TEIFx:  Streamx transfer error interrupt</span></div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;<span class="comment">  *            @arg DMA_IT_DMEIFx: Streamx direct mode error interrupt</span></div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="comment">  *            @arg DMA_IT_FEIFx:  Streamx FIFO error interrupt</span></div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="comment">  *         Where x can be 0 to 7 to select the DMA Stream.</span></div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="comment">  * @retval None</span></div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01234"></a><span class="lineno"><a class="line" href="group__DMA.html#gad5433018889cd36140d98bb380c4e76e"> 1234</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="group__DMA.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a>(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_IT)</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;{</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;  DMA_TypeDef* DMAy;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;  <span class="comment">/* Check the parameters */</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_ALL_PERIPH(DMAy_Streamx));</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;  <a class="code" href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a>(IS_DMA_CLEAR_IT(DMA_IT));</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;  <span class="comment">/* Determine the DMA to which belongs the stream */</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;  <span class="keywordflow">if</span> (DMAy_Streamx &lt; <a class="code" href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a>)</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  {</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA1 */</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a>;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  }</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  {</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;    <span class="comment">/* DMAy_Streamx belongs to DMA2 */</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    DMAy = <a class="code" href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a>;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;  }</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;  <span class="comment">/* Check if LIFCR or HIFCR register is targeted */</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;  <span class="keywordflow">if</span> ((DMA_IT &amp; <a class="code" href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a>) != (uint32_t)<a class="code" href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  {</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;    <span class="comment">/* Set DMAy HIFCR register clear interrupt bits */</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    DMAy-&gt;HIFCR = (uint32_t)(DMA_IT &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;  }</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;  {</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="comment">/* Set DMAy LIFCR register clear interrupt bits */</span></div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    DMAy-&gt;LIFCR = (uint32_t)(DMA_IT &amp; <a class="code" href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a>);</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;  }</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;}</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;<span class="comment">/**</span></div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;<span class="comment">  * @}</span></div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="comment">  */</span></div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;<span class="comment">/******************* (C) COPYRIGHT 2011 STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="group__DMA__priority__level_html_gaf414e0aa8dd42aee6f83f88ab6175179"><div class="ttname"><a href="group__DMA__priority__level.html#gaf414e0aa8dd42aee6f83f88ab6175179">DMA_Priority_Low</a></div><div class="ttdeci">#define DMA_Priority_Low</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00253">stm32f4xx_dma.h:253</a></div></div>
<div class="ttc" id="group__DMA_html_ga802b72c1de784e703af80a6910592a5e"><div class="ttname"><a href="group__DMA.html#ga802b72c1de784e703af80a6910592a5e">TRANSFER_IT_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00146">stm32f4xx_dma.c:146</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gac95127480470900755953f1cfe68567d"><div class="ttname"><a href="group__Peripheral__declaration.html#gac95127480470900755953f1cfe68567d">DMA1_Stream6</a></div><div class="ttdeci">#define DMA1_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01202">stm32f4xx.h:1202</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_afae070f2d49543b1acd3e318c6de8527"><div class="ttname"><a href="structDMA__InitTypeDef.html#afae070f2d49543b1acd3e318c6de8527">DMA_InitTypeDef::DMA_Channel</a></div><div class="ttdeci">uint32_t DMA_Channel</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00050">stm32f4xx_dma.h:50</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gac3abc20f80e25c19b02104ad34eae652"><div class="ttname"><a href="group__Peripheral__declaration.html#gac3abc20f80e25c19b02104ad34eae652">DMA1_Stream5</a></div><div class="ttdeci">#define DMA1_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01201">stm32f4xx.h:1201</a></div></div>
<div class="ttc" id="group__DMA_html_ga4ebcffd32eb6968ac61cfb64a6bae258"><div class="ttname"><a href="group__DMA.html#ga4ebcffd32eb6968ac61cfb64a6bae258">DMA_MemoryTargetConfig</a></div><div class="ttdeci">void DMA_MemoryTargetConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t MemoryBaseAddr, uint32_t DMA_MemoryTarget)</div><div class="ttdoc">Configures the Memory address for the next buffer transfer in double buffer mode (for dynamic use)...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00790">stm32f4xx_dma.c:790</a></div></div>
<div class="ttc" id="group__DMA_html_ga83a5c838038ce61242f8beaf8d9fff43"><div class="ttname"><a href="group__DMA.html#ga83a5c838038ce61242f8beaf8d9fff43">DMA_Stream3_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream3_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00141">stm32f4xx_dma.c:141</a></div></div>
<div class="ttc" id="group__DMA_html_ga8d0957e50302efaf48a16c62d14c9ca8"><div class="ttname"><a href="group__DMA.html#ga8d0957e50302efaf48a16c62d14c9ca8">DMA_DoubleBufferModeConfig</a></div><div class="ttdeci">void DMA_DoubleBufferModeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t Memory1BaseAddr, uint32_t DMA_CurrentMemory)</div><div class="ttdoc">Configures, when the DMAy Streamx is disabled, the double buffer mode and the current memory target...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00718">stm32f4xx_dma.c:718</a></div></div>
<div class="ttc" id="group__Library__configuration__section_html_ga631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="group__Library__configuration__section.html#ga631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00061">stm32f4xx.h:61</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga6ae47cc2cd2e985d29cb6b0bb65da1d7"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6ae47cc2cd2e985d29cb6b0bb65da1d7">DMA_SxCR_TCIE</a></div><div class="ttdeci">#define DMA_SxCR_TCIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03101">stm32f4xx.h:3101</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadf353426d72702c7801416ba36d53dc6"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadf353426d72702c7801416ba36d53dc6">DMA_SxCR_CHSEL</a></div><div class="ttdeci">#define DMA_SxCR_CHSEL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03071">stm32f4xx.h:3071</a></div></div>
<div class="ttc" id="group__DMA_html_gab7e71eaed70613ad592acfb37eb37777"><div class="ttname"><a href="group__DMA.html#gab7e71eaed70613ad592acfb37eb37777">DMA_Stream2_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream2_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00140">stm32f4xx_dma.c:140</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaeb929908d2e7fdef2136c20c93377c70"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeb929908d2e7fdef2136c20c93377c70">DMA_SxCR_PINCOS</a></div><div class="ttdeci">#define DMA_SxCR_PINCOS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03087">stm32f4xx.h:3087</a></div></div>
<div class="ttc" id="group__DMA__memory__data__size_html_gad6093bccb60ff9adf81e21c73c58ba17"><div class="ttname"><a href="group__DMA__memory__data__size.html#gad6093bccb60ff9adf81e21c73c58ba17">DMA_MemoryDataSize_Byte</a></div><div class="ttdeci">#define DMA_MemoryDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00225">stm32f4xx_dma.h:225</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a61bf939d8657d44a9beb1daa91c14668"><div class="ttname"><a href="structDMA__InitTypeDef.html#a61bf939d8657d44a9beb1daa91c14668">DMA_InitTypeDef::DMA_PeripheralDataSize</a></div><div class="ttdeci">uint32_t DMA_PeripheralDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00073">stm32f4xx_dma.h:73</a></div></div>
<div class="ttc" id="group__DMA_html_ga74b6624f9faa2f43c9369ddbdeab241c"><div class="ttname"><a href="group__DMA.html#ga74b6624f9faa2f43c9369ddbdeab241c">DMA_GetCurrentMemoryTarget</a></div><div class="ttdeci">uint32_t DMA_GetCurrentMemoryTarget(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Returns the current memory target used by double buffer transfer. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00816">stm32f4xx_dma.c:816</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadd36c677ee53f56dc408cd549e64cf7d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadd36c677ee53f56dc408cd549e64cf7d">DMA_SxCR_CT</a></div><div class="ttdeci">#define DMA_SxCR_CT</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03082">stm32f4xx.h:3082</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gacaecc56f94a9af756d077cf7df1b6c41"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gacaecc56f94a9af756d077cf7df1b6c41">DMA_SxCR_DMEIE</a></div><div class="ttdeci">#define DMA_SxCR_DMEIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03104">stm32f4xx.h:3104</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__DMA_html_ga38d4a4ab8990299f8a6cf064e1e811d0"><div class="ttname"><a href="group__DMA.html#ga38d4a4ab8990299f8a6cf064e1e811d0">DMA_DeInit</a></div><div class="ttdeci">void DMA_DeInit(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Deinitialize the DMAy Streamx registers to their default reset values. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00188">stm32f4xx_dma.c:188</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a6772e281310a3e93781364c723984138"><div class="ttname"><a href="structDMA__InitTypeDef.html#a6772e281310a3e93781364c723984138">DMA_InitTypeDef::DMA_PeripheralBurst</a></div><div class="ttdeci">uint32_t DMA_PeripheralBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00100">stm32f4xx_dma.h:100</a></div></div>
<div class="ttc" id="group__DMA__peripheral__incremented__mode_html_ga0fe3ff9c67bec802dd239fd17c3dbd31"><div class="ttname"><a href="group__DMA__peripheral__incremented__mode.html#ga0fe3ff9c67bec802dd239fd17c3dbd31">DMA_PeripheralInc_Disable</a></div><div class="ttdeci">#define DMA_PeripheralInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00185">stm32f4xx_dma.h:185</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gad43cdafa5acfcd683b7a2ee8976dd8ba"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gad43cdafa5acfcd683b7a2ee8976dd8ba">DMA_LISR_TEIF0</a></div><div class="ttdeci">#define DMA_LISR_TEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03155">stm32f4xx.h:3155</a></div></div>
<div class="ttc" id="group__DMA__flow__controller__definitions_html_gafe69109789c2c285f98193f4b598cbc1"><div class="ttname"><a href="group__DMA__flow__controller__definitions.html#gafe69109789c2c285f98193f4b598cbc1">DMA_FlowCtrl_Memory</a></div><div class="ttdeci">#define DMA_FlowCtrl_Memory</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00527">stm32f4xx_dma.h:527</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aebf1267410908265f83a8037245c337e"><div class="ttname"><a href="structDMA__InitTypeDef.html#aebf1267410908265f83a8037245c337e">DMA_InitTypeDef::DMA_Memory0BaseAddr</a></div><div class="ttdeci">uint32_t DMA_Memory0BaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00055">stm32f4xx_dma.h:55</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a90987eb939726acf365f2bf039a51725"><div class="ttname"><a href="structDMA__InitTypeDef.html#a90987eb939726acf365f2bf039a51725">DMA_InitTypeDef::DMA_MemoryBurst</a></div><div class="ttdeci">uint32_t DMA_MemoryBurst</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00095">stm32f4xx_dma.h:95</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga96ac1af7a92469fe86a9fbdec091f25d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga96ac1af7a92469fe86a9fbdec091f25d">DMA1_Stream3</a></div><div class="ttdeci">#define DMA1_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01199">stm32f4xx.h:1199</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga5c1174bff38faf5d87b71521bce8f84f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga5c1174bff38faf5d87b71521bce8f84f">DMA_SxCR_MBURST</a></div><div class="ttdeci">#define DMA_SxCR_MBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03075">stm32f4xx.h:3075</a></div></div>
<div class="ttc" id="group__DMA_html_ga10cfc0fe31d64a1fd8fb3efb4ae2a411"><div class="ttname"><a href="group__DMA.html#ga10cfc0fe31d64a1fd8fb3efb4ae2a411">DMA_GetFlagStatus</a></div><div class="ttdeci">FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG)</div><div class="ttdoc">Checks whether the specified DMAy Streamx flag is set or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00986">stm32f4xx_dma.c:986</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga6181727d13abbc46283ff22ce359e3b9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga6181727d13abbc46283ff22ce359e3b9">DMA_LISR_HTIF0</a></div><div class="ttdeci">#define DMA_LISR_HTIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03154">stm32f4xx.h:3154</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gae32674772021620800275dd3b6d62c2f"><div class="ttname"><a href="group__Peripheral__declaration.html#gae32674772021620800275dd3b6d62c2f">DMA2_Stream4</a></div><div class="ttdeci">#define DMA2_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01209">stm32f4xx.h:1209</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a684555f9f5644259b7c4ca446b6dcf8f"><div class="ttname"><a href="structDMA__InitTypeDef.html#a684555f9f5644259b7c4ca446b6dcf8f">DMA_InitTypeDef::DMA_FIFOMode</a></div><div class="ttdeci">uint32_t DMA_FIFOMode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00087">stm32f4xx_dma.h:87</a></div></div>
<div class="ttc" id="group__DMA_html_gaced8a4149acfb0a50b50e63273a87148"><div class="ttname"><a href="group__DMA.html#gaced8a4149acfb0a50b50e63273a87148">DMA_Init</a></div><div class="ttdeci">void DMA_Init(DMA_Stream_TypeDef *DMAy_Streamx, DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Initializes the DMAy Streamx according to the specified parameters in the DMA_InitStruct structure...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00311">stm32f4xx_dma.c:311</a></div></div>
<div class="ttc" id="group__DMA_html_ga55d28ead27e0af7d17db2b749695abe2"><div class="ttname"><a href="group__DMA.html#ga55d28ead27e0af7d17db2b749695abe2">DMA_Stream4_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream4_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00142">stm32f4xx_dma.c:142</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga14c115d71a4e3b3c4da360108288154c"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga14c115d71a4e3b3c4da360108288154c">DMA_SxCR_PL</a></div><div class="ttdeci">#define DMA_SxCR_PL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03084">stm32f4xx.h:3084</a></div></div>
<div class="ttc" id="group__DMA_html_ga1092a089e682f72660b95df5ee92a167"><div class="ttname"><a href="group__DMA.html#ga1092a089e682f72660b95df5ee92a167">RESERVED_MASK</a></div><div class="ttdeci">#define RESERVED_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00148">stm32f4xx_dma.c:148</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga53a1cde736b2afc5a394a67849f0c497"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga53a1cde736b2afc5a394a67849f0c497">DMA_SxCR_DBM</a></div><div class="ttdeci">#define DMA_SxCR_DBM</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03083">stm32f4xx.h:3083</a></div></div>
<div class="ttc" id="group__DMA__memory__targets__definitions_html_gadb576bccef5f2fc65fe9b451033bdc95"><div class="ttname"><a href="group__DMA__memory__targets__definitions.html#gadb576bccef5f2fc65fe9b451033bdc95">DMA_Memory_0</a></div><div class="ttdeci">#define DMA_Memory_0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00540">stm32f4xx_dma.h:540</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a7ec1648d136d31d6c504565bf6949eb6"><div class="ttname"><a href="structDMA__InitTypeDef.html#a7ec1648d136d31d6c504565bf6949eb6">DMA_InitTypeDef::DMA_MemoryDataSize</a></div><div class="ttdeci">uint32_t DMA_MemoryDataSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00076">stm32f4xx_dma.h:76</a></div></div>
<div class="ttc" id="group__DMA_html_gad0ccf5f6548bd7cf8f2cae30393bb716"><div class="ttname"><a href="group__DMA.html#gad0ccf5f6548bd7cf8f2cae30393bb716">DMA_GetITStatus</a></div><div class="ttdeci">ITStatus DMA_GetITStatus(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT)</div><div class="ttdoc">Checks whether the specified DMAy Streamx interrupt has occurred or not. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01152">stm32f4xx_dma.c:1152</a></div></div>
<div class="ttc" id="group__DMA_html_ga375c64407de662589e2b12ac4e5e0489"><div class="ttname"><a href="group__DMA.html#ga375c64407de662589e2b12ac4e5e0489">HIGH_ISR_MASK</a></div><div class="ttdeci">#define HIGH_ISR_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00147">stm32f4xx_dma.c:147</a></div></div>
<div class="ttc" id="group__DMA_html_gad5433018889cd36140d98bb380c4e76e"><div class="ttname"><a href="group__DMA.html#gad5433018889cd36140d98bb380c4e76e">DMA_ClearITPendingBit</a></div><div class="ttdeci">void DMA_ClearITPendingBit(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT)</div><div class="ttdoc">Clears the DMAy Streamx&amp;#39;s interrupt pending bits. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01234">stm32f4xx_dma.c:1234</a></div></div>
<div class="ttc" id="group__DMA_html_gab9c469a3f5d4aca5c97dee798ffc2f05"><div class="ttname"><a href="group__DMA.html#gab9c469a3f5d4aca5c97dee798ffc2f05">DMA_ITConfig</a></div><div class="ttdeci">void DMA_ITConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Streamx interrupts. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01100">stm32f4xx_dma.c:1100</a></div></div>
<div class="ttc" id="group__DMA_html_ga085aa754247e62f4b95111ea4ebf4f6f"><div class="ttname"><a href="group__DMA.html#ga085aa754247e62f4b95111ea4ebf4f6f">DMA_Stream6_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream6_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00144">stm32f4xx_dma.c:144</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gaa6ead6a5ca6b8df70b5505aaeec6fd2e"><div class="ttname"><a href="group__Peripheral__declaration.html#gaa6ead6a5ca6b8df70b5505aaeec6fd2e">DMA2_Stream3</a></div><div class="ttdeci">#define DMA2_Stream3</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01208">stm32f4xx.h:1208</a></div></div>
<div class="ttc" id="group__Exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__Exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00287">stm32f4xx.h:287</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga13a7fe097608bc5031d42ba69effed20"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga13a7fe097608bc5031d42ba69effed20">DMA_SxCR_HTIE</a></div><div class="ttdeci">#define DMA_SxCR_HTIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03102">stm32f4xx.h:3102</a></div></div>
<div class="ttc" id="group__DMA_html_ga145798f7c0cffc0effe3b6588f7a5812"><div class="ttname"><a href="group__DMA.html#ga145798f7c0cffc0effe3b6588f7a5812">DMA_Stream1_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream1_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00139">stm32f4xx_dma.c:139</a></div></div>
<div class="ttc" id="group__DMA_html_ga77f7628f6be9d6d088127eceb090b8b2"><div class="ttname"><a href="group__DMA.html#ga77f7628f6be9d6d088127eceb090b8b2">DMA_FlowControllerConfig</a></div><div class="ttdeci">void DMA_FlowControllerConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FlowCtrl)</div><div class="ttdoc">Configures, when the DMAy Streamx is disabled, the flow controller for the next transactions (Periphe...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00542">stm32f4xx_dma.c:542</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga11a00b283e0911cd427e277e5a314ccc"><div class="ttname"><a href="group__Peripheral__declaration.html#ga11a00b283e0911cd427e277e5a314ccc">DMA2_Stream6</a></div><div class="ttdeci">#define DMA2_Stream6</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01211">stm32f4xx.h:1211</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadbc3f7e52c0688bed4b71fa37666901d"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadbc3f7e52c0688bed4b71fa37666901d">DMA_LISR_TCIF0</a></div><div class="ttdeci">#define DMA_LISR_TCIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03153">stm32f4xx.h:3153</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga61247dd5d594289c404dd8774202dfd8"><div class="ttname"><a href="group__Peripheral__declaration.html#ga61247dd5d594289c404dd8774202dfd8">DMA1_Stream0</a></div><div class="ttdeci">#define DMA1_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01196">stm32f4xx.h:1196</a></div></div>
<div class="ttc" id="group__DMA_html_ga7fe09e62ea3125db384829dab59ebe3e"><div class="ttname"><a href="group__DMA.html#ga7fe09e62ea3125db384829dab59ebe3e">DMA_DoubleBufferModeCmd</a></div><div class="ttdeci">void DMA_DoubleBufferModeCmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the double buffer mode for the selected DMA stream. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00749">stm32f4xx_dma.c:749</a></div></div>
<div class="ttc" id="group__DMA__interrupt__enable__definitions_html_ga93164ec039fc5579662c382e68d7d13f"><div class="ttname"><a href="group__DMA__interrupt__enable__definitions.html#ga93164ec039fc5579662c382e68d7d13f">DMA_IT_FE</a></div><div class="ttdeci">#define DMA_IT_FE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00430">stm32f4xx_dma.h:430</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gaf7d82f110f19982d483eebc465d222b2"><div class="ttname"><a href="group__Peripheral__declaration.html#gaf7d82f110f19982d483eebc465d222b2">DMA1_Stream1</a></div><div class="ttdeci">#define DMA1_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01197">stm32f4xx.h:1197</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga29c5d5c559dd14646fdc170e74f1f03b"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga29c5d5c559dd14646fdc170e74f1f03b">DMA_SxCR_PINC</a></div><div class="ttdeci">#define DMA_SxCR_PINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03095">stm32f4xx.h:3095</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga89406bb954742665691c0ac2f8d95ec9"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga89406bb954742665691c0ac2f8d95ec9">DMA_SxFCR_DMDIS</a></div><div class="ttdeci">#define DMA_SxFCR_DMDIS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03132">stm32f4xx.h:3132</a></div></div>
<div class="ttc" id="group__DMA_html_ga0f7f95f750a90a6824f4e9b6f58adc7e"><div class="ttname"><a href="group__DMA.html#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a></div><div class="ttdeci">void DMA_StructInit(DMA_InitTypeDef *DMA_InitStruct)</div><div class="ttdoc">Fills each DMA_InitStruct member with its default value. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00395">stm32f4xx_dma.c:395</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a2bbb3ea272279aa5cddef702e153a09d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a2bbb3ea272279aa5cddef702e153a09d">DMA_InitTypeDef::DMA_FIFOThreshold</a></div><div class="ttdeci">uint32_t DMA_FIFOThreshold</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00092">stm32f4xx_dma.h:92</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga502380abb155eb3b37a2ca9359e2da2e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga502380abb155eb3b37a2ca9359e2da2e">DMA_SxCR_PBURST</a></div><div class="ttdeci">#define DMA_SxCR_PBURST</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03078">stm32f4xx.h:3078</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaea0808f979c27b7b68d79ad511e95ea0"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaea0808f979c27b7b68d79ad511e95ea0">DMA_SxCR_PSIZE</a></div><div class="ttdeci">#define DMA_SxCR_PSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03091">stm32f4xx.h:3091</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaabf69fe92e9a44167535365b0fe4ea9e"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaabf69fe92e9a44167535365b0fe4ea9e">DMA_SxCR_EN</a></div><div class="ttdeci">#define DMA_SxCR_EN</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03105">stm32f4xx.h:3105</a></div></div>
<div class="ttc" id="group__DMA__fifo__threshold__level_html_gacc98384bbba43a9c4f70b448518acfe4"><div class="ttname"><a href="group__DMA__fifo__threshold__level.html#gacc98384bbba43a9c4f70b448518acfe4">DMA_FIFOThreshold_1QuarterFull</a></div><div class="ttdeci">#define DMA_FIFOThreshold_1QuarterFull</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00283">stm32f4xx_dma.h:283</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc135dbca0eca67d5aa0abc555f053ce"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc135dbca0eca67d5aa0abc555f053ce">DMA2_Stream7</a></div><div class="ttdeci">#define DMA2_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01212">stm32f4xx.h:1212</a></div></div>
<div class="ttc" id="group__DMA_html_gab2bea22f9f6dc62fdd7afb385a0c1f73"><div class="ttname"><a href="group__DMA.html#gab2bea22f9f6dc62fdd7afb385a0c1f73">DMA_Cmd</a></div><div class="ttdeci">void DMA_Cmd(DMA_Stream_TypeDef *DMAy_Streamx, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified DMAy Streamx. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00470">stm32f4xx_dma.c:470</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad02abd574cca0caeacd0cc05d2174a42"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad02abd574cca0caeacd0cc05d2174a42">DMA_InitTypeDef::DMA_PeripheralBaseAddr</a></div><div class="ttdeci">uint32_t DMA_PeripheralBaseAddr</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00053">stm32f4xx_dma.h:53</a></div></div>
<div class="ttc" id="group__DMA_html_ga0a11ce367da8e19eb27cf7f129da4b3d"><div class="ttname"><a href="group__DMA.html#ga0a11ce367da8e19eb27cf7f129da4b3d">DMA_Stream0_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream0_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00135">stm32f4xx_dma.c:135</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga16bc78076551c42cbdc084e9d0006bd4"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga16bc78076551c42cbdc084e9d0006bd4">DMA_SxCR_DIR</a></div><div class="ttdeci">#define DMA_SxCR_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03097">stm32f4xx.h:3097</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gaeee99c36ba3ea56cdb4f73a0b01fb602"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gaeee99c36ba3ea56cdb4f73a0b01fb602">DMA_SxCR_TEIE</a></div><div class="ttdeci">#define DMA_SxCR_TEIE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03103">stm32f4xx.h:3103</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga72de97ebc9d063dceb38bada91c44878"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga72de97ebc9d063dceb38bada91c44878">DMA_LISR_DMEIF0</a></div><div class="ttdeci">#define DMA_LISR_DMEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03156">stm32f4xx.h:3156</a></div></div>
<div class="ttc" id="group__DMA__memory__burst_html_gab3353b3a85b555f826fe567ce68c3fc3"><div class="ttname"><a href="group__DMA__memory__burst.html#gab3353b3a85b555f826fe567ce68c3fc3">DMA_MemoryBurst_Single</a></div><div class="ttdeci">#define DMA_MemoryBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00300">stm32f4xx_dma.h:300</a></div></div>
<div class="ttc" id="group__DMA_html_gaceb30b7dcde1275d843ea932a00f44d7"><div class="ttname"><a href="group__DMA.html#gaceb30b7dcde1275d843ea932a00f44d7">DMA_Stream5_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream5_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00143">stm32f4xx_dma.c:143</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gadc248dbc519cc580621cdadcdd8741fb"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gadc248dbc519cc580621cdadcdd8741fb">DMA_SxCR_CIRC</a></div><div class="ttdeci">#define DMA_SxCR_CIRC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03096">stm32f4xx.h:3096</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad8f8a0f3ba4db5d79fd78d02093e4eb9"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad8f8a0f3ba4db5d79fd78d02093e4eb9">DMA_InitTypeDef::DMA_MemoryInc</a></div><div class="ttdeci">uint32_t DMA_MemoryInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00070">stm32f4xx_dma.h:70</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga71bb410664b861ff0520f08976e24ee1"><div class="ttname"><a href="group__Peripheral__declaration.html#ga71bb410664b861ff0520f08976e24ee1">DMA2_Stream2</a></div><div class="ttdeci">#define DMA2_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01207">stm32f4xx.h:1207</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gac40f58718761251875b5a897287efd83"><div class="ttname"><a href="group__Peripheral__declaration.html#gac40f58718761251875b5a897287efd83">DMA2_Stream5</a></div><div class="ttdeci">#define DMA2_Stream5</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01210">stm32f4xx.h:1210</a></div></div>
<div class="ttc" id="group__DMA__circular__normal__mode_html_ga36400f5b5095f1102ede4760d7a5959c"><div class="ttname"><a href="group__DMA__circular__normal__mode.html#ga36400f5b5095f1102ede4760d7a5959c">DMA_Mode_Normal</a></div><div class="ttdeci">#define DMA_Mode_Normal</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00240">stm32f4xx_dma.h:240</a></div></div>
<div class="ttc" id="group__DMA_html_ga4a76444a92423f5f15a4328738d6dc46"><div class="ttname"><a href="group__DMA.html#ga4a76444a92423f5f15a4328738d6dc46">DMA_GetCurrDataCounter</a></div><div class="ttdeci">uint16_t DMA_GetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Returns the number of remaining data units in the current DMAy Streamx transfer. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00641">stm32f4xx_dma.c:641</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a5f09c16a03a50120c1a1a49ae6a7c667"><div class="ttname"><a href="structDMA__InitTypeDef.html#a5f09c16a03a50120c1a1a49ae6a7c667">DMA_InitTypeDef::DMA_Mode</a></div><div class="ttdeci">uint32_t DMA_Mode</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00079">stm32f4xx_dma.h:79</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gad0e2140b8eeec3594035f1a7bf2a7250"><div class="ttname"><a href="group__Peripheral__declaration.html#gad0e2140b8eeec3594035f1a7bf2a7250">DMA1_Stream2</a></div><div class="ttdeci">#define DMA1_Stream2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01198">stm32f4xx.h:1198</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga11f412d256043bec3e01ceef7f2099f2"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga11f412d256043bec3e01ceef7f2099f2">DMA_SxCR_PFCTRL</a></div><div class="ttdeci">#define DMA_SxCR_PFCTRL</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03100">stm32f4xx.h:3100</a></div></div>
<div class="ttc" id="group__DMA__fifo__direct__mode_html_gadad9e503fa9867a981e3090d333483d7"><div class="ttname"><a href="group__DMA__fifo__direct__mode.html#gadad9e503fa9867a981e3090d333483d7">DMA_FIFOMode_Disable</a></div><div class="ttdeci">#define DMA_FIFOMode_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00270">stm32f4xx_dma.h:270</a></div></div>
<div class="ttc" id="group__DMA_html_gaa4d631cdd6cd020106435f30c0c6fb15"><div class="ttname"><a href="group__DMA.html#gaa4d631cdd6cd020106435f30c0c6fb15">DMA_GetCmdStatus</a></div><div class="ttdeci">FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Returns the status of EN bit for the specified DMAy Streamx. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00925">stm32f4xx_dma.c:925</a></div></div>
<div class="ttc" id="group__Exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__Exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l00289">stm32f4xx.h:289</a></div></div>
<div class="ttc" id="group__DMA__peripheral__data__size_html_ga7577035ae4ff413164000227a8cea346"><div class="ttname"><a href="group__DMA__peripheral__data__size.html#ga7577035ae4ff413164000227a8cea346">DMA_PeripheralDataSize_Byte</a></div><div class="ttdeci">#define DMA_PeripheralDataSize_Byte</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00210">stm32f4xx_dma.h:210</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga87df45f4b82e0b3a8c1b17f1a77aecdb"><div class="ttname"><a href="group__Peripheral__declaration.html#ga87df45f4b82e0b3a8c1b17f1a77aecdb">DMA1_Stream4</a></div><div class="ttdeci">#define DMA1_Stream4</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01200">stm32f4xx.h:1200</a></div></div>
<div class="ttc" id="group__DMA__peripheral__increment__offset_html_ga939053c42e486b82963b8eecc809bce0"><div class="ttname"><a href="group__DMA__peripheral__increment__offset.html#ga939053c42e486b82963b8eecc809bce0">DMA_PINCOS_Psize</a></div><div class="ttdeci">#define DMA_PINCOS_Psize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00514">stm32f4xx_dma.h:514</a></div></div>
<div class="ttc" id="group__DMA_html_ga210a9861460b3c9b3fa14fdc1a949744"><div class="ttname"><a href="group__DMA.html#ga210a9861460b3c9b3fa14fdc1a949744">DMA_PeriphIncOffsetSizeConfig</a></div><div class="ttdeci">void DMA_PeriphIncOffsetSizeConfig(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_Pincos)</div><div class="ttdoc">Configures, when the PINC (Peripheral Increment address mode) bit is set, if the peripheral address s...</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00506">stm32f4xx_dma.c:506</a></div></div>
<div class="ttc" id="group__DMA__memory__incremented__mode_html_ga795a277c997048783a383b026f19a5ab"><div class="ttname"><a href="group__DMA__memory__incremented__mode.html#ga795a277c997048783a383b026f19a5ab">DMA_MemoryInc_Disable</a></div><div class="ttdeci">#define DMA_MemoryInc_Disable</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00198">stm32f4xx_dma.h:198</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gae96f15d34d3c41c16fce69bc2878151a"><div class="ttname"><a href="group__Peripheral__declaration.html#gae96f15d34d3c41c16fce69bc2878151a">DMA2_Stream1</a></div><div class="ttdeci">#define DMA2_Stream1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01206">stm32f4xx.h:1206</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_gacc16d2a5937f7585320a98f7f6b578f9"><div class="ttname"><a href="group__Peripheral__declaration.html#gacc16d2a5937f7585320a98f7f6b578f9">DMA1</a></div><div class="ttdeci">#define DMA1</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01195">stm32f4xx.h:1195</a></div></div>
<div class="ttc" id="group__DMA__data__transfer__direction_html_ga4d7847b57371eef92ec5da34511416a7"><div class="ttname"><a href="group__DMA__data__transfer__direction.html#ga4d7847b57371eef92ec5da34511416a7">DMA_DIR_PeripheralToMemory</a></div><div class="ttdeci">#define DMA_DIR_PeripheralToMemory</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00160">stm32f4xx_dma.h:160</a></div></div>
<div class="ttc" id="group__DMA_html_ga9893809a7067861ec111f7d712ebf28d"><div class="ttname"><a href="group__DMA.html#ga9893809a7067861ec111f7d712ebf28d">DMA_GetFIFOStatus</a></div><div class="ttdeci">uint32_t DMA_GetFIFOStatus(DMA_Stream_TypeDef *DMAy_Streamx)</div><div class="ttdoc">Returns the current DMAy Streamx FIFO filled level. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00959">stm32f4xx_dma.c:959</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_aabb62e3f5536fc15a201058a1b6bda18"><div class="ttname"><a href="structDMA__InitTypeDef.html#aabb62e3f5536fc15a201058a1b6bda18">DMA_InitTypeDef::DMA_Priority</a></div><div class="ttdeci">uint32_t DMA_Priority</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00084">stm32f4xx_dma.h:84</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga771a295832a584a3777ede523a691719"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga771a295832a584a3777ede523a691719">DMA_SxCR_MINC</a></div><div class="ttdeci">#define DMA_SxCR_MINC</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03094">stm32f4xx.h:3094</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_gae9a98cb706a722d726d8ec6e9fe4a773"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#gae9a98cb706a722d726d8ec6e9fe4a773">DMA_SxCR_MSIZE</a></div><div class="ttdeci">#define DMA_SxCR_MSIZE</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03088">stm32f4xx.h:3088</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad0bf5e8b3968eaf8dc18e923b94acfe1"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad0bf5e8b3968eaf8dc18e923b94acfe1">DMA_InitTypeDef::DMA_PeripheralInc</a></div><div class="ttdeci">uint32_t DMA_PeripheralInc</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00067">stm32f4xx_dma.h:67</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga56094479dc9b173b00ccfb199d8a2853"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga56094479dc9b173b00ccfb199d8a2853">DMA_SxFCR_FS</a></div><div class="ttdeci">#define DMA_SxFCR_FS</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03128">stm32f4xx.h:3128</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_a4cf4283185065f65d5a63089877cbb8d"><div class="ttname"><a href="structDMA__InitTypeDef.html#a4cf4283185065f65d5a63089877cbb8d">DMA_InitTypeDef::DMA_DIR</a></div><div class="ttdeci">uint32_t DMA_DIR</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00059">stm32f4xx_dma.h:59</a></div></div>
<div class="ttc" id="structDMA__InitTypeDef_html_ad5e4b9069a7a145b3312d54d09059f78"><div class="ttname"><a href="structDMA__InitTypeDef.html#ad5e4b9069a7a145b3312d54d09059f78">DMA_InitTypeDef::DMA_BufferSize</a></div><div class="ttdeci">uint32_t DMA_BufferSize</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00063">stm32f4xx_dma.h:63</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga44c16978164026a81f5b07280e800e7f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga44c16978164026a81f5b07280e800e7f">DMA_SxFCR_FTH</a></div><div class="ttdeci">#define DMA_SxFCR_FTH</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03133">stm32f4xx.h:3133</a></div></div>
<div class="ttc" id="group__DMA_html_ga1fe8cb133c442e62bd082adee93a890e"><div class="ttname"><a href="group__DMA.html#ga1fe8cb133c442e62bd082adee93a890e">DMA_Stream7_IT_MASK</a></div><div class="ttdeci">#define DMA_Stream7_IT_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00145">stm32f4xx_dma.c:145</a></div></div>
<div class="ttc" id="group__Peripheral__Registers__Bits__Definition_html_ga79bcc3f8e773206a66aba95c6f889d6f"><div class="ttname"><a href="group__Peripheral__Registers__Bits__Definition.html#ga79bcc3f8e773206a66aba95c6f889d6f">DMA_LISR_FEIF0</a></div><div class="ttdeci">#define DMA_LISR_FEIF0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l03157">stm32f4xx.h:3157</a></div></div>
<div class="ttc" id="group__DMA_html_ga510d62b4051f5a5de164e84b266b851d"><div class="ttname"><a href="group__DMA.html#ga510d62b4051f5a5de164e84b266b851d">DMA_ClearFlag</a></div><div class="ttdeci">void DMA_ClearFlag(DMA_Stream_TypeDef *DMAy_Streamx, uint32_t DMA_FLAG)</div><div class="ttdoc">Clears the DMAy Streamx&amp;#39;s pending flags. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l01053">stm32f4xx_dma.c:1053</a></div></div>
<div class="ttc" id="group__DMA_html_ga65f8cdee3cc2302bafb0a32a15692a81"><div class="ttname"><a href="group__DMA.html#ga65f8cdee3cc2302bafb0a32a15692a81">TRANSFER_IT_ENABLE_MASK</a></div><div class="ttdeci">#define TRANSFER_IT_ENABLE_MASK</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00132">stm32f4xx_dma.c:132</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga506520140eec1708bc7570c49bdf972d"><div class="ttname"><a href="group__Peripheral__declaration.html#ga506520140eec1708bc7570c49bdf972d">DMA2</a></div><div class="ttdeci">#define DMA2</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01204">stm32f4xx.h:1204</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga8ecdeaf43d0f4207dab1fdb4d7bf8d26"><div class="ttname"><a href="group__Peripheral__declaration.html#ga8ecdeaf43d0f4207dab1fdb4d7bf8d26">DMA1_Stream7</a></div><div class="ttdeci">#define DMA1_Stream7</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01203">stm32f4xx.h:1203</a></div></div>
<div class="ttc" id="group__DMA_html_ga6a11a2c951cff59b125ba8857d44e3f3"><div class="ttname"><a href="group__DMA.html#ga6a11a2c951cff59b125ba8857d44e3f3">DMA_SetCurrDataCounter</a></div><div class="ttdeci">void DMA_SetCurrDataCounter(DMA_Stream_TypeDef *DMAy_Streamx, uint16_t Counter)</div><div class="ttdoc">Writes the number of data units to be transferred on the DMAy Streamx. </div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8c_source.html#l00626">stm32f4xx_dma.c:626</a></div></div>
<div class="ttc" id="group__Peripheral__declaration_html_ga3a2efe5fd7a7a79be3b08a1670bbd016"><div class="ttname"><a href="group__Peripheral__declaration.html#ga3a2efe5fd7a7a79be3b08a1670bbd016">DMA2_Stream0</a></div><div class="ttdeci">#define DMA2_Stream0</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx_8h_source.html#l01205">stm32f4xx.h:1205</a></div></div>
<div class="ttc" id="group__DMA__peripheral__burst_html_ga524cdc5efb8978b586637f35e38a850b"><div class="ttname"><a href="group__DMA__peripheral__burst.html#ga524cdc5efb8978b586637f35e38a850b">DMA_PeripheralBurst_Single</a></div><div class="ttdeci">#define DMA_PeripheralBurst_Single</div><div class="ttdef"><b>Definition:</b> <a href="stm32f4xx__dma_8h_source.html#l00317">stm32f4xx_dma.h:317</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
