{"version":"1.1.0","info":[["/home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[null,[],null,null,[["/home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[null,[],null,null,[]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/decoder.sv",[[[[[["DECODER",[[2,0],[2,43]],[[2,7],[2,14]],[],["module"]],[16,14]],[[["clock",[[4,10],[4,15]],[[4,10],[4,15]],["DECODER"],["port"]],["reset",[[2,23],[2,28]],[[2,23],[2,28]],["DECODER"],["port","clock"]],["instruction",[[2,30],[2,41]],[[2,30],[2,41]],["DECODER"],["port","reset"]],["reset",[[5,10],[5,19]],[[5,14],[5,19]],["DECODER"],["port","reg"]],["instruction",[[6,9],[6,44]],[[6,33],[6,44]],["DECODER"],["port"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/interfaces/decoder.sv",[[[[[["Decoder",[[0,0],[11,3]],[[0,10],[0,17]],[],["interface"]],[30,3]],[[["clock",[[14,8],[14,13]],[[14,8],[14,13]],["Decoder"],["port"]],["reset",[[1,6],[1,11]],[[1,6],[1,11]],["Decoder"],["port","clock"]],["source1",[[2,6],[2,13]],[[2,6],[2,13]],["Decoder"],["port","reset"]],["source1_type",[[3,6],[3,18]],[[3,6],[3,18]],["Decoder"],["port","source1"]],["source2",[[4,13],[4,20]],[[4,13],[4,20]],["Decoder"],["port","source1_type"]],["source2_type",[[5,13],[5,25]],[[5,13],[5,25]],["Decoder"],["port","source2"]],["destination",[[6,13],[6,24]],[[6,13],[6,24]],["Decoder"],["port","source2_type"]],["opCode",[[7,13],[8,12]],[[8,6],[8,12]],["Decoder"],["port","destination_type"]],["argument_value",[[9,13],[9,27]],[[9,13],[9,27]],["Decoder"],["port","opCode"]],["pc",[[10,13],[10,15]],[[10,13],[10,15]],["Decoder"],["port","argument_value"]],["reset",[[15,8],[15,13]],[[15,8],[15,13]],["Decoder"],["port"]],["source1",[[16,9],[16,46]],[[16,39],[16,46]],["Decoder"],["port","wire"]],["source1_type",[[17,9],[17,37]],[[17,25],[17,37]],["Decoder"],["port","wire"]],["source2",[[19,9],[19,46]],[[19,39],[19,46]],["Decoder"],["port","wire"]],["source2_type",[[20,9],[20,37]],[[20,25],[20,37]],["Decoder"],["port","wire"]],["destination",[[22,9],[22,50]],[[22,39],[22,50]],["Decoder"],["port","wire"]],["destination_type",[[23,9],[23,41]],[[23,25],[23,41]],["Decoder"],["port","wire"]],["opCode",[[25,9],[25,46]],[[25,40],[25,46]],["Decoder"],["port","wire"]],["argument_value",[[26,9],[26,53]],[[26,39],[26,53]],["Decoder"],["port","wire"]],["pc",[[27,2],[27,45]],[[27,43],[27,45]],["Decoder"],["variable","wire"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/interfaces/stack.sv",[[[[[["Stack",[[0,0],[5,14]],[[0,10],[0,15]],[],["interface"]],[11,4]],[[["clock",[[0,17],[0,22]],[[0,17],[0,22]],["Stack"],["port"]],["reset",[[1,6],[1,11]],[[1,6],[1,11]],["Stack"],["port","clock"]],["opCode",[[2,6],[2,12]],[[2,6],[2,12]],["Stack"],["port","reset"]],["jumpAddress",[[3,6],[3,17]],[[3,6],[3,17]],["Stack"],["port","opCode"]],["returnAddress",[[4,13],[4,26]],[[4,13],[4,26]],["Stack"],["port","jumpAddress"]],["reset",[[6,8],[6,13]],[[6,8],[6,13]],["Stack"],["port"]],["opCode",[[7,8],[7,43]],[[7,37],[7,43]],["Stack"],["port","wire"]],["jumpAddress",[[8,8],[8,54]],[[8,43],[8,54]],["Stack"],["port","wire"]],["returnAddress",[[9,8],[9,56]],[[9,43],[9,56]],["Stack"],["port","wire"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/control_module.sv",[[[[[["control_module",[[0,0],[8,2]],[[0,7],[0,21]],[],["module"]],[76,9]],[[["clk",[[9,7],[9,10]],[[9,7],[9,10]],["control_module"],["port"]],["rst",[[9,10],[9,15]],[[9,12],[9,15]],["control_module"],["port","clk"]],["zero_flag",[[9,15],[9,26]],[[9,17],[9,26]],["control_module"],["port","rst"]],["op_code",[[4,1],[4,8]],[[4,1],[4,8]],["control_module"],["port","zero_flag"]],["source1",[[5,1],[5,8]],[[5,1],[5,8]],["control_module"],["port","op_code"]],["source2",[[11,38],[11,47]],[[11,40],[11,47]],["control_module"],["port","source1"]],["destination",[[11,47],[11,60]],[[11,49],[11,60]],["control_module"],["port","source2"]],["source1_choice",[[6,1],[6,15]],[[6,1],[6,15]],["control_module"],["port","destination"]],["source2_choice",[[12,28],[12,44]],[[12,30],[12,44]],["control_module"],["port","source1_choice"]],["destination_choice",[[12,44],[12,64]],[[12,46],[12,64]],["control_module"],["port","source2_choice"]],["push",[[7,1],[7,5]],[[7,1],[7,5]],["control_module"],["port","destination_choice"]],["pop",[[13,12],[13,17]],[[13,14],[13,17]],["control_module"],["port","push"]],["op_code",[[10,8],[10,36]],[[10,29],[10,36]],["control_module"],["port"]],["source1",[[11,8],[11,38]],[[11,31],[11,38]],["control_module"],["port"]],["source1_choice",[[12,8],[12,28]],[[12,14],[12,28]],["control_module"],["port"]],["push",[[13,8],[13,12]],[[13,8],[13,12]],["control_module"],["port"]],["jmp_addr",[[14,1],[14,31]],[[14,23],[14,31]],["control_module"],["variable","wire"]],["ret_addr",[[14,1],[14,41]],[[14,33],[14,41]],["control_module"],["variable","jmp_addr"]],["instr_addr",[[15,1],[15,33]],[[15,23],[15,33]],["control_module"],["variable","wire"]],["instruction",[[16,1],[16,43]],[[16,32],[16,43]],["control_module"],["variable","wire"]],["op_code",[[17,1],[17,34]],[[17,27],[17,34]],["control_module"],["variable","wire"]],["source1",[[18,1],[18,33]],[[18,26],[18,33]],["control_module"],["variable","wire"]],["source2",[[18,1],[18,42]],[[18,35],[18,42]],["control_module"],["variable","source1"]],["destination",[[18,1],[18,55]],[[18,44],[18,55]],["control_module"],["variable","source2"]],["source1_choice",[[19,1],[19,26]],[[19,12],[19,26]],["control_module"],["variable","wire"]],["source2_choice",[[19,1],[19,42]],[[19,28],[19,42]],["control_module"],["variable","source1_choice"]],["destination_choice",[[19,1],[19,62]],[[19,44],[19,62]],["control_module"],["variable","source2_choice"]],["cal",[[20,1],[20,9]],[[20,6],[20,9]],["control_module"],["variable","wire"]],["jmp",[[20,1],[20,14]],[[20,11],[20,14]],["control_module"],["variable","cal"]],["ret",[[20,1],[20,19]],[[20,16],[20,19]],["control_module"],["variable","jmp"]],["pc",[[22,1],[33,2]],[[24,2],[24,4]],["control_module"],["instance","pc"]],["memory",[[35,1],[38,2]],[[35,8],[35,14]],["control_module"],["instance","MEMORY"]],["decoder",[[40,1],[64,2]],[[47,1],[47,8]],["control_module"],["instance","decoder"]],["linked_reg",[[66,1],[74,2]],[[68,2],[68,12]],["control_module"],["instance","linked_reg"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/crtl_mod_tb.sv",[[[[[["crtl_mod_tb",[[1,0],[1,19]],[[1,7],[1,18]],[],["module"]],[100,9]],[[["PC_WIDTH",[[3,1],[3,24]],[[3,11],[3,19]],["crtl_mod_tb"],["parameter"]],["REGISTER_WIDTH",[[4,1],[4,30]],[[4,11],[4,25]],["crtl_mod_tb"],["parameter"]],["NUMBER_OF_REGISTERS",[[5,1],[5,35]],[[5,11],[5,30]],["crtl_mod_tb"],["parameter"]],["INSTRUCTION_WIDTH",[[8,1],[8,34]],[[8,11],[8,28]],["crtl_mod_tb"],["parameter"]],["OPCODE_WIDTH",[[9,1],[9,28]],[[9,11],[9,23]],["crtl_mod_tb"],["parameter"]],["REGISTER_ID_WIDTH",[[10,1],[10,33]],[[10,11],[10,28]],["crtl_mod_tb"],["parameter"]],["VALUE_WIDTH",[[11,1],[11,27]],[[11,11],[11,22]],["crtl_mod_tb"],["parameter"]],["TRUE",[[13,1],[13,25]],[[13,11],[13,15]],["crtl_mod_tb"],["parameter"]],["FALSE",[[14,1],[14,25]],[[14,11],[14,16]],["crtl_mod_tb"],["parameter"]],["INSTR_ADDR_SIZE",[[16,1],[16,31]],[[16,11],[16,26]],["crtl_mod_tb"],["parameter"]],["INSTR_SIZE",[[17,1],[17,27]],[[17,11],[17,21]],["crtl_mod_tb"],["parameter"]],["clk",[[18,1],[18,8]],[[18,5],[18,8]],["crtl_mod_tb"],["variable","reg"]],["rst",[[18,1],[18,13]],[[18,10],[18,13]],["crtl_mod_tb"],["variable","clk"]],["zero_flag",[[18,1],[18,24]],[[18,15],[18,24]],["crtl_mod_tb"],["variable","rst"]],["jmp_addr",[[19,1],[19,37]],[[19,29],[19,37]],["crtl_mod_tb"],["variable","reg"]],["ret_addr",[[19,1],[19,47]],[[19,39],[19,47]],["crtl_mod_tb"],["variable","jmp_addr"]],["instr_addr",[[20,1],[20,40]],[[20,30],[20,40]],["crtl_mod_tb"],["variable","wire"]],["instruction",[[21,1],[21,35]],[[21,24],[21,35]],["crtl_mod_tb"],["variable","wire"]],["op_code",[[22,1],[22,19]],[[22,12],[22,19]],["crtl_mod_tb"],["variable","wire"]],["source1",[[23,1],[23,19]],[[23,12],[23,19]],["crtl_mod_tb"],["variable","wire"]],["source2",[[23,1],[23,28]],[[23,21],[23,28]],["crtl_mod_tb"],["variable","source1"]],["destination",[[23,1],[23,41]],[[23,30],[23,41]],["crtl_mod_tb"],["variable","source2"]],["source1_choice",[[24,1],[24,26]],[[24,12],[24,26]],["crtl_mod_tb"],["variable","wire"]],["source2_choice",[[24,1],[24,42]],[[24,28],[24,42]],["crtl_mod_tb"],["variable","source1_choice"]],["destination_choice",[[24,1],[24,62]],[[24,44],[24,62]],["crtl_mod_tb"],["variable","source2_choice"]],["push",[[25,1],[25,10]],[[25,6],[25,10]],["crtl_mod_tb"],["variable","wire"]],["pop",[[25,1],[25,15]],[[25,12],[25,15]],["crtl_mod_tb"],["variable","push"]],["cal",[[25,1],[25,20]],[[25,17],[25,20]],["crtl_mod_tb"],["variable","pop"]],["jmp",[[25,1],[25,25]],[[25,22],[25,25]],["crtl_mod_tb"],["variable","cal"]],["ret",[[25,1],[25,30]],[[25,27],[25,30]],["crtl_mod_tb"],["variable","jmp"]],["pc",[[27,1],[38,2]],[[29,2],[29,4]],["crtl_mod_tb"],["instance","pc"]],["memory",[[40,1],[43,2]],[[40,8],[40,14]],["crtl_mod_tb"],["instance","MEMORY"]],["decoder",[[45,1],[69,2]],[[52,1],[52,8]],["crtl_mod_tb"],["instance","decoder"]],["linked_reg",[[71,1],[79,2]],[[73,2],[73,12]],["crtl_mod_tb"],["instance","linked_reg"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/crtl_mod_tb2.sv",[[[[[["crtl_mod_tb2",[[0,0],[0,20]],[[0,7],[0,19]],[],["module"]],[52,0]],[[["clk",[[1,1],[1,8]],[[1,5],[1,8]],["crtl_mod_tb2"],["variable","reg"]],["rst",[[1,1],[1,13]],[[1,10],[1,13]],["crtl_mod_tb2"],["variable","clk"]],["zero_flag",[[1,1],[1,24]],[[1,15],[1,24]],["crtl_mod_tb2"],["variable","rst"]],["op_code",[[2,1],[2,34]],[[2,27],[2,34]],["crtl_mod_tb2"],["variable","wire"]],["source1",[[3,1],[3,33]],[[3,26],[3,33]],["crtl_mod_tb2"],["variable","wire"]],["source2",[[3,1],[3,42]],[[3,35],[3,42]],["crtl_mod_tb2"],["variable","source1"]],["destination",[[3,1],[3,55]],[[3,44],[3,55]],["crtl_mod_tb2"],["variable","source2"]],["source1_choice",[[4,1],[4,26]],[[4,12],[4,26]],["crtl_mod_tb2"],["variable","wire"]],["source2_choice",[[4,1],[4,42]],[[4,28],[4,42]],["crtl_mod_tb2"],["variable","source1_choice"]],["destination_choice",[[4,1],[4,62]],[[4,44],[4,62]],["crtl_mod_tb2"],["variable","source2_choice"]],["push",[[5,1],[5,10]],[[5,6],[5,10]],["crtl_mod_tb2"],["variable","wire"]],["pop",[[5,1],[5,15]],[[5,12],[5,15]],["crtl_mod_tb2"],["variable","push"]],["constrol_module",[[7,1],[22,2]],[[7,16],[7,31]],["crtl_mod_tb2"],["instance","control_module"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/decoder.sv",[[[[[["decoder",[[0,0],[25,2]],[[0,7],[0,14]],[],["module"]],[92,0]],[[["PC_WIDTH",[[1,1],[1,23]],[[1,11],[1,19]],["decoder"],["parameter-port","parameter"]],["INSTR_ADDR_SIZE",[[2,1],[2,30]],[[2,11],[2,26]],["decoder"],["parameter-port","parameter"]],["OPCODE_WIDTH",[[3,1],[3,27]],[[3,11],[3,23]],["decoder"],["parameter-port","parameter"]],["VALUE_WIDTH",[[4,1],[4,26]],[[4,11],[4,22]],["decoder"],["parameter-port","parameter"]],["INSTRUCTION_WIDTH",[[5,1],[5,33]],[[5,11],[5,28]],["decoder"],["parameter-port","parameter"]],["instr",[[26,7],[26,38]],[[26,33],[26,38]],["decoder"],["port"]],["zero_flag",[[11,8],[11,17]],[[11,8],[11,17]],["decoder"],["port","instr"]],["op_code",[[13,1],[13,8]],[[13,1],[13,8]],["decoder"],["port","zero_flag"]],["source1",[[14,1],[14,8]],[[14,1],[14,8]],["decoder"],["port","op_code"]],["source2",[[14,10],[14,17]],[[14,10],[14,17]],["decoder"],["port","source1"]],["destination",[[15,1],[15,12]],[[15,1],[15,12]],["decoder"],["port","source2"]],["source1_choice",[[16,1],[16,15]],[[16,1],[16,15]],["decoder"],["port","destination"]],["source2_choice",[[32,28],[32,44]],[[32,30],[32,44]],["decoder"],["port","source1_choice"]],["destination_choice",[[32,44],[32,64]],[[32,46],[32,64]],["decoder"],["port","source2_choice"]],["jmp_addr",[[19,1],[19,9]],[[19,1],[19,9]],["decoder"],["port","destination_choice"]],["jmp",[[20,1],[20,4]],[[20,1],[20,4]],["decoder"],["port","jmp_addr"]],["cal",[[34,26],[34,31]],[[34,28],[34,31]],["decoder"],["port","jmp"]],["ret",[[34,31],[34,36]],[[34,33],[34,36]],["decoder"],["port","cal"]],["push",[[23,1],[23,5]],[[23,1],[23,5]],["decoder"],["port","ret"]],["pop",[[34,16],[34,21]],[[34,18],[34,21]],["decoder"],["port","push"]],["zero_flag",[[27,7],[27,16]],[[27,7],[27,16]],["decoder"],["port"]],["op_code",[[28,8],[28,36]],[[28,29],[28,36]],["decoder"],["port"]],["source1",[[29,8],[29,35]],[[29,28],[29,35]],["decoder"],["port"]],["source2",[[30,8],[30,35]],[[30,28],[30,35]],["decoder"],["port"]],["destination",[[31,8],[31,39]],[[31,28],[31,39]],["decoder"],["port"]],["source1_choice",[[32,8],[32,28]],[[32,14],[32,28]],["decoder"],["port"]],["jmp_addr",[[33,8],[33,40]],[[33,32],[33,40]],["decoder"],["port"]],["push",[[34,8],[34,16]],[[34,12],[34,16]],["decoder"],["port","reg"]],["jmp",[[34,21],[34,26]],[[34,23],[34,26]],["decoder"],["port","pop"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/instructions.sv",[[null,null,null,null,[["AND",[[1,2],[1,14]],[[1,2],[1,5]],[],["enum_member","#AnonymousEnum0"]],["ANDN",[[2,2],[2,14]],[[2,2],[2,6]],[],["enum_member","#AnonymousEnum0"]],["OR",[[3,2],[3,14]],[[3,2],[3,4]],[],["enum_member","#AnonymousEnum0"]],["ORN",[[4,2],[4,14]],[[4,2],[4,5]],[],["enum_member","#AnonymousEnum0"]],["XOR",[[5,2],[5,14]],[[5,2],[5,5]],[],["enum_member","#AnonymousEnum0"]],["XORN",[[6,2],[6,14]],[[6,2],[6,6]],[],["enum_member","#AnonymousEnum0"]],["NOT",[[7,2],[7,14]],[[7,2],[7,5]],[],["enum_member","#AnonymousEnum0"]],["ADD",[[8,2],[8,14]],[[8,2],[8,5]],[],["enum_member","#AnonymousEnum0"]],["SUB",[[9,2],[9,14]],[[9,2],[9,5]],[],["enum_member","#AnonymousEnum0"]],["MUL",[[10,2],[10,14]],[[10,2],[10,5]],[],["enum_member","#AnonymousEnum0"]],["DIV",[[11,2],[11,14]],[[11,2],[11,5]],[],["enum_member","#AnonymousEnum0"]],["MOD",[[12,2],[12,14]],[[12,2],[12,5]],[],["enum_member","#AnonymousEnum0"]],["GT",[[13,2],[13,14]],[[13,2],[13,4]],[],["enum_member","#AnonymousEnum0"]],["GE",[[14,2],[14,14]],[[14,2],[14,4]],[],["enum_member","#AnonymousEnum0"]],["EQ",[[15,2],[15,14]],[[15,2],[15,4]],[],["enum_member","#AnonymousEnum0"]],["NE",[[16,2],[16,14]],[[16,2],[16,4]],[],["enum_member","#AnonymousEnum0"]],["LE",[[17,2],[17,14]],[[17,2],[17,4]],[],["enum_member","#AnonymousEnum0"]],["LT",[[18,2],[18,14]],[[18,2],[18,4]],[],["enum_member","#AnonymousEnum0"]],["JMP",[[19,2],[19,14]],[[19,2],[19,5]],[],["enum_member","#AnonymousEnum0"]],["IF0JUMP",[[20,2],[20,17]],[[20,2],[20,9]],[],["enum_member","#AnonymousEnum0"]],["IF1JUMP",[[21,2],[21,17]],[[21,2],[21,9]],[],["enum_member","#AnonymousEnum0"]],["CALL",[[22,2],[22,14]],[[22,2],[22,6]],[],["enum_member","#AnonymousEnum0"]],["CAL0",[[23,2],[23,14]],[[23,2],[23,6]],[],["enum_member","#AnonymousEnum0"]],["CAL1",[[24,2],[24,14]],[[24,2],[24,6]],[],["enum_member","#AnonymousEnum0"]],["RET",[[25,2],[25,14]],[[25,2],[25,5]],[],["enum_member","#AnonymousEnum0"]],["RET0",[[26,2],[26,14]],[[26,2],[26,6]],[],["enum_member","#AnonymousEnum0"]],["RET1",[[27,2],[27,14]],[[27,2],[27,6]],[],["enum_member","#AnonymousEnum0"]],["SET",[[28,2],[28,14]],[[28,2],[28,5]],[],["enum_member","#AnonymousEnum0"]],["RST",[[29,2],[29,14]],[[29,2],[29,5]],[],["enum_member","#AnonymousEnum0"]],["ST",[[30,2],[30,14]],[[30,2],[30,4]],[],["enum_member","#AnonymousEnum0"]],["STN",[[31,2],[31,14]],[[31,2],[31,5]],[],["enum_member","#AnonymousEnum0"]],["LD",[[32,2],[32,14]],[[32,2],[32,4]],[],["enum_member","#AnonymousEnum0"]],["LDN",[[33,2],[33,14]],[[33,2],[33,5]],[],["enum_member","#AnonymousEnum0"]],["opCodes",[[0,0],[34,8]],[[34,1],[34,8]],[],["variable","#AnonymousEnum0"]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/linked_reg.sv",[[[[[["linked_reg",[[0,0],[6,2]],[[0,7],[0,17]],[],["module"]],[12,9]],[[["PC_SIZE",[[1,1],[1,22]],[[1,11],[1,18]],["linked_reg"],["parameter-port","parameter"]],["clk",[[3,1],[3,10]],[[3,7],[3,10]],["linked_reg"],["port","input"]],["ret",[[3,12],[3,15]],[[3,12],[3,15]],["linked_reg"],["port","clk"]],["cal",[[3,17],[3,20]],[[3,17],[3,20]],["linked_reg"],["port","ret"]],["instr_addr",[[4,1],[4,33]],[[4,23],[4,33]],["linked_reg"],["port","input"]],["ret_addr",[[5,1],[5,36]],[[5,28],[5,36]],["linked_reg"],["port","reg"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[null,[],null,null,[["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/pc2.sv",[[[[[["pc",[[0,0],[12,2]],[[0,7],[0,9]],[],["module"]],[31,9]],[[["INSTR_ADDR_SIZE",[[1,4],[1,33]],[[1,14],[1,29]],["pc"],["parameter-port","parameter"]],["clk",[[13,10],[13,13]],[[13,10],[13,13]],["pc"],["port"]],["rst",[[13,13],[13,18]],[[13,15],[13,18]],["pc"],["port","clk"]],["jmp",[[13,18],[13,23]],[[13,20],[13,23]],["pc"],["port","rst"]],["ret",[[13,23],[13,28]],[[13,25],[13,28]],["pc"],["port","jmp"]],["jmp_addr",[[8,4],[8,12]],[[8,4],[8,12]],["pc"],["port","ret"]],["ret_addr",[[14,42],[14,52]],[[14,44],[14,52]],["pc"],["port","jmp_addr"]],["instr_addr",[[11,4],[11,14]],[[11,4],[11,14]],["pc"],["port","ret_addr"]],["jmp_addr",[[14,10],[14,42]],[[14,34],[14,42]],["pc"],["port"]],["instr_addr",[[15,11],[15,49]],[[15,39],[15,49]],["pc"],["port","reg"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/lukas_work/stack.sv",[[[[[["stack",[[1,0],[1,68]],[[1,7],[1,12]],[],["module"]],[36,9]],[[["clock",[[8,8],[8,13]],[[8,8],[8,13]],["stack"],["port"]],["resetCode",[[1,20],[1,29]],[[1,20],[1,29]],["stack"],["port","clock"]],["pc",[[1,31],[1,33]],[[1,31],[1,33]],["stack"],["port","resetCode"]],["instructionValue",[[1,35],[1,51]],[[1,35],[1,51]],["stack"],["port","pc"]],["registerValue",[[1,53],[1,66]],[[1,53],[1,66]],["stack"],["port","instructionValue"]],["INSTRUCTION_WIDTH",[[2,2],[2,35]],[[2,12],[2,29]],["stack"],["parameter"]],["VALUE_WIDTH",[[3,2],[3,28]],[[3,12],[3,23]],["stack"],["parameter"]],["OPCODE_WIDTH",[[4,2],[4,29]],[[4,12],[4,24]],["stack"],["parameter"]],["REGISTER_WIDTH",[[5,4],[5,33]],[[5,14],[5,28]],["stack"],["parameter"]],["PC_WIDTH",[[6,2],[6,25]],[[6,12],[6,20]],["stack"],["parameter"]],["resetCode",[[9,8],[9,50]],[[9,41],[9,50]],["stack"],["port","wire"]],["instructionValue",[[10,8],[10,57]],[[10,41],[10,57]],["stack"],["port","wire"]],["registerValue",[[11,8],[11,54]],[[11,41],[11,54]],["stack"],["port","wire"]],["pc",[[12,9],[12,43]],[[12,41],[12,43]],["stack"],["port","reg"]],["pcPlusOne",[[13,2],[13,50]],[[13,41],[13,50]],["stack"],["variable","wire"]],["returnStack",[[16,2],[16,46]],[[16,31],[16,42]],["stack"],["variable","reg"]],["stackOffset",[[17,2],[17,42]],[[17,31],[17,42]],["stack"],["variable","reg"]],["previousStackOffset",[[18,2],[18,50]],[[18,31],[18,50]],["stack"],["variable","reg"]],["returnV",[[19,2],[19,37]],[[19,30],[19,37]],["stack"],["variable","wire"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/memory.sv",[[[[[["MEMORY",[[3,0],[3,32]],[[3,7],[3,13]],[],["module"]],[22,11]],[[["pc",[[5,10],[5,29]],[[5,27],[5,29]],["MEMORY"],["port"]],["instruction",[[3,19],[3,30]],[[3,19],[3,30]],["MEMORY"],["port","pc"]],["instruction",[[6,11],[6,52]],[[6,41],[6,52]],["MEMORY"],["port","reg"]],["memory",[[10,6],[10,50]],[[10,37],[10,43]],["MEMORY"],["variable","reg"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[null,[],null,null,[["/home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[null,[],null,null,[["/home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[0,0],[0,0]],[[0,0],[0,0]],["source.systemverilog"],["includefile"]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/pcs/pc1.sv",[[[[[["pc",[[0,1],[8,2]],[[0,8],[0,10]],[],["module"]],[30,9]],[[["INSTR_ADDR_SIZE",[[1,4],[1,33]],[[1,14],[1,29]],["pc"],["parameter-port","parameter"]],["CLK",[[17,10],[17,13]],[[17,10],[17,13]],["pc"],["port"]],["jump_code",[[4,3],[4,12]],[[4,3],[4,12]],["pc"],["port","CLK"]],["jump_address",[[5,3],[5,15]],[[5,3],[5,15]],["pc"],["port","jump_code"]],["return_address",[[19,46],[19,62]],[[19,48],[19,62]],["pc"],["port","jump_address"]],["instruction_address",[[7,3],[7,22]],[[7,3],[7,22]],["pc"],["port","return_address"]],["RESET",[[11,4],[11,14]],[[11,4],[11,9]],["pc"],["enum_member","#AnonymousEnum1"]],["JUMP",[[12,4],[12,13]],[[12,4],[12,8]],["pc"],["enum_member","#AnonymousEnum1"]],["RET",[[13,4],[13,12]],[[13,4],[13,7]],["pc"],["enum_member","#AnonymousEnum1"]],["DEFAULT",[[14,4],[14,18]],[[14,4],[14,11]],["pc"],["enum_member","#AnonymousEnum1"]],["opCodes",[[10,3],[15,13]],[[15,6],[15,13]],["pc"],["variable","#AnonymousEnum1"]],["jump_code",[[18,10],[18,25]],[[18,16],[18,25]],["pc"],["port"]],["jump_address",[[19,10],[19,46]],[[19,34],[19,46]],["pc"],["port"]],["instruction_address",[[20,11],[20,58]],[[20,39],[20,58]],["pc"],["port","reg"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/pcs/pc2.sv",[[[[[["pc",[[0,0],[12,2]],[[0,7],[0,9]],[],["module"]],[31,9]],[[["INSTR_ADDR_SIZE",[[1,4],[1,33]],[[1,14],[1,29]],["pc"],["parameter-port","parameter"]],["CLK",[[13,10],[13,13]],[[13,10],[13,13]],["pc"],["port"]],["RST",[[13,13],[13,18]],[[13,15],[13,18]],["pc"],["port","CLK"]],["JMP",[[13,18],[13,23]],[[13,20],[13,23]],["pc"],["port","RST"]],["RET",[[13,23],[13,28]],[[13,25],[13,28]],["pc"],["port","JMP"]],["JMP_ADDR",[[8,4],[8,12]],[[8,4],[8,12]],["pc"],["port","RET"]],["RET_ADDR",[[14,42],[14,52]],[[14,44],[14,52]],["pc"],["port","JMP_ADDR"]],["INSTR_ADDR",[[11,4],[11,14]],[[11,4],[11,14]],["pc"],["port","RET_ADDR"]],["JMP_ADDR",[[14,10],[14,42]],[[14,34],[14,42]],["pc"],["port"]],["INSTR_ADDR",[[15,11],[15,49]],[[15,39],[15,49]],["pc"],["port","reg"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/pcs/pc3.sv",[[[[[["PC",[[4,0],[8,8]],[[4,7],[4,9]],[],["module"]],[73,12]],[[["clock",[[13,8],[13,13]],[[13,8],[13,13]],["PC"],["port"]],["resetCode",[[5,4],[5,13]],[[5,4],[5,13]],["PC"],["port","clock"]],["instructionValue",[[6,4],[6,20]],[[6,4],[6,20]],["PC"],["port","resetCode"]],["registerValue",[[7,4],[7,17]],[[7,4],[7,17]],["PC"],["port","instructionValue"]],["pc",[[8,4],[8,6]],[[8,4],[8,6]],["PC"],["port","registerValue"]],["resetCode",[[14,8],[14,46]],[[14,37],[14,46]],["PC"],["port","wire"]],["instructionValue",[[15,8],[15,57]],[[15,41],[15,57]],["PC"],["port","wire"]],["registerValue",[[16,8],[16,57]],[[16,44],[16,57]],["PC"],["port","wire"]],["pc",[[17,9],[17,43]],[[17,41],[17,43]],["PC"],["port","reg"]],["pcPlusOne",[[18,2],[18,50]],[[18,41],[18,50]],["PC"],["variable","wire"]],["returnStack",[[21,2],[21,44]],[[21,29],[21,40]],["PC"],["variable","reg"]],["stackOffset",[[22,2],[22,32]],[[22,21],[22,32]],["PC"],["variable","reg"]],["previousStackOffset",[[23,2],[23,47]],[[23,28],[23,47]],["PC"],["variable","reg"]],["returnV",[[24,2],[24,37]],[[24,30],[24,37]],["PC"],["variable","wire"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/stack.sv",[[[[[["stack",[[1,0],[1,68]],[[1,7],[1,12]],[],["module"]],[36,9]],[[["clock",[[8,8],[8,13]],[[8,8],[8,13]],["stack"],["port"]],["resetCode",[[1,20],[1,29]],[[1,20],[1,29]],["stack"],["port","clock"]],["pc",[[1,31],[1,33]],[[1,31],[1,33]],["stack"],["port","resetCode"]],["instructionValue",[[1,35],[1,51]],[[1,35],[1,51]],["stack"],["port","pc"]],["registerValue",[[1,53],[1,66]],[[1,53],[1,66]],["stack"],["port","instructionValue"]],["INSTRUCTION_WIDTH",[[2,2],[2,35]],[[2,12],[2,29]],["stack"],["parameter"]],["VALUE_WIDTH",[[3,2],[3,28]],[[3,12],[3,23]],["stack"],["parameter"]],["OPCODE_WIDTH",[[4,2],[4,29]],[[4,12],[4,24]],["stack"],["parameter"]],["REGISTER_WIDTH",[[5,4],[5,33]],[[5,14],[5,28]],["stack"],["parameter"]],["PC_WIDTH",[[6,2],[6,25]],[[6,12],[6,20]],["stack"],["parameter"]],["resetCode",[[9,8],[9,50]],[[9,41],[9,50]],["stack"],["port","wire"]],["instructionValue",[[10,8],[10,57]],[[10,41],[10,57]],["stack"],["port","wire"]],["registerValue",[[11,8],[11,54]],[[11,41],[11,54]],["stack"],["port","wire"]],["pc",[[12,9],[12,43]],[[12,41],[12,43]],["stack"],["port","reg"]],["pcPlusOne",[[13,2],[13,50]],[[13,41],[13,50]],["stack"],["variable","wire"]],["returnStack",[[16,2],[16,46]],[[16,31],[16,42]],["stack"],["variable","reg"]],["stackOffset",[[17,2],[17,42]],[[17,31],[17,42]],["stack"],["variable","reg"]],["previousStackOffset",[[18,2],[18,50]],[[18,31],[18,50]],["stack"],["variable","reg"]],["returnV",[[19,2],[19,37]],[[19,30],[19,37]],["stack"],["variable","wire"]]]]]]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/tb.sv",[[[[[["MEMORY",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[3,0],[3,32]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[3,7],[3,13]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[1,0]]],[[["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[6,10],[6,31]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[6,29],[6,31]]],["MEMORY"],["port"]],["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[3,19],[3,30]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[3,19],[3,30]]],["MEMORY"],["port","pc"]],["INSTRUCTION_WIDTH",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[4,4],[4,37]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[4,14],[4,31]]],["MEMORY"],["parameter"]],["PC_WIDTH",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[5,4],[5,27]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[5,14],[5,22]]],["MEMORY"],["parameter"]],["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[7,11],[7,54]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[7,43],[7,54]]],["MEMORY"],["port","reg"]],["memory",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[11,6],[11,51]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[11,37],[11,43]]],["MEMORY"],["variable","reg"]]]]],[[["PC",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[4,0],[8,8]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[4,7],[4,9]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[1,0]]],[[["clock",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[13,8],[13,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[13,8],[13,13]]],["PC"],["port"]],["resetCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[5,4],[5,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[5,4],[5,13]]],["PC"],["port","clock"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[6,4],[6,20]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[6,4],[6,20]]],["PC"],["port","resetCode"]],["registerValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[7,4],[7,17]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[7,4],[7,17]]],["PC"],["port","instructionValue"]],["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[8,4],[8,6]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[8,4],[8,6]]],["PC"],["port","registerValue"]],["resetCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[14,8],[14,46]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[14,37],[14,46]]],["PC"],["port","wire"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[15,8],[15,57]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[15,41],[15,57]]],["PC"],["port","wire"]],["registerValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[16,8],[16,57]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[16,44],[16,57]]],["PC"],["port","wire"]],["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[17,9],[17,43]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[17,41],[17,43]]],["PC"],["port","reg"]],["pcPlusOne",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[18,2],[18,50]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[18,41],[18,50]]],["PC"],["variable","wire"]],["returnStack",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[21,2],[21,44]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[21,29],[21,40]]],["PC"],["variable","reg"]],["stackOffset",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[22,2],[22,32]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[22,21],[22,32]]],["PC"],["variable","reg"]],["previousStackOffset",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[23,2],[23,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[23,28],[23,47]]],["PC"],["variable","reg"]],["returnV",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[24,2],[24,37]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[24,30],[24,37]]],["PC"],["variable","wire"]]]]],[[["Parser",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[2,0],[14,20]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[2,7],[2,13]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[1,21]]],[[["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[2,15],[2,26]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[2,15],[2,26]]],["Parser"],["port"]],["opCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[3,2],[3,8]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[3,2],[3,8]]],["Parser"],["port","instruction"]],["address1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[4,2],[4,12]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[4,2],[4,12]]],["Parser"],["port","opCode"]],["address2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[5,2],[5,12]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[5,2],[5,12]]],["Parser"],["port","address1In"]],["addressOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[6,2],[6,12]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[6,2],[6,12]]],["Parser"],["port","address2In"]],["address1Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[7,2],[7,14]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[7,2],[7,14]]],["Parser"],["port","addressOut"]],["address2Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[8,2],[8,14]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[8,2],[8,14]]],["Parser"],["port","address1Type"]],["outType",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[9,2],[9,9]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[9,2],[9,9]]],["Parser"],["port","address2Type"]],["register1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[10,2],[10,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[10,2],[10,13]]],["Parser"],["port","outType"]],["register2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[11,2],[11,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[11,2],[11,13]]],["Parser"],["port","register1In"]],["registerOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[12,2],[12,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[12,2],[12,13]]],["Parser"],["port","register2In"]],["registerHasAddress",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[13,9],[13,27]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[13,9],[13,27]]],["Parser"],["port","registerOut"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[14,2],[14,18]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[14,2],[14,18]]],["Parser"],["port","registerHasAddress"]],["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[17,9],[17,56]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[17,45],[17,56]]],["Parser"],["port","wire"]],["opCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[18,10],[18,52]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[18,46],[18,52]]],["Parser"],["port","wire"]],["address1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[19,10],[19,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[19,30],[19,40]]],["Parser"],["port","wire"]],["address2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[20,10],[20,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[20,30],[20,40]]],["Parser"],["port","wire"]],["addressOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[21,10],[21,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[21,30],[21,40]]],["Parser"],["port","wire"]],["address1Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[23,10],[23,42]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[23,30],[23,42]]],["Parser"],["port","wire"]],["address2Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[24,10],[24,42]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[24,30],[24,42]]],["Parser"],["port","wire"]],["outType",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[25,10],[25,37]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[25,30],[25,37]]],["Parser"],["port","wire"]],["register1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[27,10],[27,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[27,36],[27,47]]],["Parser"],["port","wire"]],["register2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[28,10],[28,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[28,36],[28,47]]],["Parser"],["port","wire"]],["registerOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[29,10],[29,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[29,36],[29,47]]],["Parser"],["port","wire"]],["registerHasAddress",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[30,10],[30,54]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[30,36],[30,54]]],["Parser"],["port","wire"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[32,10],[32,54]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[32,38],[32,54]]],["Parser"],["port","wire"]]]]],[[["ALU",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[2,0],[8,22]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[2,7],[2,10]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[12,43]]],[[["opCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[10,10],[10,36]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[10,30],[10,36]]],["ALU"],["port"]],["register1Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[4,11],[4,25]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[4,11],[4,25]]],["ALU"],["port","opCode"]],["register2Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[5,11],[5,25]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[5,11],[5,25]]],["ALU"],["port","register1Value"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[6,4],[6,20]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[6,4],[6,20]]],["ALU"],["port","register2Value"]],["switch",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[7,4],[7,10]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[7,4],[7,10]]],["ALU"],["port","instructionValue"]],["aluResult",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[8,11],[8,20]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[8,11],[8,20]]],["ALU"],["port","switch"]],["register1Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[11,10],[11,46]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[11,32],[11,46]]],["ALU"],["port"]],["register2Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[12,10],[12,46]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[12,32],[12,46]]],["ALU"],["port"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[13,10],[13,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[13,32],[13,48]]],["ALU"],["port"]],["switch",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[14,11],[14,17]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[14,11],[14,17]]],["ALU"],["port"]],["aluResult",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[15,10],[15,45]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[15,36],[15,45]]],["ALU"],["port","reg"]]]]],[[["CPU",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[21,0],[26,2]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[21,7],[21,10]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[6,2]]],[[["clock",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[21,11],[21,16]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[21,11],[21,16]]],["CPU"],["port"]],["isReset",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[22,4],[22,11]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[22,4],[22,11]]],["CPU"],["port","clock"]],["switch",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[23,4],[23,10]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[23,4],[23,10]]],["CPU"],["port","isReset"]],["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[24,4],[24,6]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[24,4],[24,6]]],["CPU"],["port","switch"]],["register1Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[25,4],[25,18]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[25,4],[25,18]]],["CPU"],["port","pc"]],["clock",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[33,10],[33,36]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[33,31],[33,36]]],["CPU"],["port","wire"]],["isReset",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[34,10],[34,38]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[34,31],[34,38]]],["CPU"],["port","wire"]],["switch",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[35,10],[35,30]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[35,24],[35,30]]],["CPU"],["port","wire"]],["register1Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[36,10],[36,53]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[36,39],[36,53]]],["CPU"],["port","wire"]],["register2Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[37,3],[37,53]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[37,39],[37,53]]],["CPU"],["variable","wire"]],["aluResult",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[38,3],[38,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[38,39],[38,48]]],["CPU"],["variable","wire"]],["registers",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[39,3],[39,65]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[39,31],[39,40]]],["CPU"],["variable","reg"]],["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[42,10],[42,41]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[42,39],[42,41]]],["CPU"],["port","wire"]],["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[45,3],[45,50]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[45,39],[45,50]]],["CPU"],["variable","wire"]],["opCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[46,3],[46,45]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[46,39],[46,45]]],["CPU"],["variable","wire"]],["address1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[47,3],[47,33]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[47,23],[47,33]]],["CPU"],["variable","wire"]],["address2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[48,3],[48,33]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[48,23],[48,33]]],["CPU"],["variable","wire"]],["addressOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[49,3],[49,33]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[49,23],[49,33]]],["CPU"],["variable","wire"]],["address1Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[51,3],[51,35]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[51,23],[51,35]]],["CPU"],["variable","wire"]],["address2Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[52,3],[52,35]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[52,23],[52,35]]],["CPU"],["variable","wire"]],["outType",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[53,3],[53,30]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[53,23],[53,30]]],["CPU"],["variable","wire"]],["register1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[55,3],[55,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[55,29],[55,40]]],["CPU"],["variable","wire"]],["register2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[56,3],[56,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[56,29],[56,40]]],["CPU"],["variable","wire"]],["registerOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[57,3],[57,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[57,29],[57,40]]],["CPU"],["variable","wire"]],["registerHasAddress",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[58,3],[58,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[58,29],[58,47]]],["CPU"],["variable","wire"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[60,3],[60,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[60,31],[60,47]]],["CPU"],["variable","wire"]],["resetCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[64,2],[64,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[64,31],[64,40]]],["CPU"],["variable","wire"]],["realAddress1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[66,2],[66,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[66,34],[66,48]]],["CPU"],["variable","wire"]],["realAddress2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[67,2],[67,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[67,34],[67,48]]],["CPU"],["variable","wire"]],["realAddressOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[68,2],[68,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[68,34],[68,48]]],["CPU"],["variable","wire"]],["parser",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[84,2],[96,19]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[84,9],[84,15]]],["CPU"],["instance","Parser"]],["pcModule",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[102,3],[106,11]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[102,6],[102,14]]],["CPU"],["instance","PC"]],["memory",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[109,3],[110,32]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[109,10],[109,16]]],["CPU"],["instance","MEMORY"]],["alu",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[206,3],[212,34]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[206,7],[206,10]]],["CPU"],["instance","ALU"]],["isALU",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[216,0],[216,14]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[216,9],[216,14]]],["CPU"],["variable","reg"]],["reg1",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,18]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,14],[250,18]]],["CPU"],["variable","wire"]],["reg2",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,24]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,20],[250,24]]],["CPU"],["variable","reg1"]],["reg3",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,30]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,26],[250,30]]],["CPU"],["variable","reg2"]],["reg4",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,36]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,32],[250,36]]],["CPU"],["variable","reg3"]],["reg5",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,42]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,38],[250,42]]],["CPU"],["variable","reg4"]]]]],[[["top",[[5,0],[5,13]],[[5,7],[5,10]],[],["module"]],[42,9]],[[["clock",[[7,0],[7,9]],[[7,4],[7,9]],["top"],["variable","reg"]],["isReset",[[8,0],[8,11]],[[8,4],[8,11]],["top"],["variable","reg"]],["switch",[[9,0],[9,24]],[[9,18],[9,24]],["top"],["variable","reg"]],["register1Value",[[10,0],[10,45]],[[10,31],[10,45]],["top"],["variable","wire"]],["cpu",[[12,0],[17,1]],[[12,4],[12,7]],["top"],["instance","CPU"]]]]]],["/home/lukas/Documents/studia/PBL_contr_mod/cpu.sv"]],null,0]],["/home/lukas/Documents/studia/PBL_contr_mod/top.sv",[[[[[["MEMORY",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[3,0],[3,32]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[3,7],[3,13]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[1,0]]],[[["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[6,10],[6,31]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[6,29],[6,31]]],["MEMORY"],["port"]],["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[3,19],[3,30]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[3,19],[3,30]]],["MEMORY"],["port","pc"]],["INSTRUCTION_WIDTH",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[4,4],[4,37]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[4,14],[4,31]]],["MEMORY"],["parameter"]],["PC_WIDTH",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[5,4],[5,27]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[5,14],[5,22]]],["MEMORY"],["parameter"]],["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[7,11],[7,54]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[7,43],[7,54]]],["MEMORY"],["port","reg"]],["memory",["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[11,6],[11,51]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/lukas_work/memory.sv",[[11,37],[11,43]]],["MEMORY"],["variable","reg"]]]]],[[["PC",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[4,0],[8,8]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[4,7],[4,9]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[1,0]]],[[["clock",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[13,8],[13,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[13,8],[13,13]]],["PC"],["port"]],["resetCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[5,4],[5,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[5,4],[5,13]]],["PC"],["port","clock"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[6,4],[6,20]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[6,4],[6,20]]],["PC"],["port","resetCode"]],["registerValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[7,4],[7,17]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[7,4],[7,17]]],["PC"],["port","instructionValue"]],["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[8,4],[8,6]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[8,4],[8,6]]],["PC"],["port","registerValue"]],["resetCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[14,8],[14,46]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[14,37],[14,46]]],["PC"],["port","wire"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[15,8],[15,57]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[15,41],[15,57]]],["PC"],["port","wire"]],["registerValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[16,8],[16,57]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[16,44],[16,57]]],["PC"],["port","wire"]],["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[17,9],[17,43]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[17,41],[17,43]]],["PC"],["port","reg"]],["pcPlusOne",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[18,2],[18,50]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[18,41],[18,50]]],["PC"],["variable","wire"]],["returnStack",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[21,2],[21,44]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[21,29],[21,40]]],["PC"],["variable","reg"]],["stackOffset",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[22,2],[22,32]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[22,21],[22,32]]],["PC"],["variable","reg"]],["previousStackOffset",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[23,2],[23,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[23,28],[23,47]]],["PC"],["variable","reg"]],["returnV",["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[24,2],[24,37]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/pc.sv",[[24,30],[24,37]]],["PC"],["variable","wire"]]]]],[[["Parser",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[2,0],[14,20]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[2,7],[2,13]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[1,21]]],[[["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[2,15],[2,26]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[2,15],[2,26]]],["Parser"],["port"]],["opCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[3,2],[3,8]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[3,2],[3,8]]],["Parser"],["port","instruction"]],["address1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[4,2],[4,12]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[4,2],[4,12]]],["Parser"],["port","opCode"]],["address2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[5,2],[5,12]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[5,2],[5,12]]],["Parser"],["port","address1In"]],["addressOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[6,2],[6,12]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[6,2],[6,12]]],["Parser"],["port","address2In"]],["address1Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[7,2],[7,14]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[7,2],[7,14]]],["Parser"],["port","addressOut"]],["address2Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[8,2],[8,14]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[8,2],[8,14]]],["Parser"],["port","address1Type"]],["outType",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[9,2],[9,9]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[9,2],[9,9]]],["Parser"],["port","address2Type"]],["register1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[10,2],[10,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[10,2],[10,13]]],["Parser"],["port","outType"]],["register2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[11,2],[11,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[11,2],[11,13]]],["Parser"],["port","register1In"]],["registerOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[12,2],[12,13]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[12,2],[12,13]]],["Parser"],["port","register2In"]],["registerHasAddress",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[13,9],[13,27]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[13,9],[13,27]]],["Parser"],["port","registerOut"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[14,2],[14,18]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[14,2],[14,18]]],["Parser"],["port","registerHasAddress"]],["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[17,9],[17,56]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[17,45],[17,56]]],["Parser"],["port","wire"]],["opCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[18,10],[18,52]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[18,46],[18,52]]],["Parser"],["port","wire"]],["address1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[19,10],[19,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[19,30],[19,40]]],["Parser"],["port","wire"]],["address2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[20,10],[20,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[20,30],[20,40]]],["Parser"],["port","wire"]],["addressOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[21,10],[21,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[21,30],[21,40]]],["Parser"],["port","wire"]],["address1Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[23,10],[23,42]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[23,30],[23,42]]],["Parser"],["port","wire"]],["address2Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[24,10],[24,42]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[24,30],[24,42]]],["Parser"],["port","wire"]],["outType",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[25,10],[25,37]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[25,30],[25,37]]],["Parser"],["port","wire"]],["register1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[27,10],[27,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[27,36],[27,47]]],["Parser"],["port","wire"]],["register2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[28,10],[28,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[28,36],[28,47]]],["Parser"],["port","wire"]],["registerOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[29,10],[29,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[29,36],[29,47]]],["Parser"],["port","wire"]],["registerHasAddress",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[30,10],[30,54]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[30,36],[30,54]]],["Parser"],["port","wire"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[32,10],[32,54]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/parse.sv",[[32,38],[32,54]]],["Parser"],["port","wire"]]]]],[[["ALU",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[2,0],[8,22]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[2,7],[2,10]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[12,43]]],[[["opCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[10,10],[10,36]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[10,30],[10,36]]],["ALU"],["port"]],["register1Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[4,11],[4,25]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[4,11],[4,25]]],["ALU"],["port","opCode"]],["register2Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[5,11],[5,25]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[5,11],[5,25]]],["ALU"],["port","register1Value"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[6,4],[6,20]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[6,4],[6,20]]],["ALU"],["port","register2Value"]],["switch",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[7,4],[7,10]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[7,4],[7,10]]],["ALU"],["port","instructionValue"]],["aluResult",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[8,11],[8,20]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[8,11],[8,20]]],["ALU"],["port","switch"]],["register1Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[11,10],[11,46]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[11,32],[11,46]]],["ALU"],["port"]],["register2Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[12,10],[12,46]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[12,32],[12,46]]],["ALU"],["port"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[13,10],[13,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[13,32],[13,48]]],["ALU"],["port"]],["switch",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[14,11],[14,17]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[14,11],[14,17]]],["ALU"],["port"]],["aluResult",["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[15,10],[15,45]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/alu.sv",[[15,36],[15,45]]],["ALU"],["port","reg"]]]]],[[["CPU",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[21,0],[26,2]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[21,7],[21,10]]],[],["module"]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[7,5]]],[[["clock",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[21,11],[21,16]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[21,11],[21,16]]],["CPU"],["port"]],["isReset",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[22,4],[22,11]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[22,4],[22,11]]],["CPU"],["port","clock"]],["switch",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[23,4],[23,10]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[23,4],[23,10]]],["CPU"],["port","isReset"]],["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[24,4],[24,6]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[24,4],[24,6]]],["CPU"],["port","switch"]],["register1Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[25,4],[25,18]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[25,4],[25,18]]],["CPU"],["port","pc"]],["clock",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[33,10],[33,36]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[33,31],[33,36]]],["CPU"],["port","wire"]],["isReset",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[34,10],[34,38]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[34,31],[34,38]]],["CPU"],["port","wire"]],["switch",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[35,10],[35,30]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[35,24],[35,30]]],["CPU"],["port","wire"]],["register1Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[36,10],[36,53]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[36,39],[36,53]]],["CPU"],["port","wire"]],["register2Value",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[37,3],[37,53]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[37,39],[37,53]]],["CPU"],["variable","wire"]],["aluResult",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[38,3],[38,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[38,39],[38,48]]],["CPU"],["variable","wire"]],["registers",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[39,3],[39,65]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[39,31],[39,40]]],["CPU"],["variable","reg"]],["pc",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[42,10],[42,41]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[42,39],[42,41]]],["CPU"],["port","wire"]],["instruction",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[45,3],[45,50]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[45,39],[45,50]]],["CPU"],["variable","wire"]],["opCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[46,3],[46,45]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[46,39],[46,45]]],["CPU"],["variable","wire"]],["address1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[47,3],[47,33]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[47,23],[47,33]]],["CPU"],["variable","wire"]],["address2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[48,3],[48,33]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[48,23],[48,33]]],["CPU"],["variable","wire"]],["addressOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[49,3],[49,33]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[49,23],[49,33]]],["CPU"],["variable","wire"]],["address1Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[51,3],[51,35]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[51,23],[51,35]]],["CPU"],["variable","wire"]],["address2Type",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[52,3],[52,35]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[52,23],[52,35]]],["CPU"],["variable","wire"]],["outType",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[53,3],[53,30]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[53,23],[53,30]]],["CPU"],["variable","wire"]],["register1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[55,3],[55,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[55,29],[55,40]]],["CPU"],["variable","wire"]],["register2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[56,3],[56,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[56,29],[56,40]]],["CPU"],["variable","wire"]],["registerOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[57,3],[57,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[57,29],[57,40]]],["CPU"],["variable","wire"]],["registerHasAddress",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[58,3],[58,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[58,29],[58,47]]],["CPU"],["variable","wire"]],["instructionValue",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[60,3],[60,47]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[60,31],[60,47]]],["CPU"],["variable","wire"]],["resetCode",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[64,2],[64,40]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[64,31],[64,40]]],["CPU"],["variable","wire"]],["realAddress1In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[66,2],[66,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[66,34],[66,48]]],["CPU"],["variable","wire"]],["realAddress2In",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[67,2],[67,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[67,34],[67,48]]],["CPU"],["variable","wire"]],["realAddressOut",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[68,2],[68,48]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[68,34],[68,48]]],["CPU"],["variable","wire"]],["parser",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[84,2],[96,19]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[84,9],[84,15]]],["CPU"],["instance","Parser"]],["pcModule",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[102,3],[106,11]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[102,6],[102,14]]],["CPU"],["instance","PC"]],["memory",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[109,3],[110,32]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[109,10],[109,16]]],["CPU"],["instance","MEMORY"]],["alu",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[206,3],[212,34]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[206,7],[206,10]]],["CPU"],["instance","ALU"]],["isALU",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[216,0],[216,14]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[216,9],[216,14]]],["CPU"],["variable","reg"]],["reg1",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,18]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,14],[250,18]]],["CPU"],["variable","wire"]],["reg2",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,24]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,20],[250,24]]],["CPU"],["variable","reg1"]],["reg3",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,30]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,26],[250,30]]],["CPU"],["variable","reg2"]],["reg4",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,36]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,32],[250,36]]],["CPU"],["variable","reg3"]],["reg5",["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,3],[250,42]]],["file:///home/lukas/Documents/studia/PBL_contr_mod/cpu.sv",[[250,38],[250,42]]],["CPU"],["variable","reg4"]]]]],[[["Top",[[7,0],[12,13]],[[7,7],[7,10]],[],["module"]],[43,9]],[[["clock",[[7,11],[7,16]],[[7,11],[7,16]],["Top"],["port"]],["isReset",[[8,11],[8,18]],[[8,11],[8,18]],["Top"],["port","clock"]],["switch",[[9,9],[9,15]],[[9,9],[9,15]],["Top"],["port","isReset"]],["outputValue",[[10,11],[10,22]],[[10,11],[10,22]],["Top"],["port","switch"]],["select",[[11,5],[11,11]],[[11,5],[11,11]],["Top"],["port","outputValue"]],["clock",[[17,6],[17,16]],[[17,11],[17,16]],["Top"],["port","wire"]],["isReset",[[18,6],[18,18]],[[18,11],[18,18]],["Top"],["port","wire"]],["switch",[[19,6],[19,24]],[[19,18],[19,24]],["Top"],["port","wire"]],["select",[[20,6],[20,23]],[[20,17],[20,23]],["Top"],["port","wire"]],["outputValue",[[21,7],[21,48]],[[21,37],[21,48]],["Top"],["port","wire"]],["register1Value",[[22,0],[22,51]],[[22,37],[22,51]],["Top"],["variable","wire"]],["opCode",[[23,0],[23,31]],[[23,25],[23,31]],["Top"],["variable","wire"]],["pc",[[25,0],[25,27]],[[25,25],[25,27]],["Top"],["variable","wire"]],["cpu",[[34,0],[41,1]],[[34,4],[34,7]],["Top"],["instance","CPU"]]]]]],["/home/lukas/Documents/studia/PBL_contr_mod/cpu.sv"]],null,0]]]}