Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Mar  1 23:25:23 2024
| Host         : DESKTOP-448FFAI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file rca_test_timing_summary_routed.rpt -pb rca_test_timing_summary_routed.pb -rpx rca_test_timing_summary_routed.rpx -warn_on_violation
| Design       : rca_test
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (9)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   32          inf        0.000                      0                   32           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D42/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Oc[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.954ns  (logic 2.884ns (58.209%)  route 2.070ns (41.791%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  D42/q_reg/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  D42/q_reg/Q
                         net (fo=2, routed)           0.681     0.963    R6/Bc_3
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.155     1.118 r  R6/Oc_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.389     2.507    Oc_OBUF[3]
    T18                  OBUF (Prop_obuf_I_O)         2.447     4.954 r  Oc_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.954    Oc[3]
    T18                                                               r  Oc[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D42/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            C4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.940ns  (logic 2.873ns (58.152%)  route 2.067ns (41.848%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  D42/q_reg/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  D42/q_reg/Q
                         net (fo=2, routed)           0.678     0.960    F3/Bc_3
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.155     1.115 r  F3/Co/O
                         net (fo=1, routed)           1.389     2.504    C4_OBUF
    U20                  OBUF (Prop_obuf_I_O)         2.436     4.940 r  C4_OBUF_inst/O
                         net (fo=0)                   0.000     4.940    C4
    U20                                                               r  C4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D33/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Oc[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.127ns  (logic 2.826ns (68.485%)  route 1.301ns (31.515%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y5           FDRE                         0.000     0.000 r  D33/q_reg/C
    SLICE_X2Y5           FDRE (Prop_fdre_C_Q)         0.282     0.282 r  D33/q_reg/Q
                         net (fo=1, routed)           1.301     1.583    Oc_OBUF[0]
    N17                  OBUF (Prop_obuf_I_O)         2.544     4.127 r  Oc_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.127    Oc[0]
    N17                                                               r  Oc[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R7/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Oc[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.113ns  (logic 2.710ns (65.899%)  route 1.402ns (34.101%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  R7/q_reg/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  R7/q_reg/Q
                         net (fo=1, routed)           1.402     1.671    Oc_OBUF[2]
    T19                  OBUF (Prop_obuf_I_O)         2.441     4.113 r  Oc_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.113    Oc[2]
    T19                                                               r  Oc[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D23/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            Oc[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.981ns  (logic 2.695ns (67.705%)  route 1.286ns (32.295%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  D23/q_reg/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.269     0.269 r  D23/q_reg/Q
                         net (fo=1, routed)           1.286     1.555    Oc_OBUF[1]
    P16                  OBUF (Prop_obuf_I_O)         2.426     3.981 r  Oc_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.981    Oc[1]
    P16                                                               r  Oc[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[1]
                            (input port)
  Destination:            D21/data_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.709ns  (logic 0.819ns (47.911%)  route 0.890ns (52.089%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  a[1] (IN)
                         net (fo=0)                   0.000     0.000    a[1]
    P18                  IBUF (Prop_ibuf_I_O)         0.819     0.819 r  a_IBUF[1]_inst/O
                         net (fo=1, routed)           0.890     1.709    D21/I1[0]
    SLICE_X0Y5           FDRE                                         r  D21/data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 b[2]
                            (input port)
  Destination:            D32/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.668ns  (logic 0.828ns (49.649%)  route 0.840ns (50.351%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  b[2] (IN)
                         net (fo=0)                   0.000     0.000    b[2]
    N18                  IBUF (Prop_ibuf_I_O)         0.828     0.828 r  b_IBUF[2]_inst/O
                         net (fo=1, routed)           0.840     1.668    D32/D[0]
    SLICE_X1Y7           FDRE                                         r  D32/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[3]
                            (input port)
  Destination:            D41/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.655ns  (logic 0.787ns (47.578%)  route 0.867ns (52.422%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  a[3] (IN)
                         net (fo=0)                   0.000     0.000    a[3]
    T17                  IBUF (Prop_ibuf_I_O)         0.787     0.787 r  a_IBUF[3]_inst/O
                         net (fo=1, routed)           0.867     1.655    D41/a_IBUF[0]
    SLICE_X0Y5           FDRE                                         r  D41/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 a[0]
                            (input port)
  Destination:            R1/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.584ns  (logic 0.802ns (50.619%)  route 0.782ns (49.381%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  a[0] (IN)
                         net (fo=0)                   0.000     0.000    a[0]
    U16                  IBUF (Prop_ibuf_I_O)         0.802     0.802 r  a_IBUF[0]_inst/O
                         net (fo=1, routed)           0.782     1.584    R1/I1[0]
    SLICE_X0Y4           FDRE                                         r  R1/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 C0
                            (input port)
  Destination:            R3/q_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.566ns  (logic 0.812ns (51.862%)  route 0.754ns (48.138%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 r  C0 (IN)
                         net (fo=0)                   0.000     0.000    C0
    R16                  IBUF (Prop_ibuf_I_O)         0.812     0.812 r  C0_IBUF_inst/O
                         net (fo=1, routed)           0.754     1.566    R3/C0_IBUF
    SLICE_X0Y7           FDRE                                         r  R3/q_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D42/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D42/data_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.091ns (47.698%)  route 0.100ns (52.302%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  D42/data_reg[0]/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.091     0.091 r  D42/data_reg[0]/Q
                         net (fo=1, routed)           0.100     0.191    D42/data_reg_n_0_[0]
    SLICE_X2Y5           SRL16E                                       r  D42/data_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D23/data_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D23/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.203ns  (logic 0.100ns (49.265%)  route 0.103ns (50.735%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y6           FDRE                         0.000     0.000 r  D23/data_reg/C
    SLICE_X0Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  D23/data_reg/Q
                         net (fo=1, routed)           0.103     0.203    D23/data_reg_n_0
    SLICE_X1Y7           FDRE                                         r  D23/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D32/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D32/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.100ns (48.969%)  route 0.104ns (51.031%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE                         0.000     0.000 r  D32/data_reg[1]/C
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  D32/data_reg[1]/Q
                         net (fo=1, routed)           0.104     0.204    D32/data_reg_n_0_[1]
    SLICE_X0Y7           FDRE                                         r  D32/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D32/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            R7/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.223ns  (logic 0.157ns (70.389%)  route 0.066ns (29.611%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  D32/q_reg/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.091     0.091 r  D32/q_reg/Q
                         net (fo=2, routed)           0.066     0.157    R5/O7
    SLICE_X0Y7           LUT3 (Prop_lut3_I2_O)        0.066     0.223 r  R5/q_i_1/O
                         net (fo=1, routed)           0.000     0.223    R7/O_2
    SLICE_X0Y7           FDRE                                         r  R7/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D22/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            D23/data_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.128ns (57.202%)  route 0.096ns (42.798%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y6           FDRE                         0.000     0.000 r  D22/q_reg/C
    SLICE_X1Y6           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  D22/q_reg/Q
                         net (fo=2, routed)           0.096     0.196    R4/O5
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.028     0.224 r  R4/data_i_1/O
                         net (fo=1, routed)           0.000     0.224    D23/I6
    SLICE_X0Y6           FDRE                                         r  D23/data_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D32/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            R6/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.224ns  (logic 0.157ns (70.075%)  route 0.067ns (29.925%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y7           FDRE                         0.000     0.000 r  D32/q_reg/C
    SLICE_X0Y7           FDRE (Prop_fdre_C_Q)         0.091     0.091 r  D32/q_reg/Q
                         net (fo=2, routed)           0.067     0.158    F2/O7
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.066     0.224 r  F2/Co/O
                         net (fo=1, routed)           0.000     0.224    R6/I4
    SLICE_X0Y7           FDRE                                         r  R6/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D21/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            R5/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.128ns (53.885%)  route 0.110ns (46.115%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  D21/q_reg/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  D21/q_reg/Q
                         net (fo=2, routed)           0.110     0.210    F1/q
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.028     0.238 r  F1/Co/O
                         net (fo=1, routed)           0.000     0.238    R5/I3
    SLICE_X0Y6           FDRE                                         r  R5/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 R1/q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            R4/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.128ns (52.538%)  route 0.116ns (47.462%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  R1/q_reg/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  R1/q_reg/Q
                         net (fo=2, routed)           0.116     0.216    F0/a
    SLICE_X0Y6           LUT3 (Prop_lut3_I2_O)        0.028     0.244 r  F0/Co__0/O
                         net (fo=1, routed)           0.000     0.244    R4/Co
    SLICE_X0Y6           FDRE                                         r  R4/q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D41/data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D41/data_reg[2]_srl2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.100ns (40.887%)  route 0.145ns (59.113%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y5           FDRE                         0.000     0.000 r  D41/data_reg[0]/C
    SLICE_X0Y5           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  D41/data_reg[0]/Q
                         net (fo=1, routed)           0.145     0.245    D41/data_reg_n_0_[0]
    SLICE_X2Y5           SRL16E                                       r  D41/data_reg[2]_srl2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D31/data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            D31/q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.100ns (39.470%)  route 0.153ns (60.530%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE                         0.000     0.000 r  D31/data_reg[1]/C
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  D31/data_reg[1]/Q
                         net (fo=1, routed)           0.153     0.253    D31/data_reg_n_0_[1]
    SLICE_X1Y7           FDRE                                         r  D31/q_reg/D
  -------------------------------------------------------------------    -------------------





