
stm32l4_probe.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00011f64  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000172c  080120f8  080120f8  000220f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013824  08013824  000303d0  2**0
                  CONTENTS
  4 .ARM          00000008  08013824  08013824  00023824  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801382c  0801382c  000303d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801382c  0801382c  0002382c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08013830  08013830  00023830  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003d0  20000000  08013834  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002a08  200003d0  08013c04  000303d0  2**3
                  ALLOC
 10 ._user_heap_stack 00001000  20002dd8  08013c04  00032dd8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000303d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001e7ff  00000000  00000000  00030400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003921  00000000  00000000  0004ebff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a68  00000000  00000000  00052520  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001960  00000000  00000000  00053f88  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b2bd  00000000  00000000  000558e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f5dd  00000000  00000000  00080ba5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102220  00000000  00000000  000a0182  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  001a23a2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00008720  00000000  00000000  001a23f4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003d0 	.word	0x200003d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080120dc 	.word	0x080120dc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003d4 	.word	0x200003d4
 80001cc:	080120dc 	.word	0x080120dc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_ldivmod>:
 8000c88:	b97b      	cbnz	r3, 8000caa <__aeabi_ldivmod+0x22>
 8000c8a:	b972      	cbnz	r2, 8000caa <__aeabi_ldivmod+0x22>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bfbe      	ittt	lt
 8000c90:	2000      	movlt	r0, #0
 8000c92:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 8000c96:	e006      	blt.n	8000ca6 <__aeabi_ldivmod+0x1e>
 8000c98:	bf08      	it	eq
 8000c9a:	2800      	cmpeq	r0, #0
 8000c9c:	bf1c      	itt	ne
 8000c9e:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000ca2:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000ca6:	f000 b9f5 	b.w	8001094 <__aeabi_idiv0>
 8000caa:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cae:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	db09      	blt.n	8000cca <__aeabi_ldivmod+0x42>
 8000cb6:	2b00      	cmp	r3, #0
 8000cb8:	db1a      	blt.n	8000cf0 <__aeabi_ldivmod+0x68>
 8000cba:	f000 f883 	bl	8000dc4 <__udivmoddi4>
 8000cbe:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc6:	b004      	add	sp, #16
 8000cc8:	4770      	bx	lr
 8000cca:	4240      	negs	r0, r0
 8000ccc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	db1b      	blt.n	8000d0c <__aeabi_ldivmod+0x84>
 8000cd4:	f000 f876 	bl	8000dc4 <__udivmoddi4>
 8000cd8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cdc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ce0:	b004      	add	sp, #16
 8000ce2:	4240      	negs	r0, r0
 8000ce4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce8:	4252      	negs	r2, r2
 8000cea:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cee:	4770      	bx	lr
 8000cf0:	4252      	negs	r2, r2
 8000cf2:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000cf6:	f000 f865 	bl	8000dc4 <__udivmoddi4>
 8000cfa:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cfe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d02:	b004      	add	sp, #16
 8000d04:	4240      	negs	r0, r0
 8000d06:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d0a:	4770      	bx	lr
 8000d0c:	4252      	negs	r2, r2
 8000d0e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d12:	f000 f857 	bl	8000dc4 <__udivmoddi4>
 8000d16:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d1a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d1e:	b004      	add	sp, #16
 8000d20:	4252      	negs	r2, r2
 8000d22:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_uldivmod>:
 8000d28:	b953      	cbnz	r3, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2a:	b94a      	cbnz	r2, 8000d40 <__aeabi_uldivmod+0x18>
 8000d2c:	2900      	cmp	r1, #0
 8000d2e:	bf08      	it	eq
 8000d30:	2800      	cmpeq	r0, #0
 8000d32:	bf1c      	itt	ne
 8000d34:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d38:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d3c:	f000 b9aa 	b.w	8001094 <__aeabi_idiv0>
 8000d40:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d44:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d48:	f000 f83c 	bl	8000dc4 <__udivmoddi4>
 8000d4c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d50:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d54:	b004      	add	sp, #16
 8000d56:	4770      	bx	lr

08000d58 <__aeabi_d2lz>:
 8000d58:	b538      	push	{r3, r4, r5, lr}
 8000d5a:	2200      	movs	r2, #0
 8000d5c:	2300      	movs	r3, #0
 8000d5e:	4604      	mov	r4, r0
 8000d60:	460d      	mov	r5, r1
 8000d62:	f7ff febb 	bl	8000adc <__aeabi_dcmplt>
 8000d66:	b928      	cbnz	r0, 8000d74 <__aeabi_d2lz+0x1c>
 8000d68:	4620      	mov	r0, r4
 8000d6a:	4629      	mov	r1, r5
 8000d6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d70:	f000 b80a 	b.w	8000d88 <__aeabi_d2ulz>
 8000d74:	4620      	mov	r0, r4
 8000d76:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d7a:	f000 f805 	bl	8000d88 <__aeabi_d2ulz>
 8000d7e:	4240      	negs	r0, r0
 8000d80:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d84:	bd38      	pop	{r3, r4, r5, pc}
 8000d86:	bf00      	nop

08000d88 <__aeabi_d2ulz>:
 8000d88:	b5d0      	push	{r4, r6, r7, lr}
 8000d8a:	4b0c      	ldr	r3, [pc, #48]	; (8000dbc <__aeabi_d2ulz+0x34>)
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	4606      	mov	r6, r0
 8000d90:	460f      	mov	r7, r1
 8000d92:	f7ff fc31 	bl	80005f8 <__aeabi_dmul>
 8000d96:	f7ff ff07 	bl	8000ba8 <__aeabi_d2uiz>
 8000d9a:	4604      	mov	r4, r0
 8000d9c:	f7ff fbb2 	bl	8000504 <__aeabi_ui2d>
 8000da0:	4b07      	ldr	r3, [pc, #28]	; (8000dc0 <__aeabi_d2ulz+0x38>)
 8000da2:	2200      	movs	r2, #0
 8000da4:	f7ff fc28 	bl	80005f8 <__aeabi_dmul>
 8000da8:	4602      	mov	r2, r0
 8000daa:	460b      	mov	r3, r1
 8000dac:	4630      	mov	r0, r6
 8000dae:	4639      	mov	r1, r7
 8000db0:	f7ff fa6a 	bl	8000288 <__aeabi_dsub>
 8000db4:	f7ff fef8 	bl	8000ba8 <__aeabi_d2uiz>
 8000db8:	4621      	mov	r1, r4
 8000dba:	bdd0      	pop	{r4, r6, r7, pc}
 8000dbc:	3df00000 	.word	0x3df00000
 8000dc0:	41f00000 	.word	0x41f00000

08000dc4 <__udivmoddi4>:
 8000dc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000dc8:	9d08      	ldr	r5, [sp, #32]
 8000dca:	4604      	mov	r4, r0
 8000dcc:	468e      	mov	lr, r1
 8000dce:	2b00      	cmp	r3, #0
 8000dd0:	d14d      	bne.n	8000e6e <__udivmoddi4+0xaa>
 8000dd2:	428a      	cmp	r2, r1
 8000dd4:	4694      	mov	ip, r2
 8000dd6:	d969      	bls.n	8000eac <__udivmoddi4+0xe8>
 8000dd8:	fab2 f282 	clz	r2, r2
 8000ddc:	b152      	cbz	r2, 8000df4 <__udivmoddi4+0x30>
 8000dde:	fa01 f302 	lsl.w	r3, r1, r2
 8000de2:	f1c2 0120 	rsb	r1, r2, #32
 8000de6:	fa20 f101 	lsr.w	r1, r0, r1
 8000dea:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dee:	ea41 0e03 	orr.w	lr, r1, r3
 8000df2:	4094      	lsls	r4, r2
 8000df4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000df8:	0c21      	lsrs	r1, r4, #16
 8000dfa:	fbbe f6f8 	udiv	r6, lr, r8
 8000dfe:	fa1f f78c 	uxth.w	r7, ip
 8000e02:	fb08 e316 	mls	r3, r8, r6, lr
 8000e06:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000e0a:	fb06 f107 	mul.w	r1, r6, r7
 8000e0e:	4299      	cmp	r1, r3
 8000e10:	d90a      	bls.n	8000e28 <__udivmoddi4+0x64>
 8000e12:	eb1c 0303 	adds.w	r3, ip, r3
 8000e16:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000e1a:	f080 811f 	bcs.w	800105c <__udivmoddi4+0x298>
 8000e1e:	4299      	cmp	r1, r3
 8000e20:	f240 811c 	bls.w	800105c <__udivmoddi4+0x298>
 8000e24:	3e02      	subs	r6, #2
 8000e26:	4463      	add	r3, ip
 8000e28:	1a5b      	subs	r3, r3, r1
 8000e2a:	b2a4      	uxth	r4, r4
 8000e2c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e30:	fb08 3310 	mls	r3, r8, r0, r3
 8000e34:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e38:	fb00 f707 	mul.w	r7, r0, r7
 8000e3c:	42a7      	cmp	r7, r4
 8000e3e:	d90a      	bls.n	8000e56 <__udivmoddi4+0x92>
 8000e40:	eb1c 0404 	adds.w	r4, ip, r4
 8000e44:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e48:	f080 810a 	bcs.w	8001060 <__udivmoddi4+0x29c>
 8000e4c:	42a7      	cmp	r7, r4
 8000e4e:	f240 8107 	bls.w	8001060 <__udivmoddi4+0x29c>
 8000e52:	4464      	add	r4, ip
 8000e54:	3802      	subs	r0, #2
 8000e56:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000e5a:	1be4      	subs	r4, r4, r7
 8000e5c:	2600      	movs	r6, #0
 8000e5e:	b11d      	cbz	r5, 8000e68 <__udivmoddi4+0xa4>
 8000e60:	40d4      	lsrs	r4, r2
 8000e62:	2300      	movs	r3, #0
 8000e64:	e9c5 4300 	strd	r4, r3, [r5]
 8000e68:	4631      	mov	r1, r6
 8000e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e6e:	428b      	cmp	r3, r1
 8000e70:	d909      	bls.n	8000e86 <__udivmoddi4+0xc2>
 8000e72:	2d00      	cmp	r5, #0
 8000e74:	f000 80ef 	beq.w	8001056 <__udivmoddi4+0x292>
 8000e78:	2600      	movs	r6, #0
 8000e7a:	e9c5 0100 	strd	r0, r1, [r5]
 8000e7e:	4630      	mov	r0, r6
 8000e80:	4631      	mov	r1, r6
 8000e82:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e86:	fab3 f683 	clz	r6, r3
 8000e8a:	2e00      	cmp	r6, #0
 8000e8c:	d14a      	bne.n	8000f24 <__udivmoddi4+0x160>
 8000e8e:	428b      	cmp	r3, r1
 8000e90:	d302      	bcc.n	8000e98 <__udivmoddi4+0xd4>
 8000e92:	4282      	cmp	r2, r0
 8000e94:	f200 80f9 	bhi.w	800108a <__udivmoddi4+0x2c6>
 8000e98:	1a84      	subs	r4, r0, r2
 8000e9a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e9e:	2001      	movs	r0, #1
 8000ea0:	469e      	mov	lr, r3
 8000ea2:	2d00      	cmp	r5, #0
 8000ea4:	d0e0      	beq.n	8000e68 <__udivmoddi4+0xa4>
 8000ea6:	e9c5 4e00 	strd	r4, lr, [r5]
 8000eaa:	e7dd      	b.n	8000e68 <__udivmoddi4+0xa4>
 8000eac:	b902      	cbnz	r2, 8000eb0 <__udivmoddi4+0xec>
 8000eae:	deff      	udf	#255	; 0xff
 8000eb0:	fab2 f282 	clz	r2, r2
 8000eb4:	2a00      	cmp	r2, #0
 8000eb6:	f040 8092 	bne.w	8000fde <__udivmoddi4+0x21a>
 8000eba:	eba1 010c 	sub.w	r1, r1, ip
 8000ebe:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ec2:	fa1f fe8c 	uxth.w	lr, ip
 8000ec6:	2601      	movs	r6, #1
 8000ec8:	0c20      	lsrs	r0, r4, #16
 8000eca:	fbb1 f3f7 	udiv	r3, r1, r7
 8000ece:	fb07 1113 	mls	r1, r7, r3, r1
 8000ed2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed6:	fb0e f003 	mul.w	r0, lr, r3
 8000eda:	4288      	cmp	r0, r1
 8000edc:	d908      	bls.n	8000ef0 <__udivmoddi4+0x12c>
 8000ede:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee2:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000ee6:	d202      	bcs.n	8000eee <__udivmoddi4+0x12a>
 8000ee8:	4288      	cmp	r0, r1
 8000eea:	f200 80cb 	bhi.w	8001084 <__udivmoddi4+0x2c0>
 8000eee:	4643      	mov	r3, r8
 8000ef0:	1a09      	subs	r1, r1, r0
 8000ef2:	b2a4      	uxth	r4, r4
 8000ef4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000ef8:	fb07 1110 	mls	r1, r7, r0, r1
 8000efc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000f00:	fb0e fe00 	mul.w	lr, lr, r0
 8000f04:	45a6      	cmp	lr, r4
 8000f06:	d908      	bls.n	8000f1a <__udivmoddi4+0x156>
 8000f08:	eb1c 0404 	adds.w	r4, ip, r4
 8000f0c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f10:	d202      	bcs.n	8000f18 <__udivmoddi4+0x154>
 8000f12:	45a6      	cmp	lr, r4
 8000f14:	f200 80bb 	bhi.w	800108e <__udivmoddi4+0x2ca>
 8000f18:	4608      	mov	r0, r1
 8000f1a:	eba4 040e 	sub.w	r4, r4, lr
 8000f1e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000f22:	e79c      	b.n	8000e5e <__udivmoddi4+0x9a>
 8000f24:	f1c6 0720 	rsb	r7, r6, #32
 8000f28:	40b3      	lsls	r3, r6
 8000f2a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000f2e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000f32:	fa20 f407 	lsr.w	r4, r0, r7
 8000f36:	fa01 f306 	lsl.w	r3, r1, r6
 8000f3a:	431c      	orrs	r4, r3
 8000f3c:	40f9      	lsrs	r1, r7
 8000f3e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000f42:	fa00 f306 	lsl.w	r3, r0, r6
 8000f46:	fbb1 f8f9 	udiv	r8, r1, r9
 8000f4a:	0c20      	lsrs	r0, r4, #16
 8000f4c:	fa1f fe8c 	uxth.w	lr, ip
 8000f50:	fb09 1118 	mls	r1, r9, r8, r1
 8000f54:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000f58:	fb08 f00e 	mul.w	r0, r8, lr
 8000f5c:	4288      	cmp	r0, r1
 8000f5e:	fa02 f206 	lsl.w	r2, r2, r6
 8000f62:	d90b      	bls.n	8000f7c <__udivmoddi4+0x1b8>
 8000f64:	eb1c 0101 	adds.w	r1, ip, r1
 8000f68:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000f6c:	f080 8088 	bcs.w	8001080 <__udivmoddi4+0x2bc>
 8000f70:	4288      	cmp	r0, r1
 8000f72:	f240 8085 	bls.w	8001080 <__udivmoddi4+0x2bc>
 8000f76:	f1a8 0802 	sub.w	r8, r8, #2
 8000f7a:	4461      	add	r1, ip
 8000f7c:	1a09      	subs	r1, r1, r0
 8000f7e:	b2a4      	uxth	r4, r4
 8000f80:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f84:	fb09 1110 	mls	r1, r9, r0, r1
 8000f88:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f8c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f90:	458e      	cmp	lr, r1
 8000f92:	d908      	bls.n	8000fa6 <__udivmoddi4+0x1e2>
 8000f94:	eb1c 0101 	adds.w	r1, ip, r1
 8000f98:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f9c:	d26c      	bcs.n	8001078 <__udivmoddi4+0x2b4>
 8000f9e:	458e      	cmp	lr, r1
 8000fa0:	d96a      	bls.n	8001078 <__udivmoddi4+0x2b4>
 8000fa2:	3802      	subs	r0, #2
 8000fa4:	4461      	add	r1, ip
 8000fa6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000faa:	fba0 9402 	umull	r9, r4, r0, r2
 8000fae:	eba1 010e 	sub.w	r1, r1, lr
 8000fb2:	42a1      	cmp	r1, r4
 8000fb4:	46c8      	mov	r8, r9
 8000fb6:	46a6      	mov	lr, r4
 8000fb8:	d356      	bcc.n	8001068 <__udivmoddi4+0x2a4>
 8000fba:	d053      	beq.n	8001064 <__udivmoddi4+0x2a0>
 8000fbc:	b15d      	cbz	r5, 8000fd6 <__udivmoddi4+0x212>
 8000fbe:	ebb3 0208 	subs.w	r2, r3, r8
 8000fc2:	eb61 010e 	sbc.w	r1, r1, lr
 8000fc6:	fa01 f707 	lsl.w	r7, r1, r7
 8000fca:	fa22 f306 	lsr.w	r3, r2, r6
 8000fce:	40f1      	lsrs	r1, r6
 8000fd0:	431f      	orrs	r7, r3
 8000fd2:	e9c5 7100 	strd	r7, r1, [r5]
 8000fd6:	2600      	movs	r6, #0
 8000fd8:	4631      	mov	r1, r6
 8000fda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fde:	f1c2 0320 	rsb	r3, r2, #32
 8000fe2:	40d8      	lsrs	r0, r3
 8000fe4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000fe8:	fa21 f303 	lsr.w	r3, r1, r3
 8000fec:	4091      	lsls	r1, r2
 8000fee:	4301      	orrs	r1, r0
 8000ff0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ff4:	fa1f fe8c 	uxth.w	lr, ip
 8000ff8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ffc:	fb07 3610 	mls	r6, r7, r0, r3
 8001000:	0c0b      	lsrs	r3, r1, #16
 8001002:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001006:	fb00 f60e 	mul.w	r6, r0, lr
 800100a:	429e      	cmp	r6, r3
 800100c:	fa04 f402 	lsl.w	r4, r4, r2
 8001010:	d908      	bls.n	8001024 <__udivmoddi4+0x260>
 8001012:	eb1c 0303 	adds.w	r3, ip, r3
 8001016:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800101a:	d22f      	bcs.n	800107c <__udivmoddi4+0x2b8>
 800101c:	429e      	cmp	r6, r3
 800101e:	d92d      	bls.n	800107c <__udivmoddi4+0x2b8>
 8001020:	3802      	subs	r0, #2
 8001022:	4463      	add	r3, ip
 8001024:	1b9b      	subs	r3, r3, r6
 8001026:	b289      	uxth	r1, r1
 8001028:	fbb3 f6f7 	udiv	r6, r3, r7
 800102c:	fb07 3316 	mls	r3, r7, r6, r3
 8001030:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001034:	fb06 f30e 	mul.w	r3, r6, lr
 8001038:	428b      	cmp	r3, r1
 800103a:	d908      	bls.n	800104e <__udivmoddi4+0x28a>
 800103c:	eb1c 0101 	adds.w	r1, ip, r1
 8001040:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8001044:	d216      	bcs.n	8001074 <__udivmoddi4+0x2b0>
 8001046:	428b      	cmp	r3, r1
 8001048:	d914      	bls.n	8001074 <__udivmoddi4+0x2b0>
 800104a:	3e02      	subs	r6, #2
 800104c:	4461      	add	r1, ip
 800104e:	1ac9      	subs	r1, r1, r3
 8001050:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001054:	e738      	b.n	8000ec8 <__udivmoddi4+0x104>
 8001056:	462e      	mov	r6, r5
 8001058:	4628      	mov	r0, r5
 800105a:	e705      	b.n	8000e68 <__udivmoddi4+0xa4>
 800105c:	4606      	mov	r6, r0
 800105e:	e6e3      	b.n	8000e28 <__udivmoddi4+0x64>
 8001060:	4618      	mov	r0, r3
 8001062:	e6f8      	b.n	8000e56 <__udivmoddi4+0x92>
 8001064:	454b      	cmp	r3, r9
 8001066:	d2a9      	bcs.n	8000fbc <__udivmoddi4+0x1f8>
 8001068:	ebb9 0802 	subs.w	r8, r9, r2
 800106c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8001070:	3801      	subs	r0, #1
 8001072:	e7a3      	b.n	8000fbc <__udivmoddi4+0x1f8>
 8001074:	4646      	mov	r6, r8
 8001076:	e7ea      	b.n	800104e <__udivmoddi4+0x28a>
 8001078:	4620      	mov	r0, r4
 800107a:	e794      	b.n	8000fa6 <__udivmoddi4+0x1e2>
 800107c:	4640      	mov	r0, r8
 800107e:	e7d1      	b.n	8001024 <__udivmoddi4+0x260>
 8001080:	46d0      	mov	r8, sl
 8001082:	e77b      	b.n	8000f7c <__udivmoddi4+0x1b8>
 8001084:	3b02      	subs	r3, #2
 8001086:	4461      	add	r1, ip
 8001088:	e732      	b.n	8000ef0 <__udivmoddi4+0x12c>
 800108a:	4630      	mov	r0, r6
 800108c:	e709      	b.n	8000ea2 <__udivmoddi4+0xde>
 800108e:	4464      	add	r4, ip
 8001090:	3802      	subs	r0, #2
 8001092:	e742      	b.n	8000f1a <__udivmoddi4+0x156>

08001094 <__aeabi_idiv0>:
 8001094:	4770      	bx	lr
 8001096:	bf00      	nop

08001098 <ST7565_Select>:
uint8_t lcdRdy = 1;

//------------------------------------------------------------------------------

inline static void ST7565_Select()
{
 8001098:	b480      	push	{r7}
 800109a:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_RESET);
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
 800109c:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010a0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80010a4:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = ( CS_Pin << 16 );
	#endif
	//-----------------------------------------------------
#endif
}
 80010a6:	bf00      	nop
 80010a8:	46bd      	mov	sp, r7
 80010aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ae:	4770      	bx	lr

080010b0 <ST7565_Unselect>:

//------------------------------------------------------------------------------

inline static void ST7565_Unselect()
{
 80010b0:	b480      	push	{r7}
 80010b2:	af00      	add	r7, sp, #0
#ifdef CS_PORT
	//--     HAL ------------------
	#ifdef ST7565_SPI_HAL
		//HAL_GPIO_WritePin(CS_GPIO_Port, CS_Pin, GPIO_PIN_SET);
		CS_GPIO_Port->BSRR = CS_Pin;
 80010b4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010b8:	2210      	movs	r2, #16
 80010ba:	619a      	str	r2, [r3, #24]
	#ifdef ST7565_SPI_CMSIS
		CS_GPIO_Port->BSRR = CS_Pin;
	#endif
	//-----------------------------------------------------
#endif
}
 80010bc:	bf00      	nop
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
	...

080010c8 <ST7565_Reset>:
	* @brief	 (  ):    
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Reset()
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	af00      	add	r7, sp, #0
	RES_GPIO_Port->BSRR = (RES_Pin << 16);//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_RESET );
 80010cc:	4b07      	ldr	r3, [pc, #28]	; (80010ec <ST7565_Reset+0x24>)
 80010ce:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80010d2:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80010d4:	2001      	movs	r0, #1
 80010d6:	f004 fe91 	bl	8005dfc <HAL_Delay>
	
	RES_GPIO_Port->BSRR = RES_Pin;//HAL_GPIO_WritePin(RES_GPIO_Port, RES_Pin, GPIO_PIN_SET );
 80010da:	4b04      	ldr	r3, [pc, #16]	; (80010ec <ST7565_Reset+0x24>)
 80010dc:	2204      	movs	r2, #4
 80010de:	619a      	str	r2, [r3, #24]
	HAL_Delay(1);
 80010e0:	2001      	movs	r0, #1
 80010e2:	f004 fe8b 	bl	8005dfc <HAL_Delay>
}
 80010e6:	bf00      	nop
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	48000c00 	.word	0x48000c00

080010f0 <ST7565_w_dats>:
//--------------------------------------------------------------------------------
#ifdef SET_NEW_PROC
inline static void ST7565_w_dats(uint8_t *Data, uint16_t len)
{
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b082      	sub	sp, #8
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	6078      	str	r0, [r7, #4]
 80010f8:	460b      	mov	r3, r1
 80010fa:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = DC_Pin;//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_SET);
 80010fc:	4b1d      	ldr	r3, [pc, #116]	; (8001174 <ST7565_w_dats+0x84>)
 80010fe:	2220      	movs	r2, #32
 8001100:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 8001102:	4b1d      	ldr	r3, [pc, #116]	; (8001178 <ST7565_w_dats+0x88>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d018      	beq.n	800113c <ST7565_w_dats+0x4c>
		lcdRdy = 0;
 800110a:	4b1c      	ldr	r3, [pc, #112]	; (800117c <ST7565_w_dats+0x8c>)
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Data, len) != HAL_OK) devError |= devLCD;
 8001110:	887b      	ldrh	r3, [r7, #2]
 8001112:	461a      	mov	r2, r3
 8001114:	6879      	ldr	r1, [r7, #4]
 8001116:	481a      	ldr	r0, [pc, #104]	; (8001180 <ST7565_w_dats+0x90>)
 8001118:	f009 fc70 	bl	800a9fc <HAL_SPI_Transmit_DMA>
 800111c:	4603      	mov	r3, r0
 800111e:	2b00      	cmp	r3, #0
 8001120:	d006      	beq.n	8001130 <ST7565_w_dats+0x40>
 8001122:	4b18      	ldr	r3, [pc, #96]	; (8001184 <ST7565_w_dats+0x94>)
 8001124:	881b      	ldrh	r3, [r3, #0]
 8001126:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800112a:	b29a      	uxth	r2, r3
 800112c:	4b15      	ldr	r3, [pc, #84]	; (8001184 <ST7565_w_dats+0x94>)
 800112e:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 8001130:	bf00      	nop
 8001132:	4b12      	ldr	r3, [pc, #72]	; (800117c <ST7565_w_dats+0x8c>)
 8001134:	781b      	ldrb	r3, [r3, #0]
 8001136:	2b00      	cmp	r3, #0
 8001138:	d0fb      	beq.n	8001132 <ST7565_w_dats+0x42>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 800113a:	e017      	b.n	800116c <ST7565_w_dats+0x7c>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Data, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 800113c:	887a      	ldrh	r2, [r7, #2]
 800113e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001142:	6879      	ldr	r1, [r7, #4]
 8001144:	480e      	ldr	r0, [pc, #56]	; (8001180 <ST7565_w_dats+0x90>)
 8001146:	f008 ffa8 	bl	800a09a <HAL_SPI_Transmit>
 800114a:	4603      	mov	r3, r0
 800114c:	2b00      	cmp	r3, #0
 800114e:	d006      	beq.n	800115e <ST7565_w_dats+0x6e>
 8001150:	4b0c      	ldr	r3, [pc, #48]	; (8001184 <ST7565_w_dats+0x94>)
 8001152:	881b      	ldrh	r3, [r3, #0]
 8001154:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001158:	b29a      	uxth	r2, r3
 800115a:	4b0a      	ldr	r3, [pc, #40]	; (8001184 <ST7565_w_dats+0x94>)
 800115c:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 800115e:	bf00      	nop
 8001160:	4807      	ldr	r0, [pc, #28]	; (8001180 <ST7565_w_dats+0x90>)
 8001162:	f009 ffe9 	bl	800b138 <HAL_SPI_GetState>
 8001166:	4603      	mov	r3, r0
 8001168:	2b01      	cmp	r3, #1
 800116a:	d1f9      	bne.n	8001160 <ST7565_w_dats+0x70>
}
 800116c:	bf00      	nop
 800116e:	3708      	adds	r7, #8
 8001170:	46bd      	mov	sp, r7
 8001172:	bd80      	pop	{r7, pc}
 8001174:	48000400 	.word	0x48000400
 8001178:	200007ec 	.word	0x200007ec
 800117c:	20000000 	.word	0x20000000
 8001180:	200008f8 	.word	0x200008f8
 8001184:	20001430 	.word	0x20001430

08001188 <ST7565_w_cmds>:
//
inline static void ST7565_w_cmds(uint8_t *Command, uint16_t len)
{
 8001188:	b580      	push	{r7, lr}
 800118a:	b082      	sub	sp, #8
 800118c:	af00      	add	r7, sp, #0
 800118e:	6078      	str	r0, [r7, #4]
 8001190:	460b      	mov	r3, r1
 8001192:	807b      	strh	r3, [r7, #2]
	DC_GPIO_Port->BSRR = (DC_Pin << 16);//HAL_GPIO_WritePin(DC_GPIO_Port, DC_Pin, GPIO_PIN_RESET);
 8001194:	4b1e      	ldr	r3, [pc, #120]	; (8001210 <ST7565_w_cmds+0x88>)
 8001196:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 800119a:	619a      	str	r2, [r3, #24]

	if (with_dma) {
 800119c:	4b1d      	ldr	r3, [pc, #116]	; (8001214 <ST7565_w_cmds+0x8c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d018      	beq.n	80011d6 <ST7565_w_cmds+0x4e>
		lcdRdy = 0;
 80011a4:	4b1c      	ldr	r3, [pc, #112]	; (8001218 <ST7565_w_cmds+0x90>)
 80011a6:	2200      	movs	r2, #0
 80011a8:	701a      	strb	r2, [r3, #0]
		if (HAL_SPI_Transmit_DMA(&ST7565_SPI_HAL, Command, len) != HAL_OK) devError |= devLCD;
 80011aa:	887b      	ldrh	r3, [r7, #2]
 80011ac:	461a      	mov	r2, r3
 80011ae:	6879      	ldr	r1, [r7, #4]
 80011b0:	481a      	ldr	r0, [pc, #104]	; (800121c <ST7565_w_cmds+0x94>)
 80011b2:	f009 fc23 	bl	800a9fc <HAL_SPI_Transmit_DMA>
 80011b6:	4603      	mov	r3, r0
 80011b8:	2b00      	cmp	r3, #0
 80011ba:	d006      	beq.n	80011ca <ST7565_w_cmds+0x42>
 80011bc:	4b18      	ldr	r3, [pc, #96]	; (8001220 <ST7565_w_cmds+0x98>)
 80011be:	881b      	ldrh	r3, [r3, #0]
 80011c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011c4:	b29a      	uxth	r2, r3
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <ST7565_w_cmds+0x98>)
 80011c8:	801a      	strh	r2, [r3, #0]
		while (!lcdRdy) {};
 80011ca:	bf00      	nop
 80011cc:	4b12      	ldr	r3, [pc, #72]	; (8001218 <ST7565_w_cmds+0x90>)
 80011ce:	781b      	ldrb	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d0fb      	beq.n	80011cc <ST7565_w_cmds+0x44>
	} else {
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
	}
}
 80011d4:	e017      	b.n	8001206 <ST7565_w_cmds+0x7e>
		if (HAL_SPI_Transmit(&ST7565_SPI_HAL, Command, len, HAL_MAX_DELAY) != HAL_OK) devError |= devLCD;
 80011d6:	887a      	ldrh	r2, [r7, #2]
 80011d8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80011dc:	6879      	ldr	r1, [r7, #4]
 80011de:	480f      	ldr	r0, [pc, #60]	; (800121c <ST7565_w_cmds+0x94>)
 80011e0:	f008 ff5b 	bl	800a09a <HAL_SPI_Transmit>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d006      	beq.n	80011f8 <ST7565_w_cmds+0x70>
 80011ea:	4b0d      	ldr	r3, [pc, #52]	; (8001220 <ST7565_w_cmds+0x98>)
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80011f2:	b29a      	uxth	r2, r3
 80011f4:	4b0a      	ldr	r3, [pc, #40]	; (8001220 <ST7565_w_cmds+0x98>)
 80011f6:	801a      	strh	r2, [r3, #0]
		while (HAL_SPI_GetState(&ST7565_SPI_HAL) != HAL_SPI_STATE_READY) {};
 80011f8:	bf00      	nop
 80011fa:	4808      	ldr	r0, [pc, #32]	; (800121c <ST7565_w_cmds+0x94>)
 80011fc:	f009 ff9c 	bl	800b138 <HAL_SPI_GetState>
 8001200:	4603      	mov	r3, r0
 8001202:	2b01      	cmp	r3, #1
 8001204:	d1f9      	bne.n	80011fa <ST7565_w_cmds+0x72>
}
 8001206:	bf00      	nop
 8001208:	3708      	adds	r7, #8
 800120a:	46bd      	mov	sp, r7
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	48000400 	.word	0x48000400
 8001214:	200007ec 	.word	0x200007ec
 8001218:	20000000 	.word	0x20000000
 800121c:	200008f8 	.word	0x200008f8
 8001220:	20001430 	.word	0x20001430

08001224 <ST7565_SetX>:
inline static void ST7565_SetX(uint8_t x)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b084      	sub	sp, #16
 8001228:	af00      	add	r7, sp, #0
 800122a:	4603      	mov	r3, r0
 800122c:	71fb      	strb	r3, [r7, #7]
	uint8_t bytes[] = { ((x & 0xf0) >> 4) | 0x10, x & 0x0f };
 800122e:	79fb      	ldrb	r3, [r7, #7]
 8001230:	091b      	lsrs	r3, r3, #4
 8001232:	b2db      	uxtb	r3, r3
 8001234:	f043 0310 	orr.w	r3, r3, #16
 8001238:	b2db      	uxtb	r3, r3
 800123a:	733b      	strb	r3, [r7, #12]
 800123c:	79fb      	ldrb	r3, [r7, #7]
 800123e:	f003 030f 	and.w	r3, r3, #15
 8001242:	b2db      	uxtb	r3, r3
 8001244:	737b      	strb	r3, [r7, #13]
	ST7565_w_cmds(bytes, 2);
 8001246:	f107 030c 	add.w	r3, r7, #12
 800124a:	2102      	movs	r1, #2
 800124c:	4618      	mov	r0, r3
 800124e:	f7ff ff9b 	bl	8001188 <ST7565_w_cmds>
}
 8001252:	bf00      	nop
 8001254:	3710      	adds	r7, #16
 8001256:	46bd      	mov	sp, r7
 8001258:	bd80      	pop	{r7, pc}

0800125a <ST7565_SetY>:
//
inline static void ST7565_SetY(uint8_t y)
{
 800125a:	b580      	push	{r7, lr}
 800125c:	b084      	sub	sp, #16
 800125e:	af00      	add	r7, sp, #0
 8001260:	4603      	mov	r3, r0
 8001262:	71fb      	strb	r3, [r7, #7]
	uint8_t byte = (y & 0x07) | 0xB0;
 8001264:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001268:	f003 0307 	and.w	r3, r3, #7
 800126c:	b25b      	sxtb	r3, r3
 800126e:	f063 034f 	orn	r3, r3, #79	; 0x4f
 8001272:	b25b      	sxtb	r3, r3
 8001274:	b2db      	uxtb	r3, r3
 8001276:	73fb      	strb	r3, [r7, #15]
	ST7565_w_cmds(&byte, 1);
 8001278:	f107 030f 	add.w	r3, r7, #15
 800127c:	2101      	movs	r1, #1
 800127e:	4618      	mov	r0, r3
 8001280:	f7ff ff82 	bl	8001188 <ST7565_w_cmds>
}
 8001284:	bf00      	nop
 8001286:	3710      	adds	r7, #16
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}

0800128c <ST7565_Display_fill>:
								(           )
								 ST7565_Update()   
	* @return  (  ):	
*******************************************************************************/
void ST7565_Display_fill(uint8_t fill)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	71fb      	strb	r3, [r7, #7]
uint8_t page;//, column;
	
	memset(ST7565_buffer, fill, (SCREEN_WIDTH * SCREEN_HEIGHT / 8));	//      0x00
 8001296:	79fb      	ldrb	r3, [r7, #7]
 8001298:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800129c:	4619      	mov	r1, r3
 800129e:	4814      	ldr	r0, [pc, #80]	; (80012f0 <ST7565_Display_fill+0x64>)
 80012a0:	f00c fc5e 	bl	800db60 <memset>
	
	ST7565_Select();
 80012a4:	f7ff fef8 	bl	8001098 <ST7565_Select>
#ifdef SET_NEW_PROC
	uint8_t dta[] = {0, 0x10, 0};
 80012a8:	4a12      	ldr	r2, [pc, #72]	; (80012f4 <ST7565_Display_fill+0x68>)
 80012aa:	f107 030c 	add.w	r3, r7, #12
 80012ae:	6812      	ldr	r2, [r2, #0]
 80012b0:	4611      	mov	r1, r2
 80012b2:	8019      	strh	r1, [r3, #0]
 80012b4:	3302      	adds	r3, #2
 80012b6:	0c12      	lsrs	r2, r2, #16
 80012b8:	701a      	strb	r2, [r3, #0]
#endif
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80012ba:	23b7      	movs	r3, #183	; 0xb7
 80012bc:	73fb      	strb	r3, [r7, #15]
 80012be:	e00e      	b.n	80012de <ST7565_Display_fill+0x52>
		ST7565_w_cmd(page);  //set page address
		ST7565_w_cmd(0x10);  //set Column address MSB   
		ST7565_w_cmd(0x00);  //set column address LSB
		for (column = 0; column < 131; column++) ST7565_w_dat(fill);
#else
		dta[0] = page;
 80012c0:	7bfb      	ldrb	r3, [r7, #15]
 80012c2:	733b      	strb	r3, [r7, #12]
		ST7565_w_cmds(dta, sizeof(dta));
 80012c4:	f107 030c 	add.w	r3, r7, #12
 80012c8:	2103      	movs	r1, #3
 80012ca:	4618      	mov	r0, r3
 80012cc:	f7ff ff5c 	bl	8001188 <ST7565_w_cmds>
		ST7565_w_dats(ST7565_buffer, 131);
 80012d0:	2183      	movs	r1, #131	; 0x83
 80012d2:	4807      	ldr	r0, [pc, #28]	; (80012f0 <ST7565_Display_fill+0x64>)
 80012d4:	f7ff ff0c 	bl	80010f0 <ST7565_w_dats>
	for (page = 0xB7; page >= 0xB0; page-- ) {
 80012d8:	7bfb      	ldrb	r3, [r7, #15]
 80012da:	3b01      	subs	r3, #1
 80012dc:	73fb      	strb	r3, [r7, #15]
 80012de:	7bfb      	ldrb	r3, [r7, #15]
 80012e0:	2baf      	cmp	r3, #175	; 0xaf
 80012e2:	d8ed      	bhi.n	80012c0 <ST7565_Display_fill+0x34>
#endif
    }
		
	ST7565_Unselect();
 80012e4:	f7ff fee4 	bl	80010b0 <ST7565_Unselect>
}
 80012e8:	bf00      	nop
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	200003ec 	.word	0x200003ec
 80012f4:	080120f8 	.word	0x080120f8

080012f8 <ST7565_Init>:
	* @brief	 (  ):    (         )
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Init()
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b084      	sub	sp, #16
 80012fc:	af00      	add	r7, sp, #0
	ST7565_Select();
 80012fe:	f7ff fecb 	bl	8001098 <ST7565_Select>
	ST7565_w_cmd(CMD_DISPLAY_ON);    		//Display on
	//   CMD_SET_DISP_NORMAL - OFF    CMD_SET_DISP_REVERSE - ON
	ST7565_w_cmd(CMD_SET_DISP_NORMAL);
	//HAL_Delay(1);//1
#else
	uint8_t dta[] = {
 8001302:	4a09      	ldr	r2, [pc, #36]	; (8001328 <ST7565_Init+0x30>)
 8001304:	1d3b      	adds	r3, r7, #4
 8001306:	ca07      	ldmia	r2, {r0, r1, r2}
 8001308:	c303      	stmia	r3!, {r0, r1}
 800130a:	801a      	strh	r2, [r3, #0]
	};
	#if defined (SCREEN_ORIENTATION_180)
		dta[1] = CMD_SET_ADC_REVERSE;    	//ADC selection(SEG0->SEG128)  CMD_SET_ADC_NORMAL   ( )
		dta[2] = CMD_SET_COM_NORMAL;    		//SHL selection(COM0->COM64)   CMD_SET_COM_REVERSE   (  )
	#endif
	ST7565_w_cmds(dta, sizeof(dta));
 800130c:	1d3b      	adds	r3, r7, #4
 800130e:	210a      	movs	r1, #10
 8001310:	4618      	mov	r0, r3
 8001312:	f7ff ff39 	bl	8001188 <ST7565_w_cmds>
#endif
	
	ST7565_Display_fill(0);
 8001316:	2000      	movs	r0, #0
 8001318:	f7ff ffb8 	bl	800128c <ST7565_Display_fill>
	
	ST7565_Unselect();
 800131c:	f7ff fec8 	bl	80010b0 <ST7565_Unselect>
   
}
 8001320:	bf00      	nop
 8001322:	3710      	adds	r7, #16
 8001324:	46bd      	mov	sp, r7
 8001326:	bd80      	pop	{r7, pc}
 8001328:	080120fc 	.word	0x080120fc

0800132c <ST7565_CMD_DISPLAY>:
//--------------------------------------------------------------------------------
void ST7565_CMD_DISPLAY(uint8_t byte)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b082      	sub	sp, #8
 8001330:	af00      	add	r7, sp, #0
 8001332:	4603      	mov	r3, r0
 8001334:	71fb      	strb	r3, [r7, #7]
#ifdef SET_NEW_PROC
	ST7565_w_cmds(&byte, 1);
 8001336:	1dfb      	adds	r3, r7, #7
 8001338:	2101      	movs	r1, #1
 800133a:	4618      	mov	r0, r3
 800133c:	f7ff ff24 	bl	8001188 <ST7565_w_cmds>
#else
	ST7565_w_cmd(byte);
#endif
}
 8001340:	bf00      	nop
 8001342:	3708      	adds	r7, #8
 8001344:	46bd      	mov	sp, r7
 8001346:	bd80      	pop	{r7, pc}

08001348 <ST7565_Draw_pixel>:
	* @param	(  ):	 X(0 - 127)   Y(0 - 63)  color 1 or 0
	* @return  (  ):	
*******************************************************************************/
// X(0 - 127)  Y(0 - 63)
void ST7565_Draw_pixel(int16_t x, int16_t y, uint8_t color)
{
 8001348:	b480      	push	{r7}
 800134a:	b085      	sub	sp, #20
 800134c:	af00      	add	r7, sp, #0
 800134e:	4603      	mov	r3, r0
 8001350:	80fb      	strh	r3, [r7, #6]
 8001352:	460b      	mov	r3, r1
 8001354:	80bb      	strh	r3, [r7, #4]
 8001356:	4613      	mov	r3, r2
 8001358:	70fb      	strb	r3, [r7, #3]
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 800135a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800135e:	2b7f      	cmp	r3, #127	; 0x7f
 8001360:	dc4c      	bgt.n	80013fc <ST7565_Draw_pixel+0xb4>
 8001362:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001366:	2b00      	cmp	r3, #0
 8001368:	db48      	blt.n	80013fc <ST7565_Draw_pixel+0xb4>
 800136a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800136e:	2b3f      	cmp	r3, #63	; 0x3f
 8001370:	dc44      	bgt.n	80013fc <ST7565_Draw_pixel+0xb4>
 8001372:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001376:	2b00      	cmp	r3, #0
 8001378:	db40      	blt.n	80013fc <ST7565_Draw_pixel+0xb4>

    uint16_t array_pos = x + ((y >> 3) * SCREEN_WIDTH );
 800137a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800137e:	10db      	asrs	r3, r3, #3
 8001380:	b21b      	sxth	r3, r3
 8001382:	b29b      	uxth	r3, r3
 8001384:	01db      	lsls	r3, r3, #7
 8001386:	b29a      	uxth	r2, r3
 8001388:	88fb      	ldrh	r3, [r7, #6]
 800138a:	4413      	add	r3, r2
 800138c:	81fb      	strh	r3, [r7, #14]

    if (color) {
 800138e:	78fb      	ldrb	r3, [r7, #3]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d018      	beq.n	80013c6 <ST7565_Draw_pixel+0x7e>
        ST7565_buffer[array_pos] |= 1 << (y % 8);
 8001394:	89fb      	ldrh	r3, [r7, #14]
 8001396:	4a1c      	ldr	r2, [pc, #112]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 8001398:	5cd3      	ldrb	r3, [r2, r3]
 800139a:	b25a      	sxtb	r2, r3
 800139c:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013a0:	4259      	negs	r1, r3
 80013a2:	f003 0307 	and.w	r3, r3, #7
 80013a6:	f001 0107 	and.w	r1, r1, #7
 80013aa:	bf58      	it	pl
 80013ac:	424b      	negpl	r3, r1
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	4619      	mov	r1, r3
 80013b2:	2301      	movs	r3, #1
 80013b4:	408b      	lsls	r3, r1
 80013b6:	b25b      	sxtb	r3, r3
 80013b8:	4313      	orrs	r3, r2
 80013ba:	b25a      	sxtb	r2, r3
 80013bc:	89fb      	ldrh	r3, [r7, #14]
 80013be:	b2d1      	uxtb	r1, r2
 80013c0:	4a11      	ldr	r2, [pc, #68]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 80013c2:	54d1      	strb	r1, [r2, r3]
 80013c4:	e01b      	b.n	80013fe <ST7565_Draw_pixel+0xb6>
    } else {
        ST7565_buffer[array_pos] &= 0xFF ^ 1 << (y % 8);
 80013c6:	89fb      	ldrh	r3, [r7, #14]
 80013c8:	4a0f      	ldr	r2, [pc, #60]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 80013ca:	5cd3      	ldrb	r3, [r2, r3]
 80013cc:	b25a      	sxtb	r2, r3
 80013ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80013d2:	4259      	negs	r1, r3
 80013d4:	f003 0307 	and.w	r3, r3, #7
 80013d8:	f001 0107 	and.w	r1, r1, #7
 80013dc:	bf58      	it	pl
 80013de:	424b      	negpl	r3, r1
 80013e0:	b21b      	sxth	r3, r3
 80013e2:	4619      	mov	r1, r3
 80013e4:	2301      	movs	r3, #1
 80013e6:	408b      	lsls	r3, r1
 80013e8:	b25b      	sxtb	r3, r3
 80013ea:	43db      	mvns	r3, r3
 80013ec:	b25b      	sxtb	r3, r3
 80013ee:	4013      	ands	r3, r2
 80013f0:	b25a      	sxtb	r2, r3
 80013f2:	89fb      	ldrh	r3, [r7, #14]
 80013f4:	b2d1      	uxtb	r1, r2
 80013f6:	4a04      	ldr	r2, [pc, #16]	; (8001408 <ST7565_Draw_pixel+0xc0>)
 80013f8:	54d1      	strb	r1, [r2, r3]
 80013fa:	e000      	b.n	80013fe <ST7565_Draw_pixel+0xb6>
    if (x >= SCREEN_WIDTH || x < 0 || y >= SCREEN_HEIGHT || y < 0) return;
 80013fc:	bf00      	nop
    }
}
 80013fe:	3714      	adds	r7, #20
 8001400:	46bd      	mov	sp, r7
 8001402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001406:	4770      	bx	lr
 8001408:	200003ec 	.word	0x200003ec

0800140c <ST7565_Update>:
	* @brief	 (  ):      
	* @param	(  ):	
	* @return  (  ):	
*******************************************************************************/
void ST7565_Update()
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
uint8_t x, y;
		
	ST7565_Select();
 8001412:	f7ff fe41 	bl	8001098 <ST7565_Select>

  	for (y = 0; y < 8; y++) {
 8001416:	2300      	movs	r3, #0
 8001418:	71bb      	strb	r3, [r7, #6]
 800141a:	e01d      	b.n	8001458 <ST7565_Update+0x4c>
		ST7565_SetX(0);	
 800141c:	2000      	movs	r0, #0
 800141e:	f7ff ff01 	bl	8001224 <ST7565_SetX>
		ST7565_SetY(y);
 8001422:	79bb      	ldrb	r3, [r7, #6]
 8001424:	4618      	mov	r0, r3
 8001426:	f7ff ff18 	bl	800125a <ST7565_SetY>
		for (x = 0; x < 128; x++) {
 800142a:	2300      	movs	r3, #0
 800142c:	71fb      	strb	r3, [r7, #7]
 800142e:	e00c      	b.n	800144a <ST7565_Update+0x3e>
			ST7565_w_dats(&ST7565_buffer[x + 128 * y], 1);
 8001430:	79fa      	ldrb	r2, [r7, #7]
 8001432:	79bb      	ldrb	r3, [r7, #6]
 8001434:	01db      	lsls	r3, r3, #7
 8001436:	4413      	add	r3, r2
 8001438:	4a0d      	ldr	r2, [pc, #52]	; (8001470 <ST7565_Update+0x64>)
 800143a:	4413      	add	r3, r2
 800143c:	2101      	movs	r1, #1
 800143e:	4618      	mov	r0, r3
 8001440:	f7ff fe56 	bl	80010f0 <ST7565_w_dats>
		for (x = 0; x < 128; x++) {
 8001444:	79fb      	ldrb	r3, [r7, #7]
 8001446:	3301      	adds	r3, #1
 8001448:	71fb      	strb	r3, [r7, #7]
 800144a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800144e:	2b00      	cmp	r3, #0
 8001450:	daee      	bge.n	8001430 <ST7565_Update+0x24>
  	for (y = 0; y < 8; y++) {
 8001452:	79bb      	ldrb	r3, [r7, #6]
 8001454:	3301      	adds	r3, #1
 8001456:	71bb      	strb	r3, [r7, #6]
 8001458:	79bb      	ldrb	r3, [r7, #6]
 800145a:	2b07      	cmp	r3, #7
 800145c:	d9de      	bls.n	800141c <ST7565_Update+0x10>
		}
	}
	
	ST7565_Unselect();
 800145e:	f7ff fe27 	bl	80010b0 <ST7565_Unselect>
	HAL_Delay(100);
 8001462:	2064      	movs	r0, #100	; 0x64
 8001464:	f004 fcca 	bl	8005dfc <HAL_Delay>
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	200003ec 	.word	0x200003ec

08001474 <ST7565_DrawChar>:
	* @brief	 (  ):    1    
	* @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawChar(int16_t x, int16_t y, unsigned char ch, FontDef_t* Font, uint8_t multiplier, uint8_t color)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b088      	sub	sp, #32
 8001478:	af00      	add	r7, sp, #0
 800147a:	607b      	str	r3, [r7, #4]
 800147c:	4603      	mov	r3, r0
 800147e:	81fb      	strh	r3, [r7, #14]
 8001480:	460b      	mov	r3, r1
 8001482:	81bb      	strh	r3, [r7, #12]
 8001484:	4613      	mov	r3, r2
 8001486:	72fb      	strb	r3, [r7, #11]
uint16_t i, j;
uint16_t b;
int16_t X = x, Y = y;
 8001488:	89fb      	ldrh	r3, [r7, #14]
 800148a:	833b      	strh	r3, [r7, #24]
 800148c:	89bb      	ldrh	r3, [r7, #12]
 800148e:	82fb      	strh	r3, [r7, #22]
int16_t xx, yy;
	
	if (multiplier < 1) multiplier = 1;
 8001490:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001494:	2b00      	cmp	r3, #0
 8001496:	d102      	bne.n	800149e <ST7565_DrawChar+0x2a>
 8001498:	2301      	movs	r3, #1
 800149a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
	
	// Check available space in LCD
	if (SCREEN_WIDTH >= ( x + Font->FontWidth) || SCREEN_HEIGHT >= ( y + Font->FontHeight)) {
 800149e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014a2:	687a      	ldr	r2, [r7, #4]
 80014a4:	7812      	ldrb	r2, [r2, #0]
 80014a6:	4413      	add	r3, r2
 80014a8:	2b80      	cmp	r3, #128	; 0x80
 80014aa:	dd07      	ble.n	80014bc <ST7565_DrawChar+0x48>
 80014ac:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	7852      	ldrb	r2, [r2, #1]
 80014b4:	4413      	add	r3, r2
 80014b6:	2b40      	cmp	r3, #64	; 0x40
 80014b8:	f300 8154 	bgt.w	8001764 <ST7565_DrawChar+0x2f0>
		// Go through font
		for (i = 0; i < Font->FontHeight; i++) {
 80014bc:	2300      	movs	r3, #0
 80014be:	83fb      	strh	r3, [r7, #30]
 80014c0:	e149      	b.n	8001756 <ST7565_DrawChar+0x2e2>
			if (ch < 127) {
 80014c2:	7afb      	ldrb	r3, [r7, #11]
 80014c4:	2b7e      	cmp	r3, #126	; 0x7e
 80014c6:	d80f      	bhi.n	80014e8 <ST7565_DrawChar+0x74>
				b = Font->data[(ch - 32) * Font->FontHeight + i];
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80014ce:	7afb      	ldrb	r3, [r7, #11]
 80014d0:	3b20      	subs	r3, #32
 80014d2:	6879      	ldr	r1, [r7, #4]
 80014d4:	7849      	ldrb	r1, [r1, #1]
 80014d6:	fb03 f101 	mul.w	r1, r3, r1
 80014da:	8bfb      	ldrh	r3, [r7, #30]
 80014dc:	440b      	add	r3, r1
 80014de:	005b      	lsls	r3, r3, #1
 80014e0:	4413      	add	r3, r2
 80014e2:	881b      	ldrh	r3, [r3, #0]
 80014e4:	837b      	strh	r3, [r7, #26]
 80014e6:	e0af      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch > 191) {
 80014e8:	7afb      	ldrb	r3, [r7, #11]
 80014ea:	2bbf      	cmp	r3, #191	; 0xbf
 80014ec:	d90f      	bls.n	800150e <ST7565_DrawChar+0x9a>
				// +96           96 
				//              
				//      95   
				//     +96  
				b = Font->data[((ch - 192) + 96) * Font->FontHeight + i];
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80014f4:	7afb      	ldrb	r3, [r7, #11]
 80014f6:	3b60      	subs	r3, #96	; 0x60
 80014f8:	6879      	ldr	r1, [r7, #4]
 80014fa:	7849      	ldrb	r1, [r1, #1]
 80014fc:	fb03 f101 	mul.w	r1, r3, r1
 8001500:	8bfb      	ldrh	r3, [r7, #30]
 8001502:	440b      	add	r3, r1
 8001504:	005b      	lsls	r3, r3, #1
 8001506:	4413      	add	r3, r2
 8001508:	881b      	ldrh	r3, [r3, #0]
 800150a:	837b      	strh	r3, [r7, #26]
 800150c:	e09c      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 168) {	// 168   ASCII - 
 800150e:	7afb      	ldrb	r3, [r7, #11]
 8001510:	2ba8      	cmp	r3, #168	; 0xa8
 8001512:	d111      	bne.n	8001538 <ST7565_DrawChar+0xc4>
				// 160  (   ) 
				b = Font->data[160 * Font->FontHeight + i];
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	785b      	ldrb	r3, [r3, #1]
 800151e:	4619      	mov	r1, r3
 8001520:	460b      	mov	r3, r1
 8001522:	009b      	lsls	r3, r3, #2
 8001524:	440b      	add	r3, r1
 8001526:	015b      	lsls	r3, r3, #5
 8001528:	4619      	mov	r1, r3
 800152a:	8bfb      	ldrh	r3, [r7, #30]
 800152c:	440b      	add	r3, r1
 800152e:	005b      	lsls	r3, r3, #1
 8001530:	4413      	add	r3, r2
 8001532:	881b      	ldrh	r3, [r3, #0]
 8001534:	837b      	strh	r3, [r7, #26]
 8001536:	e087      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 184) {	// 184   ASCII - 
 8001538:	7afb      	ldrb	r3, [r7, #11]
 800153a:	2bb8      	cmp	r3, #184	; 0xb8
 800153c:	d111      	bne.n	8001562 <ST7565_DrawChar+0xee>
				// 161   (   ) 
				b = Font->data[161 * Font->FontHeight + i];
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	f8d3 1002 	ldr.w	r1, [r3, #2]
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	785b      	ldrb	r3, [r3, #1]
 8001548:	461a      	mov	r2, r3
 800154a:	4613      	mov	r3, r2
 800154c:	009b      	lsls	r3, r3, #2
 800154e:	4413      	add	r3, r2
 8001550:	015b      	lsls	r3, r3, #5
 8001552:	441a      	add	r2, r3
 8001554:	8bfb      	ldrh	r3, [r7, #30]
 8001556:	4413      	add	r3, r2
 8001558:	005b      	lsls	r3, r3, #1
 800155a:	440b      	add	r3, r1
 800155c:	881b      	ldrh	r3, [r3, #0]
 800155e:	837b      	strh	r3, [r7, #26]
 8001560:	e072      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 170) {	// 168   ASCII - 
 8001562:	7afb      	ldrb	r3, [r7, #11]
 8001564:	2baa      	cmp	r3, #170	; 0xaa
 8001566:	d10f      	bne.n	8001588 <ST7565_DrawChar+0x114>
				// 162  (   )
				b = Font->data[162 * Font->FontHeight + i];
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	785b      	ldrb	r3, [r3, #1]
 8001572:	4619      	mov	r1, r3
 8001574:	23a2      	movs	r3, #162	; 0xa2
 8001576:	fb03 f101 	mul.w	r1, r3, r1
 800157a:	8bfb      	ldrh	r3, [r7, #30]
 800157c:	440b      	add	r3, r1
 800157e:	005b      	lsls	r3, r3, #1
 8001580:	4413      	add	r3, r2
 8001582:	881b      	ldrh	r3, [r3, #0]
 8001584:	837b      	strh	r3, [r7, #26]
 8001586:	e05f      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 175) {	// 184   ASCII - 
 8001588:	7afb      	ldrb	r3, [r7, #11]
 800158a:	2baf      	cmp	r3, #175	; 0xaf
 800158c:	d10f      	bne.n	80015ae <ST7565_DrawChar+0x13a>
				// 163   (   )
				b = Font->data[163 * Font->FontHeight + i];
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	785b      	ldrb	r3, [r3, #1]
 8001598:	4619      	mov	r1, r3
 800159a:	23a3      	movs	r3, #163	; 0xa3
 800159c:	fb03 f101 	mul.w	r1, r3, r1
 80015a0:	8bfb      	ldrh	r3, [r7, #30]
 80015a2:	440b      	add	r3, r1
 80015a4:	005b      	lsls	r3, r3, #1
 80015a6:	4413      	add	r3, r2
 80015a8:	881b      	ldrh	r3, [r3, #0]
 80015aa:	837b      	strh	r3, [r7, #26]
 80015ac:	e04c      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 178) {	// 168   ASCII - 
 80015ae:	7afb      	ldrb	r3, [r7, #11]
 80015b0:	2bb2      	cmp	r3, #178	; 0xb2
 80015b2:	d10f      	bne.n	80015d4 <ST7565_DrawChar+0x160>
				// 164  (   )
				b = Font->data[164 * Font->FontHeight + i];
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	785b      	ldrb	r3, [r3, #1]
 80015be:	4619      	mov	r1, r3
 80015c0:	23a4      	movs	r3, #164	; 0xa4
 80015c2:	fb03 f101 	mul.w	r1, r3, r1
 80015c6:	8bfb      	ldrh	r3, [r7, #30]
 80015c8:	440b      	add	r3, r1
 80015ca:	005b      	lsls	r3, r3, #1
 80015cc:	4413      	add	r3, r2
 80015ce:	881b      	ldrh	r3, [r3, #0]
 80015d0:	837b      	strh	r3, [r7, #26]
 80015d2:	e039      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			}
			else if (ch == 179) {	// 184   ASCII - 
 80015d4:	7afb      	ldrb	r3, [r7, #11]
 80015d6:	2bb3      	cmp	r3, #179	; 0xb3
 80015d8:	d111      	bne.n	80015fe <ST7565_DrawChar+0x18a>
				// 165   (   )
				b = Font->data[165 * Font->FontHeight + i];
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	f8d3 2002 	ldr.w	r2, [r3, #2]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	785b      	ldrb	r3, [r3, #1]
 80015e4:	4619      	mov	r1, r3
 80015e6:	460b      	mov	r3, r1
 80015e8:	009b      	lsls	r3, r3, #2
 80015ea:	440b      	add	r3, r1
 80015ec:	0159      	lsls	r1, r3, #5
 80015ee:	4419      	add	r1, r3
 80015f0:	8bfb      	ldrh	r3, [r7, #30]
 80015f2:	440b      	add	r3, r1
 80015f4:	005b      	lsls	r3, r3, #1
 80015f6:	4413      	add	r3, r2
 80015f8:	881b      	ldrh	r3, [r3, #0]
 80015fa:	837b      	strh	r3, [r7, #26]
 80015fc:	e024      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 186) {	// 184   ASCII - 
 80015fe:	7afb      	ldrb	r3, [r7, #11]
 8001600:	2bba      	cmp	r3, #186	; 0xba
 8001602:	d10f      	bne.n	8001624 <ST7565_DrawChar+0x1b0>
				// 166   (   )
				b = Font->data[166 * Font->FontHeight + i];
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f8d3 2002 	ldr.w	r2, [r3, #2]
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	785b      	ldrb	r3, [r3, #1]
 800160e:	4619      	mov	r1, r3
 8001610:	23a6      	movs	r3, #166	; 0xa6
 8001612:	fb03 f101 	mul.w	r1, r3, r1
 8001616:	8bfb      	ldrh	r3, [r7, #30]
 8001618:	440b      	add	r3, r1
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4413      	add	r3, r2
 800161e:	881b      	ldrh	r3, [r3, #0]
 8001620:	837b      	strh	r3, [r7, #26]
 8001622:	e011      	b.n	8001648 <ST7565_DrawChar+0x1d4>
			} else if (ch == 191) {	// 168   ASCII - 
 8001624:	7afb      	ldrb	r3, [r7, #11]
 8001626:	2bbf      	cmp	r3, #191	; 0xbf
 8001628:	d10e      	bne.n	8001648 <ST7565_DrawChar+0x1d4>
				// 167  (   )
				b = Font->data[167 * Font->FontHeight + i];
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	f8d3 2002 	ldr.w	r2, [r3, #2]
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	785b      	ldrb	r3, [r3, #1]
 8001634:	4619      	mov	r1, r3
 8001636:	23a7      	movs	r3, #167	; 0xa7
 8001638:	fb03 f101 	mul.w	r1, r3, r1
 800163c:	8bfb      	ldrh	r3, [r7, #30]
 800163e:	440b      	add	r3, r1
 8001640:	005b      	lsls	r3, r3, #1
 8001642:	4413      	add	r3, r2
 8001644:	881b      	ldrh	r3, [r3, #0]
 8001646:	837b      	strh	r3, [r7, #26]
			}
			//-----------------------------------------------------------------------------
			
			for (j = 0; j < Font->FontWidth; j++) {
 8001648:	2300      	movs	r3, #0
 800164a:	83bb      	strh	r3, [r7, #28]
 800164c:	e071      	b.n	8001732 <ST7565_DrawChar+0x2be>
				if ((b << j) & 0x8000) {
 800164e:	8b7a      	ldrh	r2, [r7, #26]
 8001650:	8bbb      	ldrh	r3, [r7, #28]
 8001652:	fa02 f303 	lsl.w	r3, r2, r3
 8001656:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d02d      	beq.n	80016ba <ST7565_DrawChar+0x246>
					for (yy = 0; yy < multiplier; yy++){
 800165e:	2300      	movs	r3, #0
 8001660:	827b      	strh	r3, [r7, #18]
 8001662:	e023      	b.n	80016ac <ST7565_DrawChar+0x238>
						for (xx = 0; xx < multiplier; xx++){
 8001664:	2300      	movs	r3, #0
 8001666:	82bb      	strh	r3, [r7, #20]
 8001668:	e014      	b.n	8001694 <ST7565_DrawChar+0x220>
							ST7565_Draw_pixel(X + xx, Y + yy, color);
 800166a:	8b3a      	ldrh	r2, [r7, #24]
 800166c:	8abb      	ldrh	r3, [r7, #20]
 800166e:	4413      	add	r3, r2
 8001670:	b29b      	uxth	r3, r3
 8001672:	b218      	sxth	r0, r3
 8001674:	8afa      	ldrh	r2, [r7, #22]
 8001676:	8a7b      	ldrh	r3, [r7, #18]
 8001678:	4413      	add	r3, r2
 800167a:	b29b      	uxth	r3, r3
 800167c:	b21b      	sxth	r3, r3
 800167e:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001682:	4619      	mov	r1, r3
 8001684:	f7ff fe60 	bl	8001348 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 8001688:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800168c:	b29b      	uxth	r3, r3
 800168e:	3301      	adds	r3, #1
 8001690:	b29b      	uxth	r3, r3
 8001692:	82bb      	strh	r3, [r7, #20]
 8001694:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001698:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800169c:	429a      	cmp	r2, r3
 800169e:	dbe4      	blt.n	800166a <ST7565_DrawChar+0x1f6>
					for (yy = 0; yy < multiplier; yy++){
 80016a0:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80016a4:	b29b      	uxth	r3, r3
 80016a6:	3301      	adds	r3, #1
 80016a8:	b29b      	uxth	r3, r3
 80016aa:	827b      	strh	r3, [r7, #18]
 80016ac:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80016b0:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80016b4:	429a      	cmp	r2, r3
 80016b6:	dbd5      	blt.n	8001664 <ST7565_DrawChar+0x1f0>
 80016b8:	e031      	b.n	800171e <ST7565_DrawChar+0x2aa>
						}
					}
				} else {//               -------------
					for (yy = 0; yy < multiplier; yy++){
 80016ba:	2300      	movs	r3, #0
 80016bc:	827b      	strh	r3, [r7, #18]
 80016be:	e028      	b.n	8001712 <ST7565_DrawChar+0x29e>
						for (xx = 0; xx < multiplier; xx++){
 80016c0:	2300      	movs	r3, #0
 80016c2:	82bb      	strh	r3, [r7, #20]
 80016c4:	e019      	b.n	80016fa <ST7565_DrawChar+0x286>
							ST7565_Draw_pixel(X + xx, Y + yy, !color);
 80016c6:	8b3a      	ldrh	r2, [r7, #24]
 80016c8:	8abb      	ldrh	r3, [r7, #20]
 80016ca:	4413      	add	r3, r2
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	b218      	sxth	r0, r3
 80016d0:	8afa      	ldrh	r2, [r7, #22]
 80016d2:	8a7b      	ldrh	r3, [r7, #18]
 80016d4:	4413      	add	r3, r2
 80016d6:	b29b      	uxth	r3, r3
 80016d8:	b219      	sxth	r1, r3
 80016da:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80016de:	2b00      	cmp	r3, #0
 80016e0:	bf0c      	ite	eq
 80016e2:	2301      	moveq	r3, #1
 80016e4:	2300      	movne	r3, #0
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	461a      	mov	r2, r3
 80016ea:	f7ff fe2d 	bl	8001348 <ST7565_Draw_pixel>
						for (xx = 0; xx < multiplier; xx++){
 80016ee:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80016f2:	b29b      	uxth	r3, r3
 80016f4:	3301      	adds	r3, #1
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	82bb      	strh	r3, [r7, #20]
 80016fa:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80016fe:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001702:	429a      	cmp	r2, r3
 8001704:	dbdf      	blt.n	80016c6 <ST7565_DrawChar+0x252>
					for (yy = 0; yy < multiplier; yy++){
 8001706:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800170a:	b29b      	uxth	r3, r3
 800170c:	3301      	adds	r3, #1
 800170e:	b29b      	uxth	r3, r3
 8001710:	827b      	strh	r3, [r7, #18]
 8001712:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8001716:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 800171a:	429a      	cmp	r2, r3
 800171c:	dbd0      	blt.n	80016c0 <ST7565_DrawChar+0x24c>
						}
					}
				}
				//----------------------------------------------------------------------------------------------------
				X += multiplier;
 800171e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001722:	b29a      	uxth	r2, r3
 8001724:	8b3b      	ldrh	r3, [r7, #24]
 8001726:	4413      	add	r3, r2
 8001728:	b29b      	uxth	r3, r3
 800172a:	833b      	strh	r3, [r7, #24]
			for (j = 0; j < Font->FontWidth; j++) {
 800172c:	8bbb      	ldrh	r3, [r7, #28]
 800172e:	3301      	adds	r3, #1
 8001730:	83bb      	strh	r3, [r7, #28]
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	781b      	ldrb	r3, [r3, #0]
 8001736:	b29b      	uxth	r3, r3
 8001738:	8bba      	ldrh	r2, [r7, #28]
 800173a:	429a      	cmp	r2, r3
 800173c:	d387      	bcc.n	800164e <ST7565_DrawChar+0x1da>
			}
			X = x;
 800173e:	89fb      	ldrh	r3, [r7, #14]
 8001740:	833b      	strh	r3, [r7, #24]
			Y += multiplier;
 8001742:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001746:	b29a      	uxth	r2, r3
 8001748:	8afb      	ldrh	r3, [r7, #22]
 800174a:	4413      	add	r3, r2
 800174c:	b29b      	uxth	r3, r3
 800174e:	82fb      	strh	r3, [r7, #22]
		for (i = 0; i < Font->FontHeight; i++) {
 8001750:	8bfb      	ldrh	r3, [r7, #30]
 8001752:	3301      	adds	r3, #1
 8001754:	83fb      	strh	r3, [r7, #30]
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	785b      	ldrb	r3, [r3, #1]
 800175a:	b29b      	uxth	r3, r3
 800175c:	8bfa      	ldrh	r2, [r7, #30]
 800175e:	429a      	cmp	r2, r3
 8001760:	f4ff aeaf 	bcc.w	80014c2 <ST7565_DrawChar+0x4e>
		}
		
	}
}
 8001764:	bf00      	nop
 8001766:	3720      	adds	r7, #32
 8001768:	46bd      	mov	sp, r7
 800176a:	bd80      	pop	{r7, pc}

0800176c <ST7565_Print>:
 * @brief	 (  ):        (   (     . )  
 * @param	(  ):	 X(0 - 127)  Y(0 - 63), , , ,  1  0
 * @return  (  ):
*******************************************************************************/
void ST7565_Print(int16_t x, int16_t y, char *str, FontDef_t *Font, uint8_t multiplier, uint8_t color)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b088      	sub	sp, #32
 8001770:	af02      	add	r7, sp, #8
 8001772:	60ba      	str	r2, [r7, #8]
 8001774:	607b      	str	r3, [r7, #4]
 8001776:	4603      	mov	r3, r0
 8001778:	81fb      	strh	r3, [r7, #14]
 800177a:	460b      	mov	r3, r1
 800177c:	81bb      	strh	r3, [r7, #12]
unsigned char buff_char;
uint16_t len = strlen(str);
 800177e:	68b8      	ldr	r0, [r7, #8]
 8001780:	f7fe fd26 	bl	80001d0 <strlen>
 8001784:	4603      	mov	r3, r0
 8001786:	82bb      	strh	r3, [r7, #20]

	if (multiplier < 1) multiplier = 1;
 8001788:	f897 3020 	ldrb.w	r3, [r7, #32]
 800178c:	2b00      	cmp	r3, #0
 800178e:	f040 809c 	bne.w	80018ca <ST7565_Print+0x15e>
 8001792:	2301      	movs	r3, #1
 8001794:	f887 3020 	strb.w	r3, [r7, #32]
	
	while (len--) {
 8001798:	e097      	b.n	80018ca <ST7565_Print+0x15e>
		//---------------------------------------------------------------------
		//    UTF-8,     if
		//   ASCII Win-1251  (  128-255)
		//      (   UTF-8    )
		//      0xC0 (       0xD0  0xD1    )
		if ( (uint8_t)*str >= 0xC0 ) {	//  0xC0    'A'  ASCII Win-1251
 800179a:	68bb      	ldr	r3, [r7, #8]
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	2bbf      	cmp	r3, #191	; 0xbf
 80017a0:	d974      	bls.n	800188c <ST7565_Print+0x120>
			//      0xD0  0xD1
			switch ((uint8_t)*str) {
 80017a2:	68bb      	ldr	r3, [r7, #8]
 80017a4:	781b      	ldrb	r3, [r3, #0]
 80017a6:	2bd0      	cmp	r3, #208	; 0xd0
 80017a8:	d002      	beq.n	80017b0 <ST7565_Print+0x44>
 80017aa:	2bd1      	cmp	r3, #209	; 0xd1
 80017ac:	d02c      	beq.n	8001808 <ST7565_Print+0x9c>
 80017ae:	e05b      	b.n	8001868 <ST7565_Print+0xfc>
				case 0xD0:
				//{
					//        
					str++;
 80017b0:	68bb      	ldr	r3, [r7, #8]
 80017b2:	3301      	adds	r3, #1
 80017b4:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x81) { buff_char = 0xA8; break; }		//    (          DrawChar() )
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	2b81      	cmp	r3, #129	; 0x81
 80017bc:	d102      	bne.n	80017c4 <ST7565_Print+0x58>
 80017be:	23a8      	movs	r3, #168	; 0xa8
 80017c0:	75fb      	strb	r3, [r7, #23]
 80017c2:	e051      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x90 && (uint8_t)*str <= 0xBF) { buff_char = (*str) + 0x30; }	//   ... ...     +48
 80017c4:	68bb      	ldr	r3, [r7, #8]
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b8f      	cmp	r3, #143	; 0x8f
 80017ca:	d908      	bls.n	80017de <ST7565_Print+0x72>
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	781b      	ldrb	r3, [r3, #0]
 80017d0:	2bbf      	cmp	r3, #191	; 0xbf
 80017d2:	d804      	bhi.n	80017de <ST7565_Print+0x72>
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	781b      	ldrb	r3, [r3, #0]
 80017d8:	3330      	adds	r3, #48	; 0x30
 80017da:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
				break;
 80017dc:	e041      	b.n	8001862 <ST7565_Print+0xf6>
					else if ((uint8_t)*str == 0x84) { buff_char = 0xAA; break; }		//    (          DrawChar() )
 80017de:	68bb      	ldr	r3, [r7, #8]
 80017e0:	781b      	ldrb	r3, [r3, #0]
 80017e2:	2b84      	cmp	r3, #132	; 0x84
 80017e4:	d102      	bne.n	80017ec <ST7565_Print+0x80>
 80017e6:	23aa      	movs	r3, #170	; 0xaa
 80017e8:	75fb      	strb	r3, [r7, #23]
 80017ea:	e03d      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x86) { buff_char = 0xB2; break; }		//    (          DrawChar() )
 80017ec:	68bb      	ldr	r3, [r7, #8]
 80017ee:	781b      	ldrb	r3, [r3, #0]
 80017f0:	2b86      	cmp	r3, #134	; 0x86
 80017f2:	d102      	bne.n	80017fa <ST7565_Print+0x8e>
 80017f4:	23b2      	movs	r3, #178	; 0xb2
 80017f6:	75fb      	strb	r3, [r7, #23]
 80017f8:	e036      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x87) { buff_char = 0xAF; break; }		//    (          DrawChar() )
 80017fa:	68bb      	ldr	r3, [r7, #8]
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	2b87      	cmp	r3, #135	; 0x87
 8001800:	d12f      	bne.n	8001862 <ST7565_Print+0xf6>
 8001802:	23af      	movs	r3, #175	; 0xaf
 8001804:	75fb      	strb	r3, [r7, #23]
 8001806:	e02f      	b.n	8001868 <ST7565_Print+0xfc>
				//}
				case 0xD1:
				//{
					//        
					str++;
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	3301      	adds	r3, #1
 800180c:	60bb      	str	r3, [r7, #8]
					//      
					if ((uint8_t)*str == 0x91) { buff_char = 0xB8; break; }		//    (          DrawChar() )
 800180e:	68bb      	ldr	r3, [r7, #8]
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b91      	cmp	r3, #145	; 0x91
 8001814:	d102      	bne.n	800181c <ST7565_Print+0xb0>
 8001816:	23b8      	movs	r3, #184	; 0xb8
 8001818:	75fb      	strb	r3, [r7, #23]
 800181a:	e025      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str >= 0x80 && (uint8_t)*str <= 0x8F) { buff_char = (*str) + 0x70; }	//   ...	   +112
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	781b      	ldrb	r3, [r3, #0]
 8001820:	b25b      	sxtb	r3, r3
 8001822:	2b00      	cmp	r3, #0
 8001824:	da08      	bge.n	8001838 <ST7565_Print+0xcc>
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	2b8f      	cmp	r3, #143	; 0x8f
 800182c:	d804      	bhi.n	8001838 <ST7565_Print+0xcc>
 800182e:	68bb      	ldr	r3, [r7, #8]
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	3370      	adds	r3, #112	; 0x70
 8001834:	75fb      	strb	r3, [r7, #23]
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
				break;
 8001836:	e016      	b.n	8001866 <ST7565_Print+0xfa>
					else if ((uint8_t)*str == 0x94) { buff_char = 0xBA; break; }		//    (          DrawChar() )
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	781b      	ldrb	r3, [r3, #0]
 800183c:	2b94      	cmp	r3, #148	; 0x94
 800183e:	d102      	bne.n	8001846 <ST7565_Print+0xda>
 8001840:	23ba      	movs	r3, #186	; 0xba
 8001842:	75fb      	strb	r3, [r7, #23]
 8001844:	e010      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x96) { buff_char = 0xB3; break; }		//    (          DrawChar() )
 8001846:	68bb      	ldr	r3, [r7, #8]
 8001848:	781b      	ldrb	r3, [r3, #0]
 800184a:	2b96      	cmp	r3, #150	; 0x96
 800184c:	d102      	bne.n	8001854 <ST7565_Print+0xe8>
 800184e:	23b3      	movs	r3, #179	; 0xb3
 8001850:	75fb      	strb	r3, [r7, #23]
 8001852:	e009      	b.n	8001868 <ST7565_Print+0xfc>
					else if ((uint8_t)*str == 0x97) { buff_char = 0xBF; break; }		//    (          DrawChar() )
 8001854:	68bb      	ldr	r3, [r7, #8]
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b97      	cmp	r3, #151	; 0x97
 800185a:	d104      	bne.n	8001866 <ST7565_Print+0xfa>
 800185c:	23bf      	movs	r3, #191	; 0xbf
 800185e:	75fb      	strb	r3, [r7, #23]
 8001860:	e002      	b.n	8001868 <ST7565_Print+0xfc>
				break;
 8001862:	bf00      	nop
 8001864:	e000      	b.n	8001868 <ST7565_Print+0xfc>
				break;
 8001866:	bf00      	nop
				//}
			}
			//       2   
			len--;
 8001868:	8abb      	ldrh	r3, [r7, #20]
 800186a:	3b01      	subs	r3, #1
 800186c:	82bb      	strh	r3, [r7, #20]
			ST7565_DrawChar(x, y, buff_char, Font, multiplier, color);
 800186e:	7dfa      	ldrb	r2, [r7, #23]
 8001870:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001874:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001878:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800187c:	9301      	str	r3, [sp, #4]
 800187e:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001882:	9300      	str	r3, [sp, #0]
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	f7ff fdf5 	bl	8001474 <ST7565_DrawChar>
 800188a:	e00e      	b.n	80018aa <ST7565_Print+0x13e>
		} else {
			ST7565_DrawChar(x, y, *str, Font, multiplier, color);
 800188c:	68bb      	ldr	r3, [r7, #8]
 800188e:	781a      	ldrb	r2, [r3, #0]
 8001890:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 8001894:	f9b7 000e 	ldrsh.w	r0, [r7, #14]
 8001898:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800189c:	9301      	str	r3, [sp, #4]
 800189e:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018a2:	9300      	str	r3, [sp, #0]
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	f7ff fde5 	bl	8001474 <ST7565_DrawChar>
		}
		
		x += (Font->FontWidth * multiplier);
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	b29a      	uxth	r2, r3
 80018b0:	f897 3020 	ldrb.w	r3, [r7, #32]
 80018b4:	b29b      	uxth	r3, r3
 80018b6:	fb12 f303 	smulbb	r3, r2, r3
 80018ba:	b29a      	uxth	r2, r3
 80018bc:	89fb      	ldrh	r3, [r7, #14]
 80018be:	4413      	add	r3, r2
 80018c0:	b29b      	uxth	r3, r3
 80018c2:	81fb      	strh	r3, [r7, #14]
		str++;
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	3301      	adds	r3, #1
 80018c8:	60bb      	str	r3, [r7, #8]
	while (len--) {
 80018ca:	8abb      	ldrh	r3, [r7, #20]
 80018cc:	1e5a      	subs	r2, r3, #1
 80018ce:	82ba      	strh	r2, [r7, #20]
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	f47f af62 	bne.w	800179a <ST7565_Print+0x2e>
	}
}
 80018d6:	bf00      	nop
 80018d8:	bf00      	nop
 80018da:	3718      	adds	r7, #24
 80018dc:	46bd      	mov	sp, r7
 80018de:	bd80      	pop	{r7, pc}

080018e0 <ST7565_DrawLine>:
	* @param	(  ):	       0  1
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawLine(int16_t x0, int16_t y0, int16_t x1, int16_t y1, uint8_t c)
{
 80018e0:	b590      	push	{r4, r7, lr}
 80018e2:	b087      	sub	sp, #28
 80018e4:	af00      	add	r7, sp, #0
 80018e6:	4604      	mov	r4, r0
 80018e8:	4608      	mov	r0, r1
 80018ea:	4611      	mov	r1, r2
 80018ec:	461a      	mov	r2, r3
 80018ee:	4623      	mov	r3, r4
 80018f0:	80fb      	strh	r3, [r7, #6]
 80018f2:	4603      	mov	r3, r0
 80018f4:	80bb      	strh	r3, [r7, #4]
 80018f6:	460b      	mov	r3, r1
 80018f8:	807b      	strh	r3, [r7, #2]
 80018fa:	4613      	mov	r3, r2
 80018fc:	803b      	strh	r3, [r7, #0]
int16_t dx, dy, sx, sy, err, e2, i, tmp;
	
	/* Check for overflow */
	if (x0 >= SCREEN_WIDTH)  x0 = SCREEN_WIDTH  - 1;
 80018fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001902:	2b7f      	cmp	r3, #127	; 0x7f
 8001904:	dd01      	ble.n	800190a <ST7565_DrawLine+0x2a>
 8001906:	237f      	movs	r3, #127	; 0x7f
 8001908:	80fb      	strh	r3, [r7, #6]
	if (x1 >= SCREEN_WIDTH)  x1 = SCREEN_WIDTH  - 1;
 800190a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800190e:	2b7f      	cmp	r3, #127	; 0x7f
 8001910:	dd01      	ble.n	8001916 <ST7565_DrawLine+0x36>
 8001912:	237f      	movs	r3, #127	; 0x7f
 8001914:	807b      	strh	r3, [r7, #2]
	if (y0 >= SCREEN_HEIGHT) y0 = SCREEN_HEIGHT - 1;
 8001916:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800191a:	2b3f      	cmp	r3, #63	; 0x3f
 800191c:	dd01      	ble.n	8001922 <ST7565_DrawLine+0x42>
 800191e:	233f      	movs	r3, #63	; 0x3f
 8001920:	80bb      	strh	r3, [r7, #4]
	if (y1 >= SCREEN_HEIGHT) y1 = SCREEN_HEIGHT - 1;
 8001922:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001926:	2b3f      	cmp	r3, #63	; 0x3f
 8001928:	dd01      	ble.n	800192e <ST7565_DrawLine+0x4e>
 800192a:	233f      	movs	r3, #63	; 0x3f
 800192c:	803b      	strh	r3, [r7, #0]
	
	dx = (x0 < x1) ? (x1 - x0) : (x0 - x1); 
 800192e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001932:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001936:	429a      	cmp	r2, r3
 8001938:	da05      	bge.n	8001946 <ST7565_DrawLine+0x66>
 800193a:	887a      	ldrh	r2, [r7, #2]
 800193c:	88fb      	ldrh	r3, [r7, #6]
 800193e:	1ad3      	subs	r3, r2, r3
 8001940:	b29b      	uxth	r3, r3
 8001942:	b21b      	sxth	r3, r3
 8001944:	e004      	b.n	8001950 <ST7565_DrawLine+0x70>
 8001946:	88fa      	ldrh	r2, [r7, #6]
 8001948:	887b      	ldrh	r3, [r7, #2]
 800194a:	1ad3      	subs	r3, r2, r3
 800194c:	b29b      	uxth	r3, r3
 800194e:	b21b      	sxth	r3, r3
 8001950:	827b      	strh	r3, [r7, #18]
	dy = (y0 < y1) ? (y1 - y0) : (y0 - y1); 
 8001952:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001956:	f9b7 3000 	ldrsh.w	r3, [r7]
 800195a:	429a      	cmp	r2, r3
 800195c:	da05      	bge.n	800196a <ST7565_DrawLine+0x8a>
 800195e:	883a      	ldrh	r2, [r7, #0]
 8001960:	88bb      	ldrh	r3, [r7, #4]
 8001962:	1ad3      	subs	r3, r2, r3
 8001964:	b29b      	uxth	r3, r3
 8001966:	b21b      	sxth	r3, r3
 8001968:	e004      	b.n	8001974 <ST7565_DrawLine+0x94>
 800196a:	88ba      	ldrh	r2, [r7, #4]
 800196c:	883b      	ldrh	r3, [r7, #0]
 800196e:	1ad3      	subs	r3, r2, r3
 8001970:	b29b      	uxth	r3, r3
 8001972:	b21b      	sxth	r3, r3
 8001974:	823b      	strh	r3, [r7, #16]
	sx = (x0 < x1) ? 1 : -1; 
 8001976:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800197a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800197e:	429a      	cmp	r2, r3
 8001980:	da01      	bge.n	8001986 <ST7565_DrawLine+0xa6>
 8001982:	2301      	movs	r3, #1
 8001984:	e001      	b.n	800198a <ST7565_DrawLine+0xaa>
 8001986:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800198a:	81fb      	strh	r3, [r7, #14]
	sy = (y0 < y1) ? 1 : -1; 
 800198c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001990:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001994:	429a      	cmp	r2, r3
 8001996:	da01      	bge.n	800199c <ST7565_DrawLine+0xbc>
 8001998:	2301      	movs	r3, #1
 800199a:	e001      	b.n	80019a0 <ST7565_DrawLine+0xc0>
 800199c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80019a0:	81bb      	strh	r3, [r7, #12]
	err = ((dx > dy) ? dx : -dy) / 2; 
 80019a2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 80019a6:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019aa:	429a      	cmp	r2, r3
 80019ac:	dd06      	ble.n	80019bc <ST7565_DrawLine+0xdc>
 80019ae:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019b2:	0fda      	lsrs	r2, r3, #31
 80019b4:	4413      	add	r3, r2
 80019b6:	105b      	asrs	r3, r3, #1
 80019b8:	b21b      	sxth	r3, r3
 80019ba:	e006      	b.n	80019ca <ST7565_DrawLine+0xea>
 80019bc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80019c0:	0fda      	lsrs	r2, r3, #31
 80019c2:	4413      	add	r3, r2
 80019c4:	105b      	asrs	r3, r3, #1
 80019c6:	425b      	negs	r3, r3
 80019c8:	b21b      	sxth	r3, r3
 80019ca:	82fb      	strh	r3, [r7, #22]

	if (dx == 0) {
 80019cc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d130      	bne.n	8001a36 <ST7565_DrawLine+0x156>
		if (y1 < y0) {
 80019d4:	f9b7 2000 	ldrsh.w	r2, [r7]
 80019d8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80019dc:	429a      	cmp	r2, r3
 80019de:	da05      	bge.n	80019ec <ST7565_DrawLine+0x10c>
			tmp = y1;
 80019e0:	883b      	ldrh	r3, [r7, #0]
 80019e2:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 80019e4:	88bb      	ldrh	r3, [r7, #4]
 80019e6:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 80019e8:	893b      	ldrh	r3, [r7, #8]
 80019ea:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 80019ec:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 80019f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f4:	429a      	cmp	r2, r3
 80019f6:	da05      	bge.n	8001a04 <ST7565_DrawLine+0x124>
			tmp = x1;
 80019f8:	887b      	ldrh	r3, [r7, #2]
 80019fa:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 80019fc:	88fb      	ldrh	r3, [r7, #6]
 80019fe:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001a00:	893b      	ldrh	r3, [r7, #8]
 8001a02:	80fb      	strh	r3, [r7, #6]
		}
		
		// Vertical line
		for (i = y0; i <= y1; i++) ST7565_Draw_pixel(x0, i, c);
 8001a04:	88bb      	ldrh	r3, [r7, #4]
 8001a06:	82bb      	strh	r3, [r7, #20]
 8001a08:	e00e      	b.n	8001a28 <ST7565_DrawLine+0x148>
 8001a0a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a0e:	f9b7 1014 	ldrsh.w	r1, [r7, #20]
 8001a12:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff fc96 	bl	8001348 <ST7565_Draw_pixel>
 8001a1c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	3301      	adds	r3, #1
 8001a24:	b29b      	uxth	r3, r3
 8001a26:	82bb      	strh	r3, [r7, #20]
 8001a28:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001a2c:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001a30:	429a      	cmp	r2, r3
 8001a32:	ddea      	ble.n	8001a0a <ST7565_DrawLine+0x12a>
		
		return;
 8001a34:	e06e      	b.n	8001b14 <ST7565_DrawLine+0x234>
	}
	
	if (dy == 0) {
 8001a36:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d130      	bne.n	8001aa0 <ST7565_DrawLine+0x1c0>
		if (y1 < y0) {
 8001a3e:	f9b7 2000 	ldrsh.w	r2, [r7]
 8001a42:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	da05      	bge.n	8001a56 <ST7565_DrawLine+0x176>
			tmp = y1;
 8001a4a:	883b      	ldrh	r3, [r7, #0]
 8001a4c:	813b      	strh	r3, [r7, #8]
			y1 = y0;
 8001a4e:	88bb      	ldrh	r3, [r7, #4]
 8001a50:	803b      	strh	r3, [r7, #0]
			y0 = tmp;
 8001a52:	893b      	ldrh	r3, [r7, #8]
 8001a54:	80bb      	strh	r3, [r7, #4]
		}
		
		if (x1 < x0) {
 8001a56:	f9b7 2002 	ldrsh.w	r2, [r7, #2]
 8001a5a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a5e:	429a      	cmp	r2, r3
 8001a60:	da05      	bge.n	8001a6e <ST7565_DrawLine+0x18e>
			tmp = x1;
 8001a62:	887b      	ldrh	r3, [r7, #2]
 8001a64:	813b      	strh	r3, [r7, #8]
			x1 = x0;
 8001a66:	88fb      	ldrh	r3, [r7, #6]
 8001a68:	807b      	strh	r3, [r7, #2]
			x0 = tmp;
 8001a6a:	893b      	ldrh	r3, [r7, #8]
 8001a6c:	80fb      	strh	r3, [r7, #6]
		}
		
		// Horizontal line
		for (i = x0; i <= x1; i++) ST7565_Draw_pixel(i, y0, c);
 8001a6e:	88fb      	ldrh	r3, [r7, #6]
 8001a70:	82bb      	strh	r3, [r7, #20]
 8001a72:	e00e      	b.n	8001a92 <ST7565_DrawLine+0x1b2>
 8001a74:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001a78:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001a7c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a80:	4618      	mov	r0, r3
 8001a82:	f7ff fc61 	bl	8001348 <ST7565_Draw_pixel>
 8001a86:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8001a8a:	b29b      	uxth	r3, r3
 8001a8c:	3301      	adds	r3, #1
 8001a8e:	b29b      	uxth	r3, r3
 8001a90:	82bb      	strh	r3, [r7, #20]
 8001a92:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 8001a96:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001a9a:	429a      	cmp	r2, r3
 8001a9c:	ddea      	ble.n	8001a74 <ST7565_DrawLine+0x194>
		
		return;
 8001a9e:	e039      	b.n	8001b14 <ST7565_DrawLine+0x234>
	}
	
	while (1) {
		ST7565_Draw_pixel(x0, y0, c);
 8001aa0:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001aa4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001aa8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001aac:	4618      	mov	r0, r3
 8001aae:	f7ff fc4b 	bl	8001348 <ST7565_Draw_pixel>
		if (x0 == x1 && y0 == y1) break;
 8001ab2:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001ab6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001aba:	429a      	cmp	r2, r3
 8001abc:	d105      	bne.n	8001aca <ST7565_DrawLine+0x1ea>
 8001abe:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001ac2:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001ac6:	429a      	cmp	r2, r3
 8001ac8:	d023      	beq.n	8001b12 <ST7565_DrawLine+0x232>

		e2 = err; 
 8001aca:	8afb      	ldrh	r3, [r7, #22]
 8001acc:	817b      	strh	r3, [r7, #10]
		if (e2 > -dx) {
 8001ace:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001ad2:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ad6:	425b      	negs	r3, r3
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	dd09      	ble.n	8001af0 <ST7565_DrawLine+0x210>
			err -= dy;
 8001adc:	8afa      	ldrh	r2, [r7, #22]
 8001ade:	8a3b      	ldrh	r3, [r7, #16]
 8001ae0:	1ad3      	subs	r3, r2, r3
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	82fb      	strh	r3, [r7, #22]
			x0 += sx;
 8001ae6:	88fa      	ldrh	r2, [r7, #6]
 8001ae8:	89fb      	ldrh	r3, [r7, #14]
 8001aea:	4413      	add	r3, r2
 8001aec:	b29b      	uxth	r3, r3
 8001aee:	80fb      	strh	r3, [r7, #6]
		} 
		if (e2 < dy) {
 8001af0:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8001af4:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001af8:	429a      	cmp	r2, r3
 8001afa:	dad1      	bge.n	8001aa0 <ST7565_DrawLine+0x1c0>
			err += dx;
 8001afc:	8afa      	ldrh	r2, [r7, #22]
 8001afe:	8a7b      	ldrh	r3, [r7, #18]
 8001b00:	4413      	add	r3, r2
 8001b02:	b29b      	uxth	r3, r3
 8001b04:	82fb      	strh	r3, [r7, #22]
			y0 += sy;
 8001b06:	88ba      	ldrh	r2, [r7, #4]
 8001b08:	89bb      	ldrh	r3, [r7, #12]
 8001b0a:	4413      	add	r3, r2
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	80bb      	strh	r3, [r7, #4]
		ST7565_Draw_pixel(x0, y0, c);
 8001b10:	e7c6      	b.n	8001aa0 <ST7565_DrawLine+0x1c0>
		if (x0 == x1 && y0 == y1) break;
 8001b12:	bf00      	nop
		} 
	}
}
 8001b14:	371c      	adds	r7, #28
 8001b16:	46bd      	mov	sp, r7
 8001b18:	bd90      	pop	{r4, r7, pc}

08001b1a <ST7565_DrawRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001b1a:	b590      	push	{r4, r7, lr}
 8001b1c:	b085      	sub	sp, #20
 8001b1e:	af02      	add	r7, sp, #8
 8001b20:	4604      	mov	r4, r0
 8001b22:	4608      	mov	r0, r1
 8001b24:	4611      	mov	r1, r2
 8001b26:	461a      	mov	r2, r3
 8001b28:	4623      	mov	r3, r4
 8001b2a:	80fb      	strh	r3, [r7, #6]
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	80bb      	strh	r3, [r7, #4]
 8001b30:	460b      	mov	r3, r1
 8001b32:	807b      	strh	r3, [r7, #2]
 8001b34:	4613      	mov	r3, r2
 8001b36:	803b      	strh	r3, [r7, #0]
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001b38:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b3c:	2b7f      	cmp	r3, #127	; 0x7f
 8001b3e:	dc6a      	bgt.n	8001c16 <ST7565_DrawRectangle+0xfc>
 8001b40:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001b44:	2b3f      	cmp	r3, #63	; 0x3f
 8001b46:	dc66      	bgt.n	8001c16 <ST7565_DrawRectangle+0xfc>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001b48:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001b4c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001b50:	4413      	add	r3, r2
 8001b52:	2b7f      	cmp	r3, #127	; 0x7f
 8001b54:	dd04      	ble.n	8001b60 <ST7565_DrawRectangle+0x46>
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001b5c:	b29b      	uxth	r3, r3
 8001b5e:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001b60:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001b64:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001b68:	4413      	add	r3, r2
 8001b6a:	2b3f      	cmp	r3, #63	; 0x3f
 8001b6c:	dd04      	ble.n	8001b78 <ST7565_DrawRectangle+0x5e>
 8001b6e:	88bb      	ldrh	r3, [r7, #4]
 8001b70:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001b74:	b29b      	uxth	r3, r3
 8001b76:	803b      	strh	r3, [r7, #0]
	
	// Draw 4 lines
	ST7565_DrawLine(x, y, x + w, y, c);         // Top line
 8001b78:	88fa      	ldrh	r2, [r7, #6]
 8001b7a:	887b      	ldrh	r3, [r7, #2]
 8001b7c:	4413      	add	r3, r2
 8001b7e:	b29b      	uxth	r3, r3
 8001b80:	b21a      	sxth	r2, r3
 8001b82:	f9b7 4004 	ldrsh.w	r4, [r7, #4]
 8001b86:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001b8a:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001b8e:	7e3b      	ldrb	r3, [r7, #24]
 8001b90:	9300      	str	r3, [sp, #0]
 8001b92:	4623      	mov	r3, r4
 8001b94:	f7ff fea4 	bl	80018e0 <ST7565_DrawLine>
	ST7565_DrawLine(x, y + h, x + w, y + h, c); // Bottom line
 8001b98:	88ba      	ldrh	r2, [r7, #4]
 8001b9a:	883b      	ldrh	r3, [r7, #0]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b29b      	uxth	r3, r3
 8001ba0:	b219      	sxth	r1, r3
 8001ba2:	88fa      	ldrh	r2, [r7, #6]
 8001ba4:	887b      	ldrh	r3, [r7, #2]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	b29b      	uxth	r3, r3
 8001baa:	b21c      	sxth	r4, r3
 8001bac:	88ba      	ldrh	r2, [r7, #4]
 8001bae:	883b      	ldrh	r3, [r7, #0]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	b29b      	uxth	r3, r3
 8001bb4:	b21a      	sxth	r2, r3
 8001bb6:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001bba:	7e3b      	ldrb	r3, [r7, #24]
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	4613      	mov	r3, r2
 8001bc0:	4622      	mov	r2, r4
 8001bc2:	f7ff fe8d 	bl	80018e0 <ST7565_DrawLine>
	ST7565_DrawLine(x, y, x, y + h, c);         // Left line
 8001bc6:	88ba      	ldrh	r2, [r7, #4]
 8001bc8:	883b      	ldrh	r3, [r7, #0]
 8001bca:	4413      	add	r3, r2
 8001bcc:	b29b      	uxth	r3, r3
 8001bce:	b21c      	sxth	r4, r3
 8001bd0:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001bd4:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001bd8:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001bdc:	7e3b      	ldrb	r3, [r7, #24]
 8001bde:	9300      	str	r3, [sp, #0]
 8001be0:	4623      	mov	r3, r4
 8001be2:	f7ff fe7d 	bl	80018e0 <ST7565_DrawLine>
	ST7565_DrawLine(x + w, y, x + w, y + h, c); // Right line
 8001be6:	88fa      	ldrh	r2, [r7, #6]
 8001be8:	887b      	ldrh	r3, [r7, #2]
 8001bea:	4413      	add	r3, r2
 8001bec:	b29b      	uxth	r3, r3
 8001bee:	b218      	sxth	r0, r3
 8001bf0:	88fa      	ldrh	r2, [r7, #6]
 8001bf2:	887b      	ldrh	r3, [r7, #2]
 8001bf4:	4413      	add	r3, r2
 8001bf6:	b29b      	uxth	r3, r3
 8001bf8:	b21c      	sxth	r4, r3
 8001bfa:	88ba      	ldrh	r2, [r7, #4]
 8001bfc:	883b      	ldrh	r3, [r7, #0]
 8001bfe:	4413      	add	r3, r2
 8001c00:	b29b      	uxth	r3, r3
 8001c02:	b21a      	sxth	r2, r3
 8001c04:	f9b7 1004 	ldrsh.w	r1, [r7, #4]
 8001c08:	7e3b      	ldrb	r3, [r7, #24]
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	4613      	mov	r3, r2
 8001c0e:	4622      	mov	r2, r4
 8001c10:	f7ff fe66 	bl	80018e0 <ST7565_DrawLine>
 8001c14:	e000      	b.n	8001c18 <ST7565_DrawRectangle+0xfe>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001c16:	bf00      	nop
}
 8001c18:	370c      	adds	r7, #12
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd90      	pop	{r4, r7, pc}

08001c1e <ST7565_DrawFilledRectangle>:
	* @param	(  ):	        
								X(0 - 127)  Y(0 - 63)
	* @return  (  ):	
*******************************************************************************/
void ST7565_DrawFilledRectangle(int16_t x, int16_t y, int16_t w, int16_t h, uint8_t c)
{
 8001c1e:	b590      	push	{r4, r7, lr}
 8001c20:	b087      	sub	sp, #28
 8001c22:	af02      	add	r7, sp, #8
 8001c24:	4604      	mov	r4, r0
 8001c26:	4608      	mov	r0, r1
 8001c28:	4611      	mov	r1, r2
 8001c2a:	461a      	mov	r2, r3
 8001c2c:	4623      	mov	r3, r4
 8001c2e:	80fb      	strh	r3, [r7, #6]
 8001c30:	4603      	mov	r3, r0
 8001c32:	80bb      	strh	r3, [r7, #4]
 8001c34:	460b      	mov	r3, r1
 8001c36:	807b      	strh	r3, [r7, #2]
 8001c38:	4613      	mov	r3, r2
 8001c3a:	803b      	strh	r3, [r7, #0]
uint8_t i;
	
	// Check input parameters
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001c3c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c40:	2b7f      	cmp	r3, #127	; 0x7f
 8001c42:	dc41      	bgt.n	8001cc8 <ST7565_DrawFilledRectangle+0xaa>
 8001c44:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8001c48:	2b3f      	cmp	r3, #63	; 0x3f
 8001c4a:	dc3d      	bgt.n	8001cc8 <ST7565_DrawFilledRectangle+0xaa>
	
	// Check width and height
	if ((x + w) >= SCREEN_WIDTH)  w = SCREEN_WIDTH  - x;
 8001c4c:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8001c50:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8001c54:	4413      	add	r3, r2
 8001c56:	2b7f      	cmp	r3, #127	; 0x7f
 8001c58:	dd04      	ble.n	8001c64 <ST7565_DrawFilledRectangle+0x46>
 8001c5a:	88fb      	ldrh	r3, [r7, #6]
 8001c5c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001c60:	b29b      	uxth	r3, r3
 8001c62:	807b      	strh	r3, [r7, #2]
	if ((y + h) >= SCREEN_HEIGHT) h = SCREEN_HEIGHT - y;
 8001c64:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8001c68:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	2b3f      	cmp	r3, #63	; 0x3f
 8001c70:	dd04      	ble.n	8001c7c <ST7565_DrawFilledRectangle+0x5e>
 8001c72:	88bb      	ldrh	r3, [r7, #4]
 8001c74:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001c78:	b29b      	uxth	r3, r3
 8001c7a:	803b      	strh	r3, [r7, #0]
	
	for (i = 0; i <= h; i++) ST7565_DrawLine(x, y + i, x + w, y + i, c);
 8001c7c:	2300      	movs	r3, #0
 8001c7e:	73fb      	strb	r3, [r7, #15]
 8001c80:	e01c      	b.n	8001cbc <ST7565_DrawFilledRectangle+0x9e>
 8001c82:	7bfb      	ldrb	r3, [r7, #15]
 8001c84:	b29a      	uxth	r2, r3
 8001c86:	88bb      	ldrh	r3, [r7, #4]
 8001c88:	4413      	add	r3, r2
 8001c8a:	b29b      	uxth	r3, r3
 8001c8c:	b219      	sxth	r1, r3
 8001c8e:	88fa      	ldrh	r2, [r7, #6]
 8001c90:	887b      	ldrh	r3, [r7, #2]
 8001c92:	4413      	add	r3, r2
 8001c94:	b29b      	uxth	r3, r3
 8001c96:	b21c      	sxth	r4, r3
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	88bb      	ldrh	r3, [r7, #4]
 8001c9e:	4413      	add	r3, r2
 8001ca0:	b29b      	uxth	r3, r3
 8001ca2:	b21a      	sxth	r2, r3
 8001ca4:	f9b7 0006 	ldrsh.w	r0, [r7, #6]
 8001ca8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8001cac:	9300      	str	r3, [sp, #0]
 8001cae:	4613      	mov	r3, r2
 8001cb0:	4622      	mov	r2, r4
 8001cb2:	f7ff fe15 	bl	80018e0 <ST7565_DrawLine>
 8001cb6:	7bfb      	ldrb	r3, [r7, #15]
 8001cb8:	3301      	adds	r3, #1
 8001cba:	73fb      	strb	r3, [r7, #15]
 8001cbc:	7bfa      	ldrb	r2, [r7, #15]
 8001cbe:	f9b7 3000 	ldrsh.w	r3, [r7]
 8001cc2:	429a      	cmp	r2, r3
 8001cc4:	dddd      	ble.n	8001c82 <ST7565_DrawFilledRectangle+0x64>
 8001cc6:	e000      	b.n	8001cca <ST7565_DrawFilledRectangle+0xac>
	if (x >= SCREEN_WIDTH || y >= SCREEN_HEIGHT) return;
 8001cc8:	bf00      	nop
}
 8001cca:	3714      	adds	r7, #20
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd90      	pop	{r4, r7, pc}

08001cd0 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001cd4:	f3bf 8f4f 	dsb	sy
}
 8001cd8:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001cda:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <__NVIC_SystemReset+0x24>)
 8001cdc:	68db      	ldr	r3, [r3, #12]
 8001cde:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001ce2:	4904      	ldr	r1, [pc, #16]	; (8001cf4 <__NVIC_SystemReset+0x24>)
 8001ce4:	4b04      	ldr	r3, [pc, #16]	; (8001cf8 <__NVIC_SystemReset+0x28>)
 8001ce6:	4313      	orrs	r3, r2
 8001ce8:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001cea:	f3bf 8f4f 	dsb	sy
}
 8001cee:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001cf0:	bf00      	nop
 8001cf2:	e7fd      	b.n	8001cf0 <__NVIC_SystemReset+0x20>
 8001cf4:	e000ed00 	.word	0xe000ed00
 8001cf8:	05fa0004 	.word	0x05fa0004

08001cfc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001cfc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d00:	b0c5      	sub	sp, #276	; 0x114
 8001d02:	af0a      	add	r7, sp, #40	; 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d04:	f004 f805 	bl	8005d12 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d08:	f000 fff8 	bl	8002cfc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d0c:	f001 fa30 	bl	8003170 <MX_GPIO_Init>
  MX_TIM4_Init();
 8001d10:	f001 f95e 	bl	8002fd0 <MX_TIM4_Init>
  MX_DMA_Init();
 8001d14:	f001 f9da 	bl	80030cc <MX_DMA_Init>
  MX_RTC_Init();
 8001d18:	f001 f882 	bl	8002e20 <MX_RTC_Init>
  MX_USART2_UART_Init();
 8001d1c:	f001 f9a6 	bl	800306c <MX_USART2_UART_Init>
  MX_SPI2_Init();
 8001d20:	f001 f918 	bl	8002f54 <MX_SPI2_Init>
  MX_SPI1_Init();
 8001d24:	f001 f8d8 	bl	8002ed8 <MX_SPI1_Init>
  MX_I2C1_Init();
 8001d28:	f001 f83a 	bl	8002da0 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */


  if (HAL_TIM_Base_Start_IT(tikPort) != HAL_OK) devError |= devTIK;
 8001d2c:	4b09      	ldr	r3, [pc, #36]	; (8001d54 <main+0x58>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f009 fd71 	bl	800b818 <HAL_TIM_Base_Start_IT>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d006      	beq.n	8001d4a <main+0x4e>
 8001d3c:	4b06      	ldr	r3, [pc, #24]	; (8001d58 <main+0x5c>)
 8001d3e:	881b      	ldrh	r3, [r3, #0]
 8001d40:	f043 0301 	orr.w	r3, r3, #1
 8001d44:	b29a      	uxth	r2, r3
 8001d46:	4b04      	ldr	r3, [pc, #16]	; (8001d58 <main+0x5c>)
 8001d48:	801a      	strh	r2, [r3, #0]

  for (int8_t i = 0; i < 4; i++) {
 8001d4a:	2300      	movs	r3, #0
 8001d4c:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 8001d50:	e017      	b.n	8001d82 <main+0x86>
 8001d52:	bf00      	nop
 8001d54:	20000008 	.word	0x20000008
 8001d58:	20001430 	.word	0x20001430
	  errLedOn(true);
 8001d5c:	2001      	movs	r0, #1
 8001d5e:	f001 fd39 	bl	80037d4 <errLedOn>
	  HAL_Delay(150);
 8001d62:	2096      	movs	r0, #150	; 0x96
 8001d64:	f004 f84a 	bl	8005dfc <HAL_Delay>
	  errLedOn(false);
 8001d68:	2000      	movs	r0, #0
 8001d6a:	f001 fd33 	bl	80037d4 <errLedOn>
	  HAL_Delay(150);
 8001d6e:	2096      	movs	r0, #150	; 0x96
 8001d70:	f004 f844 	bl	8005dfc <HAL_Delay>
  for (int8_t i = 0; i < 4; i++) {
 8001d74:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	b2db      	uxtb	r3, r3
 8001d7e:	f887 30e7 	strb.w	r3, [r7, #231]	; 0xe7
 8001d82:	f997 30e7 	ldrsb.w	r3, [r7, #231]	; 0xe7
 8001d86:	2b03      	cmp	r3, #3
 8001d88:	dde8      	ble.n	8001d5c <main+0x60>
  }

  if (HAL_UART_Receive_IT(cmdPort, &rxByte, 1) != HAL_OK) devError |= devUART;
 8001d8a:	4bc7      	ldr	r3, [pc, #796]	; (80020a8 <main+0x3ac>)
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	2201      	movs	r2, #1
 8001d90:	49c6      	ldr	r1, [pc, #792]	; (80020ac <main+0x3b0>)
 8001d92:	4618      	mov	r0, r3
 8001d94:	f00a fa18 	bl	800c1c8 <HAL_UART_Receive_IT>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d006      	beq.n	8001dac <main+0xb0>
 8001d9e:	4bc4      	ldr	r3, [pc, #784]	; (80020b0 <main+0x3b4>)
 8001da0:	881b      	ldrh	r3, [r3, #0]
 8001da2:	f043 0302 	orr.w	r3, r3, #2
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	4bc1      	ldr	r3, [pc, #772]	; (80020b0 <main+0x3b4>)
 8001daa:	801a      	strh	r2, [r3, #0]

  set_Date(epoch);
 8001dac:	4bc1      	ldr	r3, [pc, #772]	; (80020b4 <main+0x3b8>)
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	4618      	mov	r0, r3
 8001db2:	f001 fd35 	bl	8003820 <set_Date>

  HAL_Delay(250);
 8001db6:	20fa      	movs	r0, #250	; 0xfa
 8001db8:	f004 f820 	bl	8005dfc <HAL_Delay>

  Report(1, "[que:%u] Start application ver.%s\r\n", cntEvt, ver);
 8001dbc:	4bbe      	ldr	r3, [pc, #760]	; (80020b8 <main+0x3bc>)
 8001dbe:	781b      	ldrb	r3, [r3, #0]
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	461a      	mov	r2, r3
 8001dc4:	4bbd      	ldr	r3, [pc, #756]	; (80020bc <main+0x3c0>)
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	49bd      	ldr	r1, [pc, #756]	; (80020c0 <main+0x3c4>)
 8001dca:	2001      	movs	r0, #1
 8001dcc:	f001 fe22 	bl	8003a14 <Report>

#ifdef SET_W25FLASH
    chipPresent = W25qxx_Init();
 8001dd0:	f003 fb26 	bl	8005420 <W25qxx_Init>
 8001dd4:	4603      	mov	r3, r0
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	4bba      	ldr	r3, [pc, #744]	; (80020c4 <main+0x3c8>)
 8001dda:	701a      	strb	r2, [r3, #0]
    uint32_t cid = W25qxx_getChipID();
 8001ddc:	f003 fbda 	bl	8005594 <W25qxx_getChipID>
 8001de0:	f8c7 00c0 	str.w	r0, [r7, #192]	; 0xc0
    if ( chipPresent && ((cid >= W25Q10) && (cid <= W25Q128)) ) validChipID = true;
 8001de4:	4bb7      	ldr	r3, [pc, #732]	; (80020c4 <main+0x3c8>)
 8001de6:	781b      	ldrb	r3, [r3, #0]
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d00a      	beq.n	8001e02 <main+0x106>
 8001dec:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d006      	beq.n	8001e02 <main+0x106>
 8001df4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001df8:	2b08      	cmp	r3, #8
 8001dfa:	d802      	bhi.n	8001e02 <main+0x106>
 8001dfc:	4bb2      	ldr	r3, [pc, #712]	; (80020c8 <main+0x3cc>)
 8001dfe:	2201      	movs	r2, #1
 8001e00:	701a      	strb	r2, [r3, #0]
    list_sector = W25qxx_getPageSize() << 1;//2;
 8001e02:	f003 fbeb 	bl	80055dc <W25qxx_getPageSize>
 8001e06:	4603      	mov	r3, r0
 8001e08:	005b      	lsls	r3, r3, #1
 8001e0a:	461a      	mov	r2, r3
 8001e0c:	4baf      	ldr	r3, [pc, #700]	; (80020cc <main+0x3d0>)
 8001e0e:	601a      	str	r2, [r3, #0]

#endif

#ifdef SET_NEW_RDA

    rdaID = rda5807_init(&Freq);
 8001e10:	48af      	ldr	r0, [pc, #700]	; (80020d0 <main+0x3d4>)
 8001e12:	f002 f9bf 	bl	8004194 <rda5807_init>
 8001e16:	4603      	mov	r3, r0
 8001e18:	461a      	mov	r2, r3
 8001e1a:	4bae      	ldr	r3, [pc, #696]	; (80020d4 <main+0x3d8>)
 8001e1c:	701a      	strb	r2, [r3, #0]
    RSSI = rda5807_rssi();
 8001e1e:	f002 fa27 	bl	8004270 <rda5807_rssi>
 8001e22:	4603      	mov	r3, r0
 8001e24:	461a      	mov	r2, r3
 8001e26:	4bac      	ldr	r3, [pc, #688]	; (80020d8 <main+0x3dc>)
 8001e28:	801a      	strh	r2, [r3, #0]
    rda5807_SetVolume(Volume);
 8001e2a:	4bac      	ldr	r3, [pc, #688]	; (80020dc <main+0x3e0>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f002 fbf6 	bl	8004620 <rda5807_SetVolume>
    rda5807_SetBassBoost(BassBoost);
 8001e34:	4baa      	ldr	r3, [pc, #680]	; (80020e0 <main+0x3e4>)
 8001e36:	781b      	ldrb	r3, [r3, #0]
 8001e38:	4618      	mov	r0, r3
 8001e3a:	f002 fc39 	bl	80046b0 <rda5807_SetBassBoost>
    stereo = rda5807_Get_StereoMonoFlag();
 8001e3e:	f002 fd4d 	bl	80048dc <rda5807_Get_StereoMonoFlag>
 8001e42:	4603      	mov	r3, r0
 8001e44:	461a      	mov	r2, r3
 8001e46:	4ba7      	ldr	r3, [pc, #668]	; (80020e4 <main+0x3e8>)
 8001e48:	701a      	strb	r2, [r3, #0]
    Chan = rda5807_Get_Channel();
 8001e4a:	f002 fd5f 	bl	800490c <rda5807_Get_Channel>
 8001e4e:	4603      	mov	r3, r0
 8001e50:	461a      	mov	r2, r3
 8001e52:	4ba5      	ldr	r3, [pc, #660]	; (80020e8 <main+0x3ec>)
 8001e54:	801a      	strh	r2, [r3, #0]
#endif

#ifdef SET_DISPLAY

	#ifdef FONT_6x8
  		FontDef_t Font_6x8 = { 6, 8, Font6x8 };
 8001e56:	4aa5      	ldr	r2, [pc, #660]	; (80020ec <main+0x3f0>)
 8001e58:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001e5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001e60:	6018      	str	r0, [r3, #0]
 8001e62:	3304      	adds	r3, #4
 8001e64:	8019      	strh	r1, [r3, #0]
  		lfnt = &Font_6x8;
 8001e66:	4aa2      	ldr	r2, [pc, #648]	; (80020f0 <main+0x3f4>)
 8001e68:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001e6c:	6013      	str	r3, [r2, #0]
	#endif


  	uint16_t lin1 = 1;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
  	uint16_t lin2 = lin1 + Font_6x8.FontHeight + 3;//chipID...
 8001e74:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8001e78:	b29a      	uxth	r2, r3
 8001e7a:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8001e7e:	4413      	add	r3, r2
 8001e80:	b29b      	uxth	r3, r3
 8001e82:	3303      	adds	r3, #3
 8001e84:	f8a7 30bc 	strh.w	r3, [r7, #188]	; 0xbc
  	uint16_t lin3 = lin2 + Font_6x8.FontHeight;//Band...
 8001e88:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8001e8c:	b29a      	uxth	r2, r3
 8001e8e:	f8b7 30bc 	ldrh.w	r3, [r7, #188]	; 0xbc
 8001e92:	4413      	add	r3, r2
 8001e94:	f8a7 30ba 	strh.w	r3, [r7, #186]	; 0xba
  	uint16_t lin4 = lin3 + Font_6x8.FontHeight;//Volume...//Freq...
 8001e98:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8001e9c:	b29a      	uxth	r2, r3
 8001e9e:	f8b7 30ba 	ldrh.w	r3, [r7, #186]	; 0xba
 8001ea2:	4413      	add	r3, r2
 8001ea4:	f8a7 30b8 	strh.w	r3, [r7, #184]	; 0xb8
  	uint16_t lin5 = lin4 + Font_6x8.FontHeight;//Freq...//Volume...
 8001ea8:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	f8b7 30b8 	ldrh.w	r3, [r7, #184]	; 0xb8
 8001eb2:	4413      	add	r3, r2
 8001eb4:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6
  	uint16_t lin6 = lin5 + Font_6x8.FontHeight;//Station
 8001eb8:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8001ec2:	4413      	add	r3, r2
 8001ec4:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
  	char st[64];
  	char sta[64];

  	ST7565_Reset();
 8001ec8:	f7ff f8fe 	bl	80010c8 <ST7565_Reset>
  	ST7565_Init();
 8001ecc:	f7ff fa14 	bl	80012f8 <ST7565_Init>

  	ST7565_CMD_DISPLAY(CMD_DISPLAY_ON);
 8001ed0:	20af      	movs	r0, #175	; 0xaf
 8001ed2:	f7ff fa2b 	bl	800132c <ST7565_CMD_DISPLAY>

    int dl = sprintf(tmp, "Ver.%s", ver);
 8001ed6:	4b79      	ldr	r3, [pc, #484]	; (80020bc <main+0x3c0>)
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	461a      	mov	r2, r3
 8001edc:	4985      	ldr	r1, [pc, #532]	; (80020f4 <main+0x3f8>)
 8001ede:	4886      	ldr	r0, [pc, #536]	; (80020f8 <main+0x3fc>)
 8001ee0:	f00c fab0 	bl	800e444 <siprintf>
 8001ee4:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    uint16_t x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8001ee8:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001eec:	461a      	mov	r2, r3
 8001eee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001ef2:	fb02 f303 	mul.w	r3, r2, r3
 8001ef6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001efa:	105b      	asrs	r3, r3, #1
 8001efc:	b29b      	uxth	r3, r3
 8001efe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f02:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
    ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8001f06:	f9b7 00b2 	ldrsh.w	r0, [r7, #178]	; 0xb2
 8001f0a:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8001f0e:	b29b      	uxth	r3, r3
 8001f10:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	b219      	sxth	r1, r3
 8001f18:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001f1c:	2201      	movs	r2, #1
 8001f1e:	9201      	str	r2, [sp, #4]
 8001f20:	2201      	movs	r2, #1
 8001f22:	9200      	str	r2, [sp, #0]
 8001f24:	4a74      	ldr	r2, [pc, #464]	; (80020f8 <main+0x3fc>)
 8001f26:	f7ff fc21 	bl	800176c <ST7565_Print>

	#if defined(SET_RDA_CHIP) || defined(SET_NEW_RDA)
    	int il = sprintf(st, "RDA5807 chipID:0x%x", rdaID);
 8001f2a:	4b6a      	ldr	r3, [pc, #424]	; (80020d4 <main+0x3d8>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	461a      	mov	r2, r3
 8001f30:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001f34:	4971      	ldr	r1, [pc, #452]	; (80020fc <main+0x400>)
 8001f36:	4618      	mov	r0, r3
 8001f38:	f00c fa84 	bl	800e444 <siprintf>
 8001f3c:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
    	uint16_t xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * il)) >> 1) & 0x7f;
 8001f40:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001f44:	461a      	mov	r2, r3
 8001f46:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001f4a:	fb02 f303 	mul.w	r3, r2, r3
 8001f4e:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001f52:	105b      	asrs	r3, r3, #1
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001f5a:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if (!xf) xf = 1;
 8001f5e:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8001f62:	2b00      	cmp	r3, #0
 8001f64:	d102      	bne.n	8001f6c <main+0x270>
 8001f66:	2301      	movs	r3, #1
 8001f68:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin2, st, &Font_6x8, 1, PIX_ON);
 8001f6c:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 8001f70:	f9b7 10bc 	ldrsh.w	r1, [r7, #188]	; 0xbc
 8001f74:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001f78:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8001f7c:	2401      	movs	r4, #1
 8001f7e:	9401      	str	r4, [sp, #4]
 8001f80:	2401      	movs	r4, #1
 8001f82:	9400      	str	r4, [sp, #0]
 8001f84:	f7ff fbf2 	bl	800176c <ST7565_Print>

    	il = sprintf(st, "FM Band:%.1f-%.1f", lBand, rBand);
 8001f88:	4b5d      	ldr	r3, [pc, #372]	; (8002100 <main+0x404>)
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4618      	mov	r0, r3
 8001f8e:	f7fe fadb 	bl	8000548 <__aeabi_f2d>
 8001f92:	4604      	mov	r4, r0
 8001f94:	460d      	mov	r5, r1
 8001f96:	4b5b      	ldr	r3, [pc, #364]	; (8002104 <main+0x408>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7fe fad4 	bl	8000548 <__aeabi_f2d>
 8001fa0:	4602      	mov	r2, r0
 8001fa2:	460b      	mov	r3, r1
 8001fa4:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8001fa8:	e9cd 2300 	strd	r2, r3, [sp]
 8001fac:	4622      	mov	r2, r4
 8001fae:	462b      	mov	r3, r5
 8001fb0:	4955      	ldr	r1, [pc, #340]	; (8002108 <main+0x40c>)
 8001fb2:	f00c fa47 	bl	800e444 <siprintf>
 8001fb6:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
    	int lib = il;
 8001fba:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001fbe:	613b      	str	r3, [r7, #16]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * il)) >> 1) & 0x7f;
 8001fc0:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8001fc4:	461a      	mov	r2, r3
 8001fc6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001fca:	fb02 f303 	mul.w	r3, r2, r3
 8001fce:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8001fd2:	105b      	asrs	r3, r3, #1
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001fda:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 8001fde:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d003      	beq.n	8001fee <main+0x2f2>
 8001fe6:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8001fea:	2b7d      	cmp	r3, #125	; 0x7d
 8001fec:	d902      	bls.n	8001ff4 <main+0x2f8>
 8001fee:	2301      	movs	r3, #1
 8001ff0:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin3, st, &Font_6x8, 1, PIX_ON);
 8001ff4:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 8001ff8:	f9b7 10ba 	ldrsh.w	r1, [r7, #186]	; 0xba
 8001ffc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002000:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8002004:	2401      	movs	r4, #1
 8002006:	9401      	str	r4, [sp, #4]
 8002008:	2401      	movs	r4, #1
 800200a:	9400      	str	r4, [sp, #0]
 800200c:	f7ff fbae 	bl	800176c <ST7565_Print>

    	int im = sprintf(st, "Vol:%u Bass:%u", Volume, BassBoost);
 8002010:	4b32      	ldr	r3, [pc, #200]	; (80020dc <main+0x3e0>)
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	461a      	mov	r2, r3
 8002016:	4b32      	ldr	r3, [pc, #200]	; (80020e0 <main+0x3e4>)
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	f107 0054 	add.w	r0, r7, #84	; 0x54
 800201e:	493b      	ldr	r1, [pc, #236]	; (800210c <main+0x410>)
 8002020:	f00c fa10 	bl	800e444 <siprintf>
 8002024:	f8c7 00ac 	str.w	r0, [r7, #172]	; 0xac
    	int lim = im;
 8002028:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800202c:	60fb      	str	r3, [r7, #12]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * im)) >> 1) & 0x7f;
 800202e:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8002032:	461a      	mov	r2, r3
 8002034:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002038:	fb02 f303 	mul.w	r3, r2, r3
 800203c:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002040:	105b      	asrs	r3, r3, #1
 8002042:	b29b      	uxth	r3, r3
 8002044:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002048:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 800204c:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002050:	2b00      	cmp	r3, #0
 8002052:	d003      	beq.n	800205c <main+0x360>
 8002054:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002058:	2b7d      	cmp	r3, #125	; 0x7d
 800205a:	d902      	bls.n	8002062 <main+0x366>
 800205c:	2301      	movs	r3, #1
 800205e:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin4, st, &Font_6x8, 1, PIX_ON);
 8002062:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 8002066:	f9b7 10b8 	ldrsh.w	r1, [r7, #184]	; 0xb8
 800206a:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800206e:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8002072:	2401      	movs	r4, #1
 8002074:	9401      	str	r4, [sp, #4]
 8002076:	2401      	movs	r4, #1
 8002078:	9400      	str	r4, [sp, #0]
 800207a:	f7ff fb77 	bl	800176c <ST7565_Print>

    	if (stereo)
 800207e:	4b19      	ldr	r3, [pc, #100]	; (80020e4 <main+0x3e8>)
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	2b00      	cmp	r3, #0
 8002084:	d04a      	beq.n	800211c <main+0x420>
    		il = sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8002086:	4b14      	ldr	r3, [pc, #80]	; (80020d8 <main+0x3dc>)
 8002088:	881b      	ldrh	r3, [r3, #0]
 800208a:	461c      	mov	r4, r3
 800208c:	4b10      	ldr	r3, [pc, #64]	; (80020d0 <main+0x3d4>)
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	4618      	mov	r0, r3
 8002092:	f7fe fa59 	bl	8000548 <__aeabi_f2d>
 8002096:	4602      	mov	r2, r0
 8002098:	460b      	mov	r3, r1
 800209a:	f107 0054 	add.w	r0, r7, #84	; 0x54
 800209e:	e9cd 2300 	strd	r2, r3, [sp]
 80020a2:	4622      	mov	r2, r4
 80020a4:	e034      	b.n	8002110 <main+0x414>
 80020a6:	bf00      	nop
 80020a8:	20000010 	.word	0x20000010
 80020ac:	20001440 	.word	0x20001440
 80020b0:	20001430 	.word	0x20001430
 80020b4:	20000018 	.word	0x20000018
 80020b8:	2000184c 	.word	0x2000184c
 80020bc:	20000004 	.word	0x20000004
 80020c0:	08012230 	.word	0x08012230
 80020c4:	20002c60 	.word	0x20002c60
 80020c8:	20002c61 	.word	0x20002c61
 80020cc:	20001858 	.word	0x20001858
 80020d0:	200001b4 	.word	0x200001b4
 80020d4:	20002c74 	.word	0x20002c74
 80020d8:	20002c72 	.word	0x20002c72
 80020dc:	200001bd 	.word	0x200001bd
 80020e0:	20002c76 	.word	0x20002c76
 80020e4:	20002c78 	.word	0x20002c78
 80020e8:	20002c70 	.word	0x20002c70
 80020ec:	08012514 	.word	0x08012514
 80020f0:	20002c64 	.word	0x20002c64
 80020f4:	08012254 	.word	0x08012254
 80020f8:	20000fb0 	.word	0x20000fb0
 80020fc:	0801225c 	.word	0x0801225c
 8002100:	20002c68 	.word	0x20002c68
 8002104:	20002c6c 	.word	0x20002c6c
 8002108:	08012270 	.word	0x08012270
 800210c:	08012284 	.word	0x08012284
 8002110:	49be      	ldr	r1, [pc, #760]	; (800240c <main+0x710>)
 8002112:	f00c f997 	bl	800e444 <siprintf>
 8002116:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
 800211a:	e013      	b.n	8002144 <main+0x448>
    	else
    		il = sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 800211c:	4bbc      	ldr	r3, [pc, #752]	; (8002410 <main+0x714>)
 800211e:	881b      	ldrh	r3, [r3, #0]
 8002120:	461c      	mov	r4, r3
 8002122:	4bbc      	ldr	r3, [pc, #752]	; (8002414 <main+0x718>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	4618      	mov	r0, r3
 8002128:	f7fe fa0e 	bl	8000548 <__aeabi_f2d>
 800212c:	4602      	mov	r2, r0
 800212e:	460b      	mov	r3, r1
 8002130:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8002134:	e9cd 2300 	strd	r2, r3, [sp]
 8002138:	4622      	mov	r2, r4
 800213a:	49b7      	ldr	r1, [pc, #732]	; (8002418 <main+0x71c>)
 800213c:	f00c f982 	bl	800e444 <siprintf>
 8002140:	f8c7 00dc 	str.w	r0, [r7, #220]	; 0xdc
    	int lil = il;
 8002144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002148:	60bb      	str	r3, [r7, #8]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * il)) >> 1) & 0x7f;
 800214a:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 800214e:	461a      	mov	r2, r3
 8002150:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8002154:	fb02 f303 	mul.w	r3, r2, r3
 8002158:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800215c:	105b      	asrs	r3, r3, #1
 800215e:	b29b      	uxth	r3, r3
 8002160:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002164:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 8002168:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 800216c:	2b00      	cmp	r3, #0
 800216e:	d003      	beq.n	8002178 <main+0x47c>
 8002170:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 8002174:	2b7d      	cmp	r3, #125	; 0x7d
 8002176:	d902      	bls.n	800217e <main+0x482>
 8002178:	2301      	movs	r3, #1
 800217a:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin5, st, &Font_6x8, 1, PIX_ON);
 800217e:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 8002182:	f9b7 10b6 	ldrsh.w	r1, [r7, #182]	; 0xb6
 8002186:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800218a:	f107 0254 	add.w	r2, r7, #84	; 0x54
 800218e:	2401      	movs	r4, #1
 8002190:	9401      	str	r4, [sp, #4]
 8002192:	2401      	movs	r4, #1
 8002194:	9400      	str	r4, [sp, #0]
 8002196:	f7ff fae9 	bl	800176c <ST7565_Print>

    	int ia = sprintf(sta, "'%s'", nameStation(Freq));
 800219a:	4b9e      	ldr	r3, [pc, #632]	; (8002414 <main+0x718>)
 800219c:	edd3 7a00 	vldr	s15, [r3]
 80021a0:	eeb0 0a67 	vmov.f32	s0, s15
 80021a4:	f001 fa02 	bl	80035ac <nameStation>
 80021a8:	4602      	mov	r2, r0
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	499b      	ldr	r1, [pc, #620]	; (800241c <main+0x720>)
 80021b0:	4618      	mov	r0, r3
 80021b2:	f00c f947 	bl	800e444 <siprintf>
 80021b6:	f8c7 00a8 	str.w	r0, [r7, #168]	; 0xa8
    	int lia = ia;
 80021ba:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80021be:	607b      	str	r3, [r7, #4]
    	xf = ((SCREEN_WIDTH - (Font_6x8.FontWidth * ia)) >> 1) & 0x7f;
 80021c0:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 80021c4:	461a      	mov	r2, r3
 80021c6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80021ca:	fb02 f303 	mul.w	r3, r2, r3
 80021ce:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80021d2:	105b      	asrs	r3, r3, #1
 80021d4:	b29b      	uxth	r3, r3
 80021d6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80021da:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 80021de:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d003      	beq.n	80021ee <main+0x4f2>
 80021e6:	f8b7 30da 	ldrh.w	r3, [r7, #218]	; 0xda
 80021ea:	2b7d      	cmp	r3, #125	; 0x7d
 80021ec:	d902      	bls.n	80021f4 <main+0x4f8>
 80021ee:	2301      	movs	r3, #1
 80021f0:	f8a7 30da 	strh.w	r3, [r7, #218]	; 0xda
    	ST7565_Print(xf, lin6, sta, &Font_6x8, 1, PIX_ON);
 80021f4:	f9b7 00da 	ldrsh.w	r0, [r7, #218]	; 0xda
 80021f8:	f9b7 10b4 	ldrsh.w	r1, [r7, #180]	; 0xb4
 80021fc:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002200:	f107 0214 	add.w	r2, r7, #20
 8002204:	2401      	movs	r4, #1
 8002206:	9401      	str	r4, [sp, #4]
 8002208:	2401      	movs	r4, #1
 800220a:	9400      	str	r4, [sp, #0]
 800220c:	f7ff faae 	bl	800176c <ST7565_Print>

    	Report(1, "ChipID:0x%x Chan:%u Freq:%.2f %s RSSI:%u Band:%.1f-%.1f Vol:%u BassEn:%u\r\n",
 8002210:	4b83      	ldr	r3, [pc, #524]	; (8002420 <main+0x724>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	469a      	mov	sl, r3
 8002216:	4b83      	ldr	r3, [pc, #524]	; (8002424 <main+0x728>)
 8002218:	881b      	ldrh	r3, [r3, #0]
 800221a:	469b      	mov	fp, r3
 800221c:	4b7d      	ldr	r3, [pc, #500]	; (8002414 <main+0x718>)
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4618      	mov	r0, r3
 8002222:	f7fe f991 	bl	8000548 <__aeabi_f2d>
 8002226:	4604      	mov	r4, r0
 8002228:	460d      	mov	r5, r1
 800222a:	4b79      	ldr	r3, [pc, #484]	; (8002410 <main+0x714>)
 800222c:	881b      	ldrh	r3, [r3, #0]
 800222e:	461e      	mov	r6, r3
 8002230:	4b7d      	ldr	r3, [pc, #500]	; (8002428 <main+0x72c>)
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	4618      	mov	r0, r3
 8002236:	f7fe f987 	bl	8000548 <__aeabi_f2d>
 800223a:	4680      	mov	r8, r0
 800223c:	4689      	mov	r9, r1
 800223e:	4b7b      	ldr	r3, [pc, #492]	; (800242c <main+0x730>)
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	4618      	mov	r0, r3
 8002244:	f7fe f980 	bl	8000548 <__aeabi_f2d>
 8002248:	4602      	mov	r2, r0
 800224a:	460b      	mov	r3, r1
 800224c:	4978      	ldr	r1, [pc, #480]	; (8002430 <main+0x734>)
 800224e:	7809      	ldrb	r1, [r1, #0]
 8002250:	4608      	mov	r0, r1
 8002252:	4978      	ldr	r1, [pc, #480]	; (8002434 <main+0x738>)
 8002254:	7809      	ldrb	r1, [r1, #0]
 8002256:	9109      	str	r1, [sp, #36]	; 0x24
 8002258:	9008      	str	r0, [sp, #32]
 800225a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800225e:	e9cd 8904 	strd	r8, r9, [sp, #16]
 8002262:	9603      	str	r6, [sp, #12]
 8002264:	f107 0314 	add.w	r3, r7, #20
 8002268:	9302      	str	r3, [sp, #8]
 800226a:	e9cd 4500 	strd	r4, r5, [sp]
 800226e:	465b      	mov	r3, fp
 8002270:	4652      	mov	r2, sl
 8002272:	4971      	ldr	r1, [pc, #452]	; (8002438 <main+0x73c>)
 8002274:	2001      	movs	r0, #1
 8002276:	f001 fbcd 	bl	8003a14 <Report>
    			rdaID, Chan, Freq, sta, RSSI, lBand, rBand, Volume, BassBoost);
	#endif

    ST7565_DrawRectangle(0, Font_6x8.FontHeight, SCREEN_WIDTH - 1, SCREEN_HEIGHT - (Font_6x8.FontHeight << 1) - 2, PIX_ON);
 800227a:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 800227e:	b219      	sxth	r1, r3
 8002280:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8002284:	b29b      	uxth	r3, r3
 8002286:	005b      	lsls	r3, r3, #1
 8002288:	b29b      	uxth	r3, r3
 800228a:	f1c3 033e 	rsb	r3, r3, #62	; 0x3e
 800228e:	b29b      	uxth	r3, r3
 8002290:	b21b      	sxth	r3, r3
 8002292:	2201      	movs	r2, #1
 8002294:	9200      	str	r2, [sp, #0]
 8002296:	227f      	movs	r2, #127	; 0x7f
 8002298:	2000      	movs	r0, #0
 800229a:	f7ff fc3e 	bl	8001b1a <ST7565_DrawRectangle>
    ST7565_DrawFilledRectangle(0, 0, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_ON);
 800229e:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80022a2:	b21b      	sxth	r3, r3
 80022a4:	2201      	movs	r2, #1
 80022a6:	9200      	str	r2, [sp, #0]
 80022a8:	227f      	movs	r2, #127	; 0x7f
 80022aa:	2100      	movs	r1, #0
 80022ac:	2000      	movs	r0, #0
 80022ae:	f7ff fcb6 	bl	8001c1e <ST7565_DrawFilledRectangle>
    ST7565_Update();
 80022b2:	f7ff f8ab 	bl	800140c <ST7565_Update>

    startSec = true;
 80022b6:	4b61      	ldr	r3, [pc, #388]	; (800243c <main+0x740>)
 80022b8:	2201      	movs	r2, #1
 80022ba:	701a      	strb	r2, [r3, #0]

#endif

    uint16_t lastErr = devOK;
 80022bc:	2300      	movs	r3, #0
 80022be:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8

    putEvt(evt_Freq);
 80022c2:	200c      	movs	r0, #12
 80022c4:	f001 f8c0 	bl	8003448 <putEvt>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */


    while (!restart) {
 80022c8:	f000 bccc 	b.w	8002c64 <main+0xf68>


#ifdef SET_FIFO_MODE
    	evt = getEvt();
 80022cc:	f001 f92e 	bl	800352c <getEvt>
 80022d0:	4603      	mov	r3, r0
 80022d2:	4a5b      	ldr	r2, [pc, #364]	; (8002440 <main+0x744>)
 80022d4:	6013      	str	r3, [r2, #0]
    	if (evt != evt_None) {
 80022d6:	4b5a      	ldr	r3, [pc, #360]	; (8002440 <main+0x744>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80022de:	f000 84a9 	beq.w	8002c34 <main+0xf38>
    		cntEvt = getEvtCount();
 80022e2:	f001 f8a5 	bl	8003430 <getEvtCount>
 80022e6:	4603      	mov	r3, r0
 80022e8:	461a      	mov	r2, r3
 80022ea:	4b56      	ldr	r3, [pc, #344]	; (8002444 <main+0x748>)
 80022ec:	701a      	strb	r2, [r3, #0]
    		if (evt != evt_Sec) {
 80022ee:	4b54      	ldr	r3, [pc, #336]	; (8002440 <main+0x744>)
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	2b08      	cmp	r3, #8
 80022f4:	d050      	beq.n	8002398 <main+0x69c>
    			Report(1, "[que:%u] get event '%s'\r\n", cntEvt, str_cmds[evt]);
 80022f6:	4b53      	ldr	r3, [pc, #332]	; (8002444 <main+0x748>)
 80022f8:	781b      	ldrb	r3, [r3, #0]
 80022fa:	b2db      	uxtb	r3, r3
 80022fc:	4619      	mov	r1, r3
 80022fe:	4b50      	ldr	r3, [pc, #320]	; (8002440 <main+0x744>)
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	4a51      	ldr	r2, [pc, #324]	; (8002448 <main+0x74c>)
 8002304:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002308:	460a      	mov	r2, r1
 800230a:	4950      	ldr	r1, [pc, #320]	; (800244c <main+0x750>)
 800230c:	2001      	movs	r0, #1
 800230e:	f001 fb81 	bl	8003a14 <Report>
#ifdef SET_DISPLAY
    			ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - Font_6x8.FontHeight, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_OFF);
 8002312:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8002316:	b29b      	uxth	r3, r3
 8002318:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800231c:	b29b      	uxth	r3, r3
 800231e:	b219      	sxth	r1, r3
 8002320:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8002324:	b21b      	sxth	r3, r3
 8002326:	2200      	movs	r2, #0
 8002328:	9200      	str	r2, [sp, #0]
 800232a:	227f      	movs	r2, #127	; 0x7f
 800232c:	2000      	movs	r0, #0
 800232e:	f7ff fc76 	bl	8001c1e <ST7565_DrawFilledRectangle>
    			dl = sprintf(tmp, "evt(%u) : %s", cntEvt, str_cmds[evt]);
 8002332:	4b44      	ldr	r3, [pc, #272]	; (8002444 <main+0x748>)
 8002334:	781b      	ldrb	r3, [r3, #0]
 8002336:	b2db      	uxtb	r3, r3
 8002338:	4619      	mov	r1, r3
 800233a:	4b41      	ldr	r3, [pc, #260]	; (8002440 <main+0x744>)
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	4a42      	ldr	r2, [pc, #264]	; (8002448 <main+0x74c>)
 8002340:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002344:	460a      	mov	r2, r1
 8002346:	4942      	ldr	r1, [pc, #264]	; (8002450 <main+0x754>)
 8002348:	4842      	ldr	r0, [pc, #264]	; (8002454 <main+0x758>)
 800234a:	f00c f87b 	bl	800e444 <siprintf>
 800234e:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    			x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8002352:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8002356:	461a      	mov	r2, r3
 8002358:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800235c:	fb02 f303 	mul.w	r3, r2, r3
 8002360:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002364:	105b      	asrs	r3, r3, #1
 8002366:	b29b      	uxth	r3, r3
 8002368:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800236c:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
    			ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);//      (PIX_ON-, PIX_OFF-)
 8002370:	f9b7 00b2 	ldrsh.w	r0, [r7, #178]	; 0xb2
 8002374:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 8002378:	b29b      	uxth	r3, r3
 800237a:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800237e:	b29b      	uxth	r3, r3
 8002380:	b219      	sxth	r1, r3
 8002382:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8002386:	2201      	movs	r2, #1
 8002388:	9201      	str	r2, [sp, #4]
 800238a:	2201      	movs	r2, #1
 800238c:	9200      	str	r2, [sp, #0]
 800238e:	4a31      	ldr	r2, [pc, #196]	; (8002454 <main+0x758>)
 8002390:	f7ff f9ec 	bl	800176c <ST7565_Print>
    			ST7565_Update();
 8002394:	f7ff f83a 	bl	800140c <ST7565_Update>
#endif
    		}
    		switch (evt) {
 8002398:	4b29      	ldr	r3, [pc, #164]	; (8002440 <main+0x744>)
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	2b0f      	cmp	r3, #15
 800239e:	f200 8439 	bhi.w	8002c14 <main+0xf18>
 80023a2:	a201      	add	r2, pc, #4	; (adr r2, 80023a8 <main+0x6ac>)
 80023a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80023a8:	0800294d 	.word	0x0800294d
 80023ac:	0800299b 	.word	0x0800299b
 80023b0:	080029b3 	.word	0x080029b3
 80023b4:	080029d3 	.word	0x080029d3
 80023b8:	08002a49 	.word	0x08002a49
 80023bc:	08002bed 	.word	0x08002bed
 80023c0:	08002a49 	.word	0x08002a49
 80023c4:	08002b6b 	.word	0x08002b6b
 80023c8:	080026f5 	.word	0x080026f5
 80023cc:	08002683 	.word	0x08002683
 80023d0:	08002935 	.word	0x08002935
 80023d4:	08002663 	.word	0x08002663
 80023d8:	08002515 	.word	0x08002515
 80023dc:	080024b9 	.word	0x080024b9
 80023e0:	0800245d 	.word	0x0800245d
 80023e4:	080023e9 	.word	0x080023e9
    			case evt_List:
    				newFreq = getNextList(Freq);
 80023e8:	4b0a      	ldr	r3, [pc, #40]	; (8002414 <main+0x718>)
 80023ea:	edd3 7a00 	vldr	s15, [r3]
 80023ee:	eeb0 0a67 	vmov.f32	s0, s15
 80023f2:	f001 f91f 	bl	8003634 <getNextList>
 80023f6:	eef0 7a40 	vmov.f32	s15, s0
 80023fa:	4b17      	ldr	r3, [pc, #92]	; (8002458 <main+0x75c>)
 80023fc:	edc3 7a00 	vstr	s15, [r3]
    				putEvt(evt_Freq);
 8002400:	200c      	movs	r0, #12
 8002402:	f001 f821 	bl	8003448 <putEvt>
    			break;
 8002406:	f000 bc05 	b.w	8002c14 <main+0xf18>
 800240a:	bf00      	nop
 800240c:	08012294 	.word	0x08012294
 8002410:	20002c72 	.word	0x20002c72
 8002414:	200001b4 	.word	0x200001b4
 8002418:	080122a8 	.word	0x080122a8
 800241c:	080122bc 	.word	0x080122bc
 8002420:	20002c74 	.word	0x20002c74
 8002424:	20002c70 	.word	0x20002c70
 8002428:	20002c68 	.word	0x20002c68
 800242c:	20002c6c 	.word	0x20002c6c
 8002430:	200001bd 	.word	0x200001bd
 8002434:	20002c76 	.word	0x20002c76
 8002438:	080122c4 	.word	0x080122c4
 800243c:	20002c62 	.word	0x20002c62
 8002440:	2000019c 	.word	0x2000019c
 8002444:	2000184c 	.word	0x2000184c
 8002448:	2000005c 	.word	0x2000005c
 800244c:	08012310 	.word	0x08012310
 8002450:	0801232c 	.word	0x0801232c
 8002454:	20000fb0 	.word	0x20000fb0
 8002458:	200001b8 	.word	0x200001b8
    			case evt_Bass:
    				if (newBassBoost != BassBoost) {
 800245c:	4b8d      	ldr	r3, [pc, #564]	; (8002694 <main+0x998>)
 800245e:	781a      	ldrb	r2, [r3, #0]
 8002460:	4b8d      	ldr	r3, [pc, #564]	; (8002698 <main+0x99c>)
 8002462:	781b      	ldrb	r3, [r3, #0]
 8002464:	429a      	cmp	r2, r3
 8002466:	f000 83ce 	beq.w	8002c06 <main+0xf0a>
    					BassBoost = newBassBoost;
 800246a:	4b8a      	ldr	r3, [pc, #552]	; (8002694 <main+0x998>)
 800246c:	781a      	ldrb	r2, [r3, #0]
 800246e:	4b8a      	ldr	r3, [pc, #552]	; (8002698 <main+0x99c>)
 8002470:	701a      	strb	r2, [r3, #0]
    					rda5807_SetBassBoost(BassBoost);
 8002472:	4b89      	ldr	r3, [pc, #548]	; (8002698 <main+0x99c>)
 8002474:	781b      	ldrb	r3, [r3, #0]
 8002476:	4618      	mov	r0, r3
 8002478:	f002 f91a 	bl	80046b0 <rda5807_SetBassBoost>
    					//
    					sprintf(st, "Vol:%u Bass:%u", Volume, BassBoost);
 800247c:	4b87      	ldr	r3, [pc, #540]	; (800269c <main+0x9a0>)
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	461a      	mov	r2, r3
 8002482:	4b85      	ldr	r3, [pc, #532]	; (8002698 <main+0x99c>)
 8002484:	781b      	ldrb	r3, [r3, #0]
 8002486:	f107 0054 	add.w	r0, r7, #84	; 0x54
 800248a:	4985      	ldr	r1, [pc, #532]	; (80026a0 <main+0x9a4>)
 800248c:	f00b ffda 	bl	800e444 <siprintf>
    					showLine(st, lin4, &lib, true);
 8002490:	f107 0210 	add.w	r2, r7, #16
 8002494:	f8b7 10b8 	ldrh.w	r1, [r7, #184]	; 0xb8
 8002498:	f107 0054 	add.w	r0, r7, #84	; 0x54
 800249c:	2301      	movs	r3, #1
 800249e:	f001 f94d 	bl	800373c <showLine>
    					Report(1, "[que:%u] set new BassBoost to %u\r\n", cntEvt, BassBoost);
 80024a2:	4b80      	ldr	r3, [pc, #512]	; (80026a4 <main+0x9a8>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	b2db      	uxtb	r3, r3
 80024a8:	461a      	mov	r2, r3
 80024aa:	4b7b      	ldr	r3, [pc, #492]	; (8002698 <main+0x99c>)
 80024ac:	781b      	ldrb	r3, [r3, #0]
 80024ae:	497e      	ldr	r1, [pc, #504]	; (80026a8 <main+0x9ac>)
 80024b0:	2001      	movs	r0, #1
 80024b2:	f001 faaf 	bl	8003a14 <Report>
    				}
    			break;
 80024b6:	e3a6      	b.n	8002c06 <main+0xf0a>
    			case evt_Vol:
    				if (newVolume != Volume) {
 80024b8:	4b7c      	ldr	r3, [pc, #496]	; (80026ac <main+0x9b0>)
 80024ba:	781a      	ldrb	r2, [r3, #0]
 80024bc:	4b77      	ldr	r3, [pc, #476]	; (800269c <main+0x9a0>)
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	429a      	cmp	r2, r3
 80024c2:	f000 83a2 	beq.w	8002c0a <main+0xf0e>
    					Volume = newVolume;
 80024c6:	4b79      	ldr	r3, [pc, #484]	; (80026ac <main+0x9b0>)
 80024c8:	781a      	ldrb	r2, [r3, #0]
 80024ca:	4b74      	ldr	r3, [pc, #464]	; (800269c <main+0x9a0>)
 80024cc:	701a      	strb	r2, [r3, #0]
    					rda5807_SetVolume(Volume);
 80024ce:	4b73      	ldr	r3, [pc, #460]	; (800269c <main+0x9a0>)
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	4618      	mov	r0, r3
 80024d4:	f002 f8a4 	bl	8004620 <rda5807_SetVolume>
    					//
    					sprintf(st, "Vol:%u BassEn:%u", Volume, BassBoost);
 80024d8:	4b70      	ldr	r3, [pc, #448]	; (800269c <main+0x9a0>)
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	4b6e      	ldr	r3, [pc, #440]	; (8002698 <main+0x99c>)
 80024e0:	781b      	ldrb	r3, [r3, #0]
 80024e2:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80024e6:	4972      	ldr	r1, [pc, #456]	; (80026b0 <main+0x9b4>)
 80024e8:	f00b ffac 	bl	800e444 <siprintf>
    					showLine(st, lin4, &lim, true);
 80024ec:	f107 020c 	add.w	r2, r7, #12
 80024f0:	f8b7 10b8 	ldrh.w	r1, [r7, #184]	; 0xb8
 80024f4:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80024f8:	2301      	movs	r3, #1
 80024fa:	f001 f91f 	bl	800373c <showLine>
    					Report(1, "[que:%u] set new Volume to %u\r\n", cntEvt, Volume);
 80024fe:	4b69      	ldr	r3, [pc, #420]	; (80026a4 <main+0x9a8>)
 8002500:	781b      	ldrb	r3, [r3, #0]
 8002502:	b2db      	uxtb	r3, r3
 8002504:	461a      	mov	r2, r3
 8002506:	4b65      	ldr	r3, [pc, #404]	; (800269c <main+0x9a0>)
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	496a      	ldr	r1, [pc, #424]	; (80026b4 <main+0x9b8>)
 800250c:	2001      	movs	r0, #1
 800250e:	f001 fa81 	bl	8003a14 <Report>
    				}
    			break;
 8002512:	e37a      	b.n	8002c0a <main+0xf0e>
    			case evt_Freq:
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 8002514:	4b68      	ldr	r3, [pc, #416]	; (80026b8 <main+0x9bc>)
 8002516:	ed93 7a00 	vldr	s14, [r3]
 800251a:	4b68      	ldr	r3, [pc, #416]	; (80026bc <main+0x9c0>)
 800251c:	edd3 7a00 	vldr	s15, [r3]
 8002520:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002524:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002528:	da00      	bge.n	800252c <main+0x830>
    						sprintf(sta, "'%s'", nameStation(Freq));
    						showLine(sta, lin6, &lia, true);
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
    					}
    				}
				break;
 800252a:	e370      	b.n	8002c0e <main+0xf12>
    				if ((newFreq >= lBand) && (newFreq <= rBand)) {
 800252c:	4b62      	ldr	r3, [pc, #392]	; (80026b8 <main+0x9bc>)
 800252e:	ed93 7a00 	vldr	s14, [r3]
 8002532:	4b63      	ldr	r3, [pc, #396]	; (80026c0 <main+0x9c4>)
 8002534:	edd3 7a00 	vldr	s15, [r3]
 8002538:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800253c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002540:	d900      	bls.n	8002544 <main+0x848>
				break;
 8002542:	e364      	b.n	8002c0e <main+0xf12>
    					if (newFreq != Freq) {
 8002544:	4b5c      	ldr	r3, [pc, #368]	; (80026b8 <main+0x9bc>)
 8002546:	ed93 7a00 	vldr	s14, [r3]
 800254a:	4b5e      	ldr	r3, [pc, #376]	; (80026c4 <main+0x9c8>)
 800254c:	edd3 7a00 	vldr	s15, [r3]
 8002550:	eeb4 7a67 	vcmp.f32	s14, s15
 8002554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002558:	f000 8359 	beq.w	8002c0e <main+0xf12>
    						Freq = newFreq;
 800255c:	4b56      	ldr	r3, [pc, #344]	; (80026b8 <main+0x9bc>)
 800255e:	681b      	ldr	r3, [r3, #0]
 8002560:	4a58      	ldr	r2, [pc, #352]	; (80026c4 <main+0x9c8>)
 8002562:	6013      	str	r3, [r2, #0]
    						uint16_t fr = (uint16_t)(Freq * 10);
 8002564:	4b57      	ldr	r3, [pc, #348]	; (80026c4 <main+0x9c8>)
 8002566:	edd3 7a00 	vldr	s15, [r3]
 800256a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800256e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002572:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002576:	ee17 3a90 	vmov	r3, s15
 800257a:	f8a7 30a6 	strh.w	r3, [r7, #166]	; 0xa6
    						rda5807_SetFreq_In100Khz(fr);
 800257e:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	; 0xa6
 8002582:	4618      	mov	r0, r3
 8002584:	f002 f8b4 	bl	80046f0 <rda5807_SetFreq_In100Khz>
    						stereo = rda5807_Get_StereoMonoFlag();
 8002588:	f002 f9a8 	bl	80048dc <rda5807_Get_StereoMonoFlag>
 800258c:	4603      	mov	r3, r0
 800258e:	461a      	mov	r2, r3
 8002590:	4b4d      	ldr	r3, [pc, #308]	; (80026c8 <main+0x9cc>)
 8002592:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 8002594:	f002 f9ba 	bl	800490c <rda5807_Get_Channel>
 8002598:	4603      	mov	r3, r0
 800259a:	461a      	mov	r2, r3
 800259c:	4b4b      	ldr	r3, [pc, #300]	; (80026cc <main+0x9d0>)
 800259e:	801a      	strh	r2, [r3, #0]
    						if (stereo)
 80025a0:	4b49      	ldr	r3, [pc, #292]	; (80026c8 <main+0x9cc>)
 80025a2:	781b      	ldrb	r3, [r3, #0]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d012      	beq.n	80025ce <main+0x8d2>
    							sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 80025a8:	4b49      	ldr	r3, [pc, #292]	; (80026d0 <main+0x9d4>)
 80025aa:	881b      	ldrh	r3, [r3, #0]
 80025ac:	461c      	mov	r4, r3
 80025ae:	4b45      	ldr	r3, [pc, #276]	; (80026c4 <main+0x9c8>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fd ffc8 	bl	8000548 <__aeabi_f2d>
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80025c0:	e9cd 2300 	strd	r2, r3, [sp]
 80025c4:	4622      	mov	r2, r4
 80025c6:	4943      	ldr	r1, [pc, #268]	; (80026d4 <main+0x9d8>)
 80025c8:	f00b ff3c 	bl	800e444 <siprintf>
 80025cc:	e011      	b.n	80025f2 <main+0x8f6>
    							sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 80025ce:	4b40      	ldr	r3, [pc, #256]	; (80026d0 <main+0x9d4>)
 80025d0:	881b      	ldrh	r3, [r3, #0]
 80025d2:	461c      	mov	r4, r3
 80025d4:	4b3b      	ldr	r3, [pc, #236]	; (80026c4 <main+0x9c8>)
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	4618      	mov	r0, r3
 80025da:	f7fd ffb5 	bl	8000548 <__aeabi_f2d>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80025e6:	e9cd 2300 	strd	r2, r3, [sp]
 80025ea:	4622      	mov	r2, r4
 80025ec:	493a      	ldr	r1, [pc, #232]	; (80026d8 <main+0x9dc>)
 80025ee:	f00b ff29 	bl	800e444 <siprintf>
    						showLine(st, lin5, &lil, false);
 80025f2:	f107 0208 	add.w	r2, r7, #8
 80025f6:	f8b7 10b6 	ldrh.w	r1, [r7, #182]	; 0xb6
 80025fa:	f107 0054 	add.w	r0, r7, #84	; 0x54
 80025fe:	2300      	movs	r3, #0
 8002600:	f001 f89c 	bl	800373c <showLine>
    						sprintf(sta, "'%s'", nameStation(Freq));
 8002604:	4b2f      	ldr	r3, [pc, #188]	; (80026c4 <main+0x9c8>)
 8002606:	edd3 7a00 	vldr	s15, [r3]
 800260a:	eeb0 0a67 	vmov.f32	s0, s15
 800260e:	f000 ffcd 	bl	80035ac <nameStation>
 8002612:	4602      	mov	r2, r0
 8002614:	f107 0314 	add.w	r3, r7, #20
 8002618:	4930      	ldr	r1, [pc, #192]	; (80026dc <main+0x9e0>)
 800261a:	4618      	mov	r0, r3
 800261c:	f00b ff12 	bl	800e444 <siprintf>
    						showLine(sta, lin6, &lia, true);
 8002620:	1d3a      	adds	r2, r7, #4
 8002622:	f8b7 10b4 	ldrh.w	r1, [r7, #180]	; 0xb4
 8002626:	f107 0014 	add.w	r0, r7, #20
 800262a:	2301      	movs	r3, #1
 800262c:	f001 f886 	bl	800373c <showLine>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 8002630:	4b1c      	ldr	r3, [pc, #112]	; (80026a4 <main+0x9a8>)
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	b2db      	uxtb	r3, r3
 8002636:	461c      	mov	r4, r3
 8002638:	4b22      	ldr	r3, [pc, #136]	; (80026c4 <main+0x9c8>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f7fd ff83 	bl	8000548 <__aeabi_f2d>
 8002642:	4602      	mov	r2, r0
 8002644:	460b      	mov	r3, r1
 8002646:	4921      	ldr	r1, [pc, #132]	; (80026cc <main+0x9d0>)
 8002648:	8809      	ldrh	r1, [r1, #0]
 800264a:	9103      	str	r1, [sp, #12]
 800264c:	f107 0114 	add.w	r1, r7, #20
 8002650:	9102      	str	r1, [sp, #8]
 8002652:	e9cd 2300 	strd	r2, r3, [sp]
 8002656:	4622      	mov	r2, r4
 8002658:	4921      	ldr	r1, [pc, #132]	; (80026e0 <main+0x9e4>)
 800265a:	2001      	movs	r0, #1
 800265c:	f001 f9da 	bl	8003a14 <Report>
				break;
 8002660:	e2d5      	b.n	8002c0e <main+0xf12>
    			case evt_Scan:
    				if (!scan) {
 8002662:	4b20      	ldr	r3, [pc, #128]	; (80026e4 <main+0x9e8>)
 8002664:	781b      	ldrb	r3, [r3, #0]
 8002666:	b2db      	uxtb	r3, r3
 8002668:	2b00      	cmp	r3, #0
 800266a:	f040 82d2 	bne.w	8002c12 <main+0xf16>
    					scan = 1;
 800266e:	4b1d      	ldr	r3, [pc, #116]	; (80026e4 <main+0x9e8>)
 8002670:	2201      	movs	r2, #1
 8002672:	701a      	strb	r2, [r3, #0]
    					rda5807_StartSeek(seek_up);
 8002674:	4b1c      	ldr	r3, [pc, #112]	; (80026e8 <main+0x9ec>)
 8002676:	781b      	ldrb	r3, [r3, #0]
 8002678:	b2db      	uxtb	r3, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f002 f8f2 	bl	8004864 <rda5807_StartSeek>
    				}
    			break;
 8002680:	e2c7      	b.n	8002c12 <main+0xf16>
    			case evt_Ver:
    				Report(1, "Ver.%s\r\n", ver);
 8002682:	4b1a      	ldr	r3, [pc, #104]	; (80026ec <main+0x9f0>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	461a      	mov	r2, r3
 8002688:	4919      	ldr	r1, [pc, #100]	; (80026f0 <main+0x9f4>)
 800268a:	2001      	movs	r0, #1
 800268c:	f001 f9c2 	bl	8003a14 <Report>
    			break;
 8002690:	e2c0      	b.n	8002c14 <main+0xf18>
 8002692:	bf00      	nop
 8002694:	20002c77 	.word	0x20002c77
 8002698:	20002c76 	.word	0x20002c76
 800269c:	200001bd 	.word	0x200001bd
 80026a0:	08012284 	.word	0x08012284
 80026a4:	2000184c 	.word	0x2000184c
 80026a8:	0801233c 	.word	0x0801233c
 80026ac:	200001be 	.word	0x200001be
 80026b0:	08012360 	.word	0x08012360
 80026b4:	08012374 	.word	0x08012374
 80026b8:	200001b8 	.word	0x200001b8
 80026bc:	20002c68 	.word	0x20002c68
 80026c0:	20002c6c 	.word	0x20002c6c
 80026c4:	200001b4 	.word	0x200001b4
 80026c8:	20002c78 	.word	0x20002c78
 80026cc:	20002c70 	.word	0x20002c70
 80026d0:	20002c72 	.word	0x20002c72
 80026d4:	08012294 	.word	0x08012294
 80026d8:	080122a8 	.word	0x080122a8
 80026dc:	080122bc 	.word	0x080122bc
 80026e0:	08012394 	.word	0x08012394
 80026e4:	20002c75 	.word	0x20002c75
 80026e8:	200001bc 	.word	0x200001bc
 80026ec:	20000004 	.word	0x20000004
 80026f0:	080123c4 	.word	0x080123c4
    			case evt_Sec:
    			{
#ifdef SET_DISPLAY
    				dl = sec2str(st);
 80026f4:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80026f8:	4618      	mov	r0, r3
 80026fa:	f001 f8f1 	bl	80038e0 <sec2str>
 80026fe:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    				x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 8002702:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 8002706:	461a      	mov	r2, r3
 8002708:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800270c:	fb02 f303 	mul.w	r3, r2, r3
 8002710:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 8002714:	105b      	asrs	r3, r3, #1
 8002716:	b29b      	uxth	r3, r3
 8002718:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800271c:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
    				ST7565_Print(x, lin1, st, &Font_6x8, 0, PIX_OFF);
 8002720:	f9b7 00b2 	ldrsh.w	r0, [r7, #178]	; 0xb2
 8002724:	f9b7 10be 	ldrsh.w	r1, [r7, #190]	; 0xbe
 8002728:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800272c:	f107 0254 	add.w	r2, r7, #84	; 0x54
 8002730:	2400      	movs	r4, #0
 8002732:	9401      	str	r4, [sp, #4]
 8002734:	2400      	movs	r4, #0
 8002736:	9400      	str	r4, [sp, #0]
 8002738:	f7ff f818 	bl	800176c <ST7565_Print>
#endif
    				//
    				if (scan) {
 800273c:	4ba9      	ldr	r3, [pc, #676]	; (80029e4 <main+0xce8>)
 800273e:	781b      	ldrb	r3, [r3, #0]
 8002740:	b2db      	uxtb	r3, r3
 8002742:	2b00      	cmp	r3, #0
 8002744:	d047      	beq.n	80027d6 <main+0xada>
    					if (rda5807_Get_SeekTuneReadyFlag()) {//RadioNewState(Idle, 10);
 8002746:	f002 f8b7 	bl	80048b8 <rda5807_Get_SeekTuneReadyFlag>
 800274a:	4603      	mov	r3, r0
 800274c:	2b00      	cmp	r3, #0
 800274e:	d042      	beq.n	80027d6 <main+0xada>
    						Freq = (float)rda5807_GetFreq_In100Khz();
 8002750:	f002 f848 	bl	80047e4 <rda5807_GetFreq_In100Khz>
 8002754:	4603      	mov	r3, r0
 8002756:	ee07 3a90 	vmov	s15, r3
 800275a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800275e:	4ba2      	ldr	r3, [pc, #648]	; (80029e8 <main+0xcec>)
 8002760:	edc3 7a00 	vstr	s15, [r3]
    						Freq /= 10;
 8002764:	4ba0      	ldr	r3, [pc, #640]	; (80029e8 <main+0xcec>)
 8002766:	ed93 7a00 	vldr	s14, [r3]
 800276a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800276e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002772:	4b9d      	ldr	r3, [pc, #628]	; (80029e8 <main+0xcec>)
 8002774:	edc3 7a00 	vstr	s15, [r3]
    						scan = 0;
 8002778:	4b9a      	ldr	r3, [pc, #616]	; (80029e4 <main+0xce8>)
 800277a:	2200      	movs	r2, #0
 800277c:	701a      	strb	r2, [r3, #0]
    						Chan = rda5807_Get_Channel();
 800277e:	f002 f8c5 	bl	800490c <rda5807_Get_Channel>
 8002782:	4603      	mov	r3, r0
 8002784:	461a      	mov	r2, r3
 8002786:	4b99      	ldr	r3, [pc, #612]	; (80029ec <main+0xcf0>)
 8002788:	801a      	strh	r2, [r3, #0]
    						sprintf(sta, "'%s'", nameStation(Freq));
 800278a:	4b97      	ldr	r3, [pc, #604]	; (80029e8 <main+0xcec>)
 800278c:	edd3 7a00 	vldr	s15, [r3]
 8002790:	eeb0 0a67 	vmov.f32	s0, s15
 8002794:	f000 ff0a 	bl	80035ac <nameStation>
 8002798:	4602      	mov	r2, r0
 800279a:	f107 0314 	add.w	r3, r7, #20
 800279e:	4994      	ldr	r1, [pc, #592]	; (80029f0 <main+0xcf4>)
 80027a0:	4618      	mov	r0, r3
 80027a2:	f00b fe4f 	bl	800e444 <siprintf>
    						Report(1, "[que:%u] set new Freq to %.1f %s (Chan:%u)\r\n", cntEvt, Freq, sta, Chan);
 80027a6:	4b93      	ldr	r3, [pc, #588]	; (80029f4 <main+0xcf8>)
 80027a8:	781b      	ldrb	r3, [r3, #0]
 80027aa:	b2db      	uxtb	r3, r3
 80027ac:	461c      	mov	r4, r3
 80027ae:	4b8e      	ldr	r3, [pc, #568]	; (80029e8 <main+0xcec>)
 80027b0:	681b      	ldr	r3, [r3, #0]
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7fd fec8 	bl	8000548 <__aeabi_f2d>
 80027b8:	4602      	mov	r2, r0
 80027ba:	460b      	mov	r3, r1
 80027bc:	498b      	ldr	r1, [pc, #556]	; (80029ec <main+0xcf0>)
 80027be:	8809      	ldrh	r1, [r1, #0]
 80027c0:	9103      	str	r1, [sp, #12]
 80027c2:	f107 0114 	add.w	r1, r7, #20
 80027c6:	9102      	str	r1, [sp, #8]
 80027c8:	e9cd 2300 	strd	r2, r3, [sp]
 80027cc:	4622      	mov	r2, r4
 80027ce:	498a      	ldr	r1, [pc, #552]	; (80029f8 <main+0xcfc>)
 80027d0:	2001      	movs	r0, #1
 80027d2:	f001 f91f 	bl	8003a14 <Report>
    					}
    				}
    				//
    				uint16_t rssi = rda5807_rssi();
 80027d6:	f001 fd4b 	bl	8004270 <rda5807_rssi>
 80027da:	4603      	mov	r3, r0
 80027dc:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
    				if (rssi != RSSI) {
 80027e0:	4b86      	ldr	r3, [pc, #536]	; (80029fc <main+0xd00>)
 80027e2:	881b      	ldrh	r3, [r3, #0]
 80027e4:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	; 0xa4
 80027e8:	429a      	cmp	r2, r3
 80027ea:	d043      	beq.n	8002874 <main+0xb78>
    					RSSI = rssi;
 80027ec:	4a83      	ldr	r2, [pc, #524]	; (80029fc <main+0xd00>)
 80027ee:	f8b7 30a4 	ldrh.w	r3, [r7, #164]	; 0xa4
 80027f2:	8013      	strh	r3, [r2, #0]
    					stereo = rda5807_Get_StereoMonoFlag();
 80027f4:	f002 f872 	bl	80048dc <rda5807_Get_StereoMonoFlag>
 80027f8:	4603      	mov	r3, r0
 80027fa:	461a      	mov	r2, r3
 80027fc:	4b80      	ldr	r3, [pc, #512]	; (8002a00 <main+0xd04>)
 80027fe:	701a      	strb	r2, [r3, #0]
#ifdef SET_DISPLAY
    					if (stereo)
 8002800:	4b7f      	ldr	r3, [pc, #508]	; (8002a00 <main+0xd04>)
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	2b00      	cmp	r3, #0
 8002806:	d012      	beq.n	800282e <main+0xb32>
    						sprintf(st, "Rssi:%u Freq:%.1f S", RSSI, Freq);
 8002808:	4b7c      	ldr	r3, [pc, #496]	; (80029fc <main+0xd00>)
 800280a:	881b      	ldrh	r3, [r3, #0]
 800280c:	461c      	mov	r4, r3
 800280e:	4b76      	ldr	r3, [pc, #472]	; (80029e8 <main+0xcec>)
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	4618      	mov	r0, r3
 8002814:	f7fd fe98 	bl	8000548 <__aeabi_f2d>
 8002818:	4602      	mov	r2, r0
 800281a:	460b      	mov	r3, r1
 800281c:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8002820:	e9cd 2300 	strd	r2, r3, [sp]
 8002824:	4622      	mov	r2, r4
 8002826:	4977      	ldr	r1, [pc, #476]	; (8002a04 <main+0xd08>)
 8002828:	f00b fe0c 	bl	800e444 <siprintf>
 800282c:	e011      	b.n	8002852 <main+0xb56>
    					else
    						sprintf(st, "Rssi:%u Freq:%.1f", RSSI, Freq);
 800282e:	4b73      	ldr	r3, [pc, #460]	; (80029fc <main+0xd00>)
 8002830:	881b      	ldrh	r3, [r3, #0]
 8002832:	461c      	mov	r4, r3
 8002834:	4b6c      	ldr	r3, [pc, #432]	; (80029e8 <main+0xcec>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	4618      	mov	r0, r3
 800283a:	f7fd fe85 	bl	8000548 <__aeabi_f2d>
 800283e:	4602      	mov	r2, r0
 8002840:	460b      	mov	r3, r1
 8002842:	f107 0054 	add.w	r0, r7, #84	; 0x54
 8002846:	e9cd 2300 	strd	r2, r3, [sp]
 800284a:	4622      	mov	r2, r4
 800284c:	496e      	ldr	r1, [pc, #440]	; (8002a08 <main+0xd0c>)
 800284e:	f00b fdf9 	bl	800e444 <siprintf>
    					showLine(st, lin5, &lil, false);
 8002852:	f107 0208 	add.w	r2, r7, #8
 8002856:	f8b7 10b6 	ldrh.w	r1, [r7, #182]	; 0xb6
 800285a:	f107 0054 	add.w	r0, r7, #84	; 0x54
 800285e:	2300      	movs	r3, #0
 8002860:	f000 ff6c 	bl	800373c <showLine>

    					//sprintf(sta, "'%s'", nameStation(Freq));
    					showLine(sta, lin6, &lia, true);
 8002864:	1d3a      	adds	r2, r7, #4
 8002866:	f8b7 10b4 	ldrh.w	r1, [r7, #180]	; 0xb4
 800286a:	f107 0014 	add.w	r0, r7, #20
 800286e:	2301      	movs	r3, #1
 8002870:	f000 ff64 	bl	800373c <showLine>
    					////Report(1, "ChipID:0x%x Chan:%u Freq:%.2f RSSI:%u\r\n", rdaID, Chan, Freq, RSSI);
#endif
    				}
    				//
    				if (devError) {
 8002874:	4b65      	ldr	r3, [pc, #404]	; (8002a0c <main+0xd10>)
 8002876:	881b      	ldrh	r3, [r3, #0]
 8002878:	2b00      	cmp	r3, #0
 800287a:	d00d      	beq.n	8002898 <main+0xb9c>
    					dl = sprintf(tmp, "devError : 0x%04X", devError);
 800287c:	4b63      	ldr	r3, [pc, #396]	; (8002a0c <main+0xd10>)
 800287e:	881b      	ldrh	r3, [r3, #0]
 8002880:	461a      	mov	r2, r3
 8002882:	4963      	ldr	r1, [pc, #396]	; (8002a10 <main+0xd14>)
 8002884:	4863      	ldr	r0, [pc, #396]	; (8002a14 <main+0xd18>)
 8002886:	f00b fddd 	bl	800e444 <siprintf>
 800288a:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    					lastErr = devError;
 800288e:	4b5f      	ldr	r3, [pc, #380]	; (8002a0c <main+0xd10>)
 8002890:	881b      	ldrh	r3, [r3, #0]
 8002892:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
 8002896:	e013      	b.n	80028c0 <main+0xbc4>
    				} else {
    					if (lastErr) {
 8002898:	f8b7 30d8 	ldrh.w	r3, [r7, #216]	; 0xd8
 800289c:	2b00      	cmp	r3, #0
 800289e:	d00c      	beq.n	80028ba <main+0xbbe>
    						dl = sprintf(tmp, "Ver.%s", ver);
 80028a0:	4b5d      	ldr	r3, [pc, #372]	; (8002a18 <main+0xd1c>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	461a      	mov	r2, r3
 80028a6:	495d      	ldr	r1, [pc, #372]	; (8002a1c <main+0xd20>)
 80028a8:	485a      	ldr	r0, [pc, #360]	; (8002a14 <main+0xd18>)
 80028aa:	f00b fdcb 	bl	800e444 <siprintf>
 80028ae:	f8c7 00e0 	str.w	r0, [r7, #224]	; 0xe0
    						lastErr = devOK;
 80028b2:	2300      	movs	r3, #0
 80028b4:	f8a7 30d8 	strh.w	r3, [r7, #216]	; 0xd8
 80028b8:	e002      	b.n	80028c0 <main+0xbc4>
    					} else dl = 0;
 80028ba:	2300      	movs	r3, #0
 80028bc:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    				}
#ifdef SET_DISPLAY
    				if (dl) {
 80028c0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d032      	beq.n	800292e <main+0xc32>
    					ST7565_DrawFilledRectangle(0, SCREEN_HEIGHT - Font_6x8.FontHeight, SCREEN_WIDTH - 1, Font_6x8.FontHeight, PIX_OFF);
 80028c8:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80028d2:	b29b      	uxth	r3, r3
 80028d4:	b219      	sxth	r1, r3
 80028d6:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 80028da:	b21b      	sxth	r3, r3
 80028dc:	2200      	movs	r2, #0
 80028de:	9200      	str	r2, [sp, #0]
 80028e0:	227f      	movs	r2, #127	; 0x7f
 80028e2:	2000      	movs	r0, #0
 80028e4:	f7ff f99b 	bl	8001c1e <ST7565_DrawFilledRectangle>
    					x = ((SCREEN_WIDTH - (Font_6x8.FontWidth * dl)) >> 1) & 0x7f;
 80028e8:	f897 3094 	ldrb.w	r3, [r7, #148]	; 0x94
 80028ec:	461a      	mov	r2, r3
 80028ee:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80028f2:	fb02 f303 	mul.w	r3, r2, r3
 80028f6:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 80028fa:	105b      	asrs	r3, r3, #1
 80028fc:	b29b      	uxth	r3, r3
 80028fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002902:	f8a7 30b2 	strh.w	r3, [r7, #178]	; 0xb2
    					ST7565_Print(x, SCREEN_HEIGHT - Font_6x8.FontHeight, tmp, &Font_6x8, 1, PIX_ON);
 8002906:	f9b7 00b2 	ldrsh.w	r0, [r7, #178]	; 0xb2
 800290a:	f897 3095 	ldrb.w	r3, [r7, #149]	; 0x95
 800290e:	b29b      	uxth	r3, r3
 8002910:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 8002914:	b29b      	uxth	r3, r3
 8002916:	b219      	sxth	r1, r3
 8002918:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800291c:	2201      	movs	r2, #1
 800291e:	9201      	str	r2, [sp, #4]
 8002920:	2201      	movs	r2, #1
 8002922:	9200      	str	r2, [sp, #0]
 8002924:	4a3b      	ldr	r2, [pc, #236]	; (8002a14 <main+0xd18>)
 8002926:	f7fe ff21 	bl	800176c <ST7565_Print>
    					ST7565_Update();
 800292a:	f7fe fd6f 	bl	800140c <ST7565_Update>
    				}
    				//
    				ST7565_Update();
 800292e:	f7fe fd6d 	bl	800140c <ST7565_Update>
#endif
    			}
    			break;
 8002932:	e16f      	b.n	8002c14 <main+0xf18>
    			case evt_Clr:
    				devError = devOK;
 8002934:	4b35      	ldr	r3, [pc, #212]	; (8002a0c <main+0xd10>)
 8002936:	2200      	movs	r2, #0
 8002938:	801a      	strh	r2, [r3, #0]
    				Report(1, "[que:%u] Clear all Errors...\r\n", cntEvt);
 800293a:	4b2e      	ldr	r3, [pc, #184]	; (80029f4 <main+0xcf8>)
 800293c:	781b      	ldrb	r3, [r3, #0]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	461a      	mov	r2, r3
 8002942:	4937      	ldr	r1, [pc, #220]	; (8002a20 <main+0xd24>)
 8002944:	2001      	movs	r0, #1
 8002946:	f001 f865 	bl	8003a14 <Report>
    			break;
 800294a:	e163      	b.n	8002c14 <main+0xf18>
    			case evt_Help:
    				stx[0] = '\0';
 800294c:	4b35      	ldr	r3, [pc, #212]	; (8002a24 <main+0xd28>)
 800294e:	2200      	movs	r2, #0
 8002950:	701a      	strb	r2, [r3, #0]
    				for (int8_t i = 0; i < MAX_CMDS; i++) sprintf(stx+strlen(stx), "\t%s\r\n", s_cmds[i]);
 8002952:	2300      	movs	r3, #0
 8002954:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002958:	e015      	b.n	8002986 <main+0xc8a>
 800295a:	4832      	ldr	r0, [pc, #200]	; (8002a24 <main+0xd28>)
 800295c:	f7fd fc38 	bl	80001d0 <strlen>
 8002960:	4603      	mov	r3, r0
 8002962:	4a30      	ldr	r2, [pc, #192]	; (8002a24 <main+0xd28>)
 8002964:	1898      	adds	r0, r3, r2
 8002966:	f997 30d7 	ldrsb.w	r3, [r7, #215]	; 0xd7
 800296a:	4a2f      	ldr	r2, [pc, #188]	; (8002a28 <main+0xd2c>)
 800296c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002970:	461a      	mov	r2, r3
 8002972:	492e      	ldr	r1, [pc, #184]	; (8002a2c <main+0xd30>)
 8002974:	f00b fd66 	bl	800e444 <siprintf>
 8002978:	f997 30d7 	ldrsb.w	r3, [r7, #215]	; 0xd7
 800297c:	b2db      	uxtb	r3, r3
 800297e:	3301      	adds	r3, #1
 8002980:	b2db      	uxtb	r3, r3
 8002982:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8002986:	f997 30d7 	ldrsb.w	r3, [r7, #215]	; 0xd7
 800298a:	2b0f      	cmp	r3, #15
 800298c:	dde5      	ble.n	800295a <main+0xc5e>
    				Report(0, "%s", stx);
 800298e:	4a25      	ldr	r2, [pc, #148]	; (8002a24 <main+0xd28>)
 8002990:	4927      	ldr	r1, [pc, #156]	; (8002a30 <main+0xd34>)
 8002992:	2000      	movs	r0, #0
 8002994:	f001 f83e 	bl	8003a14 <Report>
    			break;
 8002998:	e13c      	b.n	8002c14 <main+0xf18>
    			case evt_Restart:
    				restart = 1;
 800299a:	4b26      	ldr	r3, [pc, #152]	; (8002a34 <main+0xd38>)
 800299c:	2201      	movs	r2, #1
 800299e:	701a      	strb	r2, [r3, #0]
    				Report(1, "[que:%u] Restart system...\r\n", cntEvt);
 80029a0:	4b14      	ldr	r3, [pc, #80]	; (80029f4 <main+0xcf8>)
 80029a2:	781b      	ldrb	r3, [r3, #0]
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	461a      	mov	r2, r3
 80029a8:	4923      	ldr	r1, [pc, #140]	; (8002a38 <main+0xd3c>)
 80029aa:	2001      	movs	r0, #1
 80029ac:	f001 f832 	bl	8003a14 <Report>
    			break;
 80029b0:	e130      	b.n	8002c14 <main+0xf18>
    			case evt_Epoch:
    				set_Date(epoch);
 80029b2:	4b22      	ldr	r3, [pc, #136]	; (8002a3c <main+0xd40>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f000 ff32 	bl	8003820 <set_Date>
    				Report(1, "[que:%u] Set Unix TimeStamp to %lu\r\n", cntEvt, epoch);
 80029bc:	4b0d      	ldr	r3, [pc, #52]	; (80029f4 <main+0xcf8>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	b2db      	uxtb	r3, r3
 80029c2:	461a      	mov	r2, r3
 80029c4:	4b1d      	ldr	r3, [pc, #116]	; (8002a3c <main+0xd40>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	491d      	ldr	r1, [pc, #116]	; (8002a40 <main+0xd44>)
 80029ca:	2001      	movs	r0, #1
 80029cc:	f001 f822 	bl	8003a14 <Report>
    			break;
 80029d0:	e120      	b.n	8002c14 <main+0xf18>
    			case evt_Err:
    				Report(1, "[que:%u] Error input from uart\r\n", cntEvt);
 80029d2:	4b08      	ldr	r3, [pc, #32]	; (80029f4 <main+0xcf8>)
 80029d4:	781b      	ldrb	r3, [r3, #0]
 80029d6:	b2db      	uxtb	r3, r3
 80029d8:	461a      	mov	r2, r3
 80029da:	491a      	ldr	r1, [pc, #104]	; (8002a44 <main+0xd48>)
 80029dc:	2001      	movs	r0, #1
 80029de:	f001 f819 	bl	8003a14 <Report>
    			break;
 80029e2:	e117      	b.n	8002c14 <main+0xf18>
 80029e4:	20002c75 	.word	0x20002c75
 80029e8:	200001b4 	.word	0x200001b4
 80029ec:	20002c70 	.word	0x20002c70
 80029f0:	080122bc 	.word	0x080122bc
 80029f4:	2000184c 	.word	0x2000184c
 80029f8:	08012394 	.word	0x08012394
 80029fc:	20002c72 	.word	0x20002c72
 8002a00:	20002c78 	.word	0x20002c78
 8002a04:	08012294 	.word	0x08012294
 8002a08:	080122a8 	.word	0x080122a8
 8002a0c:	20001430 	.word	0x20001430
 8002a10:	080123d0 	.word	0x080123d0
 8002a14:	20000fb0 	.word	0x20000fb0
 8002a18:	20000004 	.word	0x20000004
 8002a1c:	08012254 	.word	0x08012254
 8002a20:	080123e4 	.word	0x080123e4
 8002a24:	20000bb0 	.word	0x20000bb0
 8002a28:	2000001c 	.word	0x2000001c
 8002a2c:	08012404 	.word	0x08012404
 8002a30:	0801240c 	.word	0x0801240c
 8002a34:	20001844 	.word	0x20001844
 8002a38:	08012410 	.word	0x08012410
 8002a3c:	20000018 	.word	0x20000018
 8002a40:	08012430 	.word	0x08012430
 8002a44:	08012458 	.word	0x08012458
#ifdef SET_W25FLASH
    			case evt_sRead:
    			case evt_sNext:
    			{
    				uint32_t w25_adr = (adr_sector * W25qxx_getSectorSize()) + offset_sector;
 8002a48:	f002 fdbc 	bl	80055c4 <W25qxx_getSectorSize>
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	4a94      	ldr	r2, [pc, #592]	; (8002ca0 <main+0xfa4>)
 8002a50:	6812      	ldr	r2, [r2, #0]
 8002a52:	fb02 f303 	mul.w	r3, r2, r3
 8002a56:	4a93      	ldr	r2, [pc, #588]	; (8002ca4 <main+0xfa8>)
 8002a58:	6812      	ldr	r2, [r2, #0]
 8002a5a:	4413      	add	r3, r2
 8002a5c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    				uint32_t dlin = list_sector;
 8002a60:	4b91      	ldr	r3, [pc, #580]	; (8002ca8 <main+0xfac>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    				int step = 32;
 8002a68:	2320      	movs	r3, #32
 8002a6a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    				uint32_t ind = 0;
 8002a6e:	2300      	movs	r3, #0
 8002a70:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    				W25qxx_ReadSector(fs_work, adr_sector, offset_sector, dlin);
 8002a74:	4b8a      	ldr	r3, [pc, #552]	; (8002ca0 <main+0xfa4>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	4619      	mov	r1, r3
 8002a7a:	4b8a      	ldr	r3, [pc, #552]	; (8002ca4 <main+0xfa8>)
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a84:	4889      	ldr	r0, [pc, #548]	; (8002cac <main+0xfb0>)
 8002a86:	f003 f8af 	bl	8005be8 <W25qxx_ReadSector>
    				Report(0, "Read sector:%d offset:%d len:%u\r\n", adr_sector, offset_sector, dlin);
 8002a8a:	4b85      	ldr	r3, [pc, #532]	; (8002ca0 <main+0xfa4>)
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	4b85      	ldr	r3, [pc, #532]	; (8002ca4 <main+0xfa8>)
 8002a90:	6819      	ldr	r1, [r3, #0]
 8002a92:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002a96:	9300      	str	r3, [sp, #0]
 8002a98:	460b      	mov	r3, r1
 8002a9a:	4985      	ldr	r1, [pc, #532]	; (8002cb0 <main+0xfb4>)
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	f000 ffb9 	bl	8003a14 <Report>
    				while (ind < dlin) {
 8002aa2:	e05b      	b.n	8002b5c <main+0xe60>
    					strf[0] = '\0';
 8002aa4:	4b83      	ldr	r3, [pc, #524]	; (8002cb4 <main+0xfb8>)
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	701a      	strb	r2, [r3, #0]
    					while (1) {
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 8002aaa:	4882      	ldr	r0, [pc, #520]	; (8002cb4 <main+0xfb8>)
 8002aac:	f7fd fb90 	bl	80001d0 <strlen>
 8002ab0:	4603      	mov	r3, r0
 8002ab2:	4a80      	ldr	r2, [pc, #512]	; (8002cb4 <main+0xfb8>)
 8002ab4:	4413      	add	r3, r2
 8002ab6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002aba:	497f      	ldr	r1, [pc, #508]	; (8002cb8 <main+0xfbc>)
 8002abc:	4618      	mov	r0, r3
 8002abe:	f00b fcc1 	bl	800e444 <siprintf>
    						for (int i = 0; i < step; i++) sprintf(strf+strlen(strf), " %02X", fs_work[i + ind]);
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002ac8:	e015      	b.n	8002af6 <main+0xdfa>
 8002aca:	487a      	ldr	r0, [pc, #488]	; (8002cb4 <main+0xfb8>)
 8002acc:	f7fd fb80 	bl	80001d0 <strlen>
 8002ad0:	4603      	mov	r3, r0
 8002ad2:	4a78      	ldr	r2, [pc, #480]	; (8002cb4 <main+0xfb8>)
 8002ad4:	1898      	adds	r0, r3, r2
 8002ad6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002ada:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002ade:	4413      	add	r3, r2
 8002ae0:	4a72      	ldr	r2, [pc, #456]	; (8002cac <main+0xfb0>)
 8002ae2:	5cd3      	ldrb	r3, [r2, r3]
 8002ae4:	461a      	mov	r2, r3
 8002ae6:	4975      	ldr	r1, [pc, #468]	; (8002cbc <main+0xfc0>)
 8002ae8:	f00b fcac 	bl	800e444 <siprintf>
 8002aec:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002af0:	3301      	adds	r3, #1
 8002af2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002af6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8002afa:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002afe:	429a      	cmp	r2, r3
 8002b00:	dbe3      	blt.n	8002aca <main+0xdce>
    						strcat(strf, "\r\n");
 8002b02:	486c      	ldr	r0, [pc, #432]	; (8002cb4 <main+0xfb8>)
 8002b04:	f7fd fb64 	bl	80001d0 <strlen>
 8002b08:	4603      	mov	r3, r0
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	4b69      	ldr	r3, [pc, #420]	; (8002cb4 <main+0xfb8>)
 8002b0e:	4413      	add	r3, r2
 8002b10:	4a6b      	ldr	r2, [pc, #428]	; (8002cc0 <main+0xfc4>)
 8002b12:	8811      	ldrh	r1, [r2, #0]
 8002b14:	7892      	ldrb	r2, [r2, #2]
 8002b16:	8019      	strh	r1, [r3, #0]
 8002b18:	709a      	strb	r2, [r3, #2]
    						w25_adr += step;
 8002b1a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002b1e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8002b22:	4413      	add	r3, r2
 8002b24:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
    						ind += step;
 8002b28:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002b2c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8002b30:	4413      	add	r3, r2
 8002b32:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
    						if (!(ind % W25qxx_getPageSize())) break;
 8002b36:	f002 fd51 	bl	80055dc <W25qxx_getPageSize>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002b40:	fbb3 f1f2 	udiv	r1, r3, r2
 8002b44:	fb01 f202 	mul.w	r2, r1, r2
 8002b48:	1a9b      	subs	r3, r3, r2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d000      	beq.n	8002b50 <main+0xe54>
    						sprintf(strf+strlen(strf), "%06X ", (unsigned int)w25_adr);
 8002b4e:	e7ac      	b.n	8002aaa <main+0xdae>
    						if (!(ind % W25qxx_getPageSize())) break;
 8002b50:	bf00      	nop
    					}
    					Report(0, "%s", strf);
 8002b52:	4a58      	ldr	r2, [pc, #352]	; (8002cb4 <main+0xfb8>)
 8002b54:	495b      	ldr	r1, [pc, #364]	; (8002cc4 <main+0xfc8>)
 8002b56:	2000      	movs	r0, #0
 8002b58:	f000 ff5c 	bl	8003a14 <Report>
    				while (ind < dlin) {
 8002b5c:	f8d7 20cc 	ldr.w	r2, [r7, #204]	; 0xcc
 8002b60:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d39d      	bcc.n	8002aa4 <main+0xda8>
    				}
    			}
    			break;
 8002b68:	e054      	b.n	8002c14 <main+0xf18>
    			case evt_sWrite:
    			{
    				uint32_t ss = W25qxx_getSectorSize();
 8002b6a:	f002 fd2b 	bl	80055c4 <W25qxx_getSectorSize>
 8002b6e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4
    				if (!W25qxx_IsEmptySector(adr_sector, 0, ss)) W25qxx_EraseSector(adr_sector);
 8002b72:	4b4b      	ldr	r3, [pc, #300]	; (8002ca0 <main+0xfa4>)
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002b7a:	2100      	movs	r1, #0
 8002b7c:	4618      	mov	r0, r3
 8002b7e:	f002 fd97 	bl	80056b0 <W25qxx_IsEmptySector>
 8002b82:	4603      	mov	r3, r0
 8002b84:	f083 0301 	eor.w	r3, r3, #1
 8002b88:	b2db      	uxtb	r3, r3
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d004      	beq.n	8002b98 <main+0xe9c>
 8002b8e:	4b44      	ldr	r3, [pc, #272]	; (8002ca0 <main+0xfa4>)
 8002b90:	681b      	ldr	r3, [r3, #0]
 8002b92:	4618      	mov	r0, r3
 8002b94:	f002 fd30 	bl	80055f8 <W25qxx_EraseSector>
    				memset(fs_work, byte_write, ss);
 8002b98:	4b4b      	ldr	r3, [pc, #300]	; (8002cc8 <main+0xfcc>)
 8002b9a:	781b      	ldrb	r3, [r3, #0]
 8002b9c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8002ba0:	4619      	mov	r1, r3
 8002ba2:	4842      	ldr	r0, [pc, #264]	; (8002cac <main+0xfb0>)
 8002ba4:	f00a ffdc 	bl	800db60 <memset>
    				if (len_write != -1) ss = len_write;
 8002ba8:	4b48      	ldr	r3, [pc, #288]	; (8002ccc <main+0xfd0>)
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002bb0:	d003      	beq.n	8002bba <main+0xebe>
 8002bb2:	4b46      	ldr	r3, [pc, #280]	; (8002ccc <main+0xfd0>)
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    				W25qxx_WriteSector(fs_work, adr_sector, offset_sector, ss);
 8002bba:	4b39      	ldr	r3, [pc, #228]	; (8002ca0 <main+0xfa4>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	4b38      	ldr	r3, [pc, #224]	; (8002ca4 <main+0xfa8>)
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	461a      	mov	r2, r3
 8002bc6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002bca:	4838      	ldr	r0, [pc, #224]	; (8002cac <main+0xfb0>)
 8002bcc:	f002 fee4 	bl	8005998 <W25qxx_WriteSector>
    				Report(0, "Fill sector:%d byte:%02X len:%d done\r\n", adr_sector, byte_write, ss);
 8002bd0:	4b33      	ldr	r3, [pc, #204]	; (8002ca0 <main+0xfa4>)
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	4b3c      	ldr	r3, [pc, #240]	; (8002cc8 <main+0xfcc>)
 8002bd6:	781b      	ldrb	r3, [r3, #0]
 8002bd8:	4619      	mov	r1, r3
 8002bda:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002bde:	9300      	str	r3, [sp, #0]
 8002be0:	460b      	mov	r3, r1
 8002be2:	493b      	ldr	r1, [pc, #236]	; (8002cd0 <main+0xfd4>)
 8002be4:	2000      	movs	r0, #0
 8002be6:	f000 ff15 	bl	8003a14 <Report>
    			}
    			break;
 8002bea:	e013      	b.n	8002c14 <main+0xf18>
    			case evt_sErase:
    				W25qxx_EraseSector(adr_sector);
 8002bec:	4b2c      	ldr	r3, [pc, #176]	; (8002ca0 <main+0xfa4>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	f002 fd01 	bl	80055f8 <W25qxx_EraseSector>
    				Report(0, "Erase sector:%d done\r\n", adr_sector);
 8002bf6:	4b2a      	ldr	r3, [pc, #168]	; (8002ca0 <main+0xfa4>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	461a      	mov	r2, r3
 8002bfc:	4935      	ldr	r1, [pc, #212]	; (8002cd4 <main+0xfd8>)
 8002bfe:	2000      	movs	r0, #0
 8002c00:	f000 ff08 	bl	8003a14 <Report>
    				break;
 8002c04:	e006      	b.n	8002c14 <main+0xf18>
    			break;
 8002c06:	bf00      	nop
 8002c08:	e004      	b.n	8002c14 <main+0xf18>
    			break;
 8002c0a:	bf00      	nop
 8002c0c:	e002      	b.n	8002c14 <main+0xf18>
				break;
 8002c0e:	bf00      	nop
 8002c10:	e000      	b.n	8002c14 <main+0xf18>
    			break;
 8002c12:	bf00      	nop
#endif
    		}
    		if ((evt >= evt_sRead) && (evt <= evt_sWrite)) {
 8002c14:	4b30      	ldr	r3, [pc, #192]	; (8002cd8 <main+0xfdc>)
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	2b03      	cmp	r3, #3
 8002c1a:	dd0b      	ble.n	8002c34 <main+0xf38>
 8002c1c:	4b2e      	ldr	r3, [pc, #184]	; (8002cd8 <main+0xfdc>)
 8002c1e:	681b      	ldr	r3, [r3, #0]
 8002c20:	2b07      	cmp	r3, #7
 8002c22:	dc07      	bgt.n	8002c34 <main+0xf38>
    			last_cmd_sector =  evt;//cmd_sector;
 8002c24:	4b2c      	ldr	r3, [pc, #176]	; (8002cd8 <main+0xfdc>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a2c      	ldr	r2, [pc, #176]	; (8002cdc <main+0xfe0>)
 8002c2a:	6013      	str	r3, [r2, #0]
    			cmd_sector = sNone;
 8002c2c:	4b2c      	ldr	r3, [pc, #176]	; (8002ce0 <main+0xfe4>)
 8002c2e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002c32:	601a      	str	r2, [r3, #0]
    		}
    	}
#endif

    	if (devError) {
 8002c34:	4b2b      	ldr	r3, [pc, #172]	; (8002ce4 <main+0xfe8>)
 8002c36:	881b      	ldrh	r3, [r3, #0]
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d009      	beq.n	8002c50 <main+0xf54>
    		errLedOn(true);
 8002c3c:	2001      	movs	r0, #1
 8002c3e:	f000 fdc9 	bl	80037d4 <errLedOn>
    		HAL_Delay(50);
 8002c42:	2032      	movs	r0, #50	; 0x32
 8002c44:	f003 f8da 	bl	8005dfc <HAL_Delay>
    		errLedOn(false);
 8002c48:	2000      	movs	r0, #0
 8002c4a:	f000 fdc3 	bl	80037d4 <errLedOn>
 8002c4e:	e009      	b.n	8002c64 <main+0xf68>
    	} else {
    		if (HAL_GPIO_ReadPin(ERR_LED_GPIO_Port, ERR_LED_Pin)) errLedOn(false);
 8002c50:	2108      	movs	r1, #8
 8002c52:	4825      	ldr	r0, [pc, #148]	; (8002ce8 <main+0xfec>)
 8002c54:	f003 fe68 	bl	8006928 <HAL_GPIO_ReadPin>
 8002c58:	4603      	mov	r3, r0
 8002c5a:	2b00      	cmp	r3, #0
 8002c5c:	d002      	beq.n	8002c64 <main+0xf68>
 8002c5e:	2000      	movs	r0, #0
 8002c60:	f000 fdb8 	bl	80037d4 <errLedOn>
    while (!restart) {
 8002c64:	4b21      	ldr	r3, [pc, #132]	; (8002cec <main+0xff0>)
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	b2db      	uxtb	r3, r3
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	f43f ab2e 	beq.w	80022cc <main+0x5d0>

    /* USER CODE BEGIN 3 */

    }

    HAL_TIM_Base_Stop_IT(tikPort);
 8002c70:	4b1f      	ldr	r3, [pc, #124]	; (8002cf0 <main+0xff4>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	4618      	mov	r0, r3
 8002c76:	f008 fe3f 	bl	800b8f8 <HAL_TIM_Base_Stop_IT>

#ifdef SET_DISPLAY
    ST7565_Reset();
 8002c7a:	f7fe fa25 	bl	80010c8 <ST7565_Reset>
    ST7565_CMD_DISPLAY(CMD_DISPLAY_OFF);
 8002c7e:	20ae      	movs	r0, #174	; 0xae
 8002c80:	f7fe fb54 	bl	800132c <ST7565_CMD_DISPLAY>
#endif
#if defined(SET_RDA_CHIP) || defined(SET_NEW_RDA)

#endif
    Report(1, "[que:%u] Stop application...\r\n", cntEvt);
 8002c84:	4b1b      	ldr	r3, [pc, #108]	; (8002cf4 <main+0xff8>)
 8002c86:	781b      	ldrb	r3, [r3, #0]
 8002c88:	b2db      	uxtb	r3, r3
 8002c8a:	461a      	mov	r2, r3
 8002c8c:	491a      	ldr	r1, [pc, #104]	; (8002cf8 <main+0xffc>)
 8002c8e:	2001      	movs	r0, #1
 8002c90:	f000 fec0 	bl	8003a14 <Report>

    HAL_Delay(500);
 8002c94:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002c98:	f003 f8b0 	bl	8005dfc <HAL_Delay>

    NVIC_SystemReset();
 8002c9c:	f7ff f818 	bl	8001cd0 <__NVIC_SystemReset>
 8002ca0:	20001850 	.word	0x20001850
 8002ca4:	20001854 	.word	0x20001854
 8002ca8:	20001858 	.word	0x20001858
 8002cac:	20001860 	.word	0x20001860
 8002cb0:	0801247c 	.word	0x0801247c
 8002cb4:	20002860 	.word	0x20002860
 8002cb8:	080124a0 	.word	0x080124a0
 8002cbc:	080124a8 	.word	0x080124a8
 8002cc0:	080124b0 	.word	0x080124b0
 8002cc4:	0801240c 	.word	0x0801240c
 8002cc8:	200001ac 	.word	0x200001ac
 8002ccc:	2000185c 	.word	0x2000185c
 8002cd0:	080124b4 	.word	0x080124b4
 8002cd4:	080124dc 	.word	0x080124dc
 8002cd8:	2000019c 	.word	0x2000019c
 8002cdc:	200001a8 	.word	0x200001a8
 8002ce0:	200001a4 	.word	0x200001a4
 8002ce4:	20001430 	.word	0x20001430
 8002ce8:	48000800 	.word	0x48000800
 8002cec:	20001844 	.word	0x20001844
 8002cf0:	20000008 	.word	0x20000008
 8002cf4:	2000184c 	.word	0x2000184c
 8002cf8:	080124f4 	.word	0x080124f4

08002cfc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b096      	sub	sp, #88	; 0x58
 8002d00:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d02:	f107 0314 	add.w	r3, r7, #20
 8002d06:	2244      	movs	r2, #68	; 0x44
 8002d08:	2100      	movs	r1, #0
 8002d0a:	4618      	mov	r0, r3
 8002d0c:	f00a ff28 	bl	800db60 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d10:	463b      	mov	r3, r7
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	605a      	str	r2, [r3, #4]
 8002d18:	609a      	str	r2, [r3, #8]
 8002d1a:	60da      	str	r2, [r3, #12]
 8002d1c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002d1e:	f44f 7000 	mov.w	r0, #512	; 0x200
 8002d22:	f005 faeb 	bl	80082fc <HAL_PWREx_ControlVoltageScaling>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8002d2c:	f001 fa20 	bl	8004170 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8002d30:	2309      	movs	r3, #9
 8002d32:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002d34:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002d38:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002d3a:	2301      	movs	r3, #1
 8002d3c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002d3e:	2302      	movs	r3, #2
 8002d40:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002d42:	2303      	movs	r3, #3
 8002d44:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002d46:	2301      	movs	r3, #1
 8002d48:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 8002d4a:	2314      	movs	r3, #20
 8002d4c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002d4e:	2307      	movs	r3, #7
 8002d50:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002d52:	2302      	movs	r3, #2
 8002d54:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002d56:	2302      	movs	r3, #2
 8002d58:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002d5a:	f107 0314 	add.w	r3, r7, #20
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f005 fb22 	bl	80083a8 <HAL_RCC_OscConfig>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <SystemClock_Config+0x72>
  {
    Error_Handler();
 8002d6a:	f001 fa01 	bl	8004170 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002d6e:	230f      	movs	r3, #15
 8002d70:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002d72:	2303      	movs	r3, #3
 8002d74:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002d76:	2300      	movs	r3, #0
 8002d78:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002d7a:	2300      	movs	r3, #0
 8002d7c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002d7e:	2300      	movs	r3, #0
 8002d80:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002d82:	463b      	mov	r3, r7
 8002d84:	2104      	movs	r1, #4
 8002d86:	4618      	mov	r0, r3
 8002d88:	f005 feea 	bl	8008b60 <HAL_RCC_ClockConfig>
 8002d8c:	4603      	mov	r3, r0
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d001      	beq.n	8002d96 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002d92:	f001 f9ed 	bl	8004170 <Error_Handler>
  }
}
 8002d96:	bf00      	nop
 8002d98:	3758      	adds	r7, #88	; 0x58
 8002d9a:	46bd      	mov	sp, r7
 8002d9c:	bd80      	pop	{r7, pc}
	...

08002da0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002da4:	4b1b      	ldr	r3, [pc, #108]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002da6:	4a1c      	ldr	r2, [pc, #112]	; (8002e18 <MX_I2C1_Init+0x78>)
 8002da8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00702D95;
 8002daa:	4b1a      	ldr	r3, [pc, #104]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002dac:	4a1b      	ldr	r2, [pc, #108]	; (8002e1c <MX_I2C1_Init+0x7c>)
 8002dae:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002db0:	4b18      	ldr	r3, [pc, #96]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002db6:	4b17      	ldr	r3, [pc, #92]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002db8:	2201      	movs	r2, #1
 8002dba:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002dbc:	4b15      	ldr	r3, [pc, #84]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002dc2:	4b14      	ldr	r3, [pc, #80]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002dc8:	4b12      	ldr	r3, [pc, #72]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002dce:	4b11      	ldr	r3, [pc, #68]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002dd0:	2200      	movs	r2, #0
 8002dd2:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002dd4:	4b0f      	ldr	r3, [pc, #60]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002dd6:	2200      	movs	r2, #0
 8002dd8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002dda:	480e      	ldr	r0, [pc, #56]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002ddc:	f003 fe06 	bl	80069ec <HAL_I2C_Init>
 8002de0:	4603      	mov	r3, r0
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d001      	beq.n	8002dea <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002de6:	f001 f9c3 	bl	8004170 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_DISABLE) != HAL_OK)
 8002dea:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002dee:	4809      	ldr	r0, [pc, #36]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002df0:	f005 f9be 	bl	8008170 <HAL_I2CEx_ConfigAnalogFilter>
 8002df4:	4603      	mov	r3, r0
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d001      	beq.n	8002dfe <MX_I2C1_Init+0x5e>
  {
    Error_Handler();
 8002dfa:	f001 f9b9 	bl	8004170 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002dfe:	2100      	movs	r1, #0
 8002e00:	4804      	ldr	r0, [pc, #16]	; (8002e14 <MX_I2C1_Init+0x74>)
 8002e02:	f005 fa00 	bl	8008206 <HAL_I2CEx_ConfigDigitalFilter>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d001      	beq.n	8002e10 <MX_I2C1_Init+0x70>
  {
    Error_Handler();
 8002e0c:	f001 f9b0 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002e10:	bf00      	nop
 8002e12:	bd80      	pop	{r7, pc}
 8002e14:	200007f0 	.word	0x200007f0
 8002e18:	40005400 	.word	0x40005400
 8002e1c:	00702d95 	.word	0x00702d95

08002e20 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b086      	sub	sp, #24
 8002e24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8002e26:	1d3b      	adds	r3, r7, #4
 8002e28:	2200      	movs	r2, #0
 8002e2a:	601a      	str	r2, [r3, #0]
 8002e2c:	605a      	str	r2, [r3, #4]
 8002e2e:	609a      	str	r2, [r3, #8]
 8002e30:	60da      	str	r2, [r3, #12]
 8002e32:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8002e34:	2300      	movs	r3, #0
 8002e36:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8002e38:	4b25      	ldr	r3, [pc, #148]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e3a:	4a26      	ldr	r2, [pc, #152]	; (8002ed4 <MX_RTC_Init+0xb4>)
 8002e3c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002e3e:	4b24      	ldr	r3, [pc, #144]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e40:	2200      	movs	r2, #0
 8002e42:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002e44:	4b22      	ldr	r3, [pc, #136]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e46:	227f      	movs	r2, #127	; 0x7f
 8002e48:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8002e4a:	4b21      	ldr	r3, [pc, #132]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e4c:	22ff      	movs	r2, #255	; 0xff
 8002e4e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002e50:	4b1f      	ldr	r3, [pc, #124]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e52:	2200      	movs	r2, #0
 8002e54:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8002e56:	4b1e      	ldr	r3, [pc, #120]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e58:	2200      	movs	r2, #0
 8002e5a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002e5c:	4b1c      	ldr	r3, [pc, #112]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e5e:	2200      	movs	r2, #0
 8002e60:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002e62:	4b1b      	ldr	r3, [pc, #108]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e64:	2200      	movs	r2, #0
 8002e66:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002e68:	4819      	ldr	r0, [pc, #100]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e6a:	f006 fd59 	bl	8009920 <HAL_RTC_Init>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d001      	beq.n	8002e78 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8002e74:	f001 f97c 	bl	8004170 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002e78:	2300      	movs	r3, #0
 8002e7a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 8002e80:	2300      	movs	r3, #0
 8002e82:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002e84:	2300      	movs	r3, #0
 8002e86:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8002e8c:	1d3b      	adds	r3, r7, #4
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4619      	mov	r1, r3
 8002e92:	480f      	ldr	r0, [pc, #60]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002e94:	f006 fdbf 	bl	8009a16 <HAL_RTC_SetTime>
 8002e98:	4603      	mov	r3, r0
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d001      	beq.n	8002ea2 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8002e9e:	f001 f967 	bl	8004170 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_WEDNESDAY;
 8002ea2:	2303      	movs	r3, #3
 8002ea4:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JULY;
 8002ea6:	2307      	movs	r3, #7
 8002ea8:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x6;
 8002eaa:	2306      	movs	r3, #6
 8002eac:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x22;
 8002eae:	2322      	movs	r3, #34	; 0x22
 8002eb0:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002eb2:	463b      	mov	r3, r7
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	4619      	mov	r1, r3
 8002eb8:	4805      	ldr	r0, [pc, #20]	; (8002ed0 <MX_RTC_Init+0xb0>)
 8002eba:	f006 fea5 	bl	8009c08 <HAL_RTC_SetDate>
 8002ebe:	4603      	mov	r3, r0
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d001      	beq.n	8002ec8 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8002ec4:	f001 f954 	bl	8004170 <Error_Handler>

  //set_Date(epoch);

  /* USER CODE END RTC_Init 2 */

}
 8002ec8:	bf00      	nop
 8002eca:	3718      	adds	r7, #24
 8002ecc:	46bd      	mov	sp, r7
 8002ece:	bd80      	pop	{r7, pc}
 8002ed0:	200008d4 	.word	0x200008d4
 8002ed4:	40002800 	.word	0x40002800

08002ed8 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002edc:	4b1b      	ldr	r3, [pc, #108]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002ede:	4a1c      	ldr	r2, [pc, #112]	; (8002f50 <MX_SPI1_Init+0x78>)
 8002ee0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002ee2:	4b1a      	ldr	r3, [pc, #104]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002ee4:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002ee8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002eea:	4b18      	ldr	r3, [pc, #96]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002eec:	2200      	movs	r2, #0
 8002eee:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ef0:	4b16      	ldr	r3, [pc, #88]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002ef2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002ef6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002ef8:	4b14      	ldr	r3, [pc, #80]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002efa:	2200      	movs	r2, #0
 8002efc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002efe:	4b13      	ldr	r3, [pc, #76]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f00:	2200      	movs	r2, #0
 8002f02:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002f04:	4b11      	ldr	r3, [pc, #68]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f0a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8002f0c:	4b0f      	ldr	r3, [pc, #60]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f0e:	2208      	movs	r2, #8
 8002f10:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f12:	4b0e      	ldr	r3, [pc, #56]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f14:	2200      	movs	r2, #0
 8002f16:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f18:	4b0c      	ldr	r3, [pc, #48]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f1a:	2200      	movs	r2, #0
 8002f1c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f1e:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f20:	2200      	movs	r2, #0
 8002f22:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8002f24:	4b09      	ldr	r3, [pc, #36]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f26:	2207      	movs	r2, #7
 8002f28:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002f2a:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002f30:	4b06      	ldr	r3, [pc, #24]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f32:	2200      	movs	r2, #0
 8002f34:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002f36:	4805      	ldr	r0, [pc, #20]	; (8002f4c <MX_SPI1_Init+0x74>)
 8002f38:	f007 f80c 	bl	8009f54 <HAL_SPI_Init>
 8002f3c:	4603      	mov	r3, r0
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d001      	beq.n	8002f46 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8002f42:	f001 f915 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002f46:	bf00      	nop
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	200008f8 	.word	0x200008f8
 8002f50:	40013000 	.word	0x40013000

08002f54 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002f58:	4b1b      	ldr	r3, [pc, #108]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f5a:	4a1c      	ldr	r2, [pc, #112]	; (8002fcc <MX_SPI2_Init+0x78>)
 8002f5c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002f5e:	4b1a      	ldr	r3, [pc, #104]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f60:	f44f 7282 	mov.w	r2, #260	; 0x104
 8002f64:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002f66:	4b18      	ldr	r3, [pc, #96]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f68:	2200      	movs	r2, #0
 8002f6a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002f6c:	4b16      	ldr	r3, [pc, #88]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f6e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002f72:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002f74:	4b14      	ldr	r3, [pc, #80]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f76:	2200      	movs	r2, #0
 8002f78:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002f7a:	4b13      	ldr	r3, [pc, #76]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002f80:	4b11      	ldr	r3, [pc, #68]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f82:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002f86:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002f88:	4b0f      	ldr	r3, [pc, #60]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002f8e:	4b0e      	ldr	r3, [pc, #56]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002f94:	4b0c      	ldr	r3, [pc, #48]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f96:	2200      	movs	r2, #0
 8002f98:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002f9a:	4b0b      	ldr	r3, [pc, #44]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8002fa0:	4b09      	ldr	r3, [pc, #36]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002fa2:	2207      	movs	r2, #7
 8002fa4:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002fa6:	4b08      	ldr	r3, [pc, #32]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002fa8:	2200      	movs	r2, #0
 8002faa:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8002fac:	4b06      	ldr	r3, [pc, #24]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002fae:	2200      	movs	r2, #0
 8002fb0:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002fb2:	4805      	ldr	r0, [pc, #20]	; (8002fc8 <MX_SPI2_Init+0x74>)
 8002fb4:	f006 ffce 	bl	8009f54 <HAL_SPI_Init>
 8002fb8:	4603      	mov	r3, r0
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d001      	beq.n	8002fc2 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8002fbe:	f001 f8d7 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002fc2:	bf00      	nop
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	2000095c 	.word	0x2000095c
 8002fcc:	40003800 	.word	0x40003800

08002fd0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b088      	sub	sp, #32
 8002fd4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002fd6:	f107 0310 	add.w	r3, r7, #16
 8002fda:	2200      	movs	r2, #0
 8002fdc:	601a      	str	r2, [r3, #0]
 8002fde:	605a      	str	r2, [r3, #4]
 8002fe0:	609a      	str	r2, [r3, #8]
 8002fe2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002fe4:	1d3b      	adds	r3, r7, #4
 8002fe6:	2200      	movs	r2, #0
 8002fe8:	601a      	str	r2, [r3, #0]
 8002fea:	605a      	str	r2, [r3, #4]
 8002fec:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN TIM4_Init 1 */

  // interupt every 10 ms

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8002fee:	4b1d      	ldr	r3, [pc, #116]	; (8003064 <MX_TIM4_Init+0x94>)
 8002ff0:	4a1d      	ldr	r2, [pc, #116]	; (8003068 <MX_TIM4_Init+0x98>)
 8002ff2:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 7999;
 8002ff4:	4b1b      	ldr	r3, [pc, #108]	; (8003064 <MX_TIM4_Init+0x94>)
 8002ff6:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8002ffa:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ffc:	4b19      	ldr	r3, [pc, #100]	; (8003064 <MX_TIM4_Init+0x94>)
 8002ffe:	2200      	movs	r2, #0
 8003000:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 99;
 8003002:	4b18      	ldr	r3, [pc, #96]	; (8003064 <MX_TIM4_Init+0x94>)
 8003004:	2263      	movs	r2, #99	; 0x63
 8003006:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003008:	4b16      	ldr	r3, [pc, #88]	; (8003064 <MX_TIM4_Init+0x94>)
 800300a:	2200      	movs	r2, #0
 800300c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 800300e:	4b15      	ldr	r3, [pc, #84]	; (8003064 <MX_TIM4_Init+0x94>)
 8003010:	2280      	movs	r2, #128	; 0x80
 8003012:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8003014:	4813      	ldr	r0, [pc, #76]	; (8003064 <MX_TIM4_Init+0x94>)
 8003016:	f008 fba7 	bl	800b768 <HAL_TIM_Base_Init>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d001      	beq.n	8003024 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8003020:	f001 f8a6 	bl	8004170 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003024:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003028:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800302a:	f107 0310 	add.w	r3, r7, #16
 800302e:	4619      	mov	r1, r3
 8003030:	480c      	ldr	r0, [pc, #48]	; (8003064 <MX_TIM4_Init+0x94>)
 8003032:	f008 fdaf 	bl	800bb94 <HAL_TIM_ConfigClockSource>
 8003036:	4603      	mov	r3, r0
 8003038:	2b00      	cmp	r3, #0
 800303a:	d001      	beq.n	8003040 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 800303c:	f001 f898 	bl	8004170 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003040:	2300      	movs	r3, #0
 8003042:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003044:	2300      	movs	r3, #0
 8003046:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8003048:	1d3b      	adds	r3, r7, #4
 800304a:	4619      	mov	r1, r3
 800304c:	4805      	ldr	r0, [pc, #20]	; (8003064 <MX_TIM4_Init+0x94>)
 800304e:	f008 ffc7 	bl	800bfe0 <HAL_TIMEx_MasterConfigSynchronization>
 8003052:	4603      	mov	r3, r0
 8003054:	2b00      	cmp	r3, #0
 8003056:	d001      	beq.n	800305c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8003058:	f001 f88a 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800305c:	bf00      	nop
 800305e:	3720      	adds	r7, #32
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	20000a98 	.word	0x20000a98
 8003068:	40000800 	.word	0x40000800

0800306c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8003070:	4b14      	ldr	r3, [pc, #80]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 8003072:	4a15      	ldr	r2, [pc, #84]	; (80030c8 <MX_USART2_UART_Init+0x5c>)
 8003074:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 230400;
 8003076:	4b13      	ldr	r3, [pc, #76]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 8003078:	f44f 3261 	mov.w	r2, #230400	; 0x38400
 800307c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800307e:	4b11      	ldr	r3, [pc, #68]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 8003080:	2200      	movs	r2, #0
 8003082:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8003084:	4b0f      	ldr	r3, [pc, #60]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 8003086:	2200      	movs	r2, #0
 8003088:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800308a:	4b0e      	ldr	r3, [pc, #56]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 800308c:	2200      	movs	r2, #0
 800308e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8003090:	4b0c      	ldr	r3, [pc, #48]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 8003092:	220c      	movs	r2, #12
 8003094:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003096:	4b0b      	ldr	r3, [pc, #44]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 8003098:	2200      	movs	r2, #0
 800309a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800309c:	4b09      	ldr	r3, [pc, #36]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 800309e:	2200      	movs	r2, #0
 80030a0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80030a2:	4b08      	ldr	r3, [pc, #32]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80030a8:	4b06      	ldr	r3, [pc, #24]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80030ae:	4805      	ldr	r0, [pc, #20]	; (80030c4 <MX_USART2_UART_Init+0x58>)
 80030b0:	f009 f83c 	bl	800c12c <HAL_UART_Init>
 80030b4:	4603      	mov	r3, r0
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d001      	beq.n	80030be <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80030ba:	f001 f859 	bl	8004170 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80030be:	bf00      	nop
 80030c0:	bd80      	pop	{r7, pc}
 80030c2:	bf00      	nop
 80030c4:	20000ae4 	.word	0x20000ae4
 80030c8:	40004400 	.word	0x40004400

080030cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80030d2:	4b26      	ldr	r3, [pc, #152]	; (800316c <MX_DMA_Init+0xa0>)
 80030d4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030d6:	4a25      	ldr	r2, [pc, #148]	; (800316c <MX_DMA_Init+0xa0>)
 80030d8:	f043 0301 	orr.w	r3, r3, #1
 80030dc:	6493      	str	r3, [r2, #72]	; 0x48
 80030de:	4b23      	ldr	r3, [pc, #140]	; (800316c <MX_DMA_Init+0xa0>)
 80030e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030e2:	f003 0301 	and.w	r3, r3, #1
 80030e6:	607b      	str	r3, [r7, #4]
 80030e8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80030ea:	4b20      	ldr	r3, [pc, #128]	; (800316c <MX_DMA_Init+0xa0>)
 80030ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030ee:	4a1f      	ldr	r2, [pc, #124]	; (800316c <MX_DMA_Init+0xa0>)
 80030f0:	f043 0302 	orr.w	r3, r3, #2
 80030f4:	6493      	str	r3, [r2, #72]	; 0x48
 80030f6:	4b1d      	ldr	r3, [pc, #116]	; (800316c <MX_DMA_Init+0xa0>)
 80030f8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030fa:	f003 0302 	and.w	r3, r3, #2
 80030fe:	603b      	str	r3, [r7, #0]
 8003100:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8003102:	2200      	movs	r2, #0
 8003104:	2100      	movs	r1, #0
 8003106:	200d      	movs	r0, #13
 8003108:	f002 ff9b 	bl	8006042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800310c:	200d      	movs	r0, #13
 800310e:	f002 ffb4 	bl	800607a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8003112:	2200      	movs	r2, #0
 8003114:	2100      	movs	r1, #0
 8003116:	200e      	movs	r0, #14
 8003118:	f002 ff93 	bl	8006042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800311c:	200e      	movs	r0, #14
 800311e:	f002 ffac 	bl	800607a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8003122:	2200      	movs	r2, #0
 8003124:	2100      	movs	r1, #0
 8003126:	200f      	movs	r0, #15
 8003128:	f002 ff8b 	bl	8006042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 800312c:	200f      	movs	r0, #15
 800312e:	f002 ffa4 	bl	800607a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 8003132:	2200      	movs	r2, #0
 8003134:	2100      	movs	r1, #0
 8003136:	2010      	movs	r0, #16
 8003138:	f002 ff83 	bl	8006042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 800313c:	2010      	movs	r0, #16
 800313e:	f002 ff9c 	bl	800607a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 3, 0);
 8003142:	2200      	movs	r2, #0
 8003144:	2103      	movs	r1, #3
 8003146:	2011      	movs	r0, #17
 8003148:	f002 ff7b 	bl	8006042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 800314c:	2011      	movs	r0, #17
 800314e:	f002 ff94 	bl	800607a <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 8003152:	2200      	movs	r2, #0
 8003154:	2100      	movs	r1, #0
 8003156:	2044      	movs	r0, #68	; 0x44
 8003158:	f002 ff73 	bl	8006042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 800315c:	2044      	movs	r0, #68	; 0x44
 800315e:	f002 ff8c 	bl	800607a <HAL_NVIC_EnableIRQ>

}
 8003162:	bf00      	nop
 8003164:	3708      	adds	r7, #8
 8003166:	46bd      	mov	sp, r7
 8003168:	bd80      	pop	{r7, pc}
 800316a:	bf00      	nop
 800316c:	40021000 	.word	0x40021000

08003170 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	b08a      	sub	sp, #40	; 0x28
 8003174:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003176:	f107 0314 	add.w	r3, r7, #20
 800317a:	2200      	movs	r2, #0
 800317c:	601a      	str	r2, [r3, #0]
 800317e:	605a      	str	r2, [r3, #4]
 8003180:	609a      	str	r2, [r3, #8]
 8003182:	60da      	str	r2, [r3, #12]
 8003184:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003186:	4b6f      	ldr	r3, [pc, #444]	; (8003344 <MX_GPIO_Init+0x1d4>)
 8003188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800318a:	4a6e      	ldr	r2, [pc, #440]	; (8003344 <MX_GPIO_Init+0x1d4>)
 800318c:	f043 0304 	orr.w	r3, r3, #4
 8003190:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003192:	4b6c      	ldr	r3, [pc, #432]	; (8003344 <MX_GPIO_Init+0x1d4>)
 8003194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003196:	f003 0304 	and.w	r3, r3, #4
 800319a:	613b      	str	r3, [r7, #16]
 800319c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800319e:	4b69      	ldr	r3, [pc, #420]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031a2:	4a68      	ldr	r2, [pc, #416]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80031a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031aa:	4b66      	ldr	r3, [pc, #408]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80031b2:	60fb      	str	r3, [r7, #12]
 80031b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80031b6:	4b63      	ldr	r3, [pc, #396]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ba:	4a62      	ldr	r2, [pc, #392]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031bc:	f043 0301 	orr.w	r3, r3, #1
 80031c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031c2:	4b60      	ldr	r3, [pc, #384]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031c6:	f003 0301 	and.w	r3, r3, #1
 80031ca:	60bb      	str	r3, [r7, #8]
 80031cc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ce:	4b5d      	ldr	r3, [pc, #372]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031d2:	4a5c      	ldr	r2, [pc, #368]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031d4:	f043 0302 	orr.w	r3, r3, #2
 80031d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031da:	4b5a      	ldr	r3, [pc, #360]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031de:	f003 0302 	and.w	r3, r3, #2
 80031e2:	607b      	str	r3, [r7, #4]
 80031e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80031e6:	4b57      	ldr	r3, [pc, #348]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031ea:	4a56      	ldr	r2, [pc, #344]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031ec:	f043 0308 	orr.w	r3, r3, #8
 80031f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80031f2:	4b54      	ldr	r3, [pc, #336]	; (8003344 <MX_GPIO_Init+0x1d4>)
 80031f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80031f6:	f003 0308 	and.w	r3, r3, #8
 80031fa:	603b      	str	r3, [r7, #0]
 80031fc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, TIK_LED_Pin|ERR_LED_Pin, GPIO_PIN_RESET);
 80031fe:	2200      	movs	r2, #0
 8003200:	2109      	movs	r1, #9
 8003202:	4851      	ldr	r0, [pc, #324]	; (8003348 <MX_GPIO_Init+0x1d8>)
 8003204:	f003 fba8 	bl	8006958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 8003208:	2201      	movs	r2, #1
 800320a:	2110      	movs	r1, #16
 800320c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003210:	f003 fba2 	bl	8006958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_CS_Pin|SPI1_DC_Pin, GPIO_PIN_SET);
 8003214:	2201      	movs	r2, #1
 8003216:	f44f 5181 	mov.w	r1, #4128	; 0x1020
 800321a:	484c      	ldr	r0, [pc, #304]	; (800334c <MX_GPIO_Init+0x1dc>)
 800321c:	f003 fb9c 	bl	8006958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 8003220:	2201      	movs	r2, #1
 8003222:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003226:	4848      	ldr	r0, [pc, #288]	; (8003348 <MX_GPIO_Init+0x1d8>)
 8003228:	f003 fb96 	bl	8006958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_RST_GPIO_Port, SPI1_RST_Pin, GPIO_PIN_SET);
 800322c:	2201      	movs	r2, #1
 800322e:	2104      	movs	r1, #4
 8003230:	4847      	ldr	r0, [pc, #284]	; (8003350 <MX_GPIO_Init+0x1e0>)
 8003232:	f003 fb91 	bl	8006958 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TIK_LED_Pin */
  GPIO_InitStruct.Pin = TIK_LED_Pin;
 8003236:	2301      	movs	r3, #1
 8003238:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800323a:	2301      	movs	r3, #1
 800323c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800323e:	2302      	movs	r3, #2
 8003240:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003242:	2301      	movs	r3, #1
 8003244:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(TIK_LED_GPIO_Port, &GPIO_InitStruct);
 8003246:	f107 0314 	add.w	r3, r7, #20
 800324a:	4619      	mov	r1, r3
 800324c:	483e      	ldr	r0, [pc, #248]	; (8003348 <MX_GPIO_Init+0x1d8>)
 800324e:	f003 f9c1 	bl	80065d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : KEY0_Pin KEY1_Pin */
  GPIO_InitStruct.Pin = KEY0_Pin|KEY1_Pin;
 8003252:	2306      	movs	r3, #6
 8003254:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8003256:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800325a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800325c:	2301      	movs	r3, #1
 800325e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003260:	f107 0314 	add.w	r3, r7, #20
 8003264:	4619      	mov	r1, r3
 8003266:	4838      	ldr	r0, [pc, #224]	; (8003348 <MX_GPIO_Init+0x1d8>)
 8003268:	f003 f9b4 	bl	80065d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ERR_LED_Pin */
  GPIO_InitStruct.Pin = ERR_LED_Pin;
 800326c:	2308      	movs	r3, #8
 800326e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003270:	2301      	movs	r3, #1
 8003272:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003274:	2300      	movs	r3, #0
 8003276:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 8003278:	2301      	movs	r3, #1
 800327a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(ERR_LED_GPIO_Port, &GPIO_InitStruct);
 800327c:	f107 0314 	add.w	r3, r7, #20
 8003280:	4619      	mov	r1, r3
 8003282:	4831      	ldr	r0, [pc, #196]	; (8003348 <MX_GPIO_Init+0x1d8>)
 8003284:	f003 f9a6 	bl	80065d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_CS_Pin */
  GPIO_InitStruct.Pin = SPI1_CS_Pin;
 8003288:	2310      	movs	r3, #16
 800328a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800328c:	2301      	movs	r3, #1
 800328e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003290:	2300      	movs	r3, #0
 8003292:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003294:	2302      	movs	r3, #2
 8003296:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 8003298:	f107 0314 	add.w	r3, r7, #20
 800329c:	4619      	mov	r1, r3
 800329e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032a2:	f003 f997 	bl	80065d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 80032a6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032aa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032ac:	2301      	movs	r3, #1
 80032ae:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032b0:	2301      	movs	r3, #1
 80032b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032b4:	2302      	movs	r3, #2
 80032b6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 80032b8:	f107 0314 	add.w	r3, r7, #20
 80032bc:	4619      	mov	r1, r3
 80032be:	4823      	ldr	r0, [pc, #140]	; (800334c <MX_GPIO_Init+0x1dc>)
 80032c0:	f003 f988 	bl	80065d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 80032c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80032c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032ca:	2301      	movs	r3, #1
 80032cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032ce:	2301      	movs	r3, #1
 80032d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM;
 80032d2:	2301      	movs	r3, #1
 80032d4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 80032d6:	f107 0314 	add.w	r3, r7, #20
 80032da:	4619      	mov	r1, r3
 80032dc:	481a      	ldr	r0, [pc, #104]	; (8003348 <MX_GPIO_Init+0x1d8>)
 80032de:	f003 f979 	bl	80065d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_RST_Pin */
  GPIO_InitStruct.Pin = SPI1_RST_Pin;
 80032e2:	2304      	movs	r3, #4
 80032e4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032e6:	2301      	movs	r3, #1
 80032e8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032ea:	2301      	movs	r3, #1
 80032ec:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80032ee:	2302      	movs	r3, #2
 80032f0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_RST_GPIO_Port, &GPIO_InitStruct);
 80032f2:	f107 0314 	add.w	r3, r7, #20
 80032f6:	4619      	mov	r1, r3
 80032f8:	4815      	ldr	r0, [pc, #84]	; (8003350 <MX_GPIO_Init+0x1e0>)
 80032fa:	f003 f96b 	bl	80065d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI1_DC_Pin */
  GPIO_InitStruct.Pin = SPI1_DC_Pin;
 80032fe:	2320      	movs	r3, #32
 8003300:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003302:	2301      	movs	r3, #1
 8003304:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003306:	2300      	movs	r3, #0
 8003308:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800330a:	2302      	movs	r3, #2
 800330c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI1_DC_GPIO_Port, &GPIO_InitStruct);
 800330e:	f107 0314 	add.w	r3, r7, #20
 8003312:	4619      	mov	r1, r3
 8003314:	480d      	ldr	r0, [pc, #52]	; (800334c <MX_GPIO_Init+0x1dc>)
 8003316:	f003 f95d 	bl	80065d4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 800331a:	2200      	movs	r2, #0
 800331c:	2100      	movs	r1, #0
 800331e:	2007      	movs	r0, #7
 8003320:	f002 fe8f 	bl	8006042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8003324:	2007      	movs	r0, #7
 8003326:	f002 fea8 	bl	800607a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 800332a:	2200      	movs	r2, #0
 800332c:	2100      	movs	r1, #0
 800332e:	2008      	movs	r0, #8
 8003330:	f002 fe87 	bl	8006042 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8003334:	2008      	movs	r0, #8
 8003336:	f002 fea0 	bl	800607a <HAL_NVIC_EnableIRQ>

}
 800333a:	bf00      	nop
 800333c:	3728      	adds	r7, #40	; 0x28
 800333e:	46bd      	mov	sp, r7
 8003340:	bd80      	pop	{r7, pc}
 8003342:	bf00      	nop
 8003344:	40021000 	.word	0x40021000
 8003348:	48000800 	.word	0x48000800
 800334c:	48000400 	.word	0x48000400
 8003350:	48000c00 	.word	0x48000c00

08003354 <hexToBin>:

//-------------------------------------------------------------------------------------------
//           hex-  
//
uint8_t hexToBin(char *sc)
{
 8003354:	b480      	push	{r7}
 8003356:	b085      	sub	sp, #20
 8003358:	af00      	add	r7, sp, #0
 800335a:	6078      	str	r0, [r7, #4]
char st = 0, ml = 0;
 800335c:	2300      	movs	r3, #0
 800335e:	73fb      	strb	r3, [r7, #15]
 8003360:	2300      	movs	r3, #0
 8003362:	73bb      	strb	r3, [r7, #14]

	if ((sc[0] >= '0') && (sc[0] <= '9')) st = (sc[0] - 0x30);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	2b2f      	cmp	r3, #47	; 0x2f
 800336a:	d908      	bls.n	800337e <hexToBin+0x2a>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	2b39      	cmp	r3, #57	; 0x39
 8003372:	d804      	bhi.n	800337e <hexToBin+0x2a>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	781b      	ldrb	r3, [r3, #0]
 8003378:	3b30      	subs	r3, #48	; 0x30
 800337a:	73fb      	strb	r3, [r7, #15]
 800337c:	e018      	b.n	80033b0 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'A') && (sc[0] <= 'F')) st = (sc[0] - 0x37);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	781b      	ldrb	r3, [r3, #0]
 8003382:	2b40      	cmp	r3, #64	; 0x40
 8003384:	d908      	bls.n	8003398 <hexToBin+0x44>
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	781b      	ldrb	r3, [r3, #0]
 800338a:	2b46      	cmp	r3, #70	; 0x46
 800338c:	d804      	bhi.n	8003398 <hexToBin+0x44>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	781b      	ldrb	r3, [r3, #0]
 8003392:	3b37      	subs	r3, #55	; 0x37
 8003394:	73fb      	strb	r3, [r7, #15]
 8003396:	e00b      	b.n	80033b0 <hexToBin+0x5c>
	else
	if ((sc[0] >= 'a') && (sc[0] <= 'f')) st = (sc[0] - 0x57);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	781b      	ldrb	r3, [r3, #0]
 800339c:	2b60      	cmp	r3, #96	; 0x60
 800339e:	d907      	bls.n	80033b0 <hexToBin+0x5c>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	781b      	ldrb	r3, [r3, #0]
 80033a4:	2b66      	cmp	r3, #102	; 0x66
 80033a6:	d803      	bhi.n	80033b0 <hexToBin+0x5c>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	781b      	ldrb	r3, [r3, #0]
 80033ac:	3b57      	subs	r3, #87	; 0x57
 80033ae:	73fb      	strb	r3, [r7, #15]

	if ((sc[1] >= '0') && (sc[1] <= '9')) ml = (sc[1] - 0x30);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	3301      	adds	r3, #1
 80033b4:	781b      	ldrb	r3, [r3, #0]
 80033b6:	2b2f      	cmp	r3, #47	; 0x2f
 80033b8:	d90a      	bls.n	80033d0 <hexToBin+0x7c>
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	3301      	adds	r3, #1
 80033be:	781b      	ldrb	r3, [r3, #0]
 80033c0:	2b39      	cmp	r3, #57	; 0x39
 80033c2:	d805      	bhi.n	80033d0 <hexToBin+0x7c>
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	3301      	adds	r3, #1
 80033c8:	781b      	ldrb	r3, [r3, #0]
 80033ca:	3b30      	subs	r3, #48	; 0x30
 80033cc:	73bb      	strb	r3, [r7, #14]
 80033ce:	e01e      	b.n	800340e <hexToBin+0xba>
	else
	if ((sc[1] >= 'A') && (sc[1] <= 'F')) ml = (sc[1] - 0x37);
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3301      	adds	r3, #1
 80033d4:	781b      	ldrb	r3, [r3, #0]
 80033d6:	2b40      	cmp	r3, #64	; 0x40
 80033d8:	d90a      	bls.n	80033f0 <hexToBin+0x9c>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	3301      	adds	r3, #1
 80033de:	781b      	ldrb	r3, [r3, #0]
 80033e0:	2b46      	cmp	r3, #70	; 0x46
 80033e2:	d805      	bhi.n	80033f0 <hexToBin+0x9c>
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	3301      	adds	r3, #1
 80033e8:	781b      	ldrb	r3, [r3, #0]
 80033ea:	3b37      	subs	r3, #55	; 0x37
 80033ec:	73bb      	strb	r3, [r7, #14]
 80033ee:	e00e      	b.n	800340e <hexToBin+0xba>
	else
	if ((sc[1] >= 'a') && (sc[1] <= 'f')) ml = (sc[1] - 0x57);
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	3301      	adds	r3, #1
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	2b60      	cmp	r3, #96	; 0x60
 80033f8:	d909      	bls.n	800340e <hexToBin+0xba>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	3301      	adds	r3, #1
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	2b66      	cmp	r3, #102	; 0x66
 8003402:	d804      	bhi.n	800340e <hexToBin+0xba>
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	3301      	adds	r3, #1
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	3b57      	subs	r3, #87	; 0x57
 800340c:	73bb      	strb	r3, [r7, #14]

	return ((st << 4) | (ml & 0x0f));
 800340e:	7bfb      	ldrb	r3, [r7, #15]
 8003410:	011b      	lsls	r3, r3, #4
 8003412:	b25a      	sxtb	r2, r3
 8003414:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8003418:	f003 030f 	and.w	r3, r3, #15
 800341c:	b25b      	sxtb	r3, r3
 800341e:	4313      	orrs	r3, r2
 8003420:	b25b      	sxtb	r3, r3
 8003422:	b2db      	uxtb	r3, r3

}
 8003424:	4618      	mov	r0, r3
 8003426:	3714      	adds	r7, #20
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <getEvtCount>:


#ifdef SET_FIFO_MODE
//-------------------------------------------------------------------------------------------
uint8_t getEvtCount()
{
 8003430:	b480      	push	{r7}
 8003432:	af00      	add	r7, sp, #0
	return cnt_evt;
 8003434:	4b03      	ldr	r3, [pc, #12]	; (8003444 <getEvtCount+0x14>)
 8003436:	781b      	ldrb	r3, [r3, #0]
}
 8003438:	4618      	mov	r0, r3
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	2000184a 	.word	0x2000184a

08003448 <putEvt>:
//-------------------------------------------------------------------------------------------
void putEvt(int evt)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]

	//while (lock_fifo);
	//lock_fifo = true;

	if (cnt_evt > (MAX_FIFO_SIZE - 3)) {
 8003450:	4b30      	ldr	r3, [pc, #192]	; (8003514 <putEvt+0xcc>)
 8003452:	781b      	ldrb	r3, [r3, #0]
 8003454:	2b3d      	cmp	r3, #61	; 0x3d
 8003456:	d907      	bls.n	8003468 <putEvt+0x20>
		devError |= devFIFO;
 8003458:	4b2f      	ldr	r3, [pc, #188]	; (8003518 <putEvt+0xd0>)
 800345a:	881b      	ldrh	r3, [r3, #0]
 800345c:	f043 0310 	orr.w	r3, r3, #16
 8003460:	b29a      	uxth	r2, r3
 8003462:	4b2d      	ldr	r3, [pc, #180]	; (8003518 <putEvt+0xd0>)
 8003464:	801a      	strh	r2, [r3, #0]
		//lock_fifo = false;
		return;
 8003466:	e051      	b.n	800350c <putEvt+0xc4>
	}

	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003468:	2026      	movs	r0, #38	; 0x26
 800346a:	f002 fe14 	bl	8006096 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 800346e:	201e      	movs	r0, #30
 8003470:	f002 fe11 	bl	8006096 <HAL_NVIC_DisableIRQ>

	if (cnt_evt >= MAX_FIFO_SIZE) {
 8003474:	4b27      	ldr	r3, [pc, #156]	; (8003514 <putEvt+0xcc>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	2b3f      	cmp	r3, #63	; 0x3f
 800347a:	d906      	bls.n	800348a <putEvt+0x42>
			wr_evt_err++;
 800347c:	4b27      	ldr	r3, [pc, #156]	; (800351c <putEvt+0xd4>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	3301      	adds	r3, #1
 8003482:	b2da      	uxtb	r2, r3
 8003484:	4b25      	ldr	r3, [pc, #148]	; (800351c <putEvt+0xd4>)
 8003486:	701a      	strb	r2, [r3, #0]
 8003488:	e027      	b.n	80034da <putEvt+0x92>
		} else {
			evt_fifo[wr_evt_adr] = evt;
 800348a:	4b25      	ldr	r3, [pc, #148]	; (8003520 <putEvt+0xd8>)
 800348c:	781b      	ldrb	r3, [r3, #0]
 800348e:	4619      	mov	r1, r3
 8003490:	4a24      	ldr	r2, [pc, #144]	; (8003524 <putEvt+0xdc>)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
			cnt_evt++;
 8003498:	4b1e      	ldr	r3, [pc, #120]	; (8003514 <putEvt+0xcc>)
 800349a:	781b      	ldrb	r3, [r3, #0]
 800349c:	3301      	adds	r3, #1
 800349e:	b2da      	uxtb	r2, r3
 80034a0:	4b1c      	ldr	r3, [pc, #112]	; (8003514 <putEvt+0xcc>)
 80034a2:	701a      	strb	r2, [r3, #0]
			if (wr_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 80034a4:	4b1e      	ldr	r3, [pc, #120]	; (8003520 <putEvt+0xd8>)
 80034a6:	781b      	ldrb	r3, [r3, #0]
 80034a8:	2b3e      	cmp	r3, #62	; 0x3e
 80034aa:	d806      	bhi.n	80034ba <putEvt+0x72>
				wr_evt_adr++;
 80034ac:	4b1c      	ldr	r3, [pc, #112]	; (8003520 <putEvt+0xd8>)
 80034ae:	781b      	ldrb	r3, [r3, #0]
 80034b0:	3301      	adds	r3, #1
 80034b2:	b2da      	uxtb	r2, r3
 80034b4:	4b1a      	ldr	r3, [pc, #104]	; (8003520 <putEvt+0xd8>)
 80034b6:	701a      	strb	r2, [r3, #0]
 80034b8:	e002      	b.n	80034c0 <putEvt+0x78>
			} else  {
				wr_evt_adr = 0;
 80034ba:	4b19      	ldr	r3, [pc, #100]	; (8003520 <putEvt+0xd8>)
 80034bc:	2200      	movs	r2, #0
 80034be:	701a      	strb	r2, [r3, #0]
			}
			wr_evt_err = 0;
 80034c0:	4b16      	ldr	r3, [pc, #88]	; (800351c <putEvt+0xd4>)
 80034c2:	2200      	movs	r2, #0
 80034c4:	701a      	strb	r2, [r3, #0]
			if (cnt_evt > max_evt) max_evt = cnt_evt;
 80034c6:	4b13      	ldr	r3, [pc, #76]	; (8003514 <putEvt+0xcc>)
 80034c8:	781a      	ldrb	r2, [r3, #0]
 80034ca:	4b17      	ldr	r3, [pc, #92]	; (8003528 <putEvt+0xe0>)
 80034cc:	781b      	ldrb	r3, [r3, #0]
 80034ce:	429a      	cmp	r2, r3
 80034d0:	d903      	bls.n	80034da <putEvt+0x92>
 80034d2:	4b10      	ldr	r3, [pc, #64]	; (8003514 <putEvt+0xcc>)
 80034d4:	781a      	ldrb	r2, [r3, #0]
 80034d6:	4b14      	ldr	r3, [pc, #80]	; (8003528 <putEvt+0xe0>)
 80034d8:	701a      	strb	r2, [r3, #0]
		}

		if (wr_evt_err) devError |= devFIFO;
 80034da:	4b10      	ldr	r3, [pc, #64]	; (800351c <putEvt+0xd4>)
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d007      	beq.n	80034f2 <putEvt+0xaa>
 80034e2:	4b0d      	ldr	r3, [pc, #52]	; (8003518 <putEvt+0xd0>)
 80034e4:	881b      	ldrh	r3, [r3, #0]
 80034e6:	f043 0310 	orr.w	r3, r3, #16
 80034ea:	b29a      	uxth	r2, r3
 80034ec:	4b0a      	ldr	r3, [pc, #40]	; (8003518 <putEvt+0xd0>)
 80034ee:	801a      	strh	r2, [r3, #0]
 80034f0:	e006      	b.n	8003500 <putEvt+0xb8>
				   else devError &= ~devFIFO;
 80034f2:	4b09      	ldr	r3, [pc, #36]	; (8003518 <putEvt+0xd0>)
 80034f4:	881b      	ldrh	r3, [r3, #0]
 80034f6:	f023 0310 	bic.w	r3, r3, #16
 80034fa:	b29a      	uxth	r2, r3
 80034fc:	4b06      	ldr	r3, [pc, #24]	; (8003518 <putEvt+0xd0>)
 80034fe:	801a      	strh	r2, [r3, #0]

		HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8003500:	201e      	movs	r0, #30
 8003502:	f002 fdba 	bl	800607a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003506:	2026      	movs	r0, #38	; 0x26
 8003508:	f002 fdb7 	bl	800607a <HAL_NVIC_EnableIRQ>

		//lock_fifo = false;
}
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}
 8003512:	bf00      	nop
 8003514:	2000184a 	.word	0x2000184a
 8003518:	20001430 	.word	0x20001430
 800351c:	20001849 	.word	0x20001849
 8003520:	20001848 	.word	0x20001848
 8003524:	2000009c 	.word	0x2000009c
 8003528:	2000184b 	.word	0x2000184b

0800352c <getEvt>:
//-------------------------------------------------------------------------------------------
int getEvt()
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
int ret = evt_None;
 8003532:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003536:	607b      	str	r3, [r7, #4]

	//while (lock_fifo);
	//lock_fifo = true;

	HAL_NVIC_DisableIRQ(USART2_IRQn);
 8003538:	2026      	movs	r0, #38	; 0x26
 800353a:	f002 fdac 	bl	8006096 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(TIM4_IRQn);
 800353e:	201e      	movs	r0, #30
 8003540:	f002 fda9 	bl	8006096 <HAL_NVIC_DisableIRQ>
	if (cnt_evt) {
 8003544:	4b16      	ldr	r3, [pc, #88]	; (80035a0 <getEvt+0x74>)
 8003546:	781b      	ldrb	r3, [r3, #0]
 8003548:	2b00      	cmp	r3, #0
 800354a:	d01e      	beq.n	800358a <getEvt+0x5e>
		ret = evt_fifo[rd_evt_adr];
 800354c:	4b15      	ldr	r3, [pc, #84]	; (80035a4 <getEvt+0x78>)
 800354e:	781b      	ldrb	r3, [r3, #0]
 8003550:	461a      	mov	r2, r3
 8003552:	4b15      	ldr	r3, [pc, #84]	; (80035a8 <getEvt+0x7c>)
 8003554:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003558:	607b      	str	r3, [r7, #4]
		if (cnt_evt) cnt_evt--;
 800355a:	4b11      	ldr	r3, [pc, #68]	; (80035a0 <getEvt+0x74>)
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d005      	beq.n	800356e <getEvt+0x42>
 8003562:	4b0f      	ldr	r3, [pc, #60]	; (80035a0 <getEvt+0x74>)
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	3b01      	subs	r3, #1
 8003568:	b2da      	uxtb	r2, r3
 800356a:	4b0d      	ldr	r3, [pc, #52]	; (80035a0 <getEvt+0x74>)
 800356c:	701a      	strb	r2, [r3, #0]
		if (rd_evt_adr < (MAX_FIFO_SIZE - 1) ) {
 800356e:	4b0d      	ldr	r3, [pc, #52]	; (80035a4 <getEvt+0x78>)
 8003570:	781b      	ldrb	r3, [r3, #0]
 8003572:	2b3e      	cmp	r3, #62	; 0x3e
 8003574:	d806      	bhi.n	8003584 <getEvt+0x58>
			rd_evt_adr++;
 8003576:	4b0b      	ldr	r3, [pc, #44]	; (80035a4 <getEvt+0x78>)
 8003578:	781b      	ldrb	r3, [r3, #0]
 800357a:	3301      	adds	r3, #1
 800357c:	b2da      	uxtb	r2, r3
 800357e:	4b09      	ldr	r3, [pc, #36]	; (80035a4 <getEvt+0x78>)
 8003580:	701a      	strb	r2, [r3, #0]
 8003582:	e002      	b.n	800358a <getEvt+0x5e>
		} else {
			rd_evt_adr = 0;
 8003584:	4b07      	ldr	r3, [pc, #28]	; (80035a4 <getEvt+0x78>)
 8003586:	2200      	movs	r2, #0
 8003588:	701a      	strb	r2, [r3, #0]
		}
	}

	HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800358a:	201e      	movs	r0, #30
 800358c:	f002 fd75 	bl	800607a <HAL_NVIC_EnableIRQ>
	HAL_NVIC_EnableIRQ(USART2_IRQn);
 8003590:	2026      	movs	r0, #38	; 0x26
 8003592:	f002 fd72 	bl	800607a <HAL_NVIC_EnableIRQ>

	//lock_fifo = false;

	return ret;
 8003596:	687b      	ldr	r3, [r7, #4]
}
 8003598:	4618      	mov	r0, r3
 800359a:	3708      	adds	r7, #8
 800359c:	46bd      	mov	sp, r7
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	2000184a 	.word	0x2000184a
 80035a4:	20001847 	.word	0x20001847
 80035a8:	2000009c 	.word	0x2000009c

080035ac <nameStation>:
//-------------------------------------------------------------------------------------------
#ifdef SET_DISPLAY

//-------------------------------------------------------------------------------------------
const char *nameStation(float fr)
{
 80035ac:	b480      	push	{r7}
 80035ae:	b085      	sub	sp, #20
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	ed87 0a01 	vstr	s0, [r7, #4]
int8_t ik = -1;
 80035b6:	23ff      	movs	r3, #255	; 0xff
 80035b8:	73fb      	strb	r3, [r7, #15]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 80035ba:	2300      	movs	r3, #0
 80035bc:	73bb      	strb	r3, [r7, #14]
 80035be:	e019      	b.n	80035f4 <nameStation+0x48>
		if (list[i].freq == fr) {
 80035c0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 80035c4:	4919      	ldr	r1, [pc, #100]	; (800362c <nameStation+0x80>)
 80035c6:	4613      	mov	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4413      	add	r3, r2
 80035cc:	009b      	lsls	r3, r3, #2
 80035ce:	440b      	add	r3, r1
 80035d0:	edd3 7a00 	vldr	s15, [r3]
 80035d4:	ed97 7a01 	vldr	s14, [r7, #4]
 80035d8:	eeb4 7a67 	vcmp.f32	s14, s15
 80035dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035e0:	d102      	bne.n	80035e8 <nameStation+0x3c>
			ik = i;
 80035e2:	7bbb      	ldrb	r3, [r7, #14]
 80035e4:	73fb      	strb	r3, [r7, #15]
			break;
 80035e6:	e009      	b.n	80035fc <nameStation+0x50>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 80035e8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035ec:	b2db      	uxtb	r3, r3
 80035ee:	3301      	adds	r3, #1
 80035f0:	b2db      	uxtb	r3, r3
 80035f2:	73bb      	strb	r3, [r7, #14]
 80035f4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80035f8:	2b17      	cmp	r3, #23
 80035fa:	dde1      	ble.n	80035c0 <nameStation+0x14>
		}
	}

	if (ik != -1) return list[ik].name;
 80035fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003600:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003604:	d009      	beq.n	800361a <nameStation+0x6e>
 8003606:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800360a:	4613      	mov	r3, r2
 800360c:	009b      	lsls	r3, r3, #2
 800360e:	4413      	add	r3, r2
 8003610:	009b      	lsls	r3, r3, #2
 8003612:	4a06      	ldr	r2, [pc, #24]	; (800362c <nameStation+0x80>)
 8003614:	4413      	add	r3, r2
 8003616:	3304      	adds	r3, #4
 8003618:	e001      	b.n	800361e <nameStation+0x72>
			 else return noneStation;
 800361a:	4b05      	ldr	r3, [pc, #20]	; (8003630 <nameStation+0x84>)
 800361c:	681b      	ldr	r3, [r3, #0]
}
 800361e:	4618      	mov	r0, r3
 8003620:	3714      	adds	r7, #20
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	0801312c 	.word	0x0801312c
 8003630:	200001b0 	.word	0x200001b0

08003634 <getNextList>:
//-------------------------------------------------------------------------------------------
float getNextList(float fr)
{
 8003634:	b480      	push	{r7}
 8003636:	b085      	sub	sp, #20
 8003638:	af00      	add	r7, sp, #0
 800363a:	ed87 0a01 	vstr	s0, [r7, #4]
float ret = fr;
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	60fb      	str	r3, [r7, #12]
int8_t ik = -1;
 8003642:	23ff      	movs	r3, #255	; 0xff
 8003644:	72fb      	strb	r3, [r7, #11]

	for (int8_t i = 0; i < MAX_LIST; i++) {
 8003646:	2300      	movs	r3, #0
 8003648:	72bb      	strb	r3, [r7, #10]
 800364a:	e019      	b.n	8003680 <getNextList+0x4c>
		if (list[i].freq == fr) {
 800364c:	f997 200a 	ldrsb.w	r2, [r7, #10]
 8003650:	4938      	ldr	r1, [pc, #224]	; (8003734 <getNextList+0x100>)
 8003652:	4613      	mov	r3, r2
 8003654:	009b      	lsls	r3, r3, #2
 8003656:	4413      	add	r3, r2
 8003658:	009b      	lsls	r3, r3, #2
 800365a:	440b      	add	r3, r1
 800365c:	edd3 7a00 	vldr	s15, [r3]
 8003660:	ed97 7a01 	vldr	s14, [r7, #4]
 8003664:	eeb4 7a67 	vcmp.f32	s14, s15
 8003668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800366c:	d102      	bne.n	8003674 <getNextList+0x40>
			ik = i;
 800366e:	7abb      	ldrb	r3, [r7, #10]
 8003670:	72fb      	strb	r3, [r7, #11]
			break;
 8003672:	e009      	b.n	8003688 <getNextList+0x54>
	for (int8_t i = 0; i < MAX_LIST; i++) {
 8003674:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8003678:	b2db      	uxtb	r3, r3
 800367a:	3301      	adds	r3, #1
 800367c:	b2db      	uxtb	r3, r3
 800367e:	72bb      	strb	r3, [r7, #10]
 8003680:	f997 300a 	ldrsb.w	r3, [r7, #10]
 8003684:	2b17      	cmp	r3, #23
 8003686:	dde1      	ble.n	800364c <getNextList+0x18>
		}
	}
	if (ik != -1) {
 8003688:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800368c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003690:	d014      	beq.n	80036bc <getNextList+0x88>
		if (++ik == MAX_LIST) ik = 0;
 8003692:	7afb      	ldrb	r3, [r7, #11]
 8003694:	3301      	adds	r3, #1
 8003696:	b2db      	uxtb	r3, r3
 8003698:	72fb      	strb	r3, [r7, #11]
 800369a:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800369e:	2b18      	cmp	r3, #24
 80036a0:	d101      	bne.n	80036a6 <getNextList+0x72>
 80036a2:	2300      	movs	r3, #0
 80036a4:	72fb      	strb	r3, [r7, #11]
		ret = list[ik].freq;
 80036a6:	f997 200b 	ldrsb.w	r2, [r7, #11]
 80036aa:	4922      	ldr	r1, [pc, #136]	; (8003734 <getNextList+0x100>)
 80036ac:	4613      	mov	r3, r2
 80036ae:	009b      	lsls	r3, r3, #2
 80036b0:	4413      	add	r3, r2
 80036b2:	009b      	lsls	r3, r3, #2
 80036b4:	440b      	add	r3, r1
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	60fb      	str	r3, [r7, #12]
 80036ba:	e031      	b.n	8003720 <getNextList+0xec>
	} else {
		for (int8_t i = 0; i < MAX_LIST; i++) {
 80036bc:	2300      	movs	r3, #0
 80036be:	727b      	strb	r3, [r7, #9]
 80036c0:	e023      	b.n	800370a <getNextList+0xd6>
			if (list[i].freq > fr) {
 80036c2:	f997 2009 	ldrsb.w	r2, [r7, #9]
 80036c6:	491b      	ldr	r1, [pc, #108]	; (8003734 <getNextList+0x100>)
 80036c8:	4613      	mov	r3, r2
 80036ca:	009b      	lsls	r3, r3, #2
 80036cc:	4413      	add	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	440b      	add	r3, r1
 80036d2:	edd3 7a00 	vldr	s15, [r3]
 80036d6:	ed97 7a01 	vldr	s14, [r7, #4]
 80036da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80036de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036e2:	d50c      	bpl.n	80036fe <getNextList+0xca>
				ik = i;
 80036e4:	7a7b      	ldrb	r3, [r7, #9]
 80036e6:	72fb      	strb	r3, [r7, #11]
				ret = list[i].freq;
 80036e8:	f997 2009 	ldrsb.w	r2, [r7, #9]
 80036ec:	4911      	ldr	r1, [pc, #68]	; (8003734 <getNextList+0x100>)
 80036ee:	4613      	mov	r3, r2
 80036f0:	009b      	lsls	r3, r3, #2
 80036f2:	4413      	add	r3, r2
 80036f4:	009b      	lsls	r3, r3, #2
 80036f6:	440b      	add	r3, r1
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	60fb      	str	r3, [r7, #12]
				break;
 80036fc:	e009      	b.n	8003712 <getNextList+0xde>
		for (int8_t i = 0; i < MAX_LIST; i++) {
 80036fe:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8003702:	b2db      	uxtb	r3, r3
 8003704:	3301      	adds	r3, #1
 8003706:	b2db      	uxtb	r3, r3
 8003708:	727b      	strb	r3, [r7, #9]
 800370a:	f997 3009 	ldrsb.w	r3, [r7, #9]
 800370e:	2b17      	cmp	r3, #23
 8003710:	ddd7      	ble.n	80036c2 <getNextList+0x8e>
			}
		}
		if (ik == -1) ret = list[0].freq;
 8003712:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8003716:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800371a:	d101      	bne.n	8003720 <getNextList+0xec>
 800371c:	4b06      	ldr	r3, [pc, #24]	; (8003738 <getNextList+0x104>)
 800371e:	60fb      	str	r3, [r7, #12]
	}

	return ret;
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	ee07 3a90 	vmov	s15, r3
}
 8003726:	eeb0 0a67 	vmov.f32	s0, s15
 800372a:	3714      	adds	r7, #20
 800372c:	46bd      	mov	sp, r7
 800372e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003732:	4770      	bx	lr
 8003734:	0801312c 	.word	0x0801312c
 8003738:	42903333 	.word	0x42903333

0800373c <showLine>:
//-------------------------------------------------------------------------------------------
void showLine(char *msg, uint16_t lin, int *lil, bool update)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b088      	sub	sp, #32
 8003740:	af02      	add	r7, sp, #8
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	607a      	str	r2, [r7, #4]
 8003746:	461a      	mov	r2, r3
 8003748:	460b      	mov	r3, r1
 800374a:	817b      	strh	r3, [r7, #10]
 800374c:	4613      	mov	r3, r2
 800374e:	727b      	strb	r3, [r7, #9]
int il = strlen(msg);
 8003750:	68f8      	ldr	r0, [r7, #12]
 8003752:	f7fc fd3d 	bl	80001d0 <strlen>
 8003756:	4603      	mov	r3, r0
 8003758:	613b      	str	r3, [r7, #16]

	//if (*lil > il) {
		ST7565_DrawFilledRectangle(2, lin, SCREEN_WIDTH - 4, lfnt->FontHeight, PIX_OFF);
 800375a:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 800375e:	4b1c      	ldr	r3, [pc, #112]	; (80037d0 <showLine+0x94>)
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	785b      	ldrb	r3, [r3, #1]
 8003764:	b21b      	sxth	r3, r3
 8003766:	2200      	movs	r2, #0
 8003768:	9200      	str	r2, [sp, #0]
 800376a:	227c      	movs	r2, #124	; 0x7c
 800376c:	2002      	movs	r0, #2
 800376e:	f7fe fa56 	bl	8001c1e <ST7565_DrawFilledRectangle>
	//}
	*lil = il;
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	693a      	ldr	r2, [r7, #16]
 8003776:	601a      	str	r2, [r3, #0]
	int xf = ((SCREEN_WIDTH - (lfnt->FontWidth * il)) >> 1) & 0x7f;
 8003778:	4b15      	ldr	r3, [pc, #84]	; (80037d0 <showLine+0x94>)
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	461a      	mov	r2, r3
 8003780:	693b      	ldr	r3, [r7, #16]
 8003782:	fb02 f303 	mul.w	r3, r2, r3
 8003786:	f1c3 0380 	rsb	r3, r3, #128	; 0x80
 800378a:	105b      	asrs	r3, r3, #1
 800378c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003790:	617b      	str	r3, [r7, #20]
	if ((!xf) || (xf > (SCREEN_WIDTH - 3))) xf = 1;
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d002      	beq.n	800379e <showLine+0x62>
 8003798:	697b      	ldr	r3, [r7, #20]
 800379a:	2b7d      	cmp	r3, #125	; 0x7d
 800379c:	dd01      	ble.n	80037a2 <showLine+0x66>
 800379e:	2301      	movs	r3, #1
 80037a0:	617b      	str	r3, [r7, #20]
	ST7565_Print(xf, lin, msg, lfnt, 1, PIX_ON);
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	b218      	sxth	r0, r3
 80037a6:	f9b7 100a 	ldrsh.w	r1, [r7, #10]
 80037aa:	4b09      	ldr	r3, [pc, #36]	; (80037d0 <showLine+0x94>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	2201      	movs	r2, #1
 80037b0:	9201      	str	r2, [sp, #4]
 80037b2:	2201      	movs	r2, #1
 80037b4:	9200      	str	r2, [sp, #0]
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	f7fd ffd8 	bl	800176c <ST7565_Print>
	if (update) ST7565_Update();
 80037bc:	7a7b      	ldrb	r3, [r7, #9]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d001      	beq.n	80037c6 <showLine+0x8a>
 80037c2:	f7fd fe23 	bl	800140c <ST7565_Update>
}
 80037c6:	bf00      	nop
 80037c8:	3718      	adds	r7, #24
 80037ca:	46bd      	mov	sp, r7
 80037cc:	bd80      	pop	{r7, pc}
 80037ce:	bf00      	nop
 80037d0:	20002c64 	.word	0x20002c64

080037d4 <errLedOn>:
#endif
//-------------------------------------------------------------------------------------------
void errLedOn(bool on)
{
 80037d4:	b580      	push	{r7, lr}
 80037d6:	b082      	sub	sp, #8
 80037d8:	af00      	add	r7, sp, #0
 80037da:	4603      	mov	r3, r0
 80037dc:	71fb      	strb	r3, [r7, #7]
	if (on)
 80037de:	79fb      	ldrb	r3, [r7, #7]
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d005      	beq.n	80037f0 <errLedOn+0x1c>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_SET);//LED ON
 80037e4:	2201      	movs	r2, #1
 80037e6:	2108      	movs	r1, #8
 80037e8:	4806      	ldr	r0, [pc, #24]	; (8003804 <errLedOn+0x30>)
 80037ea:	f003 f8b5 	bl	8006958 <HAL_GPIO_WritePin>
	else
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
}
 80037ee:	e004      	b.n	80037fa <errLedOn+0x26>
		HAL_GPIO_WritePin(ERR_LED_GPIO_Port, ERR_LED_Pin, GPIO_PIN_RESET);//LED OFF
 80037f0:	2200      	movs	r2, #0
 80037f2:	2108      	movs	r1, #8
 80037f4:	4803      	ldr	r0, [pc, #12]	; (8003804 <errLedOn+0x30>)
 80037f6:	f003 f8af 	bl	8006958 <HAL_GPIO_WritePin>
}
 80037fa:	bf00      	nop
 80037fc:	3708      	adds	r7, #8
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	48000800 	.word	0x48000800

08003808 <get_secCounter>:
//------------------------------------------------------------------------------------
uint32_t get_secCounter()
{
 8003808:	b480      	push	{r7}
 800380a:	af00      	add	r7, sp, #0
	return secCounter;
 800380c:	4b03      	ldr	r3, [pc, #12]	; (800381c <get_secCounter+0x14>)
 800380e:	681b      	ldr	r3, [r3, #0]
}
 8003810:	4618      	mov	r0, r3
 8003812:	46bd      	mov	sp, r7
 8003814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003818:	4770      	bx	lr
 800381a:	bf00      	nop
 800381c:	20001434 	.word	0x20001434

08003820 <set_Date>:

    for (i = 0; i < strlen(st); i++) *(st + i) = toupper(*(st + i));
}
//------------------------------------------------------------------------------------------
void set_Date(uint32_t usec)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b094      	sub	sp, #80	; 0x50
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
struct tm ts;
time_t ep = (time_t)usec;
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	2000      	movs	r0, #0
 800382c:	460a      	mov	r2, r1
 800382e:	4603      	mov	r3, r0
 8003830:	e9c7 2308 	strd	r2, r3, [r7, #32]

	gmtime_r(&ep, &ts);
 8003834:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8003838:	f107 0320 	add.w	r3, r7, #32
 800383c:	4611      	mov	r1, r2
 800383e:	4618      	mov	r0, r3
 8003840:	f00a f8b0 	bl	800d9a4 <gmtime_r>

	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	sDate.WeekDay = ts.tm_wday;
 8003844:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003846:	b2db      	uxtb	r3, r3
 8003848:	723b      	strb	r3, [r7, #8]
	sDate.Month   = ts.tm_mon + 1;
 800384a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800384c:	b2db      	uxtb	r3, r3
 800384e:	3301      	adds	r3, #1
 8003850:	b2db      	uxtb	r3, r3
 8003852:	727b      	strb	r3, [r7, #9]
	sDate.Date    = ts.tm_mday;
 8003854:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003856:	b2db      	uxtb	r3, r3
 8003858:	72bb      	strb	r3, [r7, #10]
	sDate.Year    = ts.tm_year;
 800385a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800385c:	b2db      	uxtb	r3, r3
 800385e:	72fb      	strb	r3, [r7, #11]
	sTime.Hours   = ts.tm_hour + tZone;
 8003860:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003862:	b2da      	uxtb	r2, r3
 8003864:	4b1a      	ldr	r3, [pc, #104]	; (80038d0 <set_Date+0xb0>)
 8003866:	781b      	ldrb	r3, [r3, #0]
 8003868:	4413      	add	r3, r2
 800386a:	b2db      	uxtb	r3, r3
 800386c:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = ts.tm_min;
 800386e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003870:	b2db      	uxtb	r3, r3
 8003872:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = ts.tm_sec;
 8003874:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003876:	b2db      	uxtb	r3, r3
 8003878:	73bb      	strb	r3, [r7, #14]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 800387a:	f107 030c 	add.w	r3, r7, #12
 800387e:	2200      	movs	r2, #0
 8003880:	4619      	mov	r1, r3
 8003882:	4814      	ldr	r0, [pc, #80]	; (80038d4 <set_Date+0xb4>)
 8003884:	f006 f8c7 	bl	8009a16 <HAL_RTC_SetTime>
 8003888:	4603      	mov	r3, r0
 800388a:	2b00      	cmp	r3, #0
 800388c:	d007      	beq.n	800389e <set_Date+0x7e>
 800388e:	4b12      	ldr	r3, [pc, #72]	; (80038d8 <set_Date+0xb8>)
 8003890:	881b      	ldrh	r3, [r3, #0]
 8003892:	f043 0308 	orr.w	r3, r3, #8
 8003896:	b29a      	uxth	r2, r3
 8003898:	4b0f      	ldr	r3, [pc, #60]	; (80038d8 <set_Date+0xb8>)
 800389a:	801a      	strh	r2, [r3, #0]
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
		else {
			setDate = true;
		}
	}
}
 800389c:	e014      	b.n	80038c8 <set_Date+0xa8>
		if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK) devError |= devRTC;
 800389e:	f107 0308 	add.w	r3, r7, #8
 80038a2:	2200      	movs	r2, #0
 80038a4:	4619      	mov	r1, r3
 80038a6:	480b      	ldr	r0, [pc, #44]	; (80038d4 <set_Date+0xb4>)
 80038a8:	f006 f9ae 	bl	8009c08 <HAL_RTC_SetDate>
 80038ac:	4603      	mov	r3, r0
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d007      	beq.n	80038c2 <set_Date+0xa2>
 80038b2:	4b09      	ldr	r3, [pc, #36]	; (80038d8 <set_Date+0xb8>)
 80038b4:	881b      	ldrh	r3, [r3, #0]
 80038b6:	f043 0308 	orr.w	r3, r3, #8
 80038ba:	b29a      	uxth	r2, r3
 80038bc:	4b06      	ldr	r3, [pc, #24]	; (80038d8 <set_Date+0xb8>)
 80038be:	801a      	strh	r2, [r3, #0]
}
 80038c0:	e002      	b.n	80038c8 <set_Date+0xa8>
			setDate = true;
 80038c2:	4b06      	ldr	r3, [pc, #24]	; (80038dc <set_Date+0xbc>)
 80038c4:	2201      	movs	r2, #1
 80038c6:	701a      	strb	r2, [r3, #0]
}
 80038c8:	bf00      	nop
 80038ca:	3750      	adds	r7, #80	; 0x50
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bd80      	pop	{r7, pc}
 80038d0:	20001846 	.word	0x20001846
 80038d4:	200008d4 	.word	0x200008d4
 80038d8:	20001430 	.word	0x20001430
 80038dc:	20001845 	.word	0x20001845

080038e0 <sec2str>:

	return ep;
}
//------------------------------------------------------------------------------------------
int sec2str(char *st)
{
 80038e0:	b590      	push	{r4, r7, lr}
 80038e2:	b093      	sub	sp, #76	; 0x4c
 80038e4:	af04      	add	r7, sp, #16
 80038e6:	6078      	str	r0, [r7, #4]
int ret = 0;
 80038e8:	2300      	movs	r3, #0
 80038ea:	637b      	str	r3, [r7, #52]	; 0x34

	if (!setDate) {
 80038ec:	4b40      	ldr	r3, [pc, #256]	; (80039f0 <sec2str+0x110>)
 80038ee:	781b      	ldrb	r3, [r3, #0]
 80038f0:	f083 0301 	eor.w	r3, r3, #1
 80038f4:	b2db      	uxtb	r3, r3
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d040      	beq.n	800397c <sec2str+0x9c>
		uint32_t sec = get_secCounter();
 80038fa:	f7ff ff85 	bl	8003808 <get_secCounter>
 80038fe:	6338      	str	r0, [r7, #48]	; 0x30

		uint32_t day = sec / (60 * 60 * 24);
 8003900:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003902:	4a3c      	ldr	r2, [pc, #240]	; (80039f4 <sec2str+0x114>)
 8003904:	fba2 2303 	umull	r2, r3, r2, r3
 8003908:	0c1b      	lsrs	r3, r3, #16
 800390a:	62fb      	str	r3, [r7, #44]	; 0x2c
		sec %= (60 * 60 * 24);
 800390c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800390e:	4a39      	ldr	r2, [pc, #228]	; (80039f4 <sec2str+0x114>)
 8003910:	fba2 1203 	umull	r1, r2, r2, r3
 8003914:	0c12      	lsrs	r2, r2, #16
 8003916:	4938      	ldr	r1, [pc, #224]	; (80039f8 <sec2str+0x118>)
 8003918:	fb01 f202 	mul.w	r2, r1, r2
 800391c:	1a9b      	subs	r3, r3, r2
 800391e:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t hour = sec / (60 * 60);
 8003920:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003922:	4a36      	ldr	r2, [pc, #216]	; (80039fc <sec2str+0x11c>)
 8003924:	fba2 2303 	umull	r2, r3, r2, r3
 8003928:	0adb      	lsrs	r3, r3, #11
 800392a:	62bb      	str	r3, [r7, #40]	; 0x28
		sec %= (60 * 60);
 800392c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800392e:	4a33      	ldr	r2, [pc, #204]	; (80039fc <sec2str+0x11c>)
 8003930:	fba2 1203 	umull	r1, r2, r2, r3
 8003934:	0ad2      	lsrs	r2, r2, #11
 8003936:	f44f 6161 	mov.w	r1, #3600	; 0xe10
 800393a:	fb01 f202 	mul.w	r2, r1, r2
 800393e:	1a9b      	subs	r3, r3, r2
 8003940:	633b      	str	r3, [r7, #48]	; 0x30
		uint32_t min = sec / (60);
 8003942:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003944:	4a2e      	ldr	r2, [pc, #184]	; (8003a00 <sec2str+0x120>)
 8003946:	fba2 2303 	umull	r2, r3, r2, r3
 800394a:	095b      	lsrs	r3, r3, #5
 800394c:	627b      	str	r3, [r7, #36]	; 0x24
		sec %= 60;
 800394e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003950:	4b2b      	ldr	r3, [pc, #172]	; (8003a00 <sec2str+0x120>)
 8003952:	fba3 1302 	umull	r1, r3, r3, r2
 8003956:	0959      	lsrs	r1, r3, #5
 8003958:	460b      	mov	r3, r1
 800395a:	011b      	lsls	r3, r3, #4
 800395c:	1a5b      	subs	r3, r3, r1
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	1ad3      	subs	r3, r2, r3
 8003962:	633b      	str	r3, [r7, #48]	; 0x30

		ret = sprintf(st, "%lu.%02lu:%02lu:%02lu", day, hour, min, sec);
 8003964:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003966:	9301      	str	r3, [sp, #4]
 8003968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800396a:	9300      	str	r3, [sp, #0]
 800396c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800396e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003970:	4924      	ldr	r1, [pc, #144]	; (8003a04 <sec2str+0x124>)
 8003972:	6878      	ldr	r0, [r7, #4]
 8003974:	f00a fd66 	bl	800e444 <siprintf>
 8003978:	6378      	str	r0, [r7, #52]	; 0x34
 800397a:	e034      	b.n	80039e6 <sec2str+0x106>
	} else {
		RTC_TimeTypeDef sTime;
		RTC_DateTypeDef sDate;
		if (HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN)) devError |= devRTC;
 800397c:	f107 030c 	add.w	r3, r7, #12
 8003980:	2200      	movs	r2, #0
 8003982:	4619      	mov	r1, r3
 8003984:	4820      	ldr	r0, [pc, #128]	; (8003a08 <sec2str+0x128>)
 8003986:	f006 f9c6 	bl	8009d16 <HAL_RTC_GetDate>
 800398a:	4603      	mov	r3, r0
 800398c:	2b00      	cmp	r3, #0
 800398e:	d007      	beq.n	80039a0 <sec2str+0xc0>
 8003990:	4b1e      	ldr	r3, [pc, #120]	; (8003a0c <sec2str+0x12c>)
 8003992:	881b      	ldrh	r3, [r3, #0]
 8003994:	f043 0308 	orr.w	r3, r3, #8
 8003998:	b29a      	uxth	r2, r3
 800399a:	4b1c      	ldr	r3, [pc, #112]	; (8003a0c <sec2str+0x12c>)
 800399c:	801a      	strh	r2, [r3, #0]
 800399e:	e022      	b.n	80039e6 <sec2str+0x106>
		else {
			if (HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN)) devError |= devRTC;
 80039a0:	f107 0310 	add.w	r3, r7, #16
 80039a4:	2200      	movs	r2, #0
 80039a6:	4619      	mov	r1, r3
 80039a8:	4817      	ldr	r0, [pc, #92]	; (8003a08 <sec2str+0x128>)
 80039aa:	f006 f8d1 	bl	8009b50 <HAL_RTC_GetTime>
 80039ae:	4603      	mov	r3, r0
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d007      	beq.n	80039c4 <sec2str+0xe4>
 80039b4:	4b15      	ldr	r3, [pc, #84]	; (8003a0c <sec2str+0x12c>)
 80039b6:	881b      	ldrh	r3, [r3, #0]
 80039b8:	f043 0308 	orr.w	r3, r3, #8
 80039bc:	b29a      	uxth	r2, r3
 80039be:	4b13      	ldr	r3, [pc, #76]	; (8003a0c <sec2str+0x12c>)
 80039c0:	801a      	strh	r2, [r3, #0]
 80039c2:	e010      	b.n	80039e6 <sec2str+0x106>
			else {
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
								sDate.Date, sDate.Month,
 80039c4:	7bbb      	ldrb	r3, [r7, #14]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80039c6:	4618      	mov	r0, r3
								sDate.Date, sDate.Month,
 80039c8:	7b7b      	ldrb	r3, [r7, #13]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80039ca:	461c      	mov	r4, r3
								sTime.Hours, sTime.Minutes, sTime.Seconds);
 80039cc:	7c3b      	ldrb	r3, [r7, #16]
 80039ce:	7c7a      	ldrb	r2, [r7, #17]
 80039d0:	7cb9      	ldrb	r1, [r7, #18]
				ret = sprintf(st, "%02u.%02u %02u:%02u:%02u",
 80039d2:	9102      	str	r1, [sp, #8]
 80039d4:	9201      	str	r2, [sp, #4]
 80039d6:	9300      	str	r3, [sp, #0]
 80039d8:	4623      	mov	r3, r4
 80039da:	4602      	mov	r2, r0
 80039dc:	490c      	ldr	r1, [pc, #48]	; (8003a10 <sec2str+0x130>)
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f00a fd30 	bl	800e444 <siprintf>
 80039e4:	6378      	str	r0, [r7, #52]	; 0x34
			}
		}
	}

	return ret;
 80039e6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	373c      	adds	r7, #60	; 0x3c
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd90      	pop	{r4, r7, pc}
 80039f0:	20001845 	.word	0x20001845
 80039f4:	c22e4507 	.word	0xc22e4507
 80039f8:	00015180 	.word	0x00015180
 80039fc:	91a2b3c5 	.word	0x91a2b3c5
 8003a00:	88888889 	.word	0x88888889
 8003a04:	0801251c 	.word	0x0801251c
 8003a08:	200008d4 	.word	0x200008d4
 8003a0c:	20001430 	.word	0x20001430
 8003a10:	08012534 	.word	0x08012534

08003a14 <Report>:
//--------------------------------------------------------------------------------------------
void Report(const uint8_t addTime, const char *fmt, ...)
{
 8003a14:	b40e      	push	{r1, r2, r3}
 8003a16:	b590      	push	{r4, r7, lr}
 8003a18:	b088      	sub	sp, #32
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	71fb      	strb	r3, [r7, #7]
size_t len = MAX_UART_BUF;
 8003a20:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a24:	617b      	str	r3, [r7, #20]
char *buf = &cmdBuf[0];
 8003a26:	4b32      	ldr	r3, [pc, #200]	; (8003af0 <Report+0xdc>)
 8003a28:	613b      	str	r3, [r7, #16]
uint32_t cnt = 16;
 8003a2a:	2310      	movs	r3, #16
 8003a2c:	61fb      	str	r3, [r7, #28]
uint32_t stim = HAL_GetTick();
 8003a2e:	f002 f9d9 	bl	8005de4 <HAL_GetTick>
 8003a32:	60f8      	str	r0, [r7, #12]

	while (!uartRdy && cnt) {
 8003a34:	e008      	b.n	8003a48 <Report+0x34>
		if (HAL_GetTick() - stim) cnt--;
 8003a36:	f002 f9d5 	bl	8005de4 <HAL_GetTick>
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d002      	beq.n	8003a48 <Report+0x34>
 8003a42:	69fb      	ldr	r3, [r7, #28]
 8003a44:	3b01      	subs	r3, #1
 8003a46:	61fb      	str	r3, [r7, #28]
	while (!uartRdy && cnt) {
 8003a48:	4b2a      	ldr	r3, [pc, #168]	; (8003af4 <Report+0xe0>)
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d102      	bne.n	8003a56 <Report+0x42>
 8003a50:	69fb      	ldr	r3, [r7, #28]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d1ef      	bne.n	8003a36 <Report+0x22>
	}

	//if (buf) {
		*buf = '\0';
 8003a56:	693b      	ldr	r3, [r7, #16]
 8003a58:	2200      	movs	r2, #0
 8003a5a:	701a      	strb	r2, [r3, #0]
		int dl = 0;
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	61bb      	str	r3, [r7, #24]
		if (addTime) {
 8003a60:	79fb      	ldrb	r3, [r7, #7]
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d010      	beq.n	8003a88 <Report+0x74>
			dl = sec2str(buf);
 8003a66:	6938      	ldr	r0, [r7, #16]
 8003a68:	f7ff ff3a 	bl	80038e0 <sec2str>
 8003a6c:	61b8      	str	r0, [r7, #24]
			strcat(buf, " | ");
 8003a6e:	6938      	ldr	r0, [r7, #16]
 8003a70:	f7fc fbae 	bl	80001d0 <strlen>
 8003a74:	4603      	mov	r3, r0
 8003a76:	461a      	mov	r2, r3
 8003a78:	693b      	ldr	r3, [r7, #16]
 8003a7a:	4413      	add	r3, r2
 8003a7c:	4a1e      	ldr	r2, [pc, #120]	; (8003af8 <Report+0xe4>)
 8003a7e:	6810      	ldr	r0, [r2, #0]
 8003a80:	6018      	str	r0, [r3, #0]
			dl += 3;
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	3303      	adds	r3, #3
 8003a86:	61bb      	str	r3, [r7, #24]
		}

		va_list args;
		va_start(args, fmt);
 8003a88:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8003a8c:	60bb      	str	r3, [r7, #8]
		vsnprintf(buf + dl, len - dl, fmt, args);
 8003a8e:	69bb      	ldr	r3, [r7, #24]
 8003a90:	693a      	ldr	r2, [r7, #16]
 8003a92:	18d0      	adds	r0, r2, r3
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	697a      	ldr	r2, [r7, #20]
 8003a98:	1ad1      	subs	r1, r2, r3
 8003a9a:	68bb      	ldr	r3, [r7, #8]
 8003a9c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003a9e:	f00b fc11 	bl	800f2c4 <vsniprintf>

		uartRdy = false;
 8003aa2:	4b14      	ldr	r3, [pc, #80]	; (8003af4 <Report+0xe0>)
 8003aa4:	2200      	movs	r2, #0
 8003aa6:	701a      	strb	r2, [r3, #0]
		if (HAL_UART_Transmit_DMA(cmdPort, (uint8_t *)buf, strlen(buf)) != HAL_OK) devError |= devUART;
 8003aa8:	4b14      	ldr	r3, [pc, #80]	; (8003afc <Report+0xe8>)
 8003aaa:	681c      	ldr	r4, [r3, #0]
 8003aac:	6938      	ldr	r0, [r7, #16]
 8003aae:	f7fc fb8f 	bl	80001d0 <strlen>
 8003ab2:	4603      	mov	r3, r0
 8003ab4:	b29b      	uxth	r3, r3
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	6939      	ldr	r1, [r7, #16]
 8003aba:	4620      	mov	r0, r4
 8003abc:	f008 fbda 	bl	800c274 <HAL_UART_Transmit_DMA>
 8003ac0:	4603      	mov	r3, r0
 8003ac2:	2b00      	cmp	r3, #0
 8003ac4:	d006      	beq.n	8003ad4 <Report+0xc0>
 8003ac6:	4b0e      	ldr	r3, [pc, #56]	; (8003b00 <Report+0xec>)
 8003ac8:	881b      	ldrh	r3, [r3, #0]
 8003aca:	f043 0302 	orr.w	r3, r3, #2
 8003ace:	b29a      	uxth	r2, r3
 8003ad0:	4b0b      	ldr	r3, [pc, #44]	; (8003b00 <Report+0xec>)
 8003ad2:	801a      	strh	r2, [r3, #0]
		while (!uartRdy) {} //HAL_Delay(1)
 8003ad4:	bf00      	nop
 8003ad6:	4b07      	ldr	r3, [pc, #28]	; (8003af4 <Report+0xe0>)
 8003ad8:	781b      	ldrb	r3, [r3, #0]
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d0fb      	beq.n	8003ad6 <Report+0xc2>
	//	free(buf);
	//} else {
	//	devError |= devMEM;
	//}

}
 8003ade:	bf00      	nop
 8003ae0:	bf00      	nop
 8003ae2:	3720      	adds	r7, #32
 8003ae4:	46bd      	mov	sp, r7
 8003ae6:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8003aea:	b003      	add	sp, #12
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	20001030 	.word	0x20001030
 8003af4:	20000014 	.word	0x20000014
 8003af8:	08012550 	.word	0x08012550
 8003afc:	20000010 	.word	0x20000010
 8003b00:	20001430 	.word	0x20001430

08003b04 <HAL_TIM_PeriodElapsedCallback>:



//------------------------------------------------------------------------------------------
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003b04:	b5b0      	push	{r4, r5, r7, lr}
 8003b06:	b082      	sub	sp, #8
 8003b08:	af00      	add	r7, sp, #0
 8003b0a:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM4) {
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	681b      	ldr	r3, [r3, #0]
 8003b10:	4a15      	ldr	r2, [pc, #84]	; (8003b68 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8003b12:	4293      	cmp	r3, r2
 8003b14:	d124      	bne.n	8003b60 <HAL_TIM_PeriodElapsedCallback+0x5c>
		msCounter++;//inc_msCounter();
 8003b16:	4b15      	ldr	r3, [pc, #84]	; (8003b6c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8003b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b1c:	1c54      	adds	r4, r2, #1
 8003b1e:	f143 0500 	adc.w	r5, r3, #0
 8003b22:	4b12      	ldr	r3, [pc, #72]	; (8003b6c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8003b24:	e9c3 4500 	strd	r4, r5, [r3]
		if (!(msCounter % _1s)) {// 1 seconda
 8003b28:	4b10      	ldr	r3, [pc, #64]	; (8003b6c <HAL_TIM_PeriodElapsedCallback+0x68>)
 8003b2a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003b2e:	f04f 0264 	mov.w	r2, #100	; 0x64
 8003b32:	f04f 0300 	mov.w	r3, #0
 8003b36:	f7fd f8f7 	bl	8000d28 <__aeabi_uldivmod>
 8003b3a:	4313      	orrs	r3, r2
 8003b3c:	d110      	bne.n	8003b60 <HAL_TIM_PeriodElapsedCallback+0x5c>
			secCounter++;
 8003b3e:	4b0c      	ldr	r3, [pc, #48]	; (8003b70 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	3301      	adds	r3, #1
 8003b44:	4a0a      	ldr	r2, [pc, #40]	; (8003b70 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 8003b46:	6013      	str	r3, [r2, #0]
		  	HAL_GPIO_TogglePin(TIK_LED_GPIO_Port, TIK_LED_Pin);
 8003b48:	2101      	movs	r1, #1
 8003b4a:	480a      	ldr	r0, [pc, #40]	; (8003b74 <HAL_TIM_PeriodElapsedCallback+0x70>)
 8003b4c:	f002 ff1c 	bl	8006988 <HAL_GPIO_TogglePin>
#ifdef SET_DISPLAY
		  	if (startSec) putEvt(evt_Sec);
 8003b50:	4b09      	ldr	r3, [pc, #36]	; (8003b78 <HAL_TIM_PeriodElapsedCallback+0x74>)
 8003b52:	781b      	ldrb	r3, [r3, #0]
 8003b54:	b2db      	uxtb	r3, r3
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d002      	beq.n	8003b60 <HAL_TIM_PeriodElapsedCallback+0x5c>
 8003b5a:	2008      	movs	r0, #8
 8003b5c:	f7ff fc74 	bl	8003448 <putEvt>
#endif
	  	}
	}
}
 8003b60:	bf00      	nop
 8003b62:	3708      	adds	r7, #8
 8003b64:	46bd      	mov	sp, r7
 8003b66:	bdb0      	pop	{r4, r5, r7, pc}
 8003b68:	40000800 	.word	0x40000800
 8003b6c:	20001438 	.word	0x20001438
 8003b70:	20001434 	.word	0x20001434
 8003b74:	48000800 	.word	0x48000800
 8003b78:	20002c62 	.word	0x20002c62

08003b7c <HAL_UART_TxCpltCallback>:
//--------------------------------------------------------------------------------------------

//-------------------------------------------------------------------------------------------
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a05      	ldr	r2, [pc, #20]	; (8003ba0 <HAL_UART_TxCpltCallback+0x24>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d102      	bne.n	8003b94 <HAL_UART_TxCpltCallback+0x18>
		uartRdy = 1;
 8003b8e:	4b05      	ldr	r3, [pc, #20]	; (8003ba4 <HAL_UART_TxCpltCallback+0x28>)
 8003b90:	2201      	movs	r2, #1
 8003b92:	701a      	strb	r2, [r3, #0]
	}
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr
 8003ba0:	40004400 	.word	0x40004400
 8003ba4:	20000014 	.word	0x20000014

08003ba8 <HAL_UART_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003ba8:	b590      	push	{r4, r7, lr}
 8003baa:	b08d      	sub	sp, #52	; 0x34
 8003bac:	af00      	add	r7, sp, #0
 8003bae:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4aa7      	ldr	r2, [pc, #668]	; (8003e54 <HAL_UART_RxCpltCallback+0x2ac>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	f040 8212 	bne.w	8003fe0 <HAL_UART_RxCpltCallback+0x438>
		rxBuf[rxInd++] = (char)rxByte;
 8003bbc:	4ba6      	ldr	r3, [pc, #664]	; (8003e58 <HAL_UART_RxCpltCallback+0x2b0>)
 8003bbe:	881b      	ldrh	r3, [r3, #0]
 8003bc0:	1c5a      	adds	r2, r3, #1
 8003bc2:	b291      	uxth	r1, r2
 8003bc4:	4aa4      	ldr	r2, [pc, #656]	; (8003e58 <HAL_UART_RxCpltCallback+0x2b0>)
 8003bc6:	8011      	strh	r1, [r2, #0]
 8003bc8:	461a      	mov	r2, r3
 8003bca:	4ba4      	ldr	r3, [pc, #656]	; (8003e5c <HAL_UART_RxCpltCallback+0x2b4>)
 8003bcc:	7819      	ldrb	r1, [r3, #0]
 8003bce:	4ba4      	ldr	r3, [pc, #656]	; (8003e60 <HAL_UART_RxCpltCallback+0x2b8>)
 8003bd0:	5499      	strb	r1, [r3, r2]
		if (rxByte == 0x0a) {//end of line
 8003bd2:	4ba2      	ldr	r3, [pc, #648]	; (8003e5c <HAL_UART_RxCpltCallback+0x2b4>)
 8003bd4:	781b      	ldrb	r3, [r3, #0]
 8003bd6:	2b0a      	cmp	r3, #10
 8003bd8:	f040 81f3 	bne.w	8003fc2 <HAL_UART_RxCpltCallback+0x41a>
			rxBuf[--rxInd] = '\0';
 8003bdc:	4b9e      	ldr	r3, [pc, #632]	; (8003e58 <HAL_UART_RxCpltCallback+0x2b0>)
 8003bde:	881b      	ldrh	r3, [r3, #0]
 8003be0:	3b01      	subs	r3, #1
 8003be2:	b29a      	uxth	r2, r3
 8003be4:	4b9c      	ldr	r3, [pc, #624]	; (8003e58 <HAL_UART_RxCpltCallback+0x2b0>)
 8003be6:	801a      	strh	r2, [r3, #0]
 8003be8:	4b9b      	ldr	r3, [pc, #620]	; (8003e58 <HAL_UART_RxCpltCallback+0x2b0>)
 8003bea:	881b      	ldrh	r3, [r3, #0]
 8003bec:	461a      	mov	r2, r3
 8003bee:	4b9c      	ldr	r3, [pc, #624]	; (8003e60 <HAL_UART_RxCpltCallback+0x2b8>)
 8003bf0:	2100      	movs	r1, #0
 8003bf2:	5499      	strb	r1, [r3, r2]

			int i, ev = -1;
 8003bf4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003bf8:	62bb      	str	r3, [r7, #40]	; 0x28
			if (strlen(rxBuf) > 2) {
 8003bfa:	4899      	ldr	r0, [pc, #612]	; (8003e60 <HAL_UART_RxCpltCallback+0x2b8>)
 8003bfc:	f7fc fae8 	bl	80001d0 <strlen>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	f240 81d7 	bls.w	8003fb6 <HAL_UART_RxCpltCallback+0x40e>
				for (i = 0; i < MAX_CMDS; i++) {
 8003c08:	2300      	movs	r3, #0
 8003c0a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003c0c:	e1c4      	b.n	8003f98 <HAL_UART_RxCpltCallback+0x3f0>
					if (!strncmp(rxBuf, s_cmds[i], strlen(s_cmds[i]))) {
 8003c0e:	4a95      	ldr	r2, [pc, #596]	; (8003e64 <HAL_UART_RxCpltCallback+0x2bc>)
 8003c10:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c12:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8003c16:	4a93      	ldr	r2, [pc, #588]	; (8003e64 <HAL_UART_RxCpltCallback+0x2bc>)
 8003c18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7fc fad6 	bl	80001d0 <strlen>
 8003c24:	4603      	mov	r3, r0
 8003c26:	461a      	mov	r2, r3
 8003c28:	4621      	mov	r1, r4
 8003c2a:	488d      	ldr	r0, [pc, #564]	; (8003e60 <HAL_UART_RxCpltCallback+0x2b8>)
 8003c2c:	f00a fc37 	bl	800e49e <strncmp>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	f040 81ad 	bne.w	8003f92 <HAL_UART_RxCpltCallback+0x3ea>
						char *uk = rxBuf + strlen(s_cmds[i]);
 8003c38:	4a8a      	ldr	r2, [pc, #552]	; (8003e64 <HAL_UART_RxCpltCallback+0x2bc>)
 8003c3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c40:	4618      	mov	r0, r3
 8003c42:	f7fc fac5 	bl	80001d0 <strlen>
 8003c46:	4603      	mov	r3, r0
 8003c48:	4a85      	ldr	r2, [pc, #532]	; (8003e60 <HAL_UART_RxCpltCallback+0x2b8>)
 8003c4a:	4413      	add	r3, r2
 8003c4c:	623b      	str	r3, [r7, #32]
						ev = -1;
 8003c4e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003c52:	62bb      	str	r3, [r7, #40]	; 0x28
						switch (i) {
 8003c54:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c56:	2b0f      	cmp	r3, #15
 8003c58:	f200 81a3 	bhi.w	8003fa2 <HAL_UART_RxCpltCallback+0x3fa>
 8003c5c:	a201      	add	r2, pc, #4	; (adr r2, 8003c64 <HAL_UART_RxCpltCallback+0xbc>)
 8003c5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c62:	bf00      	nop
 8003c64:	08003da1 	.word	0x08003da1
 8003c68:	08003da7 	.word	0x08003da7
 8003c6c:	08003dad 	.word	0x08003dad
 8003c70:	08003fa3 	.word	0x08003fa3
 8003c74:	08003dff 	.word	0x08003dff
 8003c78:	08003dff 	.word	0x08003dff
 8003c7c:	08003f39 	.word	0x08003f39
 8003c80:	08003e9d 	.word	0x08003e9d
 8003c84:	08003fa3 	.word	0x08003fa3
 8003c88:	08003da1 	.word	0x08003da1
 8003c8c:	08003da1 	.word	0x08003da1
 8003c90:	08003d71 	.word	0x08003d71
 8003c94:	08003d2d 	.word	0x08003d2d
 8003c98:	08003ca5 	.word	0x08003ca5
 8003c9c:	08003d0f 	.word	0x08003d0f
 8003ca0:	08003da1 	.word	0x08003da1
							case cmdVol:
								if (strlen(uk) >= 1) {
 8003ca4:	6a3b      	ldr	r3, [r7, #32]
 8003ca6:	781b      	ldrb	r3, [r3, #0]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	f000 8162 	beq.w	8003f72 <HAL_UART_RxCpltCallback+0x3ca>
									uint8_t nv = Volume;
 8003cae:	4b6e      	ldr	r3, [pc, #440]	; (8003e68 <HAL_UART_RxCpltCallback+0x2c0>)
 8003cb0:	781b      	ldrb	r3, [r3, #0]
 8003cb2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
									if (strstr(uk, "up")) {
 8003cb6:	496d      	ldr	r1, [pc, #436]	; (8003e6c <HAL_UART_RxCpltCallback+0x2c4>)
 8003cb8:	6a38      	ldr	r0, [r7, #32]
 8003cba:	f00a fc04 	bl	800e4c6 <strstr>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d005      	beq.n	8003cd0 <HAL_UART_RxCpltCallback+0x128>
										nv++;
 8003cc4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003cc8:	3301      	adds	r3, #1
 8003cca:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003cce:	e012      	b.n	8003cf6 <HAL_UART_RxCpltCallback+0x14e>
									} else if (strstr(uk, "down")) {
 8003cd0:	4967      	ldr	r1, [pc, #412]	; (8003e70 <HAL_UART_RxCpltCallback+0x2c8>)
 8003cd2:	6a38      	ldr	r0, [r7, #32]
 8003cd4:	f00a fbf7 	bl	800e4c6 <strstr>
 8003cd8:	4603      	mov	r3, r0
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d005      	beq.n	8003cea <HAL_UART_RxCpltCallback+0x142>
										nv--;
 8003cde:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003ce2:	3b01      	subs	r3, #1
 8003ce4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003ce8:	e005      	b.n	8003cf6 <HAL_UART_RxCpltCallback+0x14e>
									} else {
										nv = (uint8_t)atol(uk);
 8003cea:	6a38      	ldr	r0, [r7, #32]
 8003cec:	f009 fe4f 	bl	800d98e <atol>
 8003cf0:	4603      	mov	r3, r0
 8003cf2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
									}
									if ((nv >= 0) && (nv <= 15)) {
 8003cf6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003cfa:	2b0f      	cmp	r3, #15
 8003cfc:	f200 8139 	bhi.w	8003f72 <HAL_UART_RxCpltCallback+0x3ca>
										newVolume = nv;
 8003d00:	4a5c      	ldr	r2, [pc, #368]	; (8003e74 <HAL_UART_RxCpltCallback+0x2cc>)
 8003d02:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003d06:	7013      	strb	r3, [r2, #0]
										ev = i;
 8003d08:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d0a:	62bb      	str	r3, [r7, #40]	; 0x28
									}
								}
							break;
 8003d0c:	e131      	b.n	8003f72 <HAL_UART_RxCpltCallback+0x3ca>
							case cmdBass:
								if (strlen(uk) >= 1) {
 8003d0e:	6a3b      	ldr	r3, [r7, #32]
 8003d10:	781b      	ldrb	r3, [r3, #0]
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	f000 812f 	beq.w	8003f76 <HAL_UART_RxCpltCallback+0x3ce>
									newBassBoost = (uint8_t)atol(uk);
 8003d18:	6a38      	ldr	r0, [r7, #32]
 8003d1a:	f009 fe38 	bl	800d98e <atol>
 8003d1e:	4603      	mov	r3, r0
 8003d20:	b2da      	uxtb	r2, r3
 8003d22:	4b55      	ldr	r3, [pc, #340]	; (8003e78 <HAL_UART_RxCpltCallback+0x2d0>)
 8003d24:	701a      	strb	r2, [r3, #0]
									ev = i;
 8003d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d28:	62bb      	str	r3, [r7, #40]	; 0x28
								}
							break;
 8003d2a:	e124      	b.n	8003f76 <HAL_UART_RxCpltCallback+0x3ce>
							case cmdFreq://"freq:95.1"
								if (strlen(uk) >= 2) {
 8003d2c:	6a38      	ldr	r0, [r7, #32]
 8003d2e:	f7fc fa4f 	bl	80001d0 <strlen>
 8003d32:	4603      	mov	r3, r0
 8003d34:	2b01      	cmp	r3, #1
 8003d36:	f240 8120 	bls.w	8003f7a <HAL_UART_RxCpltCallback+0x3d2>
									newFreq = (float)atof(uk);
 8003d3a:	6a38      	ldr	r0, [r7, #32]
 8003d3c:	f009 fe20 	bl	800d980 <atof>
 8003d40:	ec53 2b10 	vmov	r2, r3, d0
 8003d44:	4610      	mov	r0, r2
 8003d46:	4619      	mov	r1, r3
 8003d48:	f7fc ff4e 	bl	8000be8 <__aeabi_d2f>
 8003d4c:	4603      	mov	r3, r0
 8003d4e:	4a4b      	ldr	r2, [pc, #300]	; (8003e7c <HAL_UART_RxCpltCallback+0x2d4>)
 8003d50:	6013      	str	r3, [r2, #0]
									if (newFreq != Freq) {
 8003d52:	4b4a      	ldr	r3, [pc, #296]	; (8003e7c <HAL_UART_RxCpltCallback+0x2d4>)
 8003d54:	ed93 7a00 	vldr	s14, [r3]
 8003d58:	4b49      	ldr	r3, [pc, #292]	; (8003e80 <HAL_UART_RxCpltCallback+0x2d8>)
 8003d5a:	edd3 7a00 	vldr	s15, [r3]
 8003d5e:	eeb4 7a67 	vcmp.f32	s14, s15
 8003d62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d66:	f000 8108 	beq.w	8003f7a <HAL_UART_RxCpltCallback+0x3d2>
										ev = i;
 8003d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d6c:	62bb      	str	r3, [r7, #40]	; 0x28
									}
								}
							break;
 8003d6e:	e104      	b.n	8003f7a <HAL_UART_RxCpltCallback+0x3d2>
							case cmdScan://"scan"
								seek_up = 1;
 8003d70:	4b44      	ldr	r3, [pc, #272]	; (8003e84 <HAL_UART_RxCpltCallback+0x2dc>)
 8003d72:	2201      	movs	r2, #1
 8003d74:	701a      	strb	r2, [r3, #0]
								ev = i;
 8003d76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d78:	62bb      	str	r3, [r7, #40]	; 0x28
								char *uki = strchr(uk, ':');
 8003d7a:	213a      	movs	r1, #58	; 0x3a
 8003d7c:	6a38      	ldr	r0, [r7, #32]
 8003d7e:	f00a fb81 	bl	800e484 <strchr>
 8003d82:	61f8      	str	r0, [r7, #28]
								if (uki) {
 8003d84:	69fb      	ldr	r3, [r7, #28]
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	f000 80f9 	beq.w	8003f7e <HAL_UART_RxCpltCallback+0x3d6>
									if (*(char *)(uki + 1) == '0') seek_up = 0;
 8003d8c:	69fb      	ldr	r3, [r7, #28]
 8003d8e:	3301      	adds	r3, #1
 8003d90:	781b      	ldrb	r3, [r3, #0]
 8003d92:	2b30      	cmp	r3, #48	; 0x30
 8003d94:	f040 80f3 	bne.w	8003f7e <HAL_UART_RxCpltCallback+0x3d6>
 8003d98:	4b3a      	ldr	r3, [pc, #232]	; (8003e84 <HAL_UART_RxCpltCallback+0x2dc>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	701a      	strb	r2, [r3, #0]
								}
							break;
 8003d9e:	e0ee      	b.n	8003f7e <HAL_UART_RxCpltCallback+0x3d6>
							case cmdClr://"clr"
							case cmdHelp://"help"
							case cmdVer://"ver"
							case cmdList:
								ev = i;
 8003da0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da2:	62bb      	str	r3, [r7, #40]	; 0x28
							break;
 8003da4:	e0f4      	b.n	8003f90 <HAL_UART_RxCpltCallback+0x3e8>
							case cmdRestart://"restart" -> restart = 1;
								ev = i;
 8003da6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da8:	62bb      	str	r3, [r7, #40]	; 0x28
							break;
 8003daa:	e0f1      	b.n	8003f90 <HAL_UART_RxCpltCallback+0x3e8>
							case cmdEpoch://"epoch:1657191323"
								if (strlen(uk) >= 10) {
 8003dac:	6a38      	ldr	r0, [r7, #32]
 8003dae:	f7fc fa0f 	bl	80001d0 <strlen>
 8003db2:	4603      	mov	r3, r0
 8003db4:	2b09      	cmp	r3, #9
 8003db6:	f240 80e4 	bls.w	8003f82 <HAL_UART_RxCpltCallback+0x3da>
									char *uki = strchr(uk, ':');
 8003dba:	213a      	movs	r1, #58	; 0x3a
 8003dbc:	6a38      	ldr	r0, [r7, #32]
 8003dbe:	f00a fb61 	bl	800e484 <strchr>
 8003dc2:	60b8      	str	r0, [r7, #8]
									if (uki) {
 8003dc4:	68bb      	ldr	r3, [r7, #8]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d00c      	beq.n	8003de4 <HAL_UART_RxCpltCallback+0x23c>
										tZone = (uint8_t)atol(uki + 1);
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	3301      	adds	r3, #1
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f009 fddd 	bl	800d98e <atol>
 8003dd4:	4603      	mov	r3, r0
 8003dd6:	b2da      	uxtb	r2, r3
 8003dd8:	4b2b      	ldr	r3, [pc, #172]	; (8003e88 <HAL_UART_RxCpltCallback+0x2e0>)
 8003dda:	701a      	strb	r2, [r3, #0]
										*uki = '\0';
 8003ddc:	68bb      	ldr	r3, [r7, #8]
 8003dde:	2200      	movs	r2, #0
 8003de0:	701a      	strb	r2, [r3, #0]
 8003de2:	e002      	b.n	8003dea <HAL_UART_RxCpltCallback+0x242>
									} else {
										tZone = 0;
 8003de4:	4b28      	ldr	r3, [pc, #160]	; (8003e88 <HAL_UART_RxCpltCallback+0x2e0>)
 8003de6:	2200      	movs	r2, #0
 8003de8:	701a      	strb	r2, [r3, #0]
									}
									epoch = (uint32_t)atol(uk);
 8003dea:	6a38      	ldr	r0, [r7, #32]
 8003dec:	f009 fdcf 	bl	800d98e <atol>
 8003df0:	4603      	mov	r3, r0
 8003df2:	461a      	mov	r2, r3
 8003df4:	4b25      	ldr	r3, [pc, #148]	; (8003e8c <HAL_UART_RxCpltCallback+0x2e4>)
 8003df6:	601a      	str	r2, [r3, #0]
									ev = i;
 8003df8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003dfa:	62bb      	str	r3, [r7, #40]	; 0x28
								}
							break;
 8003dfc:	e0c1      	b.n	8003f82 <HAL_UART_RxCpltCallback+0x3da>
							case cmdsRead:// read:0
							case cmdsErase:// erase:0
								if (i == cmdsRead) cmd_sector = cmdsRead;
 8003dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e00:	2b04      	cmp	r3, #4
 8003e02:	d103      	bne.n	8003e0c <HAL_UART_RxCpltCallback+0x264>
 8003e04:	4b22      	ldr	r3, [pc, #136]	; (8003e90 <HAL_UART_RxCpltCallback+0x2e8>)
 8003e06:	2204      	movs	r2, #4
 8003e08:	601a      	str	r2, [r3, #0]
 8003e0a:	e002      	b.n	8003e12 <HAL_UART_RxCpltCallback+0x26a>
											  else cmd_sector = cmdsErase;
 8003e0c:	4b20      	ldr	r3, [pc, #128]	; (8003e90 <HAL_UART_RxCpltCallback+0x2e8>)
 8003e0e:	2205      	movs	r2, #5
 8003e10:	601a      	str	r2, [r3, #0]
								if (*uk == ':') {
 8003e12:	6a3b      	ldr	r3, [r7, #32]
 8003e14:	781b      	ldrb	r3, [r3, #0]
 8003e16:	2b3a      	cmp	r3, #58	; 0x3a
 8003e18:	f040 80b5 	bne.w	8003f86 <HAL_UART_RxCpltCallback+0x3de>
									int sek = atoi(++uk);
 8003e1c:	6a3b      	ldr	r3, [r7, #32]
 8003e1e:	3301      	adds	r3, #1
 8003e20:	623b      	str	r3, [r7, #32]
 8003e22:	6a38      	ldr	r0, [r7, #32]
 8003e24:	f009 fdaf 	bl	800d986 <atoi>
 8003e28:	60f8      	str	r0, [r7, #12]
									if ((sek >= 0) && (sek < W25qxx_getSectorCount())) {
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	f2c0 80aa 	blt.w	8003f86 <HAL_UART_RxCpltCallback+0x3de>
 8003e32:	f001 fbbb 	bl	80055ac <W25qxx_getSectorCount>
 8003e36:	4602      	mov	r2, r0
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	429a      	cmp	r2, r3
 8003e3c:	f240 80a3 	bls.w	8003f86 <HAL_UART_RxCpltCallback+0x3de>
										adr_sector = sek;
 8003e40:	4a14      	ldr	r2, [pc, #80]	; (8003e94 <HAL_UART_RxCpltCallback+0x2ec>)
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	6013      	str	r3, [r2, #0]
										offset_sector = 0;
 8003e46:	4b14      	ldr	r3, [pc, #80]	; (8003e98 <HAL_UART_RxCpltCallback+0x2f0>)
 8003e48:	2200      	movs	r2, #0
 8003e4a:	601a      	str	r2, [r3, #0]
										ev = i;//flag_sector = true;
 8003e4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e4e:	62bb      	str	r3, [r7, #40]	; 0x28
									}
								}
							break;
 8003e50:	e099      	b.n	8003f86 <HAL_UART_RxCpltCallback+0x3de>
 8003e52:	bf00      	nop
 8003e54:	40004400 	.word	0x40004400
 8003e58:	20001442 	.word	0x20001442
 8003e5c:	20001440 	.word	0x20001440
 8003e60:	20001444 	.word	0x20001444
 8003e64:	2000001c 	.word	0x2000001c
 8003e68:	200001bd 	.word	0x200001bd
 8003e6c:	08012554 	.word	0x08012554
 8003e70:	08012558 	.word	0x08012558
 8003e74:	200001be 	.word	0x200001be
 8003e78:	20002c77 	.word	0x20002c77
 8003e7c:	200001b8 	.word	0x200001b8
 8003e80:	200001b4 	.word	0x200001b4
 8003e84:	200001bc 	.word	0x200001bc
 8003e88:	20001846 	.word	0x20001846
 8003e8c:	20000018 	.word	0x20000018
 8003e90:	200001a4 	.word	0x200001a4
 8003e94:	20001850 	.word	0x20001850
 8003e98:	20001854 	.word	0x20001854
							case cmdsWrite:// write:0:a5 | write:0:a5:256
								if (*uk == ':') {
 8003e9c:	6a3b      	ldr	r3, [r7, #32]
 8003e9e:	781b      	ldrb	r3, [r3, #0]
 8003ea0:	2b3a      	cmp	r3, #58	; 0x3a
 8003ea2:	d172      	bne.n	8003f8a <HAL_UART_RxCpltCallback+0x3e2>
									uk++;
 8003ea4:	6a3b      	ldr	r3, [r7, #32]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	623b      	str	r3, [r7, #32]
									int sek = atoi(uk);
 8003eaa:	6a38      	ldr	r0, [r7, #32]
 8003eac:	f009 fd6b 	bl	800d986 <atoi>
 8003eb0:	61b8      	str	r0, [r7, #24]
									if ((sek >= 0) && (sek < W25qxx_getSectorCount())) {
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	2b00      	cmp	r3, #0
 8003eb6:	db68      	blt.n	8003f8a <HAL_UART_RxCpltCallback+0x3e2>
 8003eb8:	f001 fb78 	bl	80055ac <W25qxx_getSectorCount>
 8003ebc:	4602      	mov	r2, r0
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	429a      	cmp	r2, r3
 8003ec2:	d962      	bls.n	8003f8a <HAL_UART_RxCpltCallback+0x3e2>
										char *ukn = strchr(uk, ':');
 8003ec4:	213a      	movs	r1, #58	; 0x3a
 8003ec6:	6a38      	ldr	r0, [r7, #32]
 8003ec8:	f00a fadc 	bl	800e484 <strchr>
 8003ecc:	6178      	str	r0, [r7, #20]
										if (ukn) {
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d05a      	beq.n	8003f8a <HAL_UART_RxCpltCallback+0x3e2>
											len_write = -1;
 8003ed4:	4b44      	ldr	r3, [pc, #272]	; (8003fe8 <HAL_UART_RxCpltCallback+0x440>)
 8003ed6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003eda:	601a      	str	r2, [r3, #0]
											ukn++;
 8003edc:	697b      	ldr	r3, [r7, #20]
 8003ede:	3301      	adds	r3, #1
 8003ee0:	617b      	str	r3, [r7, #20]
											byte_write = hexToBin(ukn);
 8003ee2:	6978      	ldr	r0, [r7, #20]
 8003ee4:	f7ff fa36 	bl	8003354 <hexToBin>
 8003ee8:	4603      	mov	r3, r0
 8003eea:	461a      	mov	r2, r3
 8003eec:	4b3f      	ldr	r3, [pc, #252]	; (8003fec <HAL_UART_RxCpltCallback+0x444>)
 8003eee:	701a      	strb	r2, [r3, #0]
											uk = strchr(ukn, ':');
 8003ef0:	213a      	movs	r1, #58	; 0x3a
 8003ef2:	6978      	ldr	r0, [r7, #20]
 8003ef4:	f00a fac6 	bl	800e484 <strchr>
 8003ef8:	6238      	str	r0, [r7, #32]
											if (uk) {
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d012      	beq.n	8003f26 <HAL_UART_RxCpltCallback+0x37e>
												int l = atoi(++uk);
 8003f00:	6a3b      	ldr	r3, [r7, #32]
 8003f02:	3301      	adds	r3, #1
 8003f04:	623b      	str	r3, [r7, #32]
 8003f06:	6a38      	ldr	r0, [r7, #32]
 8003f08:	f009 fd3d 	bl	800d986 <atoi>
 8003f0c:	6138      	str	r0, [r7, #16]
												if ((l > 0) && (l < W25qxx_getSectorSize())) len_write = l;
 8003f0e:	693b      	ldr	r3, [r7, #16]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	dd08      	ble.n	8003f26 <HAL_UART_RxCpltCallback+0x37e>
 8003f14:	f001 fb56 	bl	80055c4 <W25qxx_getSectorSize>
 8003f18:	4602      	mov	r2, r0
 8003f1a:	693b      	ldr	r3, [r7, #16]
 8003f1c:	429a      	cmp	r2, r3
 8003f1e:	d902      	bls.n	8003f26 <HAL_UART_RxCpltCallback+0x37e>
 8003f20:	4a31      	ldr	r2, [pc, #196]	; (8003fe8 <HAL_UART_RxCpltCallback+0x440>)
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	6013      	str	r3, [r2, #0]
											}
											adr_sector = sek;
 8003f26:	4a32      	ldr	r2, [pc, #200]	; (8003ff0 <HAL_UART_RxCpltCallback+0x448>)
 8003f28:	69bb      	ldr	r3, [r7, #24]
 8003f2a:	6013      	str	r3, [r2, #0]
											offset_sector = 0;
 8003f2c:	4b31      	ldr	r3, [pc, #196]	; (8003ff4 <HAL_UART_RxCpltCallback+0x44c>)
 8003f2e:	2200      	movs	r2, #0
 8003f30:	601a      	str	r2, [r3, #0]
											ev = i;//flag_sector = true;
 8003f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f34:	62bb      	str	r3, [r7, #40]	; 0x28
										}
									}
								}
							break;
 8003f36:	e028      	b.n	8003f8a <HAL_UART_RxCpltCallback+0x3e2>
							case cmdsNext:// next
								if ((last_cmd_sector == cmdsRead) || (last_cmd_sector == cmdsNext)) {
 8003f38:	4b2f      	ldr	r3, [pc, #188]	; (8003ff8 <HAL_UART_RxCpltCallback+0x450>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	2b04      	cmp	r3, #4
 8003f3e:	d003      	beq.n	8003f48 <HAL_UART_RxCpltCallback+0x3a0>
 8003f40:	4b2d      	ldr	r3, [pc, #180]	; (8003ff8 <HAL_UART_RxCpltCallback+0x450>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2b06      	cmp	r3, #6
 8003f46:	d122      	bne.n	8003f8e <HAL_UART_RxCpltCallback+0x3e6>
									if ((offset_sector + list_sector) < W25qxx_getSectorSize()) {
 8003f48:	4b2a      	ldr	r3, [pc, #168]	; (8003ff4 <HAL_UART_RxCpltCallback+0x44c>)
 8003f4a:	681a      	ldr	r2, [r3, #0]
 8003f4c:	4b2b      	ldr	r3, [pc, #172]	; (8003ffc <HAL_UART_RxCpltCallback+0x454>)
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	4413      	add	r3, r2
 8003f52:	461c      	mov	r4, r3
 8003f54:	f001 fb36 	bl	80055c4 <W25qxx_getSectorSize>
 8003f58:	4603      	mov	r3, r0
 8003f5a:	429c      	cmp	r4, r3
 8003f5c:	d217      	bcs.n	8003f8e <HAL_UART_RxCpltCallback+0x3e6>
										offset_sector += list_sector;
 8003f5e:	4b25      	ldr	r3, [pc, #148]	; (8003ff4 <HAL_UART_RxCpltCallback+0x44c>)
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	4b26      	ldr	r3, [pc, #152]	; (8003ffc <HAL_UART_RxCpltCallback+0x454>)
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	4413      	add	r3, r2
 8003f68:	4a22      	ldr	r2, [pc, #136]	; (8003ff4 <HAL_UART_RxCpltCallback+0x44c>)
 8003f6a:	6013      	str	r3, [r2, #0]
										ev = i;//flag_sector = true;
 8003f6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f6e:	62bb      	str	r3, [r7, #40]	; 0x28
									}
								}
							break;
 8003f70:	e00d      	b.n	8003f8e <HAL_UART_RxCpltCallback+0x3e6>
							break;
 8003f72:	bf00      	nop
 8003f74:	e015      	b.n	8003fa2 <HAL_UART_RxCpltCallback+0x3fa>
							break;
 8003f76:	bf00      	nop
 8003f78:	e013      	b.n	8003fa2 <HAL_UART_RxCpltCallback+0x3fa>
							break;
 8003f7a:	bf00      	nop
 8003f7c:	e011      	b.n	8003fa2 <HAL_UART_RxCpltCallback+0x3fa>
							break;
 8003f7e:	bf00      	nop
 8003f80:	e00f      	b.n	8003fa2 <HAL_UART_RxCpltCallback+0x3fa>
							break;
 8003f82:	bf00      	nop
 8003f84:	e00d      	b.n	8003fa2 <HAL_UART_RxCpltCallback+0x3fa>
							break;
 8003f86:	bf00      	nop
 8003f88:	e00b      	b.n	8003fa2 <HAL_UART_RxCpltCallback+0x3fa>
							break;
 8003f8a:	bf00      	nop
 8003f8c:	e009      	b.n	8003fa2 <HAL_UART_RxCpltCallback+0x3fa>
							break;
 8003f8e:	bf00      	nop
						}
						break;
 8003f90:	e007      	b.n	8003fa2 <HAL_UART_RxCpltCallback+0x3fa>
				for (i = 0; i < MAX_CMDS; i++) {
 8003f92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f94:	3301      	adds	r3, #1
 8003f96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f9a:	2b0f      	cmp	r3, #15
 8003f9c:	f77f ae37 	ble.w	8003c0e <HAL_UART_RxCpltCallback+0x66>
 8003fa0:	e000      	b.n	8003fa4 <HAL_UART_RxCpltCallback+0x3fc>
						break;
 8003fa2:	bf00      	nop
					}
				}
				//
				if (ev == -1) ev = cmdErr;
 8003fa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003fa6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003faa:	d101      	bne.n	8003fb0 <HAL_UART_RxCpltCallback+0x408>
 8003fac:	2303      	movs	r3, #3
 8003fae:	62bb      	str	r3, [r7, #40]	; 0x28
				putEvt(ev);
 8003fb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8003fb2:	f7ff fa49 	bl	8003448 <putEvt>
				//
			}

			rxInd = 0;
 8003fb6:	4b12      	ldr	r3, [pc, #72]	; (8004000 <HAL_UART_RxCpltCallback+0x458>)
 8003fb8:	2200      	movs	r2, #0
 8003fba:	801a      	strh	r2, [r3, #0]
			*rxBuf = '\0';
 8003fbc:	4b11      	ldr	r3, [pc, #68]	; (8004004 <HAL_UART_RxCpltCallback+0x45c>)
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	701a      	strb	r2, [r3, #0]
		}

		if (HAL_UART_Receive_IT(huart, &rxByte, 1) != HAL_OK) devError |= devUART;
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	4910      	ldr	r1, [pc, #64]	; (8004008 <HAL_UART_RxCpltCallback+0x460>)
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f008 f8fe 	bl	800c1c8 <HAL_UART_Receive_IT>
 8003fcc:	4603      	mov	r3, r0
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d006      	beq.n	8003fe0 <HAL_UART_RxCpltCallback+0x438>
 8003fd2:	4b0e      	ldr	r3, [pc, #56]	; (800400c <HAL_UART_RxCpltCallback+0x464>)
 8003fd4:	881b      	ldrh	r3, [r3, #0]
 8003fd6:	f043 0302 	orr.w	r3, r3, #2
 8003fda:	b29a      	uxth	r2, r3
 8003fdc:	4b0b      	ldr	r3, [pc, #44]	; (800400c <HAL_UART_RxCpltCallback+0x464>)
 8003fde:	801a      	strh	r2, [r3, #0]
	}
}
 8003fe0:	bf00      	nop
 8003fe2:	3734      	adds	r7, #52	; 0x34
 8003fe4:	46bd      	mov	sp, r7
 8003fe6:	bd90      	pop	{r4, r7, pc}
 8003fe8:	2000185c 	.word	0x2000185c
 8003fec:	200001ac 	.word	0x200001ac
 8003ff0:	20001850 	.word	0x20001850
 8003ff4:	20001854 	.word	0x20001854
 8003ff8:	200001a8 	.word	0x200001a8
 8003ffc:	20001858 	.word	0x20001858
 8004000:	20001442 	.word	0x20001442
 8004004:	20001444 	.word	0x20001444
 8004008:	20001440 	.word	0x20001440
 800400c:	20001430 	.word	0x20001430

08004010 <HAL_UART_ErrorCallback>:
//-------------------------------------------------------------------------------------------
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004010:	b480      	push	{r7}
 8004012:	b083      	sub	sp, #12
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]
	if (huart->Instance == USART2) {
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a07      	ldr	r2, [pc, #28]	; (800403c <HAL_UART_ErrorCallback+0x2c>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d106      	bne.n	8004030 <HAL_UART_ErrorCallback+0x20>
		devError |= devUART;
 8004022:	4b07      	ldr	r3, [pc, #28]	; (8004040 <HAL_UART_ErrorCallback+0x30>)
 8004024:	881b      	ldrh	r3, [r3, #0]
 8004026:	f043 0302 	orr.w	r3, r3, #2
 800402a:	b29a      	uxth	r2, r3
 800402c:	4b04      	ldr	r3, [pc, #16]	; (8004040 <HAL_UART_ErrorCallback+0x30>)
 800402e:	801a      	strh	r2, [r3, #0]
	}
}
 8004030:	bf00      	nop
 8004032:	370c      	adds	r7, #12
 8004034:	46bd      	mov	sp, r7
 8004036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403a:	4770      	bx	lr
 800403c:	40004400 	.word	0x40004400
 8004040:	20001430 	.word	0x20001430

08004044 <spiDone>:
//-------------------------------------------------------------------------------------------
//-------------------------------------------------------------------------------------------
//         ''    SPI1:
//
void spiDone(SPI_HandleTypeDef *hspi)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	b082      	sub	sp, #8
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
#ifdef SET_W25FLASH
	if (hspi->Instance == SPI2) {
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	681b      	ldr	r3, [r3, #0]
 8004050:	4a0a      	ldr	r2, [pc, #40]	; (800407c <spiDone+0x38>)
 8004052:	4293      	cmp	r3, r2
 8004054:	d105      	bne.n	8004062 <spiDone+0x1e>
		W25_UNSELECT();
 8004056:	f001 f8ef 	bl	8005238 <W25_UNSELECT>
		spiRdy = 1;
 800405a:	4b09      	ldr	r3, [pc, #36]	; (8004080 <spiDone+0x3c>)
 800405c:	2201      	movs	r2, #1
 800405e:	701a      	strb	r2, [r3, #0]
	else
	if (hspi->Instance == SPI1) {
		lcdRdy = 1;
	}
#endif
}
 8004060:	e007      	b.n	8004072 <spiDone+0x2e>
	if (hspi->Instance == SPI1) {
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	4a07      	ldr	r2, [pc, #28]	; (8004084 <spiDone+0x40>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d102      	bne.n	8004072 <spiDone+0x2e>
		lcdRdy = 1;
 800406c:	4b06      	ldr	r3, [pc, #24]	; (8004088 <spiDone+0x44>)
 800406e:	2201      	movs	r2, #1
 8004070:	701a      	strb	r2, [r3, #0]
}
 8004072:	bf00      	nop
 8004074:	3708      	adds	r7, #8
 8004076:	46bd      	mov	sp, r7
 8004078:	bd80      	pop	{r7, pc}
 800407a:	bf00      	nop
 800407c:	40003800 	.word	0x40003800
 8004080:	200001a0 	.word	0x200001a0
 8004084:	40013000 	.word	0x40013000
 8004088:	20000000 	.word	0x20000000

0800408c <HAL_SPI_RxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 800408c:	b580      	push	{r7, lr}
 800408e:	b082      	sub	sp, #8
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 8004094:	6878      	ldr	r0, [r7, #4]
 8004096:	f7ff ffd5 	bl	8004044 <spiDone>
}
 800409a:	bf00      	nop
 800409c:	3708      	adds	r7, #8
 800409e:	46bd      	mov	sp, r7
 80040a0:	bd80      	pop	{r7, pc}

080040a2 <HAL_SPI_TxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,        SPI
//
void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80040a2:	b580      	push	{r7, lr}
 80040a4:	b082      	sub	sp, #8
 80040a6:	af00      	add	r7, sp, #0
 80040a8:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 80040aa:	6878      	ldr	r0, [r7, #4]
 80040ac:	f7ff ffca 	bl	8004044 <spiDone>
}
 80040b0:	bf00      	nop
 80040b2:	3708      	adds	r7, #8
 80040b4:	46bd      	mov	sp, r7
 80040b6:	bd80      	pop	{r7, pc}

080040b8 <HAL_SPI_TxRxCpltCallback>:
//-------------------------------------------------------------------------------------------
//    CallBack ,    /   SPI
//
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b082      	sub	sp, #8
 80040bc:	af00      	add	r7, sp, #0
 80040be:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 80040c0:	6878      	ldr	r0, [r7, #4]
 80040c2:	f7ff ffbf 	bl	8004044 <spiDone>
}
 80040c6:	bf00      	nop
 80040c8:	3708      	adds	r7, #8
 80040ca:	46bd      	mov	sp, r7
 80040cc:	bd80      	pop	{r7, pc}
	...

080040d0 <HAL_SPI_ErrorCallback>:
//--------------------------------------------------------------------------------------------
//    CallBack ,       SPI
//
void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 80040d0:	b580      	push	{r7, lr}
 80040d2:	b082      	sub	sp, #8
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
	spiDone(hspi);
 80040d8:	6878      	ldr	r0, [r7, #4]
 80040da:	f7ff ffb3 	bl	8004044 <spiDone>
	devError |= devSPI;
 80040de:	4b05      	ldr	r3, [pc, #20]	; (80040f4 <HAL_SPI_ErrorCallback+0x24>)
 80040e0:	881b      	ldrh	r3, [r3, #0]
 80040e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80040e6:	b29a      	uxth	r2, r3
 80040e8:	4b02      	ldr	r3, [pc, #8]	; (80040f4 <HAL_SPI_ErrorCallback+0x24>)
 80040ea:	801a      	strh	r2, [r3, #0]
}
 80040ec:	bf00      	nop
 80040ee:	3708      	adds	r7, #8
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}
 80040f4:	20001430 	.word	0x20001430

080040f8 <HAL_I2C_ErrorCallback>:
	}
#endif
}
//--------------------------------------------------------------------------------------------
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80040f8:	b480      	push	{r7}
 80040fa:	b083      	sub	sp, #12
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
#if defined(SET_RDA_CHIP) || defined(SET_NEW_RDA)
	if (hi2c->Instance == I2C1) {
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4a07      	ldr	r2, [pc, #28]	; (8004124 <HAL_I2C_ErrorCallback+0x2c>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d106      	bne.n	8004118 <HAL_I2C_ErrorCallback+0x20>
		devError |= devRDA;
 800410a:	4b07      	ldr	r3, [pc, #28]	; (8004128 <HAL_I2C_ErrorCallback+0x30>)
 800410c:	881b      	ldrh	r3, [r3, #0]
 800410e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004112:	b29a      	uxth	r2, r3
 8004114:	4b04      	ldr	r3, [pc, #16]	; (8004128 <HAL_I2C_ErrorCallback+0x30>)
 8004116:	801a      	strh	r2, [r3, #0]
	}
#endif
}
 8004118:	bf00      	nop
 800411a:	370c      	adds	r7, #12
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr
 8004124:	40005400 	.word	0x40005400
 8004128:	20001430 	.word	0x20001430

0800412c <HAL_GPIO_EXTI_Callback>:
//--------------------------------------------------------------------------------------------
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800412c:	b580      	push	{r7, lr}
 800412e:	b082      	sub	sp, #8
 8004130:	af00      	add	r7, sp, #0
 8004132:	4603      	mov	r3, r0
 8004134:	80fb      	strh	r3, [r7, #6]
	if ((GPIO_Pin != KEY0_Pin) && (GPIO_Pin != KEY1_Pin)) return;
 8004136:	88fb      	ldrh	r3, [r7, #6]
 8004138:	2b02      	cmp	r3, #2
 800413a:	d002      	beq.n	8004142 <HAL_GPIO_EXTI_Callback+0x16>
 800413c:	88fb      	ldrh	r3, [r7, #6]
 800413e:	2b04      	cmp	r3, #4
 8004140:	d110      	bne.n	8004164 <HAL_GPIO_EXTI_Callback+0x38>

	if (GPIO_Pin == KEY0_Pin) seek_up = 1;
 8004142:	88fb      	ldrh	r3, [r7, #6]
 8004144:	2b02      	cmp	r3, #2
 8004146:	d103      	bne.n	8004150 <HAL_GPIO_EXTI_Callback+0x24>
 8004148:	4b08      	ldr	r3, [pc, #32]	; (800416c <HAL_GPIO_EXTI_Callback+0x40>)
 800414a:	2201      	movs	r2, #1
 800414c:	701a      	strb	r2, [r3, #0]
 800414e:	e005      	b.n	800415c <HAL_GPIO_EXTI_Callback+0x30>
	else
	if (GPIO_Pin == KEY1_Pin) seek_up = 0;
 8004150:	88fb      	ldrh	r3, [r7, #6]
 8004152:	2b04      	cmp	r3, #4
 8004154:	d102      	bne.n	800415c <HAL_GPIO_EXTI_Callback+0x30>
 8004156:	4b05      	ldr	r3, [pc, #20]	; (800416c <HAL_GPIO_EXTI_Callback+0x40>)
 8004158:	2200      	movs	r2, #0
 800415a:	701a      	strb	r2, [r3, #0]

	putEvt(cmdScan);
 800415c:	200b      	movs	r0, #11
 800415e:	f7ff f973 	bl	8003448 <putEvt>
 8004162:	e000      	b.n	8004166 <HAL_GPIO_EXTI_Callback+0x3a>
	if ((GPIO_Pin != KEY0_Pin) && (GPIO_Pin != KEY1_Pin)) return;
 8004164:	bf00      	nop
}
 8004166:	3708      	adds	r7, #8
 8004168:	46bd      	mov	sp, r7
 800416a:	bd80      	pop	{r7, pc}
 800416c:	200001bc 	.word	0x200001bc

08004170 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004170:	b580      	push	{r7, lr}
 8004172:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8004174:	b672      	cpsid	i
}
 8004176:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  devError |= devSYS;
 8004178:	4b05      	ldr	r3, [pc, #20]	; (8004190 <Error_Handler+0x20>)
 800417a:	881b      	ldrh	r3, [r3, #0]
 800417c:	f043 0320 	orr.w	r3, r3, #32
 8004180:	b29a      	uxth	r2, r3
 8004182:	4b03      	ldr	r3, [pc, #12]	; (8004190 <Error_Handler+0x20>)
 8004184:	801a      	strh	r2, [r3, #0]
	  errLedOn(true);
 8004186:	2001      	movs	r0, #1
 8004188:	f7ff fb24 	bl	80037d4 <errLedOn>
	  devError |= devSYS;
 800418c:	e7f4      	b.n	8004178 <Error_Handler+0x8>
 800418e:	bf00      	nop
 8004190:	20001430 	.word	0x20001430

08004194 <rda5807_init>:

//==============================================================================
//  rda5807
//==============================================================================
uint8_t rda5807_init(float *freq)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b088      	sub	sp, #32
 8004198:	af04      	add	r7, sp, #16
 800419a:	6078      	str	r0, [r7, #4]
uint8_t buf[2] = {0, 0};
 800419c:	2300      	movs	r3, #0
 800419e:	813b      	strh	r3, [r7, #8]
uint8_t *id = &buf[0];
 80041a0:	f107 0308 	add.w	r3, r7, #8
 80041a4:	60fb      	str	r3, [r7, #12]

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr, 0, I2C_MEMADD_SIZE_8BIT, buf, 2, RDA5807_TO) != HAL_OK) {
 80041a6:	4b30      	ldr	r3, [pc, #192]	; (8004268 <rda5807_init+0xd4>)
 80041a8:	6818      	ldr	r0, [r3, #0]
 80041aa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80041ae:	9302      	str	r3, [sp, #8]
 80041b0:	2302      	movs	r3, #2
 80041b2:	9301      	str	r3, [sp, #4]
 80041b4:	f107 0308 	add.w	r3, r7, #8
 80041b8:	9300      	str	r3, [sp, #0]
 80041ba:	2301      	movs	r3, #1
 80041bc:	2200      	movs	r2, #0
 80041be:	2122      	movs	r1, #34	; 0x22
 80041c0:	f002 feac 	bl	8006f1c <HAL_I2C_Mem_Read>
 80041c4:	4603      	mov	r3, r0
 80041c6:	2b00      	cmp	r3, #0
 80041c8:	d13c      	bne.n	8004244 <rda5807_init+0xb0>
    stx[0] = '\0';
    for (int i = 0; i < 64; i++) sprintf(stx+strlen(stx)," %02x", buf11[i]);
    Report(1, "[%s] %s\r\n", __func__, stx);
#endif

    rda5807_SoftReset();
 80041ca:	f000 f927 	bl	800441c <rda5807_SoftReset>
    if (devError & devRDA) goto err_out;
 80041ce:	4b27      	ldr	r3, [pc, #156]	; (800426c <rda5807_init+0xd8>)
 80041d0:	881b      	ldrh	r3, [r3, #0]
 80041d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d136      	bne.n	8004248 <rda5807_init+0xb4>

    rda5807_SetupDefault();
 80041da:	f000 f949 	bl	8004470 <rda5807_SetupDefault>
    if (devError & devRDA) goto err_out;
 80041de:	4b23      	ldr	r3, [pc, #140]	; (800426c <rda5807_init+0xd8>)
 80041e0:	881b      	ldrh	r3, [r3, #0]
 80041e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e6:	2b00      	cmp	r3, #0
 80041e8:	d130      	bne.n	800424c <rda5807_init+0xb8>

    uint16_t fr = (uint16_t)(*freq * 10);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	edd3 7a00 	vldr	s15, [r3]
 80041f0:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80041f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80041f8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041fc:	ee17 3a90 	vmov	r3, s15
 8004200:	817b      	strh	r3, [r7, #10]
    rda5807_SetFreq_In100Khz(fr);
 8004202:	897b      	ldrh	r3, [r7, #10]
 8004204:	4618      	mov	r0, r3
 8004206:	f000 fa73 	bl	80046f0 <rda5807_SetFreq_In100Khz>
    //
    HAL_Delay(200);
 800420a:	20c8      	movs	r0, #200	; 0xc8
 800420c:	f001 fdf6 	bl	8005dfc <HAL_Delay>
    //
    *freq = (float)rda5807_GetFreq_In100Khz();
 8004210:	f000 fae8 	bl	80047e4 <rda5807_GetFreq_In100Khz>
 8004214:	4603      	mov	r3, r0
 8004216:	ee07 3a90 	vmov	s15, r3
 800421a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	edc3 7a00 	vstr	s15, [r3]
    *freq /= 10;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	ed93 7a00 	vldr	s14, [r3]
 800422a:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800422e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	edc3 7a00 	vstr	s15, [r3]
#ifdef SET_RDA_DEBUG
    Report(1, "[%s] Freq: %.2f\r\n", __func__, *freq);//rda5807_GetFreq_In100Khz());
#endif

    HAL_Delay(100);
 8004238:	2064      	movs	r0, #100	; 0x64
 800423a:	f001 fddf 	bl	8005dfc <HAL_Delay>

    return *id;
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	781b      	ldrb	r3, [r3, #0]
 8004242:	e00d      	b.n	8004260 <rda5807_init+0xcc>
    	goto err_out;
 8004244:	bf00      	nop
 8004246:	e002      	b.n	800424e <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 8004248:	bf00      	nop
 800424a:	e000      	b.n	800424e <rda5807_init+0xba>
    if (devError & devRDA) goto err_out;
 800424c:	bf00      	nop

err_out:
	devError |= devRDA;
 800424e:	4b07      	ldr	r3, [pc, #28]	; (800426c <rda5807_init+0xd8>)
 8004250:	881b      	ldrh	r3, [r3, #0]
 8004252:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004256:	b29a      	uxth	r2, r3
 8004258:	4b04      	ldr	r3, [pc, #16]	; (800426c <rda5807_init+0xd8>)
 800425a:	801a      	strh	r2, [r3, #0]
    return *id;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	781b      	ldrb	r3, [r3, #0]
}
 8004260:	4618      	mov	r0, r3
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}
 8004268:	200001c0 	.word	0x200001c0
 800426c:	20001430 	.word	0x20001430

08004270 <rda5807_rssi>:
//==============================================================================
uint16_t rda5807_rssi()
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b082      	sub	sp, #8
 8004274:	af00      	add	r7, sp, #0
uint16_t word = 0;
 8004276:	2300      	movs	r3, #0
 8004278:	80fb      	strh	r3, [r7, #6]

    rda5807_read(0x0B, &word, 1);
 800427a:	1dbb      	adds	r3, r7, #6
 800427c:	2201      	movs	r2, #1
 800427e:	4619      	mov	r1, r3
 8004280:	200b      	movs	r0, #11
 8004282:	f000 f85d 	bl	8004340 <rda5807_read>

    return (word >> 9);
 8004286:	88fb      	ldrh	r3, [r7, #6]
 8004288:	0a5b      	lsrs	r3, r3, #9
 800428a:	b29b      	uxth	r3, r3
}
 800428c:	4618      	mov	r0, r3
 800428e:	3708      	adds	r7, #8
 8004290:	46bd      	mov	sp, r7
 8004292:	bd80      	pop	{r7, pc}

08004294 <rda5807_bytes_change>:

//==============================================================================
//        pBuff 
//==============================================================================
void rda5807_bytes_change(uint8_t *pBuff, uint8_t count)
{
 8004294:	b480      	push	{r7}
 8004296:	b085      	sub	sp, #20
 8004298:	af00      	add	r7, sp, #0
 800429a:	6078      	str	r0, [r7, #4]
 800429c:	460b      	mov	r3, r1
 800429e:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 80042a0:	e010      	b.n	80042c4 <rda5807_bytes_change+0x30>
        uint8_t Temp = *(pBuff + 1);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	785b      	ldrb	r3, [r3, #1]
 80042a6:	73fb      	strb	r3, [r7, #15]
        *(pBuff + 1) = *pBuff;
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	3301      	adds	r3, #1
 80042ac:	687a      	ldr	r2, [r7, #4]
 80042ae:	7812      	ldrb	r2, [r2, #0]
 80042b0:	701a      	strb	r2, [r3, #0]
        *pBuff = Temp;
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	7bfa      	ldrb	r2, [r7, #15]
 80042b6:	701a      	strb	r2, [r3, #0]
        pBuff += 2;
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	3302      	adds	r3, #2
 80042bc:	607b      	str	r3, [r7, #4]
        count -= 2;
 80042be:	78fb      	ldrb	r3, [r7, #3]
 80042c0:	3b02      	subs	r3, #2
 80042c2:	70fb      	strb	r3, [r7, #3]
    while (count > 1) {    //      
 80042c4:	78fb      	ldrb	r3, [r7, #3]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d8eb      	bhi.n	80042a2 <rda5807_bytes_change+0xe>
    }
}
 80042ca:	bf00      	nop
 80042cc:	bf00      	nop
 80042ce:	3714      	adds	r7, #20
 80042d0:	46bd      	mov	sp, r7
 80042d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042d6:	4770      	bx	lr

080042d8 <rda5807_write_regfile>:
//==============================================================================
//    rda5807   (- RegNum)   0x02
//  I2C- RDA5807_SeqAccess_Addr
//==============================================================================
void rda5807_write_regfile(uint16_t *pBuff, uint8_t RegNum)
{
 80042d8:	b580      	push	{r7, lr}
 80042da:	b084      	sub	sp, #16
 80042dc:	af02      	add	r7, sp, #8
 80042de:	6078      	str	r0, [r7, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	70fb      	strb	r3, [r7, #3]
    err = i2cm_Start(I2Cx, RDA5807_SeqAccess_Addr, 0, RDA5807_TO);
    if (err) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80042e4:	78fb      	ldrb	r3, [r7, #3]
 80042e6:	005b      	lsls	r3, r3, #1
 80042e8:	b2db      	uxtb	r3, r3
 80042ea:	4619      	mov	r1, r3
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f7ff ffd1 	bl	8004294 <rda5807_bytes_change>

//    err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
//    i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Master_Transmit(i2cRDA, (uint16_t)RDA5807_SeqAccess_Addr, (uint8_t *)pBuff, RegNum << 1, RDA5807_TO) != HAL_OK) {
 80042f2:	4b11      	ldr	r3, [pc, #68]	; (8004338 <rda5807_write_regfile+0x60>)
 80042f4:	6818      	ldr	r0, [r3, #0]
 80042f6:	78fb      	ldrb	r3, [r7, #3]
 80042f8:	b29b      	uxth	r3, r3
 80042fa:	005b      	lsls	r3, r3, #1
 80042fc:	b29b      	uxth	r3, r3
 80042fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004302:	9200      	str	r2, [sp, #0]
 8004304:	687a      	ldr	r2, [r7, #4]
 8004306:	2120      	movs	r1, #32
 8004308:	f002 fc00 	bl	8006b0c <HAL_I2C_Master_Transmit>
 800430c:	4603      	mov	r3, r0
 800430e:	2b00      	cmp	r3, #0
 8004310:	d006      	beq.n	8004320 <rda5807_write_regfile+0x48>
    	devError |= devRDA;
 8004312:	4b0a      	ldr	r3, [pc, #40]	; (800433c <rda5807_write_regfile+0x64>)
 8004314:	881b      	ldrh	r3, [r3, #0]
 8004316:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800431a:	b29a      	uxth	r2, r3
 800431c:	4b07      	ldr	r3, [pc, #28]	; (800433c <rda5807_write_regfile+0x64>)
 800431e:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8004320:	78fb      	ldrb	r3, [r7, #3]
 8004322:	005b      	lsls	r3, r3, #1
 8004324:	b2db      	uxtb	r3, r3
 8004326:	4619      	mov	r1, r3
 8004328:	6878      	ldr	r0, [r7, #4]
 800432a:	f7ff ffb3 	bl	8004294 <rda5807_bytes_change>
}
 800432e:	bf00      	nop
 8004330:	3708      	adds	r7, #8
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	200001c0 	.word	0x200001c0
 800433c:	20001430 	.word	0x20001430

08004340 <rda5807_read>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_read(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af04      	add	r7, sp, #16
 8004346:	4603      	mov	r3, r0
 8004348:	6039      	str	r1, [r7, #0]
 800434a:	71fb      	strb	r3, [r7, #7]
 800434c:	4613      	mov	r3, r2
 800434e:	71bb      	strb	r3, [r7, #6]
        Error_Handler();
    }
    // 
    i2cm_ReadBuffAndStop(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO); //*/

    if (HAL_I2C_Mem_Read(i2cRDA, RDA5807_RandAccess_Addr,
 8004350:	4b13      	ldr	r3, [pc, #76]	; (80043a0 <rda5807_read+0x60>)
 8004352:	6818      	ldr	r0, [r3, #0]
 8004354:	79fb      	ldrb	r3, [r7, #7]
 8004356:	b29a      	uxth	r2, r3
 8004358:	79bb      	ldrb	r3, [r7, #6]
 800435a:	b29b      	uxth	r3, r3
 800435c:	005b      	lsls	r3, r3, #1
 800435e:	b29b      	uxth	r3, r3
 8004360:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8004364:	9102      	str	r1, [sp, #8]
 8004366:	9301      	str	r3, [sp, #4]
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	9300      	str	r3, [sp, #0]
 800436c:	2301      	movs	r3, #1
 800436e:	2122      	movs	r1, #34	; 0x22
 8004370:	f002 fdd4 	bl	8006f1c <HAL_I2C_Mem_Read>
 8004374:	4603      	mov	r3, r0
 8004376:	2b00      	cmp	r3, #0
 8004378:	d006      	beq.n	8004388 <rda5807_read+0x48>
    				     RegAddr, I2C_MEMADD_SIZE_8BIT,
						 (uint8_t *)pBuff, RegNum << 1,
						 RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 800437a:	4b0a      	ldr	r3, [pc, #40]	; (80043a4 <rda5807_read+0x64>)
 800437c:	881b      	ldrh	r3, [r3, #0]
 800437e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004382:	b29a      	uxth	r2, r3
 8004384:	4b07      	ldr	r3, [pc, #28]	; (80043a4 <rda5807_read+0x64>)
 8004386:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 8004388:	79bb      	ldrb	r3, [r7, #6]
 800438a:	005b      	lsls	r3, r3, #1
 800438c:	b2db      	uxtb	r3, r3
 800438e:	4619      	mov	r1, r3
 8004390:	6838      	ldr	r0, [r7, #0]
 8004392:	f7ff ff7f 	bl	8004294 <rda5807_bytes_change>
}
 8004396:	bf00      	nop
 8004398:	3708      	adds	r7, #8
 800439a:	46bd      	mov	sp, r7
 800439c:	bd80      	pop	{r7, pc}
 800439e:	bf00      	nop
 80043a0:	200001c0 	.word	0x200001c0
 80043a4:	20001430 	.word	0x20001430

080043a8 <rda5807_write>:
//==============================================================================
//    rda5807   (- RegNum)   RegAddr
//  I2C- RDA5807_RandAccess_Addr (    rda5800)
//==============================================================================
void rda5807_write(uint8_t RegAddr, uint16_t *pBuff, uint8_t RegNum)
{
 80043a8:	b580      	push	{r7, lr}
 80043aa:	b086      	sub	sp, #24
 80043ac:	af04      	add	r7, sp, #16
 80043ae:	4603      	mov	r3, r0
 80043b0:	6039      	str	r1, [r7, #0]
 80043b2:	71fb      	strb	r3, [r7, #7]
 80043b4:	4613      	mov	r3, r2
 80043b6:	71bb      	strb	r3, [r7, #6]

    if (i2cm_WriteBuff(I2Cx, &RegAddr, 1, RDA5807_TO)) {
        Error_Handler();
    } //*/

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80043b8:	79bb      	ldrb	r3, [r7, #6]
 80043ba:	005b      	lsls	r3, r3, #1
 80043bc:	b2db      	uxtb	r3, r3
 80043be:	4619      	mov	r1, r3
 80043c0:	6838      	ldr	r0, [r7, #0]
 80043c2:	f7ff ff67 	bl	8004294 <rda5807_bytes_change>

    //err = i2cm_WriteBuff(I2Cx, (uint8_t *) pBuff, RegNum << 1, RDA5807_TO);
    //i2cm_Stop(I2Cx, RDA5807_TO);

    if (HAL_I2C_Mem_Write(i2cRDA,
 80043c6:	4b13      	ldr	r3, [pc, #76]	; (8004414 <rda5807_write+0x6c>)
 80043c8:	6818      	ldr	r0, [r3, #0]
 80043ca:	79fb      	ldrb	r3, [r7, #7]
 80043cc:	b29a      	uxth	r2, r3
 80043ce:	79bb      	ldrb	r3, [r7, #6]
 80043d0:	b29b      	uxth	r3, r3
 80043d2:	005b      	lsls	r3, r3, #1
 80043d4:	b29b      	uxth	r3, r3
 80043d6:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80043da:	9102      	str	r1, [sp, #8]
 80043dc:	9301      	str	r3, [sp, #4]
 80043de:	683b      	ldr	r3, [r7, #0]
 80043e0:	9300      	str	r3, [sp, #0]
 80043e2:	2301      	movs	r3, #1
 80043e4:	2122      	movs	r1, #34	; 0x22
 80043e6:	f002 fc85 	bl	8006cf4 <HAL_I2C_Mem_Write>
 80043ea:	4603      	mov	r3, r0
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d006      	beq.n	80043fe <rda5807_write+0x56>
    					  RDA5807_RandAccess_Addr,
						  RegAddr, I2C_MEMADD_SIZE_8BIT,
						  (uint8_t *)pBuff, RegNum << 1,
						  RDA5807_TO) != HAL_OK) {
    	devError |= devRDA;
 80043f0:	4b09      	ldr	r3, [pc, #36]	; (8004418 <rda5807_write+0x70>)
 80043f2:	881b      	ldrh	r3, [r3, #0]
 80043f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043f8:	b29a      	uxth	r2, r3
 80043fa:	4b07      	ldr	r3, [pc, #28]	; (8004418 <rda5807_write+0x70>)
 80043fc:	801a      	strh	r2, [r3, #0]
    }

    rda5807_bytes_change((uint8_t *)pBuff, RegNum << 1);
 80043fe:	79bb      	ldrb	r3, [r7, #6]
 8004400:	005b      	lsls	r3, r3, #1
 8004402:	b2db      	uxtb	r3, r3
 8004404:	4619      	mov	r1, r3
 8004406:	6838      	ldr	r0, [r7, #0]
 8004408:	f7ff ff44 	bl	8004294 <rda5807_bytes_change>
}
 800440c:	bf00      	nop
 800440e:	3708      	adds	r7, #8
 8004410:	46bd      	mov	sp, r7
 8004412:	bd80      	pop	{r7, pc}
 8004414:	200001c0 	.word	0x200001c0
 8004418:	20001430 	.word	0x20001430

0800441c <rda5807_SoftReset>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SoftReset()
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b082      	sub	sp, #8
 8004420:	af00      	add	r7, sp, #0
tReg02h reg02;

    rda5807_read(2, (uint16_t *)&reg02, 1);
 8004422:	1d3b      	adds	r3, r7, #4
 8004424:	2201      	movs	r2, #1
 8004426:	4619      	mov	r1, r3
 8004428:	2002      	movs	r0, #2
 800442a:	f7ff ff89 	bl	8004340 <rda5807_read>

	reg02.bENABLE = 1;
 800442e:	793b      	ldrb	r3, [r7, #4]
 8004430:	f043 0301 	orr.w	r3, r3, #1
 8004434:	713b      	strb	r3, [r7, #4]
	reg02.bSOFT_RESET = 1;
 8004436:	793b      	ldrb	r3, [r7, #4]
 8004438:	f043 0302 	orr.w	r3, r3, #2
 800443c:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 800443e:	1d3b      	adds	r3, r7, #4
 8004440:	2201      	movs	r2, #1
 8004442:	4619      	mov	r1, r3
 8004444:	2002      	movs	r0, #2
 8004446:	f7ff ffaf 	bl	80043a8 <rda5807_write>

    reg02.bENABLE = 1;
 800444a:	793b      	ldrb	r3, [r7, #4]
 800444c:	f043 0301 	orr.w	r3, r3, #1
 8004450:	713b      	strb	r3, [r7, #4]
    reg02.bSOFT_RESET = 0;
 8004452:	793b      	ldrb	r3, [r7, #4]
 8004454:	f36f 0341 	bfc	r3, #1, #1
 8004458:	713b      	strb	r3, [r7, #4]
    rda5807_write(2, (uint16_t *)&reg02, 1);
 800445a:	1d3b      	adds	r3, r7, #4
 800445c:	2201      	movs	r2, #1
 800445e:	4619      	mov	r1, r3
 8004460:	2002      	movs	r0, #2
 8004462:	f7ff ffa1 	bl	80043a8 <rda5807_write>
}
 8004466:	bf00      	nop
 8004468:	3708      	adds	r7, #8
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
	...

08004470 <rda5807_SetupDefault>:

//==============================================================================
//     rda5807
//==============================================================================
void rda5807_SetupDefault()
{
 8004470:	b580      	push	{r7, lr}
 8004472:	af00      	add	r7, sp, #0
	tReg06h Reg06;
	tReg07h Reg07;
} Buffs;*/

    //  0x02
    Buffs.Reg02.bENABLE = 1;
 8004474:	4a69      	ldr	r2, [pc, #420]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004476:	7813      	ldrb	r3, [r2, #0]
 8004478:	f043 0301 	orr.w	r3, r3, #1
 800447c:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSOFT_RESET = 0;
 800447e:	4a67      	ldr	r2, [pc, #412]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004480:	7813      	ldrb	r3, [r2, #0]
 8004482:	f36f 0341 	bfc	r3, #1, #1
 8004486:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bNEW_METHOD = 1;
 8004488:	4a64      	ldr	r2, [pc, #400]	; (800461c <rda5807_SetupDefault+0x1ac>)
 800448a:	7813      	ldrb	r3, [r2, #0]
 800448c:	f043 0304 	orr.w	r3, r3, #4
 8004490:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bRDS_EN = 1;
 8004492:	4a62      	ldr	r2, [pc, #392]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004494:	7813      	ldrb	r3, [r2, #0]
 8004496:	f043 0308 	orr.w	r3, r3, #8
 800449a:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bCLK_MODE = 0;        // 32.768
 800449c:	4a5f      	ldr	r2, [pc, #380]	; (800461c <rda5807_SetupDefault+0x1ac>)
 800449e:	7813      	ldrb	r3, [r2, #0]
 80044a0:	f36f 1306 	bfc	r3, #4, #3
 80044a4:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSKMODE = 0;
 80044a6:	4a5d      	ldr	r2, [pc, #372]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80044a8:	7813      	ldrb	r3, [r2, #0]
 80044aa:	f36f 13c7 	bfc	r3, #7, #1
 80044ae:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 0;
 80044b0:	4a5a      	ldr	r2, [pc, #360]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80044b2:	7853      	ldrb	r3, [r2, #1]
 80044b4:	f36f 0300 	bfc	r3, #0, #1
 80044b8:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = 1;
 80044ba:	4a58      	ldr	r2, [pc, #352]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80044bc:	7853      	ldrb	r3, [r2, #1]
 80044be:	f043 0302 	orr.w	r3, r3, #2
 80044c2:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_DirectInput = 0;
 80044c4:	4a55      	ldr	r2, [pc, #340]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80044c6:	7853      	ldrb	r3, [r2, #1]
 80044c8:	f36f 0382 	bfc	r3, #2, #1
 80044cc:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bRCLK_NonCalibMode = 0;
 80044ce:	4a53      	ldr	r2, [pc, #332]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80044d0:	7853      	ldrb	r3, [r2, #1]
 80044d2:	f36f 03c3 	bfc	r3, #3, #1
 80044d6:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bBASS = 0;
 80044d8:	4a50      	ldr	r2, [pc, #320]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80044da:	7853      	ldrb	r3, [r2, #1]
 80044dc:	f36f 1304 	bfc	r3, #4, #1
 80044e0:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bMONO = 0;
 80044e2:	4a4e      	ldr	r2, [pc, #312]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80044e4:	7853      	ldrb	r3, [r2, #1]
 80044e6:	f36f 1345 	bfc	r3, #5, #1
 80044ea:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDMUTE = 1;
 80044ec:	4a4b      	ldr	r2, [pc, #300]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80044ee:	7853      	ldrb	r3, [r2, #1]
 80044f0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80044f4:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bDHIZ = 1;
 80044f6:	4a49      	ldr	r2, [pc, #292]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80044f8:	7853      	ldrb	r3, [r2, #1]
 80044fa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80044fe:	7053      	strb	r3, [r2, #1]
    //  0x03
    Buffs.Reg03.bSPACE = 0;   //   = 100 
 8004500:	4a46      	ldr	r2, [pc, #280]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004502:	7893      	ldrb	r3, [r2, #2]
 8004504:	f36f 0301 	bfc	r3, #0, #2
 8004508:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bBAND = 2;//0;    //  87108 MHz
 800450a:	4a44      	ldr	r2, [pc, #272]	; (800461c <rda5807_SetupDefault+0x1ac>)
 800450c:	7893      	ldrb	r3, [r2, #2]
 800450e:	2102      	movs	r1, #2
 8004510:	f361 0383 	bfi	r3, r1, #2, #2
 8004514:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bTUNE = 1;
 8004516:	4a41      	ldr	r2, [pc, #260]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004518:	7893      	ldrb	r3, [r2, #2]
 800451a:	f043 0310 	orr.w	r3, r3, #16
 800451e:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bDIRECT_MODE = 0;
 8004520:	4a3e      	ldr	r2, [pc, #248]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004522:	7893      	ldrb	r3, [r2, #2]
 8004524:	f36f 1345 	bfc	r3, #5, #1
 8004528:	7093      	strb	r3, [r2, #2]
    Buffs.Reg03.bCHAN = 0;
 800452a:	4a3c      	ldr	r2, [pc, #240]	; (800461c <rda5807_SetupDefault+0x1ac>)
 800452c:	8853      	ldrh	r3, [r2, #2]
 800452e:	f36f 138f 	bfc	r3, #6, #10
 8004532:	8053      	strh	r3, [r2, #2]
    //  0x04
    Buffs.Reg04.bRSVD1 = 0;
 8004534:	4b39      	ldr	r3, [pc, #228]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004536:	2200      	movs	r2, #0
 8004538:	711a      	strb	r2, [r3, #4]
    Buffs.Reg04.bAFCD = 0;
 800453a:	4a38      	ldr	r2, [pc, #224]	; (800461c <rda5807_SetupDefault+0x1ac>)
 800453c:	7953      	ldrb	r3, [r2, #5]
 800453e:	f36f 0300 	bfc	r3, #0, #1
 8004542:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bSOFTMUTE_EN = 1;
 8004544:	4a35      	ldr	r2, [pc, #212]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004546:	7953      	ldrb	r3, [r2, #5]
 8004548:	f043 0302 	orr.w	r3, r3, #2
 800454c:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD2 = 0;
 800454e:	4a33      	ldr	r2, [pc, #204]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004550:	7953      	ldrb	r3, [r2, #5]
 8004552:	f36f 0382 	bfc	r3, #2, #1
 8004556:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bDE = 0;
 8004558:	4a30      	ldr	r2, [pc, #192]	; (800461c <rda5807_SetupDefault+0x1ac>)
 800455a:	7953      	ldrb	r3, [r2, #5]
 800455c:	f36f 03c3 	bfc	r3, #3, #1
 8004560:	7153      	strb	r3, [r2, #5]
    Buffs.Reg04.bRSVD3 = 0;
 8004562:	4a2e      	ldr	r2, [pc, #184]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004564:	7953      	ldrb	r3, [r2, #5]
 8004566:	f36f 1307 	bfc	r3, #4, #4
 800456a:	7153      	strb	r3, [r2, #5]
    //  0x05
    Buffs.Reg05.bVOLUME = 0;
 800456c:	4a2b      	ldr	r2, [pc, #172]	; (800461c <rda5807_SetupDefault+0x1ac>)
 800456e:	7993      	ldrb	r3, [r2, #6]
 8004570:	f36f 0303 	bfc	r3, #0, #4
 8004574:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_GAIN = 0;
 8004576:	4a29      	ldr	r2, [pc, #164]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004578:	7993      	ldrb	r3, [r2, #6]
 800457a:	f36f 1305 	bfc	r3, #4, #2
 800457e:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bANT_TYPE = ANT_TYPE_Both;//ANT_TYPE_External;//ANT_TYPE_Headphones;//ANT_TYPE_Both;
 8004580:	4a26      	ldr	r2, [pc, #152]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004582:	7993      	ldrb	r3, [r2, #6]
 8004584:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004588:	7193      	strb	r3, [r2, #6]
    Buffs.Reg05.bSEEKTH = 8;
 800458a:	4a24      	ldr	r2, [pc, #144]	; (800461c <rda5807_SetupDefault+0x1ac>)
 800458c:	79d3      	ldrb	r3, [r2, #7]
 800458e:	2108      	movs	r1, #8
 8004590:	f361 0303 	bfi	r3, r1, #0, #4
 8004594:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bRSVD3 = 0;
 8004596:	4a21      	ldr	r2, [pc, #132]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004598:	79d3      	ldrb	r3, [r2, #7]
 800459a:	f36f 1306 	bfc	r3, #4, #3
 800459e:	71d3      	strb	r3, [r2, #7]
    Buffs.Reg05.bINT_MODE = 1;
 80045a0:	4a1e      	ldr	r2, [pc, #120]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045a2:	79d3      	ldrb	r3, [r2, #7]
 80045a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80045a8:	71d3      	strb	r3, [r2, #7]
    //  0x06
    Buffs.Reg06.bRSVD1 = 0;
 80045aa:	4a1c      	ldr	r2, [pc, #112]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045ac:	8913      	ldrh	r3, [r2, #8]
 80045ae:	f36f 030c 	bfc	r3, #0, #13
 80045b2:	8113      	strh	r3, [r2, #8]
    Buffs.Reg06.bOPEN_MODE = 0;
 80045b4:	4a19      	ldr	r2, [pc, #100]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045b6:	7a53      	ldrb	r3, [r2, #9]
 80045b8:	f36f 1346 	bfc	r3, #5, #2
 80045bc:	7253      	strb	r3, [r2, #9]
    Buffs.Reg06.bRSVD2 = 0;
 80045be:	4a17      	ldr	r2, [pc, #92]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045c0:	7a53      	ldrb	r3, [r2, #9]
 80045c2:	f36f 13c7 	bfc	r3, #7, #1
 80045c6:	7253      	strb	r3, [r2, #9]
    //  0x07
    Buffs.Reg07.bFREQ_MODE = 0;
 80045c8:	4a14      	ldr	r2, [pc, #80]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045ca:	7a93      	ldrb	r3, [r2, #10]
 80045cc:	f36f 0300 	bfc	r3, #0, #1
 80045d0:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSOFTBLEND_EN = 1;
 80045d2:	4a12      	ldr	r2, [pc, #72]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045d4:	7a93      	ldrb	r3, [r2, #10]
 80045d6:	f043 0302 	orr.w	r3, r3, #2
 80045da:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bSEEK_TH_OLD = 0;
 80045dc:	4a0f      	ldr	r2, [pc, #60]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045de:	7a93      	ldrb	r3, [r2, #10]
 80045e0:	f36f 0387 	bfc	r3, #2, #6
 80045e4:	7293      	strb	r3, [r2, #10]
    Buffs.Reg07.bRSVD1 = 0;
 80045e6:	4a0d      	ldr	r2, [pc, #52]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045e8:	7ad3      	ldrb	r3, [r2, #11]
 80045ea:	f36f 0300 	bfc	r3, #0, #1
 80045ee:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.b65M_50M_MODE = 1;
 80045f0:	4a0a      	ldr	r2, [pc, #40]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045f2:	7ad3      	ldrb	r3, [r2, #11]
 80045f4:	f043 0302 	orr.w	r3, r3, #2
 80045f8:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bTH_SOFRBLEND = 16;
 80045fa:	4a08      	ldr	r2, [pc, #32]	; (800461c <rda5807_SetupDefault+0x1ac>)
 80045fc:	7ad3      	ldrb	r3, [r2, #11]
 80045fe:	2110      	movs	r1, #16
 8004600:	f361 0386 	bfi	r3, r1, #2, #5
 8004604:	72d3      	strb	r3, [r2, #11]
    Buffs.Reg07.bRSVD2 = 0;
 8004606:	4a05      	ldr	r2, [pc, #20]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004608:	7ad3      	ldrb	r3, [r2, #11]
 800460a:	f36f 13c7 	bfc	r3, #7, #1
 800460e:	72d3      	strb	r3, [r2, #11]

    //      
    rda5807_write_regfile((uint16_t *)&(Buffs.Reg02), 6);
 8004610:	2106      	movs	r1, #6
 8004612:	4802      	ldr	r0, [pc, #8]	; (800461c <rda5807_SetupDefault+0x1ac>)
 8004614:	f7ff fe60 	bl	80042d8 <rda5807_write_regfile>
}
 8004618:	bf00      	nop
 800461a:	bd80      	pop	{r7, pc}
 800461c:	20002c7c 	.word	0x20002c7c

08004620 <rda5807_SetVolume>:

//==============================================================================
//     (0..16)  rda5807.  Value=0  MUTE
//==============================================================================
void rda5807_SetVolume(uint8_t Value)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b084      	sub	sp, #16
 8004624:	af00      	add	r7, sp, #0
 8004626:	4603      	mov	r3, r0
 8004628:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;
//tReg05h Reg05;
uint8_t Mute = Value ? 0 : 1;
 800462a:	79fb      	ldrb	r3, [r7, #7]
 800462c:	2b00      	cmp	r3, #0
 800462e:	bf0c      	ite	eq
 8004630:	2301      	moveq	r3, #1
 8004632:	2300      	movne	r3, #0
 8004634:	b2db      	uxtb	r3, r3
 8004636:	73fb      	strb	r3, [r7, #15]

    if (Value > 16) Value = 16;
 8004638:	79fb      	ldrb	r3, [r7, #7]
 800463a:	2b10      	cmp	r3, #16
 800463c:	d901      	bls.n	8004642 <rda5807_SetVolume+0x22>
 800463e:	2310      	movs	r3, #16
 8004640:	71fb      	strb	r3, [r7, #7]

    Value--;    //    Volume  1 ,    
 8004642:	79fb      	ldrb	r3, [r7, #7]
 8004644:	3b01      	subs	r3, #1
 8004646:	71fb      	strb	r3, [r7, #7]

    if (!Mute) {
 8004648:	7bfb      	ldrb	r3, [r7, #15]
 800464a:	2b00      	cmp	r3, #0
 800464c:	d112      	bne.n	8004674 <rda5807_SetVolume+0x54>
        //   0x05
        rda5807_read(5, (uint16_t *)&Buffs.Reg05, 1);
 800464e:	2201      	movs	r2, #1
 8004650:	4915      	ldr	r1, [pc, #84]	; (80046a8 <rda5807_SetVolume+0x88>)
 8004652:	2005      	movs	r0, #5
 8004654:	f7ff fe74 	bl	8004340 <rda5807_read>
        //    VOLUME
        Buffs.Reg05.bVOLUME = Value;
 8004658:	79fb      	ldrb	r3, [r7, #7]
 800465a:	f003 030f 	and.w	r3, r3, #15
 800465e:	b2d9      	uxtb	r1, r3
 8004660:	4a12      	ldr	r2, [pc, #72]	; (80046ac <rda5807_SetVolume+0x8c>)
 8004662:	7993      	ldrb	r3, [r2, #6]
 8004664:	f361 0303 	bfi	r3, r1, #0, #4
 8004668:	7193      	strb	r3, [r2, #6]
        //   0x05
        rda5807_write(5, (uint16_t *)&Buffs.Reg05, 1);
 800466a:	2201      	movs	r2, #1
 800466c:	490e      	ldr	r1, [pc, #56]	; (80046a8 <rda5807_SetVolume+0x88>)
 800466e:	2005      	movs	r0, #5
 8004670:	f7ff fe9a 	bl	80043a8 <rda5807_write>
    }

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 8004674:	2201      	movs	r2, #1
 8004676:	490d      	ldr	r1, [pc, #52]	; (80046ac <rda5807_SetVolume+0x8c>)
 8004678:	2002      	movs	r0, #2
 800467a:	f7ff fe61 	bl	8004340 <rda5807_read>
    //    VOLUME
    Buffs.Reg02.bDMUTE = Mute ? 0 : 1;
 800467e:	7bfb      	ldrb	r3, [r7, #15]
 8004680:	2b00      	cmp	r3, #0
 8004682:	bf0c      	ite	eq
 8004684:	2301      	moveq	r3, #1
 8004686:	2300      	movne	r3, #0
 8004688:	b2d9      	uxtb	r1, r3
 800468a:	4a08      	ldr	r2, [pc, #32]	; (80046ac <rda5807_SetVolume+0x8c>)
 800468c:	7853      	ldrb	r3, [r2, #1]
 800468e:	f361 1386 	bfi	r3, r1, #6, #1
 8004692:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 8004694:	2201      	movs	r2, #1
 8004696:	4905      	ldr	r1, [pc, #20]	; (80046ac <rda5807_SetVolume+0x8c>)
 8004698:	2002      	movs	r0, #2
 800469a:	f7ff fe85 	bl	80043a8 <rda5807_write>
}
 800469e:	bf00      	nop
 80046a0:	3710      	adds	r7, #16
 80046a2:	46bd      	mov	sp, r7
 80046a4:	bd80      	pop	{r7, pc}
 80046a6:	bf00      	nop
 80046a8:	20002c82 	.word	0x20002c82
 80046ac:	20002c7c 	.word	0x20002c7c

080046b0 <rda5807_SetBassBoost>:

//==============================================================================
//  / BassBoost
//==============================================================================
void rda5807_SetBassBoost(uint8_t Value)
{
 80046b0:	b580      	push	{r7, lr}
 80046b2:	b082      	sub	sp, #8
 80046b4:	af00      	add	r7, sp, #0
 80046b6:	4603      	mov	r3, r0
 80046b8:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(2, (uint16_t *)&Buffs.Reg02, 1);
 80046ba:	2201      	movs	r2, #1
 80046bc:	490b      	ldr	r1, [pc, #44]	; (80046ec <rda5807_SetBassBoost+0x3c>)
 80046be:	2002      	movs	r0, #2
 80046c0:	f7ff fe3e 	bl	8004340 <rda5807_read>
    //    BASS
    Buffs.Reg02.bBASS = (Value) ? 1 : 0;
 80046c4:	79fb      	ldrb	r3, [r7, #7]
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	bf14      	ite	ne
 80046ca:	2301      	movne	r3, #1
 80046cc:	2300      	moveq	r3, #0
 80046ce:	b2d9      	uxtb	r1, r3
 80046d0:	4a06      	ldr	r2, [pc, #24]	; (80046ec <rda5807_SetBassBoost+0x3c>)
 80046d2:	7853      	ldrb	r3, [r2, #1]
 80046d4:	f361 1304 	bfi	r3, r1, #4, #1
 80046d8:	7053      	strb	r3, [r2, #1]
    //   0x02
    rda5807_write(2, (uint16_t *)&Buffs.Reg02, 1);
 80046da:	2201      	movs	r2, #1
 80046dc:	4903      	ldr	r1, [pc, #12]	; (80046ec <rda5807_SetBassBoost+0x3c>)
 80046de:	2002      	movs	r0, #2
 80046e0:	f7ff fe62 	bl	80043a8 <rda5807_write>
}
 80046e4:	bf00      	nop
 80046e6:	3708      	adds	r7, #8
 80046e8:	46bd      	mov	sp, r7
 80046ea:	bd80      	pop	{r7, pc}
 80046ec:	20002c7c 	.word	0x20002c7c

080046f0 <rda5807_SetFreq_In100Khz>:
//==============================================================================
//     Freq100kHz    rda5807   .
//          STR   0x0A ( rda5807_Get_SeekTuneReadyFlag)
//==============================================================================
void rda5807_SetFreq_In100Khz(uint16_t Freq100kHz)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	b084      	sub	sp, #16
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	4603      	mov	r3, r0
 80046f8:	80fb      	strh	r3, [r7, #6]
//tReg03h Reg03;
uint16_t l = 870, r = 1080;
 80046fa:	f240 3366 	movw	r3, #870	; 0x366
 80046fe:	81fb      	strh	r3, [r7, #14]
 8004700:	f44f 6387 	mov.w	r3, #1080	; 0x438
 8004704:	81bb      	strh	r3, [r7, #12]

    //      Buffs.Reg03.bBAND
	switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 8004706:	4b33      	ldr	r3, [pc, #204]	; (80047d4 <rda5807_SetFreq_In100Khz+0xe4>)
 8004708:	789b      	ldrb	r3, [r3, #2]
 800470a:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800470e:	b2db      	uxtb	r3, r3
 8004710:	2b03      	cmp	r3, #3
 8004712:	d011      	beq.n	8004738 <rda5807_SetFreq_In100Khz+0x48>
 8004714:	2b03      	cmp	r3, #3
 8004716:	dc16      	bgt.n	8004746 <rda5807_SetFreq_In100Khz+0x56>
 8004718:	2b01      	cmp	r3, #1
 800471a:	d002      	beq.n	8004722 <rda5807_SetFreq_In100Khz+0x32>
 800471c:	2b02      	cmp	r3, #2
 800471e:	d007      	beq.n	8004730 <rda5807_SetFreq_In100Khz+0x40>
 8004720:	e011      	b.n	8004746 <rda5807_SetFreq_In100Khz+0x56>
		//case 0:// 00 = 87108 MHz (US/Europe)
		//break;
		case 1:// 01 = 7691 MHz (Japan)
			l = 760;
 8004722:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8004726:	81fb      	strh	r3, [r7, #14]
			r = 910;
 8004728:	f240 338e 	movw	r3, #910	; 0x38e
 800472c:	81bb      	strh	r3, [r7, #12]
		break;
 800472e:	e00a      	b.n	8004746 <rda5807_SetFreq_In100Khz+0x56>
		case 2:// 10 = 76108 MHz (world wide)
			l = 760;
 8004730:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8004734:	81fb      	strh	r3, [r7, #14]
		break;
 8004736:	e006      	b.n	8004746 <rda5807_SetFreq_In100Khz+0x56>
		case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
			l = 650;
 8004738:	f240 238a 	movw	r3, #650	; 0x28a
 800473c:	81fb      	strh	r3, [r7, #14]
			r = 760;
 800473e:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8004742:	81bb      	strh	r3, [r7, #12]
		break;
 8004744:	bf00      	nop
	}
	lBand = ((float)l) / 10;
 8004746:	89fb      	ldrh	r3, [r7, #14]
 8004748:	ee07 3a90 	vmov	s15, r3
 800474c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004750:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8004754:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004758:	4b1f      	ldr	r3, [pc, #124]	; (80047d8 <rda5807_SetFreq_In100Khz+0xe8>)
 800475a:	edc3 7a00 	vstr	s15, [r3]
	rBand = ((float)r) / 10;
 800475e:	89bb      	ldrh	r3, [r7, #12]
 8004760:	ee07 3a90 	vmov	s15, r3
 8004764:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004768:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 800476c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004770:	4b1a      	ldr	r3, [pc, #104]	; (80047dc <rda5807_SetFreq_In100Khz+0xec>)
 8004772:	edc3 7a00 	vstr	s15, [r3]

    if (Freq100kHz < l)  Freq100kHz = l;
 8004776:	88fa      	ldrh	r2, [r7, #6]
 8004778:	89fb      	ldrh	r3, [r7, #14]
 800477a:	429a      	cmp	r2, r3
 800477c:	d201      	bcs.n	8004782 <rda5807_SetFreq_In100Khz+0x92>
 800477e:	89fb      	ldrh	r3, [r7, #14]
 8004780:	80fb      	strh	r3, [r7, #6]
    if (Freq100kHz > r) Freq100kHz = r;
 8004782:	88fa      	ldrh	r2, [r7, #6]
 8004784:	89bb      	ldrh	r3, [r7, #12]
 8004786:	429a      	cmp	r2, r3
 8004788:	d901      	bls.n	800478e <rda5807_SetFreq_In100Khz+0x9e>
 800478a:	89bb      	ldrh	r3, [r7, #12]
 800478c:	80fb      	strh	r3, [r7, #6]

    //    (left)
    Freq100kHz -= l;
 800478e:	88fa      	ldrh	r2, [r7, #6]
 8004790:	89fb      	ldrh	r3, [r7, #14]
 8004792:	1ad3      	subs	r3, r2, r3
 8004794:	80fb      	strh	r3, [r7, #6]

    //   0x03
    rda5807_read(3, (uint16_t *)&Buffs.Reg03, 1);
 8004796:	2201      	movs	r2, #1
 8004798:	4911      	ldr	r1, [pc, #68]	; (80047e0 <rda5807_SetFreq_In100Khz+0xf0>)
 800479a:	2003      	movs	r0, #3
 800479c:	f7ff fdd0 	bl	8004340 <rda5807_read>
    //    CHAN
    Buffs.Reg03.bCHAN = Freq100kHz;
 80047a0:	88fb      	ldrh	r3, [r7, #6]
 80047a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047a6:	b299      	uxth	r1, r3
 80047a8:	4a0a      	ldr	r2, [pc, #40]	; (80047d4 <rda5807_SetFreq_In100Khz+0xe4>)
 80047aa:	8853      	ldrh	r3, [r2, #2]
 80047ac:	f361 138f 	bfi	r3, r1, #6, #10
 80047b0:	8053      	strh	r3, [r2, #2]
    //      
    Buffs.Reg03.bTUNE = 1;
 80047b2:	4a08      	ldr	r2, [pc, #32]	; (80047d4 <rda5807_SetFreq_In100Khz+0xe4>)
 80047b4:	7893      	ldrb	r3, [r2, #2]
 80047b6:	f043 0310 	orr.w	r3, r3, #16
 80047ba:	7093      	strb	r3, [r2, #2]
    //   0x03
    rda5807_write(3, (uint16_t *)&Buffs.Reg03, 1);
 80047bc:	2201      	movs	r2, #1
 80047be:	4908      	ldr	r1, [pc, #32]	; (80047e0 <rda5807_SetFreq_In100Khz+0xf0>)
 80047c0:	2003      	movs	r0, #3
 80047c2:	f7ff fdf1 	bl	80043a8 <rda5807_write>

    HAL_Delay(50);
 80047c6:	2032      	movs	r0, #50	; 0x32
 80047c8:	f001 fb18 	bl	8005dfc <HAL_Delay>
}
 80047cc:	bf00      	nop
 80047ce:	3710      	adds	r7, #16
 80047d0:	46bd      	mov	sp, r7
 80047d2:	bd80      	pop	{r7, pc}
 80047d4:	20002c7c 	.word	0x20002c7c
 80047d8:	20002c68 	.word	0x20002c68
 80047dc:	20002c6c 	.word	0x20002c6c
 80047e0:	20002c7e 	.word	0x20002c7e

080047e4 <rda5807_GetFreq_In100Khz>:

//==============================================================================
//    ,    rda5807
//==============================================================================
uint16_t rda5807_GetFreq_In100Khz()
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b082      	sub	sp, #8
 80047e8:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 80047ea:	2201      	movs	r2, #1
 80047ec:	491b      	ldr	r1, [pc, #108]	; (800485c <rda5807_GetFreq_In100Khz+0x78>)
 80047ee:	200a      	movs	r0, #10
 80047f0:	f7ff fda6 	bl	8004340 <rda5807_read>

    uint16_t Freq100kHz = Buffs.Reg0A.bREADCHAN;
 80047f4:	4b1a      	ldr	r3, [pc, #104]	; (8004860 <rda5807_GetFreq_In100Khz+0x7c>)
 80047f6:	8a1b      	ldrh	r3, [r3, #16]
 80047f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047fc:	b29b      	uxth	r3, r3
 80047fe:	80bb      	strh	r3, [r7, #4]

    if (Freq100kHz == 319) return 0;
 8004800:	88bb      	ldrh	r3, [r7, #4]
 8004802:	f240 123f 	movw	r2, #319	; 0x13f
 8004806:	4293      	cmp	r3, r2
 8004808:	d101      	bne.n	800480e <rda5807_GetFreq_In100Khz+0x2a>
 800480a:	2300      	movs	r3, #0
 800480c:	e021      	b.n	8004852 <rda5807_GetFreq_In100Khz+0x6e>

    //    (87 )
    uint16_t left = 870;
 800480e:	f240 3366 	movw	r3, #870	; 0x366
 8004812:	80fb      	strh	r3, [r7, #6]
    switch (Buffs.Reg03.bBAND) {    //  87108 MHz
 8004814:	4b12      	ldr	r3, [pc, #72]	; (8004860 <rda5807_GetFreq_In100Khz+0x7c>)
 8004816:	789b      	ldrb	r3, [r3, #2]
 8004818:	f3c3 0381 	ubfx	r3, r3, #2, #2
 800481c:	b2db      	uxtb	r3, r3
 800481e:	2b03      	cmp	r3, #3
 8004820:	d00e      	beq.n	8004840 <rda5807_GetFreq_In100Khz+0x5c>
 8004822:	2b03      	cmp	r3, #3
 8004824:	dc10      	bgt.n	8004848 <rda5807_GetFreq_In100Khz+0x64>
 8004826:	2b01      	cmp	r3, #1
 8004828:	d002      	beq.n	8004830 <rda5807_GetFreq_In100Khz+0x4c>
 800482a:	2b02      	cmp	r3, #2
 800482c:	d004      	beq.n	8004838 <rda5807_GetFreq_In100Khz+0x54>
 800482e:	e00b      	b.n	8004848 <rda5807_GetFreq_In100Khz+0x64>
    	//case 0:// 00 = 87108 MHz (US/Europe)
    	//break;
    	case 1:// 01 = 7691 MHz (Japan)
    		left = 760;
 8004830:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 8004834:	80fb      	strh	r3, [r7, #6]
    	break;
 8004836:	e007      	b.n	8004848 <rda5807_GetFreq_In100Khz+0x64>
    	case 2:// 10 = 76108 MHz (world wide)
    		left = 760;
 8004838:	f44f 733e 	mov.w	r3, #760	; 0x2f8
 800483c:	80fb      	strh	r3, [r7, #6]
    	break;
 800483e:	e003      	b.n	8004848 <rda5807_GetFreq_In100Khz+0x64>
    	case 3:// 11 = 65 76 MHz (East Europe) or 50-65MHz
    		left = 650;
 8004840:	f240 238a 	movw	r3, #650	; 0x28a
 8004844:	80fb      	strh	r3, [r7, #6]
    	break;
 8004846:	bf00      	nop
    }
    Freq100kHz += left;
 8004848:	88ba      	ldrh	r2, [r7, #4]
 800484a:	88fb      	ldrh	r3, [r7, #6]
 800484c:	4413      	add	r3, r2
 800484e:	80bb      	strh	r3, [r7, #4]

    return Freq100kHz;
 8004850:	88bb      	ldrh	r3, [r7, #4]
}
 8004852:	4618      	mov	r0, r3
 8004854:	3708      	adds	r7, #8
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	20002c8c 	.word	0x20002c8c
 8004860:	20002c7c 	.word	0x20002c7c

08004864 <rda5807_StartSeek>:

//==============================================================================
//     /
//==============================================================================
void rda5807_StartSeek(uint8_t Up)
{
 8004864:	b580      	push	{r7, lr}
 8004866:	b082      	sub	sp, #8
 8004868:	af00      	add	r7, sp, #0
 800486a:	4603      	mov	r3, r0
 800486c:	71fb      	strb	r3, [r7, #7]
//tReg02h Reg02;

    //   0x02
    rda5807_read(0x02, (uint16_t *)&Buffs.Reg02, 1);
 800486e:	2201      	movs	r2, #1
 8004870:	4910      	ldr	r1, [pc, #64]	; (80048b4 <rda5807_StartSeek+0x50>)
 8004872:	2002      	movs	r0, #2
 8004874:	f7ff fd64 	bl	8004340 <rda5807_read>

    Buffs.Reg02.bSKMODE = 1;          // 07 Seek Mode (0 = wrap at the upper or lower band limit and continue seeking; 1 = stop seeking at the upper or lower band limit)
 8004878:	4a0e      	ldr	r2, [pc, #56]	; (80048b4 <rda5807_StartSeek+0x50>)
 800487a:	7813      	ldrb	r3, [r2, #0]
 800487c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004880:	7013      	strb	r3, [r2, #0]
    Buffs.Reg02.bSEEK = 1;            // 08 Seek (0 = Disable stop seek; 1 = Enable)
 8004882:	4a0c      	ldr	r2, [pc, #48]	; (80048b4 <rda5807_StartSeek+0x50>)
 8004884:	7853      	ldrb	r3, [r2, #1]
 8004886:	f043 0301 	orr.w	r3, r3, #1
 800488a:	7053      	strb	r3, [r2, #1]
    Buffs.Reg02.bSEEKUP = Up ? 1 : 0; // 09 Seek Up (0 = Seek down; 1 = Seek up)
 800488c:	79fb      	ldrb	r3, [r7, #7]
 800488e:	2b00      	cmp	r3, #0
 8004890:	bf14      	ite	ne
 8004892:	2301      	movne	r3, #1
 8004894:	2300      	moveq	r3, #0
 8004896:	b2d9      	uxtb	r1, r3
 8004898:	4a06      	ldr	r2, [pc, #24]	; (80048b4 <rda5807_StartSeek+0x50>)
 800489a:	7853      	ldrb	r3, [r2, #1]
 800489c:	f361 0341 	bfi	r3, r1, #1, #1
 80048a0:	7053      	strb	r3, [r2, #1]

    //   0x02
    rda5807_write(0x02, (uint16_t *)&Buffs.Reg02, 1);
 80048a2:	2201      	movs	r2, #1
 80048a4:	4903      	ldr	r1, [pc, #12]	; (80048b4 <rda5807_StartSeek+0x50>)
 80048a6:	2002      	movs	r0, #2
 80048a8:	f7ff fd7e 	bl	80043a8 <rda5807_write>
}
 80048ac:	bf00      	nop
 80048ae:	3708      	adds	r7, #8
 80048b0:	46bd      	mov	sp, r7
 80048b2:	bd80      	pop	{r7, pc}
 80048b4:	20002c7c 	.word	0x20002c7c

080048b8 <rda5807_Get_SeekTuneReadyFlag>:
//==============================================================================
//     STR (SeekTuneReadyFlag)
// SeekTuneReadyFlag=1         .
//==============================================================================
uint8_t rda5807_Get_SeekTuneReadyFlag()
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 80048bc:	2201      	movs	r2, #1
 80048be:	4905      	ldr	r1, [pc, #20]	; (80048d4 <rda5807_Get_SeekTuneReadyFlag+0x1c>)
 80048c0:	200a      	movs	r0, #10
 80048c2:	f7ff fd3d 	bl	8004340 <rda5807_read>

    return Buffs.Reg0A.bSTC;
 80048c6:	4b04      	ldr	r3, [pc, #16]	; (80048d8 <rda5807_Get_SeekTuneReadyFlag+0x20>)
 80048c8:	7c5b      	ldrb	r3, [r3, #17]
 80048ca:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80048ce:	b2db      	uxtb	r3, r3
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	bd80      	pop	{r7, pc}
 80048d4:	20002c8c 	.word	0x20002c8c
 80048d8:	20002c7c 	.word	0x20002c7c

080048dc <rda5807_Get_StereoMonoFlag>:
//==============================================================================
//==============================================================================
bool rda5807_Get_StereoMonoFlag()
{
 80048dc:	b580      	push	{r7, lr}
 80048de:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 80048e0:	2201      	movs	r2, #1
 80048e2:	4908      	ldr	r1, [pc, #32]	; (8004904 <rda5807_Get_StereoMonoFlag+0x28>)
 80048e4:	200a      	movs	r0, #10
 80048e6:	f7ff fd2b 	bl	8004340 <rda5807_read>

    return Buffs.Reg0A.bST;     // Stereo Indicator (0 = Mono; 1 = Stereo)
 80048ea:	4b07      	ldr	r3, [pc, #28]	; (8004908 <rda5807_Get_StereoMonoFlag+0x2c>)
 80048ec:	7c5b      	ldrb	r3, [r3, #17]
 80048ee:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80048f2:	b2db      	uxtb	r3, r3
 80048f4:	2b00      	cmp	r3, #0
 80048f6:	bf14      	ite	ne
 80048f8:	2301      	movne	r3, #1
 80048fa:	2300      	moveq	r3, #0
 80048fc:	b2db      	uxtb	r3, r3
}
 80048fe:	4618      	mov	r0, r3
 8004900:	bd80      	pop	{r7, pc}
 8004902:	bf00      	nop
 8004904:	20002c8c 	.word	0x20002c8c
 8004908:	20002c7c 	.word	0x20002c7c

0800490c <rda5807_Get_Channel>:
//==============================================================================
uint16_t rda5807_Get_Channel()
{
 800490c:	b580      	push	{r7, lr}
 800490e:	af00      	add	r7, sp, #0
//tReg0Ah reg0A;

    //   0x0A
    rda5807_read(0x0A, (uint16_t *)&Buffs.Reg0A, 1);
 8004910:	2201      	movs	r2, #1
 8004912:	4905      	ldr	r1, [pc, #20]	; (8004928 <rda5807_Get_Channel+0x1c>)
 8004914:	200a      	movs	r0, #10
 8004916:	f7ff fd13 	bl	8004340 <rda5807_read>

    return Buffs.Reg0A.bREADCHAN;    // 0-9 Read Channel.
 800491a:	4b04      	ldr	r3, [pc, #16]	; (800492c <rda5807_Get_Channel+0x20>)
 800491c:	8a1b      	ldrh	r3, [r3, #16]
 800491e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004922:	b29b      	uxth	r3, r3
}
 8004924:	4618      	mov	r0, r3
 8004926:	bd80      	pop	{r7, pc}
 8004928:	20002c8c 	.word	0x20002c8c
 800492c:	20002c7c 	.word	0x20002c7c

08004930 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004930:	b480      	push	{r7}
 8004932:	b083      	sub	sp, #12
 8004934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004936:	4b0f      	ldr	r3, [pc, #60]	; (8004974 <HAL_MspInit+0x44>)
 8004938:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800493a:	4a0e      	ldr	r2, [pc, #56]	; (8004974 <HAL_MspInit+0x44>)
 800493c:	f043 0301 	orr.w	r3, r3, #1
 8004940:	6613      	str	r3, [r2, #96]	; 0x60
 8004942:	4b0c      	ldr	r3, [pc, #48]	; (8004974 <HAL_MspInit+0x44>)
 8004944:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	607b      	str	r3, [r7, #4]
 800494c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800494e:	4b09      	ldr	r3, [pc, #36]	; (8004974 <HAL_MspInit+0x44>)
 8004950:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004952:	4a08      	ldr	r2, [pc, #32]	; (8004974 <HAL_MspInit+0x44>)
 8004954:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004958:	6593      	str	r3, [r2, #88]	; 0x58
 800495a:	4b06      	ldr	r3, [pc, #24]	; (8004974 <HAL_MspInit+0x44>)
 800495c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800495e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004962:	603b      	str	r3, [r7, #0]
 8004964:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004966:	bf00      	nop
 8004968:	370c      	adds	r7, #12
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr
 8004972:	bf00      	nop
 8004974:	40021000 	.word	0x40021000

08004978 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	b0ac      	sub	sp, #176	; 0xb0
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004980:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004984:	2200      	movs	r2, #0
 8004986:	601a      	str	r2, [r3, #0]
 8004988:	605a      	str	r2, [r3, #4]
 800498a:	609a      	str	r2, [r3, #8]
 800498c:	60da      	str	r2, [r3, #12]
 800498e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004990:	f107 0314 	add.w	r3, r7, #20
 8004994:	2288      	movs	r2, #136	; 0x88
 8004996:	2100      	movs	r1, #0
 8004998:	4618      	mov	r0, r3
 800499a:	f009 f8e1 	bl	800db60 <memset>
  if(hi2c->Instance==I2C1)
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	4a57      	ldr	r2, [pc, #348]	; (8004b00 <HAL_I2C_MspInit+0x188>)
 80049a4:	4293      	cmp	r3, r2
 80049a6:	f040 80a7 	bne.w	8004af8 <HAL_I2C_MspInit+0x180>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80049aa:	2340      	movs	r3, #64	; 0x40
 80049ac:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80049ae:	2300      	movs	r3, #0
 80049b0:	667b      	str	r3, [r7, #100]	; 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80049b2:	f107 0314 	add.w	r3, r7, #20
 80049b6:	4618      	mov	r0, r3
 80049b8:	f004 faf6 	bl	8008fa8 <HAL_RCCEx_PeriphCLKConfig>
 80049bc:	4603      	mov	r3, r0
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d001      	beq.n	80049c6 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80049c2:	f7ff fbd5 	bl	8004170 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80049c6:	4b4f      	ldr	r3, [pc, #316]	; (8004b04 <HAL_I2C_MspInit+0x18c>)
 80049c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049ca:	4a4e      	ldr	r2, [pc, #312]	; (8004b04 <HAL_I2C_MspInit+0x18c>)
 80049cc:	f043 0302 	orr.w	r3, r3, #2
 80049d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80049d2:	4b4c      	ldr	r3, [pc, #304]	; (8004b04 <HAL_I2C_MspInit+0x18c>)
 80049d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80049d6:	f003 0302 	and.w	r3, r3, #2
 80049da:	613b      	str	r3, [r7, #16]
 80049dc:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80049de:	23c0      	movs	r3, #192	; 0xc0
 80049e0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80049e4:	2312      	movs	r3, #18
 80049e6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80049ea:	2300      	movs	r3, #0
 80049ec:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80049f0:	2302      	movs	r3, #2
 80049f2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80049f6:	2304      	movs	r3, #4
 80049f8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80049fc:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004a00:	4619      	mov	r1, r3
 8004a02:	4841      	ldr	r0, [pc, #260]	; (8004b08 <HAL_I2C_MspInit+0x190>)
 8004a04:	f001 fde6 	bl	80065d4 <HAL_GPIO_Init>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB6);
 8004a08:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8004a0c:	f003 fc48 	bl	80082a0 <HAL_I2CEx_EnableFastModePlus>

    HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_PB7);
 8004a10:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8004a14:	f003 fc44 	bl	80082a0 <HAL_I2CEx_EnableFastModePlus>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8004a18:	4b3a      	ldr	r3, [pc, #232]	; (8004b04 <HAL_I2C_MspInit+0x18c>)
 8004a1a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a1c:	4a39      	ldr	r2, [pc, #228]	; (8004b04 <HAL_I2C_MspInit+0x18c>)
 8004a1e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004a22:	6593      	str	r3, [r2, #88]	; 0x58
 8004a24:	4b37      	ldr	r3, [pc, #220]	; (8004b04 <HAL_I2C_MspInit+0x18c>)
 8004a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a28:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a2c:	60fb      	str	r3, [r7, #12]
 8004a2e:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA2_Channel6;
 8004a30:	4b36      	ldr	r3, [pc, #216]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a32:	4a37      	ldr	r2, [pc, #220]	; (8004b10 <HAL_I2C_MspInit+0x198>)
 8004a34:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_5;
 8004a36:	4b35      	ldr	r3, [pc, #212]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a38:	2205      	movs	r2, #5
 8004a3a:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004a3c:	4b33      	ldr	r3, [pc, #204]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a3e:	2200      	movs	r2, #0
 8004a40:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a42:	4b32      	ldr	r3, [pc, #200]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a44:	2200      	movs	r2, #0
 8004a46:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004a48:	4b30      	ldr	r3, [pc, #192]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a4a:	2280      	movs	r2, #128	; 0x80
 8004a4c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004a4e:	4b2f      	ldr	r3, [pc, #188]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a50:	2200      	movs	r2, #0
 8004a52:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004a54:	4b2d      	ldr	r3, [pc, #180]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a56:	2200      	movs	r2, #0
 8004a58:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8004a5a:	4b2c      	ldr	r3, [pc, #176]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004a60:	4b2a      	ldr	r3, [pc, #168]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a62:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004a66:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8004a68:	4828      	ldr	r0, [pc, #160]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a6a:	f001 fb2f 	bl	80060cc <HAL_DMA_Init>
 8004a6e:	4603      	mov	r3, r0
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d001      	beq.n	8004a78 <HAL_I2C_MspInit+0x100>
    {
      Error_Handler();
 8004a74:	f7ff fb7c 	bl	8004170 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	4a24      	ldr	r2, [pc, #144]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a7c:	63da      	str	r2, [r3, #60]	; 0x3c
 8004a7e:	4a23      	ldr	r2, [pc, #140]	; (8004b0c <HAL_I2C_MspInit+0x194>)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel6;
 8004a84:	4b23      	ldr	r3, [pc, #140]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004a86:	4a24      	ldr	r2, [pc, #144]	; (8004b18 <HAL_I2C_MspInit+0x1a0>)
 8004a88:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_3;
 8004a8a:	4b22      	ldr	r3, [pc, #136]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004a8c:	2203      	movs	r2, #3
 8004a8e:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004a90:	4b20      	ldr	r3, [pc, #128]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004a92:	2210      	movs	r2, #16
 8004a94:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004a96:	4b1f      	ldr	r3, [pc, #124]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004a98:	2200      	movs	r2, #0
 8004a9a:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004a9c:	4b1d      	ldr	r3, [pc, #116]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004a9e:	2280      	movs	r2, #128	; 0x80
 8004aa0:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004aa2:	4b1c      	ldr	r3, [pc, #112]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004aa4:	2200      	movs	r2, #0
 8004aa6:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004aa8:	4b1a      	ldr	r3, [pc, #104]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004aaa:	2200      	movs	r2, #0
 8004aac:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8004aae:	4b19      	ldr	r3, [pc, #100]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004ab0:	2200      	movs	r2, #0
 8004ab2:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004ab4:	4b17      	ldr	r3, [pc, #92]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004ab6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004aba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8004abc:	4815      	ldr	r0, [pc, #84]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004abe:	f001 fb05 	bl	80060cc <HAL_DMA_Init>
 8004ac2:	4603      	mov	r3, r0
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d001      	beq.n	8004acc <HAL_I2C_MspInit+0x154>
    {
      Error_Handler();
 8004ac8:	f7ff fb52 	bl	8004170 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	4a11      	ldr	r2, [pc, #68]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004ad0:	639a      	str	r2, [r3, #56]	; 0x38
 8004ad2:	4a10      	ldr	r2, [pc, #64]	; (8004b14 <HAL_I2C_MspInit+0x19c>)
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6293      	str	r3, [r2, #40]	; 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8004ad8:	2200      	movs	r2, #0
 8004ada:	2100      	movs	r1, #0
 8004adc:	201f      	movs	r0, #31
 8004ade:	f001 fab0 	bl	8006042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8004ae2:	201f      	movs	r0, #31
 8004ae4:	f001 fac9 	bl	800607a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8004ae8:	2200      	movs	r2, #0
 8004aea:	2100      	movs	r1, #0
 8004aec:	2020      	movs	r0, #32
 8004aee:	f001 faa8 	bl	8006042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8004af2:	2020      	movs	r0, #32
 8004af4:	f001 fac1 	bl	800607a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8004af8:	bf00      	nop
 8004afa:	37b0      	adds	r7, #176	; 0xb0
 8004afc:	46bd      	mov	sp, r7
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	40005400 	.word	0x40005400
 8004b04:	40021000 	.word	0x40021000
 8004b08:	48000400 	.word	0x48000400
 8004b0c:	20000844 	.word	0x20000844
 8004b10:	4002046c 	.word	0x4002046c
 8004b14:	2000088c 	.word	0x2000088c
 8004b18:	4002006c 	.word	0x4002006c

08004b1c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b0a4      	sub	sp, #144	; 0x90
 8004b20:	af00      	add	r7, sp, #0
 8004b22:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004b24:	f107 0308 	add.w	r3, r7, #8
 8004b28:	2288      	movs	r2, #136	; 0x88
 8004b2a:	2100      	movs	r1, #0
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f009 f817 	bl	800db60 <memset>
  if(hrtc->Instance==RTC)
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	4a10      	ldr	r2, [pc, #64]	; (8004b78 <HAL_RTC_MspInit+0x5c>)
 8004b38:	4293      	cmp	r3, r2
 8004b3a:	d118      	bne.n	8004b6e <HAL_RTC_MspInit+0x52>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8004b3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b40:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8004b42:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004b46:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004b4a:	f107 0308 	add.w	r3, r7, #8
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f004 fa2a 	bl	8008fa8 <HAL_RCCEx_PeriphCLKConfig>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d001      	beq.n	8004b5e <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8004b5a:	f7ff fb09 	bl	8004170 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8004b5e:	4b07      	ldr	r3, [pc, #28]	; (8004b7c <HAL_RTC_MspInit+0x60>)
 8004b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004b64:	4a05      	ldr	r2, [pc, #20]	; (8004b7c <HAL_RTC_MspInit+0x60>)
 8004b66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 8004b6e:	bf00      	nop
 8004b70:	3790      	adds	r7, #144	; 0x90
 8004b72:	46bd      	mov	sp, r7
 8004b74:	bd80      	pop	{r7, pc}
 8004b76:	bf00      	nop
 8004b78:	40002800 	.word	0x40002800
 8004b7c:	40021000 	.word	0x40021000

08004b80 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b08c      	sub	sp, #48	; 0x30
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b88:	f107 031c 	add.w	r3, r7, #28
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	605a      	str	r2, [r3, #4]
 8004b92:	609a      	str	r2, [r3, #8]
 8004b94:	60da      	str	r2, [r3, #12]
 8004b96:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	681b      	ldr	r3, [r3, #0]
 8004b9c:	4a76      	ldr	r2, [pc, #472]	; (8004d78 <HAL_SPI_MspInit+0x1f8>)
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d15b      	bne.n	8004c5a <HAL_SPI_MspInit+0xda>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8004ba2:	4b76      	ldr	r3, [pc, #472]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004ba4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ba6:	4a75      	ldr	r2, [pc, #468]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004ba8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004bac:	6613      	str	r3, [r2, #96]	; 0x60
 8004bae:	4b73      	ldr	r3, [pc, #460]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004bb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004bb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bb6:	61bb      	str	r3, [r7, #24]
 8004bb8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004bba:	4b70      	ldr	r3, [pc, #448]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004bbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bbe:	4a6f      	ldr	r2, [pc, #444]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004bc0:	f043 0301 	orr.w	r3, r3, #1
 8004bc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004bc6:	4b6d      	ldr	r3, [pc, #436]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004bc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004bca:	f003 0301 	and.w	r3, r3, #1
 8004bce:	617b      	str	r3, [r7, #20]
 8004bd0:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8004bd2:	23a0      	movs	r3, #160	; 0xa0
 8004bd4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004bd6:	2302      	movs	r3, #2
 8004bd8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bda:	2300      	movs	r3, #0
 8004bdc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bde:	2303      	movs	r3, #3
 8004be0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8004be2:	2305      	movs	r3, #5
 8004be4:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004be6:	f107 031c 	add.w	r3, r7, #28
 8004bea:	4619      	mov	r1, r3
 8004bec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004bf0:	f001 fcf0 	bl	80065d4 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA1_Channel3;
 8004bf4:	4b62      	ldr	r3, [pc, #392]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004bf6:	4a63      	ldr	r2, [pc, #396]	; (8004d84 <HAL_SPI_MspInit+0x204>)
 8004bf8:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Request = DMA_REQUEST_1;
 8004bfa:	4b61      	ldr	r3, [pc, #388]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004bfc:	2201      	movs	r2, #1
 8004bfe:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004c00:	4b5f      	ldr	r3, [pc, #380]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c02:	2210      	movs	r2, #16
 8004c04:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004c06:	4b5e      	ldr	r3, [pc, #376]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c08:	2200      	movs	r2, #0
 8004c0a:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004c0c:	4b5c      	ldr	r3, [pc, #368]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c0e:	2280      	movs	r2, #128	; 0x80
 8004c10:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004c12:	4b5b      	ldr	r3, [pc, #364]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c14:	2200      	movs	r2, #0
 8004c16:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004c18:	4b59      	ldr	r3, [pc, #356]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8004c1e:	4b58      	ldr	r3, [pc, #352]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c20:	2200      	movs	r2, #0
 8004c22:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004c24:	4b56      	ldr	r3, [pc, #344]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c26:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004c2a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8004c2c:	4854      	ldr	r0, [pc, #336]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c2e:	f001 fa4d 	bl	80060cc <HAL_DMA_Init>
 8004c32:	4603      	mov	r3, r0
 8004c34:	2b00      	cmp	r3, #0
 8004c36:	d001      	beq.n	8004c3c <HAL_SPI_MspInit+0xbc>
    {
      Error_Handler();
 8004c38:	f7ff fa9a 	bl	8004170 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	4a50      	ldr	r2, [pc, #320]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c40:	655a      	str	r2, [r3, #84]	; 0x54
 8004c42:	4a4f      	ldr	r2, [pc, #316]	; (8004d80 <HAL_SPI_MspInit+0x200>)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6293      	str	r3, [r2, #40]	; 0x28

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8004c48:	2200      	movs	r2, #0
 8004c4a:	2100      	movs	r1, #0
 8004c4c:	2023      	movs	r0, #35	; 0x23
 8004c4e:	f001 f9f8 	bl	8006042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8004c52:	2023      	movs	r0, #35	; 0x23
 8004c54:	f001 fa11 	bl	800607a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8004c58:	e08a      	b.n	8004d70 <HAL_SPI_MspInit+0x1f0>
  else if(hspi->Instance==SPI2)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4a4a      	ldr	r2, [pc, #296]	; (8004d88 <HAL_SPI_MspInit+0x208>)
 8004c60:	4293      	cmp	r3, r2
 8004c62:	f040 8085 	bne.w	8004d70 <HAL_SPI_MspInit+0x1f0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004c66:	4b45      	ldr	r3, [pc, #276]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004c68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c6a:	4a44      	ldr	r2, [pc, #272]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004c6c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004c70:	6593      	str	r3, [r2, #88]	; 0x58
 8004c72:	4b42      	ldr	r3, [pc, #264]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004c74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c76:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004c7a:	613b      	str	r3, [r7, #16]
 8004c7c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004c7e:	4b3f      	ldr	r3, [pc, #252]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c82:	4a3e      	ldr	r2, [pc, #248]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004c84:	f043 0302 	orr.w	r3, r3, #2
 8004c88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c8a:	4b3c      	ldr	r3, [pc, #240]	; (8004d7c <HAL_SPI_MspInit+0x1fc>)
 8004c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c8e:	f003 0302 	and.w	r3, r3, #2
 8004c92:	60fb      	str	r3, [r7, #12]
 8004c94:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004c96:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004c9a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004c9c:	2302      	movs	r3, #2
 8004c9e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ca4:	2303      	movs	r3, #3
 8004ca6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004ca8:	2305      	movs	r3, #5
 8004caa:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cac:	f107 031c 	add.w	r3, r7, #28
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4836      	ldr	r0, [pc, #216]	; (8004d8c <HAL_SPI_MspInit+0x20c>)
 8004cb4:	f001 fc8e 	bl	80065d4 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8004cb8:	4b35      	ldr	r3, [pc, #212]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004cba:	4a36      	ldr	r2, [pc, #216]	; (8004d94 <HAL_SPI_MspInit+0x214>)
 8004cbc:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_1;
 8004cbe:	4b34      	ldr	r3, [pc, #208]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004cc0:	2201      	movs	r2, #1
 8004cc2:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004cc4:	4b32      	ldr	r3, [pc, #200]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004cc6:	2200      	movs	r2, #0
 8004cc8:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004cca:	4b31      	ldr	r3, [pc, #196]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004ccc:	2200      	movs	r2, #0
 8004cce:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004cd0:	4b2f      	ldr	r3, [pc, #188]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004cd2:	2280      	movs	r2, #128	; 0x80
 8004cd4:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004cd6:	4b2e      	ldr	r3, [pc, #184]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004cd8:	2200      	movs	r2, #0
 8004cda:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004cdc:	4b2c      	ldr	r3, [pc, #176]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004cde:	2200      	movs	r2, #0
 8004ce0:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8004ce2:	4b2b      	ldr	r3, [pc, #172]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004ce4:	2200      	movs	r2, #0
 8004ce6:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8004ce8:	4b29      	ldr	r3, [pc, #164]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004cea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004cee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8004cf0:	4827      	ldr	r0, [pc, #156]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004cf2:	f001 f9eb 	bl	80060cc <HAL_DMA_Init>
 8004cf6:	4603      	mov	r3, r0
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d001      	beq.n	8004d00 <HAL_SPI_MspInit+0x180>
      Error_Handler();
 8004cfc:	f7ff fa38 	bl	8004170 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	4a23      	ldr	r2, [pc, #140]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004d04:	659a      	str	r2, [r3, #88]	; 0x58
 8004d06:	4a22      	ldr	r2, [pc, #136]	; (8004d90 <HAL_SPI_MspInit+0x210>)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6293      	str	r3, [r2, #40]	; 0x28
    hdma_spi2_tx.Instance = DMA1_Channel5;
 8004d0c:	4b22      	ldr	r3, [pc, #136]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d0e:	4a23      	ldr	r2, [pc, #140]	; (8004d9c <HAL_SPI_MspInit+0x21c>)
 8004d10:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Request = DMA_REQUEST_1;
 8004d12:	4b21      	ldr	r3, [pc, #132]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d14:	2201      	movs	r2, #1
 8004d16:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004d18:	4b1f      	ldr	r3, [pc, #124]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d1a:	2210      	movs	r2, #16
 8004d1c:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d1e:	4b1e      	ldr	r3, [pc, #120]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d20:	2200      	movs	r2, #0
 8004d22:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004d24:	4b1c      	ldr	r3, [pc, #112]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d26:	2280      	movs	r2, #128	; 0x80
 8004d28:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004d2a:	4b1b      	ldr	r3, [pc, #108]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004d30:	4b19      	ldr	r3, [pc, #100]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d32:	2200      	movs	r2, #0
 8004d34:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8004d36:	4b18      	ldr	r3, [pc, #96]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d38:	2200      	movs	r2, #0
 8004d3a:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8004d3c:	4b16      	ldr	r3, [pc, #88]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d3e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004d42:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8004d44:	4814      	ldr	r0, [pc, #80]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d46:	f001 f9c1 	bl	80060cc <HAL_DMA_Init>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d001      	beq.n	8004d54 <HAL_SPI_MspInit+0x1d4>
      Error_Handler();
 8004d50:	f7ff fa0e 	bl	8004170 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi2_tx);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a10      	ldr	r2, [pc, #64]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d58:	655a      	str	r2, [r3, #84]	; 0x54
 8004d5a:	4a0f      	ldr	r2, [pc, #60]	; (8004d98 <HAL_SPI_MspInit+0x218>)
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6293      	str	r3, [r2, #40]	; 0x28
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8004d60:	2200      	movs	r2, #0
 8004d62:	2100      	movs	r1, #0
 8004d64:	2024      	movs	r0, #36	; 0x24
 8004d66:	f001 f96c 	bl	8006042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8004d6a:	2024      	movs	r0, #36	; 0x24
 8004d6c:	f001 f985 	bl	800607a <HAL_NVIC_EnableIRQ>
}
 8004d70:	bf00      	nop
 8004d72:	3730      	adds	r7, #48	; 0x30
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bd80      	pop	{r7, pc}
 8004d78:	40013000 	.word	0x40013000
 8004d7c:	40021000 	.word	0x40021000
 8004d80:	200009c0 	.word	0x200009c0
 8004d84:	40020030 	.word	0x40020030
 8004d88:	40003800 	.word	0x40003800
 8004d8c:	48000400 	.word	0x48000400
 8004d90:	20000a08 	.word	0x20000a08
 8004d94:	40020044 	.word	0x40020044
 8004d98:	20000a50 	.word	0x20000a50
 8004d9c:	40020058 	.word	0x40020058

08004da0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b084      	sub	sp, #16
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	681b      	ldr	r3, [r3, #0]
 8004dac:	4a0d      	ldr	r2, [pc, #52]	; (8004de4 <HAL_TIM_Base_MspInit+0x44>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d113      	bne.n	8004dda <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004db2:	4b0d      	ldr	r3, [pc, #52]	; (8004de8 <HAL_TIM_Base_MspInit+0x48>)
 8004db4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004db6:	4a0c      	ldr	r2, [pc, #48]	; (8004de8 <HAL_TIM_Base_MspInit+0x48>)
 8004db8:	f043 0304 	orr.w	r3, r3, #4
 8004dbc:	6593      	str	r3, [r2, #88]	; 0x58
 8004dbe:	4b0a      	ldr	r3, [pc, #40]	; (8004de8 <HAL_TIM_Base_MspInit+0x48>)
 8004dc0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004dc2:	f003 0304 	and.w	r3, r3, #4
 8004dc6:	60fb      	str	r3, [r7, #12]
 8004dc8:	68fb      	ldr	r3, [r7, #12]
    /* TIM4 interrupt Init */
    HAL_NVIC_SetPriority(TIM4_IRQn, 2, 0);
 8004dca:	2200      	movs	r2, #0
 8004dcc:	2102      	movs	r1, #2
 8004dce:	201e      	movs	r0, #30
 8004dd0:	f001 f937 	bl	8006042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8004dd4:	201e      	movs	r0, #30
 8004dd6:	f001 f950 	bl	800607a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 8004dda:	bf00      	nop
 8004ddc:	3710      	adds	r7, #16
 8004dde:	46bd      	mov	sp, r7
 8004de0:	bd80      	pop	{r7, pc}
 8004de2:	bf00      	nop
 8004de4:	40000800 	.word	0x40000800
 8004de8:	40021000 	.word	0x40021000

08004dec <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b0ac      	sub	sp, #176	; 0xb0
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004df4:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004df8:	2200      	movs	r2, #0
 8004dfa:	601a      	str	r2, [r3, #0]
 8004dfc:	605a      	str	r2, [r3, #4]
 8004dfe:	609a      	str	r2, [r3, #8]
 8004e00:	60da      	str	r2, [r3, #12]
 8004e02:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004e04:	f107 0314 	add.w	r3, r7, #20
 8004e08:	2288      	movs	r2, #136	; 0x88
 8004e0a:	2100      	movs	r1, #0
 8004e0c:	4618      	mov	r0, r3
 8004e0e:	f008 fea7 	bl	800db60 <memset>
  if(huart->Instance==USART2)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4a3a      	ldr	r2, [pc, #232]	; (8004f00 <HAL_UART_MspInit+0x114>)
 8004e18:	4293      	cmp	r3, r2
 8004e1a:	d16d      	bne.n	8004ef8 <HAL_UART_MspInit+0x10c>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004e1c:	2302      	movs	r3, #2
 8004e1e:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004e20:	2300      	movs	r3, #0
 8004e22:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004e24:	f107 0314 	add.w	r3, r7, #20
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f004 f8bd 	bl	8008fa8 <HAL_RCCEx_PeriphCLKConfig>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b00      	cmp	r3, #0
 8004e32:	d001      	beq.n	8004e38 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8004e34:	f7ff f99c 	bl	8004170 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004e38:	4b32      	ldr	r3, [pc, #200]	; (8004f04 <HAL_UART_MspInit+0x118>)
 8004e3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e3c:	4a31      	ldr	r2, [pc, #196]	; (8004f04 <HAL_UART_MspInit+0x118>)
 8004e3e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004e42:	6593      	str	r3, [r2, #88]	; 0x58
 8004e44:	4b2f      	ldr	r3, [pc, #188]	; (8004f04 <HAL_UART_MspInit+0x118>)
 8004e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004e4c:	613b      	str	r3, [r7, #16]
 8004e4e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004e50:	4b2c      	ldr	r3, [pc, #176]	; (8004f04 <HAL_UART_MspInit+0x118>)
 8004e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e54:	4a2b      	ldr	r2, [pc, #172]	; (8004f04 <HAL_UART_MspInit+0x118>)
 8004e56:	f043 0301 	orr.w	r3, r3, #1
 8004e5a:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004e5c:	4b29      	ldr	r3, [pc, #164]	; (8004f04 <HAL_UART_MspInit+0x118>)
 8004e5e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e60:	f003 0301 	and.w	r3, r3, #1
 8004e64:	60fb      	str	r3, [r7, #12]
 8004e66:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = LOG_TX_Pin|LOG_RX_Pin;
 8004e68:	230c      	movs	r3, #12
 8004e6a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e6e:	2302      	movs	r3, #2
 8004e70:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004e74:	2300      	movs	r3, #0
 8004e76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004e7a:	2303      	movs	r3, #3
 8004e7c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004e80:	2307      	movs	r3, #7
 8004e82:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004e86:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8004e8a:	4619      	mov	r1, r3
 8004e8c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004e90:	f001 fba0 	bl	80065d4 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8004e94:	4b1c      	ldr	r3, [pc, #112]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004e96:	4a1d      	ldr	r2, [pc, #116]	; (8004f0c <HAL_UART_MspInit+0x120>)
 8004e98:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8004e9a:	4b1b      	ldr	r3, [pc, #108]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8004ea0:	4b19      	ldr	r3, [pc, #100]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004ea2:	2210      	movs	r2, #16
 8004ea4:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004ea6:	4b18      	ldr	r3, [pc, #96]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8004eac:	4b16      	ldr	r3, [pc, #88]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004eae:	2280      	movs	r2, #128	; 0x80
 8004eb0:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004eb2:	4b15      	ldr	r3, [pc, #84]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8004eb8:	4b13      	ldr	r3, [pc, #76]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004eba:	2200      	movs	r2, #0
 8004ebc:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8004ebe:	4b12      	ldr	r3, [pc, #72]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004ec0:	2200      	movs	r2, #0
 8004ec2:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004ec4:	4b10      	ldr	r3, [pc, #64]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004ec6:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004eca:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004ecc:	480e      	ldr	r0, [pc, #56]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004ece:	f001 f8fd 	bl	80060cc <HAL_DMA_Init>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <HAL_UART_MspInit+0xf0>
    {
      Error_Handler();
 8004ed8:	f7ff f94a 	bl	8004170 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	4a0a      	ldr	r2, [pc, #40]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004ee0:	66da      	str	r2, [r3, #108]	; 0x6c
 8004ee2:	4a09      	ldr	r2, [pc, #36]	; (8004f08 <HAL_UART_MspInit+0x11c>)
 8004ee4:	687b      	ldr	r3, [r7, #4]
 8004ee6:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 1, 0);
 8004ee8:	2200      	movs	r2, #0
 8004eea:	2101      	movs	r1, #1
 8004eec:	2026      	movs	r0, #38	; 0x26
 8004eee:	f001 f8a8 	bl	8006042 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8004ef2:	2026      	movs	r0, #38	; 0x26
 8004ef4:	f001 f8c1 	bl	800607a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004ef8:	bf00      	nop
 8004efa:	37b0      	adds	r7, #176	; 0xb0
 8004efc:	46bd      	mov	sp, r7
 8004efe:	bd80      	pop	{r7, pc}
 8004f00:	40004400 	.word	0x40004400
 8004f04:	40021000 	.word	0x40021000
 8004f08:	20000b68 	.word	0x20000b68
 8004f0c:	40020080 	.word	0x40020080

08004f10 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004f10:	b480      	push	{r7}
 8004f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8004f14:	e7fe      	b.n	8004f14 <NMI_Handler+0x4>

08004f16 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f16:	b480      	push	{r7}
 8004f18:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004f1a:	e7fe      	b.n	8004f1a <HardFault_Handler+0x4>

08004f1c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f1c:	b480      	push	{r7}
 8004f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004f20:	e7fe      	b.n	8004f20 <MemManage_Handler+0x4>

08004f22 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f22:	b480      	push	{r7}
 8004f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004f26:	e7fe      	b.n	8004f26 <BusFault_Handler+0x4>

08004f28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f28:	b480      	push	{r7}
 8004f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004f2c:	e7fe      	b.n	8004f2c <UsageFault_Handler+0x4>

08004f2e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004f2e:	b480      	push	{r7}
 8004f30:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004f32:	bf00      	nop
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr

08004f3c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004f40:	bf00      	nop
 8004f42:	46bd      	mov	sp, r7
 8004f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f48:	4770      	bx	lr

08004f4a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f4a:	b480      	push	{r7}
 8004f4c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004f4e:	bf00      	nop
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f5c:	f000 ff2e 	bl	8005dbc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004f60:	bf00      	nop
 8004f62:	bd80      	pop	{r7, pc}

08004f64 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY0_Pin);
 8004f68:	2002      	movs	r0, #2
 8004f6a:	f001 fd27 	bl	80069bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8004f6e:	bf00      	nop
 8004f70:	bd80      	pop	{r7, pc}

08004f72 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8004f72:	b580      	push	{r7, lr}
 8004f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(KEY1_Pin);
 8004f76:	2004      	movs	r0, #4
 8004f78:	f001 fd20 	bl	80069bc <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8004f7c:	bf00      	nop
 8004f7e:	bd80      	pop	{r7, pc}

08004f80 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8004f80:	b580      	push	{r7, lr}
 8004f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8004f84:	4802      	ldr	r0, [pc, #8]	; (8004f90 <DMA1_Channel3_IRQHandler+0x10>)
 8004f86:	f001 fa38 	bl	80063fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8004f8a:	bf00      	nop
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	200009c0 	.word	0x200009c0

08004f94 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8004f94:	b580      	push	{r7, lr}
 8004f96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8004f98:	4802      	ldr	r0, [pc, #8]	; (8004fa4 <DMA1_Channel4_IRQHandler+0x10>)
 8004f9a:	f001 fa2e 	bl	80063fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8004f9e:	bf00      	nop
 8004fa0:	bd80      	pop	{r7, pc}
 8004fa2:	bf00      	nop
 8004fa4:	20000a08 	.word	0x20000a08

08004fa8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004fa8:	b580      	push	{r7, lr}
 8004faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8004fac:	4802      	ldr	r0, [pc, #8]	; (8004fb8 <DMA1_Channel5_IRQHandler+0x10>)
 8004fae:	f001 fa24 	bl	80063fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004fb2:	bf00      	nop
 8004fb4:	bd80      	pop	{r7, pc}
 8004fb6:	bf00      	nop
 8004fb8:	20000a50 	.word	0x20000a50

08004fbc <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004fbc:	b580      	push	{r7, lr}
 8004fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 8004fc0:	4802      	ldr	r0, [pc, #8]	; (8004fcc <DMA1_Channel6_IRQHandler+0x10>)
 8004fc2:	f001 fa1a 	bl	80063fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8004fc6:	bf00      	nop
 8004fc8:	bd80      	pop	{r7, pc}
 8004fca:	bf00      	nop
 8004fcc:	2000088c 	.word	0x2000088c

08004fd0 <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8004fd0:	b580      	push	{r7, lr}
 8004fd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8004fd4:	4802      	ldr	r0, [pc, #8]	; (8004fe0 <DMA1_Channel7_IRQHandler+0x10>)
 8004fd6:	f001 fa10 	bl	80063fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8004fda:	bf00      	nop
 8004fdc:	bd80      	pop	{r7, pc}
 8004fde:	bf00      	nop
 8004fe0:	20000b68 	.word	0x20000b68

08004fe4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8004fe8:	4802      	ldr	r0, [pc, #8]	; (8004ff4 <TIM4_IRQHandler+0x10>)
 8004fea:	f006 fcb4 	bl	800b956 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8004fee:	bf00      	nop
 8004ff0:	bd80      	pop	{r7, pc}
 8004ff2:	bf00      	nop
 8004ff4:	20000a98 	.word	0x20000a98

08004ff8 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8004ff8:	b580      	push	{r7, lr}
 8004ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8004ffc:	4802      	ldr	r0, [pc, #8]	; (8005008 <I2C1_EV_IRQHandler+0x10>)
 8004ffe:	f002 f8a7 	bl	8007150 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8005002:	bf00      	nop
 8005004:	bd80      	pop	{r7, pc}
 8005006:	bf00      	nop
 8005008:	200007f0 	.word	0x200007f0

0800500c <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 800500c:	b580      	push	{r7, lr}
 800500e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8005010:	4802      	ldr	r0, [pc, #8]	; (800501c <I2C1_ER_IRQHandler+0x10>)
 8005012:	f002 f8b7 	bl	8007184 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8005016:	bf00      	nop
 8005018:	bd80      	pop	{r7, pc}
 800501a:	bf00      	nop
 800501c:	200007f0 	.word	0x200007f0

08005020 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8005020:	b580      	push	{r7, lr}
 8005022:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8005024:	4802      	ldr	r0, [pc, #8]	; (8005030 <SPI1_IRQHandler+0x10>)
 8005026:	f005 ff69 	bl	800aefc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 800502a:	bf00      	nop
 800502c:	bd80      	pop	{r7, pc}
 800502e:	bf00      	nop
 8005030:	200008f8 	.word	0x200008f8

08005034 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8005034:	b580      	push	{r7, lr}
 8005036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8005038:	4802      	ldr	r0, [pc, #8]	; (8005044 <SPI2_IRQHandler+0x10>)
 800503a:	f005 ff5f 	bl	800aefc <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 800503e:	bf00      	nop
 8005040:	bd80      	pop	{r7, pc}
 8005042:	bf00      	nop
 8005044:	2000095c 	.word	0x2000095c

08005048 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800504c:	4802      	ldr	r0, [pc, #8]	; (8005058 <USART2_IRQHandler+0x10>)
 800504e:	f007 f9a1 	bl	800c394 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8005052:	bf00      	nop
 8005054:	bd80      	pop	{r7, pc}
 8005056:	bf00      	nop
 8005058:	20000ae4 	.word	0x20000ae4

0800505c <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8005060:	4802      	ldr	r0, [pc, #8]	; (800506c <DMA2_Channel6_IRQHandler+0x10>)
 8005062:	f001 f9ca 	bl	80063fa <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8005066:	bf00      	nop
 8005068:	bd80      	pop	{r7, pc}
 800506a:	bf00      	nop
 800506c:	20000844 	.word	0x20000844

08005070 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8005070:	b480      	push	{r7}
 8005072:	af00      	add	r7, sp, #0
	return 1;
 8005074:	2301      	movs	r3, #1
}
 8005076:	4618      	mov	r0, r3
 8005078:	46bd      	mov	sp, r7
 800507a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800507e:	4770      	bx	lr

08005080 <_kill>:

int _kill(int pid, int sig)
{
 8005080:	b580      	push	{r7, lr}
 8005082:	b082      	sub	sp, #8
 8005084:	af00      	add	r7, sp, #0
 8005086:	6078      	str	r0, [r7, #4]
 8005088:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800508a:	f008 fc85 	bl	800d998 <__errno>
 800508e:	4603      	mov	r3, r0
 8005090:	2216      	movs	r2, #22
 8005092:	601a      	str	r2, [r3, #0]
	return -1;
 8005094:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005098:	4618      	mov	r0, r3
 800509a:	3708      	adds	r7, #8
 800509c:	46bd      	mov	sp, r7
 800509e:	bd80      	pop	{r7, pc}

080050a0 <_exit>:

void _exit (int status)
{
 80050a0:	b580      	push	{r7, lr}
 80050a2:	b082      	sub	sp, #8
 80050a4:	af00      	add	r7, sp, #0
 80050a6:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80050a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80050ac:	6878      	ldr	r0, [r7, #4]
 80050ae:	f7ff ffe7 	bl	8005080 <_kill>
	while (1) {}		/* Make sure we hang here */
 80050b2:	e7fe      	b.n	80050b2 <_exit+0x12>

080050b4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b086      	sub	sp, #24
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	60b9      	str	r1, [r7, #8]
 80050be:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050c0:	2300      	movs	r3, #0
 80050c2:	617b      	str	r3, [r7, #20]
 80050c4:	e00a      	b.n	80050dc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80050c6:	f3af 8000 	nop.w
 80050ca:	4601      	mov	r1, r0
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	1c5a      	adds	r2, r3, #1
 80050d0:	60ba      	str	r2, [r7, #8]
 80050d2:	b2ca      	uxtb	r2, r1
 80050d4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050d6:	697b      	ldr	r3, [r7, #20]
 80050d8:	3301      	adds	r3, #1
 80050da:	617b      	str	r3, [r7, #20]
 80050dc:	697a      	ldr	r2, [r7, #20]
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	429a      	cmp	r2, r3
 80050e2:	dbf0      	blt.n	80050c6 <_read+0x12>
	}

return len;
 80050e4:	687b      	ldr	r3, [r7, #4]
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3718      	adds	r7, #24
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}

080050ee <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80050ee:	b580      	push	{r7, lr}
 80050f0:	b086      	sub	sp, #24
 80050f2:	af00      	add	r7, sp, #0
 80050f4:	60f8      	str	r0, [r7, #12]
 80050f6:	60b9      	str	r1, [r7, #8]
 80050f8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80050fa:	2300      	movs	r3, #0
 80050fc:	617b      	str	r3, [r7, #20]
 80050fe:	e009      	b.n	8005114 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8005100:	68bb      	ldr	r3, [r7, #8]
 8005102:	1c5a      	adds	r2, r3, #1
 8005104:	60ba      	str	r2, [r7, #8]
 8005106:	781b      	ldrb	r3, [r3, #0]
 8005108:	4618      	mov	r0, r3
 800510a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800510e:	697b      	ldr	r3, [r7, #20]
 8005110:	3301      	adds	r3, #1
 8005112:	617b      	str	r3, [r7, #20]
 8005114:	697a      	ldr	r2, [r7, #20]
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	429a      	cmp	r2, r3
 800511a:	dbf1      	blt.n	8005100 <_write+0x12>
	}
	return len;
 800511c:	687b      	ldr	r3, [r7, #4]
}
 800511e:	4618      	mov	r0, r3
 8005120:	3718      	adds	r7, #24
 8005122:	46bd      	mov	sp, r7
 8005124:	bd80      	pop	{r7, pc}

08005126 <_close>:

int _close(int file)
{
 8005126:	b480      	push	{r7}
 8005128:	b083      	sub	sp, #12
 800512a:	af00      	add	r7, sp, #0
 800512c:	6078      	str	r0, [r7, #4]
	return -1;
 800512e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8005132:	4618      	mov	r0, r3
 8005134:	370c      	adds	r7, #12
 8005136:	46bd      	mov	sp, r7
 8005138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513c:	4770      	bx	lr

0800513e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800513e:	b480      	push	{r7}
 8005140:	b083      	sub	sp, #12
 8005142:	af00      	add	r7, sp, #0
 8005144:	6078      	str	r0, [r7, #4]
 8005146:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8005148:	683b      	ldr	r3, [r7, #0]
 800514a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800514e:	605a      	str	r2, [r3, #4]
	return 0;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	370c      	adds	r7, #12
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr

0800515e <_isatty>:

int _isatty(int file)
{
 800515e:	b480      	push	{r7}
 8005160:	b083      	sub	sp, #12
 8005162:	af00      	add	r7, sp, #0
 8005164:	6078      	str	r0, [r7, #4]
	return 1;
 8005166:	2301      	movs	r3, #1
}
 8005168:	4618      	mov	r0, r3
 800516a:	370c      	adds	r7, #12
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	60f8      	str	r0, [r7, #12]
 800517c:	60b9      	str	r1, [r7, #8]
 800517e:	607a      	str	r2, [r7, #4]
	return 0;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
	...

08005190 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8005190:	b580      	push	{r7, lr}
 8005192:	b086      	sub	sp, #24
 8005194:	af00      	add	r7, sp, #0
 8005196:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8005198:	4a14      	ldr	r2, [pc, #80]	; (80051ec <_sbrk+0x5c>)
 800519a:	4b15      	ldr	r3, [pc, #84]	; (80051f0 <_sbrk+0x60>)
 800519c:	1ad3      	subs	r3, r2, r3
 800519e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80051a4:	4b13      	ldr	r3, [pc, #76]	; (80051f4 <_sbrk+0x64>)
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b00      	cmp	r3, #0
 80051aa:	d102      	bne.n	80051b2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80051ac:	4b11      	ldr	r3, [pc, #68]	; (80051f4 <_sbrk+0x64>)
 80051ae:	4a12      	ldr	r2, [pc, #72]	; (80051f8 <_sbrk+0x68>)
 80051b0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80051b2:	4b10      	ldr	r3, [pc, #64]	; (80051f4 <_sbrk+0x64>)
 80051b4:	681a      	ldr	r2, [r3, #0]
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4413      	add	r3, r2
 80051ba:	693a      	ldr	r2, [r7, #16]
 80051bc:	429a      	cmp	r2, r3
 80051be:	d207      	bcs.n	80051d0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80051c0:	f008 fbea 	bl	800d998 <__errno>
 80051c4:	4603      	mov	r3, r0
 80051c6:	220c      	movs	r2, #12
 80051c8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80051ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80051ce:	e009      	b.n	80051e4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80051d0:	4b08      	ldr	r3, [pc, #32]	; (80051f4 <_sbrk+0x64>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80051d6:	4b07      	ldr	r3, [pc, #28]	; (80051f4 <_sbrk+0x64>)
 80051d8:	681a      	ldr	r2, [r3, #0]
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	4413      	add	r3, r2
 80051de:	4a05      	ldr	r2, [pc, #20]	; (80051f4 <_sbrk+0x64>)
 80051e0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80051e2:	68fb      	ldr	r3, [r7, #12]
}
 80051e4:	4618      	mov	r0, r3
 80051e6:	3718      	adds	r7, #24
 80051e8:	46bd      	mov	sp, r7
 80051ea:	bd80      	pop	{r7, pc}
 80051ec:	20018000 	.word	0x20018000
 80051f0:	00000c00 	.word	0x00000c00
 80051f4:	20002c90 	.word	0x20002c90
 80051f8:	20002dd8 	.word	0x20002dd8

080051fc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80051fc:	b480      	push	{r7}
 80051fe:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8005200:	4b06      	ldr	r3, [pc, #24]	; (800521c <SystemInit+0x20>)
 8005202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005206:	4a05      	ldr	r2, [pc, #20]	; (800521c <SystemInit+0x20>)
 8005208:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800520c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8005210:	bf00      	nop
 8005212:	46bd      	mov	sp, r7
 8005214:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005218:	4770      	bx	lr
 800521a:	bf00      	nop
 800521c:	e000ed00 	.word	0xe000ed00

08005220 <W25_SELECT>:

extern void Report(const uint8_t addTime, const char *fmt, ...);

//------------------------------------------------------------------------------------------

void W25_SELECT()   { W25_SEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET);//set to 0
 8005220:	b580      	push	{r7, lr}
 8005222:	af00      	add	r7, sp, #0
 8005224:	2200      	movs	r2, #0
 8005226:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800522a:	4802      	ldr	r0, [pc, #8]	; (8005234 <W25_SELECT+0x14>)
 800522c:	f001 fb94 	bl	8006958 <HAL_GPIO_WritePin>
 8005230:	bf00      	nop
 8005232:	bd80      	pop	{r7, pc}
 8005234:	48000400 	.word	0x48000400

08005238 <W25_UNSELECT>:
void W25_UNSELECT() { W25_UNSEL(); } //HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET);//set to 1
 8005238:	b580      	push	{r7, lr}
 800523a:	af00      	add	r7, sp, #0
 800523c:	2201      	movs	r2, #1
 800523e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8005242:	4802      	ldr	r0, [pc, #8]	; (800524c <W25_UNSELECT+0x14>)
 8005244:	f001 fb88 	bl	8006958 <HAL_GPIO_WritePin>
 8005248:	bf00      	nop
 800524a:	bd80      	pop	{r7, pc}
 800524c:	48000400 	.word	0x48000400

08005250 <W25qxx_Spi>:
//void W25_SELECT()   { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_RESET); }//set to 0
//void W25_UNSELECT() { HAL_GPIO_WritePin(W25_CS_GPIO_Port, W25_CS_Pin, GPIO_PIN_SET); }//set to 1

//------------------------------------------------------------------------------------------
uint8_t W25qxx_Spi(uint8_t Data)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af02      	add	r7, sp, #8
 8005256:	4603      	mov	r3, r0
 8005258:	71fb      	strb	r3, [r7, #7]
uint8_t ret;

    HAL_SPI_TransmitReceive(portFLASH, &Data, &ret, 1, min_wait_ms);//HAL_MAX_DELAY);
 800525a:	4b07      	ldr	r3, [pc, #28]	; (8005278 <W25qxx_Spi+0x28>)
 800525c:	6818      	ldr	r0, [r3, #0]
 800525e:	23fa      	movs	r3, #250	; 0xfa
 8005260:	f107 020f 	add.w	r2, r7, #15
 8005264:	1df9      	adds	r1, r7, #7
 8005266:	9300      	str	r3, [sp, #0]
 8005268:	2301      	movs	r3, #1
 800526a:	f005 f9b4 	bl	800a5d6 <HAL_SPI_TransmitReceive>

    return ret;
 800526e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005270:	4618      	mov	r0, r3
 8005272:	3710      	adds	r7, #16
 8005274:	46bd      	mov	sp, r7
 8005276:	bd80      	pop	{r7, pc}
 8005278:	2000000c 	.word	0x2000000c

0800527c <W25qxx_Reset>:
//------------------------------------------------------------------------------------------
void W25qxx_Reset(void)
{
 800527c:	b580      	push	{r7, lr}
 800527e:	af00      	add	r7, sp, #0
	W25qxx_Delay(100);
 8005280:	2064      	movs	r0, #100	; 0x64
 8005282:	f000 fdbb 	bl	8005dfc <HAL_Delay>

	W25_SELECT();
 8005286:	f7ff ffcb 	bl	8005220 <W25_SELECT>
		W25qxx_Spi(EN_RESET);
 800528a:	2066      	movs	r0, #102	; 0x66
 800528c:	f7ff ffe0 	bl	8005250 <W25qxx_Spi>
		W25qxx_Spi(CHIP_RESET);
 8005290:	2099      	movs	r0, #153	; 0x99
 8005292:	f7ff ffdd 	bl	8005250 <W25qxx_Spi>
	W25_UNSELECT();
 8005296:	f7ff ffcf 	bl	8005238 <W25_UNSELECT>

	W25qxx_Delay(100);
 800529a:	2064      	movs	r0, #100	; 0x64
 800529c:	f000 fdae 	bl	8005dfc <HAL_Delay>
}
 80052a0:	bf00      	nop
 80052a2:	bd80      	pop	{r7, pc}

080052a4 <W25qxx_ReadID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_ReadID(void)
{
 80052a4:	b580      	push	{r7, lr}
 80052a6:	b084      	sub	sp, #16
 80052a8:	af00      	add	r7, sp, #0
uint32_t Temp[3] = {0};
 80052aa:	1d3b      	adds	r3, r7, #4
 80052ac:	2200      	movs	r2, #0
 80052ae:	601a      	str	r2, [r3, #0]
 80052b0:	605a      	str	r2, [r3, #4]
 80052b2:	609a      	str	r2, [r3, #8]

    W25_SELECT();//set to 0
 80052b4:	f7ff ffb4 	bl	8005220 <W25_SELECT>

    W25qxx_Spi(JEDEC_ID);
 80052b8:	209f      	movs	r0, #159	; 0x9f
 80052ba:	f7ff ffc9 	bl	8005250 <W25qxx_Spi>
    Temp[0] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80052be:	20a5      	movs	r0, #165	; 0xa5
 80052c0:	f7ff ffc6 	bl	8005250 <W25qxx_Spi>
 80052c4:	4603      	mov	r3, r0
 80052c6:	607b      	str	r3, [r7, #4]
    Temp[1] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80052c8:	20a5      	movs	r0, #165	; 0xa5
 80052ca:	f7ff ffc1 	bl	8005250 <W25qxx_Spi>
 80052ce:	4603      	mov	r3, r0
 80052d0:	60bb      	str	r3, [r7, #8]
    Temp[2] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80052d2:	20a5      	movs	r0, #165	; 0xa5
 80052d4:	f7ff ffbc 	bl	8005250 <W25qxx_Spi>
 80052d8:	4603      	mov	r3, r0
 80052da:	60fb      	str	r3, [r7, #12]

    W25_UNSELECT();//set to 1
 80052dc:	f7ff ffac 	bl	8005238 <W25_UNSELECT>

    return ((Temp[0] << 16) | (Temp[1] << 8) | Temp[2]);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	041a      	lsls	r2, r3, #16
 80052e4:	68bb      	ldr	r3, [r7, #8]
 80052e6:	021b      	lsls	r3, r3, #8
 80052e8:	431a      	orrs	r2, r3
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	4313      	orrs	r3, r2
}
 80052ee:	4618      	mov	r0, r3
 80052f0:	3710      	adds	r7, #16
 80052f2:	46bd      	mov	sp, r7
 80052f4:	bd80      	pop	{r7, pc}
	...

080052f8 <W25qxx_ReadUniqID>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadUniqID(void)
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
	uint8_t dat[] = {READ_UID, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE};
 80052fe:	4a0e      	ldr	r2, [pc, #56]	; (8005338 <W25qxx_ReadUniqID+0x40>)
 8005300:	463b      	mov	r3, r7
 8005302:	e892 0003 	ldmia.w	r2, {r0, r1}
 8005306:	6018      	str	r0, [r3, #0]
 8005308:	3304      	adds	r3, #4
 800530a:	7019      	strb	r1, [r3, #0]
    W25_SELECT();
 800530c:	f7ff ff88 	bl	8005220 <W25_SELECT>

    //W25qxx_Spi(READ_UID);
    //for (uint8_t i = 0; i < 4; i++) W25qxx_Spi(W25QXX_DUMMY_BYTE);
    //for (uint8_t i = 0; i < 8; i++) w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
    HAL_SPI_Transmit(portFLASH, dat, sizeof(dat), min_wait_ms);
 8005310:	4b0a      	ldr	r3, [pc, #40]	; (800533c <W25qxx_ReadUniqID+0x44>)
 8005312:	6818      	ldr	r0, [r3, #0]
 8005314:	23fa      	movs	r3, #250	; 0xfa
 8005316:	4639      	mov	r1, r7
 8005318:	2205      	movs	r2, #5
 800531a:	f004 febe 	bl	800a09a <HAL_SPI_Transmit>
    HAL_SPI_Receive(portFLASH, w25qxx.UniqID, 8, min_wait_ms);
 800531e:	4b07      	ldr	r3, [pc, #28]	; (800533c <W25qxx_ReadUniqID+0x44>)
 8005320:	6818      	ldr	r0, [r3, #0]
 8005322:	23fa      	movs	r3, #250	; 0xfa
 8005324:	2208      	movs	r2, #8
 8005326:	4906      	ldr	r1, [pc, #24]	; (8005340 <W25qxx_ReadUniqID+0x48>)
 8005328:	f005 f825 	bl	800a376 <HAL_SPI_Receive>

    W25_UNSELECT();
 800532c:	f7ff ff84 	bl	8005238 <W25_UNSELECT>
}
 8005330:	bf00      	nop
 8005332:	3708      	adds	r7, #8
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	080125b4 	.word	0x080125b4
 800533c:	2000000c 	.word	0x2000000c
 8005340:	20002c95 	.word	0x20002c95

08005344 <W25qxx_WriteEnable>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteEnable(void)
{
 8005344:	b580      	push	{r7, lr}
 8005346:	af00      	add	r7, sp, #0
    W25_SELECT();
 8005348:	f7ff ff6a 	bl	8005220 <W25_SELECT>

    W25qxx_Spi(WRITE_ENABLE);
 800534c:	2006      	movs	r0, #6
 800534e:	f7ff ff7f 	bl	8005250 <W25qxx_Spi>

    W25_UNSELECT();
 8005352:	f7ff ff71 	bl	8005238 <W25_UNSELECT>

    W25qxx_Delay(1);
 8005356:	2001      	movs	r0, #1
 8005358:	f000 fd50 	bl	8005dfc <HAL_Delay>
}
 800535c:	bf00      	nop
 800535e:	bd80      	pop	{r7, pc}

08005360 <W25qxx_ReadStatusRegister>:

    W25qxx_Delay(1);
}
//------------------------------------------------------------------------------------------
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusReg)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	4603      	mov	r3, r0
 8005368:	71fb      	strb	r3, [r7, #7]
uint8_t status = 0;
 800536a:	2300      	movs	r3, #0
 800536c:	73fb      	strb	r3, [r7, #15]

    W25_SELECT();
 800536e:	f7ff ff57 	bl	8005220 <W25_SELECT>

    switch (SelectStatusReg) {
 8005372:	79fb      	ldrb	r3, [r7, #7]
 8005374:	2b01      	cmp	r3, #1
 8005376:	d002      	beq.n	800537e <W25qxx_ReadStatusRegister+0x1e>
 8005378:	2b02      	cmp	r3, #2
 800537a:	d00d      	beq.n	8005398 <W25qxx_ReadStatusRegister+0x38>
 800537c:	e019      	b.n	80053b2 <W25qxx_ReadStatusRegister+0x52>
        case 1:
            W25qxx_Spi(READ_STAT_REG1);
 800537e:	2005      	movs	r0, #5
 8005380:	f7ff ff66 	bl	8005250 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8005384:	20a5      	movs	r0, #165	; 0xa5
 8005386:	f7ff ff63 	bl	8005250 <W25qxx_Spi>
 800538a:	4603      	mov	r3, r0
 800538c:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister1 = status;
 800538e:	4a12      	ldr	r2, [pc, #72]	; (80053d8 <W25qxx_ReadStatusRegister+0x78>)
 8005390:	7bfb      	ldrb	r3, [r7, #15]
 8005392:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
        break;
 8005396:	e018      	b.n	80053ca <W25qxx_ReadStatusRegister+0x6a>
        case 2:
            W25qxx_Spi(READ_STAT_REG2);
 8005398:	2035      	movs	r0, #53	; 0x35
 800539a:	f7ff ff59 	bl	8005250 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800539e:	20a5      	movs	r0, #165	; 0xa5
 80053a0:	f7ff ff56 	bl	8005250 <W25qxx_Spi>
 80053a4:	4603      	mov	r3, r0
 80053a6:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister2 = status;
 80053a8:	4a0b      	ldr	r2, [pc, #44]	; (80053d8 <W25qxx_ReadStatusRegister+0x78>)
 80053aa:	7bfb      	ldrb	r3, [r7, #15]
 80053ac:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
        break;
 80053b0:	e00b      	b.n	80053ca <W25qxx_ReadStatusRegister+0x6a>
        default : {
            W25qxx_Spi(READ_STAT_REG3);
 80053b2:	2015      	movs	r0, #21
 80053b4:	f7ff ff4c 	bl	8005250 <W25qxx_Spi>
            status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80053b8:	20a5      	movs	r0, #165	; 0xa5
 80053ba:	f7ff ff49 	bl	8005250 <W25qxx_Spi>
 80053be:	4603      	mov	r3, r0
 80053c0:	73fb      	strb	r3, [r7, #15]
            w25qxx.StatusRegister3 = status;
 80053c2:	4a05      	ldr	r2, [pc, #20]	; (80053d8 <W25qxx_ReadStatusRegister+0x78>)
 80053c4:	7bfb      	ldrb	r3, [r7, #15]
 80053c6:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
        }
    }

    W25_UNSELECT();
 80053ca:	f7ff ff35 	bl	8005238 <W25_UNSELECT>

    return status;
 80053ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80053d0:	4618      	mov	r0, r3
 80053d2:	3710      	adds	r7, #16
 80053d4:	46bd      	mov	sp, r7
 80053d6:	bd80      	pop	{r7, pc}
 80053d8:	20002c94 	.word	0x20002c94

080053dc <W25qxx_WaitForWriteEnd>:

    W25_UNSELECT();
}
//------------------------------------------------------------------------------------------
void W25qxx_WaitForWriteEnd(void)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	af00      	add	r7, sp, #0
    W25qxx_Delay(1);
 80053e0:	2001      	movs	r0, #1
 80053e2:	f000 fd0b 	bl	8005dfc <HAL_Delay>

    W25_SELECT();
 80053e6:	f7ff ff1b 	bl	8005220 <W25_SELECT>

    W25qxx_Spi(READ_STAT_REG1);
 80053ea:	2005      	movs	r0, #5
 80053ec:	f7ff ff30 	bl	8005250 <W25qxx_Spi>
    do
    {
        w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80053f0:	20a5      	movs	r0, #165	; 0xa5
 80053f2:	f7ff ff2d 	bl	8005250 <W25qxx_Spi>
 80053f6:	4603      	mov	r3, r0
 80053f8:	461a      	mov	r2, r3
 80053fa:	4b08      	ldr	r3, [pc, #32]	; (800541c <W25qxx_WaitForWriteEnd+0x40>)
 80053fc:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23
        W25qxx_Delay(1);
 8005400:	2001      	movs	r0, #1
 8005402:	f000 fcfb 	bl	8005dfc <HAL_Delay>
    } while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 8005406:	4b05      	ldr	r3, [pc, #20]	; (800541c <W25qxx_WaitForWriteEnd+0x40>)
 8005408:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 800540c:	f003 0301 	and.w	r3, r3, #1
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1ed      	bne.n	80053f0 <W25qxx_WaitForWriteEnd+0x14>

    W25_UNSELECT();
 8005414:	f7ff ff10 	bl	8005238 <W25_UNSELECT>
}
 8005418:	bf00      	nop
 800541a:	bd80      	pop	{r7, pc}
 800541c:	20002c94 	.word	0x20002c94

08005420 <W25qxx_Init>:
//------------------------------------------------------------------------------------------
bool W25qxx_Init(void)
{
 8005420:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005422:	b089      	sub	sp, #36	; 0x24
 8005424:	af06      	add	r7, sp, #24

	W25qxx_Reset();
 8005426:	f7ff ff29 	bl	800527c <W25qxx_Reset>


    w25qxx.Lock = 1;
 800542a:	4b54      	ldr	r3, [pc, #336]	; (800557c <W25qxx_Init+0x15c>)
 800542c:	2201      	movs	r2, #1
 800542e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
    bool ret = false;
 8005432:	2300      	movs	r3, #0
 8005434:	71fb      	strb	r3, [r7, #7]

    W25_UNSELECT();
 8005436:	f7ff feff 	bl	8005238 <W25_UNSELECT>

    uint32_t id = W25qxx_ReadID() & 0xffff;
 800543a:	f7ff ff33 	bl	80052a4 <W25qxx_ReadID>
 800543e:	4603      	mov	r3, r0
 8005440:	b29b      	uxth	r3, r3
 8005442:	603b      	str	r3, [r7, #0]
//#ifdef W25QXX_DEBUG
    Report(1, "w25qxx Init Begin... Chip ID:0x%X\r\n", id);
 8005444:	683a      	ldr	r2, [r7, #0]
 8005446:	494e      	ldr	r1, [pc, #312]	; (8005580 <W25qxx_Init+0x160>)
 8005448:	2001      	movs	r0, #1
 800544a:	f7fe fae3 	bl	8003a14 <Report>
//#endif
    id &= 0xff;
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	b2db      	uxtb	r3, r3
 8005452:	603b      	str	r3, [r7, #0]
    id -= 0x10;//0x4010;
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	3b10      	subs	r3, #16
 8005458:	603b      	str	r3, [r7, #0]
    if (id > 0x0a) id = 0;
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	2b0a      	cmp	r3, #10
 800545e:	d901      	bls.n	8005464 <W25qxx_Init+0x44>
 8005460:	2300      	movs	r3, #0
 8005462:	603b      	str	r3, [r7, #0]
    w25qxx.ID         = id;              //W25Q10..W25Q512
 8005464:	683b      	ldr	r3, [r7, #0]
 8005466:	b2da      	uxtb	r2, r3
 8005468:	4b44      	ldr	r3, [pc, #272]	; (800557c <W25qxx_Init+0x15c>)
 800546a:	701a      	strb	r2, [r3, #0]
    w25qxx.BlockCount = all_chipBLK[id]; //0..1024;
 800546c:	4a45      	ldr	r2, [pc, #276]	; (8005584 <W25qxx_Init+0x164>)
 800546e:	683b      	ldr	r3, [r7, #0]
 8005470:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005474:	4a41      	ldr	r2, [pc, #260]	; (800557c <W25qxx_Init+0x15c>)
 8005476:	f8c2 301b 	str.w	r3, [r2, #27]
//#ifdef W25QXX_DEBUG
    Report(1, "Chip %s\r\n", all_chipID[id]);
 800547a:	4a43      	ldr	r2, [pc, #268]	; (8005588 <W25qxx_Init+0x168>)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005482:	461a      	mov	r2, r3
 8005484:	4941      	ldr	r1, [pc, #260]	; (800558c <W25qxx_Init+0x16c>)
 8005486:	2001      	movs	r0, #1
 8005488:	f7fe fac4 	bl	8003a14 <Report>
//#endif

    if (id) {
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	2b00      	cmp	r3, #0
 8005490:	d06b      	beq.n	800556a <W25qxx_Init+0x14a>
    	w25qxx.PageSize = 256;
 8005492:	4b3a      	ldr	r3, [pc, #232]	; (800557c <W25qxx_Init+0x15c>)
 8005494:	2200      	movs	r2, #0
 8005496:	725a      	strb	r2, [r3, #9]
 8005498:	2200      	movs	r2, #0
 800549a:	f042 0201 	orr.w	r2, r2, #1
 800549e:	729a      	strb	r2, [r3, #10]
    	w25qxx.SectorSize = 0x1000;
 80054a0:	4b36      	ldr	r3, [pc, #216]	; (800557c <W25qxx_Init+0x15c>)
 80054a2:	2200      	movs	r2, #0
 80054a4:	73da      	strb	r2, [r3, #15]
 80054a6:	2200      	movs	r2, #0
 80054a8:	f042 0210 	orr.w	r2, r2, #16
 80054ac:	741a      	strb	r2, [r3, #16]
 80054ae:	2200      	movs	r2, #0
 80054b0:	745a      	strb	r2, [r3, #17]
 80054b2:	2200      	movs	r2, #0
 80054b4:	749a      	strb	r2, [r3, #18]
    	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 80054b6:	4b31      	ldr	r3, [pc, #196]	; (800557c <W25qxx_Init+0x15c>)
 80054b8:	f8d3 301b 	ldr.w	r3, [r3, #27]
 80054bc:	011b      	lsls	r3, r3, #4
 80054be:	4a2f      	ldr	r2, [pc, #188]	; (800557c <W25qxx_Init+0x15c>)
 80054c0:	f8c2 3013 	str.w	r3, [r2, #19]
    	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 80054c4:	4b2d      	ldr	r3, [pc, #180]	; (800557c <W25qxx_Init+0x15c>)
 80054c6:	f8d3 3013 	ldr.w	r3, [r3, #19]
 80054ca:	4a2c      	ldr	r2, [pc, #176]	; (800557c <W25qxx_Init+0x15c>)
 80054cc:	f8d2 200f 	ldr.w	r2, [r2, #15]
 80054d0:	fb02 f303 	mul.w	r3, r2, r3
 80054d4:	4a29      	ldr	r2, [pc, #164]	; (800557c <W25qxx_Init+0x15c>)
 80054d6:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 80054da:	b292      	uxth	r2, r2
 80054dc:	fbb3 f3f2 	udiv	r3, r3, r2
 80054e0:	4a26      	ldr	r2, [pc, #152]	; (800557c <W25qxx_Init+0x15c>)
 80054e2:	f8c2 300b 	str.w	r3, [r2, #11]
    	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80054e6:	4b25      	ldr	r3, [pc, #148]	; (800557c <W25qxx_Init+0x15c>)
 80054e8:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80054ec:	011b      	lsls	r3, r3, #4
 80054ee:	4a23      	ldr	r2, [pc, #140]	; (800557c <W25qxx_Init+0x15c>)
 80054f0:	f8c2 3017 	str.w	r3, [r2, #23]
    	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80054f4:	4b21      	ldr	r3, [pc, #132]	; (800557c <W25qxx_Init+0x15c>)
 80054f6:	f8d3 3013 	ldr.w	r3, [r3, #19]
 80054fa:	4a20      	ldr	r2, [pc, #128]	; (800557c <W25qxx_Init+0x15c>)
 80054fc:	f8d2 200f 	ldr.w	r2, [r2, #15]
 8005500:	fb02 f303 	mul.w	r3, r2, r3
 8005504:	0a9b      	lsrs	r3, r3, #10
 8005506:	4a1d      	ldr	r2, [pc, #116]	; (800557c <W25qxx_Init+0x15c>)
 8005508:	f8c2 301f 	str.w	r3, [r2, #31]
    	W25qxx_ReadUniqID();
 800550c:	f7ff fef4 	bl	80052f8 <W25qxx_ReadUniqID>
    	W25qxx_ReadStatusRegister(1);
 8005510:	2001      	movs	r0, #1
 8005512:	f7ff ff25 	bl	8005360 <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(2);
 8005516:	2002      	movs	r0, #2
 8005518:	f7ff ff22 	bl	8005360 <W25qxx_ReadStatusRegister>
    	W25qxx_ReadStatusRegister(3);
 800551c:	2003      	movs	r0, #3
 800551e:	f7ff ff1f 	bl	8005360 <W25qxx_ReadStatusRegister>
    	ret = true;
 8005522:	2301      	movs	r3, #1
 8005524:	71fb      	strb	r3, [r7, #7]
                 "\tSector Size:\t%u bytes\r\n"
                 "\tSector Count:\t%u\r\n"
                 "\tBlock Size:\t%u bytes\r\n"
                 "\tBlock Count:\t%u\r\n"
                 "\tCapacity:\t%u KBytes\r\n",
                 w25qxx.PageSize,
 8005526:	4b15      	ldr	r3, [pc, #84]	; (800557c <W25qxx_Init+0x15c>)
 8005528:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800552c:	b29b      	uxth	r3, r3
    	Report(0,"\tPage Size:\t%u bytes\r\n"
 800552e:	461e      	mov	r6, r3
 8005530:	4b12      	ldr	r3, [pc, #72]	; (800557c <W25qxx_Init+0x15c>)
 8005532:	f8d3 500b 	ldr.w	r5, [r3, #11]
 8005536:	4b11      	ldr	r3, [pc, #68]	; (800557c <W25qxx_Init+0x15c>)
 8005538:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800553c:	4a0f      	ldr	r2, [pc, #60]	; (800557c <W25qxx_Init+0x15c>)
 800553e:	f8d2 2013 	ldr.w	r2, [r2, #19]
 8005542:	490e      	ldr	r1, [pc, #56]	; (800557c <W25qxx_Init+0x15c>)
 8005544:	f8d1 1017 	ldr.w	r1, [r1, #23]
 8005548:	480c      	ldr	r0, [pc, #48]	; (800557c <W25qxx_Init+0x15c>)
 800554a:	f8d0 001b 	ldr.w	r0, [r0, #27]
 800554e:	4c0b      	ldr	r4, [pc, #44]	; (800557c <W25qxx_Init+0x15c>)
 8005550:	f8d4 401f 	ldr.w	r4, [r4, #31]
 8005554:	9404      	str	r4, [sp, #16]
 8005556:	9003      	str	r0, [sp, #12]
 8005558:	9102      	str	r1, [sp, #8]
 800555a:	9201      	str	r2, [sp, #4]
 800555c:	9300      	str	r3, [sp, #0]
 800555e:	462b      	mov	r3, r5
 8005560:	4632      	mov	r2, r6
 8005562:	490b      	ldr	r1, [pc, #44]	; (8005590 <W25qxx_Init+0x170>)
 8005564:	2000      	movs	r0, #0
 8005566:	f7fe fa55 	bl	8003a14 <Report>
                 w25qxx.BlockCount,
                 w25qxx.CapacityInKiloByte);
//#endif
    }

    w25qxx.Lock = 0;
 800556a:	4b04      	ldr	r3, [pc, #16]	; (800557c <W25qxx_Init+0x15c>)
 800556c:	2200      	movs	r2, #0
 800556e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return ret;
 8005572:	79fb      	ldrb	r3, [r7, #7]
}
 8005574:	4618      	mov	r0, r3
 8005576:	370c      	adds	r7, #12
 8005578:	46bd      	mov	sp, r7
 800557a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800557c:	20002c94 	.word	0x20002c94
 8005580:	080125bc 	.word	0x080125bc
 8005584:	08013354 	.word	0x08013354
 8005588:	200001c8 	.word	0x200001c8
 800558c:	080125e0 	.word	0x080125e0
 8005590:	080125ec 	.word	0x080125ec

08005594 <W25qxx_getChipID>:
//------------------------------------------------------------------------------------------
uint32_t W25qxx_getChipID()
{
 8005594:	b480      	push	{r7}
 8005596:	af00      	add	r7, sp, #0
	return (uint32_t)w25qxx.ID;
 8005598:	4b03      	ldr	r3, [pc, #12]	; (80055a8 <W25qxx_getChipID+0x14>)
 800559a:	781b      	ldrb	r3, [r3, #0]
}
 800559c:	4618      	mov	r0, r3
 800559e:	46bd      	mov	sp, r7
 80055a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a4:	4770      	bx	lr
 80055a6:	bf00      	nop
 80055a8:	20002c94 	.word	0x20002c94

080055ac <W25qxx_getSectorCount>:
uint32_t W25qxx_getSectorCount()
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
	return w25qxx.SectorCount;
 80055b0:	4b03      	ldr	r3, [pc, #12]	; (80055c0 <W25qxx_getSectorCount+0x14>)
 80055b2:	f8d3 3013 	ldr.w	r3, [r3, #19]
}
 80055b6:	4618      	mov	r0, r3
 80055b8:	46bd      	mov	sp, r7
 80055ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055be:	4770      	bx	lr
 80055c0:	20002c94 	.word	0x20002c94

080055c4 <W25qxx_getSectorSize>:
uint32_t W25qxx_getSectorSize()
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
	return w25qxx.SectorSize;
 80055c8:	4b03      	ldr	r3, [pc, #12]	; (80055d8 <W25qxx_getSectorSize+0x14>)
 80055ca:	f8d3 300f 	ldr.w	r3, [r3, #15]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	46bd      	mov	sp, r7
 80055d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d6:	4770      	bx	lr
 80055d8:	20002c94 	.word	0x20002c94

080055dc <W25qxx_getPageSize>:
uint32_t W25qxx_getPageCount()
{
	return w25qxx.PageCount;
}
uint32_t W25qxx_getPageSize()
{
 80055dc:	b480      	push	{r7}
 80055de:	af00      	add	r7, sp, #0
	return w25qxx.PageSize;
 80055e0:	4b04      	ldr	r3, [pc, #16]	; (80055f4 <W25qxx_getPageSize+0x18>)
 80055e2:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80055e6:	b29b      	uxth	r3, r3
}
 80055e8:	4618      	mov	r0, r3
 80055ea:	46bd      	mov	sp, r7
 80055ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f0:	4770      	bx	lr
 80055f2:	bf00      	nop
 80055f4:	20002c94 	.word	0x20002c94

080055f8 <W25qxx_EraseSector>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 80055f8:	b580      	push	{r7, lr}
 80055fa:	b082      	sub	sp, #8
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8005600:	e002      	b.n	8005608 <W25qxx_EraseSector+0x10>
 8005602:	2001      	movs	r0, #1
 8005604:	f000 fbfa 	bl	8005dfc <HAL_Delay>
 8005608:	4b1c      	ldr	r3, [pc, #112]	; (800567c <W25qxx_EraseSector+0x84>)
 800560a:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800560e:	2b00      	cmp	r3, #0
 8005610:	d1f7      	bne.n	8005602 <W25qxx_EraseSector+0xa>

    w25qxx.Lock = 1;
 8005612:	4b1a      	ldr	r3, [pc, #104]	; (800567c <W25qxx_EraseSector+0x84>)
 8005614:	2201      	movs	r2, #1
 8005616:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
#ifdef W25QXX_DEBUG
    uint32_t StartTime = HAL_GetTick();
    Report(1, "%u Begin...", SectorAddr);
#endif

    W25qxx_WaitForWriteEnd();
 800561a:	f7ff fedf 	bl	80053dc <W25qxx_WaitForWriteEnd>
    SectorAddr = SectorAddr * w25qxx.SectorSize;
 800561e:	4b17      	ldr	r3, [pc, #92]	; (800567c <W25qxx_EraseSector+0x84>)
 8005620:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	fb02 f303 	mul.w	r3, r2, r3
 800562a:	607b      	str	r3, [r7, #4]
    W25qxx_WriteEnable();
 800562c:	f7ff fe8a 	bl	8005344 <W25qxx_WriteEnable>

    W25_SELECT();
 8005630:	f7ff fdf6 	bl	8005220 <W25_SELECT>
    W25qxx_Spi(SECTOR_ERASE);
 8005634:	2020      	movs	r0, #32
 8005636:	f7ff fe0b 	bl	8005250 <W25qxx_Spi>
    //if (w25qxx.ID >= W25Q256) W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
    W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	0c1b      	lsrs	r3, r3, #16
 800563e:	b2db      	uxtb	r3, r3
 8005640:	4618      	mov	r0, r3
 8005642:	f7ff fe05 	bl	8005250 <W25qxx_Spi>
    W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	0a1b      	lsrs	r3, r3, #8
 800564a:	b2db      	uxtb	r3, r3
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff fdff 	bl	8005250 <W25qxx_Spi>
    W25qxx_Spi(SectorAddr & 0xFF);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	b2db      	uxtb	r3, r3
 8005656:	4618      	mov	r0, r3
 8005658:	f7ff fdfa 	bl	8005250 <W25qxx_Spi>
    W25_UNSELECT();
 800565c:	f7ff fdec 	bl	8005238 <W25_UNSELECT>

    W25qxx_WaitForWriteEnd();
 8005660:	f7ff febc 	bl	80053dc <W25qxx_WaitForWriteEnd>

#ifdef W25QXX_DEBUG
    uint32_t dur = HAL_GetTick() - StartTime;
    Report(0, " done after %u ms (%u sec)!\r\n", dur, dur / 1000);
#endif
    W25qxx_Delay(1);
 8005664:	2001      	movs	r0, #1
 8005666:	f000 fbc9 	bl	8005dfc <HAL_Delay>

    w25qxx.Lock = 0;
 800566a:	4b04      	ldr	r3, [pc, #16]	; (800567c <W25qxx_EraseSector+0x84>)
 800566c:	2200      	movs	r2, #0
 800566e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8005672:	bf00      	nop
 8005674:	3708      	adds	r7, #8
 8005676:	46bd      	mov	sp, r7
 8005678:	bd80      	pop	{r7, pc}
 800567a:	bf00      	nop
 800567c:	20002c94 	.word	0x20002c94

08005680 <W25qxx_SectorToPage>:
{
    return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//------------------------------------------------------------------------------------------
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8005680:	b480      	push	{r7}
 8005682:	b083      	sub	sp, #12
 8005684:	af00      	add	r7, sp, #0
 8005686:	6078      	str	r0, [r7, #4]
    return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8005688:	4b08      	ldr	r3, [pc, #32]	; (80056ac <W25qxx_SectorToPage+0x2c>)
 800568a:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800568e:	687a      	ldr	r2, [r7, #4]
 8005690:	fb02 f303 	mul.w	r3, r2, r3
 8005694:	4a05      	ldr	r2, [pc, #20]	; (80056ac <W25qxx_SectorToPage+0x2c>)
 8005696:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 800569a:	b292      	uxth	r2, r2
 800569c:	fbb3 f3f2 	udiv	r3, r3, r2
}
 80056a0:	4618      	mov	r0, r3
 80056a2:	370c      	adds	r7, #12
 80056a4:	46bd      	mov	sp, r7
 80056a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056aa:	4770      	bx	lr
 80056ac:	20002c94 	.word	0x20002c94

080056b0 <W25qxx_IsEmptySector>:

    return false;
}
//------------------------------------------------------------------------------------------
bool W25qxx_IsEmptySector(uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToCheck_up_to_SectorSize)
{
 80056b0:	b580      	push	{r7, lr}
 80056b2:	b090      	sub	sp, #64	; 0x40
 80056b4:	af00      	add	r7, sp, #0
 80056b6:	60f8      	str	r0, [r7, #12]
 80056b8:	60b9      	str	r1, [r7, #8]
 80056ba:	607a      	str	r2, [r7, #4]
    while (w25qxx.Lock) W25qxx_Delay(1);
 80056bc:	e002      	b.n	80056c4 <W25qxx_IsEmptySector+0x14>
 80056be:	2001      	movs	r0, #1
 80056c0:	f000 fb9c 	bl	8005dfc <HAL_Delay>
 80056c4:	4b59      	ldr	r3, [pc, #356]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 80056c6:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d1f7      	bne.n	80056be <W25qxx_IsEmptySector+0xe>

    w25qxx.Lock = 1;
 80056ce:	4b57      	ldr	r3, [pc, #348]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( (NumByteToCheck_up_to_SectorSize > w25qxx.SectorSize) || (!NumByteToCheck_up_to_SectorSize) )
 80056d6:	4b55      	ldr	r3, [pc, #340]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 80056d8:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80056dc:	687a      	ldr	r2, [r7, #4]
 80056de:	429a      	cmp	r2, r3
 80056e0:	d802      	bhi.n	80056e8 <W25qxx_IsEmptySector+0x38>
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d103      	bne.n	80056f0 <W25qxx_IsEmptySector+0x40>
                NumByteToCheck_up_to_SectorSize = w25qxx.SectorSize;
 80056e8:	4b50      	ldr	r3, [pc, #320]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 80056ea:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80056ee:	607b      	str	r3, [r7, #4]
    uint32_t StartTime = HAL_GetTick();
#endif

    uint8_t pBuffer[32];
    uint32_t i, WorkAddress;
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 80056f0:	68bb      	ldr	r3, [r7, #8]
 80056f2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80056f4:	e040      	b.n	8005778 <W25qxx_IsEmptySector+0xc8>

    	W25_SELECT();
 80056f6:	f7ff fd93 	bl	8005220 <W25_SELECT>
        WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 80056fa:	4b4c      	ldr	r3, [pc, #304]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 80056fc:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8005700:	68fa      	ldr	r2, [r7, #12]
 8005702:	fb02 f303 	mul.w	r3, r2, r3
 8005706:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005708:	4413      	add	r3, r2
 800570a:	637b      	str	r3, [r7, #52]	; 0x34
        W25qxx_Spi(DATA_READ);//FAST_READ);
 800570c:	2003      	movs	r0, #3
 800570e:	f7ff fd9f 	bl	8005250 <W25qxx_Spi>
        //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
        W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 8005712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005714:	0c1b      	lsrs	r3, r3, #16
 8005716:	b2db      	uxtb	r3, r3
 8005718:	4618      	mov	r0, r3
 800571a:	f7ff fd99 	bl	8005250 <W25qxx_Spi>
        W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 800571e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005720:	0a1b      	lsrs	r3, r3, #8
 8005722:	b2db      	uxtb	r3, r3
 8005724:	4618      	mov	r0, r3
 8005726:	f7ff fd93 	bl	8005250 <W25qxx_Spi>
        W25qxx_Spi(WorkAddress & 0xFF);
 800572a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800572c:	b2db      	uxtb	r3, r3
 800572e:	4618      	mov	r0, r3
 8005730:	f7ff fd8e 	bl	8005250 <W25qxx_Spi>
        //W25qxx_Spi(0);
        HAL_SPI_Receive(portFLASH, pBuffer, sizeof(pBuffer), min_wait_ms);
 8005734:	4b3e      	ldr	r3, [pc, #248]	; (8005830 <W25qxx_IsEmptySector+0x180>)
 8005736:	6818      	ldr	r0, [r3, #0]
 8005738:	23fa      	movs	r3, #250	; 0xfa
 800573a:	f107 0114 	add.w	r1, r7, #20
 800573e:	2220      	movs	r2, #32
 8005740:	f004 fe19 	bl	800a376 <HAL_SPI_Receive>
        W25_UNSELECT();
 8005744:	f7ff fd78 	bl	8005238 <W25_UNSELECT>

        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 8005748:	2300      	movs	r3, #0
 800574a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800574e:	e00c      	b.n	800576a <W25qxx_IsEmptySector+0xba>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8005750:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005754:	3340      	adds	r3, #64	; 0x40
 8005756:	443b      	add	r3, r7
 8005758:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 800575c:	2bff      	cmp	r3, #255	; 0xff
 800575e:	d159      	bne.n	8005814 <W25qxx_IsEmptySector+0x164>
        for (uint8_t x = 0; x < sizeof(pBuffer); x++) {
 8005760:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8005764:	3301      	adds	r3, #1
 8005766:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 800576a:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800576e:	2b1f      	cmp	r3, #31
 8005770:	d9ee      	bls.n	8005750 <W25qxx_IsEmptySector+0xa0>
    for ( i = OffsetInByte; i < w25qxx.SectorSize; i += sizeof(pBuffer)) {
 8005772:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005774:	3320      	adds	r3, #32
 8005776:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005778:	4b2c      	ldr	r3, [pc, #176]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 800577a:	f8d3 300f 	ldr.w	r3, [r3, #15]
 800577e:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005780:	429a      	cmp	r2, r3
 8005782:	d3b8      	bcc.n	80056f6 <W25qxx_IsEmptySector+0x46>
        }
    }
    if ((w25qxx.SectorSize + OffsetInByte) % sizeof(pBuffer) != 0) {
 8005784:	4b29      	ldr	r3, [pc, #164]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 8005786:	f8d3 200f 	ldr.w	r2, [r3, #15]
 800578a:	68bb      	ldr	r3, [r7, #8]
 800578c:	4413      	add	r3, r2
 800578e:	f003 031f 	and.w	r3, r3, #31
 8005792:	2b00      	cmp	r3, #0
 8005794:	d038      	beq.n	8005808 <W25qxx_IsEmptySector+0x158>
        i -= sizeof(pBuffer);
 8005796:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005798:	3b20      	subs	r3, #32
 800579a:	63fb      	str	r3, [r7, #60]	; 0x3c
        for( ; i < w25qxx.SectorSize; i++) {
 800579c:	e02e      	b.n	80057fc <W25qxx_IsEmptySector+0x14c>

            W25_SELECT();
 800579e:	f7ff fd3f 	bl	8005220 <W25_SELECT>
            WorkAddress = (i + Sector_Address * w25qxx.SectorSize);
 80057a2:	4b22      	ldr	r3, [pc, #136]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 80057a4:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80057a8:	68fa      	ldr	r2, [r7, #12]
 80057aa:	fb02 f303 	mul.w	r3, r2, r3
 80057ae:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80057b0:	4413      	add	r3, r2
 80057b2:	637b      	str	r3, [r7, #52]	; 0x34
            W25qxx_Spi(DATA_READ);//FAST_READ);
 80057b4:	2003      	movs	r0, #3
 80057b6:	f7ff fd4b 	bl	8005250 <W25qxx_Spi>
            //if (w25qxx.ID >= W25Q256) W25qxx_Spi((WorkAddress & 0xFF000000) >> 24);
            W25qxx_Spi((WorkAddress & 0xFF0000) >> 16);
 80057ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057bc:	0c1b      	lsrs	r3, r3, #16
 80057be:	b2db      	uxtb	r3, r3
 80057c0:	4618      	mov	r0, r3
 80057c2:	f7ff fd45 	bl	8005250 <W25qxx_Spi>
            W25qxx_Spi((WorkAddress & 0xFF00) >> 8);
 80057c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057c8:	0a1b      	lsrs	r3, r3, #8
 80057ca:	b2db      	uxtb	r3, r3
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff fd3f 	bl	8005250 <W25qxx_Spi>
            W25qxx_Spi(WorkAddress & 0xFF);
 80057d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80057d4:	b2db      	uxtb	r3, r3
 80057d6:	4618      	mov	r0, r3
 80057d8:	f7ff fd3a 	bl	8005250 <W25qxx_Spi>
            //W25qxx_Spi(0);
            HAL_SPI_Receive(portFLASH, pBuffer, 1, min_wait_ms);
 80057dc:	4b14      	ldr	r3, [pc, #80]	; (8005830 <W25qxx_IsEmptySector+0x180>)
 80057de:	6818      	ldr	r0, [r3, #0]
 80057e0:	23fa      	movs	r3, #250	; 0xfa
 80057e2:	f107 0114 	add.w	r1, r7, #20
 80057e6:	2201      	movs	r2, #1
 80057e8:	f004 fdc5 	bl	800a376 <HAL_SPI_Receive>
            W25_UNSELECT();
 80057ec:	f7ff fd24 	bl	8005238 <W25_UNSELECT>

            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 80057f0:	7d3b      	ldrb	r3, [r7, #20]
 80057f2:	2bff      	cmp	r3, #255	; 0xff
 80057f4:	d110      	bne.n	8005818 <W25qxx_IsEmptySector+0x168>
        for( ; i < w25qxx.SectorSize; i++) {
 80057f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80057f8:	3301      	adds	r3, #1
 80057fa:	63fb      	str	r3, [r7, #60]	; 0x3c
 80057fc:	4b0b      	ldr	r3, [pc, #44]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 80057fe:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8005802:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005804:	429a      	cmp	r2, r3
 8005806:	d3ca      	bcc.n	800579e <W25qxx_IsEmptySector+0xee>
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 8005808:	4b08      	ldr	r3, [pc, #32]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 800580a:	2200      	movs	r2, #0
 800580c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return true;
 8005810:	2301      	movs	r3, #1
 8005812:	e007      	b.n	8005824 <W25qxx_IsEmptySector+0x174>
            if (pBuffer[x] != 0xFF) goto NOT_EMPTY;
 8005814:	bf00      	nop
 8005816:	e000      	b.n	800581a <W25qxx_IsEmptySector+0x16a>
            if (pBuffer[0] != 0xFF) goto NOT_EMPTY;
 8005818:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "w25qxx CheckSector is Not Empty in %u ms\r\n", HAL_GetTick() - StartTime);
    //W25qxx_Delay(100);
#endif

    w25qxx.Lock = 0;
 800581a:	4b04      	ldr	r3, [pc, #16]	; (800582c <W25qxx_IsEmptySector+0x17c>)
 800581c:	2200      	movs	r2, #0
 800581e:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    return false;
 8005822:	2300      	movs	r3, #0
}
 8005824:	4618      	mov	r0, r3
 8005826:	3740      	adds	r7, #64	; 0x40
 8005828:	46bd      	mov	sp, r7
 800582a:	bd80      	pop	{r7, pc}
 800582c:	20002c94 	.word	0x20002c94
 8005830:	2000000c 	.word	0x2000000c

08005834 <W25qxx_WritePage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8005834:	b580      	push	{r7, lr}
 8005836:	b086      	sub	sp, #24
 8005838:	af00      	add	r7, sp, #0
 800583a:	60f8      	str	r0, [r7, #12]
 800583c:	60b9      	str	r1, [r7, #8]
 800583e:	607a      	str	r2, [r7, #4]
 8005840:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8005842:	e002      	b.n	800584a <W25qxx_WritePage+0x16>
 8005844:	2001      	movs	r0, #1
 8005846:	f000 fad9 	bl	8005dfc <HAL_Delay>
 800584a:	4b4d      	ldr	r3, [pc, #308]	; (8005980 <W25qxx_WritePage+0x14c>)
 800584c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005850:	2b00      	cmp	r3, #0
 8005852:	d1f7      	bne.n	8005844 <W25qxx_WritePage+0x10>

    w25qxx.Lock = 1;
 8005854:	4b4a      	ldr	r3, [pc, #296]	; (8005980 <W25qxx_WritePage+0x14c>)
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ( ((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || !NumByteToWrite_up_to_PageSize )
 800585c:	683a      	ldr	r2, [r7, #0]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	4413      	add	r3, r2
 8005862:	4a47      	ldr	r2, [pc, #284]	; (8005980 <W25qxx_WritePage+0x14c>)
 8005864:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8005868:	b292      	uxth	r2, r2
 800586a:	4293      	cmp	r3, r2
 800586c:	d802      	bhi.n	8005874 <W25qxx_WritePage+0x40>
 800586e:	683b      	ldr	r3, [r7, #0]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d107      	bne.n	8005884 <W25qxx_WritePage+0x50>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8005874:	4b42      	ldr	r3, [pc, #264]	; (8005980 <W25qxx_WritePage+0x14c>)
 8005876:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800587a:	b29b      	uxth	r3, r3
 800587c:	461a      	mov	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	1ad3      	subs	r3, r2, r3
 8005882:	603b      	str	r3, [r7, #0]
    if ( (OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize )
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	683b      	ldr	r3, [r7, #0]
 8005888:	4413      	add	r3, r2
 800588a:	4a3d      	ldr	r2, [pc, #244]	; (8005980 <W25qxx_WritePage+0x14c>)
 800588c:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8005890:	b292      	uxth	r2, r2
 8005892:	4293      	cmp	r3, r2
 8005894:	d907      	bls.n	80058a6 <W25qxx_WritePage+0x72>
                NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8005896:	4b3a      	ldr	r3, [pc, #232]	; (8005980 <W25qxx_WritePage+0x14c>)
 8005898:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 800589c:	b29b      	uxth	r3, r3
 800589e:	461a      	mov	r2, r3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	1ad3      	subs	r3, r2, r3
 80058a4:	603b      	str	r3, [r7, #0]
    Report(1, "%s WritePage:0x%X(%u), Offset:%u ,Writes %u Bytes, begin...\r\n",
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
    uint32_t StartTime = HAL_GetTick();
#endif

    W25qxx_WaitForWriteEnd();
 80058a6:	f7ff fd99 	bl	80053dc <W25qxx_WaitForWriteEnd>
    W25qxx_WriteEnable();
 80058aa:	f7ff fd4b 	bl	8005344 <W25qxx_WriteEnable>

    Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 80058ae:	4b34      	ldr	r3, [pc, #208]	; (8005980 <W25qxx_WritePage+0x14c>)
 80058b0:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80058b4:	b29b      	uxth	r3, r3
 80058b6:	461a      	mov	r2, r3
 80058b8:	68bb      	ldr	r3, [r7, #8]
 80058ba:	fb02 f303 	mul.w	r3, r2, r3
 80058be:	687a      	ldr	r2, [r7, #4]
 80058c0:	4413      	add	r3, r2
 80058c2:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi((Page_Address & 0xFF00) >> 8);
    W25qxx_Spi(Page_Address&0xFF);
    HAL_SPI_Transmit(portFLASH, pBuffer, NumByteToWrite_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();*/

    uint16_t lens = NumByteToWrite_up_to_PageSize + PAGE_HDR_BYTES;
 80058c4:	683b      	ldr	r3, [r7, #0]
 80058c6:	b29b      	uxth	r3, r3
 80058c8:	3304      	adds	r3, #4
 80058ca:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 80058cc:	2300      	movs	r3, #0
 80058ce:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = PAGE_PROG;
 80058d0:	693b      	ldr	r3, [r7, #16]
 80058d2:	1c5a      	adds	r2, r3, #1
 80058d4:	613a      	str	r2, [r7, #16]
 80058d6:	4a2b      	ldr	r2, [pc, #172]	; (8005984 <W25qxx_WritePage+0x150>)
 80058d8:	2102      	movs	r1, #2
 80058da:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	0c19      	lsrs	r1, r3, #16
 80058e0:	693b      	ldr	r3, [r7, #16]
 80058e2:	1c5a      	adds	r2, r3, #1
 80058e4:	613a      	str	r2, [r7, #16]
 80058e6:	b2c9      	uxtb	r1, r1
 80058e8:	4a26      	ldr	r2, [pc, #152]	; (8005984 <W25qxx_WritePage+0x150>)
 80058ea:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 80058ec:	68bb      	ldr	r3, [r7, #8]
 80058ee:	0a19      	lsrs	r1, r3, #8
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	1c5a      	adds	r2, r3, #1
 80058f4:	613a      	str	r2, [r7, #16]
 80058f6:	b2c9      	uxtb	r1, r1
 80058f8:	4a22      	ldr	r2, [pc, #136]	; (8005984 <W25qxx_WritePage+0x150>)
 80058fa:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 80058fc:	693b      	ldr	r3, [r7, #16]
 80058fe:	1c5a      	adds	r2, r3, #1
 8005900:	613a      	str	r2, [r7, #16]
 8005902:	68ba      	ldr	r2, [r7, #8]
 8005904:	b2d1      	uxtb	r1, r2
 8005906:	4a1f      	ldr	r2, [pc, #124]	; (8005984 <W25qxx_WritePage+0x150>)
 8005908:	54d1      	strb	r1, [r2, r3]
    memcpy(&pageTmp[PAGE_HDR_BYTES], pBuffer, NumByteToWrite_up_to_PageSize);//w25qxx.PageSize);
 800590a:	683a      	ldr	r2, [r7, #0]
 800590c:	68f9      	ldr	r1, [r7, #12]
 800590e:	481e      	ldr	r0, [pc, #120]	; (8005988 <W25qxx_WritePage+0x154>)
 8005910:	f008 f918 	bl	800db44 <memcpy>

    spiRdy = 0;
 8005914:	4b1d      	ldr	r3, [pc, #116]	; (800598c <W25qxx_WritePage+0x158>)
 8005916:	2200      	movs	r2, #0
 8005918:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 800591a:	4b1d      	ldr	r3, [pc, #116]	; (8005990 <W25qxx_WritePage+0x15c>)
 800591c:	2201      	movs	r2, #1
 800591e:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8005920:	f7ff fc7e 	bl	8005220 <W25_SELECT>
    if (w25_withDMA) {
 8005924:	4b1a      	ldr	r3, [pc, #104]	; (8005990 <W25qxx_WritePage+0x15c>)
 8005926:	781b      	ldrb	r3, [r3, #0]
 8005928:	2b00      	cmp	r3, #0
 800592a:	d012      	beq.n	8005952 <W25qxx_WritePage+0x11e>
    	HAL_SPI_Transmit_DMA(portFLASH, pageTmp, lens);
 800592c:	4b19      	ldr	r3, [pc, #100]	; (8005994 <W25qxx_WritePage+0x160>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	8afa      	ldrh	r2, [r7, #22]
 8005932:	4914      	ldr	r1, [pc, #80]	; (8005984 <W25qxx_WritePage+0x150>)
 8005934:	4618      	mov	r0, r3
 8005936:	f005 f861 	bl	800a9fc <HAL_SPI_Transmit_DMA>
    	while (!spiRdy) {
 800593a:	e002      	b.n	8005942 <W25qxx_WritePage+0x10e>
    		W25qxx_Delay(1);
 800593c:	2001      	movs	r0, #1
 800593e:	f000 fa5d 	bl	8005dfc <HAL_Delay>
    	while (!spiRdy) {
 8005942:	4b12      	ldr	r3, [pc, #72]	; (800598c <W25qxx_WritePage+0x158>)
 8005944:	781b      	ldrb	r3, [r3, #0]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d0f8      	beq.n	800593c <W25qxx_WritePage+0x108>
    	}
w25_withDMA = 0;
 800594a:	4b11      	ldr	r3, [pc, #68]	; (8005990 <W25qxx_WritePage+0x15c>)
 800594c:	2200      	movs	r2, #0
 800594e:	701a      	strb	r2, [r3, #0]
 8005950:	e00d      	b.n	800596e <W25qxx_WritePage+0x13a>
    } else {
    	HAL_SPI_Transmit(portFLASH, pageTmp, lens, min_wait_ms);
 8005952:	4b10      	ldr	r3, [pc, #64]	; (8005994 <W25qxx_WritePage+0x160>)
 8005954:	6818      	ldr	r0, [r3, #0]
 8005956:	23fa      	movs	r3, #250	; 0xfa
 8005958:	8afa      	ldrh	r2, [r7, #22]
 800595a:	490a      	ldr	r1, [pc, #40]	; (8005984 <W25qxx_WritePage+0x150>)
 800595c:	f004 fb9d 	bl	800a09a <HAL_SPI_Transmit>

    	W25_UNSELECT();
 8005960:	f7ff fc6a 	bl	8005238 <W25_UNSELECT>

    	W25qxx_WaitForWriteEnd();
 8005964:	f7ff fd3a 	bl	80053dc <W25qxx_WaitForWriteEnd>

    	spiRdy = 1;
 8005968:	4b08      	ldr	r3, [pc, #32]	; (800598c <W25qxx_WritePage+0x158>)
 800596a:	2201      	movs	r2, #1
 800596c:	701a      	strb	r2, [r3, #0]
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif
    }

    w25qxx.Lock = 0;
 800596e:	4b04      	ldr	r3, [pc, #16]	; (8005980 <W25qxx_WritePage+0x14c>)
 8005970:	2200      	movs	r2, #0
 8005972:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8005976:	bf00      	nop
 8005978:	3718      	adds	r7, #24
 800597a:	46bd      	mov	sp, r7
 800597c:	bd80      	pop	{r7, pc}
 800597e:	bf00      	nop
 8005980:	20002c94 	.word	0x20002c94
 8005984:	20002cbc 	.word	0x20002cbc
 8005988:	20002cc0 	.word	0x20002cc0
 800598c:	200001a0 	.word	0x200001a0
 8005990:	20002dc1 	.word	0x20002dc1
 8005994:	2000000c 	.word	0x2000000c

08005998 <W25qxx_WriteSector>:
//------------------------------------------------------------------------------------------
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b088      	sub	sp, #32
 800599c:	af00      	add	r7, sp, #0
 800599e:	60f8      	str	r0, [r7, #12]
 80059a0:	60b9      	str	r1, [r7, #8]
 80059a2:	607a      	str	r2, [r7, #4]
 80059a4:	603b      	str	r3, [r7, #0]
    if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToWrite_up_to_SectorSize)
 80059a6:	4b31      	ldr	r3, [pc, #196]	; (8005a6c <W25qxx_WriteSector+0xd4>)
 80059a8:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80059ac:	683a      	ldr	r2, [r7, #0]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d802      	bhi.n	80059b8 <W25qxx_WriteSector+0x20>
 80059b2:	683b      	ldr	r3, [r7, #0]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d103      	bne.n	80059c0 <W25qxx_WriteSector+0x28>
                NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 80059b8:	4b2c      	ldr	r3, [pc, #176]	; (8005a6c <W25qxx_WriteSector+0xd4>)
 80059ba:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80059be:	603b      	str	r3, [r7, #0]
    Report(1, "%s WriteSector:0x%X(%u), Offset:%u ,Write %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 80059c0:	4b2a      	ldr	r3, [pc, #168]	; (8005a6c <W25qxx_WriteSector+0xd4>)
 80059c2:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80059c6:	687a      	ldr	r2, [r7, #4]
 80059c8:	429a      	cmp	r2, r3
 80059ca:	d24b      	bcs.n	8005a64 <W25qxx_WriteSector+0xcc>
        return;
    }

    int32_t BytesToWrite;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 80059cc:	687a      	ldr	r2, [r7, #4]
 80059ce:	683b      	ldr	r3, [r7, #0]
 80059d0:	441a      	add	r2, r3
 80059d2:	4b26      	ldr	r3, [pc, #152]	; (8005a6c <W25qxx_WriteSector+0xd4>)
 80059d4:	f8d3 300f 	ldr.w	r3, [r3, #15]
 80059d8:	429a      	cmp	r2, r3
 80059da:	d906      	bls.n	80059ea <W25qxx_WriteSector+0x52>
        BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 80059dc:	4b23      	ldr	r3, [pc, #140]	; (8005a6c <W25qxx_WriteSector+0xd4>)
 80059de:	f8d3 200f 	ldr.w	r2, [r3, #15]
 80059e2:	687b      	ldr	r3, [r7, #4]
 80059e4:	1ad3      	subs	r3, r2, r3
 80059e6:	61fb      	str	r3, [r7, #28]
 80059e8:	e001      	b.n	80059ee <W25qxx_WriteSector+0x56>
    else
        BytesToWrite = NumByteToWrite_up_to_SectorSize;
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 80059ee:	68b8      	ldr	r0, [r7, #8]
 80059f0:	f7ff fe46 	bl	8005680 <W25qxx_SectorToPage>
 80059f4:	4602      	mov	r2, r0
 80059f6:	4b1d      	ldr	r3, [pc, #116]	; (8005a6c <W25qxx_WriteSector+0xd4>)
 80059f8:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	4619      	mov	r1, r3
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	fbb3 f3f1 	udiv	r3, r3, r1
 8005a06:	4413      	add	r3, r2
 8005a08:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 8005a0a:	4b18      	ldr	r3, [pc, #96]	; (8005a6c <W25qxx_WriteSector+0xd4>)
 8005a0c:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	461a      	mov	r2, r3
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	fbb3 f1f2 	udiv	r1, r3, r2
 8005a1a:	fb01 f202 	mul.w	r2, r1, r2
 8005a1e:	1a9b      	subs	r3, r3, r2
 8005a20:	61bb      	str	r3, [r7, #24]

    do
    {
        W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8005a22:	69fb      	ldr	r3, [r7, #28]
 8005a24:	69ba      	ldr	r2, [r7, #24]
 8005a26:	6979      	ldr	r1, [r7, #20]
 8005a28:	68f8      	ldr	r0, [r7, #12]
 8005a2a:	f7ff ff03 	bl	8005834 <W25qxx_WritePage>
        StartPage++;
 8005a2e:	697b      	ldr	r3, [r7, #20]
 8005a30:	3301      	adds	r3, #1
 8005a32:	617b      	str	r3, [r7, #20]
        BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8005a34:	4b0d      	ldr	r3, [pc, #52]	; (8005a6c <W25qxx_WriteSector+0xd4>)
 8005a36:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005a3a:	b29b      	uxth	r3, r3
 8005a3c:	461a      	mov	r2, r3
 8005a3e:	69bb      	ldr	r3, [r7, #24]
 8005a40:	1a9a      	subs	r2, r3, r2
 8005a42:	69fb      	ldr	r3, [r7, #28]
 8005a44:	4413      	add	r3, r2
 8005a46:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 8005a48:	4b08      	ldr	r3, [pc, #32]	; (8005a6c <W25qxx_WriteSector+0xd4>)
 8005a4a:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005a4e:	b29b      	uxth	r3, r3
 8005a50:	461a      	mov	r2, r3
 8005a52:	68fb      	ldr	r3, [r7, #12]
 8005a54:	4413      	add	r3, r2
 8005a56:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 8005a58:	2300      	movs	r3, #0
 8005a5a:	61bb      	str	r3, [r7, #24]
    } while(BytesToWrite > 0);
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	dcdf      	bgt.n	8005a22 <W25qxx_WriteSector+0x8a>
 8005a62:	e000      	b.n	8005a66 <W25qxx_WriteSector+0xce>
        return;
 8005a64:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s Done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 8005a66:	3720      	adds	r7, #32
 8005a68:	46bd      	mov	sp, r7
 8005a6a:	bd80      	pop	{r7, pc}
 8005a6c:	20002c94 	.word	0x20002c94

08005a70 <W25qxx_ReadPage>:

    w25qxx.Lock = 0;
}
//------------------------------------------------------------------------------------------
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8005a70:	b580      	push	{r7, lr}
 8005a72:	b088      	sub	sp, #32
 8005a74:	af02      	add	r7, sp, #8
 8005a76:	60f8      	str	r0, [r7, #12]
 8005a78:	60b9      	str	r1, [r7, #8]
 8005a7a:	607a      	str	r2, [r7, #4]
 8005a7c:	603b      	str	r3, [r7, #0]
    while (w25qxx.Lock) W25qxx_Delay(1);
 8005a7e:	e002      	b.n	8005a86 <W25qxx_ReadPage+0x16>
 8005a80:	2001      	movs	r0, #1
 8005a82:	f000 f9bb 	bl	8005dfc <HAL_Delay>
 8005a86:	4b51      	ldr	r3, [pc, #324]	; (8005bcc <W25qxx_ReadPage+0x15c>)
 8005a88:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d1f7      	bne.n	8005a80 <W25qxx_ReadPage+0x10>

    w25qxx.Lock = 1;
 8005a90:	4b4e      	ldr	r3, [pc, #312]	; (8005bcc <W25qxx_ReadPage+0x15c>)
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26

    if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || !NumByteToRead_up_to_PageSize)
 8005a98:	4b4c      	ldr	r3, [pc, #304]	; (8005bcc <W25qxx_ReadPage+0x15c>)
 8005a9a:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005a9e:	b29b      	uxth	r3, r3
 8005aa0:	461a      	mov	r2, r3
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d802      	bhi.n	8005aae <W25qxx_ReadPage+0x3e>
 8005aa8:	683b      	ldr	r3, [r7, #0]
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d104      	bne.n	8005ab8 <W25qxx_ReadPage+0x48>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8005aae:	4b47      	ldr	r3, [pc, #284]	; (8005bcc <W25qxx_ReadPage+0x15c>)
 8005ab0:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005ab4:	b29b      	uxth	r3, r3
 8005ab6:	603b      	str	r3, [r7, #0]
    if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	683b      	ldr	r3, [r7, #0]
 8005abc:	4413      	add	r3, r2
 8005abe:	4a43      	ldr	r2, [pc, #268]	; (8005bcc <W25qxx_ReadPage+0x15c>)
 8005ac0:	f8b2 2009 	ldrh.w	r2, [r2, #9]
 8005ac4:	b292      	uxth	r2, r2
 8005ac6:	4293      	cmp	r3, r2
 8005ac8:	d907      	bls.n	8005ada <W25qxx_ReadPage+0x6a>
        NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8005aca:	4b40      	ldr	r3, [pc, #256]	; (8005bcc <W25qxx_ReadPage+0x15c>)
 8005acc:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005ad0:	b29b      	uxth	r3, r3
 8005ad2:	461a      	mov	r2, r3
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	1ad3      	subs	r3, r2, r3
 8005ad8:	603b      	str	r3, [r7, #0]
                 __func__, Page_Address, Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
    //W25qxx_Delay(100);
    uint32_t StartTime = HAL_GetTick();
#endif

    Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8005ada:	4b3c      	ldr	r3, [pc, #240]	; (8005bcc <W25qxx_ReadPage+0x15c>)
 8005adc:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	461a      	mov	r2, r3
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	fb02 f303 	mul.w	r3, r2, r3
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	4413      	add	r3, r2
 8005aee:	60bb      	str	r3, [r7, #8]
    W25qxx_Spi(Page_Address & 0xFF);
    //W25qxx_Spi(0);
    HAL_SPI_Receive(portFLASH, pBuffer, NumByteToRead_up_to_PageSize, min_wait_ms);
    W25_UNSELECT();
    */
    memset(pageTmp, 0, sizeof(pageTmp));
 8005af0:	f240 1205 	movw	r2, #261	; 0x105
 8005af4:	2100      	movs	r1, #0
 8005af6:	4836      	ldr	r0, [pc, #216]	; (8005bd0 <W25qxx_ReadPage+0x160>)
 8005af8:	f008 f832 	bl	800db60 <memset>
    uint16_t lens = NumByteToRead_up_to_PageSize + PAGE_HDR_BYTES;// + 1;
 8005afc:	683b      	ldr	r3, [r7, #0]
 8005afe:	b29b      	uxth	r3, r3
 8005b00:	3304      	adds	r3, #4
 8005b02:	82fb      	strh	r3, [r7, #22]
    int idx = 0;
 8005b04:	2300      	movs	r3, #0
 8005b06:	613b      	str	r3, [r7, #16]
    pageTmp[idx++] = DATA_READ;//FAST_READ;
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	1c5a      	adds	r2, r3, #1
 8005b0c:	613a      	str	r2, [r7, #16]
 8005b0e:	4a30      	ldr	r2, [pc, #192]	; (8005bd0 <W25qxx_ReadPage+0x160>)
 8005b10:	2103      	movs	r1, #3
 8005b12:	54d1      	strb	r1, [r2, r3]
    //if (w25qxx.ID >= W25Q256) pageTmp[idx++] = (Page_Address & 0xFF000000) >> 24;
    pageTmp[idx++] = (Page_Address & 0xFF0000) >> 16;
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	0c19      	lsrs	r1, r3, #16
 8005b18:	693b      	ldr	r3, [r7, #16]
 8005b1a:	1c5a      	adds	r2, r3, #1
 8005b1c:	613a      	str	r2, [r7, #16]
 8005b1e:	b2c9      	uxtb	r1, r1
 8005b20:	4a2b      	ldr	r2, [pc, #172]	; (8005bd0 <W25qxx_ReadPage+0x160>)
 8005b22:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = (Page_Address& 0xFF00) >> 8;
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	0a19      	lsrs	r1, r3, #8
 8005b28:	693b      	ldr	r3, [r7, #16]
 8005b2a:	1c5a      	adds	r2, r3, #1
 8005b2c:	613a      	str	r2, [r7, #16]
 8005b2e:	b2c9      	uxtb	r1, r1
 8005b30:	4a27      	ldr	r2, [pc, #156]	; (8005bd0 <W25qxx_ReadPage+0x160>)
 8005b32:	54d1      	strb	r1, [r2, r3]
    pageTmp[idx++] = Page_Address & 0xFF;
 8005b34:	693b      	ldr	r3, [r7, #16]
 8005b36:	1c5a      	adds	r2, r3, #1
 8005b38:	613a      	str	r2, [r7, #16]
 8005b3a:	68ba      	ldr	r2, [r7, #8]
 8005b3c:	b2d1      	uxtb	r1, r2
 8005b3e:	4a24      	ldr	r2, [pc, #144]	; (8005bd0 <W25qxx_ReadPage+0x160>)
 8005b40:	54d1      	strb	r1, [r2, r3]
    //pageTmp[idx++] = 0;
    spiRdy = 0;
 8005b42:	4b24      	ldr	r3, [pc, #144]	; (8005bd4 <W25qxx_ReadPage+0x164>)
 8005b44:	2200      	movs	r2, #0
 8005b46:	701a      	strb	r2, [r3, #0]

w25_withDMA = 1;
 8005b48:	4b23      	ldr	r3, [pc, #140]	; (8005bd8 <W25qxx_ReadPage+0x168>)
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	701a      	strb	r2, [r3, #0]
    W25_SELECT();
 8005b4e:	f7ff fb67 	bl	8005220 <W25_SELECT>
    if (w25_withDMA) {
 8005b52:	4b21      	ldr	r3, [pc, #132]	; (8005bd8 <W25qxx_ReadPage+0x168>)
 8005b54:	781b      	ldrb	r3, [r3, #0]
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d012      	beq.n	8005b80 <W25qxx_ReadPage+0x110>
    	HAL_SPI_TransmitReceive_DMA(portFLASH, pageTmp, pageTmp, lens);
 8005b5a:	4b20      	ldr	r3, [pc, #128]	; (8005bdc <W25qxx_ReadPage+0x16c>)
 8005b5c:	6818      	ldr	r0, [r3, #0]
 8005b5e:	8afb      	ldrh	r3, [r7, #22]
 8005b60:	4a1b      	ldr	r2, [pc, #108]	; (8005bd0 <W25qxx_ReadPage+0x160>)
 8005b62:	491b      	ldr	r1, [pc, #108]	; (8005bd0 <W25qxx_ReadPage+0x160>)
 8005b64:	f005 f83e 	bl	800abe4 <HAL_SPI_TransmitReceive_DMA>
    	while (!spiRdy) {
 8005b68:	e002      	b.n	8005b70 <W25qxx_ReadPage+0x100>
    		W25qxx_Delay(1);
 8005b6a:	2001      	movs	r0, #1
 8005b6c:	f000 f946 	bl	8005dfc <HAL_Delay>
    	while (!spiRdy) {
 8005b70:	4b18      	ldr	r3, [pc, #96]	; (8005bd4 <W25qxx_ReadPage+0x164>)
 8005b72:	781b      	ldrb	r3, [r3, #0]
 8005b74:	2b00      	cmp	r3, #0
 8005b76:	d0f8      	beq.n	8005b6a <W25qxx_ReadPage+0xfa>
    	}
w25_withDMA = 0;
 8005b78:	4b17      	ldr	r3, [pc, #92]	; (8005bd8 <W25qxx_ReadPage+0x168>)
 8005b7a:	2200      	movs	r2, #0
 8005b7c:	701a      	strb	r2, [r3, #0]
 8005b7e:	e017      	b.n	8005bb0 <W25qxx_ReadPage+0x140>
    } else {
    	if (HAL_SPI_TransmitReceive(portFLASH, pageTmp, pageTmp, lens, min_wait_ms) != HAL_OK) devError |= devSPI;
 8005b80:	4b16      	ldr	r3, [pc, #88]	; (8005bdc <W25qxx_ReadPage+0x16c>)
 8005b82:	6818      	ldr	r0, [r3, #0]
 8005b84:	22fa      	movs	r2, #250	; 0xfa
 8005b86:	8afb      	ldrh	r3, [r7, #22]
 8005b88:	9200      	str	r2, [sp, #0]
 8005b8a:	4a11      	ldr	r2, [pc, #68]	; (8005bd0 <W25qxx_ReadPage+0x160>)
 8005b8c:	4910      	ldr	r1, [pc, #64]	; (8005bd0 <W25qxx_ReadPage+0x160>)
 8005b8e:	f004 fd22 	bl	800a5d6 <HAL_SPI_TransmitReceive>
 8005b92:	4603      	mov	r3, r0
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d006      	beq.n	8005ba6 <W25qxx_ReadPage+0x136>
 8005b98:	4b11      	ldr	r3, [pc, #68]	; (8005be0 <W25qxx_ReadPage+0x170>)
 8005b9a:	881b      	ldrh	r3, [r3, #0]
 8005b9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ba0:	b29a      	uxth	r2, r3
 8005ba2:	4b0f      	ldr	r3, [pc, #60]	; (8005be0 <W25qxx_ReadPage+0x170>)
 8005ba4:	801a      	strh	r2, [r3, #0]
    	W25_UNSELECT();
 8005ba6:	f7ff fb47 	bl	8005238 <W25_UNSELECT>

    	spiRdy = 1;
 8005baa:	4b0a      	ldr	r3, [pc, #40]	; (8005bd4 <W25qxx_ReadPage+0x164>)
 8005bac:	2201      	movs	r2, #1
 8005bae:	701a      	strb	r2, [r3, #0]
    }
	memcpy(pBuffer, &pageTmp[PAGE_HDR_BYTES], NumByteToRead_up_to_PageSize);//w25qxx.PageSize);
 8005bb0:	683a      	ldr	r2, [r7, #0]
 8005bb2:	490c      	ldr	r1, [pc, #48]	; (8005be4 <W25qxx_ReadPage+0x174>)
 8005bb4:	68f8      	ldr	r0, [r7, #12]
 8005bb6:	f007 ffc5 	bl	800db44 <memcpy>
    	Report(0, "\r\n");
    	Report(1, "%s done after %u ms\r\n", __func__, StartTime);
#endif


    w25qxx.Lock = 0;
 8005bba:	4b04      	ldr	r3, [pc, #16]	; (8005bcc <W25qxx_ReadPage+0x15c>)
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
}
 8005bc2:	bf00      	nop
 8005bc4:	3718      	adds	r7, #24
 8005bc6:	46bd      	mov	sp, r7
 8005bc8:	bd80      	pop	{r7, pc}
 8005bca:	bf00      	nop
 8005bcc:	20002c94 	.word	0x20002c94
 8005bd0:	20002cbc 	.word	0x20002cbc
 8005bd4:	200001a0 	.word	0x200001a0
 8005bd8:	20002dc1 	.word	0x20002dc1
 8005bdc:	2000000c 	.word	0x2000000c
 8005be0:	20001430 	.word	0x20001430
 8005be4:	20002cc0 	.word	0x20002cc0

08005be8 <W25qxx_ReadSector>:
//------------------------------------------------------------------------------------------
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8005be8:	b580      	push	{r7, lr}
 8005bea:	b088      	sub	sp, #32
 8005bec:	af00      	add	r7, sp, #0
 8005bee:	60f8      	str	r0, [r7, #12]
 8005bf0:	60b9      	str	r1, [r7, #8]
 8005bf2:	607a      	str	r2, [r7, #4]
 8005bf4:	603b      	str	r3, [r7, #0]
    if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || !NumByteToRead_up_to_SectorSize)
 8005bf6:	4b31      	ldr	r3, [pc, #196]	; (8005cbc <W25qxx_ReadSector+0xd4>)
 8005bf8:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8005bfc:	683a      	ldr	r2, [r7, #0]
 8005bfe:	429a      	cmp	r2, r3
 8005c00:	d802      	bhi.n	8005c08 <W25qxx_ReadSector+0x20>
 8005c02:	683b      	ldr	r3, [r7, #0]
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d103      	bne.n	8005c10 <W25qxx_ReadSector+0x28>
                NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8005c08:	4b2c      	ldr	r3, [pc, #176]	; (8005cbc <W25qxx_ReadSector+0xd4>)
 8005c0a:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8005c0e:	603b      	str	r3, [r7, #0]
    Report(1, "%s:0x%X(%u), Offset:%u ,Read %u Bytes, begin...\r\n",
                 __func__, Sector_Address, Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
    //W25qxx_Delay(100);
#endif

    if (OffsetInByte >= w25qxx.SectorSize) {
 8005c10:	4b2a      	ldr	r3, [pc, #168]	; (8005cbc <W25qxx_ReadSector+0xd4>)
 8005c12:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	429a      	cmp	r2, r3
 8005c1a:	d24b      	bcs.n	8005cb4 <W25qxx_ReadSector+0xcc>
        return;
    }

    int32_t BytesToRead;
    uint32_t LocalOffset, StartPage;
    if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8005c1c:	687a      	ldr	r2, [r7, #4]
 8005c1e:	683b      	ldr	r3, [r7, #0]
 8005c20:	441a      	add	r2, r3
 8005c22:	4b26      	ldr	r3, [pc, #152]	; (8005cbc <W25qxx_ReadSector+0xd4>)
 8005c24:	f8d3 300f 	ldr.w	r3, [r3, #15]
 8005c28:	429a      	cmp	r2, r3
 8005c2a:	d906      	bls.n	8005c3a <W25qxx_ReadSector+0x52>
        BytesToRead = w25qxx.SectorSize - OffsetInByte;
 8005c2c:	4b23      	ldr	r3, [pc, #140]	; (8005cbc <W25qxx_ReadSector+0xd4>)
 8005c2e:	f8d3 200f 	ldr.w	r2, [r3, #15]
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	1ad3      	subs	r3, r2, r3
 8005c36:	61fb      	str	r3, [r7, #28]
 8005c38:	e001      	b.n	8005c3e <W25qxx_ReadSector+0x56>
    else
        BytesToRead = NumByteToRead_up_to_SectorSize;
 8005c3a:	683b      	ldr	r3, [r7, #0]
 8005c3c:	61fb      	str	r3, [r7, #28]
    StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8005c3e:	68b8      	ldr	r0, [r7, #8]
 8005c40:	f7ff fd1e 	bl	8005680 <W25qxx_SectorToPage>
 8005c44:	4602      	mov	r2, r0
 8005c46:	4b1d      	ldr	r3, [pc, #116]	; (8005cbc <W25qxx_ReadSector+0xd4>)
 8005c48:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005c4c:	b29b      	uxth	r3, r3
 8005c4e:	4619      	mov	r1, r3
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	fbb3 f3f1 	udiv	r3, r3, r1
 8005c56:	4413      	add	r3, r2
 8005c58:	617b      	str	r3, [r7, #20]
    LocalOffset = OffsetInByte % w25qxx.PageSize;
 8005c5a:	4b18      	ldr	r3, [pc, #96]	; (8005cbc <W25qxx_ReadSector+0xd4>)
 8005c5c:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005c60:	b29b      	uxth	r3, r3
 8005c62:	461a      	mov	r2, r3
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	fbb3 f1f2 	udiv	r1, r3, r2
 8005c6a:	fb01 f202 	mul.w	r2, r1, r2
 8005c6e:	1a9b      	subs	r3, r3, r2
 8005c70:	61bb      	str	r3, [r7, #24]
    do {
        W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8005c72:	69fb      	ldr	r3, [r7, #28]
 8005c74:	69ba      	ldr	r2, [r7, #24]
 8005c76:	6979      	ldr	r1, [r7, #20]
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f7ff fef9 	bl	8005a70 <W25qxx_ReadPage>
        StartPage++;
 8005c7e:	697b      	ldr	r3, [r7, #20]
 8005c80:	3301      	adds	r3, #1
 8005c82:	617b      	str	r3, [r7, #20]
        BytesToRead -= w25qxx.PageSize - LocalOffset;
 8005c84:	4b0d      	ldr	r3, [pc, #52]	; (8005cbc <W25qxx_ReadSector+0xd4>)
 8005c86:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005c8a:	b29b      	uxth	r3, r3
 8005c8c:	461a      	mov	r2, r3
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	1a9a      	subs	r2, r3, r2
 8005c92:	69fb      	ldr	r3, [r7, #28]
 8005c94:	4413      	add	r3, r2
 8005c96:	61fb      	str	r3, [r7, #28]
        pBuffer += w25qxx.PageSize;
 8005c98:	4b08      	ldr	r3, [pc, #32]	; (8005cbc <W25qxx_ReadSector+0xd4>)
 8005c9a:	f8b3 3009 	ldrh.w	r3, [r3, #9]
 8005c9e:	b29b      	uxth	r3, r3
 8005ca0:	461a      	mov	r2, r3
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	4413      	add	r3, r2
 8005ca6:	60fb      	str	r3, [r7, #12]
        LocalOffset = 0;
 8005ca8:	2300      	movs	r3, #0
 8005caa:	61bb      	str	r3, [r7, #24]
    } while(BytesToRead > 0);
 8005cac:	69fb      	ldr	r3, [r7, #28]
 8005cae:	2b00      	cmp	r3, #0
 8005cb0:	dcdf      	bgt.n	8005c72 <W25qxx_ReadSector+0x8a>
 8005cb2:	e000      	b.n	8005cb6 <W25qxx_ReadSector+0xce>
        return;
 8005cb4:	bf00      	nop
#ifdef W25QXX_DEBUG
    Report(1, "%s done\r\n", __func__);
    //W25qxx_Delay(100);
#endif

}
 8005cb6:	3720      	adds	r7, #32
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}
 8005cbc:	20002c94 	.word	0x20002c94

08005cc0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8005cc0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005cf8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005cc4:	f7ff fa9a 	bl	80051fc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005cc8:	480c      	ldr	r0, [pc, #48]	; (8005cfc <LoopForever+0x6>)
  ldr r1, =_edata
 8005cca:	490d      	ldr	r1, [pc, #52]	; (8005d00 <LoopForever+0xa>)
  ldr r2, =_sidata
 8005ccc:	4a0d      	ldr	r2, [pc, #52]	; (8005d04 <LoopForever+0xe>)
  movs r3, #0
 8005cce:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8005cd0:	e002      	b.n	8005cd8 <LoopCopyDataInit>

08005cd2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005cd2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005cd4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005cd6:	3304      	adds	r3, #4

08005cd8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005cd8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005cda:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8005cdc:	d3f9      	bcc.n	8005cd2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8005cde:	4a0a      	ldr	r2, [pc, #40]	; (8005d08 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005ce0:	4c0a      	ldr	r4, [pc, #40]	; (8005d0c <LoopForever+0x16>)
  movs r3, #0
 8005ce2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005ce4:	e001      	b.n	8005cea <LoopFillZerobss>

08005ce6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005ce6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005ce8:	3204      	adds	r2, #4

08005cea <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8005cea:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8005cec:	d3fb      	bcc.n	8005ce6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005cee:	f007 ff05 	bl	800dafc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8005cf2:	f7fc f803 	bl	8001cfc <main>

08005cf6 <LoopForever>:

LoopForever:
    b LoopForever
 8005cf6:	e7fe      	b.n	8005cf6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005cf8:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8005cfc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8005d00:	200003d0 	.word	0x200003d0
  ldr r2, =_sidata
 8005d04:	08013834 	.word	0x08013834
  ldr r2, =_sbss
 8005d08:	200003d0 	.word	0x200003d0
  ldr r4, =_ebss
 8005d0c:	20002dd8 	.word	0x20002dd8

08005d10 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005d10:	e7fe      	b.n	8005d10 <ADC1_2_IRQHandler>

08005d12 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8005d12:	b580      	push	{r7, lr}
 8005d14:	b082      	sub	sp, #8
 8005d16:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8005d18:	2300      	movs	r3, #0
 8005d1a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005d1c:	2003      	movs	r0, #3
 8005d1e:	f000 f985 	bl	800602c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8005d22:	200f      	movs	r0, #15
 8005d24:	f000 f80e 	bl	8005d44 <HAL_InitTick>
 8005d28:	4603      	mov	r3, r0
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d002      	beq.n	8005d34 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8005d2e:	2301      	movs	r3, #1
 8005d30:	71fb      	strb	r3, [r7, #7]
 8005d32:	e001      	b.n	8005d38 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8005d34:	f7fe fdfc 	bl	8004930 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8005d38:	79fb      	ldrb	r3, [r7, #7]
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	3708      	adds	r7, #8
 8005d3e:	46bd      	mov	sp, r7
 8005d40:	bd80      	pop	{r7, pc}
	...

08005d44 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005d44:	b580      	push	{r7, lr}
 8005d46:	b084      	sub	sp, #16
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8005d4c:	2300      	movs	r3, #0
 8005d4e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8005d50:	4b17      	ldr	r3, [pc, #92]	; (8005db0 <HAL_InitTick+0x6c>)
 8005d52:	781b      	ldrb	r3, [r3, #0]
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d023      	beq.n	8005da0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8005d58:	4b16      	ldr	r3, [pc, #88]	; (8005db4 <HAL_InitTick+0x70>)
 8005d5a:	681a      	ldr	r2, [r3, #0]
 8005d5c:	4b14      	ldr	r3, [pc, #80]	; (8005db0 <HAL_InitTick+0x6c>)
 8005d5e:	781b      	ldrb	r3, [r3, #0]
 8005d60:	4619      	mov	r1, r3
 8005d62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8005d66:	fbb3 f3f1 	udiv	r3, r3, r1
 8005d6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d6e:	4618      	mov	r0, r3
 8005d70:	f000 f99f 	bl	80060b2 <HAL_SYSTICK_Config>
 8005d74:	4603      	mov	r3, r0
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d10f      	bne.n	8005d9a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	2b0f      	cmp	r3, #15
 8005d7e:	d809      	bhi.n	8005d94 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005d80:	2200      	movs	r2, #0
 8005d82:	6879      	ldr	r1, [r7, #4]
 8005d84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d88:	f000 f95b 	bl	8006042 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8005d8c:	4a0a      	ldr	r2, [pc, #40]	; (8005db8 <HAL_InitTick+0x74>)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6013      	str	r3, [r2, #0]
 8005d92:	e007      	b.n	8005da4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8005d94:	2301      	movs	r3, #1
 8005d96:	73fb      	strb	r3, [r7, #15]
 8005d98:	e004      	b.n	8005da4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	73fb      	strb	r3, [r7, #15]
 8005d9e:	e001      	b.n	8005da4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8005da0:	2301      	movs	r3, #1
 8005da2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005da4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005da6:	4618      	mov	r0, r3
 8005da8:	3710      	adds	r7, #16
 8005daa:	46bd      	mov	sp, r7
 8005dac:	bd80      	pop	{r7, pc}
 8005dae:	bf00      	nop
 8005db0:	200001f8 	.word	0x200001f8
 8005db4:	200001c4 	.word	0x200001c4
 8005db8:	200001f4 	.word	0x200001f4

08005dbc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005dc0:	4b06      	ldr	r3, [pc, #24]	; (8005ddc <HAL_IncTick+0x20>)
 8005dc2:	781b      	ldrb	r3, [r3, #0]
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	4b06      	ldr	r3, [pc, #24]	; (8005de0 <HAL_IncTick+0x24>)
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	4413      	add	r3, r2
 8005dcc:	4a04      	ldr	r2, [pc, #16]	; (8005de0 <HAL_IncTick+0x24>)
 8005dce:	6013      	str	r3, [r2, #0]
}
 8005dd0:	bf00      	nop
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dd8:	4770      	bx	lr
 8005dda:	bf00      	nop
 8005ddc:	200001f8 	.word	0x200001f8
 8005de0:	20002dc4 	.word	0x20002dc4

08005de4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8005de4:	b480      	push	{r7}
 8005de6:	af00      	add	r7, sp, #0
  return uwTick;
 8005de8:	4b03      	ldr	r3, [pc, #12]	; (8005df8 <HAL_GetTick+0x14>)
 8005dea:	681b      	ldr	r3, [r3, #0]
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	46bd      	mov	sp, r7
 8005df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005df4:	4770      	bx	lr
 8005df6:	bf00      	nop
 8005df8:	20002dc4 	.word	0x20002dc4

08005dfc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	b084      	sub	sp, #16
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005e04:	f7ff ffee 	bl	8005de4 <HAL_GetTick>
 8005e08:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005e0e:	68fb      	ldr	r3, [r7, #12]
 8005e10:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005e14:	d005      	beq.n	8005e22 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8005e16:	4b0a      	ldr	r3, [pc, #40]	; (8005e40 <HAL_Delay+0x44>)
 8005e18:	781b      	ldrb	r3, [r3, #0]
 8005e1a:	461a      	mov	r2, r3
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	4413      	add	r3, r2
 8005e20:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005e22:	bf00      	nop
 8005e24:	f7ff ffde 	bl	8005de4 <HAL_GetTick>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	1ad3      	subs	r3, r2, r3
 8005e2e:	68fa      	ldr	r2, [r7, #12]
 8005e30:	429a      	cmp	r2, r3
 8005e32:	d8f7      	bhi.n	8005e24 <HAL_Delay+0x28>
  {
  }
}
 8005e34:	bf00      	nop
 8005e36:	bf00      	nop
 8005e38:	3710      	adds	r7, #16
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	bd80      	pop	{r7, pc}
 8005e3e:	bf00      	nop
 8005e40:	200001f8 	.word	0x200001f8

08005e44 <__NVIC_SetPriorityGrouping>:
{
 8005e44:	b480      	push	{r7}
 8005e46:	b085      	sub	sp, #20
 8005e48:	af00      	add	r7, sp, #0
 8005e4a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	f003 0307 	and.w	r3, r3, #7
 8005e52:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005e54:	4b0c      	ldr	r3, [pc, #48]	; (8005e88 <__NVIC_SetPriorityGrouping+0x44>)
 8005e56:	68db      	ldr	r3, [r3, #12]
 8005e58:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005e5a:	68ba      	ldr	r2, [r7, #8]
 8005e5c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8005e60:	4013      	ands	r3, r2
 8005e62:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005e68:	68bb      	ldr	r3, [r7, #8]
 8005e6a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005e6c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005e70:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005e74:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8005e76:	4a04      	ldr	r2, [pc, #16]	; (8005e88 <__NVIC_SetPriorityGrouping+0x44>)
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	60d3      	str	r3, [r2, #12]
}
 8005e7c:	bf00      	nop
 8005e7e:	3714      	adds	r7, #20
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr
 8005e88:	e000ed00 	.word	0xe000ed00

08005e8c <__NVIC_GetPriorityGrouping>:
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005e90:	4b04      	ldr	r3, [pc, #16]	; (8005ea4 <__NVIC_GetPriorityGrouping+0x18>)
 8005e92:	68db      	ldr	r3, [r3, #12]
 8005e94:	0a1b      	lsrs	r3, r3, #8
 8005e96:	f003 0307 	and.w	r3, r3, #7
}
 8005e9a:	4618      	mov	r0, r3
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr
 8005ea4:	e000ed00 	.word	0xe000ed00

08005ea8 <__NVIC_EnableIRQ>:
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	b083      	sub	sp, #12
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	4603      	mov	r3, r0
 8005eb0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005eb2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	db0b      	blt.n	8005ed2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005eba:	79fb      	ldrb	r3, [r7, #7]
 8005ebc:	f003 021f 	and.w	r2, r3, #31
 8005ec0:	4907      	ldr	r1, [pc, #28]	; (8005ee0 <__NVIC_EnableIRQ+0x38>)
 8005ec2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ec6:	095b      	lsrs	r3, r3, #5
 8005ec8:	2001      	movs	r0, #1
 8005eca:	fa00 f202 	lsl.w	r2, r0, r2
 8005ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8005ed2:	bf00      	nop
 8005ed4:	370c      	adds	r7, #12
 8005ed6:	46bd      	mov	sp, r7
 8005ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005edc:	4770      	bx	lr
 8005ede:	bf00      	nop
 8005ee0:	e000e100 	.word	0xe000e100

08005ee4 <__NVIC_DisableIRQ>:
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	4603      	mov	r3, r0
 8005eec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005eee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	db12      	blt.n	8005f1c <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ef6:	79fb      	ldrb	r3, [r7, #7]
 8005ef8:	f003 021f 	and.w	r2, r3, #31
 8005efc:	490a      	ldr	r1, [pc, #40]	; (8005f28 <__NVIC_DisableIRQ+0x44>)
 8005efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f02:	095b      	lsrs	r3, r3, #5
 8005f04:	2001      	movs	r0, #1
 8005f06:	fa00 f202 	lsl.w	r2, r0, r2
 8005f0a:	3320      	adds	r3, #32
 8005f0c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8005f10:	f3bf 8f4f 	dsb	sy
}
 8005f14:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8005f16:	f3bf 8f6f 	isb	sy
}
 8005f1a:	bf00      	nop
}
 8005f1c:	bf00      	nop
 8005f1e:	370c      	adds	r7, #12
 8005f20:	46bd      	mov	sp, r7
 8005f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f26:	4770      	bx	lr
 8005f28:	e000e100 	.word	0xe000e100

08005f2c <__NVIC_SetPriority>:
{
 8005f2c:	b480      	push	{r7}
 8005f2e:	b083      	sub	sp, #12
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	4603      	mov	r3, r0
 8005f34:	6039      	str	r1, [r7, #0]
 8005f36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f3c:	2b00      	cmp	r3, #0
 8005f3e:	db0a      	blt.n	8005f56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	b2da      	uxtb	r2, r3
 8005f44:	490c      	ldr	r1, [pc, #48]	; (8005f78 <__NVIC_SetPriority+0x4c>)
 8005f46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005f4a:	0112      	lsls	r2, r2, #4
 8005f4c:	b2d2      	uxtb	r2, r2
 8005f4e:	440b      	add	r3, r1
 8005f50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005f54:	e00a      	b.n	8005f6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005f56:	683b      	ldr	r3, [r7, #0]
 8005f58:	b2da      	uxtb	r2, r3
 8005f5a:	4908      	ldr	r1, [pc, #32]	; (8005f7c <__NVIC_SetPriority+0x50>)
 8005f5c:	79fb      	ldrb	r3, [r7, #7]
 8005f5e:	f003 030f 	and.w	r3, r3, #15
 8005f62:	3b04      	subs	r3, #4
 8005f64:	0112      	lsls	r2, r2, #4
 8005f66:	b2d2      	uxtb	r2, r2
 8005f68:	440b      	add	r3, r1
 8005f6a:	761a      	strb	r2, [r3, #24]
}
 8005f6c:	bf00      	nop
 8005f6e:	370c      	adds	r7, #12
 8005f70:	46bd      	mov	sp, r7
 8005f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f76:	4770      	bx	lr
 8005f78:	e000e100 	.word	0xe000e100
 8005f7c:	e000ed00 	.word	0xe000ed00

08005f80 <NVIC_EncodePriority>:
{
 8005f80:	b480      	push	{r7}
 8005f82:	b089      	sub	sp, #36	; 0x24
 8005f84:	af00      	add	r7, sp, #0
 8005f86:	60f8      	str	r0, [r7, #12]
 8005f88:	60b9      	str	r1, [r7, #8]
 8005f8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	f003 0307 	and.w	r3, r3, #7
 8005f92:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005f94:	69fb      	ldr	r3, [r7, #28]
 8005f96:	f1c3 0307 	rsb	r3, r3, #7
 8005f9a:	2b04      	cmp	r3, #4
 8005f9c:	bf28      	it	cs
 8005f9e:	2304      	movcs	r3, #4
 8005fa0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005fa2:	69fb      	ldr	r3, [r7, #28]
 8005fa4:	3304      	adds	r3, #4
 8005fa6:	2b06      	cmp	r3, #6
 8005fa8:	d902      	bls.n	8005fb0 <NVIC_EncodePriority+0x30>
 8005faa:	69fb      	ldr	r3, [r7, #28]
 8005fac:	3b03      	subs	r3, #3
 8005fae:	e000      	b.n	8005fb2 <NVIC_EncodePriority+0x32>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fb4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005fb8:	69bb      	ldr	r3, [r7, #24]
 8005fba:	fa02 f303 	lsl.w	r3, r2, r3
 8005fbe:	43da      	mvns	r2, r3
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	401a      	ands	r2, r3
 8005fc4:	697b      	ldr	r3, [r7, #20]
 8005fc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005fc8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005fcc:	697b      	ldr	r3, [r7, #20]
 8005fce:	fa01 f303 	lsl.w	r3, r1, r3
 8005fd2:	43d9      	mvns	r1, r3
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005fd8:	4313      	orrs	r3, r2
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3724      	adds	r7, #36	; 0x24
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fe4:	4770      	bx	lr
	...

08005fe8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005fe8:	b580      	push	{r7, lr}
 8005fea:	b082      	sub	sp, #8
 8005fec:	af00      	add	r7, sp, #0
 8005fee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005ff8:	d301      	bcc.n	8005ffe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005ffa:	2301      	movs	r3, #1
 8005ffc:	e00f      	b.n	800601e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ffe:	4a0a      	ldr	r2, [pc, #40]	; (8006028 <SysTick_Config+0x40>)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	3b01      	subs	r3, #1
 8006004:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006006:	210f      	movs	r1, #15
 8006008:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800600c:	f7ff ff8e 	bl	8005f2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006010:	4b05      	ldr	r3, [pc, #20]	; (8006028 <SysTick_Config+0x40>)
 8006012:	2200      	movs	r2, #0
 8006014:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006016:	4b04      	ldr	r3, [pc, #16]	; (8006028 <SysTick_Config+0x40>)
 8006018:	2207      	movs	r2, #7
 800601a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800601c:	2300      	movs	r3, #0
}
 800601e:	4618      	mov	r0, r3
 8006020:	3708      	adds	r7, #8
 8006022:	46bd      	mov	sp, r7
 8006024:	bd80      	pop	{r7, pc}
 8006026:	bf00      	nop
 8006028:	e000e010 	.word	0xe000e010

0800602c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b082      	sub	sp, #8
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006034:	6878      	ldr	r0, [r7, #4]
 8006036:	f7ff ff05 	bl	8005e44 <__NVIC_SetPriorityGrouping>
}
 800603a:	bf00      	nop
 800603c:	3708      	adds	r7, #8
 800603e:	46bd      	mov	sp, r7
 8006040:	bd80      	pop	{r7, pc}

08006042 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006042:	b580      	push	{r7, lr}
 8006044:	b086      	sub	sp, #24
 8006046:	af00      	add	r7, sp, #0
 8006048:	4603      	mov	r3, r0
 800604a:	60b9      	str	r1, [r7, #8]
 800604c:	607a      	str	r2, [r7, #4]
 800604e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8006050:	2300      	movs	r3, #0
 8006052:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006054:	f7ff ff1a 	bl	8005e8c <__NVIC_GetPriorityGrouping>
 8006058:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800605a:	687a      	ldr	r2, [r7, #4]
 800605c:	68b9      	ldr	r1, [r7, #8]
 800605e:	6978      	ldr	r0, [r7, #20]
 8006060:	f7ff ff8e 	bl	8005f80 <NVIC_EncodePriority>
 8006064:	4602      	mov	r2, r0
 8006066:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800606a:	4611      	mov	r1, r2
 800606c:	4618      	mov	r0, r3
 800606e:	f7ff ff5d 	bl	8005f2c <__NVIC_SetPriority>
}
 8006072:	bf00      	nop
 8006074:	3718      	adds	r7, #24
 8006076:	46bd      	mov	sp, r7
 8006078:	bd80      	pop	{r7, pc}

0800607a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800607a:	b580      	push	{r7, lr}
 800607c:	b082      	sub	sp, #8
 800607e:	af00      	add	r7, sp, #0
 8006080:	4603      	mov	r3, r0
 8006082:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006084:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006088:	4618      	mov	r0, r3
 800608a:	f7ff ff0d 	bl	8005ea8 <__NVIC_EnableIRQ>
}
 800608e:	bf00      	nop
 8006090:	3708      	adds	r7, #8
 8006092:	46bd      	mov	sp, r7
 8006094:	bd80      	pop	{r7, pc}

08006096 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8006096:	b580      	push	{r7, lr}
 8006098:	b082      	sub	sp, #8
 800609a:	af00      	add	r7, sp, #0
 800609c:	4603      	mov	r3, r0
 800609e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80060a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80060a4:	4618      	mov	r0, r3
 80060a6:	f7ff ff1d 	bl	8005ee4 <__NVIC_DisableIRQ>
}
 80060aa:	bf00      	nop
 80060ac:	3708      	adds	r7, #8
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}

080060b2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80060b2:	b580      	push	{r7, lr}
 80060b4:	b082      	sub	sp, #8
 80060b6:	af00      	add	r7, sp, #0
 80060b8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80060ba:	6878      	ldr	r0, [r7, #4]
 80060bc:	f7ff ff94 	bl	8005fe8 <SysTick_Config>
 80060c0:	4603      	mov	r3, r0
}
 80060c2:	4618      	mov	r0, r3
 80060c4:	3708      	adds	r7, #8
 80060c6:	46bd      	mov	sp, r7
 80060c8:	bd80      	pop	{r7, pc}
	...

080060cc <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80060cc:	b480      	push	{r7}
 80060ce:	b085      	sub	sp, #20
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d101      	bne.n	80060de <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e098      	b.n	8006210 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	461a      	mov	r2, r3
 80060e4:	4b4d      	ldr	r3, [pc, #308]	; (800621c <HAL_DMA_Init+0x150>)
 80060e6:	429a      	cmp	r2, r3
 80060e8:	d80f      	bhi.n	800610a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	461a      	mov	r2, r3
 80060f0:	4b4b      	ldr	r3, [pc, #300]	; (8006220 <HAL_DMA_Init+0x154>)
 80060f2:	4413      	add	r3, r2
 80060f4:	4a4b      	ldr	r2, [pc, #300]	; (8006224 <HAL_DMA_Init+0x158>)
 80060f6:	fba2 2303 	umull	r2, r3, r2, r3
 80060fa:	091b      	lsrs	r3, r3, #4
 80060fc:	009a      	lsls	r2, r3, #2
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a48      	ldr	r2, [pc, #288]	; (8006228 <HAL_DMA_Init+0x15c>)
 8006106:	641a      	str	r2, [r3, #64]	; 0x40
 8006108:	e00e      	b.n	8006128 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	681b      	ldr	r3, [r3, #0]
 800610e:	461a      	mov	r2, r3
 8006110:	4b46      	ldr	r3, [pc, #280]	; (800622c <HAL_DMA_Init+0x160>)
 8006112:	4413      	add	r3, r2
 8006114:	4a43      	ldr	r2, [pc, #268]	; (8006224 <HAL_DMA_Init+0x158>)
 8006116:	fba2 2303 	umull	r2, r3, r2, r3
 800611a:	091b      	lsrs	r3, r3, #4
 800611c:	009a      	lsls	r2, r3, #2
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a42      	ldr	r2, [pc, #264]	; (8006230 <HAL_DMA_Init+0x164>)
 8006126:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2202      	movs	r2, #2
 800612c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800613e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006142:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800614c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	691b      	ldr	r3, [r3, #16]
 8006152:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006158:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	699b      	ldr	r3, [r3, #24]
 800615e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006164:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6a1b      	ldr	r3, [r3, #32]
 800616a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800616c:	68fa      	ldr	r2, [r7, #12]
 800616e:	4313      	orrs	r3, r2
 8006170:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	68fa      	ldr	r2, [r7, #12]
 8006178:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	689b      	ldr	r3, [r3, #8]
 800617e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006182:	d039      	beq.n	80061f8 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006188:	4a27      	ldr	r2, [pc, #156]	; (8006228 <HAL_DMA_Init+0x15c>)
 800618a:	4293      	cmp	r3, r2
 800618c:	d11a      	bne.n	80061c4 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800618e:	4b29      	ldr	r3, [pc, #164]	; (8006234 <HAL_DMA_Init+0x168>)
 8006190:	681a      	ldr	r2, [r3, #0]
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006196:	f003 031c 	and.w	r3, r3, #28
 800619a:	210f      	movs	r1, #15
 800619c:	fa01 f303 	lsl.w	r3, r1, r3
 80061a0:	43db      	mvns	r3, r3
 80061a2:	4924      	ldr	r1, [pc, #144]	; (8006234 <HAL_DMA_Init+0x168>)
 80061a4:	4013      	ands	r3, r2
 80061a6:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80061a8:	4b22      	ldr	r3, [pc, #136]	; (8006234 <HAL_DMA_Init+0x168>)
 80061aa:	681a      	ldr	r2, [r3, #0]
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	6859      	ldr	r1, [r3, #4]
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061b4:	f003 031c 	and.w	r3, r3, #28
 80061b8:	fa01 f303 	lsl.w	r3, r1, r3
 80061bc:	491d      	ldr	r1, [pc, #116]	; (8006234 <HAL_DMA_Init+0x168>)
 80061be:	4313      	orrs	r3, r2
 80061c0:	600b      	str	r3, [r1, #0]
 80061c2:	e019      	b.n	80061f8 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80061c4:	4b1c      	ldr	r3, [pc, #112]	; (8006238 <HAL_DMA_Init+0x16c>)
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061cc:	f003 031c 	and.w	r3, r3, #28
 80061d0:	210f      	movs	r1, #15
 80061d2:	fa01 f303 	lsl.w	r3, r1, r3
 80061d6:	43db      	mvns	r3, r3
 80061d8:	4917      	ldr	r1, [pc, #92]	; (8006238 <HAL_DMA_Init+0x16c>)
 80061da:	4013      	ands	r3, r2
 80061dc:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80061de:	4b16      	ldr	r3, [pc, #88]	; (8006238 <HAL_DMA_Init+0x16c>)
 80061e0:	681a      	ldr	r2, [r3, #0]
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	6859      	ldr	r1, [r3, #4]
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80061ea:	f003 031c 	and.w	r3, r3, #28
 80061ee:	fa01 f303 	lsl.w	r3, r1, r3
 80061f2:	4911      	ldr	r1, [pc, #68]	; (8006238 <HAL_DMA_Init+0x16c>)
 80061f4:	4313      	orrs	r3, r2
 80061f6:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2200      	movs	r2, #0
 80061fc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	2201      	movs	r2, #1
 8006202:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2200      	movs	r2, #0
 800620a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800620e:	2300      	movs	r3, #0
}
 8006210:	4618      	mov	r0, r3
 8006212:	3714      	adds	r7, #20
 8006214:	46bd      	mov	sp, r7
 8006216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800621a:	4770      	bx	lr
 800621c:	40020407 	.word	0x40020407
 8006220:	bffdfff8 	.word	0xbffdfff8
 8006224:	cccccccd 	.word	0xcccccccd
 8006228:	40020000 	.word	0x40020000
 800622c:	bffdfbf8 	.word	0xbffdfbf8
 8006230:	40020400 	.word	0x40020400
 8006234:	400200a8 	.word	0x400200a8
 8006238:	400204a8 	.word	0x400204a8

0800623c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800623c:	b580      	push	{r7, lr}
 800623e:	b086      	sub	sp, #24
 8006240:	af00      	add	r7, sp, #0
 8006242:	60f8      	str	r0, [r7, #12]
 8006244:	60b9      	str	r1, [r7, #8]
 8006246:	607a      	str	r2, [r7, #4]
 8006248:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800624a:	2300      	movs	r3, #0
 800624c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8006254:	2b01      	cmp	r3, #1
 8006256:	d101      	bne.n	800625c <HAL_DMA_Start_IT+0x20>
 8006258:	2302      	movs	r3, #2
 800625a:	e04b      	b.n	80062f4 <HAL_DMA_Start_IT+0xb8>
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	2201      	movs	r2, #1
 8006260:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b01      	cmp	r3, #1
 800626e:	d13a      	bne.n	80062e6 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2202      	movs	r2, #2
 8006274:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006278:	68fb      	ldr	r3, [r7, #12]
 800627a:	2200      	movs	r2, #0
 800627c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	681a      	ldr	r2, [r3, #0]
 8006284:	68fb      	ldr	r3, [r7, #12]
 8006286:	681b      	ldr	r3, [r3, #0]
 8006288:	f022 0201 	bic.w	r2, r2, #1
 800628c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	687a      	ldr	r2, [r7, #4]
 8006292:	68b9      	ldr	r1, [r7, #8]
 8006294:	68f8      	ldr	r0, [r7, #12]
 8006296:	f000 f96d 	bl	8006574 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800629a:	68fb      	ldr	r3, [r7, #12]
 800629c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d008      	beq.n	80062b4 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	681a      	ldr	r2, [r3, #0]
 80062a8:	68fb      	ldr	r3, [r7, #12]
 80062aa:	681b      	ldr	r3, [r3, #0]
 80062ac:	f042 020e 	orr.w	r2, r2, #14
 80062b0:	601a      	str	r2, [r3, #0]
 80062b2:	e00f      	b.n	80062d4 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	681a      	ldr	r2, [r3, #0]
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	f022 0204 	bic.w	r2, r2, #4
 80062c2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80062c4:	68fb      	ldr	r3, [r7, #12]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	681a      	ldr	r2, [r3, #0]
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f042 020a 	orr.w	r2, r2, #10
 80062d2:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	f042 0201 	orr.w	r2, r2, #1
 80062e2:	601a      	str	r2, [r3, #0]
 80062e4:	e005      	b.n	80062f2 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80062e6:	68fb      	ldr	r3, [r7, #12]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80062ee:	2302      	movs	r3, #2
 80062f0:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80062f2:	7dfb      	ldrb	r3, [r7, #23]
}
 80062f4:	4618      	mov	r0, r3
 80062f6:	3718      	adds	r7, #24
 80062f8:	46bd      	mov	sp, r7
 80062fa:	bd80      	pop	{r7, pc}

080062fc <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006304:	2300      	movs	r3, #0
 8006306:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800630e:	b2db      	uxtb	r3, r3
 8006310:	2b02      	cmp	r3, #2
 8006312:	d008      	beq.n	8006326 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2204      	movs	r2, #4
 8006318:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	2200      	movs	r2, #0
 800631e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8006322:	2301      	movs	r3, #1
 8006324:	e022      	b.n	800636c <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	681a      	ldr	r2, [r3, #0]
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f022 020e 	bic.w	r2, r2, #14
 8006334:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	681a      	ldr	r2, [r3, #0]
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	681b      	ldr	r3, [r3, #0]
 8006340:	f022 0201 	bic.w	r2, r2, #1
 8006344:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006346:	687b      	ldr	r3, [r7, #4]
 8006348:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800634a:	f003 021c 	and.w	r2, r3, #28
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006352:	2101      	movs	r1, #1
 8006354:	fa01 f202 	lsl.w	r2, r1, r2
 8006358:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	2201      	movs	r2, #1
 800635e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 800636a:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800636c:	4618      	mov	r0, r3
 800636e:	3714      	adds	r7, #20
 8006370:	46bd      	mov	sp, r7
 8006372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006376:	4770      	bx	lr

08006378 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b084      	sub	sp, #16
 800637c:	af00      	add	r7, sp, #0
 800637e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006380:	2300      	movs	r3, #0
 8006382:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800638a:	b2db      	uxtb	r3, r3
 800638c:	2b02      	cmp	r3, #2
 800638e:	d005      	beq.n	800639c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	2204      	movs	r2, #4
 8006394:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8006396:	2301      	movs	r3, #1
 8006398:	73fb      	strb	r3, [r7, #15]
 800639a:	e029      	b.n	80063f0 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	681a      	ldr	r2, [r3, #0]
 80063a2:	687b      	ldr	r3, [r7, #4]
 80063a4:	681b      	ldr	r3, [r3, #0]
 80063a6:	f022 020e 	bic.w	r2, r2, #14
 80063aa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	681a      	ldr	r2, [r3, #0]
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	681b      	ldr	r3, [r3, #0]
 80063b6:	f022 0201 	bic.w	r2, r2, #1
 80063ba:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063c0:	f003 021c 	and.w	r2, r3, #28
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c8:	2101      	movs	r1, #1
 80063ca:	fa01 f202 	lsl.w	r2, r1, r2
 80063ce:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2201      	movs	r2, #1
 80063d4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	2200      	movs	r2, #0
 80063dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	d003      	beq.n	80063f0 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063ec:	6878      	ldr	r0, [r7, #4]
 80063ee:	4798      	blx	r3
    }
  }
  return status;
 80063f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80063f2:	4618      	mov	r0, r3
 80063f4:	3710      	adds	r7, #16
 80063f6:	46bd      	mov	sp, r7
 80063f8:	bd80      	pop	{r7, pc}

080063fa <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80063fa:	b580      	push	{r7, lr}
 80063fc:	b084      	sub	sp, #16
 80063fe:	af00      	add	r7, sp, #0
 8006400:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006416:	f003 031c 	and.w	r3, r3, #28
 800641a:	2204      	movs	r2, #4
 800641c:	409a      	lsls	r2, r3
 800641e:	68fb      	ldr	r3, [r7, #12]
 8006420:	4013      	ands	r3, r2
 8006422:	2b00      	cmp	r3, #0
 8006424:	d026      	beq.n	8006474 <HAL_DMA_IRQHandler+0x7a>
 8006426:	68bb      	ldr	r3, [r7, #8]
 8006428:	f003 0304 	and.w	r3, r3, #4
 800642c:	2b00      	cmp	r3, #0
 800642e:	d021      	beq.n	8006474 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0320 	and.w	r3, r3, #32
 800643a:	2b00      	cmp	r3, #0
 800643c:	d107      	bne.n	800644e <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	681a      	ldr	r2, [r3, #0]
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f022 0204 	bic.w	r2, r2, #4
 800644c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006452:	f003 021c 	and.w	r2, r3, #28
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800645a:	2104      	movs	r1, #4
 800645c:	fa01 f202 	lsl.w	r2, r1, r2
 8006460:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006466:	2b00      	cmp	r3, #0
 8006468:	d071      	beq.n	800654e <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800646e:	6878      	ldr	r0, [r7, #4]
 8006470:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8006472:	e06c      	b.n	800654e <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006478:	f003 031c 	and.w	r3, r3, #28
 800647c:	2202      	movs	r2, #2
 800647e:	409a      	lsls	r2, r3
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	4013      	ands	r3, r2
 8006484:	2b00      	cmp	r3, #0
 8006486:	d02e      	beq.n	80064e6 <HAL_DMA_IRQHandler+0xec>
 8006488:	68bb      	ldr	r3, [r7, #8]
 800648a:	f003 0302 	and.w	r3, r3, #2
 800648e:	2b00      	cmp	r3, #0
 8006490:	d029      	beq.n	80064e6 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f003 0320 	and.w	r3, r3, #32
 800649c:	2b00      	cmp	r3, #0
 800649e:	d10b      	bne.n	80064b8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f022 020a 	bic.w	r2, r2, #10
 80064ae:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	2201      	movs	r2, #1
 80064b4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064bc:	f003 021c 	and.w	r2, r3, #28
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064c4:	2102      	movs	r1, #2
 80064c6:	fa01 f202 	lsl.w	r2, r1, r2
 80064ca:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	2200      	movs	r2, #0
 80064d0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d038      	beq.n	800654e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80064e0:	6878      	ldr	r0, [r7, #4]
 80064e2:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80064e4:	e033      	b.n	800654e <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80064ea:	f003 031c 	and.w	r3, r3, #28
 80064ee:	2208      	movs	r2, #8
 80064f0:	409a      	lsls	r2, r3
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	4013      	ands	r3, r2
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d02a      	beq.n	8006550 <HAL_DMA_IRQHandler+0x156>
 80064fa:	68bb      	ldr	r3, [r7, #8]
 80064fc:	f003 0308 	and.w	r3, r3, #8
 8006500:	2b00      	cmp	r3, #0
 8006502:	d025      	beq.n	8006550 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	681a      	ldr	r2, [r3, #0]
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	f022 020e 	bic.w	r2, r2, #14
 8006512:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006518:	f003 021c 	and.w	r2, r3, #28
 800651c:	687b      	ldr	r3, [r7, #4]
 800651e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006520:	2101      	movs	r1, #1
 8006522:	fa01 f202 	lsl.w	r2, r1, r2
 8006526:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	2201      	movs	r2, #1
 800652c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2201      	movs	r2, #1
 8006532:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006536:	687b      	ldr	r3, [r7, #4]
 8006538:	2200      	movs	r2, #0
 800653a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006542:	2b00      	cmp	r3, #0
 8006544:	d004      	beq.n	8006550 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800654e:	bf00      	nop
 8006550:	bf00      	nop
}
 8006552:	3710      	adds	r7, #16
 8006554:	46bd      	mov	sp, r7
 8006556:	bd80      	pop	{r7, pc}

08006558 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8006558:	b480      	push	{r7}
 800655a:	b083      	sub	sp, #12
 800655c:	af00      	add	r7, sp, #0
 800655e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8006560:	687b      	ldr	r3, [r7, #4]
 8006562:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8006566:	b2db      	uxtb	r3, r3
}
 8006568:	4618      	mov	r0, r3
 800656a:	370c      	adds	r7, #12
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	60f8      	str	r0, [r7, #12]
 800657c:	60b9      	str	r1, [r7, #8]
 800657e:	607a      	str	r2, [r7, #4]
 8006580:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006586:	f003 021c 	and.w	r2, r3, #28
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800658e:	2101      	movs	r1, #1
 8006590:	fa01 f202 	lsl.w	r2, r1, r2
 8006594:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	683a      	ldr	r2, [r7, #0]
 800659c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	689b      	ldr	r3, [r3, #8]
 80065a2:	2b10      	cmp	r3, #16
 80065a4:	d108      	bne.n	80065b8 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80065a6:	68fb      	ldr	r3, [r7, #12]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	687a      	ldr	r2, [r7, #4]
 80065ac:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80065ae:	68fb      	ldr	r3, [r7, #12]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	68ba      	ldr	r2, [r7, #8]
 80065b4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80065b6:	e007      	b.n	80065c8 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	68ba      	ldr	r2, [r7, #8]
 80065be:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80065c0:	68fb      	ldr	r3, [r7, #12]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	687a      	ldr	r2, [r7, #4]
 80065c6:	60da      	str	r2, [r3, #12]
}
 80065c8:	bf00      	nop
 80065ca:	3714      	adds	r7, #20
 80065cc:	46bd      	mov	sp, r7
 80065ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d2:	4770      	bx	lr

080065d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80065d4:	b480      	push	{r7}
 80065d6:	b087      	sub	sp, #28
 80065d8:	af00      	add	r7, sp, #0
 80065da:	6078      	str	r0, [r7, #4]
 80065dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80065de:	2300      	movs	r3, #0
 80065e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80065e2:	e17f      	b.n	80068e4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80065e4:	683b      	ldr	r3, [r7, #0]
 80065e6:	681a      	ldr	r2, [r3, #0]
 80065e8:	2101      	movs	r1, #1
 80065ea:	697b      	ldr	r3, [r7, #20]
 80065ec:	fa01 f303 	lsl.w	r3, r1, r3
 80065f0:	4013      	ands	r3, r2
 80065f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80065f4:	68fb      	ldr	r3, [r7, #12]
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	f000 8171 	beq.w	80068de <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80065fc:	683b      	ldr	r3, [r7, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	f003 0303 	and.w	r3, r3, #3
 8006604:	2b01      	cmp	r3, #1
 8006606:	d005      	beq.n	8006614 <HAL_GPIO_Init+0x40>
 8006608:	683b      	ldr	r3, [r7, #0]
 800660a:	685b      	ldr	r3, [r3, #4]
 800660c:	f003 0303 	and.w	r3, r3, #3
 8006610:	2b02      	cmp	r3, #2
 8006612:	d130      	bne.n	8006676 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	689b      	ldr	r3, [r3, #8]
 8006618:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	005b      	lsls	r3, r3, #1
 800661e:	2203      	movs	r2, #3
 8006620:	fa02 f303 	lsl.w	r3, r2, r3
 8006624:	43db      	mvns	r3, r3
 8006626:	693a      	ldr	r2, [r7, #16]
 8006628:	4013      	ands	r3, r2
 800662a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800662c:	683b      	ldr	r3, [r7, #0]
 800662e:	68da      	ldr	r2, [r3, #12]
 8006630:	697b      	ldr	r3, [r7, #20]
 8006632:	005b      	lsls	r3, r3, #1
 8006634:	fa02 f303 	lsl.w	r3, r2, r3
 8006638:	693a      	ldr	r2, [r7, #16]
 800663a:	4313      	orrs	r3, r2
 800663c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	693a      	ldr	r2, [r7, #16]
 8006642:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800664a:	2201      	movs	r2, #1
 800664c:	697b      	ldr	r3, [r7, #20]
 800664e:	fa02 f303 	lsl.w	r3, r2, r3
 8006652:	43db      	mvns	r3, r3
 8006654:	693a      	ldr	r2, [r7, #16]
 8006656:	4013      	ands	r3, r2
 8006658:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	685b      	ldr	r3, [r3, #4]
 800665e:	091b      	lsrs	r3, r3, #4
 8006660:	f003 0201 	and.w	r2, r3, #1
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	fa02 f303 	lsl.w	r3, r2, r3
 800666a:	693a      	ldr	r2, [r7, #16]
 800666c:	4313      	orrs	r3, r2
 800666e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	693a      	ldr	r2, [r7, #16]
 8006674:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8006676:	683b      	ldr	r3, [r7, #0]
 8006678:	685b      	ldr	r3, [r3, #4]
 800667a:	f003 0303 	and.w	r3, r3, #3
 800667e:	2b03      	cmp	r3, #3
 8006680:	d118      	bne.n	80066b4 <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006686:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8006688:	2201      	movs	r2, #1
 800668a:	697b      	ldr	r3, [r7, #20]
 800668c:	fa02 f303 	lsl.w	r3, r2, r3
 8006690:	43db      	mvns	r3, r3
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	4013      	ands	r3, r2
 8006696:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	08db      	lsrs	r3, r3, #3
 800669e:	f003 0201 	and.w	r2, r3, #1
 80066a2:	697b      	ldr	r3, [r7, #20]
 80066a4:	fa02 f303 	lsl.w	r3, r2, r3
 80066a8:	693a      	ldr	r2, [r7, #16]
 80066aa:	4313      	orrs	r3, r2
 80066ac:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	693a      	ldr	r2, [r7, #16]
 80066b2:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80066b4:	683b      	ldr	r3, [r7, #0]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f003 0303 	and.w	r3, r3, #3
 80066bc:	2b03      	cmp	r3, #3
 80066be:	d017      	beq.n	80066f0 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	68db      	ldr	r3, [r3, #12]
 80066c4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80066c6:	697b      	ldr	r3, [r7, #20]
 80066c8:	005b      	lsls	r3, r3, #1
 80066ca:	2203      	movs	r2, #3
 80066cc:	fa02 f303 	lsl.w	r3, r2, r3
 80066d0:	43db      	mvns	r3, r3
 80066d2:	693a      	ldr	r2, [r7, #16]
 80066d4:	4013      	ands	r3, r2
 80066d6:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80066d8:	683b      	ldr	r3, [r7, #0]
 80066da:	689a      	ldr	r2, [r3, #8]
 80066dc:	697b      	ldr	r3, [r7, #20]
 80066de:	005b      	lsls	r3, r3, #1
 80066e0:	fa02 f303 	lsl.w	r3, r2, r3
 80066e4:	693a      	ldr	r2, [r7, #16]
 80066e6:	4313      	orrs	r3, r2
 80066e8:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	f003 0303 	and.w	r3, r3, #3
 80066f8:	2b02      	cmp	r3, #2
 80066fa:	d123      	bne.n	8006744 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80066fc:	697b      	ldr	r3, [r7, #20]
 80066fe:	08da      	lsrs	r2, r3, #3
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	3208      	adds	r2, #8
 8006704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006708:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800670a:	697b      	ldr	r3, [r7, #20]
 800670c:	f003 0307 	and.w	r3, r3, #7
 8006710:	009b      	lsls	r3, r3, #2
 8006712:	220f      	movs	r2, #15
 8006714:	fa02 f303 	lsl.w	r3, r2, r3
 8006718:	43db      	mvns	r3, r3
 800671a:	693a      	ldr	r2, [r7, #16]
 800671c:	4013      	ands	r3, r2
 800671e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006720:	683b      	ldr	r3, [r7, #0]
 8006722:	691a      	ldr	r2, [r3, #16]
 8006724:	697b      	ldr	r3, [r7, #20]
 8006726:	f003 0307 	and.w	r3, r3, #7
 800672a:	009b      	lsls	r3, r3, #2
 800672c:	fa02 f303 	lsl.w	r3, r2, r3
 8006730:	693a      	ldr	r2, [r7, #16]
 8006732:	4313      	orrs	r3, r2
 8006734:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006736:	697b      	ldr	r3, [r7, #20]
 8006738:	08da      	lsrs	r2, r3, #3
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	3208      	adds	r2, #8
 800673e:	6939      	ldr	r1, [r7, #16]
 8006740:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006744:	687b      	ldr	r3, [r7, #4]
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800674a:	697b      	ldr	r3, [r7, #20]
 800674c:	005b      	lsls	r3, r3, #1
 800674e:	2203      	movs	r2, #3
 8006750:	fa02 f303 	lsl.w	r3, r2, r3
 8006754:	43db      	mvns	r3, r3
 8006756:	693a      	ldr	r2, [r7, #16]
 8006758:	4013      	ands	r3, r2
 800675a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800675c:	683b      	ldr	r3, [r7, #0]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	f003 0203 	and.w	r2, r3, #3
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	005b      	lsls	r3, r3, #1
 8006768:	fa02 f303 	lsl.w	r3, r2, r3
 800676c:	693a      	ldr	r2, [r7, #16]
 800676e:	4313      	orrs	r3, r2
 8006770:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	693a      	ldr	r2, [r7, #16]
 8006776:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006778:	683b      	ldr	r3, [r7, #0]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8006780:	2b00      	cmp	r3, #0
 8006782:	f000 80ac 	beq.w	80068de <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006786:	4b5f      	ldr	r3, [pc, #380]	; (8006904 <HAL_GPIO_Init+0x330>)
 8006788:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800678a:	4a5e      	ldr	r2, [pc, #376]	; (8006904 <HAL_GPIO_Init+0x330>)
 800678c:	f043 0301 	orr.w	r3, r3, #1
 8006790:	6613      	str	r3, [r2, #96]	; 0x60
 8006792:	4b5c      	ldr	r3, [pc, #368]	; (8006904 <HAL_GPIO_Init+0x330>)
 8006794:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006796:	f003 0301 	and.w	r3, r3, #1
 800679a:	60bb      	str	r3, [r7, #8]
 800679c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800679e:	4a5a      	ldr	r2, [pc, #360]	; (8006908 <HAL_GPIO_Init+0x334>)
 80067a0:	697b      	ldr	r3, [r7, #20]
 80067a2:	089b      	lsrs	r3, r3, #2
 80067a4:	3302      	adds	r3, #2
 80067a6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80067aa:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	f003 0303 	and.w	r3, r3, #3
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	220f      	movs	r2, #15
 80067b6:	fa02 f303 	lsl.w	r3, r2, r3
 80067ba:	43db      	mvns	r3, r3
 80067bc:	693a      	ldr	r2, [r7, #16]
 80067be:	4013      	ands	r3, r2
 80067c0:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80067c8:	d025      	beq.n	8006816 <HAL_GPIO_Init+0x242>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a4f      	ldr	r2, [pc, #316]	; (800690c <HAL_GPIO_Init+0x338>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d01f      	beq.n	8006812 <HAL_GPIO_Init+0x23e>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a4e      	ldr	r2, [pc, #312]	; (8006910 <HAL_GPIO_Init+0x33c>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d019      	beq.n	800680e <HAL_GPIO_Init+0x23a>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a4d      	ldr	r2, [pc, #308]	; (8006914 <HAL_GPIO_Init+0x340>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d013      	beq.n	800680a <HAL_GPIO_Init+0x236>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a4c      	ldr	r2, [pc, #304]	; (8006918 <HAL_GPIO_Init+0x344>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d00d      	beq.n	8006806 <HAL_GPIO_Init+0x232>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a4b      	ldr	r2, [pc, #300]	; (800691c <HAL_GPIO_Init+0x348>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d007      	beq.n	8006802 <HAL_GPIO_Init+0x22e>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a4a      	ldr	r2, [pc, #296]	; (8006920 <HAL_GPIO_Init+0x34c>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d101      	bne.n	80067fe <HAL_GPIO_Init+0x22a>
 80067fa:	2306      	movs	r3, #6
 80067fc:	e00c      	b.n	8006818 <HAL_GPIO_Init+0x244>
 80067fe:	2307      	movs	r3, #7
 8006800:	e00a      	b.n	8006818 <HAL_GPIO_Init+0x244>
 8006802:	2305      	movs	r3, #5
 8006804:	e008      	b.n	8006818 <HAL_GPIO_Init+0x244>
 8006806:	2304      	movs	r3, #4
 8006808:	e006      	b.n	8006818 <HAL_GPIO_Init+0x244>
 800680a:	2303      	movs	r3, #3
 800680c:	e004      	b.n	8006818 <HAL_GPIO_Init+0x244>
 800680e:	2302      	movs	r3, #2
 8006810:	e002      	b.n	8006818 <HAL_GPIO_Init+0x244>
 8006812:	2301      	movs	r3, #1
 8006814:	e000      	b.n	8006818 <HAL_GPIO_Init+0x244>
 8006816:	2300      	movs	r3, #0
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	f002 0203 	and.w	r2, r2, #3
 800681e:	0092      	lsls	r2, r2, #2
 8006820:	4093      	lsls	r3, r2
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	4313      	orrs	r3, r2
 8006826:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8006828:	4937      	ldr	r1, [pc, #220]	; (8006908 <HAL_GPIO_Init+0x334>)
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	089b      	lsrs	r3, r3, #2
 800682e:	3302      	adds	r3, #2
 8006830:	693a      	ldr	r2, [r7, #16]
 8006832:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006836:	4b3b      	ldr	r3, [pc, #236]	; (8006924 <HAL_GPIO_Init+0x350>)
 8006838:	689b      	ldr	r3, [r3, #8]
 800683a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	43db      	mvns	r3, r3
 8006840:	693a      	ldr	r2, [r7, #16]
 8006842:	4013      	ands	r3, r2
 8006844:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8006846:	683b      	ldr	r3, [r7, #0]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800684e:	2b00      	cmp	r3, #0
 8006850:	d003      	beq.n	800685a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8006852:	693a      	ldr	r2, [r7, #16]
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	4313      	orrs	r3, r2
 8006858:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800685a:	4a32      	ldr	r2, [pc, #200]	; (8006924 <HAL_GPIO_Init+0x350>)
 800685c:	693b      	ldr	r3, [r7, #16]
 800685e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8006860:	4b30      	ldr	r3, [pc, #192]	; (8006924 <HAL_GPIO_Init+0x350>)
 8006862:	68db      	ldr	r3, [r3, #12]
 8006864:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	43db      	mvns	r3, r3
 800686a:	693a      	ldr	r2, [r7, #16]
 800686c:	4013      	ands	r3, r2
 800686e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8006870:	683b      	ldr	r3, [r7, #0]
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006878:	2b00      	cmp	r3, #0
 800687a:	d003      	beq.n	8006884 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800687c:	693a      	ldr	r2, [r7, #16]
 800687e:	68fb      	ldr	r3, [r7, #12]
 8006880:	4313      	orrs	r3, r2
 8006882:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8006884:	4a27      	ldr	r2, [pc, #156]	; (8006924 <HAL_GPIO_Init+0x350>)
 8006886:	693b      	ldr	r3, [r7, #16]
 8006888:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800688a:	4b26      	ldr	r3, [pc, #152]	; (8006924 <HAL_GPIO_Init+0x350>)
 800688c:	685b      	ldr	r3, [r3, #4]
 800688e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8006890:	68fb      	ldr	r3, [r7, #12]
 8006892:	43db      	mvns	r3, r3
 8006894:	693a      	ldr	r2, [r7, #16]
 8006896:	4013      	ands	r3, r2
 8006898:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800689a:	683b      	ldr	r3, [r7, #0]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80068a2:	2b00      	cmp	r3, #0
 80068a4:	d003      	beq.n	80068ae <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 80068a6:	693a      	ldr	r2, [r7, #16]
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80068ae:	4a1d      	ldr	r2, [pc, #116]	; (8006924 <HAL_GPIO_Init+0x350>)
 80068b0:	693b      	ldr	r3, [r7, #16]
 80068b2:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80068b4:	4b1b      	ldr	r3, [pc, #108]	; (8006924 <HAL_GPIO_Init+0x350>)
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	43db      	mvns	r3, r3
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	4013      	ands	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	685b      	ldr	r3, [r3, #4]
 80068c8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80068cc:	2b00      	cmp	r3, #0
 80068ce:	d003      	beq.n	80068d8 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 80068d0:	693a      	ldr	r2, [r7, #16]
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	4313      	orrs	r3, r2
 80068d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80068d8:	4a12      	ldr	r2, [pc, #72]	; (8006924 <HAL_GPIO_Init+0x350>)
 80068da:	693b      	ldr	r3, [r7, #16]
 80068dc:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80068de:	697b      	ldr	r3, [r7, #20]
 80068e0:	3301      	adds	r3, #1
 80068e2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80068e4:	683b      	ldr	r3, [r7, #0]
 80068e6:	681a      	ldr	r2, [r3, #0]
 80068e8:	697b      	ldr	r3, [r7, #20]
 80068ea:	fa22 f303 	lsr.w	r3, r2, r3
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	f47f ae78 	bne.w	80065e4 <HAL_GPIO_Init+0x10>
  }
}
 80068f4:	bf00      	nop
 80068f6:	bf00      	nop
 80068f8:	371c      	adds	r7, #28
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	40021000 	.word	0x40021000
 8006908:	40010000 	.word	0x40010000
 800690c:	48000400 	.word	0x48000400
 8006910:	48000800 	.word	0x48000800
 8006914:	48000c00 	.word	0x48000c00
 8006918:	48001000 	.word	0x48001000
 800691c:	48001400 	.word	0x48001400
 8006920:	48001800 	.word	0x48001800
 8006924:	40010400 	.word	0x40010400

08006928 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006928:	b480      	push	{r7}
 800692a:	b085      	sub	sp, #20
 800692c:	af00      	add	r7, sp, #0
 800692e:	6078      	str	r0, [r7, #4]
 8006930:	460b      	mov	r3, r1
 8006932:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	691a      	ldr	r2, [r3, #16]
 8006938:	887b      	ldrh	r3, [r7, #2]
 800693a:	4013      	ands	r3, r2
 800693c:	2b00      	cmp	r3, #0
 800693e:	d002      	beq.n	8006946 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8006940:	2301      	movs	r3, #1
 8006942:	73fb      	strb	r3, [r7, #15]
 8006944:	e001      	b.n	800694a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8006946:	2300      	movs	r3, #0
 8006948:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800694a:	7bfb      	ldrb	r3, [r7, #15]
}
 800694c:	4618      	mov	r0, r3
 800694e:	3714      	adds	r7, #20
 8006950:	46bd      	mov	sp, r7
 8006952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006956:	4770      	bx	lr

08006958 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006958:	b480      	push	{r7}
 800695a:	b083      	sub	sp, #12
 800695c:	af00      	add	r7, sp, #0
 800695e:	6078      	str	r0, [r7, #4]
 8006960:	460b      	mov	r3, r1
 8006962:	807b      	strh	r3, [r7, #2]
 8006964:	4613      	mov	r3, r2
 8006966:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006968:	787b      	ldrb	r3, [r7, #1]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d003      	beq.n	8006976 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800696e:	887a      	ldrh	r2, [r7, #2]
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8006974:	e002      	b.n	800697c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8006976:	887a      	ldrh	r2, [r7, #2]
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800697c:	bf00      	nop
 800697e:	370c      	adds	r7, #12
 8006980:	46bd      	mov	sp, r7
 8006982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006986:	4770      	bx	lr

08006988 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8006988:	b480      	push	{r7}
 800698a:	b085      	sub	sp, #20
 800698c:	af00      	add	r7, sp, #0
 800698e:	6078      	str	r0, [r7, #4]
 8006990:	460b      	mov	r3, r1
 8006992:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	695b      	ldr	r3, [r3, #20]
 8006998:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800699a:	887a      	ldrh	r2, [r7, #2]
 800699c:	68fb      	ldr	r3, [r7, #12]
 800699e:	4013      	ands	r3, r2
 80069a0:	041a      	lsls	r2, r3, #16
 80069a2:	68fb      	ldr	r3, [r7, #12]
 80069a4:	43d9      	mvns	r1, r3
 80069a6:	887b      	ldrh	r3, [r7, #2]
 80069a8:	400b      	ands	r3, r1
 80069aa:	431a      	orrs	r2, r3
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	619a      	str	r2, [r3, #24]
}
 80069b0:	bf00      	nop
 80069b2:	3714      	adds	r7, #20
 80069b4:	46bd      	mov	sp, r7
 80069b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069ba:	4770      	bx	lr

080069bc <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b082      	sub	sp, #8
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	4603      	mov	r3, r0
 80069c4:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80069c6:	4b08      	ldr	r3, [pc, #32]	; (80069e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80069c8:	695a      	ldr	r2, [r3, #20]
 80069ca:	88fb      	ldrh	r3, [r7, #6]
 80069cc:	4013      	ands	r3, r2
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d006      	beq.n	80069e0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80069d2:	4a05      	ldr	r2, [pc, #20]	; (80069e8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80069d4:	88fb      	ldrh	r3, [r7, #6]
 80069d6:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80069d8:	88fb      	ldrh	r3, [r7, #6]
 80069da:	4618      	mov	r0, r3
 80069dc:	f7fd fba6 	bl	800412c <HAL_GPIO_EXTI_Callback>
  }
}
 80069e0:	bf00      	nop
 80069e2:	3708      	adds	r7, #8
 80069e4:	46bd      	mov	sp, r7
 80069e6:	bd80      	pop	{r7, pc}
 80069e8:	40010400 	.word	0x40010400

080069ec <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b082      	sub	sp, #8
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2b00      	cmp	r3, #0
 80069f8:	d101      	bne.n	80069fe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80069fa:	2301      	movs	r3, #1
 80069fc:	e081      	b.n	8006b02 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006a04:	b2db      	uxtb	r3, r3
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d106      	bne.n	8006a18 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8006a12:	6878      	ldr	r0, [r7, #4]
 8006a14:	f7fd ffb0 	bl	8004978 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	2224      	movs	r2, #36	; 0x24
 8006a1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	681a      	ldr	r2, [r3, #0]
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f022 0201 	bic.w	r2, r2, #1
 8006a2e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	685a      	ldr	r2, [r3, #4]
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006a3c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	689a      	ldr	r2, [r3, #8]
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006a4c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	2b01      	cmp	r3, #1
 8006a54:	d107      	bne.n	8006a66 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	689a      	ldr	r2, [r3, #8]
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	681b      	ldr	r3, [r3, #0]
 8006a5e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a62:	609a      	str	r2, [r3, #8]
 8006a64:	e006      	b.n	8006a74 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	689a      	ldr	r2, [r3, #8]
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8006a72:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	68db      	ldr	r3, [r3, #12]
 8006a78:	2b02      	cmp	r3, #2
 8006a7a:	d104      	bne.n	8006a86 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006a84:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	685b      	ldr	r3, [r3, #4]
 8006a8c:	687a      	ldr	r2, [r7, #4]
 8006a8e:	6812      	ldr	r2, [r2, #0]
 8006a90:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8006a94:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a98:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	68da      	ldr	r2, [r3, #12]
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8006aa8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	691a      	ldr	r2, [r3, #16]
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	695b      	ldr	r3, [r3, #20]
 8006ab2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	699b      	ldr	r3, [r3, #24]
 8006aba:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006abc:	687b      	ldr	r3, [r7, #4]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	430a      	orrs	r2, r1
 8006ac2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	69d9      	ldr	r1, [r3, #28]
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	6a1a      	ldr	r2, [r3, #32]
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	430a      	orrs	r2, r1
 8006ad2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	681b      	ldr	r3, [r3, #0]
 8006ad8:	681a      	ldr	r2, [r3, #0]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	681b      	ldr	r3, [r3, #0]
 8006ade:	f042 0201 	orr.w	r2, r2, #1
 8006ae2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	2220      	movs	r2, #32
 8006aee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	2200      	movs	r2, #0
 8006afc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8006b00:	2300      	movs	r3, #0
}
 8006b02:	4618      	mov	r0, r3
 8006b04:	3708      	adds	r7, #8
 8006b06:	46bd      	mov	sp, r7
 8006b08:	bd80      	pop	{r7, pc}
	...

08006b0c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006b0c:	b580      	push	{r7, lr}
 8006b0e:	b088      	sub	sp, #32
 8006b10:	af02      	add	r7, sp, #8
 8006b12:	60f8      	str	r0, [r7, #12]
 8006b14:	607a      	str	r2, [r7, #4]
 8006b16:	461a      	mov	r2, r3
 8006b18:	460b      	mov	r3, r1
 8006b1a:	817b      	strh	r3, [r7, #10]
 8006b1c:	4613      	mov	r3, r2
 8006b1e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006b26:	b2db      	uxtb	r3, r3
 8006b28:	2b20      	cmp	r3, #32
 8006b2a:	f040 80da 	bne.w	8006ce2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006b2e:	68fb      	ldr	r3, [r7, #12]
 8006b30:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006b34:	2b01      	cmp	r3, #1
 8006b36:	d101      	bne.n	8006b3c <HAL_I2C_Master_Transmit+0x30>
 8006b38:	2302      	movs	r3, #2
 8006b3a:	e0d3      	b.n	8006ce4 <HAL_I2C_Master_Transmit+0x1d8>
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	2201      	movs	r2, #1
 8006b40:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006b44:	f7ff f94e 	bl	8005de4 <HAL_GetTick>
 8006b48:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006b4a:	697b      	ldr	r3, [r7, #20]
 8006b4c:	9300      	str	r3, [sp, #0]
 8006b4e:	2319      	movs	r3, #25
 8006b50:	2201      	movs	r2, #1
 8006b52:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006b56:	68f8      	ldr	r0, [r7, #12]
 8006b58:	f001 f8d1 	bl	8007cfe <I2C_WaitOnFlagUntilTimeout>
 8006b5c:	4603      	mov	r3, r0
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d001      	beq.n	8006b66 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	e0be      	b.n	8006ce4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	2221      	movs	r2, #33	; 0x21
 8006b6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2210      	movs	r2, #16
 8006b72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006b76:	68fb      	ldr	r3, [r7, #12]
 8006b78:	2200      	movs	r2, #0
 8006b7a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	687a      	ldr	r2, [r7, #4]
 8006b80:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006b82:	68fb      	ldr	r3, [r7, #12]
 8006b84:	893a      	ldrh	r2, [r7, #8]
 8006b86:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	2200      	movs	r2, #0
 8006b8c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006b92:	b29b      	uxth	r3, r3
 8006b94:	2bff      	cmp	r3, #255	; 0xff
 8006b96:	d90e      	bls.n	8006bb6 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	22ff      	movs	r2, #255	; 0xff
 8006b9c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006b9e:	68fb      	ldr	r3, [r7, #12]
 8006ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ba2:	b2da      	uxtb	r2, r3
 8006ba4:	8979      	ldrh	r1, [r7, #10]
 8006ba6:	4b51      	ldr	r3, [pc, #324]	; (8006cec <HAL_I2C_Master_Transmit+0x1e0>)
 8006ba8:	9300      	str	r3, [sp, #0]
 8006baa:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006bae:	68f8      	ldr	r0, [r7, #12]
 8006bb0:	f001 fa4e 	bl	8008050 <I2C_TransferConfig>
 8006bb4:	e06c      	b.n	8006c90 <HAL_I2C_Master_Transmit+0x184>
                         I2C_GENERATE_START_WRITE);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006bba:	b29a      	uxth	r2, r3
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006bc0:	68fb      	ldr	r3, [r7, #12]
 8006bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006bc4:	b2da      	uxtb	r2, r3
 8006bc6:	8979      	ldrh	r1, [r7, #10]
 8006bc8:	4b48      	ldr	r3, [pc, #288]	; (8006cec <HAL_I2C_Master_Transmit+0x1e0>)
 8006bca:	9300      	str	r3, [sp, #0]
 8006bcc:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006bd0:	68f8      	ldr	r0, [r7, #12]
 8006bd2:	f001 fa3d 	bl	8008050 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 8006bd6:	e05b      	b.n	8006c90 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006bd8:	697a      	ldr	r2, [r7, #20]
 8006bda:	6a39      	ldr	r1, [r7, #32]
 8006bdc:	68f8      	ldr	r0, [r7, #12]
 8006bde:	f001 f8ce 	bl	8007d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8006be2:	4603      	mov	r3, r0
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	d001      	beq.n	8006bec <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8006be8:	2301      	movs	r3, #1
 8006bea:	e07b      	b.n	8006ce4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006bec:	68fb      	ldr	r3, [r7, #12]
 8006bee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bf0:	781a      	ldrb	r2, [r3, #0]
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bfc:	1c5a      	adds	r2, r3, #1
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006c02:	68fb      	ldr	r3, [r7, #12]
 8006c04:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c06:	b29b      	uxth	r3, r3
 8006c08:	3b01      	subs	r3, #1
 8006c0a:	b29a      	uxth	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c14:	3b01      	subs	r3, #1
 8006c16:	b29a      	uxth	r2, r3
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c20:	b29b      	uxth	r3, r3
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d034      	beq.n	8006c90 <HAL_I2C_Master_Transmit+0x184>
 8006c26:	68fb      	ldr	r3, [r7, #12]
 8006c28:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d130      	bne.n	8006c90 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006c2e:	697b      	ldr	r3, [r7, #20]
 8006c30:	9300      	str	r3, [sp, #0]
 8006c32:	6a3b      	ldr	r3, [r7, #32]
 8006c34:	2200      	movs	r2, #0
 8006c36:	2180      	movs	r1, #128	; 0x80
 8006c38:	68f8      	ldr	r0, [r7, #12]
 8006c3a:	f001 f860 	bl	8007cfe <I2C_WaitOnFlagUntilTimeout>
 8006c3e:	4603      	mov	r3, r0
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d001      	beq.n	8006c48 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8006c44:	2301      	movs	r3, #1
 8006c46:	e04d      	b.n	8006ce4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c4c:	b29b      	uxth	r3, r3
 8006c4e:	2bff      	cmp	r3, #255	; 0xff
 8006c50:	d90e      	bls.n	8006c70 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	22ff      	movs	r2, #255	; 0xff
 8006c56:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c5c:	b2da      	uxtb	r2, r3
 8006c5e:	8979      	ldrh	r1, [r7, #10]
 8006c60:	2300      	movs	r3, #0
 8006c62:	9300      	str	r3, [sp, #0]
 8006c64:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006c68:	68f8      	ldr	r0, [r7, #12]
 8006c6a:	f001 f9f1 	bl	8008050 <I2C_TransferConfig>
 8006c6e:	e00f      	b.n	8006c90 <HAL_I2C_Master_Transmit+0x184>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c74:	b29a      	uxth	r2, r3
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006c7e:	b2da      	uxtb	r2, r3
 8006c80:	8979      	ldrh	r1, [r7, #10]
 8006c82:	2300      	movs	r3, #0
 8006c84:	9300      	str	r3, [sp, #0]
 8006c86:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006c8a:	68f8      	ldr	r0, [r7, #12]
 8006c8c:	f001 f9e0 	bl	8008050 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006c94:	b29b      	uxth	r3, r3
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	d19e      	bne.n	8006bd8 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	6a39      	ldr	r1, [r7, #32]
 8006c9e:	68f8      	ldr	r0, [r7, #12]
 8006ca0:	f001 f8ad 	bl	8007dfe <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ca4:	4603      	mov	r3, r0
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d001      	beq.n	8006cae <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 8006caa:	2301      	movs	r3, #1
 8006cac:	e01a      	b.n	8006ce4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	2220      	movs	r2, #32
 8006cb4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	6859      	ldr	r1, [r3, #4]
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	681a      	ldr	r2, [r3, #0]
 8006cc0:	4b0b      	ldr	r3, [pc, #44]	; (8006cf0 <HAL_I2C_Master_Transmit+0x1e4>)
 8006cc2:	400b      	ands	r3, r1
 8006cc4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2220      	movs	r2, #32
 8006cca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	2200      	movs	r2, #0
 8006cd2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	2200      	movs	r2, #0
 8006cda:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006cde:	2300      	movs	r3, #0
 8006ce0:	e000      	b.n	8006ce4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 8006ce2:	2302      	movs	r3, #2
  }
}
 8006ce4:	4618      	mov	r0, r3
 8006ce6:	3718      	adds	r7, #24
 8006ce8:	46bd      	mov	sp, r7
 8006cea:	bd80      	pop	{r7, pc}
 8006cec:	80002000 	.word	0x80002000
 8006cf0:	fe00e800 	.word	0xfe00e800

08006cf4 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	b088      	sub	sp, #32
 8006cf8:	af02      	add	r7, sp, #8
 8006cfa:	60f8      	str	r0, [r7, #12]
 8006cfc:	4608      	mov	r0, r1
 8006cfe:	4611      	mov	r1, r2
 8006d00:	461a      	mov	r2, r3
 8006d02:	4603      	mov	r3, r0
 8006d04:	817b      	strh	r3, [r7, #10]
 8006d06:	460b      	mov	r3, r1
 8006d08:	813b      	strh	r3, [r7, #8]
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006d0e:	68fb      	ldr	r3, [r7, #12]
 8006d10:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006d14:	b2db      	uxtb	r3, r3
 8006d16:	2b20      	cmp	r3, #32
 8006d18:	f040 80f9 	bne.w	8006f0e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8006d1c:	6a3b      	ldr	r3, [r7, #32]
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d002      	beq.n	8006d28 <HAL_I2C_Mem_Write+0x34>
 8006d22:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006d24:	2b00      	cmp	r3, #0
 8006d26:	d105      	bne.n	8006d34 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006d2e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006d30:	2301      	movs	r3, #1
 8006d32:	e0ed      	b.n	8006f10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006d3a:	2b01      	cmp	r3, #1
 8006d3c:	d101      	bne.n	8006d42 <HAL_I2C_Mem_Write+0x4e>
 8006d3e:	2302      	movs	r3, #2
 8006d40:	e0e6      	b.n	8006f10 <HAL_I2C_Mem_Write+0x21c>
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2201      	movs	r2, #1
 8006d46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006d4a:	f7ff f84b 	bl	8005de4 <HAL_GetTick>
 8006d4e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006d50:	697b      	ldr	r3, [r7, #20]
 8006d52:	9300      	str	r3, [sp, #0]
 8006d54:	2319      	movs	r3, #25
 8006d56:	2201      	movs	r2, #1
 8006d58:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006d5c:	68f8      	ldr	r0, [r7, #12]
 8006d5e:	f000 ffce 	bl	8007cfe <I2C_WaitOnFlagUntilTimeout>
 8006d62:	4603      	mov	r3, r0
 8006d64:	2b00      	cmp	r3, #0
 8006d66:	d001      	beq.n	8006d6c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8006d68:	2301      	movs	r3, #1
 8006d6a:	e0d1      	b.n	8006f10 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	2221      	movs	r2, #33	; 0x21
 8006d70:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2240      	movs	r2, #64	; 0x40
 8006d78:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	2200      	movs	r2, #0
 8006d80:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006d82:	68fb      	ldr	r3, [r7, #12]
 8006d84:	6a3a      	ldr	r2, [r7, #32]
 8006d86:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006d8c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006d8e:	68fb      	ldr	r3, [r7, #12]
 8006d90:	2200      	movs	r2, #0
 8006d92:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006d94:	88f8      	ldrh	r0, [r7, #6]
 8006d96:	893a      	ldrh	r2, [r7, #8]
 8006d98:	8979      	ldrh	r1, [r7, #10]
 8006d9a:	697b      	ldr	r3, [r7, #20]
 8006d9c:	9301      	str	r3, [sp, #4]
 8006d9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006da0:	9300      	str	r3, [sp, #0]
 8006da2:	4603      	mov	r3, r0
 8006da4:	68f8      	ldr	r0, [r7, #12]
 8006da6:	f000 fb87 	bl	80074b8 <I2C_RequestMemoryWrite>
 8006daa:	4603      	mov	r3, r0
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	d005      	beq.n	8006dbc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006db0:	68fb      	ldr	r3, [r7, #12]
 8006db2:	2200      	movs	r2, #0
 8006db4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006db8:	2301      	movs	r3, #1
 8006dba:	e0a9      	b.n	8006f10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	2bff      	cmp	r3, #255	; 0xff
 8006dc4:	d90e      	bls.n	8006de4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	22ff      	movs	r2, #255	; 0xff
 8006dca:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006dd0:	b2da      	uxtb	r2, r3
 8006dd2:	8979      	ldrh	r1, [r7, #10]
 8006dd4:	2300      	movs	r3, #0
 8006dd6:	9300      	str	r3, [sp, #0]
 8006dd8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006ddc:	68f8      	ldr	r0, [r7, #12]
 8006dde:	f001 f937 	bl	8008050 <I2C_TransferConfig>
 8006de2:	e00f      	b.n	8006e04 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8006de4:	68fb      	ldr	r3, [r7, #12]
 8006de6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006de8:	b29a      	uxth	r2, r3
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006df2:	b2da      	uxtb	r2, r3
 8006df4:	8979      	ldrh	r1, [r7, #10]
 8006df6:	2300      	movs	r3, #0
 8006df8:	9300      	str	r3, [sp, #0]
 8006dfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006dfe:	68f8      	ldr	r0, [r7, #12]
 8006e00:	f001 f926 	bl	8008050 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006e04:	697a      	ldr	r2, [r7, #20]
 8006e06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006e08:	68f8      	ldr	r0, [r7, #12]
 8006e0a:	f000 ffb8 	bl	8007d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8006e0e:	4603      	mov	r3, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	d001      	beq.n	8006e18 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8006e14:	2301      	movs	r3, #1
 8006e16:	e07b      	b.n	8006f10 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e1c:	781a      	ldrb	r2, [r3, #0]
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e28:	1c5a      	adds	r2, r3, #1
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e32:	b29b      	uxth	r3, r3
 8006e34:	3b01      	subs	r3, #1
 8006e36:	b29a      	uxth	r2, r3
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e40:	3b01      	subs	r3, #1
 8006e42:	b29a      	uxth	r2, r3
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8006e48:	68fb      	ldr	r3, [r7, #12]
 8006e4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e4c:	b29b      	uxth	r3, r3
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d034      	beq.n	8006ebc <HAL_I2C_Mem_Write+0x1c8>
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d130      	bne.n	8006ebc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8006e5a:	697b      	ldr	r3, [r7, #20]
 8006e5c:	9300      	str	r3, [sp, #0]
 8006e5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006e60:	2200      	movs	r2, #0
 8006e62:	2180      	movs	r1, #128	; 0x80
 8006e64:	68f8      	ldr	r0, [r7, #12]
 8006e66:	f000 ff4a 	bl	8007cfe <I2C_WaitOnFlagUntilTimeout>
 8006e6a:	4603      	mov	r3, r0
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d001      	beq.n	8006e74 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8006e70:	2301      	movs	r3, #1
 8006e72:	e04d      	b.n	8006f10 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006e78:	b29b      	uxth	r3, r3
 8006e7a:	2bff      	cmp	r3, #255	; 0xff
 8006e7c:	d90e      	bls.n	8006e9c <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	22ff      	movs	r2, #255	; 0xff
 8006e82:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006e88:	b2da      	uxtb	r2, r3
 8006e8a:	8979      	ldrh	r1, [r7, #10]
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	9300      	str	r3, [sp, #0]
 8006e90:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8006e94:	68f8      	ldr	r0, [r7, #12]
 8006e96:	f001 f8db 	bl	8008050 <I2C_TransferConfig>
 8006e9a:	e00f      	b.n	8006ebc <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ea0:	b29a      	uxth	r2, r3
 8006ea2:	68fb      	ldr	r3, [r7, #12]
 8006ea4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006eaa:	b2da      	uxtb	r2, r3
 8006eac:	8979      	ldrh	r1, [r7, #10]
 8006eae:	2300      	movs	r3, #0
 8006eb0:	9300      	str	r3, [sp, #0]
 8006eb2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8006eb6:	68f8      	ldr	r0, [r7, #12]
 8006eb8:	f001 f8ca 	bl	8008050 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8006ebc:	68fb      	ldr	r3, [r7, #12]
 8006ebe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d19e      	bne.n	8006e04 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8006ec6:	697a      	ldr	r2, [r7, #20]
 8006ec8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006eca:	68f8      	ldr	r0, [r7, #12]
 8006ecc:	f000 ff97 	bl	8007dfe <I2C_WaitOnSTOPFlagUntilTimeout>
 8006ed0:	4603      	mov	r3, r0
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d001      	beq.n	8006eda <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	e01a      	b.n	8006f10 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8006eda:	68fb      	ldr	r3, [r7, #12]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	2220      	movs	r2, #32
 8006ee0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	681b      	ldr	r3, [r3, #0]
 8006ee6:	6859      	ldr	r1, [r3, #4]
 8006ee8:	68fb      	ldr	r3, [r7, #12]
 8006eea:	681a      	ldr	r2, [r3, #0]
 8006eec:	4b0a      	ldr	r3, [pc, #40]	; (8006f18 <HAL_I2C_Mem_Write+0x224>)
 8006eee:	400b      	ands	r3, r1
 8006ef0:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	2220      	movs	r2, #32
 8006ef6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	2200      	movs	r2, #0
 8006efe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	2200      	movs	r2, #0
 8006f06:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006f0a:	2300      	movs	r3, #0
 8006f0c:	e000      	b.n	8006f10 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8006f0e:	2302      	movs	r3, #2
  }
}
 8006f10:	4618      	mov	r0, r3
 8006f12:	3718      	adds	r7, #24
 8006f14:	46bd      	mov	sp, r7
 8006f16:	bd80      	pop	{r7, pc}
 8006f18:	fe00e800 	.word	0xfe00e800

08006f1c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f1c:	b580      	push	{r7, lr}
 8006f1e:	b088      	sub	sp, #32
 8006f20:	af02      	add	r7, sp, #8
 8006f22:	60f8      	str	r0, [r7, #12]
 8006f24:	4608      	mov	r0, r1
 8006f26:	4611      	mov	r1, r2
 8006f28:	461a      	mov	r2, r3
 8006f2a:	4603      	mov	r3, r0
 8006f2c:	817b      	strh	r3, [r7, #10]
 8006f2e:	460b      	mov	r3, r1
 8006f30:	813b      	strh	r3, [r7, #8]
 8006f32:	4613      	mov	r3, r2
 8006f34:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f3c:	b2db      	uxtb	r3, r3
 8006f3e:	2b20      	cmp	r3, #32
 8006f40:	f040 80fd 	bne.w	800713e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8006f44:	6a3b      	ldr	r3, [r7, #32]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d002      	beq.n	8006f50 <HAL_I2C_Mem_Read+0x34>
 8006f4a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d105      	bne.n	8006f5c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f56:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8006f58:	2301      	movs	r3, #1
 8006f5a:	e0f1      	b.n	8007140 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d101      	bne.n	8006f6a <HAL_I2C_Mem_Read+0x4e>
 8006f66:	2302      	movs	r3, #2
 8006f68:	e0ea      	b.n	8007140 <HAL_I2C_Mem_Read+0x224>
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	2201      	movs	r2, #1
 8006f6e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8006f72:	f7fe ff37 	bl	8005de4 <HAL_GetTick>
 8006f76:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8006f78:	697b      	ldr	r3, [r7, #20]
 8006f7a:	9300      	str	r3, [sp, #0]
 8006f7c:	2319      	movs	r3, #25
 8006f7e:	2201      	movs	r2, #1
 8006f80:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8006f84:	68f8      	ldr	r0, [r7, #12]
 8006f86:	f000 feba 	bl	8007cfe <I2C_WaitOnFlagUntilTimeout>
 8006f8a:	4603      	mov	r3, r0
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d001      	beq.n	8006f94 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e0d5      	b.n	8007140 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8006f94:	68fb      	ldr	r3, [r7, #12]
 8006f96:	2222      	movs	r2, #34	; 0x22
 8006f98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8006f9c:	68fb      	ldr	r3, [r7, #12]
 8006f9e:	2240      	movs	r2, #64	; 0x40
 8006fa0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	2200      	movs	r2, #0
 8006fa8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8006faa:	68fb      	ldr	r3, [r7, #12]
 8006fac:	6a3a      	ldr	r2, [r7, #32]
 8006fae:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8006fb4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	2200      	movs	r2, #0
 8006fba:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8006fbc:	88f8      	ldrh	r0, [r7, #6]
 8006fbe:	893a      	ldrh	r2, [r7, #8]
 8006fc0:	8979      	ldrh	r1, [r7, #10]
 8006fc2:	697b      	ldr	r3, [r7, #20]
 8006fc4:	9301      	str	r3, [sp, #4]
 8006fc6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006fc8:	9300      	str	r3, [sp, #0]
 8006fca:	4603      	mov	r3, r0
 8006fcc:	68f8      	ldr	r0, [r7, #12]
 8006fce:	f000 fac7 	bl	8007560 <I2C_RequestMemoryRead>
 8006fd2:	4603      	mov	r3, r0
 8006fd4:	2b00      	cmp	r3, #0
 8006fd6:	d005      	beq.n	8006fe4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006fd8:	68fb      	ldr	r3, [r7, #12]
 8006fda:	2200      	movs	r2, #0
 8006fdc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8006fe0:	2301      	movs	r3, #1
 8006fe2:	e0ad      	b.n	8007140 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006fe8:	b29b      	uxth	r3, r3
 8006fea:	2bff      	cmp	r3, #255	; 0xff
 8006fec:	d90e      	bls.n	800700c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	22ff      	movs	r2, #255	; 0xff
 8006ff2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8006ff8:	b2da      	uxtb	r2, r3
 8006ffa:	8979      	ldrh	r1, [r7, #10]
 8006ffc:	4b52      	ldr	r3, [pc, #328]	; (8007148 <HAL_I2C_Mem_Read+0x22c>)
 8006ffe:	9300      	str	r3, [sp, #0]
 8007000:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8007004:	68f8      	ldr	r0, [r7, #12]
 8007006:	f001 f823 	bl	8008050 <I2C_TransferConfig>
 800700a:	e00f      	b.n	800702c <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007010:	b29a      	uxth	r2, r3
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800701a:	b2da      	uxtb	r2, r3
 800701c:	8979      	ldrh	r1, [r7, #10]
 800701e:	4b4a      	ldr	r3, [pc, #296]	; (8007148 <HAL_I2C_Mem_Read+0x22c>)
 8007020:	9300      	str	r3, [sp, #0]
 8007022:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8007026:	68f8      	ldr	r0, [r7, #12]
 8007028:	f001 f812 	bl	8008050 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800702c:	697b      	ldr	r3, [r7, #20]
 800702e:	9300      	str	r3, [sp, #0]
 8007030:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007032:	2200      	movs	r2, #0
 8007034:	2104      	movs	r1, #4
 8007036:	68f8      	ldr	r0, [r7, #12]
 8007038:	f000 fe61 	bl	8007cfe <I2C_WaitOnFlagUntilTimeout>
 800703c:	4603      	mov	r3, r0
 800703e:	2b00      	cmp	r3, #0
 8007040:	d001      	beq.n	8007046 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8007042:	2301      	movs	r3, #1
 8007044:	e07c      	b.n	8007140 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	681b      	ldr	r3, [r3, #0]
 800704a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007050:	b2d2      	uxtb	r2, r2
 8007052:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007058:	1c5a      	adds	r2, r3, #1
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007062:	3b01      	subs	r3, #1
 8007064:	b29a      	uxth	r2, r3
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800706a:	68fb      	ldr	r3, [r7, #12]
 800706c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800706e:	b29b      	uxth	r3, r3
 8007070:	3b01      	subs	r3, #1
 8007072:	b29a      	uxth	r2, r3
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007078:	68fb      	ldr	r3, [r7, #12]
 800707a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800707c:	b29b      	uxth	r3, r3
 800707e:	2b00      	cmp	r3, #0
 8007080:	d034      	beq.n	80070ec <HAL_I2C_Mem_Read+0x1d0>
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007086:	2b00      	cmp	r3, #0
 8007088:	d130      	bne.n	80070ec <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800708a:	697b      	ldr	r3, [r7, #20]
 800708c:	9300      	str	r3, [sp, #0]
 800708e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007090:	2200      	movs	r2, #0
 8007092:	2180      	movs	r1, #128	; 0x80
 8007094:	68f8      	ldr	r0, [r7, #12]
 8007096:	f000 fe32 	bl	8007cfe <I2C_WaitOnFlagUntilTimeout>
 800709a:	4603      	mov	r3, r0
 800709c:	2b00      	cmp	r3, #0
 800709e:	d001      	beq.n	80070a4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80070a0:	2301      	movs	r3, #1
 80070a2:	e04d      	b.n	8007140 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070a8:	b29b      	uxth	r3, r3
 80070aa:	2bff      	cmp	r3, #255	; 0xff
 80070ac:	d90e      	bls.n	80070cc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	22ff      	movs	r2, #255	; 0xff
 80070b2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070b8:	b2da      	uxtb	r2, r3
 80070ba:	8979      	ldrh	r1, [r7, #10]
 80070bc:	2300      	movs	r3, #0
 80070be:	9300      	str	r3, [sp, #0]
 80070c0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80070c4:	68f8      	ldr	r0, [r7, #12]
 80070c6:	f000 ffc3 	bl	8008050 <I2C_TransferConfig>
 80070ca:	e00f      	b.n	80070ec <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070d0:	b29a      	uxth	r2, r3
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80070da:	b2da      	uxtb	r2, r3
 80070dc:	8979      	ldrh	r1, [r7, #10]
 80070de:	2300      	movs	r3, #0
 80070e0:	9300      	str	r3, [sp, #0]
 80070e2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80070e6:	68f8      	ldr	r0, [r7, #12]
 80070e8:	f000 ffb2 	bl	8008050 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80070ec:	68fb      	ldr	r3, [r7, #12]
 80070ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80070f0:	b29b      	uxth	r3, r3
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d19a      	bne.n	800702c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80070f6:	697a      	ldr	r2, [r7, #20]
 80070f8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80070fa:	68f8      	ldr	r0, [r7, #12]
 80070fc:	f000 fe7f 	bl	8007dfe <I2C_WaitOnSTOPFlagUntilTimeout>
 8007100:	4603      	mov	r3, r0
 8007102:	2b00      	cmp	r3, #0
 8007104:	d001      	beq.n	800710a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007106:	2301      	movs	r3, #1
 8007108:	e01a      	b.n	8007140 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	2220      	movs	r2, #32
 8007110:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	6859      	ldr	r1, [r3, #4]
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681a      	ldr	r2, [r3, #0]
 800711c:	4b0b      	ldr	r3, [pc, #44]	; (800714c <HAL_I2C_Mem_Read+0x230>)
 800711e:	400b      	ands	r3, r1
 8007120:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	2220      	movs	r2, #32
 8007126:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	2200      	movs	r2, #0
 800712e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800713a:	2300      	movs	r3, #0
 800713c:	e000      	b.n	8007140 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800713e:	2302      	movs	r3, #2
  }
}
 8007140:	4618      	mov	r0, r3
 8007142:	3718      	adds	r7, #24
 8007144:	46bd      	mov	sp, r7
 8007146:	bd80      	pop	{r7, pc}
 8007148:	80002400 	.word	0x80002400
 800714c:	fe00e800 	.word	0xfe00e800

08007150 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007150:	b580      	push	{r7, lr}
 8007152:	b084      	sub	sp, #16
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	699b      	ldr	r3, [r3, #24]
 800715e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800716c:	2b00      	cmp	r3, #0
 800716e:	d005      	beq.n	800717c <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007174:	68ba      	ldr	r2, [r7, #8]
 8007176:	68f9      	ldr	r1, [r7, #12]
 8007178:	6878      	ldr	r0, [r7, #4]
 800717a:	4798      	blx	r3
  }
}
 800717c:	bf00      	nop
 800717e:	3710      	adds	r7, #16
 8007180:	46bd      	mov	sp, r7
 8007182:	bd80      	pop	{r7, pc}

08007184 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8007184:	b580      	push	{r7, lr}
 8007186:	b086      	sub	sp, #24
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	699b      	ldr	r3, [r3, #24]
 8007192:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	681b      	ldr	r3, [r3, #0]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 800719c:	697b      	ldr	r3, [r7, #20]
 800719e:	0a1b      	lsrs	r3, r3, #8
 80071a0:	f003 0301 	and.w	r3, r3, #1
 80071a4:	2b00      	cmp	r3, #0
 80071a6:	d010      	beq.n	80071ca <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80071a8:	693b      	ldr	r3, [r7, #16]
 80071aa:	09db      	lsrs	r3, r3, #7
 80071ac:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80071b0:	2b00      	cmp	r3, #0
 80071b2:	d00a      	beq.n	80071ca <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071b8:	f043 0201 	orr.w	r2, r3, #1
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	681b      	ldr	r3, [r3, #0]
 80071c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80071c8:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80071ca:	697b      	ldr	r3, [r7, #20]
 80071cc:	0a9b      	lsrs	r3, r3, #10
 80071ce:	f003 0301 	and.w	r3, r3, #1
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d010      	beq.n	80071f8 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80071d6:	693b      	ldr	r3, [r7, #16]
 80071d8:	09db      	lsrs	r3, r3, #7
 80071da:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80071de:	2b00      	cmp	r3, #0
 80071e0:	d00a      	beq.n	80071f8 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80071e6:	f043 0208 	orr.w	r2, r3, #8
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80071f6:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80071f8:	697b      	ldr	r3, [r7, #20]
 80071fa:	0a5b      	lsrs	r3, r3, #9
 80071fc:	f003 0301 	and.w	r3, r3, #1
 8007200:	2b00      	cmp	r3, #0
 8007202:	d010      	beq.n	8007226 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8007204:	693b      	ldr	r3, [r7, #16]
 8007206:	09db      	lsrs	r3, r3, #7
 8007208:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 800720c:	2b00      	cmp	r3, #0
 800720e:	d00a      	beq.n	8007226 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007214:	f043 0202 	orr.w	r2, r3, #2
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007224:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800722a:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f003 030b 	and.w	r3, r3, #11
 8007232:	2b00      	cmp	r3, #0
 8007234:	d003      	beq.n	800723e <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8007236:	68f9      	ldr	r1, [r7, #12]
 8007238:	6878      	ldr	r0, [r7, #4]
 800723a:	f000 fc27 	bl	8007a8c <I2C_ITError>
  }
}
 800723e:	bf00      	nop
 8007240:	3718      	adds	r7, #24
 8007242:	46bd      	mov	sp, r7
 8007244:	bd80      	pop	{r7, pc}

08007246 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8007246:	b480      	push	{r7}
 8007248:	b083      	sub	sp, #12
 800724a:	af00      	add	r7, sp, #0
 800724c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800724e:	bf00      	nop
 8007250:	370c      	adds	r7, #12
 8007252:	46bd      	mov	sp, r7
 8007254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007258:	4770      	bx	lr

0800725a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800725a:	b480      	push	{r7}
 800725c:	b083      	sub	sp, #12
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8007262:	bf00      	nop
 8007264:	370c      	adds	r7, #12
 8007266:	46bd      	mov	sp, r7
 8007268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800726c:	4770      	bx	lr

0800726e <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800726e:	b480      	push	{r7}
 8007270:	b083      	sub	sp, #12
 8007272:	af00      	add	r7, sp, #0
 8007274:	6078      	str	r0, [r7, #4]
 8007276:	460b      	mov	r3, r1
 8007278:	70fb      	strb	r3, [r7, #3]
 800727a:	4613      	mov	r3, r2
 800727c:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800727e:	bf00      	nop
 8007280:	370c      	adds	r7, #12
 8007282:	46bd      	mov	sp, r7
 8007284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007288:	4770      	bx	lr

0800728a <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800728a:	b480      	push	{r7}
 800728c:	b083      	sub	sp, #12
 800728e:	af00      	add	r7, sp, #0
 8007290:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8007292:	bf00      	nop
 8007294:	370c      	adds	r7, #12
 8007296:	46bd      	mov	sp, r7
 8007298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800729c:	4770      	bx	lr

0800729e <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800729e:	b480      	push	{r7}
 80072a0:	b083      	sub	sp, #12
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80072a6:	bf00      	nop
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072b0:	4770      	bx	lr

080072b2 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80072b2:	b580      	push	{r7, lr}
 80072b4:	b086      	sub	sp, #24
 80072b6:	af00      	add	r7, sp, #0
 80072b8:	60f8      	str	r0, [r7, #12]
 80072ba:	60b9      	str	r1, [r7, #8]
 80072bc:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80072c2:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80072c4:	68bb      	ldr	r3, [r7, #8]
 80072c6:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80072ce:	2b01      	cmp	r3, #1
 80072d0:	d101      	bne.n	80072d6 <I2C_Slave_ISR_IT+0x24>
 80072d2:	2302      	movs	r3, #2
 80072d4:	e0ec      	b.n	80074b0 <I2C_Slave_ISR_IT+0x1fe>
 80072d6:	68fb      	ldr	r3, [r7, #12]
 80072d8:	2201      	movs	r2, #1
 80072da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80072de:	693b      	ldr	r3, [r7, #16]
 80072e0:	095b      	lsrs	r3, r3, #5
 80072e2:	f003 0301 	and.w	r3, r3, #1
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d009      	beq.n	80072fe <I2C_Slave_ISR_IT+0x4c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	095b      	lsrs	r3, r3, #5
 80072ee:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	d003      	beq.n	80072fe <I2C_Slave_ISR_IT+0x4c>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80072f6:	6939      	ldr	r1, [r7, #16]
 80072f8:	68f8      	ldr	r0, [r7, #12]
 80072fa:	f000 fa67 	bl	80077cc <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80072fe:	693b      	ldr	r3, [r7, #16]
 8007300:	091b      	lsrs	r3, r3, #4
 8007302:	f003 0301 	and.w	r3, r3, #1
 8007306:	2b00      	cmp	r3, #0
 8007308:	d04d      	beq.n	80073a6 <I2C_Slave_ISR_IT+0xf4>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	091b      	lsrs	r3, r3, #4
 800730e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8007312:	2b00      	cmp	r3, #0
 8007314:	d047      	beq.n	80073a6 <I2C_Slave_ISR_IT+0xf4>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800731a:	b29b      	uxth	r3, r3
 800731c:	2b00      	cmp	r3, #0
 800731e:	d128      	bne.n	8007372 <I2C_Slave_ISR_IT+0xc0>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007326:	b2db      	uxtb	r3, r3
 8007328:	2b28      	cmp	r3, #40	; 0x28
 800732a:	d108      	bne.n	800733e <I2C_Slave_ISR_IT+0x8c>
 800732c:	697b      	ldr	r3, [r7, #20]
 800732e:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8007332:	d104      	bne.n	800733e <I2C_Slave_ISR_IT+0x8c>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8007334:	6939      	ldr	r1, [r7, #16]
 8007336:	68f8      	ldr	r0, [r7, #12]
 8007338:	f000 fb52 	bl	80079e0 <I2C_ITListenCplt>
 800733c:	e032      	b.n	80073a4 <I2C_Slave_ISR_IT+0xf2>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007344:	b2db      	uxtb	r3, r3
 8007346:	2b29      	cmp	r3, #41	; 0x29
 8007348:	d10e      	bne.n	8007368 <I2C_Slave_ISR_IT+0xb6>
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8007350:	d00a      	beq.n	8007368 <I2C_Slave_ISR_IT+0xb6>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	2210      	movs	r2, #16
 8007358:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800735a:	68f8      	ldr	r0, [r7, #12]
 800735c:	f000 fc8d 	bl	8007c7a <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007360:	68f8      	ldr	r0, [r7, #12]
 8007362:	f000 f9d5 	bl	8007710 <I2C_ITSlaveSeqCplt>
 8007366:	e01d      	b.n	80073a4 <I2C_Slave_ISR_IT+0xf2>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2210      	movs	r2, #16
 800736e:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8007370:	e096      	b.n	80074a0 <I2C_Slave_ISR_IT+0x1ee>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	2210      	movs	r2, #16
 8007378:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800737e:	f043 0204 	orr.w	r2, r3, #4
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	645a      	str	r2, [r3, #68]	; 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8007386:	697b      	ldr	r3, [r7, #20]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d004      	beq.n	8007396 <I2C_Slave_ISR_IT+0xe4>
 800738c:	697b      	ldr	r3, [r7, #20]
 800738e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007392:	f040 8085 	bne.w	80074a0 <I2C_Slave_ISR_IT+0x1ee>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8007396:	68fb      	ldr	r3, [r7, #12]
 8007398:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800739a:	4619      	mov	r1, r3
 800739c:	68f8      	ldr	r0, [r7, #12]
 800739e:	f000 fb75 	bl	8007a8c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80073a2:	e07d      	b.n	80074a0 <I2C_Slave_ISR_IT+0x1ee>
 80073a4:	e07c      	b.n	80074a0 <I2C_Slave_ISR_IT+0x1ee>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80073a6:	693b      	ldr	r3, [r7, #16]
 80073a8:	089b      	lsrs	r3, r3, #2
 80073aa:	f003 0301 	and.w	r3, r3, #1
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	d030      	beq.n	8007414 <I2C_Slave_ISR_IT+0x162>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	089b      	lsrs	r3, r3, #2
 80073b6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d02a      	beq.n	8007414 <I2C_Slave_ISR_IT+0x162>
  {
    if (hi2c->XferCount > 0U)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073c2:	b29b      	uxth	r3, r3
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d018      	beq.n	80073fa <I2C_Slave_ISR_IT+0x148>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80073ce:	68fb      	ldr	r3, [r7, #12]
 80073d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d2:	b2d2      	uxtb	r2, r2
 80073d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80073d6:	68fb      	ldr	r3, [r7, #12]
 80073d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073da:	1c5a      	adds	r2, r3, #1
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80073e0:	68fb      	ldr	r3, [r7, #12]
 80073e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80073e4:	3b01      	subs	r3, #1
 80073e6:	b29a      	uxth	r2, r3
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	3b01      	subs	r3, #1
 80073f4:	b29a      	uxth	r2, r3
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80073fe:	b29b      	uxth	r3, r3
 8007400:	2b00      	cmp	r3, #0
 8007402:	d14f      	bne.n	80074a4 <I2C_Slave_ISR_IT+0x1f2>
 8007404:	697b      	ldr	r3, [r7, #20]
 8007406:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800740a:	d04b      	beq.n	80074a4 <I2C_Slave_ISR_IT+0x1f2>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800740c:	68f8      	ldr	r0, [r7, #12]
 800740e:	f000 f97f 	bl	8007710 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8007412:	e047      	b.n	80074a4 <I2C_Slave_ISR_IT+0x1f2>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007414:	693b      	ldr	r3, [r7, #16]
 8007416:	08db      	lsrs	r3, r3, #3
 8007418:	f003 0301 	and.w	r3, r3, #1
 800741c:	2b00      	cmp	r3, #0
 800741e:	d00a      	beq.n	8007436 <I2C_Slave_ISR_IT+0x184>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	08db      	lsrs	r3, r3, #3
 8007424:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8007428:	2b00      	cmp	r3, #0
 800742a:	d004      	beq.n	8007436 <I2C_Slave_ISR_IT+0x184>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800742c:	6939      	ldr	r1, [r7, #16]
 800742e:	68f8      	ldr	r0, [r7, #12]
 8007430:	f000 f8ea 	bl	8007608 <I2C_ITAddrCplt>
 8007434:	e037      	b.n	80074a6 <I2C_Slave_ISR_IT+0x1f4>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8007436:	693b      	ldr	r3, [r7, #16]
 8007438:	085b      	lsrs	r3, r3, #1
 800743a:	f003 0301 	and.w	r3, r3, #1
 800743e:	2b00      	cmp	r3, #0
 8007440:	d031      	beq.n	80074a6 <I2C_Slave_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	085b      	lsrs	r3, r3, #1
 8007446:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800744a:	2b00      	cmp	r3, #0
 800744c:	d02b      	beq.n	80074a6 <I2C_Slave_ISR_IT+0x1f4>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800744e:	68fb      	ldr	r3, [r7, #12]
 8007450:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007452:	b29b      	uxth	r3, r3
 8007454:	2b00      	cmp	r3, #0
 8007456:	d018      	beq.n	800748a <I2C_Slave_ISR_IT+0x1d8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745c:	781a      	ldrb	r2, [r3, #0]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007464:	68fb      	ldr	r3, [r7, #12]
 8007466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007468:	1c5a      	adds	r2, r3, #1
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007472:	b29b      	uxth	r3, r3
 8007474:	3b01      	subs	r3, #1
 8007476:	b29a      	uxth	r2, r3
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800747c:	68fb      	ldr	r3, [r7, #12]
 800747e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007480:	3b01      	subs	r3, #1
 8007482:	b29a      	uxth	r2, r3
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	851a      	strh	r2, [r3, #40]	; 0x28
 8007488:	e00d      	b.n	80074a6 <I2C_Slave_ISR_IT+0x1f4>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800748a:	697b      	ldr	r3, [r7, #20]
 800748c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8007490:	d002      	beq.n	8007498 <I2C_Slave_ISR_IT+0x1e6>
 8007492:	697b      	ldr	r3, [r7, #20]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d106      	bne.n	80074a6 <I2C_Slave_ISR_IT+0x1f4>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8007498:	68f8      	ldr	r0, [r7, #12]
 800749a:	f000 f939 	bl	8007710 <I2C_ITSlaveSeqCplt>
 800749e:	e002      	b.n	80074a6 <I2C_Slave_ISR_IT+0x1f4>
    if (hi2c->XferCount == 0U)
 80074a0:	bf00      	nop
 80074a2:	e000      	b.n	80074a6 <I2C_Slave_ISR_IT+0x1f4>
    if ((hi2c->XferCount == 0U) && \
 80074a4:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	2200      	movs	r2, #0
 80074aa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80074ae:	2300      	movs	r3, #0
}
 80074b0:	4618      	mov	r0, r3
 80074b2:	3718      	adds	r7, #24
 80074b4:	46bd      	mov	sp, r7
 80074b6:	bd80      	pop	{r7, pc}

080074b8 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b086      	sub	sp, #24
 80074bc:	af02      	add	r7, sp, #8
 80074be:	60f8      	str	r0, [r7, #12]
 80074c0:	4608      	mov	r0, r1
 80074c2:	4611      	mov	r1, r2
 80074c4:	461a      	mov	r2, r3
 80074c6:	4603      	mov	r3, r0
 80074c8:	817b      	strh	r3, [r7, #10]
 80074ca:	460b      	mov	r3, r1
 80074cc:	813b      	strh	r3, [r7, #8]
 80074ce:	4613      	mov	r3, r2
 80074d0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80074d2:	88fb      	ldrh	r3, [r7, #6]
 80074d4:	b2da      	uxtb	r2, r3
 80074d6:	8979      	ldrh	r1, [r7, #10]
 80074d8:	4b20      	ldr	r3, [pc, #128]	; (800755c <I2C_RequestMemoryWrite+0xa4>)
 80074da:	9300      	str	r3, [sp, #0]
 80074dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80074e0:	68f8      	ldr	r0, [r7, #12]
 80074e2:	f000 fdb5 	bl	8008050 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80074e6:	69fa      	ldr	r2, [r7, #28]
 80074e8:	69b9      	ldr	r1, [r7, #24]
 80074ea:	68f8      	ldr	r0, [r7, #12]
 80074ec:	f000 fc47 	bl	8007d7e <I2C_WaitOnTXISFlagUntilTimeout>
 80074f0:	4603      	mov	r3, r0
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d001      	beq.n	80074fa <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e02c      	b.n	8007554 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80074fa:	88fb      	ldrh	r3, [r7, #6]
 80074fc:	2b01      	cmp	r3, #1
 80074fe:	d105      	bne.n	800750c <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007500:	893b      	ldrh	r3, [r7, #8]
 8007502:	b2da      	uxtb	r2, r3
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	629a      	str	r2, [r3, #40]	; 0x28
 800750a:	e015      	b.n	8007538 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800750c:	893b      	ldrh	r3, [r7, #8]
 800750e:	0a1b      	lsrs	r3, r3, #8
 8007510:	b29b      	uxth	r3, r3
 8007512:	b2da      	uxtb	r2, r3
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800751a:	69fa      	ldr	r2, [r7, #28]
 800751c:	69b9      	ldr	r1, [r7, #24]
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f000 fc2d 	bl	8007d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8007524:	4603      	mov	r3, r0
 8007526:	2b00      	cmp	r3, #0
 8007528:	d001      	beq.n	800752e <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800752a:	2301      	movs	r3, #1
 800752c:	e012      	b.n	8007554 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800752e:	893b      	ldrh	r3, [r7, #8]
 8007530:	b2da      	uxtb	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	681b      	ldr	r3, [r3, #0]
 8007536:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8007538:	69fb      	ldr	r3, [r7, #28]
 800753a:	9300      	str	r3, [sp, #0]
 800753c:	69bb      	ldr	r3, [r7, #24]
 800753e:	2200      	movs	r2, #0
 8007540:	2180      	movs	r1, #128	; 0x80
 8007542:	68f8      	ldr	r0, [r7, #12]
 8007544:	f000 fbdb 	bl	8007cfe <I2C_WaitOnFlagUntilTimeout>
 8007548:	4603      	mov	r3, r0
 800754a:	2b00      	cmp	r3, #0
 800754c:	d001      	beq.n	8007552 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e000      	b.n	8007554 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007552:	2300      	movs	r3, #0
}
 8007554:	4618      	mov	r0, r3
 8007556:	3710      	adds	r7, #16
 8007558:	46bd      	mov	sp, r7
 800755a:	bd80      	pop	{r7, pc}
 800755c:	80002000 	.word	0x80002000

08007560 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007560:	b580      	push	{r7, lr}
 8007562:	b086      	sub	sp, #24
 8007564:	af02      	add	r7, sp, #8
 8007566:	60f8      	str	r0, [r7, #12]
 8007568:	4608      	mov	r0, r1
 800756a:	4611      	mov	r1, r2
 800756c:	461a      	mov	r2, r3
 800756e:	4603      	mov	r3, r0
 8007570:	817b      	strh	r3, [r7, #10]
 8007572:	460b      	mov	r3, r1
 8007574:	813b      	strh	r3, [r7, #8]
 8007576:	4613      	mov	r3, r2
 8007578:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800757a:	88fb      	ldrh	r3, [r7, #6]
 800757c:	b2da      	uxtb	r2, r3
 800757e:	8979      	ldrh	r1, [r7, #10]
 8007580:	4b20      	ldr	r3, [pc, #128]	; (8007604 <I2C_RequestMemoryRead+0xa4>)
 8007582:	9300      	str	r3, [sp, #0]
 8007584:	2300      	movs	r3, #0
 8007586:	68f8      	ldr	r0, [r7, #12]
 8007588:	f000 fd62 	bl	8008050 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800758c:	69fa      	ldr	r2, [r7, #28]
 800758e:	69b9      	ldr	r1, [r7, #24]
 8007590:	68f8      	ldr	r0, [r7, #12]
 8007592:	f000 fbf4 	bl	8007d7e <I2C_WaitOnTXISFlagUntilTimeout>
 8007596:	4603      	mov	r3, r0
 8007598:	2b00      	cmp	r3, #0
 800759a:	d001      	beq.n	80075a0 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800759c:	2301      	movs	r3, #1
 800759e:	e02c      	b.n	80075fa <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80075a0:	88fb      	ldrh	r3, [r7, #6]
 80075a2:	2b01      	cmp	r3, #1
 80075a4:	d105      	bne.n	80075b2 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80075a6:	893b      	ldrh	r3, [r7, #8]
 80075a8:	b2da      	uxtb	r2, r3
 80075aa:	68fb      	ldr	r3, [r7, #12]
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	629a      	str	r2, [r3, #40]	; 0x28
 80075b0:	e015      	b.n	80075de <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80075b2:	893b      	ldrh	r3, [r7, #8]
 80075b4:	0a1b      	lsrs	r3, r3, #8
 80075b6:	b29b      	uxth	r3, r3
 80075b8:	b2da      	uxtb	r2, r3
 80075ba:	68fb      	ldr	r3, [r7, #12]
 80075bc:	681b      	ldr	r3, [r3, #0]
 80075be:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80075c0:	69fa      	ldr	r2, [r7, #28]
 80075c2:	69b9      	ldr	r1, [r7, #24]
 80075c4:	68f8      	ldr	r0, [r7, #12]
 80075c6:	f000 fbda 	bl	8007d7e <I2C_WaitOnTXISFlagUntilTimeout>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	d001      	beq.n	80075d4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80075d0:	2301      	movs	r3, #1
 80075d2:	e012      	b.n	80075fa <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80075d4:	893b      	ldrh	r3, [r7, #8]
 80075d6:	b2da      	uxtb	r2, r3
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80075de:	69fb      	ldr	r3, [r7, #28]
 80075e0:	9300      	str	r3, [sp, #0]
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	2200      	movs	r2, #0
 80075e6:	2140      	movs	r1, #64	; 0x40
 80075e8:	68f8      	ldr	r0, [r7, #12]
 80075ea:	f000 fb88 	bl	8007cfe <I2C_WaitOnFlagUntilTimeout>
 80075ee:	4603      	mov	r3, r0
 80075f0:	2b00      	cmp	r3, #0
 80075f2:	d001      	beq.n	80075f8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80075f4:	2301      	movs	r3, #1
 80075f6:	e000      	b.n	80075fa <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80075f8:	2300      	movs	r3, #0
}
 80075fa:	4618      	mov	r0, r3
 80075fc:	3710      	adds	r7, #16
 80075fe:	46bd      	mov	sp, r7
 8007600:	bd80      	pop	{r7, pc}
 8007602:	bf00      	nop
 8007604:	80002000 	.word	0x80002000

08007608 <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007618:	b2db      	uxtb	r3, r3
 800761a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800761e:	2b28      	cmp	r3, #40	; 0x28
 8007620:	d16a      	bne.n	80076f8 <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	699b      	ldr	r3, [r3, #24]
 8007628:	0c1b      	lsrs	r3, r3, #16
 800762a:	b2db      	uxtb	r3, r3
 800762c:	f003 0301 	and.w	r3, r3, #1
 8007630:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	699b      	ldr	r3, [r3, #24]
 8007638:	0c1b      	lsrs	r3, r3, #16
 800763a:	b29b      	uxth	r3, r3
 800763c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 8007640:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	689b      	ldr	r3, [r3, #8]
 8007648:	b29b      	uxth	r3, r3
 800764a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800764e:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	681b      	ldr	r3, [r3, #0]
 8007654:	68db      	ldr	r3, [r3, #12]
 8007656:	b29b      	uxth	r3, r3
 8007658:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
 800765c:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	68db      	ldr	r3, [r3, #12]
 8007662:	2b02      	cmp	r3, #2
 8007664:	d138      	bne.n	80076d8 <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8007666:	897b      	ldrh	r3, [r7, #10]
 8007668:	09db      	lsrs	r3, r3, #7
 800766a:	b29a      	uxth	r2, r3
 800766c:	89bb      	ldrh	r3, [r7, #12]
 800766e:	4053      	eors	r3, r2
 8007670:	b29b      	uxth	r3, r3
 8007672:	f003 0306 	and.w	r3, r3, #6
 8007676:	2b00      	cmp	r3, #0
 8007678:	d11c      	bne.n	80076b4 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 800767a:	897b      	ldrh	r3, [r7, #10]
 800767c:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007682:	1c5a      	adds	r2, r3, #1
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	649a      	str	r2, [r3, #72]	; 0x48
        if (hi2c->AddrEventCount == 2U)
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800768c:	2b02      	cmp	r3, #2
 800768e:	d13b      	bne.n	8007708 <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	2200      	movs	r2, #0
 8007694:	649a      	str	r2, [r3, #72]	; 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	2208      	movs	r2, #8
 800769c:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80076a6:	89ba      	ldrh	r2, [r7, #12]
 80076a8:	7bfb      	ldrb	r3, [r7, #15]
 80076aa:	4619      	mov	r1, r3
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f7ff fdde 	bl	800726e <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80076b2:	e029      	b.n	8007708 <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80076b4:	893b      	ldrh	r3, [r7, #8]
 80076b6:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80076b8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	f000 fcf9 	bl	80080b4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2200      	movs	r2, #0
 80076c6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80076ca:	89ba      	ldrh	r2, [r7, #12]
 80076cc:	7bfb      	ldrb	r3, [r7, #15]
 80076ce:	4619      	mov	r1, r3
 80076d0:	6878      	ldr	r0, [r7, #4]
 80076d2:	f7ff fdcc 	bl	800726e <HAL_I2C_AddrCallback>
}
 80076d6:	e017      	b.n	8007708 <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80076d8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80076dc:	6878      	ldr	r0, [r7, #4]
 80076de:	f000 fce9 	bl	80080b4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	2200      	movs	r2, #0
 80076e6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80076ea:	89ba      	ldrh	r2, [r7, #12]
 80076ec:	7bfb      	ldrb	r3, [r7, #15]
 80076ee:	4619      	mov	r1, r3
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f7ff fdbc 	bl	800726e <HAL_I2C_AddrCallback>
}
 80076f6:	e007      	b.n	8007708 <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	2208      	movs	r2, #8
 80076fe:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
}
 8007708:	bf00      	nop
 800770a:	3710      	adds	r7, #16
 800770c:	46bd      	mov	sp, r7
 800770e:	bd80      	pop	{r7, pc}

08007710 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8007710:	b580      	push	{r7, lr}
 8007712:	b084      	sub	sp, #16
 8007714:	af00      	add	r7, sp, #0
 8007716:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	0b9b      	lsrs	r3, r3, #14
 800772c:	f003 0301 	and.w	r3, r3, #1
 8007730:	2b00      	cmp	r3, #0
 8007732:	d008      	beq.n	8007746 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007742:	601a      	str	r2, [r3, #0]
 8007744:	e00d      	b.n	8007762 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	0bdb      	lsrs	r3, r3, #15
 800774a:	f003 0301 	and.w	r3, r3, #1
 800774e:	2b00      	cmp	r3, #0
 8007750:	d007      	beq.n	8007762 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	681a      	ldr	r2, [r3, #0]
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007760:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007768:	b2db      	uxtb	r3, r3
 800776a:	2b29      	cmp	r3, #41	; 0x29
 800776c:	d112      	bne.n	8007794 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2228      	movs	r2, #40	; 0x28
 8007772:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2221      	movs	r2, #33	; 0x21
 800777a:	631a      	str	r2, [r3, #48]	; 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800777c:	2101      	movs	r1, #1
 800777e:	6878      	ldr	r0, [r7, #4]
 8007780:	f000 fc98 	bl	80080b4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	2200      	movs	r2, #0
 8007788:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800778c:	6878      	ldr	r0, [r7, #4]
 800778e:	f7ff fd5a 	bl	8007246 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8007792:	e017      	b.n	80077c4 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800779a:	b2db      	uxtb	r3, r3
 800779c:	2b2a      	cmp	r3, #42	; 0x2a
 800779e:	d111      	bne.n	80077c4 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2228      	movs	r2, #40	; 0x28
 80077a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	2222      	movs	r2, #34	; 0x22
 80077ac:	631a      	str	r2, [r3, #48]	; 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 80077ae:	2102      	movs	r1, #2
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 fc7f 	bl	80080b4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	2200      	movs	r2, #0
 80077ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80077be:	6878      	ldr	r0, [r7, #4]
 80077c0:	f7ff fd4b 	bl	800725a <HAL_I2C_SlaveRxCpltCallback>
}
 80077c4:	bf00      	nop
 80077c6:	3710      	adds	r7, #16
 80077c8:	46bd      	mov	sp, r7
 80077ca:	bd80      	pop	{r7, pc}

080077cc <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80077cc:	b580      	push	{r7, lr}
 80077ce:	b086      	sub	sp, #24
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
 80077d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	681b      	ldr	r3, [r3, #0]
 80077da:	681b      	ldr	r3, [r3, #0]
 80077dc:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80077de:	683b      	ldr	r3, [r7, #0]
 80077e0:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80077e2:	687b      	ldr	r3, [r7, #4]
 80077e4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80077e8:	73fb      	strb	r3, [r7, #15]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	2220      	movs	r2, #32
 80077f0:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80077f2:	7bfb      	ldrb	r3, [r7, #15]
 80077f4:	2b21      	cmp	r3, #33	; 0x21
 80077f6:	d002      	beq.n	80077fe <I2C_ITSlaveCplt+0x32>
 80077f8:	7bfb      	ldrb	r3, [r7, #15]
 80077fa:	2b29      	cmp	r3, #41	; 0x29
 80077fc:	d108      	bne.n	8007810 <I2C_ITSlaveCplt+0x44>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 80077fe:	f248 0101 	movw	r1, #32769	; 0x8001
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f000 fc56 	bl	80080b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	2221      	movs	r2, #33	; 0x21
 800780c:	631a      	str	r2, [r3, #48]	; 0x30
 800780e:	e00d      	b.n	800782c <I2C_ITSlaveCplt+0x60>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007810:	7bfb      	ldrb	r3, [r7, #15]
 8007812:	2b22      	cmp	r3, #34	; 0x22
 8007814:	d002      	beq.n	800781c <I2C_ITSlaveCplt+0x50>
 8007816:	7bfb      	ldrb	r3, [r7, #15]
 8007818:	2b2a      	cmp	r3, #42	; 0x2a
 800781a:	d107      	bne.n	800782c <I2C_ITSlaveCplt+0x60>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 800781c:	f248 0102 	movw	r1, #32770	; 0x8002
 8007820:	6878      	ldr	r0, [r7, #4]
 8007822:	f000 fc47 	bl	80080b4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2222      	movs	r2, #34	; 0x22
 800782a:	631a      	str	r2, [r3, #48]	; 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	685a      	ldr	r2, [r3, #4]
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800783a:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	6859      	ldr	r1, [r3, #4]
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681a      	ldr	r2, [r3, #0]
 8007846:	4b64      	ldr	r3, [pc, #400]	; (80079d8 <I2C_ITSlaveCplt+0x20c>)
 8007848:	400b      	ands	r3, r1
 800784a:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800784c:	6878      	ldr	r0, [r7, #4]
 800784e:	f000 fa14 	bl	8007c7a <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8007852:	693b      	ldr	r3, [r7, #16]
 8007854:	0b9b      	lsrs	r3, r3, #14
 8007856:	f003 0301 	and.w	r3, r3, #1
 800785a:	2b00      	cmp	r3, #0
 800785c:	d013      	beq.n	8007886 <I2C_ITSlaveCplt+0xba>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	681a      	ldr	r2, [r3, #0]
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800786c:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 800786e:	687b      	ldr	r3, [r7, #4]
 8007870:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007872:	2b00      	cmp	r3, #0
 8007874:	d020      	beq.n	80078b8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	685b      	ldr	r3, [r3, #4]
 800787e:	b29a      	uxth	r2, r3
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	855a      	strh	r2, [r3, #42]	; 0x2a
 8007884:	e018      	b.n	80078b8 <I2C_ITSlaveCplt+0xec>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8007886:	693b      	ldr	r3, [r7, #16]
 8007888:	0bdb      	lsrs	r3, r3, #15
 800788a:	f003 0301 	and.w	r3, r3, #1
 800788e:	2b00      	cmp	r3, #0
 8007890:	d012      	beq.n	80078b8 <I2C_ITSlaveCplt+0xec>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007892:	687b      	ldr	r3, [r7, #4]
 8007894:	681b      	ldr	r3, [r3, #0]
 8007896:	681a      	ldr	r2, [r3, #0]
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80078a0:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d006      	beq.n	80078b8 <I2C_ITSlaveCplt+0xec>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	685b      	ldr	r3, [r3, #4]
 80078b2:	b29a      	uxth	r2, r3
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	855a      	strh	r2, [r3, #42]	; 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80078b8:	697b      	ldr	r3, [r7, #20]
 80078ba:	089b      	lsrs	r3, r3, #2
 80078bc:	f003 0301 	and.w	r3, r3, #1
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d020      	beq.n	8007906 <I2C_ITSlaveCplt+0x13a>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80078c4:	697b      	ldr	r3, [r7, #20]
 80078c6:	f023 0304 	bic.w	r3, r3, #4
 80078ca:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078d6:	b2d2      	uxtb	r2, r2
 80078d8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80078de:	1c5a      	adds	r2, r3, #1
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078e8:	2b00      	cmp	r3, #0
 80078ea:	d00c      	beq.n	8007906 <I2C_ITSlaveCplt+0x13a>
    {
      hi2c->XferSize--;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80078f0:	3b01      	subs	r3, #1
 80078f2:	b29a      	uxth	r2, r3
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80078fc:	b29b      	uxth	r3, r3
 80078fe:	3b01      	subs	r3, #1
 8007900:	b29a      	uxth	r2, r3
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	855a      	strh	r2, [r3, #42]	; 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800790a:	b29b      	uxth	r3, r3
 800790c:	2b00      	cmp	r3, #0
 800790e:	d005      	beq.n	800791c <I2C_ITSlaveCplt+0x150>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007914:	f043 0204 	orr.w	r2, r3, #4
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2200      	movs	r2, #0
 8007928:	635a      	str	r2, [r3, #52]	; 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800792e:	2b00      	cmp	r3, #0
 8007930:	d010      	beq.n	8007954 <I2C_ITSlaveCplt+0x188>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007936:	4619      	mov	r1, r3
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 f8a7 	bl	8007a8c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007944:	b2db      	uxtb	r3, r3
 8007946:	2b28      	cmp	r3, #40	; 0x28
 8007948:	d141      	bne.n	80079ce <I2C_ITSlaveCplt+0x202>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800794a:	6979      	ldr	r1, [r7, #20]
 800794c:	6878      	ldr	r0, [r7, #4]
 800794e:	f000 f847 	bl	80079e0 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007952:	e03c      	b.n	80079ce <I2C_ITSlaveCplt+0x202>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007958:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800795c:	d014      	beq.n	8007988 <I2C_ITSlaveCplt+0x1bc>
    I2C_ITSlaveSeqCplt(hi2c);
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f7ff fed6 	bl	8007710 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	4a1d      	ldr	r2, [pc, #116]	; (80079dc <I2C_ITSlaveCplt+0x210>)
 8007968:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	2220      	movs	r2, #32
 800796e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2200      	movs	r2, #0
 800797c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8007980:	6878      	ldr	r0, [r7, #4]
 8007982:	f7ff fc82 	bl	800728a <HAL_I2C_ListenCpltCallback>
}
 8007986:	e022      	b.n	80079ce <I2C_ITSlaveCplt+0x202>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800798e:	b2db      	uxtb	r3, r3
 8007990:	2b22      	cmp	r3, #34	; 0x22
 8007992:	d10e      	bne.n	80079b2 <I2C_ITSlaveCplt+0x1e6>
    hi2c->State = HAL_I2C_STATE_READY;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2220      	movs	r2, #32
 8007998:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	2200      	movs	r2, #0
 80079a0:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	2200      	movs	r2, #0
 80079a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 80079aa:	6878      	ldr	r0, [r7, #4]
 80079ac:	f7ff fc55 	bl	800725a <HAL_I2C_SlaveRxCpltCallback>
}
 80079b0:	e00d      	b.n	80079ce <I2C_ITSlaveCplt+0x202>
    hi2c->State = HAL_I2C_STATE_READY;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2220      	movs	r2, #32
 80079b6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2200      	movs	r2, #0
 80079be:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	2200      	movs	r2, #0
 80079c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80079c8:	6878      	ldr	r0, [r7, #4]
 80079ca:	f7ff fc3c 	bl	8007246 <HAL_I2C_SlaveTxCpltCallback>
}
 80079ce:	bf00      	nop
 80079d0:	3718      	adds	r7, #24
 80079d2:	46bd      	mov	sp, r7
 80079d4:	bd80      	pop	{r7, pc}
 80079d6:	bf00      	nop
 80079d8:	fe00e800 	.word	0xfe00e800
 80079dc:	ffff0000 	.word	0xffff0000

080079e0 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b082      	sub	sp, #8
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	6078      	str	r0, [r7, #4]
 80079e8:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	4a26      	ldr	r2, [pc, #152]	; (8007a88 <I2C_ITListenCplt+0xa8>)
 80079ee:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	2200      	movs	r2, #0
 80079f4:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2220      	movs	r2, #32
 80079fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	2200      	movs	r2, #0
 8007a02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferISR = NULL;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	2200      	movs	r2, #0
 8007a0a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	089b      	lsrs	r3, r3, #2
 8007a10:	f003 0301 	and.w	r3, r3, #1
 8007a14:	2b00      	cmp	r3, #0
 8007a16:	d022      	beq.n	8007a5e <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a22:	b2d2      	uxtb	r2, r2
 8007a24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a2a:	1c5a      	adds	r2, r3, #1
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	625a      	str	r2, [r3, #36]	; 0x24

    if ((hi2c->XferSize > 0U))
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d012      	beq.n	8007a5e <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8007a3c:	3b01      	subs	r3, #1
 8007a3e:	b29a      	uxth	r2, r3
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	3b01      	subs	r3, #1
 8007a4c:	b29a      	uxth	r2, r3
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	855a      	strh	r2, [r3, #42]	; 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007a56:	f043 0204 	orr.w	r2, r3, #4
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	645a      	str	r2, [r3, #68]	; 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007a5e:	f248 0103 	movw	r1, #32771	; 0x8003
 8007a62:	6878      	ldr	r0, [r7, #4]
 8007a64:	f000 fb26 	bl	80080b4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	681b      	ldr	r3, [r3, #0]
 8007a6c:	2210      	movs	r2, #16
 8007a6e:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2200      	movs	r2, #0
 8007a74:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8007a78:	6878      	ldr	r0, [r7, #4]
 8007a7a:	f7ff fc06 	bl	800728a <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8007a7e:	bf00      	nop
 8007a80:	3708      	adds	r7, #8
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}
 8007a86:	bf00      	nop
 8007a88:	ffff0000 	.word	0xffff0000

08007a8c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8007a8c:	b580      	push	{r7, lr}
 8007a8e:	b084      	sub	sp, #16
 8007a90:	af00      	add	r7, sp, #0
 8007a92:	6078      	str	r0, [r7, #4]
 8007a94:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007a9c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2200      	movs	r2, #0
 8007aa2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	4a5d      	ldr	r2, [pc, #372]	; (8007c20 <I2C_ITError+0x194>)
 8007aaa:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2c->XferCount     = 0U;
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	431a      	orrs	r2, r3
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	645a      	str	r2, [r3, #68]	; 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8007abe:	7bfb      	ldrb	r3, [r7, #15]
 8007ac0:	2b28      	cmp	r3, #40	; 0x28
 8007ac2:	d005      	beq.n	8007ad0 <I2C_ITError+0x44>
 8007ac4:	7bfb      	ldrb	r3, [r7, #15]
 8007ac6:	2b29      	cmp	r3, #41	; 0x29
 8007ac8:	d002      	beq.n	8007ad0 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8007aca:	7bfb      	ldrb	r3, [r7, #15]
 8007acc:	2b2a      	cmp	r3, #42	; 0x2a
 8007ace:	d10b      	bne.n	8007ae8 <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007ad0:	2103      	movs	r1, #3
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 faee 	bl	80080b4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8007ad8:	687b      	ldr	r3, [r7, #4]
 8007ada:	2228      	movs	r2, #40	; 0x28
 8007adc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	4a50      	ldr	r2, [pc, #320]	; (8007c24 <I2C_ITError+0x198>)
 8007ae4:	635a      	str	r2, [r3, #52]	; 0x34
 8007ae6:	e011      	b.n	8007b0c <I2C_ITError+0x80>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8007ae8:	f248 0103 	movw	r1, #32771	; 0x8003
 8007aec:	6878      	ldr	r0, [r7, #4]
 8007aee:	f000 fae1 	bl	80080b4 <I2C_Disable_IRQ>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007af8:	b2db      	uxtb	r3, r3
 8007afa:	2b60      	cmp	r3, #96	; 0x60
 8007afc:	d003      	beq.n	8007b06 <I2C_ITError+0x7a>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	2220      	movs	r2, #32
 8007b02:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    }
    hi2c->XferISR       = NULL;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	635a      	str	r2, [r3, #52]	; 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b10:	60bb      	str	r3, [r7, #8]
  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d039      	beq.n	8007b8e <I2C_ITError+0x102>
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	2b11      	cmp	r3, #17
 8007b1e:	d002      	beq.n	8007b26 <I2C_ITError+0x9a>
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	2b21      	cmp	r3, #33	; 0x21
 8007b24:	d133      	bne.n	8007b8e <I2C_ITError+0x102>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007b30:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007b34:	d107      	bne.n	8007b46 <I2C_ITError+0xba>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	681a      	ldr	r2, [r3, #0]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	681b      	ldr	r3, [r3, #0]
 8007b40:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007b44:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b4a:	4618      	mov	r0, r3
 8007b4c:	f7fe fd04 	bl	8006558 <HAL_DMA_GetState>
 8007b50:	4603      	mov	r3, r0
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d017      	beq.n	8007b86 <I2C_ITError+0xfa>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b5a:	4a33      	ldr	r2, [pc, #204]	; (8007c28 <I2C_ITError+0x19c>)
 8007b5c:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2200      	movs	r2, #0
 8007b62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b6a:	4618      	mov	r0, r3
 8007b6c:	f7fe fc04 	bl	8006378 <HAL_DMA_Abort_IT>
 8007b70:	4603      	mov	r3, r0
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d04d      	beq.n	8007c12 <I2C_ITError+0x186>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007b7c:	687a      	ldr	r2, [r7, #4]
 8007b7e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007b80:	4610      	mov	r0, r2
 8007b82:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b84:	e045      	b.n	8007c12 <I2C_ITError+0x186>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007b86:	6878      	ldr	r0, [r7, #4]
 8007b88:	f000 f850 	bl	8007c2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007b8c:	e041      	b.n	8007c12 <I2C_ITError+0x186>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d039      	beq.n	8007c0a <I2C_ITError+0x17e>
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	2b12      	cmp	r3, #18
 8007b9a:	d002      	beq.n	8007ba2 <I2C_ITError+0x116>
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	2b22      	cmp	r3, #34	; 0x22
 8007ba0:	d133      	bne.n	8007c0a <I2C_ITError+0x17e>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007bac:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bb0:	d107      	bne.n	8007bc2 <I2C_ITError+0x136>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	681b      	ldr	r3, [r3, #0]
 8007bb6:	681a      	ldr	r2, [r3, #0]
 8007bb8:	687b      	ldr	r3, [r7, #4]
 8007bba:	681b      	ldr	r3, [r3, #0]
 8007bbc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8007bc0:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f7fe fcc6 	bl	8006558 <HAL_DMA_GetState>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b01      	cmp	r3, #1
 8007bd0:	d017      	beq.n	8007c02 <I2C_ITError+0x176>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bd6:	4a14      	ldr	r2, [pc, #80]	; (8007c28 <I2C_ITError+0x19c>)
 8007bd8:	639a      	str	r2, [r3, #56]	; 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007be6:	4618      	mov	r0, r3
 8007be8:	f7fe fbc6 	bl	8006378 <HAL_DMA_Abort_IT>
 8007bec:	4603      	mov	r3, r0
 8007bee:	2b00      	cmp	r3, #0
 8007bf0:	d011      	beq.n	8007c16 <I2C_ITError+0x18a>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007bf6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007bf8:	687a      	ldr	r2, [r7, #4]
 8007bfa:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8007bfc:	4610      	mov	r0, r2
 8007bfe:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007c00:	e009      	b.n	8007c16 <I2C_ITError+0x18a>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8007c02:	6878      	ldr	r0, [r7, #4]
 8007c04:	f000 f812 	bl	8007c2c <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007c08:	e005      	b.n	8007c16 <I2C_ITError+0x18a>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8007c0a:	6878      	ldr	r0, [r7, #4]
 8007c0c:	f000 f80e 	bl	8007c2c <I2C_TreatErrorCallback>
  }
}
 8007c10:	e002      	b.n	8007c18 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8007c12:	bf00      	nop
 8007c14:	e000      	b.n	8007c18 <I2C_ITError+0x18c>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007c16:	bf00      	nop
}
 8007c18:	bf00      	nop
 8007c1a:	3710      	adds	r7, #16
 8007c1c:	46bd      	mov	sp, r7
 8007c1e:	bd80      	pop	{r7, pc}
 8007c20:	ffff0000 	.word	0xffff0000
 8007c24:	080072b3 	.word	0x080072b3
 8007c28:	08007cc3 	.word	0x08007cc3

08007c2c <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b082      	sub	sp, #8
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8007c3a:	b2db      	uxtb	r3, r3
 8007c3c:	2b60      	cmp	r3, #96	; 0x60
 8007c3e:	d10e      	bne.n	8007c5e <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2220      	movs	r2, #32
 8007c44:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2200      	movs	r2, #0
 8007c4c:	631a      	str	r2, [r3, #48]	; 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	2200      	movs	r2, #0
 8007c52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007c56:	6878      	ldr	r0, [r7, #4]
 8007c58:	f7ff fb21 	bl	800729e <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007c5c:	e009      	b.n	8007c72 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	2200      	movs	r2, #0
 8007c62:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_UNLOCK(hi2c);
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	2200      	movs	r2, #0
 8007c68:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8007c6c:	6878      	ldr	r0, [r7, #4]
 8007c6e:	f7fc fa43 	bl	80040f8 <HAL_I2C_ErrorCallback>
}
 8007c72:	bf00      	nop
 8007c74:	3708      	adds	r7, #8
 8007c76:	46bd      	mov	sp, r7
 8007c78:	bd80      	pop	{r7, pc}

08007c7a <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8007c7a:	b480      	push	{r7}
 8007c7c:	b083      	sub	sp, #12
 8007c7e:	af00      	add	r7, sp, #0
 8007c80:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	699b      	ldr	r3, [r3, #24]
 8007c88:	f003 0302 	and.w	r3, r3, #2
 8007c8c:	2b02      	cmp	r3, #2
 8007c8e:	d103      	bne.n	8007c98 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	2200      	movs	r2, #0
 8007c96:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	699b      	ldr	r3, [r3, #24]
 8007c9e:	f003 0301 	and.w	r3, r3, #1
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d007      	beq.n	8007cb6 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	699a      	ldr	r2, [r3, #24]
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	f042 0201 	orr.w	r2, r2, #1
 8007cb4:	619a      	str	r2, [r3, #24]
  }
}
 8007cb6:	bf00      	nop
 8007cb8:	370c      	adds	r7, #12
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr

08007cc2 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007cc2:	b580      	push	{r7, lr}
 8007cc4:	b084      	sub	sp, #16
 8007cc6:	af00      	add	r7, sp, #0
 8007cc8:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007cce:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d003      	beq.n	8007ce0 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007cdc:	2200      	movs	r2, #0
 8007cde:	639a      	str	r2, [r3, #56]	; 0x38
  }
  if (hi2c->hdmarx != NULL)
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007ce4:	2b00      	cmp	r3, #0
 8007ce6:	d003      	beq.n	8007cf0 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007cec:	2200      	movs	r2, #0
 8007cee:	639a      	str	r2, [r3, #56]	; 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8007cf0:	68f8      	ldr	r0, [r7, #12]
 8007cf2:	f7ff ff9b 	bl	8007c2c <I2C_TreatErrorCallback>
}
 8007cf6:	bf00      	nop
 8007cf8:	3710      	adds	r7, #16
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	bd80      	pop	{r7, pc}

08007cfe <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007cfe:	b580      	push	{r7, lr}
 8007d00:	b084      	sub	sp, #16
 8007d02:	af00      	add	r7, sp, #0
 8007d04:	60f8      	str	r0, [r7, #12]
 8007d06:	60b9      	str	r1, [r7, #8]
 8007d08:	603b      	str	r3, [r7, #0]
 8007d0a:	4613      	mov	r3, r2
 8007d0c:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d0e:	e022      	b.n	8007d56 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007d16:	d01e      	beq.n	8007d56 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007d18:	f7fe f864 	bl	8005de4 <HAL_GetTick>
 8007d1c:	4602      	mov	r2, r0
 8007d1e:	69bb      	ldr	r3, [r7, #24]
 8007d20:	1ad3      	subs	r3, r2, r3
 8007d22:	683a      	ldr	r2, [r7, #0]
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d302      	bcc.n	8007d2e <I2C_WaitOnFlagUntilTimeout+0x30>
 8007d28:	683b      	ldr	r3, [r7, #0]
 8007d2a:	2b00      	cmp	r3, #0
 8007d2c:	d113      	bne.n	8007d56 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007d32:	f043 0220 	orr.w	r2, r3, #32
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	2220      	movs	r2, #32
 8007d3e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007d42:	68fb      	ldr	r3, [r7, #12]
 8007d44:	2200      	movs	r2, #0
 8007d46:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8007d52:	2301      	movs	r3, #1
 8007d54:	e00f      	b.n	8007d76 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	699a      	ldr	r2, [r3, #24]
 8007d5c:	68bb      	ldr	r3, [r7, #8]
 8007d5e:	4013      	ands	r3, r2
 8007d60:	68ba      	ldr	r2, [r7, #8]
 8007d62:	429a      	cmp	r2, r3
 8007d64:	bf0c      	ite	eq
 8007d66:	2301      	moveq	r3, #1
 8007d68:	2300      	movne	r3, #0
 8007d6a:	b2db      	uxtb	r3, r3
 8007d6c:	461a      	mov	r2, r3
 8007d6e:	79fb      	ldrb	r3, [r7, #7]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d0cd      	beq.n	8007d10 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8007d74:	2300      	movs	r3, #0
}
 8007d76:	4618      	mov	r0, r3
 8007d78:	3710      	adds	r7, #16
 8007d7a:	46bd      	mov	sp, r7
 8007d7c:	bd80      	pop	{r7, pc}

08007d7e <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007d7e:	b580      	push	{r7, lr}
 8007d80:	b084      	sub	sp, #16
 8007d82:	af00      	add	r7, sp, #0
 8007d84:	60f8      	str	r0, [r7, #12]
 8007d86:	60b9      	str	r1, [r7, #8]
 8007d88:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007d8a:	e02c      	b.n	8007de6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	68b9      	ldr	r1, [r7, #8]
 8007d90:	68f8      	ldr	r0, [r7, #12]
 8007d92:	f000 f871 	bl	8007e78 <I2C_IsErrorOccurred>
 8007d96:	4603      	mov	r3, r0
 8007d98:	2b00      	cmp	r3, #0
 8007d9a:	d001      	beq.n	8007da0 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007d9c:	2301      	movs	r3, #1
 8007d9e:	e02a      	b.n	8007df6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007da6:	d01e      	beq.n	8007de6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007da8:	f7fe f81c 	bl	8005de4 <HAL_GetTick>
 8007dac:	4602      	mov	r2, r0
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	1ad3      	subs	r3, r2, r3
 8007db2:	68ba      	ldr	r2, [r7, #8]
 8007db4:	429a      	cmp	r2, r3
 8007db6:	d302      	bcc.n	8007dbe <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007db8:	68bb      	ldr	r3, [r7, #8]
 8007dba:	2b00      	cmp	r3, #0
 8007dbc:	d113      	bne.n	8007de6 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007dc2:	f043 0220 	orr.w	r2, r3, #32
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	2220      	movs	r2, #32
 8007dce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007dda:	68fb      	ldr	r3, [r7, #12]
 8007ddc:	2200      	movs	r2, #0
 8007dde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8007de2:	2301      	movs	r3, #1
 8007de4:	e007      	b.n	8007df6 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	681b      	ldr	r3, [r3, #0]
 8007dea:	699b      	ldr	r3, [r3, #24]
 8007dec:	f003 0302 	and.w	r3, r3, #2
 8007df0:	2b02      	cmp	r3, #2
 8007df2:	d1cb      	bne.n	8007d8c <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007df4:	2300      	movs	r3, #0
}
 8007df6:	4618      	mov	r0, r3
 8007df8:	3710      	adds	r7, #16
 8007dfa:	46bd      	mov	sp, r7
 8007dfc:	bd80      	pop	{r7, pc}

08007dfe <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007dfe:	b580      	push	{r7, lr}
 8007e00:	b084      	sub	sp, #16
 8007e02:	af00      	add	r7, sp, #0
 8007e04:	60f8      	str	r0, [r7, #12]
 8007e06:	60b9      	str	r1, [r7, #8]
 8007e08:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e0a:	e028      	b.n	8007e5e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007e0c:	687a      	ldr	r2, [r7, #4]
 8007e0e:	68b9      	ldr	r1, [r7, #8]
 8007e10:	68f8      	ldr	r0, [r7, #12]
 8007e12:	f000 f831 	bl	8007e78 <I2C_IsErrorOccurred>
 8007e16:	4603      	mov	r3, r0
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	d001      	beq.n	8007e20 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007e1c:	2301      	movs	r3, #1
 8007e1e:	e026      	b.n	8007e6e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e20:	f7fd ffe0 	bl	8005de4 <HAL_GetTick>
 8007e24:	4602      	mov	r2, r0
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	1ad3      	subs	r3, r2, r3
 8007e2a:	68ba      	ldr	r2, [r7, #8]
 8007e2c:	429a      	cmp	r2, r3
 8007e2e:	d302      	bcc.n	8007e36 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d113      	bne.n	8007e5e <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007e36:	68fb      	ldr	r3, [r7, #12]
 8007e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007e3a:	f043 0220 	orr.w	r2, r3, #32
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	2220      	movs	r2, #32
 8007e46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e4a:	68fb      	ldr	r3, [r7, #12]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	2200      	movs	r2, #0
 8007e56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8007e5a:	2301      	movs	r3, #1
 8007e5c:	e007      	b.n	8007e6e <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	681b      	ldr	r3, [r3, #0]
 8007e62:	699b      	ldr	r3, [r3, #24]
 8007e64:	f003 0320 	and.w	r3, r3, #32
 8007e68:	2b20      	cmp	r3, #32
 8007e6a:	d1cf      	bne.n	8007e0c <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8007e6c:	2300      	movs	r3, #0
}
 8007e6e:	4618      	mov	r0, r3
 8007e70:	3710      	adds	r7, #16
 8007e72:	46bd      	mov	sp, r7
 8007e74:	bd80      	pop	{r7, pc}
	...

08007e78 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007e78:	b580      	push	{r7, lr}
 8007e7a:	b08a      	sub	sp, #40	; 0x28
 8007e7c:	af00      	add	r7, sp, #0
 8007e7e:	60f8      	str	r0, [r7, #12]
 8007e80:	60b9      	str	r1, [r7, #8]
 8007e82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007e84:	2300      	movs	r3, #0
 8007e86:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	699b      	ldr	r3, [r3, #24]
 8007e90:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007e92:	2300      	movs	r3, #0
 8007e94:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007e9a:	69bb      	ldr	r3, [r7, #24]
 8007e9c:	f003 0310 	and.w	r3, r3, #16
 8007ea0:	2b00      	cmp	r3, #0
 8007ea2:	d075      	beq.n	8007f90 <I2C_IsErrorOccurred+0x118>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	2210      	movs	r2, #16
 8007eaa:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007eac:	e056      	b.n	8007f5c <I2C_IsErrorOccurred+0xe4>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007eae:	68bb      	ldr	r3, [r7, #8]
 8007eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007eb4:	d052      	beq.n	8007f5c <I2C_IsErrorOccurred+0xe4>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007eb6:	f7fd ff95 	bl	8005de4 <HAL_GetTick>
 8007eba:	4602      	mov	r2, r0
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	1ad3      	subs	r3, r2, r3
 8007ec0:	68ba      	ldr	r2, [r7, #8]
 8007ec2:	429a      	cmp	r2, r3
 8007ec4:	d302      	bcc.n	8007ecc <I2C_IsErrorOccurred+0x54>
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d147      	bne.n	8007f5c <I2C_IsErrorOccurred+0xe4>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	681b      	ldr	r3, [r3, #0]
 8007ed0:	685b      	ldr	r3, [r3, #4]
 8007ed2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007ed6:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007ed8:	68fb      	ldr	r3, [r7, #12]
 8007eda:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007ede:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	681b      	ldr	r3, [r3, #0]
 8007ee4:	699b      	ldr	r3, [r3, #24]
 8007ee6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007eea:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007eee:	d12e      	bne.n	8007f4e <I2C_IsErrorOccurred+0xd6>
 8007ef0:	697b      	ldr	r3, [r7, #20]
 8007ef2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8007ef6:	d02a      	beq.n	8007f4e <I2C_IsErrorOccurred+0xd6>
              (tmp1 != I2C_CR2_STOP) && \
 8007ef8:	7cfb      	ldrb	r3, [r7, #19]
 8007efa:	2b20      	cmp	r3, #32
 8007efc:	d027      	beq.n	8007f4e <I2C_IsErrorOccurred+0xd6>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007efe:	68fb      	ldr	r3, [r7, #12]
 8007f00:	681b      	ldr	r3, [r3, #0]
 8007f02:	685a      	ldr	r2, [r3, #4]
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007f0c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007f0e:	f7fd ff69 	bl	8005de4 <HAL_GetTick>
 8007f12:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007f14:	e01b      	b.n	8007f4e <I2C_IsErrorOccurred+0xd6>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007f16:	f7fd ff65 	bl	8005de4 <HAL_GetTick>
 8007f1a:	4602      	mov	r2, r0
 8007f1c:	69fb      	ldr	r3, [r7, #28]
 8007f1e:	1ad3      	subs	r3, r2, r3
 8007f20:	2b19      	cmp	r3, #25
 8007f22:	d914      	bls.n	8007f4e <I2C_IsErrorOccurred+0xd6>
            {
              hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007f28:	f043 0220 	orr.w	r2, r3, #32
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	645a      	str	r2, [r3, #68]	; 0x44
              hi2c->State = HAL_I2C_STATE_READY;
 8007f30:	68fb      	ldr	r3, [r7, #12]
 8007f32:	2220      	movs	r2, #32
 8007f34:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
              hi2c->Mode = HAL_I2C_MODE_NONE;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2200      	movs	r2, #0
 8007f3c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

              /* Process Unlocked */
              __HAL_UNLOCK(hi2c);
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2200      	movs	r2, #0
 8007f44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

              status = HAL_ERROR;
 8007f48:	2301      	movs	r3, #1
 8007f4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	699b      	ldr	r3, [r3, #24]
 8007f54:	f003 0320 	and.w	r3, r3, #32
 8007f58:	2b20      	cmp	r3, #32
 8007f5a:	d1dc      	bne.n	8007f16 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	681b      	ldr	r3, [r3, #0]
 8007f60:	699b      	ldr	r3, [r3, #24]
 8007f62:	f003 0320 	and.w	r3, r3, #32
 8007f66:	2b20      	cmp	r3, #32
 8007f68:	d003      	beq.n	8007f72 <I2C_IsErrorOccurred+0xfa>
 8007f6a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d09d      	beq.n	8007eae <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007f72:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007f76:	2b00      	cmp	r3, #0
 8007f78:	d103      	bne.n	8007f82 <I2C_IsErrorOccurred+0x10a>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	681b      	ldr	r3, [r3, #0]
 8007f7e:	2220      	movs	r2, #32
 8007f80:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007f82:	6a3b      	ldr	r3, [r7, #32]
 8007f84:	f043 0304 	orr.w	r3, r3, #4
 8007f88:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007f98:	69bb      	ldr	r3, [r7, #24]
 8007f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	d00b      	beq.n	8007fba <I2C_IsErrorOccurred+0x142>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007fa2:	6a3b      	ldr	r3, [r7, #32]
 8007fa4:	f043 0301 	orr.w	r3, r3, #1
 8007fa8:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007faa:	68fb      	ldr	r3, [r7, #12]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f44f 7280 	mov.w	r2, #256	; 0x100
 8007fb2:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007fb4:	2301      	movs	r3, #1
 8007fb6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007fba:	69bb      	ldr	r3, [r7, #24]
 8007fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007fc0:	2b00      	cmp	r3, #0
 8007fc2:	d00b      	beq.n	8007fdc <I2C_IsErrorOccurred+0x164>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007fc4:	6a3b      	ldr	r3, [r7, #32]
 8007fc6:	f043 0308 	orr.w	r3, r3, #8
 8007fca:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8007fd4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007fd6:	2301      	movs	r3, #1
 8007fd8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007fdc:	69bb      	ldr	r3, [r7, #24]
 8007fde:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007fe2:	2b00      	cmp	r3, #0
 8007fe4:	d00b      	beq.n	8007ffe <I2C_IsErrorOccurred+0x186>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007fe6:	6a3b      	ldr	r3, [r7, #32]
 8007fe8:	f043 0302 	orr.w	r3, r3, #2
 8007fec:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007fee:	68fb      	ldr	r3, [r7, #12]
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007ff6:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007ff8:	2301      	movs	r3, #1
 8007ffa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8007ffe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8008002:	2b00      	cmp	r3, #0
 8008004:	d01c      	beq.n	8008040 <I2C_IsErrorOccurred+0x1c8>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8008006:	68f8      	ldr	r0, [r7, #12]
 8008008:	f7ff fe37 	bl	8007c7a <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800800c:	68fb      	ldr	r3, [r7, #12]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	6859      	ldr	r1, [r3, #4]
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	4b0d      	ldr	r3, [pc, #52]	; (800804c <I2C_IsErrorOccurred+0x1d4>)
 8008018:	400b      	ands	r3, r1
 800801a:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800801c:	68fb      	ldr	r3, [r7, #12]
 800801e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008020:	6a3b      	ldr	r3, [r7, #32]
 8008022:	431a      	orrs	r2, r3
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8008028:	68fb      	ldr	r3, [r7, #12]
 800802a:	2220      	movs	r2, #32
 800802c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008030:	68fb      	ldr	r3, [r7, #12]
 8008032:	2200      	movs	r2, #0
 8008034:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	2200      	movs	r2, #0
 800803c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8008040:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8008044:	4618      	mov	r0, r3
 8008046:	3728      	adds	r7, #40	; 0x28
 8008048:	46bd      	mov	sp, r7
 800804a:	bd80      	pop	{r7, pc}
 800804c:	fe00e800 	.word	0xfe00e800

08008050 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8008050:	b480      	push	{r7}
 8008052:	b087      	sub	sp, #28
 8008054:	af00      	add	r7, sp, #0
 8008056:	60f8      	str	r0, [r7, #12]
 8008058:	607b      	str	r3, [r7, #4]
 800805a:	460b      	mov	r3, r1
 800805c:	817b      	strh	r3, [r7, #10]
 800805e:	4613      	mov	r3, r2
 8008060:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008062:	897b      	ldrh	r3, [r7, #10]
 8008064:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008068:	7a7b      	ldrb	r3, [r7, #9]
 800806a:	041b      	lsls	r3, r3, #16
 800806c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008070:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8008076:	6a3b      	ldr	r3, [r7, #32]
 8008078:	4313      	orrs	r3, r2
 800807a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800807e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8008080:	68fb      	ldr	r3, [r7, #12]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	685a      	ldr	r2, [r3, #4]
 8008086:	6a3b      	ldr	r3, [r7, #32]
 8008088:	0d5b      	lsrs	r3, r3, #21
 800808a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800808e:	4b08      	ldr	r3, [pc, #32]	; (80080b0 <I2C_TransferConfig+0x60>)
 8008090:	430b      	orrs	r3, r1
 8008092:	43db      	mvns	r3, r3
 8008094:	ea02 0103 	and.w	r1, r2, r3
 8008098:	68fb      	ldr	r3, [r7, #12]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	697a      	ldr	r2, [r7, #20]
 800809e:	430a      	orrs	r2, r1
 80080a0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80080a2:	bf00      	nop
 80080a4:	371c      	adds	r7, #28
 80080a6:	46bd      	mov	sp, r7
 80080a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ac:	4770      	bx	lr
 80080ae:	bf00      	nop
 80080b0:	03ff63ff 	.word	0x03ff63ff

080080b4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80080b4:	b480      	push	{r7}
 80080b6:	b085      	sub	sp, #20
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
 80080bc:	460b      	mov	r3, r1
 80080be:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80080c0:	2300      	movs	r3, #0
 80080c2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80080c4:	887b      	ldrh	r3, [r7, #2]
 80080c6:	f003 0301 	and.w	r3, r3, #1
 80080ca:	2b00      	cmp	r3, #0
 80080cc:	d00f      	beq.n	80080ee <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80080ce:	68fb      	ldr	r3, [r7, #12]
 80080d0:	f043 0342 	orr.w	r3, r3, #66	; 0x42
 80080d4:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80080dc:	b2db      	uxtb	r3, r3
 80080de:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80080e2:	2b28      	cmp	r3, #40	; 0x28
 80080e4:	d003      	beq.n	80080ee <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 80080ec:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80080ee:	887b      	ldrh	r3, [r7, #2]
 80080f0:	f003 0302 	and.w	r3, r3, #2
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00f      	beq.n	8008118 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 80080f8:	68fb      	ldr	r3, [r7, #12]
 80080fa:	f043 0344 	orr.w	r3, r3, #68	; 0x44
 80080fe:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008106:	b2db      	uxtb	r3, r3
 8008108:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800810c:	2b28      	cmp	r3, #40	; 0x28
 800810e:	d003      	beq.n	8008118 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008110:	68fb      	ldr	r3, [r7, #12]
 8008112:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8008116:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8008118:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800811c:	2b00      	cmp	r3, #0
 800811e:	da03      	bge.n	8008128 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	f043 03b8 	orr.w	r3, r3, #184	; 0xb8
 8008126:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8008128:	887b      	ldrh	r3, [r7, #2]
 800812a:	2b10      	cmp	r3, #16
 800812c:	d103      	bne.n	8008136 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	f043 0390 	orr.w	r3, r3, #144	; 0x90
 8008134:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8008136:	887b      	ldrh	r3, [r7, #2]
 8008138:	2b20      	cmp	r3, #32
 800813a:	d103      	bne.n	8008144 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	f043 0320 	orr.w	r3, r3, #32
 8008142:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8008144:	887b      	ldrh	r3, [r7, #2]
 8008146:	2b40      	cmp	r3, #64	; 0x40
 8008148:	d103      	bne.n	8008152 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800814a:	68fb      	ldr	r3, [r7, #12]
 800814c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008150:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	681b      	ldr	r3, [r3, #0]
 8008156:	6819      	ldr	r1, [r3, #0]
 8008158:	68fb      	ldr	r3, [r7, #12]
 800815a:	43da      	mvns	r2, r3
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	400a      	ands	r2, r1
 8008162:	601a      	str	r2, [r3, #0]
}
 8008164:	bf00      	nop
 8008166:	3714      	adds	r7, #20
 8008168:	46bd      	mov	sp, r7
 800816a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800816e:	4770      	bx	lr

08008170 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8008170:	b480      	push	{r7}
 8008172:	b083      	sub	sp, #12
 8008174:	af00      	add	r7, sp, #0
 8008176:	6078      	str	r0, [r7, #4]
 8008178:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008180:	b2db      	uxtb	r3, r3
 8008182:	2b20      	cmp	r3, #32
 8008184:	d138      	bne.n	80081f8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800818c:	2b01      	cmp	r3, #1
 800818e:	d101      	bne.n	8008194 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8008190:	2302      	movs	r3, #2
 8008192:	e032      	b.n	80081fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	2201      	movs	r2, #1
 8008198:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	2224      	movs	r2, #36	; 0x24
 80081a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	681a      	ldr	r2, [r3, #0]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	f022 0201 	bic.w	r2, r2, #1
 80081b2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80081c2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	681b      	ldr	r3, [r3, #0]
 80081c8:	6819      	ldr	r1, [r3, #0]
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	683a      	ldr	r2, [r7, #0]
 80081d0:	430a      	orrs	r2, r1
 80081d2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	681a      	ldr	r2, [r3, #0]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	681b      	ldr	r3, [r3, #0]
 80081de:	f042 0201 	orr.w	r2, r2, #1
 80081e2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	2220      	movs	r2, #32
 80081e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	2200      	movs	r2, #0
 80081f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80081f4:	2300      	movs	r3, #0
 80081f6:	e000      	b.n	80081fa <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80081f8:	2302      	movs	r3, #2
  }
}
 80081fa:	4618      	mov	r0, r3
 80081fc:	370c      	adds	r7, #12
 80081fe:	46bd      	mov	sp, r7
 8008200:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008204:	4770      	bx	lr

08008206 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8008206:	b480      	push	{r7}
 8008208:	b085      	sub	sp, #20
 800820a:	af00      	add	r7, sp, #0
 800820c:	6078      	str	r0, [r7, #4]
 800820e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8008216:	b2db      	uxtb	r3, r3
 8008218:	2b20      	cmp	r3, #32
 800821a:	d139      	bne.n	8008290 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8008222:	2b01      	cmp	r3, #1
 8008224:	d101      	bne.n	800822a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8008226:	2302      	movs	r3, #2
 8008228:	e033      	b.n	8008292 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	2201      	movs	r2, #1
 800822e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8008232:	687b      	ldr	r3, [r7, #4]
 8008234:	2224      	movs	r2, #36	; 0x24
 8008236:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800823a:	687b      	ldr	r3, [r7, #4]
 800823c:	681b      	ldr	r3, [r3, #0]
 800823e:	681a      	ldr	r2, [r3, #0]
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	f022 0201 	bic.w	r2, r2, #1
 8008248:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	681b      	ldr	r3, [r3, #0]
 800824e:	681b      	ldr	r3, [r3, #0]
 8008250:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8008258:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800825a:	683b      	ldr	r3, [r7, #0]
 800825c:	021b      	lsls	r3, r3, #8
 800825e:	68fa      	ldr	r2, [r7, #12]
 8008260:	4313      	orrs	r3, r2
 8008262:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	681b      	ldr	r3, [r3, #0]
 8008268:	68fa      	ldr	r2, [r7, #12]
 800826a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	681a      	ldr	r2, [r3, #0]
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f042 0201 	orr.w	r2, r2, #1
 800827a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2220      	movs	r2, #32
 8008280:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	2200      	movs	r2, #0
 8008288:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800828c:	2300      	movs	r3, #0
 800828e:	e000      	b.n	8008292 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008290:	2302      	movs	r3, #2
  }
}
 8008292:	4618      	mov	r0, r3
 8008294:	3714      	adds	r7, #20
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
	...

080082a0 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80082a0:	b480      	push	{r7}
 80082a2:	b085      	sub	sp, #20
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80082a8:	4b0b      	ldr	r3, [pc, #44]	; (80082d8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80082aa:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082ac:	4a0a      	ldr	r2, [pc, #40]	; (80082d8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80082ae:	f043 0301 	orr.w	r3, r3, #1
 80082b2:	6613      	str	r3, [r2, #96]	; 0x60
 80082b4:	4b08      	ldr	r3, [pc, #32]	; (80082d8 <HAL_I2CEx_EnableFastModePlus+0x38>)
 80082b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80082b8:	f003 0301 	and.w	r3, r3, #1
 80082bc:	60fb      	str	r3, [r7, #12]
 80082be:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80082c0:	4b06      	ldr	r3, [pc, #24]	; (80082dc <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80082c2:	685a      	ldr	r2, [r3, #4]
 80082c4:	4905      	ldr	r1, [pc, #20]	; (80082dc <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	4313      	orrs	r3, r2
 80082ca:	604b      	str	r3, [r1, #4]
}
 80082cc:	bf00      	nop
 80082ce:	3714      	adds	r7, #20
 80082d0:	46bd      	mov	sp, r7
 80082d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d6:	4770      	bx	lr
 80082d8:	40021000 	.word	0x40021000
 80082dc:	40010000 	.word	0x40010000

080082e0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80082e0:	b480      	push	{r7}
 80082e2:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80082e4:	4b04      	ldr	r3, [pc, #16]	; (80082f8 <HAL_PWREx_GetVoltageRange+0x18>)
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80082ec:	4618      	mov	r0, r3
 80082ee:	46bd      	mov	sp, r7
 80082f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f4:	4770      	bx	lr
 80082f6:	bf00      	nop
 80082f8:	40007000 	.word	0x40007000

080082fc <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80082fc:	b480      	push	{r7}
 80082fe:	b085      	sub	sp, #20
 8008300:	af00      	add	r7, sp, #0
 8008302:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800830a:	d130      	bne.n	800836e <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 800830c:	4b23      	ldr	r3, [pc, #140]	; (800839c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008314:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008318:	d038      	beq.n	800838c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800831a:	4b20      	ldr	r3, [pc, #128]	; (800839c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008322:	4a1e      	ldr	r2, [pc, #120]	; (800839c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008324:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008328:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800832a:	4b1d      	ldr	r3, [pc, #116]	; (80083a0 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 800832c:	681b      	ldr	r3, [r3, #0]
 800832e:	2232      	movs	r2, #50	; 0x32
 8008330:	fb02 f303 	mul.w	r3, r2, r3
 8008334:	4a1b      	ldr	r2, [pc, #108]	; (80083a4 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8008336:	fba2 2303 	umull	r2, r3, r2, r3
 800833a:	0c9b      	lsrs	r3, r3, #18
 800833c:	3301      	adds	r3, #1
 800833e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008340:	e002      	b.n	8008348 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	3b01      	subs	r3, #1
 8008346:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008348:	4b14      	ldr	r3, [pc, #80]	; (800839c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800834a:	695b      	ldr	r3, [r3, #20]
 800834c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008350:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008354:	d102      	bne.n	800835c <HAL_PWREx_ControlVoltageScaling+0x60>
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2b00      	cmp	r3, #0
 800835a:	d1f2      	bne.n	8008342 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800835c:	4b0f      	ldr	r3, [pc, #60]	; (800839c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800835e:	695b      	ldr	r3, [r3, #20]
 8008360:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008364:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008368:	d110      	bne.n	800838c <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 800836a:	2303      	movs	r3, #3
 800836c:	e00f      	b.n	800838e <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800836e:	4b0b      	ldr	r3, [pc, #44]	; (800839c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8008376:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800837a:	d007      	beq.n	800838c <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800837c:	4b07      	ldr	r3, [pc, #28]	; (800839c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8008384:	4a05      	ldr	r2, [pc, #20]	; (800839c <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8008386:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800838a:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800838c:	2300      	movs	r3, #0
}
 800838e:	4618      	mov	r0, r3
 8008390:	3714      	adds	r7, #20
 8008392:	46bd      	mov	sp, r7
 8008394:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008398:	4770      	bx	lr
 800839a:	bf00      	nop
 800839c:	40007000 	.word	0x40007000
 80083a0:	200001c4 	.word	0x200001c4
 80083a4:	431bde83 	.word	0x431bde83

080083a8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b088      	sub	sp, #32
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80083b0:	687b      	ldr	r3, [r7, #4]
 80083b2:	2b00      	cmp	r3, #0
 80083b4:	d101      	bne.n	80083ba <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80083b6:	2301      	movs	r3, #1
 80083b8:	e3ca      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80083ba:	4b97      	ldr	r3, [pc, #604]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 80083bc:	689b      	ldr	r3, [r3, #8]
 80083be:	f003 030c 	and.w	r3, r3, #12
 80083c2:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80083c4:	4b94      	ldr	r3, [pc, #592]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 80083c6:	68db      	ldr	r3, [r3, #12]
 80083c8:	f003 0303 	and.w	r3, r3, #3
 80083cc:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	681b      	ldr	r3, [r3, #0]
 80083d2:	f003 0310 	and.w	r3, r3, #16
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	f000 80e4 	beq.w	80085a4 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80083dc:	69bb      	ldr	r3, [r7, #24]
 80083de:	2b00      	cmp	r3, #0
 80083e0:	d007      	beq.n	80083f2 <HAL_RCC_OscConfig+0x4a>
 80083e2:	69bb      	ldr	r3, [r7, #24]
 80083e4:	2b0c      	cmp	r3, #12
 80083e6:	f040 808b 	bne.w	8008500 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	2b01      	cmp	r3, #1
 80083ee:	f040 8087 	bne.w	8008500 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80083f2:	4b89      	ldr	r3, [pc, #548]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f003 0302 	and.w	r3, r3, #2
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d005      	beq.n	800840a <HAL_RCC_OscConfig+0x62>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	699b      	ldr	r3, [r3, #24]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d101      	bne.n	800840a <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8008406:	2301      	movs	r3, #1
 8008408:	e3a2      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	6a1a      	ldr	r2, [r3, #32]
 800840e:	4b82      	ldr	r3, [pc, #520]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f003 0308 	and.w	r3, r3, #8
 8008416:	2b00      	cmp	r3, #0
 8008418:	d004      	beq.n	8008424 <HAL_RCC_OscConfig+0x7c>
 800841a:	4b7f      	ldr	r3, [pc, #508]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008422:	e005      	b.n	8008430 <HAL_RCC_OscConfig+0x88>
 8008424:	4b7c      	ldr	r3, [pc, #496]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008426:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800842a:	091b      	lsrs	r3, r3, #4
 800842c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008430:	4293      	cmp	r3, r2
 8008432:	d223      	bcs.n	800847c <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	6a1b      	ldr	r3, [r3, #32]
 8008438:	4618      	mov	r0, r3
 800843a:	f000 fd55 	bl	8008ee8 <RCC_SetFlashLatencyFromMSIRange>
 800843e:	4603      	mov	r3, r0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d001      	beq.n	8008448 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8008444:	2301      	movs	r3, #1
 8008446:	e383      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8008448:	4b73      	ldr	r3, [pc, #460]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	4a72      	ldr	r2, [pc, #456]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800844e:	f043 0308 	orr.w	r3, r3, #8
 8008452:	6013      	str	r3, [r2, #0]
 8008454:	4b70      	ldr	r3, [pc, #448]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008456:	681b      	ldr	r3, [r3, #0]
 8008458:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800845c:	687b      	ldr	r3, [r7, #4]
 800845e:	6a1b      	ldr	r3, [r3, #32]
 8008460:	496d      	ldr	r1, [pc, #436]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008462:	4313      	orrs	r3, r2
 8008464:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008466:	4b6c      	ldr	r3, [pc, #432]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008468:	685b      	ldr	r3, [r3, #4]
 800846a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	69db      	ldr	r3, [r3, #28]
 8008472:	021b      	lsls	r3, r3, #8
 8008474:	4968      	ldr	r1, [pc, #416]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008476:	4313      	orrs	r3, r2
 8008478:	604b      	str	r3, [r1, #4]
 800847a:	e025      	b.n	80084c8 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800847c:	4b66      	ldr	r3, [pc, #408]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800847e:	681b      	ldr	r3, [r3, #0]
 8008480:	4a65      	ldr	r2, [pc, #404]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008482:	f043 0308 	orr.w	r3, r3, #8
 8008486:	6013      	str	r3, [r2, #0]
 8008488:	4b63      	ldr	r3, [pc, #396]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	6a1b      	ldr	r3, [r3, #32]
 8008494:	4960      	ldr	r1, [pc, #384]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008496:	4313      	orrs	r3, r2
 8008498:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800849a:	4b5f      	ldr	r3, [pc, #380]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800849c:	685b      	ldr	r3, [r3, #4]
 800849e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	69db      	ldr	r3, [r3, #28]
 80084a6:	021b      	lsls	r3, r3, #8
 80084a8:	495b      	ldr	r1, [pc, #364]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 80084aa:	4313      	orrs	r3, r2
 80084ac:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80084ae:	69bb      	ldr	r3, [r7, #24]
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d109      	bne.n	80084c8 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	6a1b      	ldr	r3, [r3, #32]
 80084b8:	4618      	mov	r0, r3
 80084ba:	f000 fd15 	bl	8008ee8 <RCC_SetFlashLatencyFromMSIRange>
 80084be:	4603      	mov	r3, r0
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d001      	beq.n	80084c8 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 80084c4:	2301      	movs	r3, #1
 80084c6:	e343      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80084c8:	f000 fc4a 	bl	8008d60 <HAL_RCC_GetSysClockFreq>
 80084cc:	4602      	mov	r2, r0
 80084ce:	4b52      	ldr	r3, [pc, #328]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 80084d0:	689b      	ldr	r3, [r3, #8]
 80084d2:	091b      	lsrs	r3, r3, #4
 80084d4:	f003 030f 	and.w	r3, r3, #15
 80084d8:	4950      	ldr	r1, [pc, #320]	; (800861c <HAL_RCC_OscConfig+0x274>)
 80084da:	5ccb      	ldrb	r3, [r1, r3]
 80084dc:	f003 031f 	and.w	r3, r3, #31
 80084e0:	fa22 f303 	lsr.w	r3, r2, r3
 80084e4:	4a4e      	ldr	r2, [pc, #312]	; (8008620 <HAL_RCC_OscConfig+0x278>)
 80084e6:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80084e8:	4b4e      	ldr	r3, [pc, #312]	; (8008624 <HAL_RCC_OscConfig+0x27c>)
 80084ea:	681b      	ldr	r3, [r3, #0]
 80084ec:	4618      	mov	r0, r3
 80084ee:	f7fd fc29 	bl	8005d44 <HAL_InitTick>
 80084f2:	4603      	mov	r3, r0
 80084f4:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80084f6:	7bfb      	ldrb	r3, [r7, #15]
 80084f8:	2b00      	cmp	r3, #0
 80084fa:	d052      	beq.n	80085a2 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 80084fc:	7bfb      	ldrb	r3, [r7, #15]
 80084fe:	e327      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	699b      	ldr	r3, [r3, #24]
 8008504:	2b00      	cmp	r3, #0
 8008506:	d032      	beq.n	800856e <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8008508:	4b43      	ldr	r3, [pc, #268]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800850a:	681b      	ldr	r3, [r3, #0]
 800850c:	4a42      	ldr	r2, [pc, #264]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800850e:	f043 0301 	orr.w	r3, r3, #1
 8008512:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8008514:	f7fd fc66 	bl	8005de4 <HAL_GetTick>
 8008518:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800851a:	e008      	b.n	800852e <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800851c:	f7fd fc62 	bl	8005de4 <HAL_GetTick>
 8008520:	4602      	mov	r2, r0
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	1ad3      	subs	r3, r2, r3
 8008526:	2b02      	cmp	r3, #2
 8008528:	d901      	bls.n	800852e <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800852a:	2303      	movs	r3, #3
 800852c:	e310      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800852e:	4b3a      	ldr	r3, [pc, #232]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f003 0302 	and.w	r3, r3, #2
 8008536:	2b00      	cmp	r3, #0
 8008538:	d0f0      	beq.n	800851c <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800853a:	4b37      	ldr	r3, [pc, #220]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	4a36      	ldr	r2, [pc, #216]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008540:	f043 0308 	orr.w	r3, r3, #8
 8008544:	6013      	str	r3, [r2, #0]
 8008546:	4b34      	ldr	r3, [pc, #208]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	6a1b      	ldr	r3, [r3, #32]
 8008552:	4931      	ldr	r1, [pc, #196]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008554:	4313      	orrs	r3, r2
 8008556:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8008558:	4b2f      	ldr	r3, [pc, #188]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	69db      	ldr	r3, [r3, #28]
 8008564:	021b      	lsls	r3, r3, #8
 8008566:	492c      	ldr	r1, [pc, #176]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008568:	4313      	orrs	r3, r2
 800856a:	604b      	str	r3, [r1, #4]
 800856c:	e01a      	b.n	80085a4 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800856e:	4b2a      	ldr	r3, [pc, #168]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008570:	681b      	ldr	r3, [r3, #0]
 8008572:	4a29      	ldr	r2, [pc, #164]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008574:	f023 0301 	bic.w	r3, r3, #1
 8008578:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800857a:	f7fd fc33 	bl	8005de4 <HAL_GetTick>
 800857e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008580:	e008      	b.n	8008594 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8008582:	f7fd fc2f 	bl	8005de4 <HAL_GetTick>
 8008586:	4602      	mov	r2, r0
 8008588:	693b      	ldr	r3, [r7, #16]
 800858a:	1ad3      	subs	r3, r2, r3
 800858c:	2b02      	cmp	r3, #2
 800858e:	d901      	bls.n	8008594 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8008590:	2303      	movs	r3, #3
 8008592:	e2dd      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8008594:	4b20      	ldr	r3, [pc, #128]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	f003 0302 	and.w	r3, r3, #2
 800859c:	2b00      	cmp	r3, #0
 800859e:	d1f0      	bne.n	8008582 <HAL_RCC_OscConfig+0x1da>
 80085a0:	e000      	b.n	80085a4 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80085a2:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	681b      	ldr	r3, [r3, #0]
 80085a8:	f003 0301 	and.w	r3, r3, #1
 80085ac:	2b00      	cmp	r3, #0
 80085ae:	d074      	beq.n	800869a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80085b0:	69bb      	ldr	r3, [r7, #24]
 80085b2:	2b08      	cmp	r3, #8
 80085b4:	d005      	beq.n	80085c2 <HAL_RCC_OscConfig+0x21a>
 80085b6:	69bb      	ldr	r3, [r7, #24]
 80085b8:	2b0c      	cmp	r3, #12
 80085ba:	d10e      	bne.n	80085da <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80085bc:	697b      	ldr	r3, [r7, #20]
 80085be:	2b03      	cmp	r3, #3
 80085c0:	d10b      	bne.n	80085da <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80085c2:	4b15      	ldr	r3, [pc, #84]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d064      	beq.n	8008698 <HAL_RCC_OscConfig+0x2f0>
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	685b      	ldr	r3, [r3, #4]
 80085d2:	2b00      	cmp	r3, #0
 80085d4:	d160      	bne.n	8008698 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80085d6:	2301      	movs	r3, #1
 80085d8:	e2ba      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	685b      	ldr	r3, [r3, #4]
 80085de:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085e2:	d106      	bne.n	80085f2 <HAL_RCC_OscConfig+0x24a>
 80085e4:	4b0c      	ldr	r3, [pc, #48]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	4a0b      	ldr	r2, [pc, #44]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 80085ea:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80085ee:	6013      	str	r3, [r2, #0]
 80085f0:	e026      	b.n	8008640 <HAL_RCC_OscConfig+0x298>
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	685b      	ldr	r3, [r3, #4]
 80085f6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80085fa:	d115      	bne.n	8008628 <HAL_RCC_OscConfig+0x280>
 80085fc:	4b06      	ldr	r3, [pc, #24]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a05      	ldr	r2, [pc, #20]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 8008602:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8008606:	6013      	str	r3, [r2, #0]
 8008608:	4b03      	ldr	r3, [pc, #12]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	4a02      	ldr	r2, [pc, #8]	; (8008618 <HAL_RCC_OscConfig+0x270>)
 800860e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008612:	6013      	str	r3, [r2, #0]
 8008614:	e014      	b.n	8008640 <HAL_RCC_OscConfig+0x298>
 8008616:	bf00      	nop
 8008618:	40021000 	.word	0x40021000
 800861c:	0801330c 	.word	0x0801330c
 8008620:	200001c4 	.word	0x200001c4
 8008624:	200001f4 	.word	0x200001f4
 8008628:	4ba0      	ldr	r3, [pc, #640]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	4a9f      	ldr	r2, [pc, #636]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800862e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8008632:	6013      	str	r3, [r2, #0]
 8008634:	4b9d      	ldr	r3, [pc, #628]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	4a9c      	ldr	r2, [pc, #624]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800863a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800863e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	685b      	ldr	r3, [r3, #4]
 8008644:	2b00      	cmp	r3, #0
 8008646:	d013      	beq.n	8008670 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008648:	f7fd fbcc 	bl	8005de4 <HAL_GetTick>
 800864c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800864e:	e008      	b.n	8008662 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008650:	f7fd fbc8 	bl	8005de4 <HAL_GetTick>
 8008654:	4602      	mov	r2, r0
 8008656:	693b      	ldr	r3, [r7, #16]
 8008658:	1ad3      	subs	r3, r2, r3
 800865a:	2b64      	cmp	r3, #100	; 0x64
 800865c:	d901      	bls.n	8008662 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800865e:	2303      	movs	r3, #3
 8008660:	e276      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008662:	4b92      	ldr	r3, [pc, #584]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008664:	681b      	ldr	r3, [r3, #0]
 8008666:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800866a:	2b00      	cmp	r3, #0
 800866c:	d0f0      	beq.n	8008650 <HAL_RCC_OscConfig+0x2a8>
 800866e:	e014      	b.n	800869a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008670:	f7fd fbb8 	bl	8005de4 <HAL_GetTick>
 8008674:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8008676:	e008      	b.n	800868a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008678:	f7fd fbb4 	bl	8005de4 <HAL_GetTick>
 800867c:	4602      	mov	r2, r0
 800867e:	693b      	ldr	r3, [r7, #16]
 8008680:	1ad3      	subs	r3, r2, r3
 8008682:	2b64      	cmp	r3, #100	; 0x64
 8008684:	d901      	bls.n	800868a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8008686:	2303      	movs	r3, #3
 8008688:	e262      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800868a:	4b88      	ldr	r3, [pc, #544]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008692:	2b00      	cmp	r3, #0
 8008694:	d1f0      	bne.n	8008678 <HAL_RCC_OscConfig+0x2d0>
 8008696:	e000      	b.n	800869a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008698:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	f003 0302 	and.w	r3, r3, #2
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d060      	beq.n	8008768 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	2b04      	cmp	r3, #4
 80086aa:	d005      	beq.n	80086b8 <HAL_RCC_OscConfig+0x310>
 80086ac:	69bb      	ldr	r3, [r7, #24]
 80086ae:	2b0c      	cmp	r3, #12
 80086b0:	d119      	bne.n	80086e6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80086b2:	697b      	ldr	r3, [r7, #20]
 80086b4:	2b02      	cmp	r3, #2
 80086b6:	d116      	bne.n	80086e6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80086b8:	4b7c      	ldr	r3, [pc, #496]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d005      	beq.n	80086d0 <HAL_RCC_OscConfig+0x328>
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	68db      	ldr	r3, [r3, #12]
 80086c8:	2b00      	cmp	r3, #0
 80086ca:	d101      	bne.n	80086d0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80086cc:	2301      	movs	r3, #1
 80086ce:	e23f      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80086d0:	4b76      	ldr	r3, [pc, #472]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80086d2:	685b      	ldr	r3, [r3, #4]
 80086d4:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	061b      	lsls	r3, r3, #24
 80086de:	4973      	ldr	r1, [pc, #460]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80086e0:	4313      	orrs	r3, r2
 80086e2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80086e4:	e040      	b.n	8008768 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80086e6:	687b      	ldr	r3, [r7, #4]
 80086e8:	68db      	ldr	r3, [r3, #12]
 80086ea:	2b00      	cmp	r3, #0
 80086ec:	d023      	beq.n	8008736 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80086ee:	4b6f      	ldr	r3, [pc, #444]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	4a6e      	ldr	r2, [pc, #440]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80086f4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086f8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80086fa:	f7fd fb73 	bl	8005de4 <HAL_GetTick>
 80086fe:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008700:	e008      	b.n	8008714 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008702:	f7fd fb6f 	bl	8005de4 <HAL_GetTick>
 8008706:	4602      	mov	r2, r0
 8008708:	693b      	ldr	r3, [r7, #16]
 800870a:	1ad3      	subs	r3, r2, r3
 800870c:	2b02      	cmp	r3, #2
 800870e:	d901      	bls.n	8008714 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8008710:	2303      	movs	r3, #3
 8008712:	e21d      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008714:	4b65      	ldr	r3, [pc, #404]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800871c:	2b00      	cmp	r3, #0
 800871e:	d0f0      	beq.n	8008702 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008720:	4b62      	ldr	r3, [pc, #392]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	691b      	ldr	r3, [r3, #16]
 800872c:	061b      	lsls	r3, r3, #24
 800872e:	495f      	ldr	r1, [pc, #380]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008730:	4313      	orrs	r3, r2
 8008732:	604b      	str	r3, [r1, #4]
 8008734:	e018      	b.n	8008768 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008736:	4b5d      	ldr	r3, [pc, #372]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	4a5c      	ldr	r2, [pc, #368]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800873c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008740:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008742:	f7fd fb4f 	bl	8005de4 <HAL_GetTick>
 8008746:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8008748:	e008      	b.n	800875c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800874a:	f7fd fb4b 	bl	8005de4 <HAL_GetTick>
 800874e:	4602      	mov	r2, r0
 8008750:	693b      	ldr	r3, [r7, #16]
 8008752:	1ad3      	subs	r3, r2, r3
 8008754:	2b02      	cmp	r3, #2
 8008756:	d901      	bls.n	800875c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8008758:	2303      	movs	r3, #3
 800875a:	e1f9      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800875c:	4b53      	ldr	r3, [pc, #332]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008764:	2b00      	cmp	r3, #0
 8008766:	d1f0      	bne.n	800874a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	f003 0308 	and.w	r3, r3, #8
 8008770:	2b00      	cmp	r3, #0
 8008772:	d03c      	beq.n	80087ee <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	695b      	ldr	r3, [r3, #20]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d01c      	beq.n	80087b6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800877c:	4b4b      	ldr	r3, [pc, #300]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800877e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008782:	4a4a      	ldr	r2, [pc, #296]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008784:	f043 0301 	orr.w	r3, r3, #1
 8008788:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800878c:	f7fd fb2a 	bl	8005de4 <HAL_GetTick>
 8008790:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008792:	e008      	b.n	80087a6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008794:	f7fd fb26 	bl	8005de4 <HAL_GetTick>
 8008798:	4602      	mov	r2, r0
 800879a:	693b      	ldr	r3, [r7, #16]
 800879c:	1ad3      	subs	r3, r2, r3
 800879e:	2b02      	cmp	r3, #2
 80087a0:	d901      	bls.n	80087a6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80087a2:	2303      	movs	r3, #3
 80087a4:	e1d4      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80087a6:	4b41      	ldr	r3, [pc, #260]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80087a8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087ac:	f003 0302 	and.w	r3, r3, #2
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d0ef      	beq.n	8008794 <HAL_RCC_OscConfig+0x3ec>
 80087b4:	e01b      	b.n	80087ee <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80087b6:	4b3d      	ldr	r3, [pc, #244]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80087b8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087bc:	4a3b      	ldr	r2, [pc, #236]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80087be:	f023 0301 	bic.w	r3, r3, #1
 80087c2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80087c6:	f7fd fb0d 	bl	8005de4 <HAL_GetTick>
 80087ca:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80087cc:	e008      	b.n	80087e0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80087ce:	f7fd fb09 	bl	8005de4 <HAL_GetTick>
 80087d2:	4602      	mov	r2, r0
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	1ad3      	subs	r3, r2, r3
 80087d8:	2b02      	cmp	r3, #2
 80087da:	d901      	bls.n	80087e0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80087dc:	2303      	movs	r3, #3
 80087de:	e1b7      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80087e0:	4b32      	ldr	r3, [pc, #200]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80087e2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80087e6:	f003 0302 	and.w	r3, r3, #2
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d1ef      	bne.n	80087ce <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80087ee:	687b      	ldr	r3, [r7, #4]
 80087f0:	681b      	ldr	r3, [r3, #0]
 80087f2:	f003 0304 	and.w	r3, r3, #4
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	f000 80a6 	beq.w	8008948 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80087fc:	2300      	movs	r3, #0
 80087fe:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8008800:	4b2a      	ldr	r3, [pc, #168]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008804:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008808:	2b00      	cmp	r3, #0
 800880a:	d10d      	bne.n	8008828 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800880c:	4b27      	ldr	r3, [pc, #156]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800880e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008810:	4a26      	ldr	r2, [pc, #152]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008812:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008816:	6593      	str	r3, [r2, #88]	; 0x58
 8008818:	4b24      	ldr	r3, [pc, #144]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800881a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800881c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008820:	60bb      	str	r3, [r7, #8]
 8008822:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008824:	2301      	movs	r3, #1
 8008826:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008828:	4b21      	ldr	r3, [pc, #132]	; (80088b0 <HAL_RCC_OscConfig+0x508>)
 800882a:	681b      	ldr	r3, [r3, #0]
 800882c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008830:	2b00      	cmp	r3, #0
 8008832:	d118      	bne.n	8008866 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008834:	4b1e      	ldr	r3, [pc, #120]	; (80088b0 <HAL_RCC_OscConfig+0x508>)
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	4a1d      	ldr	r2, [pc, #116]	; (80088b0 <HAL_RCC_OscConfig+0x508>)
 800883a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800883e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008840:	f7fd fad0 	bl	8005de4 <HAL_GetTick>
 8008844:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8008846:	e008      	b.n	800885a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008848:	f7fd facc 	bl	8005de4 <HAL_GetTick>
 800884c:	4602      	mov	r2, r0
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	2b02      	cmp	r3, #2
 8008854:	d901      	bls.n	800885a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	e17a      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800885a:	4b15      	ldr	r3, [pc, #84]	; (80088b0 <HAL_RCC_OscConfig+0x508>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0f0      	beq.n	8008848 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	689b      	ldr	r3, [r3, #8]
 800886a:	2b01      	cmp	r3, #1
 800886c:	d108      	bne.n	8008880 <HAL_RCC_OscConfig+0x4d8>
 800886e:	4b0f      	ldr	r3, [pc, #60]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008870:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008874:	4a0d      	ldr	r2, [pc, #52]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008876:	f043 0301 	orr.w	r3, r3, #1
 800887a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800887e:	e029      	b.n	80088d4 <HAL_RCC_OscConfig+0x52c>
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	689b      	ldr	r3, [r3, #8]
 8008884:	2b05      	cmp	r3, #5
 8008886:	d115      	bne.n	80088b4 <HAL_RCC_OscConfig+0x50c>
 8008888:	4b08      	ldr	r3, [pc, #32]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800888a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800888e:	4a07      	ldr	r2, [pc, #28]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 8008890:	f043 0304 	orr.w	r3, r3, #4
 8008894:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8008898:	4b04      	ldr	r3, [pc, #16]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 800889a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800889e:	4a03      	ldr	r2, [pc, #12]	; (80088ac <HAL_RCC_OscConfig+0x504>)
 80088a0:	f043 0301 	orr.w	r3, r3, #1
 80088a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80088a8:	e014      	b.n	80088d4 <HAL_RCC_OscConfig+0x52c>
 80088aa:	bf00      	nop
 80088ac:	40021000 	.word	0x40021000
 80088b0:	40007000 	.word	0x40007000
 80088b4:	4b9c      	ldr	r3, [pc, #624]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 80088b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088ba:	4a9b      	ldr	r2, [pc, #620]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 80088bc:	f023 0301 	bic.w	r3, r3, #1
 80088c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80088c4:	4b98      	ldr	r3, [pc, #608]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 80088c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80088ca:	4a97      	ldr	r2, [pc, #604]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 80088cc:	f023 0304 	bic.w	r3, r3, #4
 80088d0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80088d4:	687b      	ldr	r3, [r7, #4]
 80088d6:	689b      	ldr	r3, [r3, #8]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d016      	beq.n	800890a <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80088dc:	f7fd fa82 	bl	8005de4 <HAL_GetTick>
 80088e0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80088e2:	e00a      	b.n	80088fa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80088e4:	f7fd fa7e 	bl	8005de4 <HAL_GetTick>
 80088e8:	4602      	mov	r2, r0
 80088ea:	693b      	ldr	r3, [r7, #16]
 80088ec:	1ad3      	subs	r3, r2, r3
 80088ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80088f2:	4293      	cmp	r3, r2
 80088f4:	d901      	bls.n	80088fa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80088f6:	2303      	movs	r3, #3
 80088f8:	e12a      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80088fa:	4b8b      	ldr	r3, [pc, #556]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 80088fc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8008900:	f003 0302 	and.w	r3, r3, #2
 8008904:	2b00      	cmp	r3, #0
 8008906:	d0ed      	beq.n	80088e4 <HAL_RCC_OscConfig+0x53c>
 8008908:	e015      	b.n	8008936 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800890a:	f7fd fa6b 	bl	8005de4 <HAL_GetTick>
 800890e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008910:	e00a      	b.n	8008928 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008912:	f7fd fa67 	bl	8005de4 <HAL_GetTick>
 8008916:	4602      	mov	r2, r0
 8008918:	693b      	ldr	r3, [r7, #16]
 800891a:	1ad3      	subs	r3, r2, r3
 800891c:	f241 3288 	movw	r2, #5000	; 0x1388
 8008920:	4293      	cmp	r3, r2
 8008922:	d901      	bls.n	8008928 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8008924:	2303      	movs	r3, #3
 8008926:	e113      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8008928:	4b7f      	ldr	r3, [pc, #508]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 800892a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800892e:	f003 0302 	and.w	r3, r3, #2
 8008932:	2b00      	cmp	r3, #0
 8008934:	d1ed      	bne.n	8008912 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008936:	7ffb      	ldrb	r3, [r7, #31]
 8008938:	2b01      	cmp	r3, #1
 800893a:	d105      	bne.n	8008948 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800893c:	4b7a      	ldr	r3, [pc, #488]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 800893e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008940:	4a79      	ldr	r2, [pc, #484]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008942:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008946:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800894c:	2b00      	cmp	r3, #0
 800894e:	f000 80fe 	beq.w	8008b4e <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008956:	2b02      	cmp	r3, #2
 8008958:	f040 80d0 	bne.w	8008afc <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800895c:	4b72      	ldr	r3, [pc, #456]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 800895e:	68db      	ldr	r3, [r3, #12]
 8008960:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8008962:	697b      	ldr	r3, [r7, #20]
 8008964:	f003 0203 	and.w	r2, r3, #3
 8008968:	687b      	ldr	r3, [r7, #4]
 800896a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800896c:	429a      	cmp	r2, r3
 800896e:	d130      	bne.n	80089d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8008970:	697b      	ldr	r3, [r7, #20]
 8008972:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800897a:	3b01      	subs	r3, #1
 800897c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800897e:	429a      	cmp	r2, r3
 8008980:	d127      	bne.n	80089d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8008982:	697b      	ldr	r3, [r7, #20]
 8008984:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800898c:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800898e:	429a      	cmp	r2, r3
 8008990:	d11f      	bne.n	80089d2 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8008992:	697b      	ldr	r3, [r7, #20]
 8008994:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008998:	687a      	ldr	r2, [r7, #4]
 800899a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800899c:	2a07      	cmp	r2, #7
 800899e:	bf14      	ite	ne
 80089a0:	2201      	movne	r2, #1
 80089a2:	2200      	moveq	r2, #0
 80089a4:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80089a6:	4293      	cmp	r3, r2
 80089a8:	d113      	bne.n	80089d2 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089aa:	697b      	ldr	r3, [r7, #20]
 80089ac:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80089b0:	687b      	ldr	r3, [r7, #4]
 80089b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089b4:	085b      	lsrs	r3, r3, #1
 80089b6:	3b01      	subs	r3, #1
 80089b8:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80089ba:	429a      	cmp	r2, r3
 80089bc:	d109      	bne.n	80089d2 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80089be:	697b      	ldr	r3, [r7, #20]
 80089c0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80089c8:	085b      	lsrs	r3, r3, #1
 80089ca:	3b01      	subs	r3, #1
 80089cc:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80089ce:	429a      	cmp	r2, r3
 80089d0:	d06e      	beq.n	8008ab0 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80089d2:	69bb      	ldr	r3, [r7, #24]
 80089d4:	2b0c      	cmp	r3, #12
 80089d6:	d069      	beq.n	8008aac <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80089d8:	4b53      	ldr	r3, [pc, #332]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d105      	bne.n	80089f0 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80089e4:	4b50      	ldr	r3, [pc, #320]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 80089e6:	681b      	ldr	r3, [r3, #0]
 80089e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d001      	beq.n	80089f4 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 80089f0:	2301      	movs	r3, #1
 80089f2:	e0ad      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80089f4:	4b4c      	ldr	r3, [pc, #304]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	4a4b      	ldr	r2, [pc, #300]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 80089fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80089fe:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008a00:	f7fd f9f0 	bl	8005de4 <HAL_GetTick>
 8008a04:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a06:	e008      	b.n	8008a1a <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a08:	f7fd f9ec 	bl	8005de4 <HAL_GetTick>
 8008a0c:	4602      	mov	r2, r0
 8008a0e:	693b      	ldr	r3, [r7, #16]
 8008a10:	1ad3      	subs	r3, r2, r3
 8008a12:	2b02      	cmp	r3, #2
 8008a14:	d901      	bls.n	8008a1a <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e09a      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008a1a:	4b43      	ldr	r3, [pc, #268]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008a1c:	681b      	ldr	r3, [r3, #0]
 8008a1e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	d1f0      	bne.n	8008a08 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8008a26:	4b40      	ldr	r3, [pc, #256]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008a28:	68da      	ldr	r2, [r3, #12]
 8008a2a:	4b40      	ldr	r3, [pc, #256]	; (8008b2c <HAL_RCC_OscConfig+0x784>)
 8008a2c:	4013      	ands	r3, r2
 8008a2e:	687a      	ldr	r2, [r7, #4]
 8008a30:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8008a32:	687a      	ldr	r2, [r7, #4]
 8008a34:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8008a36:	3a01      	subs	r2, #1
 8008a38:	0112      	lsls	r2, r2, #4
 8008a3a:	4311      	orrs	r1, r2
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8008a40:	0212      	lsls	r2, r2, #8
 8008a42:	4311      	orrs	r1, r2
 8008a44:	687a      	ldr	r2, [r7, #4]
 8008a46:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8008a48:	0852      	lsrs	r2, r2, #1
 8008a4a:	3a01      	subs	r2, #1
 8008a4c:	0552      	lsls	r2, r2, #21
 8008a4e:	4311      	orrs	r1, r2
 8008a50:	687a      	ldr	r2, [r7, #4]
 8008a52:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8008a54:	0852      	lsrs	r2, r2, #1
 8008a56:	3a01      	subs	r2, #1
 8008a58:	0652      	lsls	r2, r2, #25
 8008a5a:	4311      	orrs	r1, r2
 8008a5c:	687a      	ldr	r2, [r7, #4]
 8008a5e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8008a60:	0912      	lsrs	r2, r2, #4
 8008a62:	0452      	lsls	r2, r2, #17
 8008a64:	430a      	orrs	r2, r1
 8008a66:	4930      	ldr	r1, [pc, #192]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008a68:	4313      	orrs	r3, r2
 8008a6a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8008a6c:	4b2e      	ldr	r3, [pc, #184]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008a6e:	681b      	ldr	r3, [r3, #0]
 8008a70:	4a2d      	ldr	r2, [pc, #180]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008a72:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008a76:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008a78:	4b2b      	ldr	r3, [pc, #172]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008a7a:	68db      	ldr	r3, [r3, #12]
 8008a7c:	4a2a      	ldr	r2, [pc, #168]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008a7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008a82:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8008a84:	f7fd f9ae 	bl	8005de4 <HAL_GetTick>
 8008a88:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008a8a:	e008      	b.n	8008a9e <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008a8c:	f7fd f9aa 	bl	8005de4 <HAL_GetTick>
 8008a90:	4602      	mov	r2, r0
 8008a92:	693b      	ldr	r3, [r7, #16]
 8008a94:	1ad3      	subs	r3, r2, r3
 8008a96:	2b02      	cmp	r3, #2
 8008a98:	d901      	bls.n	8008a9e <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8008a9a:	2303      	movs	r3, #3
 8008a9c:	e058      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008a9e:	4b22      	ldr	r3, [pc, #136]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008aa0:	681b      	ldr	r3, [r3, #0]
 8008aa2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d0f0      	beq.n	8008a8c <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008aaa:	e050      	b.n	8008b4e <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	e04f      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ab0:	4b1d      	ldr	r3, [pc, #116]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d148      	bne.n	8008b4e <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8008abc:	4b1a      	ldr	r3, [pc, #104]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008abe:	681b      	ldr	r3, [r3, #0]
 8008ac0:	4a19      	ldr	r2, [pc, #100]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008ac2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008ac6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8008ac8:	4b17      	ldr	r3, [pc, #92]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008aca:	68db      	ldr	r3, [r3, #12]
 8008acc:	4a16      	ldr	r2, [pc, #88]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008ace:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8008ad2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8008ad4:	f7fd f986 	bl	8005de4 <HAL_GetTick>
 8008ad8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008ada:	e008      	b.n	8008aee <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008adc:	f7fd f982 	bl	8005de4 <HAL_GetTick>
 8008ae0:	4602      	mov	r2, r0
 8008ae2:	693b      	ldr	r3, [r7, #16]
 8008ae4:	1ad3      	subs	r3, r2, r3
 8008ae6:	2b02      	cmp	r3, #2
 8008ae8:	d901      	bls.n	8008aee <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8008aea:	2303      	movs	r3, #3
 8008aec:	e030      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008aee:	4b0e      	ldr	r3, [pc, #56]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d0f0      	beq.n	8008adc <HAL_RCC_OscConfig+0x734>
 8008afa:	e028      	b.n	8008b4e <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8008afc:	69bb      	ldr	r3, [r7, #24]
 8008afe:	2b0c      	cmp	r3, #12
 8008b00:	d023      	beq.n	8008b4a <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008b02:	4b09      	ldr	r3, [pc, #36]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	4a08      	ldr	r2, [pc, #32]	; (8008b28 <HAL_RCC_OscConfig+0x780>)
 8008b08:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8008b0c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008b0e:	f7fd f969 	bl	8005de4 <HAL_GetTick>
 8008b12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b14:	e00c      	b.n	8008b30 <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008b16:	f7fd f965 	bl	8005de4 <HAL_GetTick>
 8008b1a:	4602      	mov	r2, r0
 8008b1c:	693b      	ldr	r3, [r7, #16]
 8008b1e:	1ad3      	subs	r3, r2, r3
 8008b20:	2b02      	cmp	r3, #2
 8008b22:	d905      	bls.n	8008b30 <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8008b24:	2303      	movs	r3, #3
 8008b26:	e013      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
 8008b28:	40021000 	.word	0x40021000
 8008b2c:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008b30:	4b09      	ldr	r3, [pc, #36]	; (8008b58 <HAL_RCC_OscConfig+0x7b0>)
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008b38:	2b00      	cmp	r3, #0
 8008b3a:	d1ec      	bne.n	8008b16 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8008b3c:	4b06      	ldr	r3, [pc, #24]	; (8008b58 <HAL_RCC_OscConfig+0x7b0>)
 8008b3e:	68da      	ldr	r2, [r3, #12]
 8008b40:	4905      	ldr	r1, [pc, #20]	; (8008b58 <HAL_RCC_OscConfig+0x7b0>)
 8008b42:	4b06      	ldr	r3, [pc, #24]	; (8008b5c <HAL_RCC_OscConfig+0x7b4>)
 8008b44:	4013      	ands	r3, r2
 8008b46:	60cb      	str	r3, [r1, #12]
 8008b48:	e001      	b.n	8008b4e <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	e000      	b.n	8008b50 <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8008b4e:	2300      	movs	r3, #0
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3720      	adds	r7, #32
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}
 8008b58:	40021000 	.word	0x40021000
 8008b5c:	feeefffc 	.word	0xfeeefffc

08008b60 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b084      	sub	sp, #16
 8008b64:	af00      	add	r7, sp, #0
 8008b66:	6078      	str	r0, [r7, #4]
 8008b68:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2b00      	cmp	r3, #0
 8008b6e:	d101      	bne.n	8008b74 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008b70:	2301      	movs	r3, #1
 8008b72:	e0e7      	b.n	8008d44 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008b74:	4b75      	ldr	r3, [pc, #468]	; (8008d4c <HAL_RCC_ClockConfig+0x1ec>)
 8008b76:	681b      	ldr	r3, [r3, #0]
 8008b78:	f003 0307 	and.w	r3, r3, #7
 8008b7c:	683a      	ldr	r2, [r7, #0]
 8008b7e:	429a      	cmp	r2, r3
 8008b80:	d910      	bls.n	8008ba4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008b82:	4b72      	ldr	r3, [pc, #456]	; (8008d4c <HAL_RCC_ClockConfig+0x1ec>)
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	f023 0207 	bic.w	r2, r3, #7
 8008b8a:	4970      	ldr	r1, [pc, #448]	; (8008d4c <HAL_RCC_ClockConfig+0x1ec>)
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	4313      	orrs	r3, r2
 8008b90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008b92:	4b6e      	ldr	r3, [pc, #440]	; (8008d4c <HAL_RCC_ClockConfig+0x1ec>)
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f003 0307 	and.w	r3, r3, #7
 8008b9a:	683a      	ldr	r2, [r7, #0]
 8008b9c:	429a      	cmp	r2, r3
 8008b9e:	d001      	beq.n	8008ba4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8008ba0:	2301      	movs	r3, #1
 8008ba2:	e0cf      	b.n	8008d44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	f003 0302 	and.w	r3, r3, #2
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d010      	beq.n	8008bd2 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	689a      	ldr	r2, [r3, #8]
 8008bb4:	4b66      	ldr	r3, [pc, #408]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008bb6:	689b      	ldr	r3, [r3, #8]
 8008bb8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008bbc:	429a      	cmp	r2, r3
 8008bbe:	d908      	bls.n	8008bd2 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008bc0:	4b63      	ldr	r3, [pc, #396]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008bc2:	689b      	ldr	r3, [r3, #8]
 8008bc4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	689b      	ldr	r3, [r3, #8]
 8008bcc:	4960      	ldr	r1, [pc, #384]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008bce:	4313      	orrs	r3, r2
 8008bd0:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008bd2:	687b      	ldr	r3, [r7, #4]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d04c      	beq.n	8008c78 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	685b      	ldr	r3, [r3, #4]
 8008be2:	2b03      	cmp	r3, #3
 8008be4:	d107      	bne.n	8008bf6 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008be6:	4b5a      	ldr	r3, [pc, #360]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d121      	bne.n	8008c36 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	e0a6      	b.n	8008d44 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	685b      	ldr	r3, [r3, #4]
 8008bfa:	2b02      	cmp	r3, #2
 8008bfc:	d107      	bne.n	8008c0e <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8008bfe:	4b54      	ldr	r3, [pc, #336]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d115      	bne.n	8008c36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008c0a:	2301      	movs	r3, #1
 8008c0c:	e09a      	b.n	8008d44 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	685b      	ldr	r3, [r3, #4]
 8008c12:	2b00      	cmp	r3, #0
 8008c14:	d107      	bne.n	8008c26 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8008c16:	4b4e      	ldr	r3, [pc, #312]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	f003 0302 	and.w	r3, r3, #2
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d109      	bne.n	8008c36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008c22:	2301      	movs	r3, #1
 8008c24:	e08e      	b.n	8008d44 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008c26:	4b4a      	ldr	r3, [pc, #296]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008c28:	681b      	ldr	r3, [r3, #0]
 8008c2a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d101      	bne.n	8008c36 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8008c32:	2301      	movs	r3, #1
 8008c34:	e086      	b.n	8008d44 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8008c36:	4b46      	ldr	r3, [pc, #280]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008c38:	689b      	ldr	r3, [r3, #8]
 8008c3a:	f023 0203 	bic.w	r2, r3, #3
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	685b      	ldr	r3, [r3, #4]
 8008c42:	4943      	ldr	r1, [pc, #268]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008c44:	4313      	orrs	r3, r2
 8008c46:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008c48:	f7fd f8cc 	bl	8005de4 <HAL_GetTick>
 8008c4c:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c4e:	e00a      	b.n	8008c66 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008c50:	f7fd f8c8 	bl	8005de4 <HAL_GetTick>
 8008c54:	4602      	mov	r2, r0
 8008c56:	68fb      	ldr	r3, [r7, #12]
 8008c58:	1ad3      	subs	r3, r2, r3
 8008c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c5e:	4293      	cmp	r3, r2
 8008c60:	d901      	bls.n	8008c66 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 8008c62:	2303      	movs	r3, #3
 8008c64:	e06e      	b.n	8008d44 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c66:	4b3a      	ldr	r3, [pc, #232]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008c68:	689b      	ldr	r3, [r3, #8]
 8008c6a:	f003 020c 	and.w	r2, r3, #12
 8008c6e:	687b      	ldr	r3, [r7, #4]
 8008c70:	685b      	ldr	r3, [r3, #4]
 8008c72:	009b      	lsls	r3, r3, #2
 8008c74:	429a      	cmp	r2, r3
 8008c76:	d1eb      	bne.n	8008c50 <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	681b      	ldr	r3, [r3, #0]
 8008c7c:	f003 0302 	and.w	r3, r3, #2
 8008c80:	2b00      	cmp	r3, #0
 8008c82:	d010      	beq.n	8008ca6 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8008c84:	687b      	ldr	r3, [r7, #4]
 8008c86:	689a      	ldr	r2, [r3, #8]
 8008c88:	4b31      	ldr	r3, [pc, #196]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008c8a:	689b      	ldr	r3, [r3, #8]
 8008c8c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008c90:	429a      	cmp	r2, r3
 8008c92:	d208      	bcs.n	8008ca6 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c94:	4b2e      	ldr	r3, [pc, #184]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	689b      	ldr	r3, [r3, #8]
 8008ca0:	492b      	ldr	r1, [pc, #172]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008ca2:	4313      	orrs	r3, r2
 8008ca4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008ca6:	4b29      	ldr	r3, [pc, #164]	; (8008d4c <HAL_RCC_ClockConfig+0x1ec>)
 8008ca8:	681b      	ldr	r3, [r3, #0]
 8008caa:	f003 0307 	and.w	r3, r3, #7
 8008cae:	683a      	ldr	r2, [r7, #0]
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d210      	bcs.n	8008cd6 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cb4:	4b25      	ldr	r3, [pc, #148]	; (8008d4c <HAL_RCC_ClockConfig+0x1ec>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f023 0207 	bic.w	r2, r3, #7
 8008cbc:	4923      	ldr	r1, [pc, #140]	; (8008d4c <HAL_RCC_ClockConfig+0x1ec>)
 8008cbe:	683b      	ldr	r3, [r7, #0]
 8008cc0:	4313      	orrs	r3, r2
 8008cc2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cc4:	4b21      	ldr	r3, [pc, #132]	; (8008d4c <HAL_RCC_ClockConfig+0x1ec>)
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	f003 0307 	and.w	r3, r3, #7
 8008ccc:	683a      	ldr	r2, [r7, #0]
 8008cce:	429a      	cmp	r2, r3
 8008cd0:	d001      	beq.n	8008cd6 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 8008cd2:	2301      	movs	r3, #1
 8008cd4:	e036      	b.n	8008d44 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	681b      	ldr	r3, [r3, #0]
 8008cda:	f003 0304 	and.w	r3, r3, #4
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d008      	beq.n	8008cf4 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008ce2:	4b1b      	ldr	r3, [pc, #108]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008ce4:	689b      	ldr	r3, [r3, #8]
 8008ce6:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8008cea:	687b      	ldr	r3, [r7, #4]
 8008cec:	68db      	ldr	r3, [r3, #12]
 8008cee:	4918      	ldr	r1, [pc, #96]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008cf0:	4313      	orrs	r3, r2
 8008cf2:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	681b      	ldr	r3, [r3, #0]
 8008cf8:	f003 0308 	and.w	r3, r3, #8
 8008cfc:	2b00      	cmp	r3, #0
 8008cfe:	d009      	beq.n	8008d14 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008d00:	4b13      	ldr	r3, [pc, #76]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008d02:	689b      	ldr	r3, [r3, #8]
 8008d04:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	691b      	ldr	r3, [r3, #16]
 8008d0c:	00db      	lsls	r3, r3, #3
 8008d0e:	4910      	ldr	r1, [pc, #64]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008d10:	4313      	orrs	r3, r2
 8008d12:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008d14:	f000 f824 	bl	8008d60 <HAL_RCC_GetSysClockFreq>
 8008d18:	4602      	mov	r2, r0
 8008d1a:	4b0d      	ldr	r3, [pc, #52]	; (8008d50 <HAL_RCC_ClockConfig+0x1f0>)
 8008d1c:	689b      	ldr	r3, [r3, #8]
 8008d1e:	091b      	lsrs	r3, r3, #4
 8008d20:	f003 030f 	and.w	r3, r3, #15
 8008d24:	490b      	ldr	r1, [pc, #44]	; (8008d54 <HAL_RCC_ClockConfig+0x1f4>)
 8008d26:	5ccb      	ldrb	r3, [r1, r3]
 8008d28:	f003 031f 	and.w	r3, r3, #31
 8008d2c:	fa22 f303 	lsr.w	r3, r2, r3
 8008d30:	4a09      	ldr	r2, [pc, #36]	; (8008d58 <HAL_RCC_ClockConfig+0x1f8>)
 8008d32:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8008d34:	4b09      	ldr	r3, [pc, #36]	; (8008d5c <HAL_RCC_ClockConfig+0x1fc>)
 8008d36:	681b      	ldr	r3, [r3, #0]
 8008d38:	4618      	mov	r0, r3
 8008d3a:	f7fd f803 	bl	8005d44 <HAL_InitTick>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	72fb      	strb	r3, [r7, #11]

  return status;
 8008d42:	7afb      	ldrb	r3, [r7, #11]
}
 8008d44:	4618      	mov	r0, r3
 8008d46:	3710      	adds	r7, #16
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}
 8008d4c:	40022000 	.word	0x40022000
 8008d50:	40021000 	.word	0x40021000
 8008d54:	0801330c 	.word	0x0801330c
 8008d58:	200001c4 	.word	0x200001c4
 8008d5c:	200001f4 	.word	0x200001f4

08008d60 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008d60:	b480      	push	{r7}
 8008d62:	b089      	sub	sp, #36	; 0x24
 8008d64:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8008d66:	2300      	movs	r3, #0
 8008d68:	61fb      	str	r3, [r7, #28]
 8008d6a:	2300      	movs	r3, #0
 8008d6c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008d6e:	4b3e      	ldr	r3, [pc, #248]	; (8008e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d70:	689b      	ldr	r3, [r3, #8]
 8008d72:	f003 030c 	and.w	r3, r3, #12
 8008d76:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008d78:	4b3b      	ldr	r3, [pc, #236]	; (8008e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d7a:	68db      	ldr	r3, [r3, #12]
 8008d7c:	f003 0303 	and.w	r3, r3, #3
 8008d80:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8008d82:	693b      	ldr	r3, [r7, #16]
 8008d84:	2b00      	cmp	r3, #0
 8008d86:	d005      	beq.n	8008d94 <HAL_RCC_GetSysClockFreq+0x34>
 8008d88:	693b      	ldr	r3, [r7, #16]
 8008d8a:	2b0c      	cmp	r3, #12
 8008d8c:	d121      	bne.n	8008dd2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2b01      	cmp	r3, #1
 8008d92:	d11e      	bne.n	8008dd2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8008d94:	4b34      	ldr	r3, [pc, #208]	; (8008e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	f003 0308 	and.w	r3, r3, #8
 8008d9c:	2b00      	cmp	r3, #0
 8008d9e:	d107      	bne.n	8008db0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8008da0:	4b31      	ldr	r3, [pc, #196]	; (8008e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8008da2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8008da6:	0a1b      	lsrs	r3, r3, #8
 8008da8:	f003 030f 	and.w	r3, r3, #15
 8008dac:	61fb      	str	r3, [r7, #28]
 8008dae:	e005      	b.n	8008dbc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8008db0:	4b2d      	ldr	r3, [pc, #180]	; (8008e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8008db2:	681b      	ldr	r3, [r3, #0]
 8008db4:	091b      	lsrs	r3, r3, #4
 8008db6:	f003 030f 	and.w	r3, r3, #15
 8008dba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8008dbc:	4a2b      	ldr	r2, [pc, #172]	; (8008e6c <HAL_RCC_GetSysClockFreq+0x10c>)
 8008dbe:	69fb      	ldr	r3, [r7, #28]
 8008dc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008dc4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d10d      	bne.n	8008de8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8008dcc:	69fb      	ldr	r3, [r7, #28]
 8008dce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8008dd0:	e00a      	b.n	8008de8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8008dd2:	693b      	ldr	r3, [r7, #16]
 8008dd4:	2b04      	cmp	r3, #4
 8008dd6:	d102      	bne.n	8008dde <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008dd8:	4b25      	ldr	r3, [pc, #148]	; (8008e70 <HAL_RCC_GetSysClockFreq+0x110>)
 8008dda:	61bb      	str	r3, [r7, #24]
 8008ddc:	e004      	b.n	8008de8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8008dde:	693b      	ldr	r3, [r7, #16]
 8008de0:	2b08      	cmp	r3, #8
 8008de2:	d101      	bne.n	8008de8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008de4:	4b23      	ldr	r3, [pc, #140]	; (8008e74 <HAL_RCC_GetSysClockFreq+0x114>)
 8008de6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8008de8:	693b      	ldr	r3, [r7, #16]
 8008dea:	2b0c      	cmp	r3, #12
 8008dec:	d134      	bne.n	8008e58 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008dee:	4b1e      	ldr	r3, [pc, #120]	; (8008e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8008df0:	68db      	ldr	r3, [r3, #12]
 8008df2:	f003 0303 	and.w	r3, r3, #3
 8008df6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008df8:	68bb      	ldr	r3, [r7, #8]
 8008dfa:	2b02      	cmp	r3, #2
 8008dfc:	d003      	beq.n	8008e06 <HAL_RCC_GetSysClockFreq+0xa6>
 8008dfe:	68bb      	ldr	r3, [r7, #8]
 8008e00:	2b03      	cmp	r3, #3
 8008e02:	d003      	beq.n	8008e0c <HAL_RCC_GetSysClockFreq+0xac>
 8008e04:	e005      	b.n	8008e12 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8008e06:	4b1a      	ldr	r3, [pc, #104]	; (8008e70 <HAL_RCC_GetSysClockFreq+0x110>)
 8008e08:	617b      	str	r3, [r7, #20]
      break;
 8008e0a:	e005      	b.n	8008e18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8008e0c:	4b19      	ldr	r3, [pc, #100]	; (8008e74 <HAL_RCC_GetSysClockFreq+0x114>)
 8008e0e:	617b      	str	r3, [r7, #20]
      break;
 8008e10:	e002      	b.n	8008e18 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8008e12:	69fb      	ldr	r3, [r7, #28]
 8008e14:	617b      	str	r3, [r7, #20]
      break;
 8008e16:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008e18:	4b13      	ldr	r3, [pc, #76]	; (8008e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e1a:	68db      	ldr	r3, [r3, #12]
 8008e1c:	091b      	lsrs	r3, r3, #4
 8008e1e:	f003 0307 	and.w	r3, r3, #7
 8008e22:	3301      	adds	r3, #1
 8008e24:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8008e26:	4b10      	ldr	r3, [pc, #64]	; (8008e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e28:	68db      	ldr	r3, [r3, #12]
 8008e2a:	0a1b      	lsrs	r3, r3, #8
 8008e2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008e30:	697a      	ldr	r2, [r7, #20]
 8008e32:	fb03 f202 	mul.w	r2, r3, r2
 8008e36:	687b      	ldr	r3, [r7, #4]
 8008e38:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e3c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008e3e:	4b0a      	ldr	r3, [pc, #40]	; (8008e68 <HAL_RCC_GetSysClockFreq+0x108>)
 8008e40:	68db      	ldr	r3, [r3, #12]
 8008e42:	0e5b      	lsrs	r3, r3, #25
 8008e44:	f003 0303 	and.w	r3, r3, #3
 8008e48:	3301      	adds	r3, #1
 8008e4a:	005b      	lsls	r3, r3, #1
 8008e4c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8008e4e:	697a      	ldr	r2, [r7, #20]
 8008e50:	683b      	ldr	r3, [r7, #0]
 8008e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e56:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8008e58:	69bb      	ldr	r3, [r7, #24]
}
 8008e5a:	4618      	mov	r0, r3
 8008e5c:	3724      	adds	r7, #36	; 0x24
 8008e5e:	46bd      	mov	sp, r7
 8008e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e64:	4770      	bx	lr
 8008e66:	bf00      	nop
 8008e68:	40021000 	.word	0x40021000
 8008e6c:	08013324 	.word	0x08013324
 8008e70:	00f42400 	.word	0x00f42400
 8008e74:	007a1200 	.word	0x007a1200

08008e78 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008e78:	b480      	push	{r7}
 8008e7a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008e7c:	4b03      	ldr	r3, [pc, #12]	; (8008e8c <HAL_RCC_GetHCLKFreq+0x14>)
 8008e7e:	681b      	ldr	r3, [r3, #0]
}
 8008e80:	4618      	mov	r0, r3
 8008e82:	46bd      	mov	sp, r7
 8008e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e88:	4770      	bx	lr
 8008e8a:	bf00      	nop
 8008e8c:	200001c4 	.word	0x200001c4

08008e90 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008e90:	b580      	push	{r7, lr}
 8008e92:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008e94:	f7ff fff0 	bl	8008e78 <HAL_RCC_GetHCLKFreq>
 8008e98:	4602      	mov	r2, r0
 8008e9a:	4b06      	ldr	r3, [pc, #24]	; (8008eb4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008e9c:	689b      	ldr	r3, [r3, #8]
 8008e9e:	0a1b      	lsrs	r3, r3, #8
 8008ea0:	f003 0307 	and.w	r3, r3, #7
 8008ea4:	4904      	ldr	r1, [pc, #16]	; (8008eb8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008ea6:	5ccb      	ldrb	r3, [r1, r3]
 8008ea8:	f003 031f 	and.w	r3, r3, #31
 8008eac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	bd80      	pop	{r7, pc}
 8008eb4:	40021000 	.word	0x40021000
 8008eb8:	0801331c 	.word	0x0801331c

08008ebc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008ec0:	f7ff ffda 	bl	8008e78 <HAL_RCC_GetHCLKFreq>
 8008ec4:	4602      	mov	r2, r0
 8008ec6:	4b06      	ldr	r3, [pc, #24]	; (8008ee0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ec8:	689b      	ldr	r3, [r3, #8]
 8008eca:	0adb      	lsrs	r3, r3, #11
 8008ecc:	f003 0307 	and.w	r3, r3, #7
 8008ed0:	4904      	ldr	r1, [pc, #16]	; (8008ee4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8008ed2:	5ccb      	ldrb	r3, [r1, r3]
 8008ed4:	f003 031f 	and.w	r3, r3, #31
 8008ed8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008edc:	4618      	mov	r0, r3
 8008ede:	bd80      	pop	{r7, pc}
 8008ee0:	40021000 	.word	0x40021000
 8008ee4:	0801331c 	.word	0x0801331c

08008ee8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8008ee8:	b580      	push	{r7, lr}
 8008eea:	b086      	sub	sp, #24
 8008eec:	af00      	add	r7, sp, #0
 8008eee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8008ef4:	4b2a      	ldr	r3, [pc, #168]	; (8008fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008ef6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008ef8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	d003      	beq.n	8008f08 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8008f00:	f7ff f9ee 	bl	80082e0 <HAL_PWREx_GetVoltageRange>
 8008f04:	6178      	str	r0, [r7, #20]
 8008f06:	e014      	b.n	8008f32 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8008f08:	4b25      	ldr	r3, [pc, #148]	; (8008fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008f0a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f0c:	4a24      	ldr	r2, [pc, #144]	; (8008fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008f0e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f12:	6593      	str	r3, [r2, #88]	; 0x58
 8008f14:	4b22      	ldr	r3, [pc, #136]	; (8008fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008f16:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f18:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008f1c:	60fb      	str	r3, [r7, #12]
 8008f1e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8008f20:	f7ff f9de 	bl	80082e0 <HAL_PWREx_GetVoltageRange>
 8008f24:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8008f26:	4b1e      	ldr	r3, [pc, #120]	; (8008fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008f28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8008f2a:	4a1d      	ldr	r2, [pc, #116]	; (8008fa0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8008f2c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8008f30:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008f32:	697b      	ldr	r3, [r7, #20]
 8008f34:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f38:	d10b      	bne.n	8008f52 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	2b80      	cmp	r3, #128	; 0x80
 8008f3e:	d919      	bls.n	8008f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	2ba0      	cmp	r3, #160	; 0xa0
 8008f44:	d902      	bls.n	8008f4c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008f46:	2302      	movs	r3, #2
 8008f48:	613b      	str	r3, [r7, #16]
 8008f4a:	e013      	b.n	8008f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008f4c:	2301      	movs	r3, #1
 8008f4e:	613b      	str	r3, [r7, #16]
 8008f50:	e010      	b.n	8008f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	2b80      	cmp	r3, #128	; 0x80
 8008f56:	d902      	bls.n	8008f5e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8008f58:	2303      	movs	r3, #3
 8008f5a:	613b      	str	r3, [r7, #16]
 8008f5c:	e00a      	b.n	8008f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	2b80      	cmp	r3, #128	; 0x80
 8008f62:	d102      	bne.n	8008f6a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8008f64:	2302      	movs	r3, #2
 8008f66:	613b      	str	r3, [r7, #16]
 8008f68:	e004      	b.n	8008f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	2b70      	cmp	r3, #112	; 0x70
 8008f6e:	d101      	bne.n	8008f74 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8008f70:	2301      	movs	r3, #1
 8008f72:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8008f74:	4b0b      	ldr	r3, [pc, #44]	; (8008fa4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	f023 0207 	bic.w	r2, r3, #7
 8008f7c:	4909      	ldr	r1, [pc, #36]	; (8008fa4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008f7e:	693b      	ldr	r3, [r7, #16]
 8008f80:	4313      	orrs	r3, r2
 8008f82:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8008f84:	4b07      	ldr	r3, [pc, #28]	; (8008fa4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8008f86:	681b      	ldr	r3, [r3, #0]
 8008f88:	f003 0307 	and.w	r3, r3, #7
 8008f8c:	693a      	ldr	r2, [r7, #16]
 8008f8e:	429a      	cmp	r2, r3
 8008f90:	d001      	beq.n	8008f96 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8008f92:	2301      	movs	r3, #1
 8008f94:	e000      	b.n	8008f98 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8008f96:	2300      	movs	r3, #0
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3718      	adds	r7, #24
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	bd80      	pop	{r7, pc}
 8008fa0:	40021000 	.word	0x40021000
 8008fa4:	40022000 	.word	0x40022000

08008fa8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008fa8:	b580      	push	{r7, lr}
 8008faa:	b086      	sub	sp, #24
 8008fac:	af00      	add	r7, sp, #0
 8008fae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008fb0:	2300      	movs	r3, #0
 8008fb2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008fb4:	2300      	movs	r3, #0
 8008fb6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d041      	beq.n	8009048 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8008fc4:	687b      	ldr	r3, [r7, #4]
 8008fc6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008fc8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008fcc:	d02a      	beq.n	8009024 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8008fce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8008fd2:	d824      	bhi.n	800901e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008fd4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008fd8:	d008      	beq.n	8008fec <HAL_RCCEx_PeriphCLKConfig+0x44>
 8008fda:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8008fde:	d81e      	bhi.n	800901e <HAL_RCCEx_PeriphCLKConfig+0x76>
 8008fe0:	2b00      	cmp	r3, #0
 8008fe2:	d00a      	beq.n	8008ffa <HAL_RCCEx_PeriphCLKConfig+0x52>
 8008fe4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8008fe8:	d010      	beq.n	800900c <HAL_RCCEx_PeriphCLKConfig+0x64>
 8008fea:	e018      	b.n	800901e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8008fec:	4b86      	ldr	r3, [pc, #536]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008fee:	68db      	ldr	r3, [r3, #12]
 8008ff0:	4a85      	ldr	r2, [pc, #532]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8008ff2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8008ff6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8008ff8:	e015      	b.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8008ffa:	687b      	ldr	r3, [r7, #4]
 8008ffc:	3304      	adds	r3, #4
 8008ffe:	2100      	movs	r1, #0
 8009000:	4618      	mov	r0, r3
 8009002:	f000 fabb 	bl	800957c <RCCEx_PLLSAI1_Config>
 8009006:	4603      	mov	r3, r0
 8009008:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800900a:	e00c      	b.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	3320      	adds	r3, #32
 8009010:	2100      	movs	r1, #0
 8009012:	4618      	mov	r0, r3
 8009014:	f000 fba6 	bl	8009764 <RCCEx_PLLSAI2_Config>
 8009018:	4603      	mov	r3, r0
 800901a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800901c:	e003      	b.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800901e:	2301      	movs	r3, #1
 8009020:	74fb      	strb	r3, [r7, #19]
      break;
 8009022:	e000      	b.n	8009026 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8009024:	bf00      	nop
    }

    if(ret == HAL_OK)
 8009026:	7cfb      	ldrb	r3, [r7, #19]
 8009028:	2b00      	cmp	r3, #0
 800902a:	d10b      	bne.n	8009044 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800902c:	4b76      	ldr	r3, [pc, #472]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800902e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009032:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8009036:	687b      	ldr	r3, [r7, #4]
 8009038:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800903a:	4973      	ldr	r1, [pc, #460]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800903c:	4313      	orrs	r3, r2
 800903e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8009042:	e001      	b.n	8009048 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009044:	7cfb      	ldrb	r3, [r7, #19]
 8009046:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	681b      	ldr	r3, [r3, #0]
 800904c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8009050:	2b00      	cmp	r3, #0
 8009052:	d041      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8009058:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800905c:	d02a      	beq.n	80090b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800905e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8009062:	d824      	bhi.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009064:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8009068:	d008      	beq.n	800907c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800906a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800906e:	d81e      	bhi.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8009070:	2b00      	cmp	r3, #0
 8009072:	d00a      	beq.n	800908a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8009074:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8009078:	d010      	beq.n	800909c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800907a:	e018      	b.n	80090ae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800907c:	4b62      	ldr	r3, [pc, #392]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800907e:	68db      	ldr	r3, [r3, #12]
 8009080:	4a61      	ldr	r2, [pc, #388]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009082:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009086:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8009088:	e015      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	3304      	adds	r3, #4
 800908e:	2100      	movs	r1, #0
 8009090:	4618      	mov	r0, r3
 8009092:	f000 fa73 	bl	800957c <RCCEx_PLLSAI1_Config>
 8009096:	4603      	mov	r3, r0
 8009098:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800909a:	e00c      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800909c:	687b      	ldr	r3, [r7, #4]
 800909e:	3320      	adds	r3, #32
 80090a0:	2100      	movs	r1, #0
 80090a2:	4618      	mov	r0, r3
 80090a4:	f000 fb5e 	bl	8009764 <RCCEx_PLLSAI2_Config>
 80090a8:	4603      	mov	r3, r0
 80090aa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80090ac:	e003      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80090ae:	2301      	movs	r3, #1
 80090b0:	74fb      	strb	r3, [r7, #19]
      break;
 80090b2:	e000      	b.n	80090b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80090b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80090b6:	7cfb      	ldrb	r3, [r7, #19]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d10b      	bne.n	80090d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80090bc:	4b52      	ldr	r3, [pc, #328]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80090be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80090c2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80090ca:	494f      	ldr	r1, [pc, #316]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80090cc:	4313      	orrs	r3, r2
 80090ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80090d2:	e001      	b.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80090d4:	7cfb      	ldrb	r3, [r7, #19]
 80090d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	f000 80a0 	beq.w	8009226 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80090e6:	2300      	movs	r3, #0
 80090e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80090ea:	4b47      	ldr	r3, [pc, #284]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80090ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80090ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d101      	bne.n	80090fa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80090f6:	2301      	movs	r3, #1
 80090f8:	e000      	b.n	80090fc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80090fa:	2300      	movs	r3, #0
 80090fc:	2b00      	cmp	r3, #0
 80090fe:	d00d      	beq.n	800911c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009100:	4b41      	ldr	r3, [pc, #260]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009102:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009104:	4a40      	ldr	r2, [pc, #256]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009106:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800910a:	6593      	str	r3, [r2, #88]	; 0x58
 800910c:	4b3e      	ldr	r3, [pc, #248]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800910e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009114:	60bb      	str	r3, [r7, #8]
 8009116:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009118:	2301      	movs	r3, #1
 800911a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800911c:	4b3b      	ldr	r3, [pc, #236]	; (800920c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	4a3a      	ldr	r2, [pc, #232]	; (800920c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009122:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009126:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009128:	f7fc fe5c 	bl	8005de4 <HAL_GetTick>
 800912c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800912e:	e009      	b.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009130:	f7fc fe58 	bl	8005de4 <HAL_GetTick>
 8009134:	4602      	mov	r2, r0
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	1ad3      	subs	r3, r2, r3
 800913a:	2b02      	cmp	r3, #2
 800913c:	d902      	bls.n	8009144 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800913e:	2303      	movs	r3, #3
 8009140:	74fb      	strb	r3, [r7, #19]
        break;
 8009142:	e005      	b.n	8009150 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8009144:	4b31      	ldr	r3, [pc, #196]	; (800920c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8009146:	681b      	ldr	r3, [r3, #0]
 8009148:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800914c:	2b00      	cmp	r3, #0
 800914e:	d0ef      	beq.n	8009130 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8009150:	7cfb      	ldrb	r3, [r7, #19]
 8009152:	2b00      	cmp	r3, #0
 8009154:	d15c      	bne.n	8009210 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009156:	4b2c      	ldr	r3, [pc, #176]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009158:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800915c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009160:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009162:	697b      	ldr	r3, [r7, #20]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d01f      	beq.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800916e:	697a      	ldr	r2, [r7, #20]
 8009170:	429a      	cmp	r2, r3
 8009172:	d019      	beq.n	80091a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009174:	4b24      	ldr	r3, [pc, #144]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009176:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800917a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800917e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009180:	4b21      	ldr	r3, [pc, #132]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009182:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009186:	4a20      	ldr	r2, [pc, #128]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009188:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800918c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009190:	4b1d      	ldr	r3, [pc, #116]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009192:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8009196:	4a1c      	ldr	r2, [pc, #112]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8009198:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800919c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80091a0:	4a19      	ldr	r2, [pc, #100]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80091a2:	697b      	ldr	r3, [r7, #20]
 80091a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80091a8:	697b      	ldr	r3, [r7, #20]
 80091aa:	f003 0301 	and.w	r3, r3, #1
 80091ae:	2b00      	cmp	r3, #0
 80091b0:	d016      	beq.n	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091b2:	f7fc fe17 	bl	8005de4 <HAL_GetTick>
 80091b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091b8:	e00b      	b.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80091ba:	f7fc fe13 	bl	8005de4 <HAL_GetTick>
 80091be:	4602      	mov	r2, r0
 80091c0:	68fb      	ldr	r3, [r7, #12]
 80091c2:	1ad3      	subs	r3, r2, r3
 80091c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d902      	bls.n	80091d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80091cc:	2303      	movs	r3, #3
 80091ce:	74fb      	strb	r3, [r7, #19]
            break;
 80091d0:	e006      	b.n	80091e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80091d2:	4b0d      	ldr	r3, [pc, #52]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80091d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091d8:	f003 0302 	and.w	r3, r3, #2
 80091dc:	2b00      	cmp	r3, #0
 80091de:	d0ec      	beq.n	80091ba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80091e0:	7cfb      	ldrb	r3, [r7, #19]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d10c      	bne.n	8009200 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80091e6:	4b08      	ldr	r3, [pc, #32]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80091e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80091ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80091f6:	4904      	ldr	r1, [pc, #16]	; (8009208 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80091f8:	4313      	orrs	r3, r2
 80091fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80091fe:	e009      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009200:	7cfb      	ldrb	r3, [r7, #19]
 8009202:	74bb      	strb	r3, [r7, #18]
 8009204:	e006      	b.n	8009214 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8009206:	bf00      	nop
 8009208:	40021000 	.word	0x40021000
 800920c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009210:	7cfb      	ldrb	r3, [r7, #19]
 8009212:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009214:	7c7b      	ldrb	r3, [r7, #17]
 8009216:	2b01      	cmp	r3, #1
 8009218:	d105      	bne.n	8009226 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800921a:	4b9e      	ldr	r3, [pc, #632]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800921c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800921e:	4a9d      	ldr	r2, [pc, #628]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009220:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009224:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	681b      	ldr	r3, [r3, #0]
 800922a:	f003 0301 	and.w	r3, r3, #1
 800922e:	2b00      	cmp	r3, #0
 8009230:	d00a      	beq.n	8009248 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009232:	4b98      	ldr	r3, [pc, #608]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009234:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009238:	f023 0203 	bic.w	r2, r3, #3
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009240:	4994      	ldr	r1, [pc, #592]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009242:	4313      	orrs	r3, r2
 8009244:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	681b      	ldr	r3, [r3, #0]
 800924c:	f003 0302 	and.w	r3, r3, #2
 8009250:	2b00      	cmp	r3, #0
 8009252:	d00a      	beq.n	800926a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009254:	4b8f      	ldr	r3, [pc, #572]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009256:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800925a:	f023 020c 	bic.w	r2, r3, #12
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009262:	498c      	ldr	r1, [pc, #560]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009264:	4313      	orrs	r3, r2
 8009266:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800926a:	687b      	ldr	r3, [r7, #4]
 800926c:	681b      	ldr	r3, [r3, #0]
 800926e:	f003 0304 	and.w	r3, r3, #4
 8009272:	2b00      	cmp	r3, #0
 8009274:	d00a      	beq.n	800928c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009276:	4b87      	ldr	r3, [pc, #540]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009278:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800927c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009284:	4983      	ldr	r1, [pc, #524]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009286:	4313      	orrs	r3, r2
 8009288:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800928c:	687b      	ldr	r3, [r7, #4]
 800928e:	681b      	ldr	r3, [r3, #0]
 8009290:	f003 0308 	and.w	r3, r3, #8
 8009294:	2b00      	cmp	r3, #0
 8009296:	d00a      	beq.n	80092ae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009298:	4b7e      	ldr	r3, [pc, #504]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800929a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800929e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80092a6:	497b      	ldr	r1, [pc, #492]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80092a8:	4313      	orrs	r3, r2
 80092aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80092ae:	687b      	ldr	r3, [r7, #4]
 80092b0:	681b      	ldr	r3, [r3, #0]
 80092b2:	f003 0310 	and.w	r3, r3, #16
 80092b6:	2b00      	cmp	r3, #0
 80092b8:	d00a      	beq.n	80092d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80092ba:	4b76      	ldr	r3, [pc, #472]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80092bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80092c4:	687b      	ldr	r3, [r7, #4]
 80092c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80092c8:	4972      	ldr	r1, [pc, #456]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80092ca:	4313      	orrs	r3, r2
 80092cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80092d0:	687b      	ldr	r3, [r7, #4]
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	f003 0320 	and.w	r3, r3, #32
 80092d8:	2b00      	cmp	r3, #0
 80092da:	d00a      	beq.n	80092f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80092dc:	4b6d      	ldr	r3, [pc, #436]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80092de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80092ea:	496a      	ldr	r1, [pc, #424]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80092ec:	4313      	orrs	r3, r2
 80092ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80092fa:	2b00      	cmp	r3, #0
 80092fc:	d00a      	beq.n	8009314 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80092fe:	4b65      	ldr	r3, [pc, #404]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009300:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009304:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8009308:	687b      	ldr	r3, [r7, #4]
 800930a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800930c:	4961      	ldr	r1, [pc, #388]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800930e:	4313      	orrs	r3, r2
 8009310:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	681b      	ldr	r3, [r3, #0]
 8009318:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800931c:	2b00      	cmp	r3, #0
 800931e:	d00a      	beq.n	8009336 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8009320:	4b5c      	ldr	r3, [pc, #368]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009322:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009326:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800932e:	4959      	ldr	r1, [pc, #356]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009330:	4313      	orrs	r3, r2
 8009332:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800933e:	2b00      	cmp	r3, #0
 8009340:	d00a      	beq.n	8009358 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009342:	4b54      	ldr	r3, [pc, #336]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009344:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8009348:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009350:	4950      	ldr	r1, [pc, #320]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009352:	4313      	orrs	r3, r2
 8009354:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	681b      	ldr	r3, [r3, #0]
 800935c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009360:	2b00      	cmp	r3, #0
 8009362:	d00a      	beq.n	800937a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009364:	4b4b      	ldr	r3, [pc, #300]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800936a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009372:	4948      	ldr	r1, [pc, #288]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009374:	4313      	orrs	r3, r2
 8009376:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00a      	beq.n	800939c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009386:	4b43      	ldr	r3, [pc, #268]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009388:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800938c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009394:	493f      	ldr	r1, [pc, #252]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009396:	4313      	orrs	r3, r2
 8009398:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	681b      	ldr	r3, [r3, #0]
 80093a0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	d028      	beq.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80093a8:	4b3a      	ldr	r3, [pc, #232]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80093aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093ae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093b6:	4937      	ldr	r1, [pc, #220]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80093b8:	4313      	orrs	r3, r2
 80093ba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80093be:	687b      	ldr	r3, [r7, #4]
 80093c0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093c2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80093c6:	d106      	bne.n	80093d6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80093c8:	4b32      	ldr	r3, [pc, #200]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80093ca:	68db      	ldr	r3, [r3, #12]
 80093cc:	4a31      	ldr	r2, [pc, #196]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80093ce:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80093d2:	60d3      	str	r3, [r2, #12]
 80093d4:	e011      	b.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80093da:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80093de:	d10c      	bne.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80093e0:	687b      	ldr	r3, [r7, #4]
 80093e2:	3304      	adds	r3, #4
 80093e4:	2101      	movs	r1, #1
 80093e6:	4618      	mov	r0, r3
 80093e8:	f000 f8c8 	bl	800957c <RCCEx_PLLSAI1_Config>
 80093ec:	4603      	mov	r3, r0
 80093ee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80093f0:	7cfb      	ldrb	r3, [r7, #19]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d001      	beq.n	80093fa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 80093f6:	7cfb      	ldrb	r3, [r7, #19]
 80093f8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80093fa:	687b      	ldr	r3, [r7, #4]
 80093fc:	681b      	ldr	r3, [r3, #0]
 80093fe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8009402:	2b00      	cmp	r3, #0
 8009404:	d028      	beq.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8009406:	4b23      	ldr	r3, [pc, #140]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009408:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800940c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009414:	491f      	ldr	r1, [pc, #124]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009416:	4313      	orrs	r3, r2
 8009418:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009420:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009424:	d106      	bne.n	8009434 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009426:	4b1b      	ldr	r3, [pc, #108]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009428:	68db      	ldr	r3, [r3, #12]
 800942a:	4a1a      	ldr	r2, [pc, #104]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800942c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009430:	60d3      	str	r3, [r2, #12]
 8009432:	e011      	b.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009438:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800943c:	d10c      	bne.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	3304      	adds	r3, #4
 8009442:	2101      	movs	r1, #1
 8009444:	4618      	mov	r0, r3
 8009446:	f000 f899 	bl	800957c <RCCEx_PLLSAI1_Config>
 800944a:	4603      	mov	r3, r0
 800944c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800944e:	7cfb      	ldrb	r3, [r7, #19]
 8009450:	2b00      	cmp	r3, #0
 8009452:	d001      	beq.n	8009458 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8009454:	7cfb      	ldrb	r3, [r7, #19]
 8009456:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009460:	2b00      	cmp	r3, #0
 8009462:	d02b      	beq.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009464:	4b0b      	ldr	r3, [pc, #44]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009466:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800946a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009472:	4908      	ldr	r1, [pc, #32]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009474:	4313      	orrs	r3, r2
 8009476:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800947e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8009482:	d109      	bne.n	8009498 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009484:	4b03      	ldr	r3, [pc, #12]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8009486:	68db      	ldr	r3, [r3, #12]
 8009488:	4a02      	ldr	r2, [pc, #8]	; (8009494 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800948a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800948e:	60d3      	str	r3, [r2, #12]
 8009490:	e014      	b.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8009492:	bf00      	nop
 8009494:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800949c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80094a0:	d10c      	bne.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80094a2:	687b      	ldr	r3, [r7, #4]
 80094a4:	3304      	adds	r3, #4
 80094a6:	2101      	movs	r1, #1
 80094a8:	4618      	mov	r0, r3
 80094aa:	f000 f867 	bl	800957c <RCCEx_PLLSAI1_Config>
 80094ae:	4603      	mov	r3, r0
 80094b0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80094b2:	7cfb      	ldrb	r3, [r7, #19]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	d001      	beq.n	80094bc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80094b8:	7cfb      	ldrb	r3, [r7, #19]
 80094ba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80094c4:	2b00      	cmp	r3, #0
 80094c6:	d02f      	beq.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80094c8:	4b2b      	ldr	r3, [pc, #172]	; (8009578 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80094ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094ce:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80094d2:	687b      	ldr	r3, [r7, #4]
 80094d4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80094d6:	4928      	ldr	r1, [pc, #160]	; (8009578 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80094d8:	4313      	orrs	r3, r2
 80094da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80094e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80094e6:	d10d      	bne.n	8009504 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80094e8:	687b      	ldr	r3, [r7, #4]
 80094ea:	3304      	adds	r3, #4
 80094ec:	2102      	movs	r1, #2
 80094ee:	4618      	mov	r0, r3
 80094f0:	f000 f844 	bl	800957c <RCCEx_PLLSAI1_Config>
 80094f4:	4603      	mov	r3, r0
 80094f6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80094f8:	7cfb      	ldrb	r3, [r7, #19]
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d014      	beq.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 80094fe:	7cfb      	ldrb	r3, [r7, #19]
 8009500:	74bb      	strb	r3, [r7, #18]
 8009502:	e011      	b.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8009504:	687b      	ldr	r3, [r7, #4]
 8009506:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8009508:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800950c:	d10c      	bne.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	3320      	adds	r3, #32
 8009512:	2102      	movs	r1, #2
 8009514:	4618      	mov	r0, r3
 8009516:	f000 f925 	bl	8009764 <RCCEx_PLLSAI2_Config>
 800951a:	4603      	mov	r3, r0
 800951c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800951e:	7cfb      	ldrb	r3, [r7, #19]
 8009520:	2b00      	cmp	r3, #0
 8009522:	d001      	beq.n	8009528 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8009524:	7cfb      	ldrb	r3, [r7, #19]
 8009526:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8009530:	2b00      	cmp	r3, #0
 8009532:	d00a      	beq.n	800954a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8009534:	4b10      	ldr	r3, [pc, #64]	; (8009578 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009536:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800953a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8009542:	490d      	ldr	r1, [pc, #52]	; (8009578 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009544:	4313      	orrs	r3, r2
 8009546:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	681b      	ldr	r3, [r3, #0]
 800954e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009552:	2b00      	cmp	r3, #0
 8009554:	d00b      	beq.n	800956e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8009556:	4b08      	ldr	r3, [pc, #32]	; (8009578 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800955c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8009566:	4904      	ldr	r1, [pc, #16]	; (8009578 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8009568:	4313      	orrs	r3, r2
 800956a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800956e:	7cbb      	ldrb	r3, [r7, #18]
}
 8009570:	4618      	mov	r0, r3
 8009572:	3718      	adds	r7, #24
 8009574:	46bd      	mov	sp, r7
 8009576:	bd80      	pop	{r7, pc}
 8009578:	40021000 	.word	0x40021000

0800957c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b084      	sub	sp, #16
 8009580:	af00      	add	r7, sp, #0
 8009582:	6078      	str	r0, [r7, #4]
 8009584:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009586:	2300      	movs	r3, #0
 8009588:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800958a:	4b75      	ldr	r3, [pc, #468]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 800958c:	68db      	ldr	r3, [r3, #12]
 800958e:	f003 0303 	and.w	r3, r3, #3
 8009592:	2b00      	cmp	r3, #0
 8009594:	d018      	beq.n	80095c8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8009596:	4b72      	ldr	r3, [pc, #456]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009598:	68db      	ldr	r3, [r3, #12]
 800959a:	f003 0203 	and.w	r2, r3, #3
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	681b      	ldr	r3, [r3, #0]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	d10d      	bne.n	80095c2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	681b      	ldr	r3, [r3, #0]
       ||
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d009      	beq.n	80095c2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80095ae:	4b6c      	ldr	r3, [pc, #432]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 80095b0:	68db      	ldr	r3, [r3, #12]
 80095b2:	091b      	lsrs	r3, r3, #4
 80095b4:	f003 0307 	and.w	r3, r3, #7
 80095b8:	1c5a      	adds	r2, r3, #1
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	685b      	ldr	r3, [r3, #4]
       ||
 80095be:	429a      	cmp	r2, r3
 80095c0:	d047      	beq.n	8009652 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80095c2:	2301      	movs	r3, #1
 80095c4:	73fb      	strb	r3, [r7, #15]
 80095c6:	e044      	b.n	8009652 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	681b      	ldr	r3, [r3, #0]
 80095cc:	2b03      	cmp	r3, #3
 80095ce:	d018      	beq.n	8009602 <RCCEx_PLLSAI1_Config+0x86>
 80095d0:	2b03      	cmp	r3, #3
 80095d2:	d825      	bhi.n	8009620 <RCCEx_PLLSAI1_Config+0xa4>
 80095d4:	2b01      	cmp	r3, #1
 80095d6:	d002      	beq.n	80095de <RCCEx_PLLSAI1_Config+0x62>
 80095d8:	2b02      	cmp	r3, #2
 80095da:	d009      	beq.n	80095f0 <RCCEx_PLLSAI1_Config+0x74>
 80095dc:	e020      	b.n	8009620 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80095de:	4b60      	ldr	r3, [pc, #384]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 80095e0:	681b      	ldr	r3, [r3, #0]
 80095e2:	f003 0302 	and.w	r3, r3, #2
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d11d      	bne.n	8009626 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80095ea:	2301      	movs	r3, #1
 80095ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80095ee:	e01a      	b.n	8009626 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80095f0:	4b5b      	ldr	r3, [pc, #364]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d116      	bne.n	800962a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80095fc:	2301      	movs	r3, #1
 80095fe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8009600:	e013      	b.n	800962a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8009602:	4b57      	ldr	r3, [pc, #348]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009604:	681b      	ldr	r3, [r3, #0]
 8009606:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800960a:	2b00      	cmp	r3, #0
 800960c:	d10f      	bne.n	800962e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800960e:	4b54      	ldr	r3, [pc, #336]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009610:	681b      	ldr	r3, [r3, #0]
 8009612:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8009616:	2b00      	cmp	r3, #0
 8009618:	d109      	bne.n	800962e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800961a:	2301      	movs	r3, #1
 800961c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800961e:	e006      	b.n	800962e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8009620:	2301      	movs	r3, #1
 8009622:	73fb      	strb	r3, [r7, #15]
      break;
 8009624:	e004      	b.n	8009630 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8009626:	bf00      	nop
 8009628:	e002      	b.n	8009630 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800962a:	bf00      	nop
 800962c:	e000      	b.n	8009630 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800962e:	bf00      	nop
    }

    if(status == HAL_OK)
 8009630:	7bfb      	ldrb	r3, [r7, #15]
 8009632:	2b00      	cmp	r3, #0
 8009634:	d10d      	bne.n	8009652 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8009636:	4b4a      	ldr	r3, [pc, #296]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009638:	68db      	ldr	r3, [r3, #12]
 800963a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	6819      	ldr	r1, [r3, #0]
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	685b      	ldr	r3, [r3, #4]
 8009646:	3b01      	subs	r3, #1
 8009648:	011b      	lsls	r3, r3, #4
 800964a:	430b      	orrs	r3, r1
 800964c:	4944      	ldr	r1, [pc, #272]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 800964e:	4313      	orrs	r3, r2
 8009650:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8009652:	7bfb      	ldrb	r3, [r7, #15]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d17d      	bne.n	8009754 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8009658:	4b41      	ldr	r3, [pc, #260]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 800965a:	681b      	ldr	r3, [r3, #0]
 800965c:	4a40      	ldr	r2, [pc, #256]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 800965e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8009662:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009664:	f7fc fbbe 	bl	8005de4 <HAL_GetTick>
 8009668:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800966a:	e009      	b.n	8009680 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800966c:	f7fc fbba 	bl	8005de4 <HAL_GetTick>
 8009670:	4602      	mov	r2, r0
 8009672:	68bb      	ldr	r3, [r7, #8]
 8009674:	1ad3      	subs	r3, r2, r3
 8009676:	2b02      	cmp	r3, #2
 8009678:	d902      	bls.n	8009680 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800967a:	2303      	movs	r3, #3
 800967c:	73fb      	strb	r3, [r7, #15]
        break;
 800967e:	e005      	b.n	800968c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8009680:	4b37      	ldr	r3, [pc, #220]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8009688:	2b00      	cmp	r3, #0
 800968a:	d1ef      	bne.n	800966c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 800968c:	7bfb      	ldrb	r3, [r7, #15]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d160      	bne.n	8009754 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8009692:	683b      	ldr	r3, [r7, #0]
 8009694:	2b00      	cmp	r3, #0
 8009696:	d111      	bne.n	80096bc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8009698:	4b31      	ldr	r3, [pc, #196]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 800969a:	691b      	ldr	r3, [r3, #16]
 800969c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80096a0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80096a4:	687a      	ldr	r2, [r7, #4]
 80096a6:	6892      	ldr	r2, [r2, #8]
 80096a8:	0211      	lsls	r1, r2, #8
 80096aa:	687a      	ldr	r2, [r7, #4]
 80096ac:	68d2      	ldr	r2, [r2, #12]
 80096ae:	0912      	lsrs	r2, r2, #4
 80096b0:	0452      	lsls	r2, r2, #17
 80096b2:	430a      	orrs	r2, r1
 80096b4:	492a      	ldr	r1, [pc, #168]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 80096b6:	4313      	orrs	r3, r2
 80096b8:	610b      	str	r3, [r1, #16]
 80096ba:	e027      	b.n	800970c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80096bc:	683b      	ldr	r3, [r7, #0]
 80096be:	2b01      	cmp	r3, #1
 80096c0:	d112      	bne.n	80096e8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80096c2:	4b27      	ldr	r3, [pc, #156]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 80096c4:	691b      	ldr	r3, [r3, #16]
 80096c6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80096ca:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80096ce:	687a      	ldr	r2, [r7, #4]
 80096d0:	6892      	ldr	r2, [r2, #8]
 80096d2:	0211      	lsls	r1, r2, #8
 80096d4:	687a      	ldr	r2, [r7, #4]
 80096d6:	6912      	ldr	r2, [r2, #16]
 80096d8:	0852      	lsrs	r2, r2, #1
 80096da:	3a01      	subs	r2, #1
 80096dc:	0552      	lsls	r2, r2, #21
 80096de:	430a      	orrs	r2, r1
 80096e0:	491f      	ldr	r1, [pc, #124]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 80096e2:	4313      	orrs	r3, r2
 80096e4:	610b      	str	r3, [r1, #16]
 80096e6:	e011      	b.n	800970c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80096e8:	4b1d      	ldr	r3, [pc, #116]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 80096ea:	691b      	ldr	r3, [r3, #16]
 80096ec:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80096f0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80096f4:	687a      	ldr	r2, [r7, #4]
 80096f6:	6892      	ldr	r2, [r2, #8]
 80096f8:	0211      	lsls	r1, r2, #8
 80096fa:	687a      	ldr	r2, [r7, #4]
 80096fc:	6952      	ldr	r2, [r2, #20]
 80096fe:	0852      	lsrs	r2, r2, #1
 8009700:	3a01      	subs	r2, #1
 8009702:	0652      	lsls	r2, r2, #25
 8009704:	430a      	orrs	r2, r1
 8009706:	4916      	ldr	r1, [pc, #88]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009708:	4313      	orrs	r3, r2
 800970a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 800970c:	4b14      	ldr	r3, [pc, #80]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	4a13      	ldr	r2, [pc, #76]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009712:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8009716:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009718:	f7fc fb64 	bl	8005de4 <HAL_GetTick>
 800971c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800971e:	e009      	b.n	8009734 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8009720:	f7fc fb60 	bl	8005de4 <HAL_GetTick>
 8009724:	4602      	mov	r2, r0
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	1ad3      	subs	r3, r2, r3
 800972a:	2b02      	cmp	r3, #2
 800972c:	d902      	bls.n	8009734 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800972e:	2303      	movs	r3, #3
 8009730:	73fb      	strb	r3, [r7, #15]
          break;
 8009732:	e005      	b.n	8009740 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8009734:	4b0a      	ldr	r3, [pc, #40]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009736:	681b      	ldr	r3, [r3, #0]
 8009738:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800973c:	2b00      	cmp	r3, #0
 800973e:	d0ef      	beq.n	8009720 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8009740:	7bfb      	ldrb	r3, [r7, #15]
 8009742:	2b00      	cmp	r3, #0
 8009744:	d106      	bne.n	8009754 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8009746:	4b06      	ldr	r3, [pc, #24]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009748:	691a      	ldr	r2, [r3, #16]
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	699b      	ldr	r3, [r3, #24]
 800974e:	4904      	ldr	r1, [pc, #16]	; (8009760 <RCCEx_PLLSAI1_Config+0x1e4>)
 8009750:	4313      	orrs	r3, r2
 8009752:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8009754:	7bfb      	ldrb	r3, [r7, #15]
}
 8009756:	4618      	mov	r0, r3
 8009758:	3710      	adds	r7, #16
 800975a:	46bd      	mov	sp, r7
 800975c:	bd80      	pop	{r7, pc}
 800975e:	bf00      	nop
 8009760:	40021000 	.word	0x40021000

08009764 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8009764:	b580      	push	{r7, lr}
 8009766:	b084      	sub	sp, #16
 8009768:	af00      	add	r7, sp, #0
 800976a:	6078      	str	r0, [r7, #4]
 800976c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800976e:	2300      	movs	r3, #0
 8009770:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8009772:	4b6a      	ldr	r3, [pc, #424]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 8009774:	68db      	ldr	r3, [r3, #12]
 8009776:	f003 0303 	and.w	r3, r3, #3
 800977a:	2b00      	cmp	r3, #0
 800977c:	d018      	beq.n	80097b0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800977e:	4b67      	ldr	r3, [pc, #412]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 8009780:	68db      	ldr	r3, [r3, #12]
 8009782:	f003 0203 	and.w	r2, r3, #3
 8009786:	687b      	ldr	r3, [r7, #4]
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	429a      	cmp	r2, r3
 800978c:	d10d      	bne.n	80097aa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	681b      	ldr	r3, [r3, #0]
       ||
 8009792:	2b00      	cmp	r3, #0
 8009794:	d009      	beq.n	80097aa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8009796:	4b61      	ldr	r3, [pc, #388]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 8009798:	68db      	ldr	r3, [r3, #12]
 800979a:	091b      	lsrs	r3, r3, #4
 800979c:	f003 0307 	and.w	r3, r3, #7
 80097a0:	1c5a      	adds	r2, r3, #1
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	685b      	ldr	r3, [r3, #4]
       ||
 80097a6:	429a      	cmp	r2, r3
 80097a8:	d047      	beq.n	800983a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80097aa:	2301      	movs	r3, #1
 80097ac:	73fb      	strb	r3, [r7, #15]
 80097ae:	e044      	b.n	800983a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	2b03      	cmp	r3, #3
 80097b6:	d018      	beq.n	80097ea <RCCEx_PLLSAI2_Config+0x86>
 80097b8:	2b03      	cmp	r3, #3
 80097ba:	d825      	bhi.n	8009808 <RCCEx_PLLSAI2_Config+0xa4>
 80097bc:	2b01      	cmp	r3, #1
 80097be:	d002      	beq.n	80097c6 <RCCEx_PLLSAI2_Config+0x62>
 80097c0:	2b02      	cmp	r3, #2
 80097c2:	d009      	beq.n	80097d8 <RCCEx_PLLSAI2_Config+0x74>
 80097c4:	e020      	b.n	8009808 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80097c6:	4b55      	ldr	r3, [pc, #340]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	f003 0302 	and.w	r3, r3, #2
 80097ce:	2b00      	cmp	r3, #0
 80097d0:	d11d      	bne.n	800980e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80097d2:	2301      	movs	r3, #1
 80097d4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80097d6:	e01a      	b.n	800980e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80097d8:	4b50      	ldr	r3, [pc, #320]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 80097da:	681b      	ldr	r3, [r3, #0]
 80097dc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d116      	bne.n	8009812 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 80097e4:	2301      	movs	r3, #1
 80097e6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80097e8:	e013      	b.n	8009812 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80097ea:	4b4c      	ldr	r3, [pc, #304]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 80097ec:	681b      	ldr	r3, [r3, #0]
 80097ee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d10f      	bne.n	8009816 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80097f6:	4b49      	ldr	r3, [pc, #292]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d109      	bne.n	8009816 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8009802:	2301      	movs	r3, #1
 8009804:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8009806:	e006      	b.n	8009816 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8009808:	2301      	movs	r3, #1
 800980a:	73fb      	strb	r3, [r7, #15]
      break;
 800980c:	e004      	b.n	8009818 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800980e:	bf00      	nop
 8009810:	e002      	b.n	8009818 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8009812:	bf00      	nop
 8009814:	e000      	b.n	8009818 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8009816:	bf00      	nop
    }

    if(status == HAL_OK)
 8009818:	7bfb      	ldrb	r3, [r7, #15]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d10d      	bne.n	800983a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800981e:	4b3f      	ldr	r3, [pc, #252]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 8009820:	68db      	ldr	r3, [r3, #12]
 8009822:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8009826:	687b      	ldr	r3, [r7, #4]
 8009828:	6819      	ldr	r1, [r3, #0]
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	685b      	ldr	r3, [r3, #4]
 800982e:	3b01      	subs	r3, #1
 8009830:	011b      	lsls	r3, r3, #4
 8009832:	430b      	orrs	r3, r1
 8009834:	4939      	ldr	r1, [pc, #228]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 8009836:	4313      	orrs	r3, r2
 8009838:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800983a:	7bfb      	ldrb	r3, [r7, #15]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d167      	bne.n	8009910 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8009840:	4b36      	ldr	r3, [pc, #216]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	4a35      	ldr	r2, [pc, #212]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 8009846:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800984a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800984c:	f7fc faca 	bl	8005de4 <HAL_GetTick>
 8009850:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009852:	e009      	b.n	8009868 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8009854:	f7fc fac6 	bl	8005de4 <HAL_GetTick>
 8009858:	4602      	mov	r2, r0
 800985a:	68bb      	ldr	r3, [r7, #8]
 800985c:	1ad3      	subs	r3, r2, r3
 800985e:	2b02      	cmp	r3, #2
 8009860:	d902      	bls.n	8009868 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8009862:	2303      	movs	r3, #3
 8009864:	73fb      	strb	r3, [r7, #15]
        break;
 8009866:	e005      	b.n	8009874 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8009868:	4b2c      	ldr	r3, [pc, #176]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8009870:	2b00      	cmp	r3, #0
 8009872:	d1ef      	bne.n	8009854 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8009874:	7bfb      	ldrb	r3, [r7, #15]
 8009876:	2b00      	cmp	r3, #0
 8009878:	d14a      	bne.n	8009910 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800987a:	683b      	ldr	r3, [r7, #0]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d111      	bne.n	80098a4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8009880:	4b26      	ldr	r3, [pc, #152]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 8009882:	695b      	ldr	r3, [r3, #20]
 8009884:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8009888:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800988c:	687a      	ldr	r2, [r7, #4]
 800988e:	6892      	ldr	r2, [r2, #8]
 8009890:	0211      	lsls	r1, r2, #8
 8009892:	687a      	ldr	r2, [r7, #4]
 8009894:	68d2      	ldr	r2, [r2, #12]
 8009896:	0912      	lsrs	r2, r2, #4
 8009898:	0452      	lsls	r2, r2, #17
 800989a:	430a      	orrs	r2, r1
 800989c:	491f      	ldr	r1, [pc, #124]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 800989e:	4313      	orrs	r3, r2
 80098a0:	614b      	str	r3, [r1, #20]
 80098a2:	e011      	b.n	80098c8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80098a4:	4b1d      	ldr	r3, [pc, #116]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 80098a6:	695b      	ldr	r3, [r3, #20]
 80098a8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80098ac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80098b0:	687a      	ldr	r2, [r7, #4]
 80098b2:	6892      	ldr	r2, [r2, #8]
 80098b4:	0211      	lsls	r1, r2, #8
 80098b6:	687a      	ldr	r2, [r7, #4]
 80098b8:	6912      	ldr	r2, [r2, #16]
 80098ba:	0852      	lsrs	r2, r2, #1
 80098bc:	3a01      	subs	r2, #1
 80098be:	0652      	lsls	r2, r2, #25
 80098c0:	430a      	orrs	r2, r1
 80098c2:	4916      	ldr	r1, [pc, #88]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 80098c4:	4313      	orrs	r3, r2
 80098c6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80098c8:	4b14      	ldr	r3, [pc, #80]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 80098ca:	681b      	ldr	r3, [r3, #0]
 80098cc:	4a13      	ldr	r2, [pc, #76]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 80098ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80098d2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80098d4:	f7fc fa86 	bl	8005de4 <HAL_GetTick>
 80098d8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80098da:	e009      	b.n	80098f0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80098dc:	f7fc fa82 	bl	8005de4 <HAL_GetTick>
 80098e0:	4602      	mov	r2, r0
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	1ad3      	subs	r3, r2, r3
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	d902      	bls.n	80098f0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 80098ea:	2303      	movs	r3, #3
 80098ec:	73fb      	strb	r3, [r7, #15]
          break;
 80098ee:	e005      	b.n	80098fc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80098f0:	4b0a      	ldr	r3, [pc, #40]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80098f8:	2b00      	cmp	r3, #0
 80098fa:	d0ef      	beq.n	80098dc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 80098fc:	7bfb      	ldrb	r3, [r7, #15]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d106      	bne.n	8009910 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8009902:	4b06      	ldr	r3, [pc, #24]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 8009904:	695a      	ldr	r2, [r3, #20]
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	695b      	ldr	r3, [r3, #20]
 800990a:	4904      	ldr	r1, [pc, #16]	; (800991c <RCCEx_PLLSAI2_Config+0x1b8>)
 800990c:	4313      	orrs	r3, r2
 800990e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8009910:	7bfb      	ldrb	r3, [r7, #15]
}
 8009912:	4618      	mov	r0, r3
 8009914:	3710      	adds	r7, #16
 8009916:	46bd      	mov	sp, r7
 8009918:	bd80      	pop	{r7, pc}
 800991a:	bf00      	nop
 800991c:	40021000 	.word	0x40021000

08009920 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8009920:	b580      	push	{r7, lr}
 8009922:	b084      	sub	sp, #16
 8009924:	af00      	add	r7, sp, #0
 8009926:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8009928:	2301      	movs	r3, #1
 800992a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800992c:	687b      	ldr	r3, [r7, #4]
 800992e:	2b00      	cmp	r3, #0
 8009930:	d06c      	beq.n	8009a0c <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8009938:	b2db      	uxtb	r3, r3
 800993a:	2b00      	cmp	r3, #0
 800993c:	d106      	bne.n	800994c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800993e:	687b      	ldr	r3, [r7, #4]
 8009940:	2200      	movs	r2, #0
 8009942:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8009946:	6878      	ldr	r0, [r7, #4]
 8009948:	f7fb f8e8 	bl	8004b1c <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2202      	movs	r2, #2
 8009950:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	22ca      	movs	r2, #202	; 0xca
 800995a:	625a      	str	r2, [r3, #36]	; 0x24
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	2253      	movs	r2, #83	; 0x53
 8009962:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8009964:	6878      	ldr	r0, [r7, #4]
 8009966:	f000 fa49 	bl	8009dfc <RTC_EnterInitMode>
 800996a:	4603      	mov	r3, r0
 800996c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800996e:	7bfb      	ldrb	r3, [r7, #15]
 8009970:	2b00      	cmp	r3, #0
 8009972:	d14b      	bne.n	8009a0c <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8009974:	687b      	ldr	r3, [r7, #4]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	689b      	ldr	r3, [r3, #8]
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	6812      	ldr	r2, [r2, #0]
 800997e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009982:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009986:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	6899      	ldr	r1, [r3, #8]
 800998e:	687b      	ldr	r3, [r7, #4]
 8009990:	685a      	ldr	r2, [r3, #4]
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	691b      	ldr	r3, [r3, #16]
 8009996:	431a      	orrs	r2, r3
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	699b      	ldr	r3, [r3, #24]
 800999c:	431a      	orrs	r2, r3
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	430a      	orrs	r2, r1
 80099a4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80099a6:	687b      	ldr	r3, [r7, #4]
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	687a      	ldr	r2, [r7, #4]
 80099ac:	68d2      	ldr	r2, [r2, #12]
 80099ae:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	681b      	ldr	r3, [r3, #0]
 80099b4:	6919      	ldr	r1, [r3, #16]
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	689b      	ldr	r3, [r3, #8]
 80099ba:	041a      	lsls	r2, r3, #16
 80099bc:	687b      	ldr	r3, [r7, #4]
 80099be:	681b      	ldr	r3, [r3, #0]
 80099c0:	430a      	orrs	r2, r1
 80099c2:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80099c4:	6878      	ldr	r0, [r7, #4]
 80099c6:	f000 fa4d 	bl	8009e64 <RTC_ExitInitMode>
 80099ca:	4603      	mov	r3, r0
 80099cc:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80099ce:	7bfb      	ldrb	r3, [r7, #15]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d11b      	bne.n	8009a0c <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80099da:	687b      	ldr	r3, [r7, #4]
 80099dc:	681b      	ldr	r3, [r3, #0]
 80099de:	f022 0203 	bic.w	r2, r2, #3
 80099e2:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	69da      	ldr	r2, [r3, #28]
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	695b      	ldr	r3, [r3, #20]
 80099f2:	431a      	orrs	r2, r3
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	430a      	orrs	r2, r1
 80099fa:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	681b      	ldr	r3, [r3, #0]
 8009a00:	22ff      	movs	r2, #255	; 0xff
 8009a02:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	2201      	movs	r2, #1
 8009a08:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 8009a0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009a0e:	4618      	mov	r0, r3
 8009a10:	3710      	adds	r7, #16
 8009a12:	46bd      	mov	sp, r7
 8009a14:	bd80      	pop	{r7, pc}

08009a16 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009a16:	b590      	push	{r4, r7, lr}
 8009a18:	b087      	sub	sp, #28
 8009a1a:	af00      	add	r7, sp, #0
 8009a1c:	60f8      	str	r0, [r7, #12]
 8009a1e:	60b9      	str	r1, [r7, #8]
 8009a20:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009a22:	68fb      	ldr	r3, [r7, #12]
 8009a24:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009a28:	2b01      	cmp	r3, #1
 8009a2a:	d101      	bne.n	8009a30 <HAL_RTC_SetTime+0x1a>
 8009a2c:	2302      	movs	r3, #2
 8009a2e:	e08b      	b.n	8009b48 <HAL_RTC_SetTime+0x132>
 8009a30:	68fb      	ldr	r3, [r7, #12]
 8009a32:	2201      	movs	r2, #1
 8009a34:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009a38:	68fb      	ldr	r3, [r7, #12]
 8009a3a:	2202      	movs	r2, #2
 8009a3c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009a40:	68fb      	ldr	r3, [r7, #12]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	22ca      	movs	r2, #202	; 0xca
 8009a46:	625a      	str	r2, [r3, #36]	; 0x24
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2253      	movs	r2, #83	; 0x53
 8009a4e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009a50:	68f8      	ldr	r0, [r7, #12]
 8009a52:	f000 f9d3 	bl	8009dfc <RTC_EnterInitMode>
 8009a56:	4603      	mov	r3, r0
 8009a58:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8009a5a:	7cfb      	ldrb	r3, [r7, #19]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d163      	bne.n	8009b28 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d126      	bne.n	8009ab4 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009a66:	68fb      	ldr	r3, [r7, #12]
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	689b      	ldr	r3, [r3, #8]
 8009a6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009a70:	2b00      	cmp	r3, #0
 8009a72:	d102      	bne.n	8009a7a <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8009a74:	68bb      	ldr	r3, [r7, #8]
 8009a76:	2200      	movs	r2, #0
 8009a78:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009a7a:	68bb      	ldr	r3, [r7, #8]
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f000 fa2e 	bl	8009ee0 <RTC_ByteToBcd2>
 8009a84:	4603      	mov	r3, r0
 8009a86:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009a88:	68bb      	ldr	r3, [r7, #8]
 8009a8a:	785b      	ldrb	r3, [r3, #1]
 8009a8c:	4618      	mov	r0, r3
 8009a8e:	f000 fa27 	bl	8009ee0 <RTC_ByteToBcd2>
 8009a92:	4603      	mov	r3, r0
 8009a94:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009a96:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	789b      	ldrb	r3, [r3, #2]
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f000 fa1f 	bl	8009ee0 <RTC_ByteToBcd2>
 8009aa2:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009aa4:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009aa8:	68bb      	ldr	r3, [r7, #8]
 8009aaa:	78db      	ldrb	r3, [r3, #3]
 8009aac:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009aae:	4313      	orrs	r3, r2
 8009ab0:	617b      	str	r3, [r7, #20]
 8009ab2:	e018      	b.n	8009ae6 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8009ab4:	68fb      	ldr	r3, [r7, #12]
 8009ab6:	681b      	ldr	r3, [r3, #0]
 8009ab8:	689b      	ldr	r3, [r3, #8]
 8009aba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009abe:	2b00      	cmp	r3, #0
 8009ac0:	d102      	bne.n	8009ac8 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	2200      	movs	r2, #0
 8009ac6:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009ac8:	68bb      	ldr	r3, [r7, #8]
 8009aca:	781b      	ldrb	r3, [r3, #0]
 8009acc:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	785b      	ldrb	r3, [r3, #1]
 8009ad2:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009ad4:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8009ad6:	68ba      	ldr	r2, [r7, #8]
 8009ad8:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8009ada:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	78db      	ldrb	r3, [r3, #3]
 8009ae0:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8009ae2:	4313      	orrs	r3, r2
 8009ae4:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8009ae6:	68fb      	ldr	r3, [r7, #12]
 8009ae8:	681a      	ldr	r2, [r3, #0]
 8009aea:	697b      	ldr	r3, [r7, #20]
 8009aec:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8009af0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8009af4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8009af6:	68fb      	ldr	r3, [r7, #12]
 8009af8:	681b      	ldr	r3, [r3, #0]
 8009afa:	689a      	ldr	r2, [r3, #8]
 8009afc:	68fb      	ldr	r3, [r7, #12]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8009b04:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8009b06:	68fb      	ldr	r3, [r7, #12]
 8009b08:	681b      	ldr	r3, [r3, #0]
 8009b0a:	6899      	ldr	r1, [r3, #8]
 8009b0c:	68bb      	ldr	r3, [r7, #8]
 8009b0e:	68da      	ldr	r2, [r3, #12]
 8009b10:	68bb      	ldr	r3, [r7, #8]
 8009b12:	691b      	ldr	r3, [r3, #16]
 8009b14:	431a      	orrs	r2, r3
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	430a      	orrs	r2, r1
 8009b1c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009b1e:	68f8      	ldr	r0, [r7, #12]
 8009b20:	f000 f9a0 	bl	8009e64 <RTC_ExitInitMode>
 8009b24:	4603      	mov	r3, r0
 8009b26:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	22ff      	movs	r2, #255	; 0xff
 8009b2e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8009b30:	7cfb      	ldrb	r3, [r7, #19]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d103      	bne.n	8009b3e <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8009b36:	68fb      	ldr	r3, [r7, #12]
 8009b38:	2201      	movs	r2, #1
 8009b3a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	2200      	movs	r2, #0
 8009b42:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009b46:	7cfb      	ldrb	r3, [r7, #19]
}
 8009b48:	4618      	mov	r0, r3
 8009b4a:	371c      	adds	r7, #28
 8009b4c:	46bd      	mov	sp, r7
 8009b4e:	bd90      	pop	{r4, r7, pc}

08009b50 <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8009b50:	b580      	push	{r7, lr}
 8009b52:	b086      	sub	sp, #24
 8009b54:	af00      	add	r7, sp, #0
 8009b56:	60f8      	str	r0, [r7, #12]
 8009b58:	60b9      	str	r1, [r7, #8]
 8009b5a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009b62:	68bb      	ldr	r3, [r7, #8]
 8009b64:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8009b66:	68fb      	ldr	r3, [r7, #12]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	691b      	ldr	r3, [r3, #16]
 8009b6c:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 8009b7e:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8009b82:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 8009b84:	697b      	ldr	r3, [r7, #20]
 8009b86:	0c1b      	lsrs	r3, r3, #16
 8009b88:	b2db      	uxtb	r3, r3
 8009b8a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009b8e:	b2da      	uxtb	r2, r3
 8009b90:	68bb      	ldr	r3, [r7, #8]
 8009b92:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8009b94:	697b      	ldr	r3, [r7, #20]
 8009b96:	0a1b      	lsrs	r3, r3, #8
 8009b98:	b2db      	uxtb	r3, r3
 8009b9a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009b9e:	b2da      	uxtb	r2, r3
 8009ba0:	68bb      	ldr	r3, [r7, #8]
 8009ba2:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 8009ba4:	697b      	ldr	r3, [r7, #20]
 8009ba6:	b2db      	uxtb	r3, r3
 8009ba8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009bac:	b2da      	uxtb	r2, r3
 8009bae:	68bb      	ldr	r3, [r7, #8]
 8009bb0:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 8009bb2:	697b      	ldr	r3, [r7, #20]
 8009bb4:	0d9b      	lsrs	r3, r3, #22
 8009bb6:	b2db      	uxtb	r3, r3
 8009bb8:	f003 0301 	and.w	r3, r3, #1
 8009bbc:	b2da      	uxtb	r2, r3
 8009bbe:	68bb      	ldr	r3, [r7, #8]
 8009bc0:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d11a      	bne.n	8009bfe <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8009bc8:	68bb      	ldr	r3, [r7, #8]
 8009bca:	781b      	ldrb	r3, [r3, #0]
 8009bcc:	4618      	mov	r0, r3
 8009bce:	f000 f9a7 	bl	8009f20 <RTC_Bcd2ToByte>
 8009bd2:	4603      	mov	r3, r0
 8009bd4:	461a      	mov	r2, r3
 8009bd6:	68bb      	ldr	r3, [r7, #8]
 8009bd8:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8009bda:	68bb      	ldr	r3, [r7, #8]
 8009bdc:	785b      	ldrb	r3, [r3, #1]
 8009bde:	4618      	mov	r0, r3
 8009be0:	f000 f99e 	bl	8009f20 <RTC_Bcd2ToByte>
 8009be4:	4603      	mov	r3, r0
 8009be6:	461a      	mov	r2, r3
 8009be8:	68bb      	ldr	r3, [r7, #8]
 8009bea:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8009bec:	68bb      	ldr	r3, [r7, #8]
 8009bee:	789b      	ldrb	r3, [r3, #2]
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f000 f995 	bl	8009f20 <RTC_Bcd2ToByte>
 8009bf6:	4603      	mov	r3, r0
 8009bf8:	461a      	mov	r2, r3
 8009bfa:	68bb      	ldr	r3, [r7, #8]
 8009bfc:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8009bfe:	2300      	movs	r3, #0
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3718      	adds	r7, #24
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009c08:	b590      	push	{r4, r7, lr}
 8009c0a:	b087      	sub	sp, #28
 8009c0c:	af00      	add	r7, sp, #0
 8009c0e:	60f8      	str	r0, [r7, #12]
 8009c10:	60b9      	str	r1, [r7, #8]
 8009c12:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	f893 3020 	ldrb.w	r3, [r3, #32]
 8009c1a:	2b01      	cmp	r3, #1
 8009c1c:	d101      	bne.n	8009c22 <HAL_RTC_SetDate+0x1a>
 8009c1e:	2302      	movs	r3, #2
 8009c20:	e075      	b.n	8009d0e <HAL_RTC_SetDate+0x106>
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	2201      	movs	r2, #1
 8009c26:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	2202      	movs	r2, #2
 8009c2e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	2b00      	cmp	r3, #0
 8009c36:	d10e      	bne.n	8009c56 <HAL_RTC_SetDate+0x4e>
 8009c38:	68bb      	ldr	r3, [r7, #8]
 8009c3a:	785b      	ldrb	r3, [r3, #1]
 8009c3c:	f003 0310 	and.w	r3, r3, #16
 8009c40:	2b00      	cmp	r3, #0
 8009c42:	d008      	beq.n	8009c56 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009c44:	68bb      	ldr	r3, [r7, #8]
 8009c46:	785b      	ldrb	r3, [r3, #1]
 8009c48:	f023 0310 	bic.w	r3, r3, #16
 8009c4c:	b2db      	uxtb	r3, r3
 8009c4e:	330a      	adds	r3, #10
 8009c50:	b2da      	uxtb	r2, r3
 8009c52:	68bb      	ldr	r3, [r7, #8]
 8009c54:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	d11c      	bne.n	8009c96 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8009c5c:	68bb      	ldr	r3, [r7, #8]
 8009c5e:	78db      	ldrb	r3, [r3, #3]
 8009c60:	4618      	mov	r0, r3
 8009c62:	f000 f93d 	bl	8009ee0 <RTC_ByteToBcd2>
 8009c66:	4603      	mov	r3, r0
 8009c68:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	785b      	ldrb	r3, [r3, #1]
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f000 f936 	bl	8009ee0 <RTC_ByteToBcd2>
 8009c74:	4603      	mov	r3, r0
 8009c76:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8009c78:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8009c7a:	68bb      	ldr	r3, [r7, #8]
 8009c7c:	789b      	ldrb	r3, [r3, #2]
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f000 f92e 	bl	8009ee0 <RTC_ByteToBcd2>
 8009c84:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8009c86:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 8009c8a:	68bb      	ldr	r3, [r7, #8]
 8009c8c:	781b      	ldrb	r3, [r3, #0]
 8009c8e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8009c90:	4313      	orrs	r3, r2
 8009c92:	617b      	str	r3, [r7, #20]
 8009c94:	e00e      	b.n	8009cb4 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009c96:	68bb      	ldr	r3, [r7, #8]
 8009c98:	78db      	ldrb	r3, [r3, #3]
 8009c9a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8009c9c:	68bb      	ldr	r3, [r7, #8]
 8009c9e:	785b      	ldrb	r3, [r3, #1]
 8009ca0:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009ca2:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 8009ca4:	68ba      	ldr	r2, [r7, #8]
 8009ca6:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 8009ca8:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 8009caa:	68bb      	ldr	r3, [r7, #8]
 8009cac:	781b      	ldrb	r3, [r3, #0]
 8009cae:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 8009cb0:	4313      	orrs	r3, r2
 8009cb2:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009cb4:	68fb      	ldr	r3, [r7, #12]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	22ca      	movs	r2, #202	; 0xca
 8009cba:	625a      	str	r2, [r3, #36]	; 0x24
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	2253      	movs	r2, #83	; 0x53
 8009cc2:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009cc4:	68f8      	ldr	r0, [r7, #12]
 8009cc6:	f000 f899 	bl	8009dfc <RTC_EnterInitMode>
 8009cca:	4603      	mov	r3, r0
 8009ccc:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8009cce:	7cfb      	ldrb	r3, [r7, #19]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d10c      	bne.n	8009cee <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681a      	ldr	r2, [r3, #0]
 8009cd8:	697b      	ldr	r3, [r7, #20]
 8009cda:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009cde:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009ce2:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8009ce4:	68f8      	ldr	r0, [r7, #12]
 8009ce6:	f000 f8bd 	bl	8009e64 <RTC_ExitInitMode>
 8009cea:	4603      	mov	r3, r0
 8009cec:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	22ff      	movs	r2, #255	; 0xff
 8009cf4:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8009cf6:	7cfb      	ldrb	r3, [r7, #19]
 8009cf8:	2b00      	cmp	r3, #0
 8009cfa:	d103      	bne.n	8009d04 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8009cfc:	68fb      	ldr	r3, [r7, #12]
 8009cfe:	2201      	movs	r2, #1
 8009d00:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8009d04:	68fb      	ldr	r3, [r7, #12]
 8009d06:	2200      	movs	r2, #0
 8009d08:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8009d0c:	7cfb      	ldrb	r3, [r7, #19]
}
 8009d0e:	4618      	mov	r0, r3
 8009d10:	371c      	adds	r7, #28
 8009d12:	46bd      	mov	sp, r7
 8009d14:	bd90      	pop	{r4, r7, pc}

08009d16 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8009d16:	b580      	push	{r7, lr}
 8009d18:	b086      	sub	sp, #24
 8009d1a:	af00      	add	r7, sp, #0
 8009d1c:	60f8      	str	r0, [r7, #12]
 8009d1e:	60b9      	str	r1, [r7, #8]
 8009d20:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8009d22:	68fb      	ldr	r3, [r7, #12]
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	685b      	ldr	r3, [r3, #4]
 8009d28:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8009d2c:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 8009d30:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	0c1b      	lsrs	r3, r3, #16
 8009d36:	b2da      	uxtb	r2, r3
 8009d38:	68bb      	ldr	r3, [r7, #8]
 8009d3a:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8009d3c:	697b      	ldr	r3, [r7, #20]
 8009d3e:	0a1b      	lsrs	r3, r3, #8
 8009d40:	b2db      	uxtb	r3, r3
 8009d42:	f003 031f 	and.w	r3, r3, #31
 8009d46:	b2da      	uxtb	r2, r3
 8009d48:	68bb      	ldr	r3, [r7, #8]
 8009d4a:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 8009d4c:	697b      	ldr	r3, [r7, #20]
 8009d4e:	b2db      	uxtb	r3, r3
 8009d50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009d54:	b2da      	uxtb	r2, r3
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8009d5a:	697b      	ldr	r3, [r7, #20]
 8009d5c:	0b5b      	lsrs	r3, r3, #13
 8009d5e:	b2db      	uxtb	r3, r3
 8009d60:	f003 0307 	and.w	r3, r3, #7
 8009d64:	b2da      	uxtb	r2, r3
 8009d66:	68bb      	ldr	r3, [r7, #8]
 8009d68:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	2b00      	cmp	r3, #0
 8009d6e:	d11a      	bne.n	8009da6 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8009d70:	68bb      	ldr	r3, [r7, #8]
 8009d72:	78db      	ldrb	r3, [r3, #3]
 8009d74:	4618      	mov	r0, r3
 8009d76:	f000 f8d3 	bl	8009f20 <RTC_Bcd2ToByte>
 8009d7a:	4603      	mov	r3, r0
 8009d7c:	461a      	mov	r2, r3
 8009d7e:	68bb      	ldr	r3, [r7, #8]
 8009d80:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	785b      	ldrb	r3, [r3, #1]
 8009d86:	4618      	mov	r0, r3
 8009d88:	f000 f8ca 	bl	8009f20 <RTC_Bcd2ToByte>
 8009d8c:	4603      	mov	r3, r0
 8009d8e:	461a      	mov	r2, r3
 8009d90:	68bb      	ldr	r3, [r7, #8]
 8009d92:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009d94:	68bb      	ldr	r3, [r7, #8]
 8009d96:	789b      	ldrb	r3, [r3, #2]
 8009d98:	4618      	mov	r0, r3
 8009d9a:	f000 f8c1 	bl	8009f20 <RTC_Bcd2ToByte>
 8009d9e:	4603      	mov	r3, r0
 8009da0:	461a      	mov	r2, r3
 8009da2:	68bb      	ldr	r3, [r7, #8]
 8009da4:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 8009da6:	2300      	movs	r3, #0
}
 8009da8:	4618      	mov	r0, r3
 8009daa:	3718      	adds	r7, #24
 8009dac:	46bd      	mov	sp, r7
 8009dae:	bd80      	pop	{r7, pc}

08009db0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009db0:	b580      	push	{r7, lr}
 8009db2:	b084      	sub	sp, #16
 8009db4:	af00      	add	r7, sp, #0
 8009db6:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	68da      	ldr	r2, [r3, #12]
 8009dbe:	687b      	ldr	r3, [r7, #4]
 8009dc0:	681b      	ldr	r3, [r3, #0]
 8009dc2:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8009dc6:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8009dc8:	f7fc f80c 	bl	8005de4 <HAL_GetTick>
 8009dcc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009dce:	e009      	b.n	8009de4 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009dd0:	f7fc f808 	bl	8005de4 <HAL_GetTick>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	1ad3      	subs	r3, r2, r3
 8009dda:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009dde:	d901      	bls.n	8009de4 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8009de0:	2303      	movs	r3, #3
 8009de2:	e007      	b.n	8009df4 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8009de4:	687b      	ldr	r3, [r7, #4]
 8009de6:	681b      	ldr	r3, [r3, #0]
 8009de8:	68db      	ldr	r3, [r3, #12]
 8009dea:	f003 0320 	and.w	r3, r3, #32
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d0ee      	beq.n	8009dd0 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8009df2:	2300      	movs	r3, #0
}
 8009df4:	4618      	mov	r0, r3
 8009df6:	3710      	adds	r7, #16
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	bd80      	pop	{r7, pc}

08009dfc <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8009dfc:	b580      	push	{r7, lr}
 8009dfe:	b084      	sub	sp, #16
 8009e00:	af00      	add	r7, sp, #0
 8009e02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8009e04:	2300      	movs	r3, #0
 8009e06:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681b      	ldr	r3, [r3, #0]
 8009e0c:	68db      	ldr	r3, [r3, #12]
 8009e0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e12:	2b00      	cmp	r3, #0
 8009e14:	d120      	bne.n	8009e58 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e1e:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 8009e20:	f7fb ffe0 	bl	8005de4 <HAL_GetTick>
 8009e24:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009e26:	e00d      	b.n	8009e44 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8009e28:	f7fb ffdc 	bl	8005de4 <HAL_GetTick>
 8009e2c:	4602      	mov	r2, r0
 8009e2e:	68bb      	ldr	r3, [r7, #8]
 8009e30:	1ad3      	subs	r3, r2, r3
 8009e32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009e36:	d905      	bls.n	8009e44 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8009e38:	2303      	movs	r3, #3
 8009e3a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009e3c:	687b      	ldr	r3, [r7, #4]
 8009e3e:	2203      	movs	r2, #3
 8009e40:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	681b      	ldr	r3, [r3, #0]
 8009e48:	68db      	ldr	r3, [r3, #12]
 8009e4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009e4e:	2b00      	cmp	r3, #0
 8009e50:	d102      	bne.n	8009e58 <RTC_EnterInitMode+0x5c>
 8009e52:	7bfb      	ldrb	r3, [r7, #15]
 8009e54:	2b03      	cmp	r3, #3
 8009e56:	d1e7      	bne.n	8009e28 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8009e58:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e5a:	4618      	mov	r0, r3
 8009e5c:	3710      	adds	r7, #16
 8009e5e:	46bd      	mov	sp, r7
 8009e60:	bd80      	pop	{r7, pc}
	...

08009e64 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8009e64:	b580      	push	{r7, lr}
 8009e66:	b084      	sub	sp, #16
 8009e68:	af00      	add	r7, sp, #0
 8009e6a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009e6c:	2300      	movs	r3, #0
 8009e6e:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 8009e70:	4b1a      	ldr	r3, [pc, #104]	; (8009edc <RTC_ExitInitMode+0x78>)
 8009e72:	68db      	ldr	r3, [r3, #12]
 8009e74:	4a19      	ldr	r2, [pc, #100]	; (8009edc <RTC_ExitInitMode+0x78>)
 8009e76:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8009e7a:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8009e7c:	4b17      	ldr	r3, [pc, #92]	; (8009edc <RTC_ExitInitMode+0x78>)
 8009e7e:	689b      	ldr	r3, [r3, #8]
 8009e80:	f003 0320 	and.w	r3, r3, #32
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	d10c      	bne.n	8009ea2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009e88:	6878      	ldr	r0, [r7, #4]
 8009e8a:	f7ff ff91 	bl	8009db0 <HAL_RTC_WaitForSynchro>
 8009e8e:	4603      	mov	r3, r0
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d01e      	beq.n	8009ed2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	2203      	movs	r2, #3
 8009e98:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8009e9c:	2303      	movs	r3, #3
 8009e9e:	73fb      	strb	r3, [r7, #15]
 8009ea0:	e017      	b.n	8009ed2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009ea2:	4b0e      	ldr	r3, [pc, #56]	; (8009edc <RTC_ExitInitMode+0x78>)
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	4a0d      	ldr	r2, [pc, #52]	; (8009edc <RTC_ExitInitMode+0x78>)
 8009ea8:	f023 0320 	bic.w	r3, r3, #32
 8009eac:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009eae:	6878      	ldr	r0, [r7, #4]
 8009eb0:	f7ff ff7e 	bl	8009db0 <HAL_RTC_WaitForSynchro>
 8009eb4:	4603      	mov	r3, r0
 8009eb6:	2b00      	cmp	r3, #0
 8009eb8:	d005      	beq.n	8009ec6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	2203      	movs	r2, #3
 8009ebe:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8009ec2:	2303      	movs	r3, #3
 8009ec4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8009ec6:	4b05      	ldr	r3, [pc, #20]	; (8009edc <RTC_ExitInitMode+0x78>)
 8009ec8:	689b      	ldr	r3, [r3, #8]
 8009eca:	4a04      	ldr	r2, [pc, #16]	; (8009edc <RTC_ExitInitMode+0x78>)
 8009ecc:	f043 0320 	orr.w	r3, r3, #32
 8009ed0:	6093      	str	r3, [r2, #8]
  }

  return status;
 8009ed2:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ed4:	4618      	mov	r0, r3
 8009ed6:	3710      	adds	r7, #16
 8009ed8:	46bd      	mov	sp, r7
 8009eda:	bd80      	pop	{r7, pc}
 8009edc:	40002800 	.word	0x40002800

08009ee0 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8009ee0:	b480      	push	{r7}
 8009ee2:	b085      	sub	sp, #20
 8009ee4:	af00      	add	r7, sp, #0
 8009ee6:	4603      	mov	r3, r0
 8009ee8:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009eea:	2300      	movs	r3, #0
 8009eec:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 8009eee:	79fb      	ldrb	r3, [r7, #7]
 8009ef0:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8009ef2:	e005      	b.n	8009f00 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	3301      	adds	r3, #1
 8009ef8:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8009efa:	7afb      	ldrb	r3, [r7, #11]
 8009efc:	3b0a      	subs	r3, #10
 8009efe:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8009f00:	7afb      	ldrb	r3, [r7, #11]
 8009f02:	2b09      	cmp	r3, #9
 8009f04:	d8f6      	bhi.n	8009ef4 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	b2db      	uxtb	r3, r3
 8009f0a:	011b      	lsls	r3, r3, #4
 8009f0c:	b2da      	uxtb	r2, r3
 8009f0e:	7afb      	ldrb	r3, [r7, #11]
 8009f10:	4313      	orrs	r3, r2
 8009f12:	b2db      	uxtb	r3, r3
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	3714      	adds	r7, #20
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f1e:	4770      	bx	lr

08009f20 <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b085      	sub	sp, #20
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	4603      	mov	r3, r0
 8009f28:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8009f2a:	79fb      	ldrb	r3, [r7, #7]
 8009f2c:	091b      	lsrs	r3, r3, #4
 8009f2e:	b2db      	uxtb	r3, r3
 8009f30:	461a      	mov	r2, r3
 8009f32:	0092      	lsls	r2, r2, #2
 8009f34:	4413      	add	r3, r2
 8009f36:	005b      	lsls	r3, r3, #1
 8009f38:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8009f3a:	79fb      	ldrb	r3, [r7, #7]
 8009f3c:	f003 030f 	and.w	r3, r3, #15
 8009f40:	b2da      	uxtb	r2, r3
 8009f42:	7bfb      	ldrb	r3, [r7, #15]
 8009f44:	4413      	add	r3, r2
 8009f46:	b2db      	uxtb	r3, r3
}
 8009f48:	4618      	mov	r0, r3
 8009f4a:	3714      	adds	r7, #20
 8009f4c:	46bd      	mov	sp, r7
 8009f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f52:	4770      	bx	lr

08009f54 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009f54:	b580      	push	{r7, lr}
 8009f56:	b084      	sub	sp, #16
 8009f58:	af00      	add	r7, sp, #0
 8009f5a:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2b00      	cmp	r3, #0
 8009f60:	d101      	bne.n	8009f66 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009f62:	2301      	movs	r3, #1
 8009f64:	e095      	b.n	800a092 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d108      	bne.n	8009f80 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	685b      	ldr	r3, [r3, #4]
 8009f72:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009f76:	d009      	beq.n	8009f8c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	61da      	str	r2, [r3, #28]
 8009f7e:	e005      	b.n	8009f8c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2200      	movs	r2, #0
 8009f84:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	2200      	movs	r2, #0
 8009f8a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2200      	movs	r2, #0
 8009f90:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d106      	bne.n	8009fac <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	2200      	movs	r2, #0
 8009fa2:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009fa6:	6878      	ldr	r0, [r7, #4]
 8009fa8:	f7fa fdea 	bl	8004b80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	2202      	movs	r2, #2
 8009fb0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	681a      	ldr	r2, [r3, #0]
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	681b      	ldr	r3, [r3, #0]
 8009fbe:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009fc2:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	68db      	ldr	r3, [r3, #12]
 8009fc8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009fcc:	d902      	bls.n	8009fd4 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009fce:	2300      	movs	r3, #0
 8009fd0:	60fb      	str	r3, [r7, #12]
 8009fd2:	e002      	b.n	8009fda <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009fd4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009fd8:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8009fda:	687b      	ldr	r3, [r7, #4]
 8009fdc:	68db      	ldr	r3, [r3, #12]
 8009fde:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8009fe2:	d007      	beq.n	8009ff4 <HAL_SPI_Init+0xa0>
 8009fe4:	687b      	ldr	r3, [r7, #4]
 8009fe6:	68db      	ldr	r3, [r3, #12]
 8009fe8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8009fec:	d002      	beq.n	8009ff4 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009fee:	687b      	ldr	r3, [r7, #4]
 8009ff0:	2200      	movs	r2, #0
 8009ff2:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	685b      	ldr	r3, [r3, #4]
 8009ff8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	689b      	ldr	r3, [r3, #8]
 800a000:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800a004:	431a      	orrs	r2, r3
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	691b      	ldr	r3, [r3, #16]
 800a00a:	f003 0302 	and.w	r3, r3, #2
 800a00e:	431a      	orrs	r2, r3
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	695b      	ldr	r3, [r3, #20]
 800a014:	f003 0301 	and.w	r3, r3, #1
 800a018:	431a      	orrs	r2, r3
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	699b      	ldr	r3, [r3, #24]
 800a01e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a022:	431a      	orrs	r2, r3
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	69db      	ldr	r3, [r3, #28]
 800a028:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800a02c:	431a      	orrs	r2, r3
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	6a1b      	ldr	r3, [r3, #32]
 800a032:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a036:	ea42 0103 	orr.w	r1, r2, r3
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a03e:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	681b      	ldr	r3, [r3, #0]
 800a046:	430a      	orrs	r2, r1
 800a048:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	699b      	ldr	r3, [r3, #24]
 800a04e:	0c1b      	lsrs	r3, r3, #16
 800a050:	f003 0204 	and.w	r2, r3, #4
 800a054:	687b      	ldr	r3, [r7, #4]
 800a056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a058:	f003 0310 	and.w	r3, r3, #16
 800a05c:	431a      	orrs	r2, r3
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a062:	f003 0308 	and.w	r3, r3, #8
 800a066:	431a      	orrs	r2, r3
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	68db      	ldr	r3, [r3, #12]
 800a06c:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800a070:	ea42 0103 	orr.w	r1, r2, r3
 800a074:	68fb      	ldr	r3, [r7, #12]
 800a076:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 800a07a:	687b      	ldr	r3, [r7, #4]
 800a07c:	681b      	ldr	r3, [r3, #0]
 800a07e:	430a      	orrs	r2, r1
 800a080:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	2200      	movs	r2, #0
 800a086:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2201      	movs	r2, #1
 800a08c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 800a090:	2300      	movs	r3, #0
}
 800a092:	4618      	mov	r0, r3
 800a094:	3710      	adds	r7, #16
 800a096:	46bd      	mov	sp, r7
 800a098:	bd80      	pop	{r7, pc}

0800a09a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a09a:	b580      	push	{r7, lr}
 800a09c:	b088      	sub	sp, #32
 800a09e:	af00      	add	r7, sp, #0
 800a0a0:	60f8      	str	r0, [r7, #12]
 800a0a2:	60b9      	str	r1, [r7, #8]
 800a0a4:	603b      	str	r3, [r7, #0]
 800a0a6:	4613      	mov	r3, r2
 800a0a8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a0aa:	2300      	movs	r3, #0
 800a0ac:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a0ae:	68fb      	ldr	r3, [r7, #12]
 800a0b0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a0b4:	2b01      	cmp	r3, #1
 800a0b6:	d101      	bne.n	800a0bc <HAL_SPI_Transmit+0x22>
 800a0b8:	2302      	movs	r3, #2
 800a0ba:	e158      	b.n	800a36e <HAL_SPI_Transmit+0x2d4>
 800a0bc:	68fb      	ldr	r3, [r7, #12]
 800a0be:	2201      	movs	r2, #1
 800a0c0:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a0c4:	f7fb fe8e 	bl	8005de4 <HAL_GetTick>
 800a0c8:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800a0ca:	88fb      	ldrh	r3, [r7, #6]
 800a0cc:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a0d4:	b2db      	uxtb	r3, r3
 800a0d6:	2b01      	cmp	r3, #1
 800a0d8:	d002      	beq.n	800a0e0 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800a0da:	2302      	movs	r3, #2
 800a0dc:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a0de:	e13d      	b.n	800a35c <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 800a0e0:	68bb      	ldr	r3, [r7, #8]
 800a0e2:	2b00      	cmp	r3, #0
 800a0e4:	d002      	beq.n	800a0ec <HAL_SPI_Transmit+0x52>
 800a0e6:	88fb      	ldrh	r3, [r7, #6]
 800a0e8:	2b00      	cmp	r3, #0
 800a0ea:	d102      	bne.n	800a0f2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 800a0f0:	e134      	b.n	800a35c <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a0f2:	68fb      	ldr	r3, [r7, #12]
 800a0f4:	2203      	movs	r2, #3
 800a0f6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2200      	movs	r2, #0
 800a0fe:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800a100:	68fb      	ldr	r3, [r7, #12]
 800a102:	68ba      	ldr	r2, [r7, #8]
 800a104:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800a106:	68fb      	ldr	r3, [r7, #12]
 800a108:	88fa      	ldrh	r2, [r7, #6]
 800a10a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800a10c:	68fb      	ldr	r3, [r7, #12]
 800a10e:	88fa      	ldrh	r2, [r7, #6]
 800a110:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a112:	68fb      	ldr	r3, [r7, #12]
 800a114:	2200      	movs	r2, #0
 800a116:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 800a118:	68fb      	ldr	r3, [r7, #12]
 800a11a:	2200      	movs	r2, #0
 800a11c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800a120:	68fb      	ldr	r3, [r7, #12]
 800a122:	2200      	movs	r2, #0
 800a124:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 800a128:	68fb      	ldr	r3, [r7, #12]
 800a12a:	2200      	movs	r2, #0
 800a12c:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800a12e:	68fb      	ldr	r3, [r7, #12]
 800a130:	2200      	movs	r2, #0
 800a132:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a134:	68fb      	ldr	r3, [r7, #12]
 800a136:	689b      	ldr	r3, [r3, #8]
 800a138:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a13c:	d10f      	bne.n	800a15e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a13e:	68fb      	ldr	r3, [r7, #12]
 800a140:	681b      	ldr	r3, [r3, #0]
 800a142:	681a      	ldr	r2, [r3, #0]
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a14c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a14e:	68fb      	ldr	r3, [r7, #12]
 800a150:	681b      	ldr	r3, [r3, #0]
 800a152:	681a      	ldr	r2, [r3, #0]
 800a154:	68fb      	ldr	r3, [r7, #12]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a15c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a15e:	68fb      	ldr	r3, [r7, #12]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	681b      	ldr	r3, [r3, #0]
 800a164:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a168:	2b40      	cmp	r3, #64	; 0x40
 800a16a:	d007      	beq.n	800a17c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	681b      	ldr	r3, [r3, #0]
 800a170:	681a      	ldr	r2, [r3, #0]
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a17a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	68db      	ldr	r3, [r3, #12]
 800a180:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a184:	d94b      	bls.n	800a21e <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	685b      	ldr	r3, [r3, #4]
 800a18a:	2b00      	cmp	r3, #0
 800a18c:	d002      	beq.n	800a194 <HAL_SPI_Transmit+0xfa>
 800a18e:	8afb      	ldrh	r3, [r7, #22]
 800a190:	2b01      	cmp	r3, #1
 800a192:	d13e      	bne.n	800a212 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a198:	881a      	ldrh	r2, [r3, #0]
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	681b      	ldr	r3, [r3, #0]
 800a19e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1a4:	1c9a      	adds	r2, r3, #2
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a1aa:	68fb      	ldr	r3, [r7, #12]
 800a1ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1ae:	b29b      	uxth	r3, r3
 800a1b0:	3b01      	subs	r3, #1
 800a1b2:	b29a      	uxth	r2, r3
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800a1b8:	e02b      	b.n	800a212 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a1ba:	68fb      	ldr	r3, [r7, #12]
 800a1bc:	681b      	ldr	r3, [r3, #0]
 800a1be:	689b      	ldr	r3, [r3, #8]
 800a1c0:	f003 0302 	and.w	r3, r3, #2
 800a1c4:	2b02      	cmp	r3, #2
 800a1c6:	d112      	bne.n	800a1ee <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1cc:	881a      	ldrh	r2, [r3, #0]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a1d4:	68fb      	ldr	r3, [r7, #12]
 800a1d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a1d8:	1c9a      	adds	r2, r3, #2
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a1e2:	b29b      	uxth	r3, r3
 800a1e4:	3b01      	subs	r3, #1
 800a1e6:	b29a      	uxth	r2, r3
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a1ec:	e011      	b.n	800a212 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a1ee:	f7fb fdf9 	bl	8005de4 <HAL_GetTick>
 800a1f2:	4602      	mov	r2, r0
 800a1f4:	69bb      	ldr	r3, [r7, #24]
 800a1f6:	1ad3      	subs	r3, r2, r3
 800a1f8:	683a      	ldr	r2, [r7, #0]
 800a1fa:	429a      	cmp	r2, r3
 800a1fc:	d803      	bhi.n	800a206 <HAL_SPI_Transmit+0x16c>
 800a1fe:	683b      	ldr	r3, [r7, #0]
 800a200:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a204:	d102      	bne.n	800a20c <HAL_SPI_Transmit+0x172>
 800a206:	683b      	ldr	r3, [r7, #0]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d102      	bne.n	800a212 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 800a20c:	2303      	movs	r3, #3
 800a20e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a210:	e0a4      	b.n	800a35c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a216:	b29b      	uxth	r3, r3
 800a218:	2b00      	cmp	r3, #0
 800a21a:	d1ce      	bne.n	800a1ba <HAL_SPI_Transmit+0x120>
 800a21c:	e07c      	b.n	800a318 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a21e:	68fb      	ldr	r3, [r7, #12]
 800a220:	685b      	ldr	r3, [r3, #4]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d002      	beq.n	800a22c <HAL_SPI_Transmit+0x192>
 800a226:	8afb      	ldrh	r3, [r7, #22]
 800a228:	2b01      	cmp	r3, #1
 800a22a:	d170      	bne.n	800a30e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a230:	b29b      	uxth	r3, r3
 800a232:	2b01      	cmp	r3, #1
 800a234:	d912      	bls.n	800a25c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a23a:	881a      	ldrh	r2, [r3, #0]
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a246:	1c9a      	adds	r2, r3, #2
 800a248:	68fb      	ldr	r3, [r7, #12]
 800a24a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a250:	b29b      	uxth	r3, r3
 800a252:	3b02      	subs	r3, #2
 800a254:	b29a      	uxth	r2, r3
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a25a:	e058      	b.n	800a30e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a25c:	68fb      	ldr	r3, [r7, #12]
 800a25e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	330c      	adds	r3, #12
 800a266:	7812      	ldrb	r2, [r2, #0]
 800a268:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800a26a:	68fb      	ldr	r3, [r7, #12]
 800a26c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a26e:	1c5a      	adds	r2, r3, #1
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a278:	b29b      	uxth	r3, r3
 800a27a:	3b01      	subs	r3, #1
 800a27c:	b29a      	uxth	r2, r3
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800a282:	e044      	b.n	800a30e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a284:	68fb      	ldr	r3, [r7, #12]
 800a286:	681b      	ldr	r3, [r3, #0]
 800a288:	689b      	ldr	r3, [r3, #8]
 800a28a:	f003 0302 	and.w	r3, r3, #2
 800a28e:	2b02      	cmp	r3, #2
 800a290:	d12b      	bne.n	800a2ea <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800a292:	68fb      	ldr	r3, [r7, #12]
 800a294:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a296:	b29b      	uxth	r3, r3
 800a298:	2b01      	cmp	r3, #1
 800a29a:	d912      	bls.n	800a2c2 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2a0:	881a      	ldrh	r2, [r3, #0]
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2ac:	1c9a      	adds	r2, r3, #2
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800a2b2:	68fb      	ldr	r3, [r7, #12]
 800a2b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a2b6:	b29b      	uxth	r3, r3
 800a2b8:	3b02      	subs	r3, #2
 800a2ba:	b29a      	uxth	r2, r3
 800a2bc:	68fb      	ldr	r3, [r7, #12]
 800a2be:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a2c0:	e025      	b.n	800a30e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	681b      	ldr	r3, [r3, #0]
 800a2ca:	330c      	adds	r3, #12
 800a2cc:	7812      	ldrb	r2, [r2, #0]
 800a2ce:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a2d4:	1c5a      	adds	r2, r3, #1
 800a2d6:	68fb      	ldr	r3, [r7, #12]
 800a2d8:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800a2da:	68fb      	ldr	r3, [r7, #12]
 800a2dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a2de:	b29b      	uxth	r3, r3
 800a2e0:	3b01      	subs	r3, #1
 800a2e2:	b29a      	uxth	r2, r3
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a2e8:	e011      	b.n	800a30e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a2ea:	f7fb fd7b 	bl	8005de4 <HAL_GetTick>
 800a2ee:	4602      	mov	r2, r0
 800a2f0:	69bb      	ldr	r3, [r7, #24]
 800a2f2:	1ad3      	subs	r3, r2, r3
 800a2f4:	683a      	ldr	r2, [r7, #0]
 800a2f6:	429a      	cmp	r2, r3
 800a2f8:	d803      	bhi.n	800a302 <HAL_SPI_Transmit+0x268>
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a300:	d102      	bne.n	800a308 <HAL_SPI_Transmit+0x26e>
 800a302:	683b      	ldr	r3, [r7, #0]
 800a304:	2b00      	cmp	r3, #0
 800a306:	d102      	bne.n	800a30e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 800a308:	2303      	movs	r3, #3
 800a30a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800a30c:	e026      	b.n	800a35c <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a312:	b29b      	uxth	r3, r3
 800a314:	2b00      	cmp	r3, #0
 800a316:	d1b5      	bne.n	800a284 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a318:	69ba      	ldr	r2, [r7, #24]
 800a31a:	6839      	ldr	r1, [r7, #0]
 800a31c:	68f8      	ldr	r0, [r7, #12]
 800a31e:	f001 f9dd 	bl	800b6dc <SPI_EndRxTxTransaction>
 800a322:	4603      	mov	r3, r0
 800a324:	2b00      	cmp	r3, #0
 800a326:	d002      	beq.n	800a32e <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a328:	68fb      	ldr	r3, [r7, #12]
 800a32a:	2220      	movs	r2, #32
 800a32c:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	689b      	ldr	r3, [r3, #8]
 800a332:	2b00      	cmp	r3, #0
 800a334:	d10a      	bne.n	800a34c <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a336:	2300      	movs	r3, #0
 800a338:	613b      	str	r3, [r7, #16]
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	68db      	ldr	r3, [r3, #12]
 800a340:	613b      	str	r3, [r7, #16]
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	681b      	ldr	r3, [r3, #0]
 800a346:	689b      	ldr	r3, [r3, #8]
 800a348:	613b      	str	r3, [r7, #16]
 800a34a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a34c:	68fb      	ldr	r3, [r7, #12]
 800a34e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a350:	2b00      	cmp	r3, #0
 800a352:	d002      	beq.n	800a35a <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 800a354:	2301      	movs	r3, #1
 800a356:	77fb      	strb	r3, [r7, #31]
 800a358:	e000      	b.n	800a35c <HAL_SPI_Transmit+0x2c2>
  }

error:
 800a35a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	2201      	movs	r2, #1
 800a360:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a364:	68fb      	ldr	r3, [r7, #12]
 800a366:	2200      	movs	r2, #0
 800a368:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a36c:	7ffb      	ldrb	r3, [r7, #31]
}
 800a36e:	4618      	mov	r0, r3
 800a370:	3720      	adds	r7, #32
 800a372:	46bd      	mov	sp, r7
 800a374:	bd80      	pop	{r7, pc}

0800a376 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a376:	b580      	push	{r7, lr}
 800a378:	b088      	sub	sp, #32
 800a37a:	af02      	add	r7, sp, #8
 800a37c:	60f8      	str	r0, [r7, #12]
 800a37e:	60b9      	str	r1, [r7, #8]
 800a380:	603b      	str	r3, [r7, #0]
 800a382:	4613      	mov	r3, r2
 800a384:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800a386:	2300      	movs	r3, #0
 800a388:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800a38a:	68fb      	ldr	r3, [r7, #12]
 800a38c:	685b      	ldr	r3, [r3, #4]
 800a38e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a392:	d112      	bne.n	800a3ba <HAL_SPI_Receive+0x44>
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	689b      	ldr	r3, [r3, #8]
 800a398:	2b00      	cmp	r3, #0
 800a39a:	d10e      	bne.n	800a3ba <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	2204      	movs	r2, #4
 800a3a0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800a3a4:	88fa      	ldrh	r2, [r7, #6]
 800a3a6:	683b      	ldr	r3, [r7, #0]
 800a3a8:	9300      	str	r3, [sp, #0]
 800a3aa:	4613      	mov	r3, r2
 800a3ac:	68ba      	ldr	r2, [r7, #8]
 800a3ae:	68b9      	ldr	r1, [r7, #8]
 800a3b0:	68f8      	ldr	r0, [r7, #12]
 800a3b2:	f000 f910 	bl	800a5d6 <HAL_SPI_TransmitReceive>
 800a3b6:	4603      	mov	r3, r0
 800a3b8:	e109      	b.n	800a5ce <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a3c0:	2b01      	cmp	r3, #1
 800a3c2:	d101      	bne.n	800a3c8 <HAL_SPI_Receive+0x52>
 800a3c4:	2302      	movs	r3, #2
 800a3c6:	e102      	b.n	800a5ce <HAL_SPI_Receive+0x258>
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	2201      	movs	r2, #1
 800a3cc:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a3d0:	f7fb fd08 	bl	8005de4 <HAL_GetTick>
 800a3d4:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a3dc:	b2db      	uxtb	r3, r3
 800a3de:	2b01      	cmp	r3, #1
 800a3e0:	d002      	beq.n	800a3e8 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800a3e2:	2302      	movs	r3, #2
 800a3e4:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a3e6:	e0e9      	b.n	800a5bc <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 800a3e8:	68bb      	ldr	r3, [r7, #8]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d002      	beq.n	800a3f4 <HAL_SPI_Receive+0x7e>
 800a3ee:	88fb      	ldrh	r3, [r7, #6]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d102      	bne.n	800a3fa <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800a3f4:	2301      	movs	r3, #1
 800a3f6:	75fb      	strb	r3, [r7, #23]
    goto error;
 800a3f8:	e0e0      	b.n	800a5bc <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	2204      	movs	r2, #4
 800a3fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	2200      	movs	r2, #0
 800a406:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800a408:	68fb      	ldr	r3, [r7, #12]
 800a40a:	68ba      	ldr	r2, [r7, #8]
 800a40c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800a40e:	68fb      	ldr	r3, [r7, #12]
 800a410:	88fa      	ldrh	r2, [r7, #6]
 800a412:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800a416:	68fb      	ldr	r3, [r7, #12]
 800a418:	88fa      	ldrh	r2, [r7, #6]
 800a41a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	2200      	movs	r2, #0
 800a422:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 800a424:	68fb      	ldr	r3, [r7, #12]
 800a426:	2200      	movs	r2, #0
 800a428:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	2200      	movs	r2, #0
 800a42e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	2200      	movs	r2, #0
 800a434:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800a436:	68fb      	ldr	r3, [r7, #12]
 800a438:	2200      	movs	r2, #0
 800a43a:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a43c:	68fb      	ldr	r3, [r7, #12]
 800a43e:	68db      	ldr	r3, [r3, #12]
 800a440:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a444:	d908      	bls.n	800a458 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a446:	68fb      	ldr	r3, [r7, #12]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	685a      	ldr	r2, [r3, #4]
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a454:	605a      	str	r2, [r3, #4]
 800a456:	e007      	b.n	800a468 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	685a      	ldr	r2, [r3, #4]
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a466:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	689b      	ldr	r3, [r3, #8]
 800a46c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a470:	d10f      	bne.n	800a492 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	681a      	ldr	r2, [r3, #0]
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800a480:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	681a      	ldr	r2, [r3, #0]
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800a490:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a492:	68fb      	ldr	r3, [r7, #12]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a49c:	2b40      	cmp	r3, #64	; 0x40
 800a49e:	d007      	beq.n	800a4b0 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	681a      	ldr	r2, [r3, #0]
 800a4a6:	68fb      	ldr	r3, [r7, #12]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a4ae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	68db      	ldr	r3, [r3, #12]
 800a4b4:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a4b8:	d867      	bhi.n	800a58a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800a4ba:	e030      	b.n	800a51e <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	689b      	ldr	r3, [r3, #8]
 800a4c2:	f003 0301 	and.w	r3, r3, #1
 800a4c6:	2b01      	cmp	r3, #1
 800a4c8:	d117      	bne.n	800a4fa <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a4ca:	68fb      	ldr	r3, [r7, #12]
 800a4cc:	681b      	ldr	r3, [r3, #0]
 800a4ce:	f103 020c 	add.w	r2, r3, #12
 800a4d2:	68fb      	ldr	r3, [r7, #12]
 800a4d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4d6:	7812      	ldrb	r2, [r2, #0]
 800a4d8:	b2d2      	uxtb	r2, r2
 800a4da:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a4e0:	1c5a      	adds	r2, r3, #1
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800a4e6:	68fb      	ldr	r3, [r7, #12]
 800a4e8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a4ec:	b29b      	uxth	r3, r3
 800a4ee:	3b01      	subs	r3, #1
 800a4f0:	b29a      	uxth	r2, r3
 800a4f2:	68fb      	ldr	r3, [r7, #12]
 800a4f4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800a4f8:	e011      	b.n	800a51e <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a4fa:	f7fb fc73 	bl	8005de4 <HAL_GetTick>
 800a4fe:	4602      	mov	r2, r0
 800a500:	693b      	ldr	r3, [r7, #16]
 800a502:	1ad3      	subs	r3, r2, r3
 800a504:	683a      	ldr	r2, [r7, #0]
 800a506:	429a      	cmp	r2, r3
 800a508:	d803      	bhi.n	800a512 <HAL_SPI_Receive+0x19c>
 800a50a:	683b      	ldr	r3, [r7, #0]
 800a50c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a510:	d102      	bne.n	800a518 <HAL_SPI_Receive+0x1a2>
 800a512:	683b      	ldr	r3, [r7, #0]
 800a514:	2b00      	cmp	r3, #0
 800a516:	d102      	bne.n	800a51e <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 800a518:	2303      	movs	r3, #3
 800a51a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a51c:	e04e      	b.n	800a5bc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800a51e:	68fb      	ldr	r3, [r7, #12]
 800a520:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a524:	b29b      	uxth	r3, r3
 800a526:	2b00      	cmp	r3, #0
 800a528:	d1c8      	bne.n	800a4bc <HAL_SPI_Receive+0x146>
 800a52a:	e034      	b.n	800a596 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800a52c:	68fb      	ldr	r3, [r7, #12]
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	689b      	ldr	r3, [r3, #8]
 800a532:	f003 0301 	and.w	r3, r3, #1
 800a536:	2b01      	cmp	r3, #1
 800a538:	d115      	bne.n	800a566 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a53a:	68fb      	ldr	r3, [r7, #12]
 800a53c:	681b      	ldr	r3, [r3, #0]
 800a53e:	68da      	ldr	r2, [r3, #12]
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a544:	b292      	uxth	r2, r2
 800a546:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a548:	68fb      	ldr	r3, [r7, #12]
 800a54a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a54c:	1c9a      	adds	r2, r3, #2
 800a54e:	68fb      	ldr	r3, [r7, #12]
 800a550:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800a552:	68fb      	ldr	r3, [r7, #12]
 800a554:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a558:	b29b      	uxth	r3, r3
 800a55a:	3b01      	subs	r3, #1
 800a55c:	b29a      	uxth	r2, r3
 800a55e:	68fb      	ldr	r3, [r7, #12]
 800a560:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800a564:	e011      	b.n	800a58a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a566:	f7fb fc3d 	bl	8005de4 <HAL_GetTick>
 800a56a:	4602      	mov	r2, r0
 800a56c:	693b      	ldr	r3, [r7, #16]
 800a56e:	1ad3      	subs	r3, r2, r3
 800a570:	683a      	ldr	r2, [r7, #0]
 800a572:	429a      	cmp	r2, r3
 800a574:	d803      	bhi.n	800a57e <HAL_SPI_Receive+0x208>
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a57c:	d102      	bne.n	800a584 <HAL_SPI_Receive+0x20e>
 800a57e:	683b      	ldr	r3, [r7, #0]
 800a580:	2b00      	cmp	r3, #0
 800a582:	d102      	bne.n	800a58a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 800a584:	2303      	movs	r3, #3
 800a586:	75fb      	strb	r3, [r7, #23]
          goto error;
 800a588:	e018      	b.n	800a5bc <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a590:	b29b      	uxth	r3, r3
 800a592:	2b00      	cmp	r3, #0
 800a594:	d1ca      	bne.n	800a52c <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a596:	693a      	ldr	r2, [r7, #16]
 800a598:	6839      	ldr	r1, [r7, #0]
 800a59a:	68f8      	ldr	r0, [r7, #12]
 800a59c:	f001 f846 	bl	800b62c <SPI_EndRxTransaction>
 800a5a0:	4603      	mov	r3, r0
 800a5a2:	2b00      	cmp	r3, #0
 800a5a4:	d002      	beq.n	800a5ac <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a5a6:	68fb      	ldr	r3, [r7, #12]
 800a5a8:	2220      	movs	r2, #32
 800a5aa:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d002      	beq.n	800a5ba <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	75fb      	strb	r3, [r7, #23]
 800a5b8:	e000      	b.n	800a5bc <HAL_SPI_Receive+0x246>
  }

error :
 800a5ba:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a5bc:	68fb      	ldr	r3, [r7, #12]
 800a5be:	2201      	movs	r2, #1
 800a5c0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800a5c4:	68fb      	ldr	r3, [r7, #12]
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a5cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800a5ce:	4618      	mov	r0, r3
 800a5d0:	3718      	adds	r7, #24
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	bd80      	pop	{r7, pc}

0800a5d6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800a5d6:	b580      	push	{r7, lr}
 800a5d8:	b08a      	sub	sp, #40	; 0x28
 800a5da:	af00      	add	r7, sp, #0
 800a5dc:	60f8      	str	r0, [r7, #12]
 800a5de:	60b9      	str	r1, [r7, #8]
 800a5e0:	607a      	str	r2, [r7, #4]
 800a5e2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800a5e4:	2301      	movs	r3, #1
 800a5e6:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800a5e8:	2300      	movs	r3, #0
 800a5ea:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800a5f4:	2b01      	cmp	r3, #1
 800a5f6:	d101      	bne.n	800a5fc <HAL_SPI_TransmitReceive+0x26>
 800a5f8:	2302      	movs	r3, #2
 800a5fa:	e1fb      	b.n	800a9f4 <HAL_SPI_TransmitReceive+0x41e>
 800a5fc:	68fb      	ldr	r3, [r7, #12]
 800a5fe:	2201      	movs	r2, #1
 800a600:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a604:	f7fb fbee 	bl	8005de4 <HAL_GetTick>
 800a608:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800a60a:	68fb      	ldr	r3, [r7, #12]
 800a60c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a610:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 800a612:	68fb      	ldr	r3, [r7, #12]
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 800a618:	887b      	ldrh	r3, [r7, #2]
 800a61a:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 800a61c:	887b      	ldrh	r3, [r7, #2]
 800a61e:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800a620:	7efb      	ldrb	r3, [r7, #27]
 800a622:	2b01      	cmp	r3, #1
 800a624:	d00e      	beq.n	800a644 <HAL_SPI_TransmitReceive+0x6e>
 800a626:	697b      	ldr	r3, [r7, #20]
 800a628:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800a62c:	d106      	bne.n	800a63c <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800a62e:	68fb      	ldr	r3, [r7, #12]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	2b00      	cmp	r3, #0
 800a634:	d102      	bne.n	800a63c <HAL_SPI_TransmitReceive+0x66>
 800a636:	7efb      	ldrb	r3, [r7, #27]
 800a638:	2b04      	cmp	r3, #4
 800a63a:	d003      	beq.n	800a644 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 800a63c:	2302      	movs	r3, #2
 800a63e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800a642:	e1cd      	b.n	800a9e0 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800a644:	68bb      	ldr	r3, [r7, #8]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d005      	beq.n	800a656 <HAL_SPI_TransmitReceive+0x80>
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	2b00      	cmp	r3, #0
 800a64e:	d002      	beq.n	800a656 <HAL_SPI_TransmitReceive+0x80>
 800a650:	887b      	ldrh	r3, [r7, #2]
 800a652:	2b00      	cmp	r3, #0
 800a654:	d103      	bne.n	800a65e <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 800a656:	2301      	movs	r3, #1
 800a658:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 800a65c:	e1c0      	b.n	800a9e0 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800a664:	b2db      	uxtb	r3, r3
 800a666:	2b04      	cmp	r3, #4
 800a668:	d003      	beq.n	800a672 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800a66a:	68fb      	ldr	r3, [r7, #12]
 800a66c:	2205      	movs	r2, #5
 800a66e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a672:	68fb      	ldr	r3, [r7, #12]
 800a674:	2200      	movs	r2, #0
 800a676:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	687a      	ldr	r2, [r7, #4]
 800a67c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	887a      	ldrh	r2, [r7, #2]
 800a682:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 800a686:	68fb      	ldr	r3, [r7, #12]
 800a688:	887a      	ldrh	r2, [r7, #2]
 800a68a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	68ba      	ldr	r2, [r7, #8]
 800a692:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 800a694:	68fb      	ldr	r3, [r7, #12]
 800a696:	887a      	ldrh	r2, [r7, #2]
 800a698:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800a69a:	68fb      	ldr	r3, [r7, #12]
 800a69c:	887a      	ldrh	r2, [r7, #2]
 800a69e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	2200      	movs	r2, #0
 800a6a4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	2200      	movs	r2, #0
 800a6aa:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800a6ac:	68fb      	ldr	r3, [r7, #12]
 800a6ae:	68db      	ldr	r3, [r3, #12]
 800a6b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a6b4:	d802      	bhi.n	800a6bc <HAL_SPI_TransmitReceive+0xe6>
 800a6b6:	8a3b      	ldrh	r3, [r7, #16]
 800a6b8:	2b01      	cmp	r3, #1
 800a6ba:	d908      	bls.n	800a6ce <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	681b      	ldr	r3, [r3, #0]
 800a6c0:	685a      	ldr	r2, [r3, #4]
 800a6c2:	68fb      	ldr	r3, [r7, #12]
 800a6c4:	681b      	ldr	r3, [r3, #0]
 800a6c6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800a6ca:	605a      	str	r2, [r3, #4]
 800a6cc:	e007      	b.n	800a6de <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a6ce:	68fb      	ldr	r3, [r7, #12]
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	685a      	ldr	r2, [r3, #4]
 800a6d4:	68fb      	ldr	r3, [r7, #12]
 800a6d6:	681b      	ldr	r3, [r3, #0]
 800a6d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a6dc:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a6de:	68fb      	ldr	r3, [r7, #12]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6e8:	2b40      	cmp	r3, #64	; 0x40
 800a6ea:	d007      	beq.n	800a6fc <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a6ec:	68fb      	ldr	r3, [r7, #12]
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	681a      	ldr	r2, [r3, #0]
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	681b      	ldr	r3, [r3, #0]
 800a6f6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a6fa:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800a6fc:	68fb      	ldr	r3, [r7, #12]
 800a6fe:	68db      	ldr	r3, [r3, #12]
 800a700:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800a704:	d97c      	bls.n	800a800 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	685b      	ldr	r3, [r3, #4]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d002      	beq.n	800a714 <HAL_SPI_TransmitReceive+0x13e>
 800a70e:	8a7b      	ldrh	r3, [r7, #18]
 800a710:	2b01      	cmp	r3, #1
 800a712:	d169      	bne.n	800a7e8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a718:	881a      	ldrh	r2, [r3, #0]
 800a71a:	68fb      	ldr	r3, [r7, #12]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a724:	1c9a      	adds	r2, r3, #2
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800a72a:	68fb      	ldr	r3, [r7, #12]
 800a72c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a72e:	b29b      	uxth	r3, r3
 800a730:	3b01      	subs	r3, #1
 800a732:	b29a      	uxth	r2, r3
 800a734:	68fb      	ldr	r3, [r7, #12]
 800a736:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a738:	e056      	b.n	800a7e8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a73a:	68fb      	ldr	r3, [r7, #12]
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	689b      	ldr	r3, [r3, #8]
 800a740:	f003 0302 	and.w	r3, r3, #2
 800a744:	2b02      	cmp	r3, #2
 800a746:	d11b      	bne.n	800a780 <HAL_SPI_TransmitReceive+0x1aa>
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a74c:	b29b      	uxth	r3, r3
 800a74e:	2b00      	cmp	r3, #0
 800a750:	d016      	beq.n	800a780 <HAL_SPI_TransmitReceive+0x1aa>
 800a752:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a754:	2b01      	cmp	r3, #1
 800a756:	d113      	bne.n	800a780 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a758:	68fb      	ldr	r3, [r7, #12]
 800a75a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a75c:	881a      	ldrh	r2, [r3, #0]
 800a75e:	68fb      	ldr	r3, [r7, #12]
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a768:	1c9a      	adds	r2, r3, #2
 800a76a:	68fb      	ldr	r3, [r7, #12]
 800a76c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a772:	b29b      	uxth	r3, r3
 800a774:	3b01      	subs	r3, #1
 800a776:	b29a      	uxth	r2, r3
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a77c:	2300      	movs	r3, #0
 800a77e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	681b      	ldr	r3, [r3, #0]
 800a784:	689b      	ldr	r3, [r3, #8]
 800a786:	f003 0301 	and.w	r3, r3, #1
 800a78a:	2b01      	cmp	r3, #1
 800a78c:	d11c      	bne.n	800a7c8 <HAL_SPI_TransmitReceive+0x1f2>
 800a78e:	68fb      	ldr	r3, [r7, #12]
 800a790:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a794:	b29b      	uxth	r3, r3
 800a796:	2b00      	cmp	r3, #0
 800a798:	d016      	beq.n	800a7c8 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a79a:	68fb      	ldr	r3, [r7, #12]
 800a79c:	681b      	ldr	r3, [r3, #0]
 800a79e:	68da      	ldr	r2, [r3, #12]
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7a4:	b292      	uxth	r2, r2
 800a7a6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a7ac:	1c9a      	adds	r2, r3, #2
 800a7ae:	68fb      	ldr	r3, [r7, #12]
 800a7b0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800a7b2:	68fb      	ldr	r3, [r7, #12]
 800a7b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a7b8:	b29b      	uxth	r3, r3
 800a7ba:	3b01      	subs	r3, #1
 800a7bc:	b29a      	uxth	r2, r3
 800a7be:	68fb      	ldr	r3, [r7, #12]
 800a7c0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a7c4:	2301      	movs	r3, #1
 800a7c6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800a7c8:	f7fb fb0c 	bl	8005de4 <HAL_GetTick>
 800a7cc:	4602      	mov	r2, r0
 800a7ce:	69fb      	ldr	r3, [r7, #28]
 800a7d0:	1ad3      	subs	r3, r2, r3
 800a7d2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a7d4:	429a      	cmp	r2, r3
 800a7d6:	d807      	bhi.n	800a7e8 <HAL_SPI_TransmitReceive+0x212>
 800a7d8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a7da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a7de:	d003      	beq.n	800a7e8 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 800a7e0:	2303      	movs	r3, #3
 800a7e2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a7e6:	e0fb      	b.n	800a9e0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a7e8:	68fb      	ldr	r3, [r7, #12]
 800a7ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a7ec:	b29b      	uxth	r3, r3
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d1a3      	bne.n	800a73a <HAL_SPI_TransmitReceive+0x164>
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a7f8:	b29b      	uxth	r3, r3
 800a7fa:	2b00      	cmp	r3, #0
 800a7fc:	d19d      	bne.n	800a73a <HAL_SPI_TransmitReceive+0x164>
 800a7fe:	e0df      	b.n	800a9c0 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	685b      	ldr	r3, [r3, #4]
 800a804:	2b00      	cmp	r3, #0
 800a806:	d003      	beq.n	800a810 <HAL_SPI_TransmitReceive+0x23a>
 800a808:	8a7b      	ldrh	r3, [r7, #18]
 800a80a:	2b01      	cmp	r3, #1
 800a80c:	f040 80cb 	bne.w	800a9a6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a814:	b29b      	uxth	r3, r3
 800a816:	2b01      	cmp	r3, #1
 800a818:	d912      	bls.n	800a840 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a81a:	68fb      	ldr	r3, [r7, #12]
 800a81c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a81e:	881a      	ldrh	r2, [r3, #0]
 800a820:	68fb      	ldr	r3, [r7, #12]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800a826:	68fb      	ldr	r3, [r7, #12]
 800a828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a82a:	1c9a      	adds	r2, r3, #2
 800a82c:	68fb      	ldr	r3, [r7, #12]
 800a82e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 800a830:	68fb      	ldr	r3, [r7, #12]
 800a832:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a834:	b29b      	uxth	r3, r3
 800a836:	3b02      	subs	r3, #2
 800a838:	b29a      	uxth	r2, r3
 800a83a:	68fb      	ldr	r3, [r7, #12]
 800a83c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a83e:	e0b2      	b.n	800a9a6 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a840:	68fb      	ldr	r3, [r7, #12]
 800a842:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a844:	68fb      	ldr	r3, [r7, #12]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	330c      	adds	r3, #12
 800a84a:	7812      	ldrb	r2, [r2, #0]
 800a84c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800a84e:	68fb      	ldr	r3, [r7, #12]
 800a850:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a852:	1c5a      	adds	r2, r3, #1
 800a854:	68fb      	ldr	r3, [r7, #12]
 800a856:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800a858:	68fb      	ldr	r3, [r7, #12]
 800a85a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a85c:	b29b      	uxth	r3, r3
 800a85e:	3b01      	subs	r3, #1
 800a860:	b29a      	uxth	r2, r3
 800a862:	68fb      	ldr	r3, [r7, #12]
 800a864:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a866:	e09e      	b.n	800a9a6 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	681b      	ldr	r3, [r3, #0]
 800a86c:	689b      	ldr	r3, [r3, #8]
 800a86e:	f003 0302 	and.w	r3, r3, #2
 800a872:	2b02      	cmp	r3, #2
 800a874:	d134      	bne.n	800a8e0 <HAL_SPI_TransmitReceive+0x30a>
 800a876:	68fb      	ldr	r3, [r7, #12]
 800a878:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a87a:	b29b      	uxth	r3, r3
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d02f      	beq.n	800a8e0 <HAL_SPI_TransmitReceive+0x30a>
 800a880:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a882:	2b01      	cmp	r3, #1
 800a884:	d12c      	bne.n	800a8e0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800a886:	68fb      	ldr	r3, [r7, #12]
 800a888:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a88a:	b29b      	uxth	r3, r3
 800a88c:	2b01      	cmp	r3, #1
 800a88e:	d912      	bls.n	800a8b6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a894:	881a      	ldrh	r2, [r3, #0]
 800a896:	68fb      	ldr	r3, [r7, #12]
 800a898:	681b      	ldr	r3, [r3, #0]
 800a89a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800a89c:	68fb      	ldr	r3, [r7, #12]
 800a89e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8a0:	1c9a      	adds	r2, r3, #2
 800a8a2:	68fb      	ldr	r3, [r7, #12]
 800a8a4:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800a8a6:	68fb      	ldr	r3, [r7, #12]
 800a8a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8aa:	b29b      	uxth	r3, r3
 800a8ac:	3b02      	subs	r3, #2
 800a8ae:	b29a      	uxth	r2, r3
 800a8b0:	68fb      	ldr	r3, [r7, #12]
 800a8b2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800a8b4:	e012      	b.n	800a8dc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800a8b6:	68fb      	ldr	r3, [r7, #12]
 800a8b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800a8ba:	68fb      	ldr	r3, [r7, #12]
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	330c      	adds	r3, #12
 800a8c0:	7812      	ldrb	r2, [r2, #0]
 800a8c2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800a8c8:	1c5a      	adds	r2, r3, #1
 800a8ca:	68fb      	ldr	r3, [r7, #12]
 800a8cc:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800a8ce:	68fb      	ldr	r3, [r7, #12]
 800a8d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a8d2:	b29b      	uxth	r3, r3
 800a8d4:	3b01      	subs	r3, #1
 800a8d6:	b29a      	uxth	r2, r3
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	f003 0301 	and.w	r3, r3, #1
 800a8ea:	2b01      	cmp	r3, #1
 800a8ec:	d148      	bne.n	800a980 <HAL_SPI_TransmitReceive+0x3aa>
 800a8ee:	68fb      	ldr	r3, [r7, #12]
 800a8f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a8f4:	b29b      	uxth	r3, r3
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d042      	beq.n	800a980 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800a8fa:	68fb      	ldr	r3, [r7, #12]
 800a8fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a900:	b29b      	uxth	r3, r3
 800a902:	2b01      	cmp	r3, #1
 800a904:	d923      	bls.n	800a94e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800a906:	68fb      	ldr	r3, [r7, #12]
 800a908:	681b      	ldr	r3, [r3, #0]
 800a90a:	68da      	ldr	r2, [r3, #12]
 800a90c:	68fb      	ldr	r3, [r7, #12]
 800a90e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a910:	b292      	uxth	r2, r2
 800a912:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a918:	1c9a      	adds	r2, r3, #2
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 800a91e:	68fb      	ldr	r3, [r7, #12]
 800a920:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a924:	b29b      	uxth	r3, r3
 800a926:	3b02      	subs	r3, #2
 800a928:	b29a      	uxth	r2, r3
 800a92a:	68fb      	ldr	r3, [r7, #12]
 800a92c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a936:	b29b      	uxth	r3, r3
 800a938:	2b01      	cmp	r3, #1
 800a93a:	d81f      	bhi.n	800a97c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800a93c:	68fb      	ldr	r3, [r7, #12]
 800a93e:	681b      	ldr	r3, [r3, #0]
 800a940:	685a      	ldr	r2, [r3, #4]
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	681b      	ldr	r3, [r3, #0]
 800a946:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800a94a:	605a      	str	r2, [r3, #4]
 800a94c:	e016      	b.n	800a97c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	681b      	ldr	r3, [r3, #0]
 800a952:	f103 020c 	add.w	r2, r3, #12
 800a956:	68fb      	ldr	r3, [r7, #12]
 800a958:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a95a:	7812      	ldrb	r2, [r2, #0]
 800a95c:	b2d2      	uxtb	r2, r2
 800a95e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800a960:	68fb      	ldr	r3, [r7, #12]
 800a962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a964:	1c5a      	adds	r2, r3, #1
 800a966:	68fb      	ldr	r3, [r7, #12]
 800a968:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 800a96a:	68fb      	ldr	r3, [r7, #12]
 800a96c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a970:	b29b      	uxth	r3, r3
 800a972:	3b01      	subs	r3, #1
 800a974:	b29a      	uxth	r2, r3
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800a97c:	2301      	movs	r3, #1
 800a97e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800a980:	f7fb fa30 	bl	8005de4 <HAL_GetTick>
 800a984:	4602      	mov	r2, r0
 800a986:	69fb      	ldr	r3, [r7, #28]
 800a988:	1ad3      	subs	r3, r2, r3
 800a98a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a98c:	429a      	cmp	r2, r3
 800a98e:	d803      	bhi.n	800a998 <HAL_SPI_TransmitReceive+0x3c2>
 800a990:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a992:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800a996:	d102      	bne.n	800a99e <HAL_SPI_TransmitReceive+0x3c8>
 800a998:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d103      	bne.n	800a9a6 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800a99e:	2303      	movs	r3, #3
 800a9a0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 800a9a4:	e01c      	b.n	800a9e0 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800a9aa:	b29b      	uxth	r3, r3
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	f47f af5b 	bne.w	800a868 <HAL_SPI_TransmitReceive+0x292>
 800a9b2:	68fb      	ldr	r3, [r7, #12]
 800a9b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800a9b8:	b29b      	uxth	r3, r3
 800a9ba:	2b00      	cmp	r3, #0
 800a9bc:	f47f af54 	bne.w	800a868 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a9c0:	69fa      	ldr	r2, [r7, #28]
 800a9c2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800a9c4:	68f8      	ldr	r0, [r7, #12]
 800a9c6:	f000 fe89 	bl	800b6dc <SPI_EndRxTxTransaction>
 800a9ca:	4603      	mov	r3, r0
 800a9cc:	2b00      	cmp	r3, #0
 800a9ce:	d006      	beq.n	800a9de <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 800a9d0:	2301      	movs	r3, #1
 800a9d2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	2220      	movs	r2, #32
 800a9da:	661a      	str	r2, [r3, #96]	; 0x60
 800a9dc:	e000      	b.n	800a9e0 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800a9de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800a9e0:	68fb      	ldr	r3, [r7, #12]
 800a9e2:	2201      	movs	r2, #1
 800a9e4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	2200      	movs	r2, #0
 800a9ec:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800a9f0:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 800a9f4:	4618      	mov	r0, r3
 800a9f6:	3728      	adds	r7, #40	; 0x28
 800a9f8:	46bd      	mov	sp, r7
 800a9fa:	bd80      	pop	{r7, pc}

0800a9fc <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size)
{
 800a9fc:	b580      	push	{r7, lr}
 800a9fe:	b086      	sub	sp, #24
 800aa00:	af00      	add	r7, sp, #0
 800aa02:	60f8      	str	r0, [r7, #12]
 800aa04:	60b9      	str	r1, [r7, #8]
 800aa06:	4613      	mov	r3, r2
 800aa08:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef errorcode = HAL_OK;
 800aa0a:	2300      	movs	r3, #0
 800aa0c:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d101      	bne.n	800aa1c <HAL_SPI_Transmit_DMA+0x20>
 800aa18:	2302      	movs	r3, #2
 800aa1a:	e0d8      	b.n	800abce <HAL_SPI_Transmit_DMA+0x1d2>
 800aa1c:	68fb      	ldr	r3, [r7, #12]
 800aa1e:	2201      	movs	r2, #1
 800aa20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  if (hspi->State != HAL_SPI_STATE_READY)
 800aa24:	68fb      	ldr	r3, [r7, #12]
 800aa26:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800aa2a:	b2db      	uxtb	r3, r3
 800aa2c:	2b01      	cmp	r3, #1
 800aa2e:	d002      	beq.n	800aa36 <HAL_SPI_Transmit_DMA+0x3a>
  {
    errorcode = HAL_BUSY;
 800aa30:	2302      	movs	r3, #2
 800aa32:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aa34:	e0c6      	b.n	800abc4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  if ((pData == NULL) || (Size == 0U))
 800aa36:	68bb      	ldr	r3, [r7, #8]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d002      	beq.n	800aa42 <HAL_SPI_Transmit_DMA+0x46>
 800aa3c:	88fb      	ldrh	r3, [r7, #6]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d102      	bne.n	800aa48 <HAL_SPI_Transmit_DMA+0x4c>
  {
    errorcode = HAL_ERROR;
 800aa42:	2301      	movs	r3, #1
 800aa44:	75fb      	strb	r3, [r7, #23]
    goto error;
 800aa46:	e0bd      	b.n	800abc4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	2203      	movs	r2, #3
 800aa4c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800aa50:	68fb      	ldr	r3, [r7, #12]
 800aa52:	2200      	movs	r2, #0
 800aa54:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800aa56:	68fb      	ldr	r3, [r7, #12]
 800aa58:	68ba      	ldr	r2, [r7, #8]
 800aa5a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	88fa      	ldrh	r2, [r7, #6]
 800aa60:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800aa62:	68fb      	ldr	r3, [r7, #12]
 800aa64:	88fa      	ldrh	r2, [r7, #6]
 800aa66:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	2200      	movs	r2, #0
 800aa6c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800aa6e:	68fb      	ldr	r3, [r7, #12]
 800aa70:	2200      	movs	r2, #0
 800aa72:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	2200      	movs	r2, #0
 800aa78:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->RxXferSize  = 0U;
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	2200      	movs	r2, #0
 800aa7e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	2200      	movs	r2, #0
 800aa86:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	689b      	ldr	r3, [r3, #8]
 800aa8e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800aa92:	d10f      	bne.n	800aab4 <HAL_SPI_Transmit_DMA+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	681b      	ldr	r3, [r3, #0]
 800aa98:	681a      	ldr	r2, [r3, #0]
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800aaa2:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	681a      	ldr	r2, [r3, #0]
 800aaaa:	68fb      	ldr	r3, [r7, #12]
 800aaac:	681b      	ldr	r3, [r3, #0]
 800aaae:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800aab2:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800aab4:	68fb      	ldr	r3, [r7, #12]
 800aab6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aab8:	4a47      	ldr	r2, [pc, #284]	; (800abd8 <HAL_SPI_Transmit_DMA+0x1dc>)
 800aaba:	631a      	str	r2, [r3, #48]	; 0x30

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aac0:	4a46      	ldr	r2, [pc, #280]	; (800abdc <HAL_SPI_Transmit_DMA+0x1e0>)
 800aac2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800aac4:	68fb      	ldr	r3, [r7, #12]
 800aac6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aac8:	4a45      	ldr	r2, [pc, #276]	; (800abe0 <HAL_SPI_Transmit_DMA+0x1e4>)
 800aaca:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800aacc:	68fb      	ldr	r3, [r7, #12]
 800aace:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aad0:	2200      	movs	r2, #0
 800aad2:	639a      	str	r2, [r3, #56]	; 0x38

  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800aad4:	68fb      	ldr	r3, [r7, #12]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	685a      	ldr	r2, [r3, #4]
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	681b      	ldr	r3, [r3, #0]
 800aade:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800aae2:	605a      	str	r2, [r3, #4]
  /* Packing mode is enabled only if the DMA setting is HALWORD */
  if ((hspi->Init.DataSize <= SPI_DATASIZE_8BIT) && (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD))
 800aae4:	68fb      	ldr	r3, [r7, #12]
 800aae6:	68db      	ldr	r3, [r3, #12]
 800aae8:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800aaec:	d82d      	bhi.n	800ab4a <HAL_SPI_Transmit_DMA+0x14e>
 800aaee:	68fb      	ldr	r3, [r7, #12]
 800aaf0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800aaf2:	699b      	ldr	r3, [r3, #24]
 800aaf4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800aaf8:	d127      	bne.n	800ab4a <HAL_SPI_Transmit_DMA+0x14e>
  {
    /* Check the even/odd of the data size + crc if enabled */
    if ((hspi->TxXferCount & 0x1U) == 0U)
 800aafa:	68fb      	ldr	r3, [r7, #12]
 800aafc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800aafe:	b29b      	uxth	r3, r3
 800ab00:	f003 0301 	and.w	r3, r3, #1
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d10f      	bne.n	800ab28 <HAL_SPI_Transmit_DMA+0x12c>
    {
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	685a      	ldr	r2, [r3, #4]
 800ab0e:	68fb      	ldr	r3, [r7, #12]
 800ab10:	681b      	ldr	r3, [r3, #0]
 800ab12:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ab16:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U);
 800ab18:	68fb      	ldr	r3, [r7, #12]
 800ab1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab1c:	b29b      	uxth	r3, r3
 800ab1e:	085b      	lsrs	r3, r3, #1
 800ab20:	b29a      	uxth	r2, r3
 800ab22:	68fb      	ldr	r3, [r7, #12]
 800ab24:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ab26:	e010      	b.n	800ab4a <HAL_SPI_Transmit_DMA+0x14e>
    }
    else
    {
      SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ab28:	68fb      	ldr	r3, [r7, #12]
 800ab2a:	681b      	ldr	r3, [r3, #0]
 800ab2c:	685a      	ldr	r2, [r3, #4]
 800ab2e:	68fb      	ldr	r3, [r7, #12]
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ab36:	605a      	str	r2, [r3, #4]
      hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800ab38:	68fb      	ldr	r3, [r7, #12]
 800ab3a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab3c:	b29b      	uxth	r3, r3
 800ab3e:	085b      	lsrs	r3, r3, #1
 800ab40:	b29b      	uxth	r3, r3
 800ab42:	3301      	adds	r3, #1
 800ab44:	b29a      	uxth	r2, r3
 800ab46:	68fb      	ldr	r3, [r7, #12]
 800ab48:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
  }

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800ab4e:	68fb      	ldr	r3, [r7, #12]
 800ab50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ab52:	4619      	mov	r1, r3
 800ab54:	68fb      	ldr	r3, [r7, #12]
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	330c      	adds	r3, #12
 800ab5a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ab60:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ab62:	f7fb fb6b 	bl	800623c <HAL_DMA_Start_IT>
 800ab66:	4603      	mov	r3, r0
 800ab68:	2b00      	cmp	r3, #0
 800ab6a:	d00c      	beq.n	800ab86 <HAL_SPI_Transmit_DMA+0x18a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ab6c:	68fb      	ldr	r3, [r7, #12]
 800ab6e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ab70:	f043 0210 	orr.w	r2, r3, #16
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800ab78:	2301      	movs	r3, #1
 800ab7a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800ab7c:	68fb      	ldr	r3, [r7, #12]
 800ab7e:	2201      	movs	r2, #1
 800ab80:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800ab84:	e01e      	b.n	800abc4 <HAL_SPI_Transmit_DMA+0x1c8>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	681b      	ldr	r3, [r3, #0]
 800ab8c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab90:	2b40      	cmp	r3, #64	; 0x40
 800ab92:	d007      	beq.n	800aba4 <HAL_SPI_Transmit_DMA+0x1a8>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ab94:	68fb      	ldr	r3, [r7, #12]
 800ab96:	681b      	ldr	r3, [r3, #0]
 800ab98:	681a      	ldr	r2, [r3, #0]
 800ab9a:	68fb      	ldr	r3, [r7, #12]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aba2:	601a      	str	r2, [r3, #0]
  }

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800aba4:	68fb      	ldr	r3, [r7, #12]
 800aba6:	681b      	ldr	r3, [r3, #0]
 800aba8:	685a      	ldr	r2, [r3, #4]
 800abaa:	68fb      	ldr	r3, [r7, #12]
 800abac:	681b      	ldr	r3, [r3, #0]
 800abae:	f042 0220 	orr.w	r2, r2, #32
 800abb2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800abb4:	68fb      	ldr	r3, [r7, #12]
 800abb6:	681b      	ldr	r3, [r3, #0]
 800abb8:	685a      	ldr	r2, [r3, #4]
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	f042 0202 	orr.w	r2, r2, #2
 800abc2:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800abc4:	68fb      	ldr	r3, [r7, #12]
 800abc6:	2200      	movs	r2, #0
 800abc8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800abcc:	7dfb      	ldrb	r3, [r7, #23]
}
 800abce:	4618      	mov	r0, r3
 800abd0:	3718      	adds	r7, #24
 800abd2:	46bd      	mov	sp, r7
 800abd4:	bd80      	pop	{r7, pc}
 800abd6:	bf00      	nop
 800abd8:	0800b333 	.word	0x0800b333
 800abdc:	0800b155 	.word	0x0800b155
 800abe0:	0800b387 	.word	0x0800b387

0800abe4 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 800abe4:	b580      	push	{r7, lr}
 800abe6:	b086      	sub	sp, #24
 800abe8:	af00      	add	r7, sp, #0
 800abea:	60f8      	str	r0, [r7, #12]
 800abec:	60b9      	str	r1, [r7, #8]
 800abee:	607a      	str	r2, [r7, #4]
 800abf0:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800abf2:	2300      	movs	r3, #0
 800abf4:	75fb      	strb	r3, [r7, #23]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process locked */
  __HAL_LOCK(hspi);
 800abf6:	68fb      	ldr	r3, [r7, #12]
 800abf8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800abfc:	2b01      	cmp	r3, #1
 800abfe:	d101      	bne.n	800ac04 <HAL_SPI_TransmitReceive_DMA+0x20>
 800ac00:	2302      	movs	r3, #2
 800ac02:	e16c      	b.n	800aede <HAL_SPI_TransmitReceive_DMA+0x2fa>
 800ac04:	68fb      	ldr	r3, [r7, #12]
 800ac06:	2201      	movs	r2, #1
 800ac08:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ac0c:	68fb      	ldr	r3, [r7, #12]
 800ac0e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ac12:	75bb      	strb	r3, [r7, #22]
  tmp_mode            = hspi->Init.Mode;
 800ac14:	68fb      	ldr	r3, [r7, #12]
 800ac16:	685b      	ldr	r3, [r3, #4]
 800ac18:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 800ac1a:	7dbb      	ldrb	r3, [r7, #22]
 800ac1c:	2b01      	cmp	r3, #1
 800ac1e:	d00d      	beq.n	800ac3c <HAL_SPI_TransmitReceive_DMA+0x58>
 800ac20:	693b      	ldr	r3, [r7, #16]
 800ac22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ac26:	d106      	bne.n	800ac36 <HAL_SPI_TransmitReceive_DMA+0x52>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800ac28:	68fb      	ldr	r3, [r7, #12]
 800ac2a:	689b      	ldr	r3, [r3, #8]
 800ac2c:	2b00      	cmp	r3, #0
 800ac2e:	d102      	bne.n	800ac36 <HAL_SPI_TransmitReceive_DMA+0x52>
 800ac30:	7dbb      	ldrb	r3, [r7, #22]
 800ac32:	2b04      	cmp	r3, #4
 800ac34:	d002      	beq.n	800ac3c <HAL_SPI_TransmitReceive_DMA+0x58>
  {
    errorcode = HAL_BUSY;
 800ac36:	2302      	movs	r3, #2
 800ac38:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ac3a:	e14b      	b.n	800aed4 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800ac3c:	68bb      	ldr	r3, [r7, #8]
 800ac3e:	2b00      	cmp	r3, #0
 800ac40:	d005      	beq.n	800ac4e <HAL_SPI_TransmitReceive_DMA+0x6a>
 800ac42:	687b      	ldr	r3, [r7, #4]
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d002      	beq.n	800ac4e <HAL_SPI_TransmitReceive_DMA+0x6a>
 800ac48:	887b      	ldrh	r3, [r7, #2]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d102      	bne.n	800ac54 <HAL_SPI_TransmitReceive_DMA+0x70>
  {
    errorcode = HAL_ERROR;
 800ac4e:	2301      	movs	r3, #1
 800ac50:	75fb      	strb	r3, [r7, #23]
    goto error;
 800ac52:	e13f      	b.n	800aed4 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800ac5a:	b2db      	uxtb	r3, r3
 800ac5c:	2b04      	cmp	r3, #4
 800ac5e:	d003      	beq.n	800ac68 <HAL_SPI_TransmitReceive_DMA+0x84>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800ac60:	68fb      	ldr	r3, [r7, #12]
 800ac62:	2205      	movs	r2, #5
 800ac64:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800ac68:	68fb      	ldr	r3, [r7, #12]
 800ac6a:	2200      	movs	r2, #0
 800ac6c:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800ac6e:	68fb      	ldr	r3, [r7, #12]
 800ac70:	68ba      	ldr	r2, [r7, #8]
 800ac72:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 800ac74:	68fb      	ldr	r3, [r7, #12]
 800ac76:	887a      	ldrh	r2, [r7, #2]
 800ac78:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 800ac7a:	68fb      	ldr	r3, [r7, #12]
 800ac7c:	887a      	ldrh	r2, [r7, #2]
 800ac7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800ac80:	68fb      	ldr	r3, [r7, #12]
 800ac82:	687a      	ldr	r2, [r7, #4]
 800ac84:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 800ac86:	68fb      	ldr	r3, [r7, #12]
 800ac88:	887a      	ldrh	r2, [r7, #2]
 800ac8a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	887a      	ldrh	r2, [r7, #2]
 800ac92:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800ac96:	68fb      	ldr	r3, [r7, #12]
 800ac98:	2200      	movs	r2, #0
 800ac9a:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 800ac9c:	68fb      	ldr	r3, [r7, #12]
 800ac9e:	2200      	movs	r2, #0
 800aca0:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Reset the threshold bit */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX | SPI_CR2_LDMARX);
 800aca2:	68fb      	ldr	r3, [r7, #12]
 800aca4:	681b      	ldr	r3, [r3, #0]
 800aca6:	685a      	ldr	r2, [r3, #4]
 800aca8:	68fb      	ldr	r3, [r7, #12]
 800acaa:	681b      	ldr	r3, [r3, #0]
 800acac:	f422 42c0 	bic.w	r2, r2, #24576	; 0x6000
 800acb0:	605a      	str	r2, [r3, #4]

  /* The packing mode management is enabled by the DMA settings according the spi data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800acb2:	68fb      	ldr	r3, [r7, #12]
 800acb4:	68db      	ldr	r3, [r3, #12]
 800acb6:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800acba:	d908      	bls.n	800acce <HAL_SPI_TransmitReceive_DMA+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800acbc:	68fb      	ldr	r3, [r7, #12]
 800acbe:	681b      	ldr	r3, [r3, #0]
 800acc0:	685a      	ldr	r2, [r3, #4]
 800acc2:	68fb      	ldr	r3, [r7, #12]
 800acc4:	681b      	ldr	r3, [r3, #0]
 800acc6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800acca:	605a      	str	r2, [r3, #4]
 800accc:	e06f      	b.n	800adae <HAL_SPI_TransmitReceive_DMA+0x1ca>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	685a      	ldr	r2, [r3, #4]
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	681b      	ldr	r3, [r3, #0]
 800acd8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800acdc:	605a      	str	r2, [r3, #4]

    if (hspi->hdmatx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ace2:	699b      	ldr	r3, [r3, #24]
 800ace4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ace8:	d126      	bne.n	800ad38 <HAL_SPI_TransmitReceive_DMA+0x154>
    {
      if ((hspi->TxXferSize & 0x1U) == 0x0U)
 800acea:	68fb      	ldr	r3, [r7, #12]
 800acec:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 800acee:	f003 0301 	and.w	r3, r3, #1
 800acf2:	2b00      	cmp	r3, #0
 800acf4:	d10f      	bne.n	800ad16 <HAL_SPI_TransmitReceive_DMA+0x132>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	681b      	ldr	r3, [r3, #0]
 800acfa:	685a      	ldr	r2, [r3, #4]
 800acfc:	68fb      	ldr	r3, [r7, #12]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ad04:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = hspi->TxXferCount >> 1U;
 800ad06:	68fb      	ldr	r3, [r7, #12]
 800ad08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad0a:	b29b      	uxth	r3, r3
 800ad0c:	085b      	lsrs	r3, r3, #1
 800ad0e:	b29a      	uxth	r2, r3
 800ad10:	68fb      	ldr	r3, [r7, #12]
 800ad12:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ad14:	e010      	b.n	800ad38 <HAL_SPI_TransmitReceive_DMA+0x154>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMATX);
 800ad16:	68fb      	ldr	r3, [r7, #12]
 800ad18:	681b      	ldr	r3, [r3, #0]
 800ad1a:	685a      	ldr	r2, [r3, #4]
 800ad1c:	68fb      	ldr	r3, [r7, #12]
 800ad1e:	681b      	ldr	r3, [r3, #0]
 800ad20:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800ad24:	605a      	str	r2, [r3, #4]
        hspi->TxXferCount = (hspi->TxXferCount >> 1U) + 1U;
 800ad26:	68fb      	ldr	r3, [r7, #12]
 800ad28:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ad2a:	b29b      	uxth	r3, r3
 800ad2c:	085b      	lsrs	r3, r3, #1
 800ad2e:	b29b      	uxth	r3, r3
 800ad30:	3301      	adds	r3, #1
 800ad32:	b29a      	uxth	r2, r3
 800ad34:	68fb      	ldr	r3, [r7, #12]
 800ad36:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }

    if (hspi->hdmarx->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800ad38:	68fb      	ldr	r3, [r7, #12]
 800ad3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ad3c:	699b      	ldr	r3, [r3, #24]
 800ad3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ad42:	d134      	bne.n	800adae <HAL_SPI_TransmitReceive_DMA+0x1ca>
    {
      /* Set RX Fifo threshold according the reception data length: 16bit */
      CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800ad44:	68fb      	ldr	r3, [r7, #12]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	685a      	ldr	r2, [r3, #4]
 800ad4a:	68fb      	ldr	r3, [r7, #12]
 800ad4c:	681b      	ldr	r3, [r3, #0]
 800ad4e:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800ad52:	605a      	str	r2, [r3, #4]

      if ((hspi->RxXferCount & 0x1U) == 0x0U)
 800ad54:	68fb      	ldr	r3, [r7, #12]
 800ad56:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad5a:	b29b      	uxth	r3, r3
 800ad5c:	f003 0301 	and.w	r3, r3, #1
 800ad60:	2b00      	cmp	r3, #0
 800ad62:	d111      	bne.n	800ad88 <HAL_SPI_TransmitReceive_DMA+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800ad64:	68fb      	ldr	r3, [r7, #12]
 800ad66:	681b      	ldr	r3, [r3, #0]
 800ad68:	685a      	ldr	r2, [r3, #4]
 800ad6a:	68fb      	ldr	r3, [r7, #12]
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ad72:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = hspi->RxXferCount >> 1U;
 800ad74:	68fb      	ldr	r3, [r7, #12]
 800ad76:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad7a:	b29b      	uxth	r3, r3
 800ad7c:	085b      	lsrs	r3, r3, #1
 800ad7e:	b29a      	uxth	r2, r3
 800ad80:	68fb      	ldr	r3, [r7, #12]
 800ad82:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 800ad86:	e012      	b.n	800adae <HAL_SPI_TransmitReceive_DMA+0x1ca>
      }
      else
      {
        SET_BIT(hspi->Instance->CR2, SPI_CR2_LDMARX);
 800ad88:	68fb      	ldr	r3, [r7, #12]
 800ad8a:	681b      	ldr	r3, [r3, #0]
 800ad8c:	685a      	ldr	r2, [r3, #4]
 800ad8e:	68fb      	ldr	r3, [r7, #12]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ad96:	605a      	str	r2, [r3, #4]
        hspi->RxXferCount = (hspi->RxXferCount >> 1U) + 1U;
 800ad98:	68fb      	ldr	r3, [r7, #12]
 800ad9a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ad9e:	b29b      	uxth	r3, r3
 800ada0:	085b      	lsrs	r3, r3, #1
 800ada2:	b29b      	uxth	r3, r3
 800ada4:	3301      	adds	r3, #1
 800ada6:	b29a      	uxth	r2, r3
 800ada8:	68fb      	ldr	r3, [r7, #12]
 800adaa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
      }
    }
  }

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800adae:	68fb      	ldr	r3, [r7, #12]
 800adb0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800adb4:	b2db      	uxtb	r3, r3
 800adb6:	2b04      	cmp	r3, #4
 800adb8:	d108      	bne.n	800adcc <HAL_SPI_TransmitReceive_DMA+0x1e8>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 800adba:	68fb      	ldr	r3, [r7, #12]
 800adbc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adbe:	4a4a      	ldr	r2, [pc, #296]	; (800aee8 <HAL_SPI_TransmitReceive_DMA+0x304>)
 800adc0:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800adc2:	68fb      	ldr	r3, [r7, #12]
 800adc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800adc6:	4a49      	ldr	r2, [pc, #292]	; (800aeec <HAL_SPI_TransmitReceive_DMA+0x308>)
 800adc8:	62da      	str	r2, [r3, #44]	; 0x2c
 800adca:	e007      	b.n	800addc <HAL_SPI_TransmitReceive_DMA+0x1f8>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 800adcc:	68fb      	ldr	r3, [r7, #12]
 800adce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800add0:	4a47      	ldr	r2, [pc, #284]	; (800aef0 <HAL_SPI_TransmitReceive_DMA+0x30c>)
 800add2:	631a      	str	r2, [r3, #48]	; 0x30
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 800add4:	68fb      	ldr	r3, [r7, #12]
 800add6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800add8:	4a46      	ldr	r2, [pc, #280]	; (800aef4 <HAL_SPI_TransmitReceive_DMA+0x310>)
 800adda:	62da      	str	r2, [r3, #44]	; 0x2c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 800addc:	68fb      	ldr	r3, [r7, #12]
 800adde:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ade0:	4a45      	ldr	r2, [pc, #276]	; (800aef8 <HAL_SPI_TransmitReceive_DMA+0x314>)
 800ade2:	635a      	str	r2, [r3, #52]	; 0x34

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 800ade4:	68fb      	ldr	r3, [r7, #12]
 800ade6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ade8:	2200      	movs	r2, #0
 800adea:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800adf0:	68fb      	ldr	r3, [r7, #12]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	330c      	adds	r3, #12
 800adf6:	4619      	mov	r1, r3
 800adf8:	68fb      	ldr	r3, [r7, #12]
 800adfa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800adfc:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800adfe:	68fb      	ldr	r3, [r7, #12]
 800ae00:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800ae04:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 800ae06:	f7fb fa19 	bl	800623c <HAL_DMA_Start_IT>
 800ae0a:	4603      	mov	r3, r0
 800ae0c:	2b00      	cmp	r3, #0
 800ae0e:	d00c      	beq.n	800ae2a <HAL_SPI_TransmitReceive_DMA+0x246>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ae10:	68fb      	ldr	r3, [r7, #12]
 800ae12:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae14:	f043 0210 	orr.w	r2, r3, #16
 800ae18:	68fb      	ldr	r3, [r7, #12]
 800ae1a:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800ae1c:	2301      	movs	r3, #1
 800ae1e:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800ae20:	68fb      	ldr	r3, [r7, #12]
 800ae22:	2201      	movs	r2, #1
 800ae24:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800ae28:	e054      	b.n	800aed4 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800ae2a:	68fb      	ldr	r3, [r7, #12]
 800ae2c:	681b      	ldr	r3, [r3, #0]
 800ae2e:	685a      	ldr	r2, [r3, #4]
 800ae30:	68fb      	ldr	r3, [r7, #12]
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	f042 0201 	orr.w	r2, r2, #1
 800ae38:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae3e:	2200      	movs	r2, #0
 800ae40:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->hdmatx->XferCpltCallback     = NULL;
 800ae42:	68fb      	ldr	r3, [r7, #12]
 800ae44:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae46:	2200      	movs	r2, #0
 800ae48:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi->hdmatx->XferErrorCallback    = NULL;
 800ae4a:	68fb      	ldr	r3, [r7, #12]
 800ae4c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae4e:	2200      	movs	r2, #0
 800ae50:	635a      	str	r2, [r3, #52]	; 0x34
  hspi->hdmatx->XferAbortCallback    = NULL;
 800ae52:	68fb      	ldr	r3, [r7, #12]
 800ae54:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ae56:	2200      	movs	r2, #0
 800ae58:	639a      	str	r2, [r3, #56]	; 0x38

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800ae5e:	68fb      	ldr	r3, [r7, #12]
 800ae60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ae62:	4619      	mov	r1, r3
 800ae64:	68fb      	ldr	r3, [r7, #12]
 800ae66:	681b      	ldr	r3, [r3, #0]
 800ae68:	330c      	adds	r3, #12
 800ae6a:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800ae6c:	68fb      	ldr	r3, [r7, #12]
 800ae6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ae70:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800ae72:	f7fb f9e3 	bl	800623c <HAL_DMA_Start_IT>
 800ae76:	4603      	mov	r3, r0
 800ae78:	2b00      	cmp	r3, #0
 800ae7a:	d00c      	beq.n	800ae96 <HAL_SPI_TransmitReceive_DMA+0x2b2>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800ae7c:	68fb      	ldr	r3, [r7, #12]
 800ae7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800ae80:	f043 0210 	orr.w	r2, r3, #16
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	661a      	str	r2, [r3, #96]	; 0x60
    errorcode = HAL_ERROR;
 800ae88:	2301      	movs	r3, #1
 800ae8a:	75fb      	strb	r3, [r7, #23]

    hspi->State = HAL_SPI_STATE_READY;
 800ae8c:	68fb      	ldr	r3, [r7, #12]
 800ae8e:	2201      	movs	r2, #1
 800ae90:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    goto error;
 800ae94:	e01e      	b.n	800aed4 <HAL_SPI_TransmitReceive_DMA+0x2f0>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ae96:	68fb      	ldr	r3, [r7, #12]
 800ae98:	681b      	ldr	r3, [r3, #0]
 800ae9a:	681b      	ldr	r3, [r3, #0]
 800ae9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aea0:	2b40      	cmp	r3, #64	; 0x40
 800aea2:	d007      	beq.n	800aeb4 <HAL_SPI_TransmitReceive_DMA+0x2d0>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	681b      	ldr	r3, [r3, #0]
 800aea8:	681a      	ldr	r2, [r3, #0]
 800aeaa:	68fb      	ldr	r3, [r7, #12]
 800aeac:	681b      	ldr	r3, [r3, #0]
 800aeae:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800aeb2:	601a      	str	r2, [r3, #0]
  }
  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800aeb4:	68fb      	ldr	r3, [r7, #12]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	685a      	ldr	r2, [r3, #4]
 800aeba:	68fb      	ldr	r3, [r7, #12]
 800aebc:	681b      	ldr	r3, [r3, #0]
 800aebe:	f042 0220 	orr.w	r2, r2, #32
 800aec2:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	681b      	ldr	r3, [r3, #0]
 800aec8:	685a      	ldr	r2, [r3, #4]
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	f042 0202 	orr.w	r2, r2, #2
 800aed2:	605a      	str	r2, [r3, #4]

error :
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800aed4:	68fb      	ldr	r3, [r7, #12]
 800aed6:	2200      	movs	r2, #0
 800aed8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800aedc:	7dfb      	ldrb	r3, [r7, #23]
}
 800aede:	4618      	mov	r0, r3
 800aee0:	3718      	adds	r7, #24
 800aee2:	46bd      	mov	sp, r7
 800aee4:	bd80      	pop	{r7, pc}
 800aee6:	bf00      	nop
 800aee8:	0800b34f 	.word	0x0800b34f
 800aeec:	0800b1fb 	.word	0x0800b1fb
 800aef0:	0800b36b 	.word	0x0800b36b
 800aef4:	0800b2a3 	.word	0x0800b2a3
 800aef8:	0800b387 	.word	0x0800b387

0800aefc <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800aefc:	b580      	push	{r7, lr}
 800aefe:	b088      	sub	sp, #32
 800af00:	af00      	add	r7, sp, #0
 800af02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	685b      	ldr	r3, [r3, #4]
 800af0a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800af0c:	687b      	ldr	r3, [r7, #4]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	689b      	ldr	r3, [r3, #8]
 800af12:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800af14:	69bb      	ldr	r3, [r7, #24]
 800af16:	099b      	lsrs	r3, r3, #6
 800af18:	f003 0301 	and.w	r3, r3, #1
 800af1c:	2b00      	cmp	r3, #0
 800af1e:	d10f      	bne.n	800af40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800af20:	69bb      	ldr	r3, [r7, #24]
 800af22:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800af26:	2b00      	cmp	r3, #0
 800af28:	d00a      	beq.n	800af40 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800af2a:	69fb      	ldr	r3, [r7, #28]
 800af2c:	099b      	lsrs	r3, r3, #6
 800af2e:	f003 0301 	and.w	r3, r3, #1
 800af32:	2b00      	cmp	r3, #0
 800af34:	d004      	beq.n	800af40 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800af3a:	6878      	ldr	r0, [r7, #4]
 800af3c:	4798      	blx	r3
    return;
 800af3e:	e0d7      	b.n	800b0f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800af40:	69bb      	ldr	r3, [r7, #24]
 800af42:	085b      	lsrs	r3, r3, #1
 800af44:	f003 0301 	and.w	r3, r3, #1
 800af48:	2b00      	cmp	r3, #0
 800af4a:	d00a      	beq.n	800af62 <HAL_SPI_IRQHandler+0x66>
 800af4c:	69fb      	ldr	r3, [r7, #28]
 800af4e:	09db      	lsrs	r3, r3, #7
 800af50:	f003 0301 	and.w	r3, r3, #1
 800af54:	2b00      	cmp	r3, #0
 800af56:	d004      	beq.n	800af62 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800af58:	687b      	ldr	r3, [r7, #4]
 800af5a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800af5c:	6878      	ldr	r0, [r7, #4]
 800af5e:	4798      	blx	r3
    return;
 800af60:	e0c6      	b.n	800b0f0 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800af62:	69bb      	ldr	r3, [r7, #24]
 800af64:	095b      	lsrs	r3, r3, #5
 800af66:	f003 0301 	and.w	r3, r3, #1
 800af6a:	2b00      	cmp	r3, #0
 800af6c:	d10c      	bne.n	800af88 <HAL_SPI_IRQHandler+0x8c>
 800af6e:	69bb      	ldr	r3, [r7, #24]
 800af70:	099b      	lsrs	r3, r3, #6
 800af72:	f003 0301 	and.w	r3, r3, #1
 800af76:	2b00      	cmp	r3, #0
 800af78:	d106      	bne.n	800af88 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800af7a:	69bb      	ldr	r3, [r7, #24]
 800af7c:	0a1b      	lsrs	r3, r3, #8
 800af7e:	f003 0301 	and.w	r3, r3, #1
 800af82:	2b00      	cmp	r3, #0
 800af84:	f000 80b4 	beq.w	800b0f0 <HAL_SPI_IRQHandler+0x1f4>
 800af88:	69fb      	ldr	r3, [r7, #28]
 800af8a:	095b      	lsrs	r3, r3, #5
 800af8c:	f003 0301 	and.w	r3, r3, #1
 800af90:	2b00      	cmp	r3, #0
 800af92:	f000 80ad 	beq.w	800b0f0 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800af96:	69bb      	ldr	r3, [r7, #24]
 800af98:	099b      	lsrs	r3, r3, #6
 800af9a:	f003 0301 	and.w	r3, r3, #1
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	d023      	beq.n	800afea <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800afa2:	687b      	ldr	r3, [r7, #4]
 800afa4:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800afa8:	b2db      	uxtb	r3, r3
 800afaa:	2b03      	cmp	r3, #3
 800afac:	d011      	beq.n	800afd2 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800afb2:	f043 0204 	orr.w	r2, r3, #4
 800afb6:	687b      	ldr	r3, [r7, #4]
 800afb8:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800afba:	2300      	movs	r3, #0
 800afbc:	617b      	str	r3, [r7, #20]
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	68db      	ldr	r3, [r3, #12]
 800afc4:	617b      	str	r3, [r7, #20]
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	689b      	ldr	r3, [r3, #8]
 800afcc:	617b      	str	r3, [r7, #20]
 800afce:	697b      	ldr	r3, [r7, #20]
 800afd0:	e00b      	b.n	800afea <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800afd2:	2300      	movs	r3, #0
 800afd4:	613b      	str	r3, [r7, #16]
 800afd6:	687b      	ldr	r3, [r7, #4]
 800afd8:	681b      	ldr	r3, [r3, #0]
 800afda:	68db      	ldr	r3, [r3, #12]
 800afdc:	613b      	str	r3, [r7, #16]
 800afde:	687b      	ldr	r3, [r7, #4]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	689b      	ldr	r3, [r3, #8]
 800afe4:	613b      	str	r3, [r7, #16]
 800afe6:	693b      	ldr	r3, [r7, #16]
        return;
 800afe8:	e082      	b.n	800b0f0 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800afea:	69bb      	ldr	r3, [r7, #24]
 800afec:	095b      	lsrs	r3, r3, #5
 800afee:	f003 0301 	and.w	r3, r3, #1
 800aff2:	2b00      	cmp	r3, #0
 800aff4:	d014      	beq.n	800b020 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800affa:	f043 0201 	orr.w	r2, r3, #1
 800affe:	687b      	ldr	r3, [r7, #4]
 800b000:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800b002:	2300      	movs	r3, #0
 800b004:	60fb      	str	r3, [r7, #12]
 800b006:	687b      	ldr	r3, [r7, #4]
 800b008:	681b      	ldr	r3, [r3, #0]
 800b00a:	689b      	ldr	r3, [r3, #8]
 800b00c:	60fb      	str	r3, [r7, #12]
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	681a      	ldr	r2, [r3, #0]
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	681b      	ldr	r3, [r3, #0]
 800b018:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b01c:	601a      	str	r2, [r3, #0]
 800b01e:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800b020:	69bb      	ldr	r3, [r7, #24]
 800b022:	0a1b      	lsrs	r3, r3, #8
 800b024:	f003 0301 	and.w	r3, r3, #1
 800b028:	2b00      	cmp	r3, #0
 800b02a:	d00c      	beq.n	800b046 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800b02c:	687b      	ldr	r3, [r7, #4]
 800b02e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b030:	f043 0208 	orr.w	r2, r3, #8
 800b034:	687b      	ldr	r3, [r7, #4]
 800b036:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800b038:	2300      	movs	r3, #0
 800b03a:	60bb      	str	r3, [r7, #8]
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	689b      	ldr	r3, [r3, #8]
 800b042:	60bb      	str	r3, [r7, #8]
 800b044:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b046:	687b      	ldr	r3, [r7, #4]
 800b048:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d04f      	beq.n	800b0ee <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800b04e:	687b      	ldr	r3, [r7, #4]
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	685a      	ldr	r2, [r3, #4]
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b05c:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800b05e:	687b      	ldr	r3, [r7, #4]
 800b060:	2201      	movs	r2, #1
 800b062:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800b066:	69fb      	ldr	r3, [r7, #28]
 800b068:	f003 0302 	and.w	r3, r3, #2
 800b06c:	2b00      	cmp	r3, #0
 800b06e:	d104      	bne.n	800b07a <HAL_SPI_IRQHandler+0x17e>
 800b070:	69fb      	ldr	r3, [r7, #28]
 800b072:	f003 0301 	and.w	r3, r3, #1
 800b076:	2b00      	cmp	r3, #0
 800b078:	d034      	beq.n	800b0e4 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800b07a:	687b      	ldr	r3, [r7, #4]
 800b07c:	681b      	ldr	r3, [r3, #0]
 800b07e:	685a      	ldr	r2, [r3, #4]
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	681b      	ldr	r3, [r3, #0]
 800b084:	f022 0203 	bic.w	r2, r2, #3
 800b088:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b08e:	2b00      	cmp	r3, #0
 800b090:	d011      	beq.n	800b0b6 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b096:	4a18      	ldr	r2, [pc, #96]	; (800b0f8 <HAL_SPI_IRQHandler+0x1fc>)
 800b098:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b09e:	4618      	mov	r0, r3
 800b0a0:	f7fb f96a 	bl	8006378 <HAL_DMA_Abort_IT>
 800b0a4:	4603      	mov	r3, r0
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d005      	beq.n	800b0b6 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0ae:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800b0b6:	687b      	ldr	r3, [r7, #4]
 800b0b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d016      	beq.n	800b0ec <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0c2:	4a0d      	ldr	r2, [pc, #52]	; (800b0f8 <HAL_SPI_IRQHandler+0x1fc>)
 800b0c4:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b0ca:	4618      	mov	r0, r3
 800b0cc:	f7fb f954 	bl	8006378 <HAL_DMA_Abort_IT>
 800b0d0:	4603      	mov	r3, r0
 800b0d2:	2b00      	cmp	r3, #0
 800b0d4:	d00a      	beq.n	800b0ec <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800b0d6:	687b      	ldr	r3, [r7, #4]
 800b0d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b0da:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 800b0e2:	e003      	b.n	800b0ec <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800b0e4:	6878      	ldr	r0, [r7, #4]
 800b0e6:	f7f8 fff3 	bl	80040d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800b0ea:	e000      	b.n	800b0ee <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800b0ec:	bf00      	nop
    return;
 800b0ee:	bf00      	nop
  }
}
 800b0f0:	3720      	adds	r7, #32
 800b0f2:	46bd      	mov	sp, r7
 800b0f4:	bd80      	pop	{r7, pc}
 800b0f6:	bf00      	nop
 800b0f8:	0800b3c7 	.word	0x0800b3c7

0800b0fc <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b0fc:	b480      	push	{r7}
 800b0fe:	b083      	sub	sp, #12
 800b100:	af00      	add	r7, sp, #0
 800b102:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800b104:	bf00      	nop
 800b106:	370c      	adds	r7, #12
 800b108:	46bd      	mov	sp, r7
 800b10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10e:	4770      	bx	lr

0800b110 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b110:	b480      	push	{r7}
 800b112:	b083      	sub	sp, #12
 800b114:	af00      	add	r7, sp, #0
 800b116:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800b118:	bf00      	nop
 800b11a:	370c      	adds	r7, #12
 800b11c:	46bd      	mov	sp, r7
 800b11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b122:	4770      	bx	lr

0800b124 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800b124:	b480      	push	{r7}
 800b126:	b083      	sub	sp, #12
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 800b12c:	bf00      	nop
 800b12e:	370c      	adds	r7, #12
 800b130:	46bd      	mov	sp, r7
 800b132:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b136:	4770      	bx	lr

0800b138 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800b138:	b480      	push	{r7}
 800b13a:	b083      	sub	sp, #12
 800b13c:	af00      	add	r7, sp, #0
 800b13e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800b146:	b2db      	uxtb	r3, r3
}
 800b148:	4618      	mov	r0, r3
 800b14a:	370c      	adds	r7, #12
 800b14c:	46bd      	mov	sp, r7
 800b14e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b152:	4770      	bx	lr

0800b154 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b086      	sub	sp, #24
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b160:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b162:	f7fa fe3f 	bl	8005de4 <HAL_GetTick>
 800b166:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	681b      	ldr	r3, [r3, #0]
 800b16e:	f003 0320 	and.w	r3, r3, #32
 800b172:	2b20      	cmp	r3, #32
 800b174:	d03b      	beq.n	800b1ee <SPI_DMATransmitCplt+0x9a>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b176:	697b      	ldr	r3, [r7, #20]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	685a      	ldr	r2, [r3, #4]
 800b17c:	697b      	ldr	r3, [r7, #20]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	f022 0220 	bic.w	r2, r2, #32
 800b184:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800b186:	697b      	ldr	r3, [r7, #20]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	685a      	ldr	r2, [r3, #4]
 800b18c:	697b      	ldr	r3, [r7, #20]
 800b18e:	681b      	ldr	r3, [r3, #0]
 800b190:	f022 0202 	bic.w	r2, r2, #2
 800b194:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b196:	693a      	ldr	r2, [r7, #16]
 800b198:	2164      	movs	r1, #100	; 0x64
 800b19a:	6978      	ldr	r0, [r7, #20]
 800b19c:	f000 fa9e 	bl	800b6dc <SPI_EndRxTxTransaction>
 800b1a0:	4603      	mov	r3, r0
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	d005      	beq.n	800b1b2 <SPI_DMATransmitCplt+0x5e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b1a6:	697b      	ldr	r3, [r7, #20]
 800b1a8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1aa:	f043 0220 	orr.w	r2, r3, #32
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b1b2:	697b      	ldr	r3, [r7, #20]
 800b1b4:	689b      	ldr	r3, [r3, #8]
 800b1b6:	2b00      	cmp	r3, #0
 800b1b8:	d10a      	bne.n	800b1d0 <SPI_DMATransmitCplt+0x7c>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b1ba:	2300      	movs	r3, #0
 800b1bc:	60fb      	str	r3, [r7, #12]
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	68db      	ldr	r3, [r3, #12]
 800b1c4:	60fb      	str	r3, [r7, #12]
 800b1c6:	697b      	ldr	r3, [r7, #20]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	689b      	ldr	r3, [r3, #8]
 800b1cc:	60fb      	str	r3, [r7, #12]
 800b1ce:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800b1d0:	697b      	ldr	r3, [r7, #20]
 800b1d2:	2200      	movs	r2, #0
 800b1d4:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800b1d6:	697b      	ldr	r3, [r7, #20]
 800b1d8:	2201      	movs	r2, #1
 800b1da:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b1de:	697b      	ldr	r3, [r7, #20]
 800b1e0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b1e2:	2b00      	cmp	r3, #0
 800b1e4:	d003      	beq.n	800b1ee <SPI_DMATransmitCplt+0x9a>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b1e6:	6978      	ldr	r0, [r7, #20]
 800b1e8:	f7f8 ff72 	bl	80040d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b1ec:	e002      	b.n	800b1f4 <SPI_DMATransmitCplt+0xa0>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800b1ee:	6978      	ldr	r0, [r7, #20]
 800b1f0:	f7f8 ff57 	bl	80040a2 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b1f4:	3718      	adds	r7, #24
 800b1f6:	46bd      	mov	sp, r7
 800b1f8:	bd80      	pop	{r7, pc}

0800b1fa <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b1fa:	b580      	push	{r7, lr}
 800b1fc:	b084      	sub	sp, #16
 800b1fe:	af00      	add	r7, sp, #0
 800b200:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b206:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b208:	f7fa fdec 	bl	8005de4 <HAL_GetTick>
 800b20c:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	681b      	ldr	r3, [r3, #0]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	f003 0320 	and.w	r3, r3, #32
 800b218:	2b20      	cmp	r3, #32
 800b21a:	d03c      	beq.n	800b296 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b21c:	68fb      	ldr	r3, [r7, #12]
 800b21e:	681b      	ldr	r3, [r3, #0]
 800b220:	685a      	ldr	r2, [r3, #4]
 800b222:	68fb      	ldr	r3, [r7, #12]
 800b224:	681b      	ldr	r3, [r3, #0]
 800b226:	f022 0220 	bic.w	r2, r2, #32
 800b22a:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	689b      	ldr	r3, [r3, #8]
 800b230:	2b00      	cmp	r3, #0
 800b232:	d10d      	bne.n	800b250 <SPI_DMAReceiveCplt+0x56>
 800b234:	68fb      	ldr	r3, [r7, #12]
 800b236:	685b      	ldr	r3, [r3, #4]
 800b238:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b23c:	d108      	bne.n	800b250 <SPI_DMAReceiveCplt+0x56>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	681b      	ldr	r3, [r3, #0]
 800b242:	685a      	ldr	r2, [r3, #4]
 800b244:	68fb      	ldr	r3, [r7, #12]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	f022 0203 	bic.w	r2, r2, #3
 800b24c:	605a      	str	r2, [r3, #4]
 800b24e:	e007      	b.n	800b260 <SPI_DMAReceiveCplt+0x66>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	685a      	ldr	r2, [r3, #4]
 800b256:	68fb      	ldr	r3, [r7, #12]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	f022 0201 	bic.w	r2, r2, #1
 800b25e:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b260:	68ba      	ldr	r2, [r7, #8]
 800b262:	2164      	movs	r1, #100	; 0x64
 800b264:	68f8      	ldr	r0, [r7, #12]
 800b266:	f000 f9e1 	bl	800b62c <SPI_EndRxTransaction>
 800b26a:	4603      	mov	r3, r0
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d002      	beq.n	800b276 <SPI_DMAReceiveCplt+0x7c>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b270:	68fb      	ldr	r3, [r7, #12]
 800b272:	2220      	movs	r2, #32
 800b274:	661a      	str	r2, [r3, #96]	; 0x60
    }

    hspi->RxXferCount = 0U;
 800b276:	68fb      	ldr	r3, [r7, #12]
 800b278:	2200      	movs	r2, #0
 800b27a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800b27e:	68fb      	ldr	r3, [r7, #12]
 800b280:	2201      	movs	r2, #1
 800b282:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d003      	beq.n	800b296 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b28e:	68f8      	ldr	r0, [r7, #12]
 800b290:	f7f8 ff1e 	bl	80040d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b294:	e002      	b.n	800b29c <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800b296:	68f8      	ldr	r0, [r7, #12]
 800b298:	f7f8 fef8 	bl	800408c <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b29c:	3710      	adds	r7, #16
 800b29e:	46bd      	mov	sp, r7
 800b2a0:	bd80      	pop	{r7, pc}

0800b2a2 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b2a2:	b580      	push	{r7, lr}
 800b2a4:	b084      	sub	sp, #16
 800b2a6:	af00      	add	r7, sp, #0
 800b2a8:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b2ae:	60fb      	str	r3, [r7, #12]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b2b0:	f7fa fd98 	bl	8005de4 <HAL_GetTick>
 800b2b4:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) != DMA_CCR_CIRC)
 800b2b6:	687b      	ldr	r3, [r7, #4]
 800b2b8:	681b      	ldr	r3, [r3, #0]
 800b2ba:	681b      	ldr	r3, [r3, #0]
 800b2bc:	f003 0320 	and.w	r3, r3, #32
 800b2c0:	2b20      	cmp	r3, #32
 800b2c2:	d030      	beq.n	800b326 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	681b      	ldr	r3, [r3, #0]
 800b2c8:	685a      	ldr	r2, [r3, #4]
 800b2ca:	68fb      	ldr	r3, [r7, #12]
 800b2cc:	681b      	ldr	r3, [r3, #0]
 800b2ce:	f022 0220 	bic.w	r2, r2, #32
 800b2d2:	605a      	str	r2, [r3, #4]
      }
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800b2d4:	68ba      	ldr	r2, [r7, #8]
 800b2d6:	2164      	movs	r1, #100	; 0x64
 800b2d8:	68f8      	ldr	r0, [r7, #12]
 800b2da:	f000 f9ff 	bl	800b6dc <SPI_EndRxTxTransaction>
 800b2de:	4603      	mov	r3, r0
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	d005      	beq.n	800b2f0 <SPI_DMATransmitReceiveCplt+0x4e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b2e8:	f043 0220 	orr.w	r2, r3, #32
 800b2ec:	68fb      	ldr	r3, [r7, #12]
 800b2ee:	661a      	str	r2, [r3, #96]	; 0x60
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b2f0:	68fb      	ldr	r3, [r7, #12]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	685a      	ldr	r2, [r3, #4]
 800b2f6:	68fb      	ldr	r3, [r7, #12]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f022 0203 	bic.w	r2, r2, #3
 800b2fe:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 800b300:	68fb      	ldr	r3, [r7, #12]
 800b302:	2200      	movs	r2, #0
 800b304:	87da      	strh	r2, [r3, #62]	; 0x3e
    hspi->RxXferCount = 0U;
 800b306:	68fb      	ldr	r3, [r7, #12]
 800b308:	2200      	movs	r2, #0
 800b30a:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
    hspi->State = HAL_SPI_STATE_READY;
 800b30e:	68fb      	ldr	r3, [r7, #12]
 800b310:	2201      	movs	r2, #1
 800b312:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d003      	beq.n	800b326 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800b31e:	68f8      	ldr	r0, [r7, #12]
 800b320:	f7f8 fed6 	bl	80040d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800b324:	e002      	b.n	800b32c <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 800b326:	68f8      	ldr	r0, [r7, #12]
 800b328:	f7f8 fec6 	bl	80040b8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b32c:	3710      	adds	r7, #16
 800b32e:	46bd      	mov	sp, r7
 800b330:	bd80      	pop	{r7, pc}

0800b332 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800b332:	b580      	push	{r7, lr}
 800b334:	b084      	sub	sp, #16
 800b336:	af00      	add	r7, sp, #0
 800b338:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b33e:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800b340:	68f8      	ldr	r0, [r7, #12]
 800b342:	f7ff fedb 	bl	800b0fc <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b346:	bf00      	nop
 800b348:	3710      	adds	r7, #16
 800b34a:	46bd      	mov	sp, r7
 800b34c:	bd80      	pop	{r7, pc}

0800b34e <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b34e:	b580      	push	{r7, lr}
 800b350:	b084      	sub	sp, #16
 800b352:	af00      	add	r7, sp, #0
 800b354:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b35a:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 800b35c:	68f8      	ldr	r0, [r7, #12]
 800b35e:	f7ff fed7 	bl	800b110 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b362:	bf00      	nop
 800b364:	3710      	adds	r7, #16
 800b366:	46bd      	mov	sp, r7
 800b368:	bd80      	pop	{r7, pc}

0800b36a <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800b36a:	b580      	push	{r7, lr}
 800b36c:	b084      	sub	sp, #16
 800b36e:	af00      	add	r7, sp, #0
 800b370:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b376:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 800b378:	68f8      	ldr	r0, [r7, #12]
 800b37a:	f7ff fed3 	bl	800b124 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b37e:	bf00      	nop
 800b380:	3710      	adds	r7, #16
 800b382:	46bd      	mov	sp, r7
 800b384:	bd80      	pop	{r7, pc}

0800b386 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800b386:	b580      	push	{r7, lr}
 800b388:	b084      	sub	sp, #16
 800b38a:	af00      	add	r7, sp, #0
 800b38c:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b392:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800b394:	68fb      	ldr	r3, [r7, #12]
 800b396:	681b      	ldr	r3, [r3, #0]
 800b398:	685a      	ldr	r2, [r3, #4]
 800b39a:	68fb      	ldr	r3, [r7, #12]
 800b39c:	681b      	ldr	r3, [r3, #0]
 800b39e:	f022 0203 	bic.w	r2, r2, #3
 800b3a2:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800b3a4:	68fb      	ldr	r3, [r7, #12]
 800b3a6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b3a8:	f043 0210 	orr.w	r2, r3, #16
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State = HAL_SPI_STATE_READY;
 800b3b0:	68fb      	ldr	r3, [r7, #12]
 800b3b2:	2201      	movs	r2, #1
 800b3b4:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b3b8:	68f8      	ldr	r0, [r7, #12]
 800b3ba:	f7f8 fe89 	bl	80040d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b3be:	bf00      	nop
 800b3c0:	3710      	adds	r7, #16
 800b3c2:	46bd      	mov	sp, r7
 800b3c4:	bd80      	pop	{r7, pc}

0800b3c6 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b3c6:	b580      	push	{r7, lr}
 800b3c8:	b084      	sub	sp, #16
 800b3ca:	af00      	add	r7, sp, #0
 800b3cc:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b3d2:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	2200      	movs	r2, #0
 800b3d8:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 800b3dc:	68fb      	ldr	r3, [r7, #12]
 800b3de:	2200      	movs	r2, #0
 800b3e0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800b3e2:	68f8      	ldr	r0, [r7, #12]
 800b3e4:	f7f8 fe74 	bl	80040d0 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800b3e8:	bf00      	nop
 800b3ea:	3710      	adds	r7, #16
 800b3ec:	46bd      	mov	sp, r7
 800b3ee:	bd80      	pop	{r7, pc}

0800b3f0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b088      	sub	sp, #32
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	60f8      	str	r0, [r7, #12]
 800b3f8:	60b9      	str	r1, [r7, #8]
 800b3fa:	603b      	str	r3, [r7, #0]
 800b3fc:	4613      	mov	r3, r2
 800b3fe:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800b400:	f7fa fcf0 	bl	8005de4 <HAL_GetTick>
 800b404:	4602      	mov	r2, r0
 800b406:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b408:	1a9b      	subs	r3, r3, r2
 800b40a:	683a      	ldr	r2, [r7, #0]
 800b40c:	4413      	add	r3, r2
 800b40e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800b410:	f7fa fce8 	bl	8005de4 <HAL_GetTick>
 800b414:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800b416:	4b39      	ldr	r3, [pc, #228]	; (800b4fc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	015b      	lsls	r3, r3, #5
 800b41c:	0d1b      	lsrs	r3, r3, #20
 800b41e:	69fa      	ldr	r2, [r7, #28]
 800b420:	fb02 f303 	mul.w	r3, r2, r3
 800b424:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b426:	e054      	b.n	800b4d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800b428:	683b      	ldr	r3, [r7, #0]
 800b42a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b42e:	d050      	beq.n	800b4d2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b430:	f7fa fcd8 	bl	8005de4 <HAL_GetTick>
 800b434:	4602      	mov	r2, r0
 800b436:	69bb      	ldr	r3, [r7, #24]
 800b438:	1ad3      	subs	r3, r2, r3
 800b43a:	69fa      	ldr	r2, [r7, #28]
 800b43c:	429a      	cmp	r2, r3
 800b43e:	d902      	bls.n	800b446 <SPI_WaitFlagStateUntilTimeout+0x56>
 800b440:	69fb      	ldr	r3, [r7, #28]
 800b442:	2b00      	cmp	r3, #0
 800b444:	d13d      	bne.n	800b4c2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b446:	68fb      	ldr	r3, [r7, #12]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	685a      	ldr	r2, [r3, #4]
 800b44c:	68fb      	ldr	r3, [r7, #12]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b454:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b456:	68fb      	ldr	r3, [r7, #12]
 800b458:	685b      	ldr	r3, [r3, #4]
 800b45a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b45e:	d111      	bne.n	800b484 <SPI_WaitFlagStateUntilTimeout+0x94>
 800b460:	68fb      	ldr	r3, [r7, #12]
 800b462:	689b      	ldr	r3, [r3, #8]
 800b464:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b468:	d004      	beq.n	800b474 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	689b      	ldr	r3, [r3, #8]
 800b46e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b472:	d107      	bne.n	800b484 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b474:	68fb      	ldr	r3, [r7, #12]
 800b476:	681b      	ldr	r3, [r3, #0]
 800b478:	681a      	ldr	r2, [r3, #0]
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	681b      	ldr	r3, [r3, #0]
 800b47e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b482:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b484:	68fb      	ldr	r3, [r7, #12]
 800b486:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b488:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b48c:	d10f      	bne.n	800b4ae <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800b48e:	68fb      	ldr	r3, [r7, #12]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	681a      	ldr	r2, [r3, #0]
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	681b      	ldr	r3, [r3, #0]
 800b498:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b49c:	601a      	str	r2, [r3, #0]
 800b49e:	68fb      	ldr	r3, [r7, #12]
 800b4a0:	681b      	ldr	r3, [r3, #0]
 800b4a2:	681a      	ldr	r2, [r3, #0]
 800b4a4:	68fb      	ldr	r3, [r7, #12]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b4ac:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b4ae:	68fb      	ldr	r3, [r7, #12]
 800b4b0:	2201      	movs	r2, #1
 800b4b2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b4b6:	68fb      	ldr	r3, [r7, #12]
 800b4b8:	2200      	movs	r2, #0
 800b4ba:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800b4be:	2303      	movs	r3, #3
 800b4c0:	e017      	b.n	800b4f2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b4c2:	697b      	ldr	r3, [r7, #20]
 800b4c4:	2b00      	cmp	r3, #0
 800b4c6:	d101      	bne.n	800b4cc <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800b4cc:	697b      	ldr	r3, [r7, #20]
 800b4ce:	3b01      	subs	r3, #1
 800b4d0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800b4d2:	68fb      	ldr	r3, [r7, #12]
 800b4d4:	681b      	ldr	r3, [r3, #0]
 800b4d6:	689a      	ldr	r2, [r3, #8]
 800b4d8:	68bb      	ldr	r3, [r7, #8]
 800b4da:	4013      	ands	r3, r2
 800b4dc:	68ba      	ldr	r2, [r7, #8]
 800b4de:	429a      	cmp	r2, r3
 800b4e0:	bf0c      	ite	eq
 800b4e2:	2301      	moveq	r3, #1
 800b4e4:	2300      	movne	r3, #0
 800b4e6:	b2db      	uxtb	r3, r3
 800b4e8:	461a      	mov	r2, r3
 800b4ea:	79fb      	ldrb	r3, [r7, #7]
 800b4ec:	429a      	cmp	r2, r3
 800b4ee:	d19b      	bne.n	800b428 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800b4f0:	2300      	movs	r3, #0
}
 800b4f2:	4618      	mov	r0, r3
 800b4f4:	3720      	adds	r7, #32
 800b4f6:	46bd      	mov	sp, r7
 800b4f8:	bd80      	pop	{r7, pc}
 800b4fa:	bf00      	nop
 800b4fc:	200001c4 	.word	0x200001c4

0800b500 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800b500:	b580      	push	{r7, lr}
 800b502:	b08a      	sub	sp, #40	; 0x28
 800b504:	af00      	add	r7, sp, #0
 800b506:	60f8      	str	r0, [r7, #12]
 800b508:	60b9      	str	r1, [r7, #8]
 800b50a:	607a      	str	r2, [r7, #4]
 800b50c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800b50e:	2300      	movs	r3, #0
 800b510:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800b512:	f7fa fc67 	bl	8005de4 <HAL_GetTick>
 800b516:	4602      	mov	r2, r0
 800b518:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800b51a:	1a9b      	subs	r3, r3, r2
 800b51c:	683a      	ldr	r2, [r7, #0]
 800b51e:	4413      	add	r3, r2
 800b520:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 800b522:	f7fa fc5f 	bl	8005de4 <HAL_GetTick>
 800b526:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800b528:	68fb      	ldr	r3, [r7, #12]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	330c      	adds	r3, #12
 800b52e:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800b530:	4b3d      	ldr	r3, [pc, #244]	; (800b628 <SPI_WaitFifoStateUntilTimeout+0x128>)
 800b532:	681a      	ldr	r2, [r3, #0]
 800b534:	4613      	mov	r3, r2
 800b536:	009b      	lsls	r3, r3, #2
 800b538:	4413      	add	r3, r2
 800b53a:	00da      	lsls	r2, r3, #3
 800b53c:	1ad3      	subs	r3, r2, r3
 800b53e:	0d1b      	lsrs	r3, r3, #20
 800b540:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b542:	fb02 f303 	mul.w	r3, r2, r3
 800b546:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800b548:	e060      	b.n	800b60c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800b54a:	68bb      	ldr	r3, [r7, #8]
 800b54c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 800b550:	d107      	bne.n	800b562 <SPI_WaitFifoStateUntilTimeout+0x62>
 800b552:	687b      	ldr	r3, [r7, #4]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d104      	bne.n	800b562 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800b558:	69fb      	ldr	r3, [r7, #28]
 800b55a:	781b      	ldrb	r3, [r3, #0]
 800b55c:	b2db      	uxtb	r3, r3
 800b55e:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800b560:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800b562:	683b      	ldr	r3, [r7, #0]
 800b564:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800b568:	d050      	beq.n	800b60c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800b56a:	f7fa fc3b 	bl	8005de4 <HAL_GetTick>
 800b56e:	4602      	mov	r2, r0
 800b570:	6a3b      	ldr	r3, [r7, #32]
 800b572:	1ad3      	subs	r3, r2, r3
 800b574:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b576:	429a      	cmp	r2, r3
 800b578:	d902      	bls.n	800b580 <SPI_WaitFifoStateUntilTimeout+0x80>
 800b57a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b57c:	2b00      	cmp	r3, #0
 800b57e:	d13d      	bne.n	800b5fc <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800b580:	68fb      	ldr	r3, [r7, #12]
 800b582:	681b      	ldr	r3, [r3, #0]
 800b584:	685a      	ldr	r2, [r3, #4]
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	681b      	ldr	r3, [r3, #0]
 800b58a:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800b58e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b590:	68fb      	ldr	r3, [r7, #12]
 800b592:	685b      	ldr	r3, [r3, #4]
 800b594:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b598:	d111      	bne.n	800b5be <SPI_WaitFifoStateUntilTimeout+0xbe>
 800b59a:	68fb      	ldr	r3, [r7, #12]
 800b59c:	689b      	ldr	r3, [r3, #8]
 800b59e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b5a2:	d004      	beq.n	800b5ae <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b5a4:	68fb      	ldr	r3, [r7, #12]
 800b5a6:	689b      	ldr	r3, [r3, #8]
 800b5a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b5ac:	d107      	bne.n	800b5be <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800b5ae:	68fb      	ldr	r3, [r7, #12]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	681a      	ldr	r2, [r3, #0]
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	681b      	ldr	r3, [r3, #0]
 800b5b8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b5bc:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800b5be:	68fb      	ldr	r3, [r7, #12]
 800b5c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5c2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b5c6:	d10f      	bne.n	800b5e8 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	681a      	ldr	r2, [r3, #0]
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	681b      	ldr	r3, [r3, #0]
 800b5d2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800b5d6:	601a      	str	r2, [r3, #0]
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	681b      	ldr	r3, [r3, #0]
 800b5dc:	681a      	ldr	r2, [r3, #0]
 800b5de:	68fb      	ldr	r3, [r7, #12]
 800b5e0:	681b      	ldr	r3, [r3, #0]
 800b5e2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800b5e6:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800b5e8:	68fb      	ldr	r3, [r7, #12]
 800b5ea:	2201      	movs	r2, #1
 800b5ec:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800b5f0:	68fb      	ldr	r3, [r7, #12]
 800b5f2:	2200      	movs	r2, #0
 800b5f4:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800b5f8:	2303      	movs	r3, #3
 800b5fa:	e010      	b.n	800b61e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800b5fc:	69bb      	ldr	r3, [r7, #24]
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	d101      	bne.n	800b606 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800b602:	2300      	movs	r3, #0
 800b604:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 800b606:	69bb      	ldr	r3, [r7, #24]
 800b608:	3b01      	subs	r3, #1
 800b60a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800b60c:	68fb      	ldr	r3, [r7, #12]
 800b60e:	681b      	ldr	r3, [r3, #0]
 800b610:	689a      	ldr	r2, [r3, #8]
 800b612:	68bb      	ldr	r3, [r7, #8]
 800b614:	4013      	ands	r3, r2
 800b616:	687a      	ldr	r2, [r7, #4]
 800b618:	429a      	cmp	r2, r3
 800b61a:	d196      	bne.n	800b54a <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800b61c:	2300      	movs	r3, #0
}
 800b61e:	4618      	mov	r0, r3
 800b620:	3728      	adds	r7, #40	; 0x28
 800b622:	46bd      	mov	sp, r7
 800b624:	bd80      	pop	{r7, pc}
 800b626:	bf00      	nop
 800b628:	200001c4 	.word	0x200001c4

0800b62c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800b62c:	b580      	push	{r7, lr}
 800b62e:	b086      	sub	sp, #24
 800b630:	af02      	add	r7, sp, #8
 800b632:	60f8      	str	r0, [r7, #12]
 800b634:	60b9      	str	r1, [r7, #8]
 800b636:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	685b      	ldr	r3, [r3, #4]
 800b63c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b640:	d111      	bne.n	800b666 <SPI_EndRxTransaction+0x3a>
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	689b      	ldr	r3, [r3, #8]
 800b646:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b64a:	d004      	beq.n	800b656 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b64c:	68fb      	ldr	r3, [r7, #12]
 800b64e:	689b      	ldr	r3, [r3, #8]
 800b650:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b654:	d107      	bne.n	800b666 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800b656:	68fb      	ldr	r3, [r7, #12]
 800b658:	681b      	ldr	r3, [r3, #0]
 800b65a:	681a      	ldr	r2, [r3, #0]
 800b65c:	68fb      	ldr	r3, [r7, #12]
 800b65e:	681b      	ldr	r3, [r3, #0]
 800b660:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b664:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b666:	687b      	ldr	r3, [r7, #4]
 800b668:	9300      	str	r3, [sp, #0]
 800b66a:	68bb      	ldr	r3, [r7, #8]
 800b66c:	2200      	movs	r2, #0
 800b66e:	2180      	movs	r1, #128	; 0x80
 800b670:	68f8      	ldr	r0, [r7, #12]
 800b672:	f7ff febd 	bl	800b3f0 <SPI_WaitFlagStateUntilTimeout>
 800b676:	4603      	mov	r3, r0
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d007      	beq.n	800b68c <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b67c:	68fb      	ldr	r3, [r7, #12]
 800b67e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b680:	f043 0220 	orr.w	r2, r3, #32
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b688:	2303      	movs	r3, #3
 800b68a:	e023      	b.n	800b6d4 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b68c:	68fb      	ldr	r3, [r7, #12]
 800b68e:	685b      	ldr	r3, [r3, #4]
 800b690:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b694:	d11d      	bne.n	800b6d2 <SPI_EndRxTransaction+0xa6>
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	689b      	ldr	r3, [r3, #8]
 800b69a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b69e:	d004      	beq.n	800b6aa <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800b6a0:	68fb      	ldr	r3, [r7, #12]
 800b6a2:	689b      	ldr	r3, [r3, #8]
 800b6a4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b6a8:	d113      	bne.n	800b6d2 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	9300      	str	r3, [sp, #0]
 800b6ae:	68bb      	ldr	r3, [r7, #8]
 800b6b0:	2200      	movs	r2, #0
 800b6b2:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800b6b6:	68f8      	ldr	r0, [r7, #12]
 800b6b8:	f7ff ff22 	bl	800b500 <SPI_WaitFifoStateUntilTimeout>
 800b6bc:	4603      	mov	r3, r0
 800b6be:	2b00      	cmp	r3, #0
 800b6c0:	d007      	beq.n	800b6d2 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b6c2:	68fb      	ldr	r3, [r7, #12]
 800b6c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b6c6:	f043 0220 	orr.w	r2, r3, #32
 800b6ca:	68fb      	ldr	r3, [r7, #12]
 800b6cc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800b6ce:	2303      	movs	r3, #3
 800b6d0:	e000      	b.n	800b6d4 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800b6d2:	2300      	movs	r3, #0
}
 800b6d4:	4618      	mov	r0, r3
 800b6d6:	3710      	adds	r7, #16
 800b6d8:	46bd      	mov	sp, r7
 800b6da:	bd80      	pop	{r7, pc}

0800b6dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b086      	sub	sp, #24
 800b6e0:	af02      	add	r7, sp, #8
 800b6e2:	60f8      	str	r0, [r7, #12]
 800b6e4:	60b9      	str	r1, [r7, #8]
 800b6e6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b6e8:	687b      	ldr	r3, [r7, #4]
 800b6ea:	9300      	str	r3, [sp, #0]
 800b6ec:	68bb      	ldr	r3, [r7, #8]
 800b6ee:	2200      	movs	r2, #0
 800b6f0:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 800b6f4:	68f8      	ldr	r0, [r7, #12]
 800b6f6:	f7ff ff03 	bl	800b500 <SPI_WaitFifoStateUntilTimeout>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	2b00      	cmp	r3, #0
 800b6fe:	d007      	beq.n	800b710 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b700:	68fb      	ldr	r3, [r7, #12]
 800b702:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b704:	f043 0220 	orr.w	r2, r3, #32
 800b708:	68fb      	ldr	r3, [r7, #12]
 800b70a:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b70c:	2303      	movs	r3, #3
 800b70e:	e027      	b.n	800b760 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	9300      	str	r3, [sp, #0]
 800b714:	68bb      	ldr	r3, [r7, #8]
 800b716:	2200      	movs	r2, #0
 800b718:	2180      	movs	r1, #128	; 0x80
 800b71a:	68f8      	ldr	r0, [r7, #12]
 800b71c:	f7ff fe68 	bl	800b3f0 <SPI_WaitFlagStateUntilTimeout>
 800b720:	4603      	mov	r3, r0
 800b722:	2b00      	cmp	r3, #0
 800b724:	d007      	beq.n	800b736 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b726:	68fb      	ldr	r3, [r7, #12]
 800b728:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b72a:	f043 0220 	orr.w	r2, r3, #32
 800b72e:	68fb      	ldr	r3, [r7, #12]
 800b730:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b732:	2303      	movs	r3, #3
 800b734:	e014      	b.n	800b760 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800b736:	687b      	ldr	r3, [r7, #4]
 800b738:	9300      	str	r3, [sp, #0]
 800b73a:	68bb      	ldr	r3, [r7, #8]
 800b73c:	2200      	movs	r2, #0
 800b73e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800b742:	68f8      	ldr	r0, [r7, #12]
 800b744:	f7ff fedc 	bl	800b500 <SPI_WaitFifoStateUntilTimeout>
 800b748:	4603      	mov	r3, r0
 800b74a:	2b00      	cmp	r3, #0
 800b74c:	d007      	beq.n	800b75e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800b74e:	68fb      	ldr	r3, [r7, #12]
 800b750:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800b752:	f043 0220 	orr.w	r2, r3, #32
 800b756:	68fb      	ldr	r3, [r7, #12]
 800b758:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800b75a:	2303      	movs	r3, #3
 800b75c:	e000      	b.n	800b760 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800b75e:	2300      	movs	r3, #0
}
 800b760:	4618      	mov	r0, r3
 800b762:	3710      	adds	r7, #16
 800b764:	46bd      	mov	sp, r7
 800b766:	bd80      	pop	{r7, pc}

0800b768 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800b768:	b580      	push	{r7, lr}
 800b76a:	b082      	sub	sp, #8
 800b76c:	af00      	add	r7, sp, #0
 800b76e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800b770:	687b      	ldr	r3, [r7, #4]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d101      	bne.n	800b77a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800b776:	2301      	movs	r3, #1
 800b778:	e049      	b.n	800b80e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800b77a:	687b      	ldr	r3, [r7, #4]
 800b77c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b780:	b2db      	uxtb	r3, r3
 800b782:	2b00      	cmp	r3, #0
 800b784:	d106      	bne.n	800b794 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800b786:	687b      	ldr	r3, [r7, #4]
 800b788:	2200      	movs	r2, #0
 800b78a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800b78e:	6878      	ldr	r0, [r7, #4]
 800b790:	f7f9 fb06 	bl	8004da0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	2202      	movs	r2, #2
 800b798:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	681a      	ldr	r2, [r3, #0]
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	3304      	adds	r3, #4
 800b7a4:	4619      	mov	r1, r3
 800b7a6:	4610      	mov	r0, r2
 800b7a8:	f000 fae6 	bl	800bd78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800b7ac:	687b      	ldr	r3, [r7, #4]
 800b7ae:	2201      	movs	r2, #1
 800b7b0:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7b4:	687b      	ldr	r3, [r7, #4]
 800b7b6:	2201      	movs	r2, #1
 800b7b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800b7bc:	687b      	ldr	r3, [r7, #4]
 800b7be:	2201      	movs	r2, #1
 800b7c0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800b7c4:	687b      	ldr	r3, [r7, #4]
 800b7c6:	2201      	movs	r2, #1
 800b7c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800b7cc:	687b      	ldr	r3, [r7, #4]
 800b7ce:	2201      	movs	r2, #1
 800b7d0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	2201      	movs	r2, #1
 800b7d8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2201      	movs	r2, #1
 800b7e0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800b7e4:	687b      	ldr	r3, [r7, #4]
 800b7e6:	2201      	movs	r2, #1
 800b7e8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800b7ec:	687b      	ldr	r3, [r7, #4]
 800b7ee:	2201      	movs	r2, #1
 800b7f0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	2201      	movs	r2, #1
 800b7f8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2201      	movs	r2, #1
 800b800:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800b804:	687b      	ldr	r3, [r7, #4]
 800b806:	2201      	movs	r2, #1
 800b808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800b80c:	2300      	movs	r3, #0
}
 800b80e:	4618      	mov	r0, r3
 800b810:	3708      	adds	r7, #8
 800b812:	46bd      	mov	sp, r7
 800b814:	bd80      	pop	{r7, pc}
	...

0800b818 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800b818:	b480      	push	{r7}
 800b81a:	b085      	sub	sp, #20
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b826:	b2db      	uxtb	r3, r3
 800b828:	2b01      	cmp	r3, #1
 800b82a:	d001      	beq.n	800b830 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800b82c:	2301      	movs	r3, #1
 800b82e:	e04f      	b.n	800b8d0 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	2202      	movs	r2, #2
 800b834:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	68da      	ldr	r2, [r3, #12]
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	f042 0201 	orr.w	r2, r2, #1
 800b846:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	681b      	ldr	r3, [r3, #0]
 800b84c:	4a23      	ldr	r2, [pc, #140]	; (800b8dc <HAL_TIM_Base_Start_IT+0xc4>)
 800b84e:	4293      	cmp	r3, r2
 800b850:	d01d      	beq.n	800b88e <HAL_TIM_Base_Start_IT+0x76>
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	681b      	ldr	r3, [r3, #0]
 800b856:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800b85a:	d018      	beq.n	800b88e <HAL_TIM_Base_Start_IT+0x76>
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	681b      	ldr	r3, [r3, #0]
 800b860:	4a1f      	ldr	r2, [pc, #124]	; (800b8e0 <HAL_TIM_Base_Start_IT+0xc8>)
 800b862:	4293      	cmp	r3, r2
 800b864:	d013      	beq.n	800b88e <HAL_TIM_Base_Start_IT+0x76>
 800b866:	687b      	ldr	r3, [r7, #4]
 800b868:	681b      	ldr	r3, [r3, #0]
 800b86a:	4a1e      	ldr	r2, [pc, #120]	; (800b8e4 <HAL_TIM_Base_Start_IT+0xcc>)
 800b86c:	4293      	cmp	r3, r2
 800b86e:	d00e      	beq.n	800b88e <HAL_TIM_Base_Start_IT+0x76>
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	4a1c      	ldr	r2, [pc, #112]	; (800b8e8 <HAL_TIM_Base_Start_IT+0xd0>)
 800b876:	4293      	cmp	r3, r2
 800b878:	d009      	beq.n	800b88e <HAL_TIM_Base_Start_IT+0x76>
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	681b      	ldr	r3, [r3, #0]
 800b87e:	4a1b      	ldr	r2, [pc, #108]	; (800b8ec <HAL_TIM_Base_Start_IT+0xd4>)
 800b880:	4293      	cmp	r3, r2
 800b882:	d004      	beq.n	800b88e <HAL_TIM_Base_Start_IT+0x76>
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	681b      	ldr	r3, [r3, #0]
 800b888:	4a19      	ldr	r2, [pc, #100]	; (800b8f0 <HAL_TIM_Base_Start_IT+0xd8>)
 800b88a:	4293      	cmp	r3, r2
 800b88c:	d115      	bne.n	800b8ba <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800b88e:	687b      	ldr	r3, [r7, #4]
 800b890:	681b      	ldr	r3, [r3, #0]
 800b892:	689a      	ldr	r2, [r3, #8]
 800b894:	4b17      	ldr	r3, [pc, #92]	; (800b8f4 <HAL_TIM_Base_Start_IT+0xdc>)
 800b896:	4013      	ands	r3, r2
 800b898:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b89a:	68fb      	ldr	r3, [r7, #12]
 800b89c:	2b06      	cmp	r3, #6
 800b89e:	d015      	beq.n	800b8cc <HAL_TIM_Base_Start_IT+0xb4>
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800b8a6:	d011      	beq.n	800b8cc <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800b8a8:	687b      	ldr	r3, [r7, #4]
 800b8aa:	681b      	ldr	r3, [r3, #0]
 800b8ac:	681a      	ldr	r2, [r3, #0]
 800b8ae:	687b      	ldr	r3, [r7, #4]
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	f042 0201 	orr.w	r2, r2, #1
 800b8b6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8b8:	e008      	b.n	800b8cc <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800b8ba:	687b      	ldr	r3, [r7, #4]
 800b8bc:	681b      	ldr	r3, [r3, #0]
 800b8be:	681a      	ldr	r2, [r3, #0]
 800b8c0:	687b      	ldr	r3, [r7, #4]
 800b8c2:	681b      	ldr	r3, [r3, #0]
 800b8c4:	f042 0201 	orr.w	r2, r2, #1
 800b8c8:	601a      	str	r2, [r3, #0]
 800b8ca:	e000      	b.n	800b8ce <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800b8cc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800b8ce:	2300      	movs	r3, #0
}
 800b8d0:	4618      	mov	r0, r3
 800b8d2:	3714      	adds	r7, #20
 800b8d4:	46bd      	mov	sp, r7
 800b8d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8da:	4770      	bx	lr
 800b8dc:	40012c00 	.word	0x40012c00
 800b8e0:	40000400 	.word	0x40000400
 800b8e4:	40000800 	.word	0x40000800
 800b8e8:	40000c00 	.word	0x40000c00
 800b8ec:	40013400 	.word	0x40013400
 800b8f0:	40014000 	.word	0x40014000
 800b8f4:	00010007 	.word	0x00010007

0800b8f8 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b083      	sub	sp, #12
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	68da      	ldr	r2, [r3, #12]
 800b906:	687b      	ldr	r3, [r7, #4]
 800b908:	681b      	ldr	r3, [r3, #0]
 800b90a:	f022 0201 	bic.w	r2, r2, #1
 800b90e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800b910:	687b      	ldr	r3, [r7, #4]
 800b912:	681b      	ldr	r3, [r3, #0]
 800b914:	6a1a      	ldr	r2, [r3, #32]
 800b916:	f241 1311 	movw	r3, #4369	; 0x1111
 800b91a:	4013      	ands	r3, r2
 800b91c:	2b00      	cmp	r3, #0
 800b91e:	d10f      	bne.n	800b940 <HAL_TIM_Base_Stop_IT+0x48>
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	6a1a      	ldr	r2, [r3, #32]
 800b926:	f240 4344 	movw	r3, #1092	; 0x444
 800b92a:	4013      	ands	r3, r2
 800b92c:	2b00      	cmp	r3, #0
 800b92e:	d107      	bne.n	800b940 <HAL_TIM_Base_Stop_IT+0x48>
 800b930:	687b      	ldr	r3, [r7, #4]
 800b932:	681b      	ldr	r3, [r3, #0]
 800b934:	681a      	ldr	r2, [r3, #0]
 800b936:	687b      	ldr	r3, [r7, #4]
 800b938:	681b      	ldr	r3, [r3, #0]
 800b93a:	f022 0201 	bic.w	r2, r2, #1
 800b93e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800b940:	687b      	ldr	r3, [r7, #4]
 800b942:	2201      	movs	r2, #1
 800b944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 800b948:	2300      	movs	r3, #0
}
 800b94a:	4618      	mov	r0, r3
 800b94c:	370c      	adds	r7, #12
 800b94e:	46bd      	mov	sp, r7
 800b950:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b954:	4770      	bx	lr

0800b956 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800b956:	b580      	push	{r7, lr}
 800b958:	b082      	sub	sp, #8
 800b95a:	af00      	add	r7, sp, #0
 800b95c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	681b      	ldr	r3, [r3, #0]
 800b962:	691b      	ldr	r3, [r3, #16]
 800b964:	f003 0302 	and.w	r3, r3, #2
 800b968:	2b02      	cmp	r3, #2
 800b96a:	d122      	bne.n	800b9b2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	68db      	ldr	r3, [r3, #12]
 800b972:	f003 0302 	and.w	r3, r3, #2
 800b976:	2b02      	cmp	r3, #2
 800b978:	d11b      	bne.n	800b9b2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800b97a:	687b      	ldr	r3, [r7, #4]
 800b97c:	681b      	ldr	r3, [r3, #0]
 800b97e:	f06f 0202 	mvn.w	r2, #2
 800b982:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2201      	movs	r2, #1
 800b988:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	699b      	ldr	r3, [r3, #24]
 800b990:	f003 0303 	and.w	r3, r3, #3
 800b994:	2b00      	cmp	r3, #0
 800b996:	d003      	beq.n	800b9a0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800b998:	6878      	ldr	r0, [r7, #4]
 800b99a:	f000 f9ce 	bl	800bd3a <HAL_TIM_IC_CaptureCallback>
 800b99e:	e005      	b.n	800b9ac <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9a0:	6878      	ldr	r0, [r7, #4]
 800b9a2:	f000 f9c0 	bl	800bd26 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9a6:	6878      	ldr	r0, [r7, #4]
 800b9a8:	f000 f9d1 	bl	800bd4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800b9ac:	687b      	ldr	r3, [r7, #4]
 800b9ae:	2200      	movs	r2, #0
 800b9b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	691b      	ldr	r3, [r3, #16]
 800b9b8:	f003 0304 	and.w	r3, r3, #4
 800b9bc:	2b04      	cmp	r3, #4
 800b9be:	d122      	bne.n	800ba06 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800b9c0:	687b      	ldr	r3, [r7, #4]
 800b9c2:	681b      	ldr	r3, [r3, #0]
 800b9c4:	68db      	ldr	r3, [r3, #12]
 800b9c6:	f003 0304 	and.w	r3, r3, #4
 800b9ca:	2b04      	cmp	r3, #4
 800b9cc:	d11b      	bne.n	800ba06 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800b9ce:	687b      	ldr	r3, [r7, #4]
 800b9d0:	681b      	ldr	r3, [r3, #0]
 800b9d2:	f06f 0204 	mvn.w	r2, #4
 800b9d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	2202      	movs	r2, #2
 800b9dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800b9de:	687b      	ldr	r3, [r7, #4]
 800b9e0:	681b      	ldr	r3, [r3, #0]
 800b9e2:	699b      	ldr	r3, [r3, #24]
 800b9e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d003      	beq.n	800b9f4 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800b9ec:	6878      	ldr	r0, [r7, #4]
 800b9ee:	f000 f9a4 	bl	800bd3a <HAL_TIM_IC_CaptureCallback>
 800b9f2:	e005      	b.n	800ba00 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800b9f4:	6878      	ldr	r0, [r7, #4]
 800b9f6:	f000 f996 	bl	800bd26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800b9fa:	6878      	ldr	r0, [r7, #4]
 800b9fc:	f000 f9a7 	bl	800bd4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba00:	687b      	ldr	r3, [r7, #4]
 800ba02:	2200      	movs	r2, #0
 800ba04:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800ba06:	687b      	ldr	r3, [r7, #4]
 800ba08:	681b      	ldr	r3, [r3, #0]
 800ba0a:	691b      	ldr	r3, [r3, #16]
 800ba0c:	f003 0308 	and.w	r3, r3, #8
 800ba10:	2b08      	cmp	r3, #8
 800ba12:	d122      	bne.n	800ba5a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	681b      	ldr	r3, [r3, #0]
 800ba18:	68db      	ldr	r3, [r3, #12]
 800ba1a:	f003 0308 	and.w	r3, r3, #8
 800ba1e:	2b08      	cmp	r3, #8
 800ba20:	d11b      	bne.n	800ba5a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	681b      	ldr	r3, [r3, #0]
 800ba26:	f06f 0208 	mvn.w	r2, #8
 800ba2a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2204      	movs	r2, #4
 800ba30:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800ba32:	687b      	ldr	r3, [r7, #4]
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	69db      	ldr	r3, [r3, #28]
 800ba38:	f003 0303 	and.w	r3, r3, #3
 800ba3c:	2b00      	cmp	r3, #0
 800ba3e:	d003      	beq.n	800ba48 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba40:	6878      	ldr	r0, [r7, #4]
 800ba42:	f000 f97a 	bl	800bd3a <HAL_TIM_IC_CaptureCallback>
 800ba46:	e005      	b.n	800ba54 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba48:	6878      	ldr	r0, [r7, #4]
 800ba4a:	f000 f96c 	bl	800bd26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ba4e:	6878      	ldr	r0, [r7, #4]
 800ba50:	f000 f97d 	bl	800bd4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ba54:	687b      	ldr	r3, [r7, #4]
 800ba56:	2200      	movs	r2, #0
 800ba58:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800ba5a:	687b      	ldr	r3, [r7, #4]
 800ba5c:	681b      	ldr	r3, [r3, #0]
 800ba5e:	691b      	ldr	r3, [r3, #16]
 800ba60:	f003 0310 	and.w	r3, r3, #16
 800ba64:	2b10      	cmp	r3, #16
 800ba66:	d122      	bne.n	800baae <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800ba68:	687b      	ldr	r3, [r7, #4]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	68db      	ldr	r3, [r3, #12]
 800ba6e:	f003 0310 	and.w	r3, r3, #16
 800ba72:	2b10      	cmp	r3, #16
 800ba74:	d11b      	bne.n	800baae <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800ba76:	687b      	ldr	r3, [r7, #4]
 800ba78:	681b      	ldr	r3, [r3, #0]
 800ba7a:	f06f 0210 	mvn.w	r2, #16
 800ba7e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800ba80:	687b      	ldr	r3, [r7, #4]
 800ba82:	2208      	movs	r2, #8
 800ba84:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800ba86:	687b      	ldr	r3, [r7, #4]
 800ba88:	681b      	ldr	r3, [r3, #0]
 800ba8a:	69db      	ldr	r3, [r3, #28]
 800ba8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800ba90:	2b00      	cmp	r3, #0
 800ba92:	d003      	beq.n	800ba9c <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ba94:	6878      	ldr	r0, [r7, #4]
 800ba96:	f000 f950 	bl	800bd3a <HAL_TIM_IC_CaptureCallback>
 800ba9a:	e005      	b.n	800baa8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ba9c:	6878      	ldr	r0, [r7, #4]
 800ba9e:	f000 f942 	bl	800bd26 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800baa2:	6878      	ldr	r0, [r7, #4]
 800baa4:	f000 f953 	bl	800bd4e <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800baa8:	687b      	ldr	r3, [r7, #4]
 800baaa:	2200      	movs	r2, #0
 800baac:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800baae:	687b      	ldr	r3, [r7, #4]
 800bab0:	681b      	ldr	r3, [r3, #0]
 800bab2:	691b      	ldr	r3, [r3, #16]
 800bab4:	f003 0301 	and.w	r3, r3, #1
 800bab8:	2b01      	cmp	r3, #1
 800baba:	d10e      	bne.n	800bada <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800babc:	687b      	ldr	r3, [r7, #4]
 800babe:	681b      	ldr	r3, [r3, #0]
 800bac0:	68db      	ldr	r3, [r3, #12]
 800bac2:	f003 0301 	and.w	r3, r3, #1
 800bac6:	2b01      	cmp	r3, #1
 800bac8:	d107      	bne.n	800bada <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	681b      	ldr	r3, [r3, #0]
 800bace:	f06f 0201 	mvn.w	r2, #1
 800bad2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800bad4:	6878      	ldr	r0, [r7, #4]
 800bad6:	f7f8 f815 	bl	8003b04 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	691b      	ldr	r3, [r3, #16]
 800bae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bae4:	2b80      	cmp	r3, #128	; 0x80
 800bae6:	d10e      	bne.n	800bb06 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bae8:	687b      	ldr	r3, [r7, #4]
 800baea:	681b      	ldr	r3, [r3, #0]
 800baec:	68db      	ldr	r3, [r3, #12]
 800baee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800baf2:	2b80      	cmp	r3, #128	; 0x80
 800baf4:	d107      	bne.n	800bb06 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800bafe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800bb00:	6878      	ldr	r0, [r7, #4]
 800bb02:	f000 faff 	bl	800c104 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	681b      	ldr	r3, [r3, #0]
 800bb0a:	691b      	ldr	r3, [r3, #16]
 800bb0c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bb10:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800bb14:	d10e      	bne.n	800bb34 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	681b      	ldr	r3, [r3, #0]
 800bb1a:	68db      	ldr	r3, [r3, #12]
 800bb1c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bb20:	2b80      	cmp	r3, #128	; 0x80
 800bb22:	d107      	bne.n	800bb34 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800bb24:	687b      	ldr	r3, [r7, #4]
 800bb26:	681b      	ldr	r3, [r3, #0]
 800bb28:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800bb2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800bb2e:	6878      	ldr	r0, [r7, #4]
 800bb30:	f000 faf2 	bl	800c118 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800bb34:	687b      	ldr	r3, [r7, #4]
 800bb36:	681b      	ldr	r3, [r3, #0]
 800bb38:	691b      	ldr	r3, [r3, #16]
 800bb3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb3e:	2b40      	cmp	r3, #64	; 0x40
 800bb40:	d10e      	bne.n	800bb60 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	68db      	ldr	r3, [r3, #12]
 800bb48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800bb4c:	2b40      	cmp	r3, #64	; 0x40
 800bb4e:	d107      	bne.n	800bb60 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	681b      	ldr	r3, [r3, #0]
 800bb54:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800bb58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800bb5a:	6878      	ldr	r0, [r7, #4]
 800bb5c:	f000 f901 	bl	800bd62 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800bb60:	687b      	ldr	r3, [r7, #4]
 800bb62:	681b      	ldr	r3, [r3, #0]
 800bb64:	691b      	ldr	r3, [r3, #16]
 800bb66:	f003 0320 	and.w	r3, r3, #32
 800bb6a:	2b20      	cmp	r3, #32
 800bb6c:	d10e      	bne.n	800bb8c <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	681b      	ldr	r3, [r3, #0]
 800bb72:	68db      	ldr	r3, [r3, #12]
 800bb74:	f003 0320 	and.w	r3, r3, #32
 800bb78:	2b20      	cmp	r3, #32
 800bb7a:	d107      	bne.n	800bb8c <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800bb7c:	687b      	ldr	r3, [r7, #4]
 800bb7e:	681b      	ldr	r3, [r3, #0]
 800bb80:	f06f 0220 	mvn.w	r2, #32
 800bb84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800bb86:	6878      	ldr	r0, [r7, #4]
 800bb88:	f000 fab2 	bl	800c0f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800bb8c:	bf00      	nop
 800bb8e:	3708      	adds	r7, #8
 800bb90:	46bd      	mov	sp, r7
 800bb92:	bd80      	pop	{r7, pc}

0800bb94 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800bb94:	b580      	push	{r7, lr}
 800bb96:	b084      	sub	sp, #16
 800bb98:	af00      	add	r7, sp, #0
 800bb9a:	6078      	str	r0, [r7, #4]
 800bb9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800bb9e:	2300      	movs	r3, #0
 800bba0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bba8:	2b01      	cmp	r3, #1
 800bbaa:	d101      	bne.n	800bbb0 <HAL_TIM_ConfigClockSource+0x1c>
 800bbac:	2302      	movs	r3, #2
 800bbae:	e0b6      	b.n	800bd1e <HAL_TIM_ConfigClockSource+0x18a>
 800bbb0:	687b      	ldr	r3, [r7, #4]
 800bbb2:	2201      	movs	r2, #1
 800bbb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800bbb8:	687b      	ldr	r3, [r7, #4]
 800bbba:	2202      	movs	r2, #2
 800bbbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	681b      	ldr	r3, [r3, #0]
 800bbc4:	689b      	ldr	r3, [r3, #8]
 800bbc6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800bbce:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800bbd2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bbd4:	68bb      	ldr	r3, [r7, #8]
 800bbd6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bbda:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	68ba      	ldr	r2, [r7, #8]
 800bbe2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800bbe4:	683b      	ldr	r3, [r7, #0]
 800bbe6:	681b      	ldr	r3, [r3, #0]
 800bbe8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bbec:	d03e      	beq.n	800bc6c <HAL_TIM_ConfigClockSource+0xd8>
 800bbee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800bbf2:	f200 8087 	bhi.w	800bd04 <HAL_TIM_ConfigClockSource+0x170>
 800bbf6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bbfa:	f000 8086 	beq.w	800bd0a <HAL_TIM_ConfigClockSource+0x176>
 800bbfe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800bc02:	d87f      	bhi.n	800bd04 <HAL_TIM_ConfigClockSource+0x170>
 800bc04:	2b70      	cmp	r3, #112	; 0x70
 800bc06:	d01a      	beq.n	800bc3e <HAL_TIM_ConfigClockSource+0xaa>
 800bc08:	2b70      	cmp	r3, #112	; 0x70
 800bc0a:	d87b      	bhi.n	800bd04 <HAL_TIM_ConfigClockSource+0x170>
 800bc0c:	2b60      	cmp	r3, #96	; 0x60
 800bc0e:	d050      	beq.n	800bcb2 <HAL_TIM_ConfigClockSource+0x11e>
 800bc10:	2b60      	cmp	r3, #96	; 0x60
 800bc12:	d877      	bhi.n	800bd04 <HAL_TIM_ConfigClockSource+0x170>
 800bc14:	2b50      	cmp	r3, #80	; 0x50
 800bc16:	d03c      	beq.n	800bc92 <HAL_TIM_ConfigClockSource+0xfe>
 800bc18:	2b50      	cmp	r3, #80	; 0x50
 800bc1a:	d873      	bhi.n	800bd04 <HAL_TIM_ConfigClockSource+0x170>
 800bc1c:	2b40      	cmp	r3, #64	; 0x40
 800bc1e:	d058      	beq.n	800bcd2 <HAL_TIM_ConfigClockSource+0x13e>
 800bc20:	2b40      	cmp	r3, #64	; 0x40
 800bc22:	d86f      	bhi.n	800bd04 <HAL_TIM_ConfigClockSource+0x170>
 800bc24:	2b30      	cmp	r3, #48	; 0x30
 800bc26:	d064      	beq.n	800bcf2 <HAL_TIM_ConfigClockSource+0x15e>
 800bc28:	2b30      	cmp	r3, #48	; 0x30
 800bc2a:	d86b      	bhi.n	800bd04 <HAL_TIM_ConfigClockSource+0x170>
 800bc2c:	2b20      	cmp	r3, #32
 800bc2e:	d060      	beq.n	800bcf2 <HAL_TIM_ConfigClockSource+0x15e>
 800bc30:	2b20      	cmp	r3, #32
 800bc32:	d867      	bhi.n	800bd04 <HAL_TIM_ConfigClockSource+0x170>
 800bc34:	2b00      	cmp	r3, #0
 800bc36:	d05c      	beq.n	800bcf2 <HAL_TIM_ConfigClockSource+0x15e>
 800bc38:	2b10      	cmp	r3, #16
 800bc3a:	d05a      	beq.n	800bcf2 <HAL_TIM_ConfigClockSource+0x15e>
 800bc3c:	e062      	b.n	800bd04 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bc3e:	687b      	ldr	r3, [r7, #4]
 800bc40:	6818      	ldr	r0, [r3, #0]
 800bc42:	683b      	ldr	r3, [r7, #0]
 800bc44:	6899      	ldr	r1, [r3, #8]
 800bc46:	683b      	ldr	r3, [r7, #0]
 800bc48:	685a      	ldr	r2, [r3, #4]
 800bc4a:	683b      	ldr	r3, [r7, #0]
 800bc4c:	68db      	ldr	r3, [r3, #12]
 800bc4e:	f000 f9a7 	bl	800bfa0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800bc52:	687b      	ldr	r3, [r7, #4]
 800bc54:	681b      	ldr	r3, [r3, #0]
 800bc56:	689b      	ldr	r3, [r3, #8]
 800bc58:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800bc5a:	68bb      	ldr	r3, [r7, #8]
 800bc5c:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800bc60:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800bc62:	687b      	ldr	r3, [r7, #4]
 800bc64:	681b      	ldr	r3, [r3, #0]
 800bc66:	68ba      	ldr	r2, [r7, #8]
 800bc68:	609a      	str	r2, [r3, #8]
      break;
 800bc6a:	e04f      	b.n	800bd0c <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	6818      	ldr	r0, [r3, #0]
 800bc70:	683b      	ldr	r3, [r7, #0]
 800bc72:	6899      	ldr	r1, [r3, #8]
 800bc74:	683b      	ldr	r3, [r7, #0]
 800bc76:	685a      	ldr	r2, [r3, #4]
 800bc78:	683b      	ldr	r3, [r7, #0]
 800bc7a:	68db      	ldr	r3, [r3, #12]
 800bc7c:	f000 f990 	bl	800bfa0 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	681b      	ldr	r3, [r3, #0]
 800bc84:	689a      	ldr	r2, [r3, #8]
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	681b      	ldr	r3, [r3, #0]
 800bc8a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800bc8e:	609a      	str	r2, [r3, #8]
      break;
 800bc90:	e03c      	b.n	800bd0c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	6818      	ldr	r0, [r3, #0]
 800bc96:	683b      	ldr	r3, [r7, #0]
 800bc98:	6859      	ldr	r1, [r3, #4]
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	68db      	ldr	r3, [r3, #12]
 800bc9e:	461a      	mov	r2, r3
 800bca0:	f000 f904 	bl	800beac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	681b      	ldr	r3, [r3, #0]
 800bca8:	2150      	movs	r1, #80	; 0x50
 800bcaa:	4618      	mov	r0, r3
 800bcac:	f000 f95d 	bl	800bf6a <TIM_ITRx_SetConfig>
      break;
 800bcb0:	e02c      	b.n	800bd0c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800bcb2:	687b      	ldr	r3, [r7, #4]
 800bcb4:	6818      	ldr	r0, [r3, #0]
 800bcb6:	683b      	ldr	r3, [r7, #0]
 800bcb8:	6859      	ldr	r1, [r3, #4]
 800bcba:	683b      	ldr	r3, [r7, #0]
 800bcbc:	68db      	ldr	r3, [r3, #12]
 800bcbe:	461a      	mov	r2, r3
 800bcc0:	f000 f923 	bl	800bf0a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800bcc4:	687b      	ldr	r3, [r7, #4]
 800bcc6:	681b      	ldr	r3, [r3, #0]
 800bcc8:	2160      	movs	r1, #96	; 0x60
 800bcca:	4618      	mov	r0, r3
 800bccc:	f000 f94d 	bl	800bf6a <TIM_ITRx_SetConfig>
      break;
 800bcd0:	e01c      	b.n	800bd0c <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	6818      	ldr	r0, [r3, #0]
 800bcd6:	683b      	ldr	r3, [r7, #0]
 800bcd8:	6859      	ldr	r1, [r3, #4]
 800bcda:	683b      	ldr	r3, [r7, #0]
 800bcdc:	68db      	ldr	r3, [r3, #12]
 800bcde:	461a      	mov	r2, r3
 800bce0:	f000 f8e4 	bl	800beac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	681b      	ldr	r3, [r3, #0]
 800bce8:	2140      	movs	r1, #64	; 0x40
 800bcea:	4618      	mov	r0, r3
 800bcec:	f000 f93d 	bl	800bf6a <TIM_ITRx_SetConfig>
      break;
 800bcf0:	e00c      	b.n	800bd0c <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800bcf2:	687b      	ldr	r3, [r7, #4]
 800bcf4:	681a      	ldr	r2, [r3, #0]
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	681b      	ldr	r3, [r3, #0]
 800bcfa:	4619      	mov	r1, r3
 800bcfc:	4610      	mov	r0, r2
 800bcfe:	f000 f934 	bl	800bf6a <TIM_ITRx_SetConfig>
      break;
 800bd02:	e003      	b.n	800bd0c <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800bd04:	2301      	movs	r3, #1
 800bd06:	73fb      	strb	r3, [r7, #15]
      break;
 800bd08:	e000      	b.n	800bd0c <HAL_TIM_ConfigClockSource+0x178>
      break;
 800bd0a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800bd0c:	687b      	ldr	r3, [r7, #4]
 800bd0e:	2201      	movs	r2, #1
 800bd10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	2200      	movs	r2, #0
 800bd18:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800bd1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800bd1e:	4618      	mov	r0, r3
 800bd20:	3710      	adds	r7, #16
 800bd22:	46bd      	mov	sp, r7
 800bd24:	bd80      	pop	{r7, pc}

0800bd26 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800bd26:	b480      	push	{r7}
 800bd28:	b083      	sub	sp, #12
 800bd2a:	af00      	add	r7, sp, #0
 800bd2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800bd2e:	bf00      	nop
 800bd30:	370c      	adds	r7, #12
 800bd32:	46bd      	mov	sp, r7
 800bd34:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd38:	4770      	bx	lr

0800bd3a <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800bd3a:	b480      	push	{r7}
 800bd3c:	b083      	sub	sp, #12
 800bd3e:	af00      	add	r7, sp, #0
 800bd40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800bd42:	bf00      	nop
 800bd44:	370c      	adds	r7, #12
 800bd46:	46bd      	mov	sp, r7
 800bd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd4c:	4770      	bx	lr

0800bd4e <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800bd4e:	b480      	push	{r7}
 800bd50:	b083      	sub	sp, #12
 800bd52:	af00      	add	r7, sp, #0
 800bd54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800bd56:	bf00      	nop
 800bd58:	370c      	adds	r7, #12
 800bd5a:	46bd      	mov	sp, r7
 800bd5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd60:	4770      	bx	lr

0800bd62 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800bd62:	b480      	push	{r7}
 800bd64:	b083      	sub	sp, #12
 800bd66:	af00      	add	r7, sp, #0
 800bd68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800bd6a:	bf00      	nop
 800bd6c:	370c      	adds	r7, #12
 800bd6e:	46bd      	mov	sp, r7
 800bd70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd74:	4770      	bx	lr
	...

0800bd78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800bd78:	b480      	push	{r7}
 800bd7a:	b085      	sub	sp, #20
 800bd7c:	af00      	add	r7, sp, #0
 800bd7e:	6078      	str	r0, [r7, #4]
 800bd80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800bd88:	687b      	ldr	r3, [r7, #4]
 800bd8a:	4a40      	ldr	r2, [pc, #256]	; (800be8c <TIM_Base_SetConfig+0x114>)
 800bd8c:	4293      	cmp	r3, r2
 800bd8e:	d013      	beq.n	800bdb8 <TIM_Base_SetConfig+0x40>
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd96:	d00f      	beq.n	800bdb8 <TIM_Base_SetConfig+0x40>
 800bd98:	687b      	ldr	r3, [r7, #4]
 800bd9a:	4a3d      	ldr	r2, [pc, #244]	; (800be90 <TIM_Base_SetConfig+0x118>)
 800bd9c:	4293      	cmp	r3, r2
 800bd9e:	d00b      	beq.n	800bdb8 <TIM_Base_SetConfig+0x40>
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	4a3c      	ldr	r2, [pc, #240]	; (800be94 <TIM_Base_SetConfig+0x11c>)
 800bda4:	4293      	cmp	r3, r2
 800bda6:	d007      	beq.n	800bdb8 <TIM_Base_SetConfig+0x40>
 800bda8:	687b      	ldr	r3, [r7, #4]
 800bdaa:	4a3b      	ldr	r2, [pc, #236]	; (800be98 <TIM_Base_SetConfig+0x120>)
 800bdac:	4293      	cmp	r3, r2
 800bdae:	d003      	beq.n	800bdb8 <TIM_Base_SetConfig+0x40>
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	4a3a      	ldr	r2, [pc, #232]	; (800be9c <TIM_Base_SetConfig+0x124>)
 800bdb4:	4293      	cmp	r3, r2
 800bdb6:	d108      	bne.n	800bdca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800bdb8:	68fb      	ldr	r3, [r7, #12]
 800bdba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bdbe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800bdc0:	683b      	ldr	r3, [r7, #0]
 800bdc2:	685b      	ldr	r3, [r3, #4]
 800bdc4:	68fa      	ldr	r2, [r7, #12]
 800bdc6:	4313      	orrs	r3, r2
 800bdc8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800bdca:	687b      	ldr	r3, [r7, #4]
 800bdcc:	4a2f      	ldr	r2, [pc, #188]	; (800be8c <TIM_Base_SetConfig+0x114>)
 800bdce:	4293      	cmp	r3, r2
 800bdd0:	d01f      	beq.n	800be12 <TIM_Base_SetConfig+0x9a>
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bdd8:	d01b      	beq.n	800be12 <TIM_Base_SetConfig+0x9a>
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	4a2c      	ldr	r2, [pc, #176]	; (800be90 <TIM_Base_SetConfig+0x118>)
 800bdde:	4293      	cmp	r3, r2
 800bde0:	d017      	beq.n	800be12 <TIM_Base_SetConfig+0x9a>
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	4a2b      	ldr	r2, [pc, #172]	; (800be94 <TIM_Base_SetConfig+0x11c>)
 800bde6:	4293      	cmp	r3, r2
 800bde8:	d013      	beq.n	800be12 <TIM_Base_SetConfig+0x9a>
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	4a2a      	ldr	r2, [pc, #168]	; (800be98 <TIM_Base_SetConfig+0x120>)
 800bdee:	4293      	cmp	r3, r2
 800bdf0:	d00f      	beq.n	800be12 <TIM_Base_SetConfig+0x9a>
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	4a29      	ldr	r2, [pc, #164]	; (800be9c <TIM_Base_SetConfig+0x124>)
 800bdf6:	4293      	cmp	r3, r2
 800bdf8:	d00b      	beq.n	800be12 <TIM_Base_SetConfig+0x9a>
 800bdfa:	687b      	ldr	r3, [r7, #4]
 800bdfc:	4a28      	ldr	r2, [pc, #160]	; (800bea0 <TIM_Base_SetConfig+0x128>)
 800bdfe:	4293      	cmp	r3, r2
 800be00:	d007      	beq.n	800be12 <TIM_Base_SetConfig+0x9a>
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	4a27      	ldr	r2, [pc, #156]	; (800bea4 <TIM_Base_SetConfig+0x12c>)
 800be06:	4293      	cmp	r3, r2
 800be08:	d003      	beq.n	800be12 <TIM_Base_SetConfig+0x9a>
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	4a26      	ldr	r2, [pc, #152]	; (800bea8 <TIM_Base_SetConfig+0x130>)
 800be0e:	4293      	cmp	r3, r2
 800be10:	d108      	bne.n	800be24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800be18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800be1a:	683b      	ldr	r3, [r7, #0]
 800be1c:	68db      	ldr	r3, [r3, #12]
 800be1e:	68fa      	ldr	r2, [r7, #12]
 800be20:	4313      	orrs	r3, r2
 800be22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800be2a:	683b      	ldr	r3, [r7, #0]
 800be2c:	695b      	ldr	r3, [r3, #20]
 800be2e:	4313      	orrs	r3, r2
 800be30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800be32:	687b      	ldr	r3, [r7, #4]
 800be34:	68fa      	ldr	r2, [r7, #12]
 800be36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800be38:	683b      	ldr	r3, [r7, #0]
 800be3a:	689a      	ldr	r2, [r3, #8]
 800be3c:	687b      	ldr	r3, [r7, #4]
 800be3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800be40:	683b      	ldr	r3, [r7, #0]
 800be42:	681a      	ldr	r2, [r3, #0]
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	4a10      	ldr	r2, [pc, #64]	; (800be8c <TIM_Base_SetConfig+0x114>)
 800be4c:	4293      	cmp	r3, r2
 800be4e:	d00f      	beq.n	800be70 <TIM_Base_SetConfig+0xf8>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	4a12      	ldr	r2, [pc, #72]	; (800be9c <TIM_Base_SetConfig+0x124>)
 800be54:	4293      	cmp	r3, r2
 800be56:	d00b      	beq.n	800be70 <TIM_Base_SetConfig+0xf8>
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	4a11      	ldr	r2, [pc, #68]	; (800bea0 <TIM_Base_SetConfig+0x128>)
 800be5c:	4293      	cmp	r3, r2
 800be5e:	d007      	beq.n	800be70 <TIM_Base_SetConfig+0xf8>
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	4a10      	ldr	r2, [pc, #64]	; (800bea4 <TIM_Base_SetConfig+0x12c>)
 800be64:	4293      	cmp	r3, r2
 800be66:	d003      	beq.n	800be70 <TIM_Base_SetConfig+0xf8>
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	4a0f      	ldr	r2, [pc, #60]	; (800bea8 <TIM_Base_SetConfig+0x130>)
 800be6c:	4293      	cmp	r3, r2
 800be6e:	d103      	bne.n	800be78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800be70:	683b      	ldr	r3, [r7, #0]
 800be72:	691a      	ldr	r2, [r3, #16]
 800be74:	687b      	ldr	r3, [r7, #4]
 800be76:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2201      	movs	r2, #1
 800be7c:	615a      	str	r2, [r3, #20]
}
 800be7e:	bf00      	nop
 800be80:	3714      	adds	r7, #20
 800be82:	46bd      	mov	sp, r7
 800be84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be88:	4770      	bx	lr
 800be8a:	bf00      	nop
 800be8c:	40012c00 	.word	0x40012c00
 800be90:	40000400 	.word	0x40000400
 800be94:	40000800 	.word	0x40000800
 800be98:	40000c00 	.word	0x40000c00
 800be9c:	40013400 	.word	0x40013400
 800bea0:	40014000 	.word	0x40014000
 800bea4:	40014400 	.word	0x40014400
 800bea8:	40014800 	.word	0x40014800

0800beac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800beac:	b480      	push	{r7}
 800beae:	b087      	sub	sp, #28
 800beb0:	af00      	add	r7, sp, #0
 800beb2:	60f8      	str	r0, [r7, #12]
 800beb4:	60b9      	str	r1, [r7, #8]
 800beb6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	6a1b      	ldr	r3, [r3, #32]
 800bebc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800bebe:	68fb      	ldr	r3, [r7, #12]
 800bec0:	6a1b      	ldr	r3, [r3, #32]
 800bec2:	f023 0201 	bic.w	r2, r3, #1
 800bec6:	68fb      	ldr	r3, [r7, #12]
 800bec8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	699b      	ldr	r3, [r3, #24]
 800bece:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800bed0:	693b      	ldr	r3, [r7, #16]
 800bed2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800bed6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800bed8:	687b      	ldr	r3, [r7, #4]
 800beda:	011b      	lsls	r3, r3, #4
 800bedc:	693a      	ldr	r2, [r7, #16]
 800bede:	4313      	orrs	r3, r2
 800bee0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800bee2:	697b      	ldr	r3, [r7, #20]
 800bee4:	f023 030a 	bic.w	r3, r3, #10
 800bee8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800beea:	697a      	ldr	r2, [r7, #20]
 800beec:	68bb      	ldr	r3, [r7, #8]
 800beee:	4313      	orrs	r3, r2
 800bef0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800bef2:	68fb      	ldr	r3, [r7, #12]
 800bef4:	693a      	ldr	r2, [r7, #16]
 800bef6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bef8:	68fb      	ldr	r3, [r7, #12]
 800befa:	697a      	ldr	r2, [r7, #20]
 800befc:	621a      	str	r2, [r3, #32]
}
 800befe:	bf00      	nop
 800bf00:	371c      	adds	r7, #28
 800bf02:	46bd      	mov	sp, r7
 800bf04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf08:	4770      	bx	lr

0800bf0a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800bf0a:	b480      	push	{r7}
 800bf0c:	b087      	sub	sp, #28
 800bf0e:	af00      	add	r7, sp, #0
 800bf10:	60f8      	str	r0, [r7, #12]
 800bf12:	60b9      	str	r1, [r7, #8]
 800bf14:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800bf16:	68fb      	ldr	r3, [r7, #12]
 800bf18:	6a1b      	ldr	r3, [r3, #32]
 800bf1a:	f023 0210 	bic.w	r2, r3, #16
 800bf1e:	68fb      	ldr	r3, [r7, #12]
 800bf20:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	699b      	ldr	r3, [r3, #24]
 800bf26:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	6a1b      	ldr	r3, [r3, #32]
 800bf2c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800bf2e:	697b      	ldr	r3, [r7, #20]
 800bf30:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800bf34:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800bf36:	687b      	ldr	r3, [r7, #4]
 800bf38:	031b      	lsls	r3, r3, #12
 800bf3a:	697a      	ldr	r2, [r7, #20]
 800bf3c:	4313      	orrs	r3, r2
 800bf3e:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800bf40:	693b      	ldr	r3, [r7, #16]
 800bf42:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800bf46:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800bf48:	68bb      	ldr	r3, [r7, #8]
 800bf4a:	011b      	lsls	r3, r3, #4
 800bf4c:	693a      	ldr	r2, [r7, #16]
 800bf4e:	4313      	orrs	r3, r2
 800bf50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	697a      	ldr	r2, [r7, #20]
 800bf56:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	693a      	ldr	r2, [r7, #16]
 800bf5c:	621a      	str	r2, [r3, #32]
}
 800bf5e:	bf00      	nop
 800bf60:	371c      	adds	r7, #28
 800bf62:	46bd      	mov	sp, r7
 800bf64:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf68:	4770      	bx	lr

0800bf6a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800bf6a:	b480      	push	{r7}
 800bf6c:	b085      	sub	sp, #20
 800bf6e:	af00      	add	r7, sp, #0
 800bf70:	6078      	str	r0, [r7, #4]
 800bf72:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800bf74:	687b      	ldr	r3, [r7, #4]
 800bf76:	689b      	ldr	r3, [r3, #8]
 800bf78:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800bf7a:	68fb      	ldr	r3, [r7, #12]
 800bf7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800bf80:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800bf82:	683a      	ldr	r2, [r7, #0]
 800bf84:	68fb      	ldr	r3, [r7, #12]
 800bf86:	4313      	orrs	r3, r2
 800bf88:	f043 0307 	orr.w	r3, r3, #7
 800bf8c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bf8e:	687b      	ldr	r3, [r7, #4]
 800bf90:	68fa      	ldr	r2, [r7, #12]
 800bf92:	609a      	str	r2, [r3, #8]
}
 800bf94:	bf00      	nop
 800bf96:	3714      	adds	r7, #20
 800bf98:	46bd      	mov	sp, r7
 800bf9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf9e:	4770      	bx	lr

0800bfa0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800bfa0:	b480      	push	{r7}
 800bfa2:	b087      	sub	sp, #28
 800bfa4:	af00      	add	r7, sp, #0
 800bfa6:	60f8      	str	r0, [r7, #12]
 800bfa8:	60b9      	str	r1, [r7, #8]
 800bfaa:	607a      	str	r2, [r7, #4]
 800bfac:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800bfae:	68fb      	ldr	r3, [r7, #12]
 800bfb0:	689b      	ldr	r3, [r3, #8]
 800bfb2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800bfb4:	697b      	ldr	r3, [r7, #20]
 800bfb6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800bfba:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800bfbc:	683b      	ldr	r3, [r7, #0]
 800bfbe:	021a      	lsls	r2, r3, #8
 800bfc0:	687b      	ldr	r3, [r7, #4]
 800bfc2:	431a      	orrs	r2, r3
 800bfc4:	68bb      	ldr	r3, [r7, #8]
 800bfc6:	4313      	orrs	r3, r2
 800bfc8:	697a      	ldr	r2, [r7, #20]
 800bfca:	4313      	orrs	r3, r2
 800bfcc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	697a      	ldr	r2, [r7, #20]
 800bfd2:	609a      	str	r2, [r3, #8]
}
 800bfd4:	bf00      	nop
 800bfd6:	371c      	adds	r7, #28
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bfde:	4770      	bx	lr

0800bfe0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800bfe0:	b480      	push	{r7}
 800bfe2:	b085      	sub	sp, #20
 800bfe4:	af00      	add	r7, sp, #0
 800bfe6:	6078      	str	r0, [r7, #4]
 800bfe8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800bff0:	2b01      	cmp	r3, #1
 800bff2:	d101      	bne.n	800bff8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800bff4:	2302      	movs	r3, #2
 800bff6:	e068      	b.n	800c0ca <HAL_TIMEx_MasterConfigSynchronization+0xea>
 800bff8:	687b      	ldr	r3, [r7, #4]
 800bffa:	2201      	movs	r2, #1
 800bffc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	2202      	movs	r2, #2
 800c004:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800c008:	687b      	ldr	r3, [r7, #4]
 800c00a:	681b      	ldr	r3, [r3, #0]
 800c00c:	685b      	ldr	r3, [r3, #4]
 800c00e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	689b      	ldr	r3, [r3, #8]
 800c016:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	681b      	ldr	r3, [r3, #0]
 800c01c:	4a2e      	ldr	r2, [pc, #184]	; (800c0d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c01e:	4293      	cmp	r3, r2
 800c020:	d004      	beq.n	800c02c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800c022:	687b      	ldr	r3, [r7, #4]
 800c024:	681b      	ldr	r3, [r3, #0]
 800c026:	4a2d      	ldr	r2, [pc, #180]	; (800c0dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c028:	4293      	cmp	r3, r2
 800c02a:	d108      	bne.n	800c03e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800c02c:	68fb      	ldr	r3, [r7, #12]
 800c02e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800c032:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	685b      	ldr	r3, [r3, #4]
 800c038:	68fa      	ldr	r2, [r7, #12]
 800c03a:	4313      	orrs	r3, r2
 800c03c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c044:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800c046:	683b      	ldr	r3, [r7, #0]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	68fa      	ldr	r2, [r7, #12]
 800c04c:	4313      	orrs	r3, r2
 800c04e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	68fa      	ldr	r2, [r7, #12]
 800c056:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800c058:	687b      	ldr	r3, [r7, #4]
 800c05a:	681b      	ldr	r3, [r3, #0]
 800c05c:	4a1e      	ldr	r2, [pc, #120]	; (800c0d8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800c05e:	4293      	cmp	r3, r2
 800c060:	d01d      	beq.n	800c09e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c062:	687b      	ldr	r3, [r7, #4]
 800c064:	681b      	ldr	r3, [r3, #0]
 800c066:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c06a:	d018      	beq.n	800c09e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	681b      	ldr	r3, [r3, #0]
 800c070:	4a1b      	ldr	r2, [pc, #108]	; (800c0e0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800c072:	4293      	cmp	r3, r2
 800c074:	d013      	beq.n	800c09e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	4a1a      	ldr	r2, [pc, #104]	; (800c0e4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800c07c:	4293      	cmp	r3, r2
 800c07e:	d00e      	beq.n	800c09e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c080:	687b      	ldr	r3, [r7, #4]
 800c082:	681b      	ldr	r3, [r3, #0]
 800c084:	4a18      	ldr	r2, [pc, #96]	; (800c0e8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800c086:	4293      	cmp	r3, r2
 800c088:	d009      	beq.n	800c09e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	4a13      	ldr	r2, [pc, #76]	; (800c0dc <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800c090:	4293      	cmp	r3, r2
 800c092:	d004      	beq.n	800c09e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	681b      	ldr	r3, [r3, #0]
 800c098:	4a14      	ldr	r2, [pc, #80]	; (800c0ec <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800c09a:	4293      	cmp	r3, r2
 800c09c:	d10c      	bne.n	800c0b8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800c09e:	68bb      	ldr	r3, [r7, #8]
 800c0a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c0a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800c0a6:	683b      	ldr	r3, [r7, #0]
 800c0a8:	689b      	ldr	r3, [r3, #8]
 800c0aa:	68ba      	ldr	r2, [r7, #8]
 800c0ac:	4313      	orrs	r3, r2
 800c0ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	681b      	ldr	r3, [r3, #0]
 800c0b4:	68ba      	ldr	r2, [r7, #8]
 800c0b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	2201      	movs	r2, #1
 800c0bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	2200      	movs	r2, #0
 800c0c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c0c8:	2300      	movs	r3, #0
}
 800c0ca:	4618      	mov	r0, r3
 800c0cc:	3714      	adds	r7, #20
 800c0ce:	46bd      	mov	sp, r7
 800c0d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0d4:	4770      	bx	lr
 800c0d6:	bf00      	nop
 800c0d8:	40012c00 	.word	0x40012c00
 800c0dc:	40013400 	.word	0x40013400
 800c0e0:	40000400 	.word	0x40000400
 800c0e4:	40000800 	.word	0x40000800
 800c0e8:	40000c00 	.word	0x40000c00
 800c0ec:	40014000 	.word	0x40014000

0800c0f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800c0f0:	b480      	push	{r7}
 800c0f2:	b083      	sub	sp, #12
 800c0f4:	af00      	add	r7, sp, #0
 800c0f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800c0f8:	bf00      	nop
 800c0fa:	370c      	adds	r7, #12
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c102:	4770      	bx	lr

0800c104 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800c104:	b480      	push	{r7}
 800c106:	b083      	sub	sp, #12
 800c108:	af00      	add	r7, sp, #0
 800c10a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800c10c:	bf00      	nop
 800c10e:	370c      	adds	r7, #12
 800c110:	46bd      	mov	sp, r7
 800c112:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c116:	4770      	bx	lr

0800c118 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800c118:	b480      	push	{r7}
 800c11a:	b083      	sub	sp, #12
 800c11c:	af00      	add	r7, sp, #0
 800c11e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800c120:	bf00      	nop
 800c122:	370c      	adds	r7, #12
 800c124:	46bd      	mov	sp, r7
 800c126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12a:	4770      	bx	lr

0800c12c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b082      	sub	sp, #8
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	2b00      	cmp	r3, #0
 800c138:	d101      	bne.n	800c13e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800c13a:	2301      	movs	r3, #1
 800c13c:	e040      	b.n	800c1c0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c142:	2b00      	cmp	r3, #0
 800c144:	d106      	bne.n	800c154 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800c146:	687b      	ldr	r3, [r7, #4]
 800c148:	2200      	movs	r2, #0
 800c14a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800c14e:	6878      	ldr	r0, [r7, #4]
 800c150:	f7f8 fe4c 	bl	8004dec <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	2224      	movs	r2, #36	; 0x24
 800c158:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 800c15a:	687b      	ldr	r3, [r7, #4]
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	681a      	ldr	r2, [r3, #0]
 800c160:	687b      	ldr	r3, [r7, #4]
 800c162:	681b      	ldr	r3, [r3, #0]
 800c164:	f022 0201 	bic.w	r2, r2, #1
 800c168:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800c16a:	6878      	ldr	r0, [r7, #4]
 800c16c:	f000 fc0a 	bl	800c984 <UART_SetConfig>
 800c170:	4603      	mov	r3, r0
 800c172:	2b01      	cmp	r3, #1
 800c174:	d101      	bne.n	800c17a <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 800c176:	2301      	movs	r3, #1
 800c178:	e022      	b.n	800c1c0 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c17e:	2b00      	cmp	r3, #0
 800c180:	d002      	beq.n	800c188 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800c182:	6878      	ldr	r0, [r7, #4]
 800c184:	f000 feb6 	bl	800cef4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	685a      	ldr	r2, [r3, #4]
 800c18e:	687b      	ldr	r3, [r7, #4]
 800c190:	681b      	ldr	r3, [r3, #0]
 800c192:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800c196:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	689a      	ldr	r2, [r3, #8]
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	681b      	ldr	r3, [r3, #0]
 800c1a2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800c1a6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800c1a8:	687b      	ldr	r3, [r7, #4]
 800c1aa:	681b      	ldr	r3, [r3, #0]
 800c1ac:	681a      	ldr	r2, [r3, #0]
 800c1ae:	687b      	ldr	r3, [r7, #4]
 800c1b0:	681b      	ldr	r3, [r3, #0]
 800c1b2:	f042 0201 	orr.w	r2, r2, #1
 800c1b6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800c1b8:	6878      	ldr	r0, [r7, #4]
 800c1ba:	f000 ff3d 	bl	800d038 <UART_CheckIdleState>
 800c1be:	4603      	mov	r3, r0
}
 800c1c0:	4618      	mov	r0, r3
 800c1c2:	3708      	adds	r7, #8
 800c1c4:	46bd      	mov	sp, r7
 800c1c6:	bd80      	pop	{r7, pc}

0800c1c8 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c1c8:	b580      	push	{r7, lr}
 800c1ca:	b08a      	sub	sp, #40	; 0x28
 800c1cc:	af00      	add	r7, sp, #0
 800c1ce:	60f8      	str	r0, [r7, #12]
 800c1d0:	60b9      	str	r1, [r7, #8]
 800c1d2:	4613      	mov	r3, r2
 800c1d4:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800c1da:	2b20      	cmp	r3, #32
 800c1dc:	d142      	bne.n	800c264 <HAL_UART_Receive_IT+0x9c>
  {
    if ((pData == NULL) || (Size == 0U))
 800c1de:	68bb      	ldr	r3, [r7, #8]
 800c1e0:	2b00      	cmp	r3, #0
 800c1e2:	d002      	beq.n	800c1ea <HAL_UART_Receive_IT+0x22>
 800c1e4:	88fb      	ldrh	r3, [r7, #6]
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d101      	bne.n	800c1ee <HAL_UART_Receive_IT+0x26>
    {
      return HAL_ERROR;
 800c1ea:	2301      	movs	r3, #1
 800c1ec:	e03b      	b.n	800c266 <HAL_UART_Receive_IT+0x9e>
    }

    __HAL_LOCK(huart);
 800c1ee:	68fb      	ldr	r3, [r7, #12]
 800c1f0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800c1f4:	2b01      	cmp	r3, #1
 800c1f6:	d101      	bne.n	800c1fc <HAL_UART_Receive_IT+0x34>
 800c1f8:	2302      	movs	r3, #2
 800c1fa:	e034      	b.n	800c266 <HAL_UART_Receive_IT+0x9e>
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	2201      	movs	r2, #1
 800c200:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c204:	68fb      	ldr	r3, [r7, #12]
 800c206:	2200      	movs	r2, #0
 800c208:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c20a:	68fb      	ldr	r3, [r7, #12]
 800c20c:	681b      	ldr	r3, [r3, #0]
 800c20e:	4a18      	ldr	r2, [pc, #96]	; (800c270 <HAL_UART_Receive_IT+0xa8>)
 800c210:	4293      	cmp	r3, r2
 800c212:	d01f      	beq.n	800c254 <HAL_UART_Receive_IT+0x8c>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c214:	68fb      	ldr	r3, [r7, #12]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	685b      	ldr	r3, [r3, #4]
 800c21a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d018      	beq.n	800c254 <HAL_UART_Receive_IT+0x8c>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c228:	697b      	ldr	r3, [r7, #20]
 800c22a:	e853 3f00 	ldrex	r3, [r3]
 800c22e:	613b      	str	r3, [r7, #16]
   return(result);
 800c230:	693b      	ldr	r3, [r7, #16]
 800c232:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800c236:	627b      	str	r3, [r7, #36]	; 0x24
 800c238:	68fb      	ldr	r3, [r7, #12]
 800c23a:	681b      	ldr	r3, [r3, #0]
 800c23c:	461a      	mov	r2, r3
 800c23e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c240:	623b      	str	r3, [r7, #32]
 800c242:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c244:	69f9      	ldr	r1, [r7, #28]
 800c246:	6a3a      	ldr	r2, [r7, #32]
 800c248:	e841 2300 	strex	r3, r2, [r1]
 800c24c:	61bb      	str	r3, [r7, #24]
   return(result);
 800c24e:	69bb      	ldr	r3, [r7, #24]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d1e6      	bne.n	800c222 <HAL_UART_Receive_IT+0x5a>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800c254:	88fb      	ldrh	r3, [r7, #6]
 800c256:	461a      	mov	r2, r3
 800c258:	68b9      	ldr	r1, [r7, #8]
 800c25a:	68f8      	ldr	r0, [r7, #12]
 800c25c:	f000 fffa 	bl	800d254 <UART_Start_Receive_IT>
 800c260:	4603      	mov	r3, r0
 800c262:	e000      	b.n	800c266 <HAL_UART_Receive_IT+0x9e>
  }
  else
  {
    return HAL_BUSY;
 800c264:	2302      	movs	r3, #2
  }
}
 800c266:	4618      	mov	r0, r3
 800c268:	3728      	adds	r7, #40	; 0x28
 800c26a:	46bd      	mov	sp, r7
 800c26c:	bd80      	pop	{r7, pc}
 800c26e:	bf00      	nop
 800c270:	40008000 	.word	0x40008000

0800c274 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800c274:	b580      	push	{r7, lr}
 800c276:	b08a      	sub	sp, #40	; 0x28
 800c278:	af00      	add	r7, sp, #0
 800c27a:	60f8      	str	r0, [r7, #12]
 800c27c:	60b9      	str	r1, [r7, #8]
 800c27e:	4613      	mov	r3, r2
 800c280:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800c282:	68fb      	ldr	r3, [r7, #12]
 800c284:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800c286:	2b20      	cmp	r3, #32
 800c288:	d178      	bne.n	800c37c <HAL_UART_Transmit_DMA+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 800c28a:	68bb      	ldr	r3, [r7, #8]
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d002      	beq.n	800c296 <HAL_UART_Transmit_DMA+0x22>
 800c290:	88fb      	ldrh	r3, [r7, #6]
 800c292:	2b00      	cmp	r3, #0
 800c294:	d101      	bne.n	800c29a <HAL_UART_Transmit_DMA+0x26>
    {
      return HAL_ERROR;
 800c296:	2301      	movs	r3, #1
 800c298:	e071      	b.n	800c37e <HAL_UART_Transmit_DMA+0x10a>
    }

    __HAL_LOCK(huart);
 800c29a:	68fb      	ldr	r3, [r7, #12]
 800c29c:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 800c2a0:	2b01      	cmp	r3, #1
 800c2a2:	d101      	bne.n	800c2a8 <HAL_UART_Transmit_DMA+0x34>
 800c2a4:	2302      	movs	r3, #2
 800c2a6:	e06a      	b.n	800c37e <HAL_UART_Transmit_DMA+0x10a>
 800c2a8:	68fb      	ldr	r3, [r7, #12]
 800c2aa:	2201      	movs	r2, #1
 800c2ac:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->pTxBuffPtr  = pData;
 800c2b0:	68fb      	ldr	r3, [r7, #12]
 800c2b2:	68ba      	ldr	r2, [r7, #8]
 800c2b4:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 800c2b6:	68fb      	ldr	r3, [r7, #12]
 800c2b8:	88fa      	ldrh	r2, [r7, #6]
 800c2ba:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800c2be:	68fb      	ldr	r3, [r7, #12]
 800c2c0:	88fa      	ldrh	r2, [r7, #6]
 800c2c2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2c6:	68fb      	ldr	r3, [r7, #12]
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	2221      	movs	r2, #33	; 0x21
 800c2d2:	679a      	str	r2, [r3, #120]	; 0x78

    if (huart->hdmatx != NULL)
 800c2d4:	68fb      	ldr	r3, [r7, #12]
 800c2d6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c2d8:	2b00      	cmp	r3, #0
 800c2da:	d02b      	beq.n	800c334 <HAL_UART_Transmit_DMA+0xc0>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800c2dc:	68fb      	ldr	r3, [r7, #12]
 800c2de:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c2e0:	4a29      	ldr	r2, [pc, #164]	; (800c388 <HAL_UART_Transmit_DMA+0x114>)
 800c2e2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800c2e4:	68fb      	ldr	r3, [r7, #12]
 800c2e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c2e8:	4a28      	ldr	r2, [pc, #160]	; (800c38c <HAL_UART_Transmit_DMA+0x118>)
 800c2ea:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c2f0:	4a27      	ldr	r2, [pc, #156]	; (800c390 <HAL_UART_Transmit_DMA+0x11c>)
 800c2f2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800c2f4:	68fb      	ldr	r3, [r7, #12]
 800c2f6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800c2f8:	2200      	movs	r2, #0
 800c2fa:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	6ed8      	ldr	r0, [r3, #108]	; 0x6c
 800c300:	68fb      	ldr	r3, [r7, #12]
 800c302:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800c304:	4619      	mov	r1, r3
 800c306:	68fb      	ldr	r3, [r7, #12]
 800c308:	681b      	ldr	r3, [r3, #0]
 800c30a:	3328      	adds	r3, #40	; 0x28
 800c30c:	461a      	mov	r2, r3
 800c30e:	88fb      	ldrh	r3, [r7, #6]
 800c310:	f7f9 ff94 	bl	800623c <HAL_DMA_Start_IT>
 800c314:	4603      	mov	r3, r0
 800c316:	2b00      	cmp	r3, #0
 800c318:	d00c      	beq.n	800c334 <HAL_UART_Transmit_DMA+0xc0>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800c31a:	68fb      	ldr	r3, [r7, #12]
 800c31c:	2210      	movs	r2, #16
 800c31e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        __HAL_UNLOCK(huart);
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	2200      	movs	r2, #0
 800c326:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800c32a:	68fb      	ldr	r3, [r7, #12]
 800c32c:	2220      	movs	r2, #32
 800c32e:	679a      	str	r2, [r3, #120]	; 0x78

        return HAL_ERROR;
 800c330:	2301      	movs	r3, #1
 800c332:	e024      	b.n	800c37e <HAL_UART_Transmit_DMA+0x10a>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800c334:	68fb      	ldr	r3, [r7, #12]
 800c336:	681b      	ldr	r3, [r3, #0]
 800c338:	2240      	movs	r2, #64	; 0x40
 800c33a:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800c33c:	68fb      	ldr	r3, [r7, #12]
 800c33e:	2200      	movs	r2, #0
 800c340:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800c344:	68fb      	ldr	r3, [r7, #12]
 800c346:	681b      	ldr	r3, [r3, #0]
 800c348:	3308      	adds	r3, #8
 800c34a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c34c:	697b      	ldr	r3, [r7, #20]
 800c34e:	e853 3f00 	ldrex	r3, [r3]
 800c352:	613b      	str	r3, [r7, #16]
   return(result);
 800c354:	693b      	ldr	r3, [r7, #16]
 800c356:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c35a:	627b      	str	r3, [r7, #36]	; 0x24
 800c35c:	68fb      	ldr	r3, [r7, #12]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	3308      	adds	r3, #8
 800c362:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c364:	623a      	str	r2, [r7, #32]
 800c366:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c368:	69f9      	ldr	r1, [r7, #28]
 800c36a:	6a3a      	ldr	r2, [r7, #32]
 800c36c:	e841 2300 	strex	r3, r2, [r1]
 800c370:	61bb      	str	r3, [r7, #24]
   return(result);
 800c372:	69bb      	ldr	r3, [r7, #24]
 800c374:	2b00      	cmp	r3, #0
 800c376:	d1e5      	bne.n	800c344 <HAL_UART_Transmit_DMA+0xd0>

    return HAL_OK;
 800c378:	2300      	movs	r3, #0
 800c37a:	e000      	b.n	800c37e <HAL_UART_Transmit_DMA+0x10a>
  }
  else
  {
    return HAL_BUSY;
 800c37c:	2302      	movs	r3, #2
  }
}
 800c37e:	4618      	mov	r0, r3
 800c380:	3728      	adds	r7, #40	; 0x28
 800c382:	46bd      	mov	sp, r7
 800c384:	bd80      	pop	{r7, pc}
 800c386:	bf00      	nop
 800c388:	0800d4fb 	.word	0x0800d4fb
 800c38c:	0800d595 	.word	0x0800d595
 800c390:	0800d5b1 	.word	0x0800d5b1

0800c394 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800c394:	b580      	push	{r7, lr}
 800c396:	b0ba      	sub	sp, #232	; 0xe8
 800c398:	af00      	add	r7, sp, #0
 800c39a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800c39c:	687b      	ldr	r3, [r7, #4]
 800c39e:	681b      	ldr	r3, [r3, #0]
 800c3a0:	69db      	ldr	r3, [r3, #28]
 800c3a2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800c3a6:	687b      	ldr	r3, [r7, #4]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	681b      	ldr	r3, [r3, #0]
 800c3ac:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	681b      	ldr	r3, [r3, #0]
 800c3b4:	689b      	ldr	r3, [r3, #8]
 800c3b6:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800c3ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 800c3be:	f640 030f 	movw	r3, #2063	; 0x80f
 800c3c2:	4013      	ands	r3, r2
 800c3c4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == 0U)
 800c3c8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c3cc:	2b00      	cmp	r3, #0
 800c3ce:	d115      	bne.n	800c3fc <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800c3d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c3d4:	f003 0320 	and.w	r3, r3, #32
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d00f      	beq.n	800c3fc <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c3dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c3e0:	f003 0320 	and.w	r3, r3, #32
 800c3e4:	2b00      	cmp	r3, #0
 800c3e6:	d009      	beq.n	800c3fc <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c3ec:	2b00      	cmp	r3, #0
 800c3ee:	f000 82a6 	beq.w	800c93e <HAL_UART_IRQHandler+0x5aa>
      {
        huart->RxISR(huart);
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c3f6:	6878      	ldr	r0, [r7, #4]
 800c3f8:	4798      	blx	r3
      }
      return;
 800c3fa:	e2a0      	b.n	800c93e <HAL_UART_IRQHandler+0x5aa>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 800c3fc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800c400:	2b00      	cmp	r3, #0
 800c402:	f000 8117 	beq.w	800c634 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800c406:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c40a:	f003 0301 	and.w	r3, r3, #1
 800c40e:	2b00      	cmp	r3, #0
 800c410:	d106      	bne.n	800c420 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800c412:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 800c416:	4b85      	ldr	r3, [pc, #532]	; (800c62c <HAL_UART_IRQHandler+0x298>)
 800c418:	4013      	ands	r3, r2
 800c41a:	2b00      	cmp	r3, #0
 800c41c:	f000 810a 	beq.w	800c634 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800c420:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c424:	f003 0301 	and.w	r3, r3, #1
 800c428:	2b00      	cmp	r3, #0
 800c42a:	d011      	beq.n	800c450 <HAL_UART_IRQHandler+0xbc>
 800c42c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c430:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800c434:	2b00      	cmp	r3, #0
 800c436:	d00b      	beq.n	800c450 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	2201      	movs	r2, #1
 800c43e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800c440:	687b      	ldr	r3, [r7, #4]
 800c442:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c446:	f043 0201 	orr.w	r2, r3, #1
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c450:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c454:	f003 0302 	and.w	r3, r3, #2
 800c458:	2b00      	cmp	r3, #0
 800c45a:	d011      	beq.n	800c480 <HAL_UART_IRQHandler+0xec>
 800c45c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c460:	f003 0301 	and.w	r3, r3, #1
 800c464:	2b00      	cmp	r3, #0
 800c466:	d00b      	beq.n	800c480 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800c468:	687b      	ldr	r3, [r7, #4]
 800c46a:	681b      	ldr	r3, [r3, #0]
 800c46c:	2202      	movs	r2, #2
 800c46e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800c470:	687b      	ldr	r3, [r7, #4]
 800c472:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c476:	f043 0204 	orr.w	r2, r3, #4
 800c47a:	687b      	ldr	r3, [r7, #4]
 800c47c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800c480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c484:	f003 0304 	and.w	r3, r3, #4
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d011      	beq.n	800c4b0 <HAL_UART_IRQHandler+0x11c>
 800c48c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c490:	f003 0301 	and.w	r3, r3, #1
 800c494:	2b00      	cmp	r3, #0
 800c496:	d00b      	beq.n	800c4b0 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800c498:	687b      	ldr	r3, [r7, #4]
 800c49a:	681b      	ldr	r3, [r3, #0]
 800c49c:	2204      	movs	r2, #4
 800c49e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800c4a0:	687b      	ldr	r3, [r7, #4]
 800c4a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c4a6:	f043 0202 	orr.w	r2, r3, #2
 800c4aa:	687b      	ldr	r3, [r7, #4]
 800c4ac:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 800c4b0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c4b4:	f003 0308 	and.w	r3, r3, #8
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d017      	beq.n	800c4ec <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c4bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c4c0:	f003 0320 	and.w	r3, r3, #32
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	d105      	bne.n	800c4d4 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800c4c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c4cc:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d00b      	beq.n	800c4ec <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c4d4:	687b      	ldr	r3, [r7, #4]
 800c4d6:	681b      	ldr	r3, [r3, #0]
 800c4d8:	2208      	movs	r2, #8
 800c4da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800c4dc:	687b      	ldr	r3, [r7, #4]
 800c4de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c4e2:	f043 0208 	orr.w	r2, r3, #8
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800c4ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c4f0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800c4f4:	2b00      	cmp	r3, #0
 800c4f6:	d012      	beq.n	800c51e <HAL_UART_IRQHandler+0x18a>
 800c4f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c4fc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800c500:	2b00      	cmp	r3, #0
 800c502:	d00c      	beq.n	800c51e <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800c50c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c514:	f043 0220 	orr.w	r2, r3, #32
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800c51e:	687b      	ldr	r3, [r7, #4]
 800c520:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c524:	2b00      	cmp	r3, #0
 800c526:	f000 820c 	beq.w	800c942 <HAL_UART_IRQHandler+0x5ae>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800c52a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c52e:	f003 0320 	and.w	r3, r3, #32
 800c532:	2b00      	cmp	r3, #0
 800c534:	d00d      	beq.n	800c552 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800c536:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c53a:	f003 0320 	and.w	r3, r3, #32
 800c53e:	2b00      	cmp	r3, #0
 800c540:	d007      	beq.n	800c552 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c546:	2b00      	cmp	r3, #0
 800c548:	d003      	beq.n	800c552 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800c54e:	6878      	ldr	r0, [r7, #4]
 800c550:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800c558:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c55c:	687b      	ldr	r3, [r7, #4]
 800c55e:	681b      	ldr	r3, [r3, #0]
 800c560:	689b      	ldr	r3, [r3, #8]
 800c562:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c566:	2b40      	cmp	r3, #64	; 0x40
 800c568:	d005      	beq.n	800c576 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800c56a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 800c56e:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800c572:	2b00      	cmp	r3, #0
 800c574:	d04f      	beq.n	800c616 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f000 ff5c 	bl	800d434 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	681b      	ldr	r3, [r3, #0]
 800c580:	689b      	ldr	r3, [r3, #8]
 800c582:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c586:	2b40      	cmp	r3, #64	; 0x40
 800c588:	d141      	bne.n	800c60e <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	3308      	adds	r3, #8
 800c590:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c594:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800c598:	e853 3f00 	ldrex	r3, [r3]
 800c59c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800c5a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800c5a4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c5a8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800c5ac:	687b      	ldr	r3, [r7, #4]
 800c5ae:	681b      	ldr	r3, [r3, #0]
 800c5b0:	3308      	adds	r3, #8
 800c5b2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800c5b6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800c5ba:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5be:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800c5c2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800c5c6:	e841 2300 	strex	r3, r2, [r1]
 800c5ca:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800c5ce:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800c5d2:	2b00      	cmp	r3, #0
 800c5d4:	d1d9      	bne.n	800c58a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5da:	2b00      	cmp	r3, #0
 800c5dc:	d013      	beq.n	800c606 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5e2:	4a13      	ldr	r2, [pc, #76]	; (800c630 <HAL_UART_IRQHandler+0x29c>)
 800c5e4:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800c5e6:	687b      	ldr	r3, [r7, #4]
 800c5e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5ea:	4618      	mov	r0, r3
 800c5ec:	f7f9 fec4 	bl	8006378 <HAL_DMA_Abort_IT>
 800c5f0:	4603      	mov	r3, r0
 800c5f2:	2b00      	cmp	r3, #0
 800c5f4:	d017      	beq.n	800c626 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c5fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800c5fc:	687a      	ldr	r2, [r7, #4]
 800c5fe:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800c600:	4610      	mov	r0, r2
 800c602:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c604:	e00f      	b.n	800c626 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800c606:	6878      	ldr	r0, [r7, #4]
 800c608:	f7f7 fd02 	bl	8004010 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c60c:	e00b      	b.n	800c626 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800c60e:	6878      	ldr	r0, [r7, #4]
 800c610:	f7f7 fcfe 	bl	8004010 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c614:	e007      	b.n	800c626 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800c616:	6878      	ldr	r0, [r7, #4]
 800c618:	f7f7 fcfa 	bl	8004010 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c61c:	687b      	ldr	r3, [r7, #4]
 800c61e:	2200      	movs	r2, #0
 800c620:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 800c624:	e18d      	b.n	800c942 <HAL_UART_IRQHandler+0x5ae>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c626:	bf00      	nop
    return;
 800c628:	e18b      	b.n	800c942 <HAL_UART_IRQHandler+0x5ae>
 800c62a:	bf00      	nop
 800c62c:	04000120 	.word	0x04000120
 800c630:	0800d62d 	.word	0x0800d62d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c634:	687b      	ldr	r3, [r7, #4]
 800c636:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800c638:	2b01      	cmp	r3, #1
 800c63a:	f040 8146 	bne.w	800c8ca <HAL_UART_IRQHandler+0x536>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800c63e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c642:	f003 0310 	and.w	r3, r3, #16
 800c646:	2b00      	cmp	r3, #0
 800c648:	f000 813f 	beq.w	800c8ca <HAL_UART_IRQHandler+0x536>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800c64c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c650:	f003 0310 	and.w	r3, r3, #16
 800c654:	2b00      	cmp	r3, #0
 800c656:	f000 8138 	beq.w	800c8ca <HAL_UART_IRQHandler+0x536>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c65a:	687b      	ldr	r3, [r7, #4]
 800c65c:	681b      	ldr	r3, [r3, #0]
 800c65e:	2210      	movs	r2, #16
 800c660:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800c662:	687b      	ldr	r3, [r7, #4]
 800c664:	681b      	ldr	r3, [r3, #0]
 800c666:	689b      	ldr	r3, [r3, #8]
 800c668:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c66c:	2b40      	cmp	r3, #64	; 0x40
 800c66e:	f040 80b4 	bne.w	800c7da <HAL_UART_IRQHandler+0x446>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	685b      	ldr	r3, [r3, #4]
 800c67a:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800c67e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 800c682:	2b00      	cmp	r3, #0
 800c684:	f000 815f 	beq.w	800c946 <HAL_UART_IRQHandler+0x5b2>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800c688:	687b      	ldr	r3, [r7, #4]
 800c68a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800c68e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c692:	429a      	cmp	r2, r3
 800c694:	f080 8157 	bcs.w	800c946 <HAL_UART_IRQHandler+0x5b2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800c69e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800c6a2:	687b      	ldr	r3, [r7, #4]
 800c6a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c6a6:	681b      	ldr	r3, [r3, #0]
 800c6a8:	681b      	ldr	r3, [r3, #0]
 800c6aa:	f003 0320 	and.w	r3, r3, #32
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	f040 8085 	bne.w	800c7be <HAL_UART_IRQHandler+0x42a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6bc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800c6c0:	e853 3f00 	ldrex	r3, [r3]
 800c6c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 800c6c8:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800c6cc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c6d0:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800c6d4:	687b      	ldr	r3, [r7, #4]
 800c6d6:	681b      	ldr	r3, [r3, #0]
 800c6d8:	461a      	mov	r2, r3
 800c6da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800c6de:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800c6e2:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6e6:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800c6ea:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800c6ee:	e841 2300 	strex	r3, r2, [r1]
 800c6f2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800c6f6:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800c6fa:	2b00      	cmp	r3, #0
 800c6fc:	d1da      	bne.n	800c6b4 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	681b      	ldr	r3, [r3, #0]
 800c702:	3308      	adds	r3, #8
 800c704:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c706:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800c708:	e853 3f00 	ldrex	r3, [r3]
 800c70c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800c70e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800c710:	f023 0301 	bic.w	r3, r3, #1
 800c714:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800c718:	687b      	ldr	r3, [r7, #4]
 800c71a:	681b      	ldr	r3, [r3, #0]
 800c71c:	3308      	adds	r3, #8
 800c71e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800c722:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800c726:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c728:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800c72a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800c72e:	e841 2300 	strex	r3, r2, [r1]
 800c732:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800c734:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800c736:	2b00      	cmp	r3, #0
 800c738:	d1e1      	bne.n	800c6fe <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	681b      	ldr	r3, [r3, #0]
 800c73e:	3308      	adds	r3, #8
 800c740:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c742:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800c744:	e853 3f00 	ldrex	r3, [r3]
 800c748:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800c74a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800c74c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c750:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800c754:	687b      	ldr	r3, [r7, #4]
 800c756:	681b      	ldr	r3, [r3, #0]
 800c758:	3308      	adds	r3, #8
 800c75a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800c75e:	66fa      	str	r2, [r7, #108]	; 0x6c
 800c760:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c762:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800c764:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800c766:	e841 2300 	strex	r3, r2, [r1]
 800c76a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 800c76c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d1e3      	bne.n	800c73a <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	2220      	movs	r2, #32
 800c776:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	2200      	movs	r2, #0
 800c77c:	661a      	str	r2, [r3, #96]	; 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	681b      	ldr	r3, [r3, #0]
 800c782:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c784:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800c786:	e853 3f00 	ldrex	r3, [r3]
 800c78a:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800c78c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800c78e:	f023 0310 	bic.w	r3, r3, #16
 800c792:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	681b      	ldr	r3, [r3, #0]
 800c79a:	461a      	mov	r2, r3
 800c79c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800c7a0:	65bb      	str	r3, [r7, #88]	; 0x58
 800c7a2:	657a      	str	r2, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7a4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 800c7a6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800c7a8:	e841 2300 	strex	r3, r2, [r1]
 800c7ac:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800c7ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800c7b0:	2b00      	cmp	r3, #0
 800c7b2:	d1e4      	bne.n	800c77e <HAL_UART_IRQHandler+0x3ea>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	f7f9 fd9f 	bl	80062fc <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800c7be:	687b      	ldr	r3, [r7, #4]
 800c7c0:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800c7c4:	687b      	ldr	r3, [r7, #4]
 800c7c6:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c7ca:	b29b      	uxth	r3, r3
 800c7cc:	1ad3      	subs	r3, r2, r3
 800c7ce:	b29b      	uxth	r3, r3
 800c7d0:	4619      	mov	r1, r3
 800c7d2:	6878      	ldr	r0, [r7, #4]
 800c7d4:	f000 f8ca 	bl	800c96c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c7d8:	e0b5      	b.n	800c946 <HAL_UART_IRQHandler+0x5b2>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c7e6:	b29b      	uxth	r3, r3
 800c7e8:	1ad3      	subs	r3, r2, r3
 800c7ea:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800c7f4:	b29b      	uxth	r3, r3
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	f000 80a7 	beq.w	800c94a <HAL_UART_IRQHandler+0x5b6>
          && (nb_rx_data > 0U))
 800c7fc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c800:	2b00      	cmp	r3, #0
 800c802:	f000 80a2 	beq.w	800c94a <HAL_UART_IRQHandler+0x5b6>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800c806:	687b      	ldr	r3, [r7, #4]
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c80c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800c80e:	e853 3f00 	ldrex	r3, [r3]
 800c812:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800c814:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800c816:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800c81a:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800c81e:	687b      	ldr	r3, [r7, #4]
 800c820:	681b      	ldr	r3, [r3, #0]
 800c822:	461a      	mov	r2, r3
 800c824:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800c828:	647b      	str	r3, [r7, #68]	; 0x44
 800c82a:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c82c:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800c82e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800c830:	e841 2300 	strex	r3, r2, [r1]
 800c834:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800c836:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800c838:	2b00      	cmp	r3, #0
 800c83a:	d1e4      	bne.n	800c806 <HAL_UART_IRQHandler+0x472>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c83c:	687b      	ldr	r3, [r7, #4]
 800c83e:	681b      	ldr	r3, [r3, #0]
 800c840:	3308      	adds	r3, #8
 800c842:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c844:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c846:	e853 3f00 	ldrex	r3, [r3]
 800c84a:	623b      	str	r3, [r7, #32]
   return(result);
 800c84c:	6a3b      	ldr	r3, [r7, #32]
 800c84e:	f023 0301 	bic.w	r3, r3, #1
 800c852:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800c856:	687b      	ldr	r3, [r7, #4]
 800c858:	681b      	ldr	r3, [r3, #0]
 800c85a:	3308      	adds	r3, #8
 800c85c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800c860:	633a      	str	r2, [r7, #48]	; 0x30
 800c862:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c864:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800c866:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800c868:	e841 2300 	strex	r3, r2, [r1]
 800c86c:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800c86e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c870:	2b00      	cmp	r3, #0
 800c872:	d1e3      	bne.n	800c83c <HAL_UART_IRQHandler+0x4a8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800c874:	687b      	ldr	r3, [r7, #4]
 800c876:	2220      	movs	r2, #32
 800c878:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c87a:	687b      	ldr	r3, [r7, #4]
 800c87c:	2200      	movs	r2, #0
 800c87e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800c880:	687b      	ldr	r3, [r7, #4]
 800c882:	2200      	movs	r2, #0
 800c884:	665a      	str	r2, [r3, #100]	; 0x64

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	681b      	ldr	r3, [r3, #0]
 800c88a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c88c:	693b      	ldr	r3, [r7, #16]
 800c88e:	e853 3f00 	ldrex	r3, [r3]
 800c892:	60fb      	str	r3, [r7, #12]
   return(result);
 800c894:	68fb      	ldr	r3, [r7, #12]
 800c896:	f023 0310 	bic.w	r3, r3, #16
 800c89a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	461a      	mov	r2, r3
 800c8a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800c8a8:	61fb      	str	r3, [r7, #28]
 800c8aa:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c8ac:	69b9      	ldr	r1, [r7, #24]
 800c8ae:	69fa      	ldr	r2, [r7, #28]
 800c8b0:	e841 2300 	strex	r3, r2, [r1]
 800c8b4:	617b      	str	r3, [r7, #20]
   return(result);
 800c8b6:	697b      	ldr	r3, [r7, #20]
 800c8b8:	2b00      	cmp	r3, #0
 800c8ba:	d1e4      	bne.n	800c886 <HAL_UART_IRQHandler+0x4f2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800c8bc:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800c8c0:	4619      	mov	r1, r3
 800c8c2:	6878      	ldr	r0, [r7, #4]
 800c8c4:	f000 f852 	bl	800c96c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800c8c8:	e03f      	b.n	800c94a <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800c8ca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c8ce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d00e      	beq.n	800c8f4 <HAL_UART_IRQHandler+0x560>
 800c8d6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800c8da:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800c8de:	2b00      	cmp	r3, #0
 800c8e0:	d008      	beq.n	800c8f4 <HAL_UART_IRQHandler+0x560>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800c8e2:	687b      	ldr	r3, [r7, #4]
 800c8e4:	681b      	ldr	r3, [r3, #0]
 800c8e6:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 800c8ea:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800c8ec:	6878      	ldr	r0, [r7, #4]
 800c8ee:	f001 f83d 	bl	800d96c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800c8f2:	e02d      	b.n	800c950 <HAL_UART_IRQHandler+0x5bc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 800c8f4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c8f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c8fc:	2b00      	cmp	r3, #0
 800c8fe:	d00e      	beq.n	800c91e <HAL_UART_IRQHandler+0x58a>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 800c900:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c904:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d008      	beq.n	800c91e <HAL_UART_IRQHandler+0x58a>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 800c90c:	687b      	ldr	r3, [r7, #4]
 800c90e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c910:	2b00      	cmp	r3, #0
 800c912:	d01c      	beq.n	800c94e <HAL_UART_IRQHandler+0x5ba>
    {
      huart->TxISR(huart);
 800c914:	687b      	ldr	r3, [r7, #4]
 800c916:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800c918:	6878      	ldr	r0, [r7, #4]
 800c91a:	4798      	blx	r3
    }
    return;
 800c91c:	e017      	b.n	800c94e <HAL_UART_IRQHandler+0x5ba>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800c91e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800c922:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c926:	2b00      	cmp	r3, #0
 800c928:	d012      	beq.n	800c950 <HAL_UART_IRQHandler+0x5bc>
 800c92a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800c92e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c932:	2b00      	cmp	r3, #0
 800c934:	d00c      	beq.n	800c950 <HAL_UART_IRQHandler+0x5bc>
  {
    UART_EndTransmit_IT(huart);
 800c936:	6878      	ldr	r0, [r7, #4]
 800c938:	f000 fe8e 	bl	800d658 <UART_EndTransmit_IT>
    return;
 800c93c:	e008      	b.n	800c950 <HAL_UART_IRQHandler+0x5bc>
      return;
 800c93e:	bf00      	nop
 800c940:	e006      	b.n	800c950 <HAL_UART_IRQHandler+0x5bc>
    return;
 800c942:	bf00      	nop
 800c944:	e004      	b.n	800c950 <HAL_UART_IRQHandler+0x5bc>
      return;
 800c946:	bf00      	nop
 800c948:	e002      	b.n	800c950 <HAL_UART_IRQHandler+0x5bc>
      return;
 800c94a:	bf00      	nop
 800c94c:	e000      	b.n	800c950 <HAL_UART_IRQHandler+0x5bc>
    return;
 800c94e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800c950:	37e8      	adds	r7, #232	; 0xe8
 800c952:	46bd      	mov	sp, r7
 800c954:	bd80      	pop	{r7, pc}
 800c956:	bf00      	nop

0800c958 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800c958:	b480      	push	{r7}
 800c95a:	b083      	sub	sp, #12
 800c95c:	af00      	add	r7, sp, #0
 800c95e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800c960:	bf00      	nop
 800c962:	370c      	adds	r7, #12
 800c964:	46bd      	mov	sp, r7
 800c966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c96a:	4770      	bx	lr

0800c96c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800c96c:	b480      	push	{r7}
 800c96e:	b083      	sub	sp, #12
 800c970:	af00      	add	r7, sp, #0
 800c972:	6078      	str	r0, [r7, #4]
 800c974:	460b      	mov	r3, r1
 800c976:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800c978:	bf00      	nop
 800c97a:	370c      	adds	r7, #12
 800c97c:	46bd      	mov	sp, r7
 800c97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c982:	4770      	bx	lr

0800c984 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800c984:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800c988:	b08a      	sub	sp, #40	; 0x28
 800c98a:	af00      	add	r7, sp, #0
 800c98c:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800c98e:	2300      	movs	r3, #0
 800c990:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800c994:	68fb      	ldr	r3, [r7, #12]
 800c996:	689a      	ldr	r2, [r3, #8]
 800c998:	68fb      	ldr	r3, [r7, #12]
 800c99a:	691b      	ldr	r3, [r3, #16]
 800c99c:	431a      	orrs	r2, r3
 800c99e:	68fb      	ldr	r3, [r7, #12]
 800c9a0:	695b      	ldr	r3, [r3, #20]
 800c9a2:	431a      	orrs	r2, r3
 800c9a4:	68fb      	ldr	r3, [r7, #12]
 800c9a6:	69db      	ldr	r3, [r3, #28]
 800c9a8:	4313      	orrs	r3, r2
 800c9aa:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800c9ac:	68fb      	ldr	r3, [r7, #12]
 800c9ae:	681b      	ldr	r3, [r3, #0]
 800c9b0:	681a      	ldr	r2, [r3, #0]
 800c9b2:	4ba4      	ldr	r3, [pc, #656]	; (800cc44 <UART_SetConfig+0x2c0>)
 800c9b4:	4013      	ands	r3, r2
 800c9b6:	68fa      	ldr	r2, [r7, #12]
 800c9b8:	6812      	ldr	r2, [r2, #0]
 800c9ba:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800c9bc:	430b      	orrs	r3, r1
 800c9be:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	681b      	ldr	r3, [r3, #0]
 800c9c4:	685b      	ldr	r3, [r3, #4]
 800c9c6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	68da      	ldr	r2, [r3, #12]
 800c9ce:	68fb      	ldr	r3, [r7, #12]
 800c9d0:	681b      	ldr	r3, [r3, #0]
 800c9d2:	430a      	orrs	r2, r1
 800c9d4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800c9d6:	68fb      	ldr	r3, [r7, #12]
 800c9d8:	699b      	ldr	r3, [r3, #24]
 800c9da:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800c9dc:	68fb      	ldr	r3, [r7, #12]
 800c9de:	681b      	ldr	r3, [r3, #0]
 800c9e0:	4a99      	ldr	r2, [pc, #612]	; (800cc48 <UART_SetConfig+0x2c4>)
 800c9e2:	4293      	cmp	r3, r2
 800c9e4:	d004      	beq.n	800c9f0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800c9e6:	68fb      	ldr	r3, [r7, #12]
 800c9e8:	6a1b      	ldr	r3, [r3, #32]
 800c9ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800c9ec:	4313      	orrs	r3, r2
 800c9ee:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800c9f0:	68fb      	ldr	r3, [r7, #12]
 800c9f2:	681b      	ldr	r3, [r3, #0]
 800c9f4:	689b      	ldr	r3, [r3, #8]
 800c9f6:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800c9fa:	68fb      	ldr	r3, [r7, #12]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ca00:	430a      	orrs	r2, r1
 800ca02:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ca04:	68fb      	ldr	r3, [r7, #12]
 800ca06:	681b      	ldr	r3, [r3, #0]
 800ca08:	4a90      	ldr	r2, [pc, #576]	; (800cc4c <UART_SetConfig+0x2c8>)
 800ca0a:	4293      	cmp	r3, r2
 800ca0c:	d126      	bne.n	800ca5c <UART_SetConfig+0xd8>
 800ca0e:	4b90      	ldr	r3, [pc, #576]	; (800cc50 <UART_SetConfig+0x2cc>)
 800ca10:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca14:	f003 0303 	and.w	r3, r3, #3
 800ca18:	2b03      	cmp	r3, #3
 800ca1a:	d81b      	bhi.n	800ca54 <UART_SetConfig+0xd0>
 800ca1c:	a201      	add	r2, pc, #4	; (adr r2, 800ca24 <UART_SetConfig+0xa0>)
 800ca1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca22:	bf00      	nop
 800ca24:	0800ca35 	.word	0x0800ca35
 800ca28:	0800ca45 	.word	0x0800ca45
 800ca2c:	0800ca3d 	.word	0x0800ca3d
 800ca30:	0800ca4d 	.word	0x0800ca4d
 800ca34:	2301      	movs	r3, #1
 800ca36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca3a:	e116      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800ca3c:	2302      	movs	r3, #2
 800ca3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca42:	e112      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800ca44:	2304      	movs	r3, #4
 800ca46:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca4a:	e10e      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800ca4c:	2308      	movs	r3, #8
 800ca4e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca52:	e10a      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800ca54:	2310      	movs	r3, #16
 800ca56:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800ca5a:	e106      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800ca5c:	68fb      	ldr	r3, [r7, #12]
 800ca5e:	681b      	ldr	r3, [r3, #0]
 800ca60:	4a7c      	ldr	r2, [pc, #496]	; (800cc54 <UART_SetConfig+0x2d0>)
 800ca62:	4293      	cmp	r3, r2
 800ca64:	d138      	bne.n	800cad8 <UART_SetConfig+0x154>
 800ca66:	4b7a      	ldr	r3, [pc, #488]	; (800cc50 <UART_SetConfig+0x2cc>)
 800ca68:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ca6c:	f003 030c 	and.w	r3, r3, #12
 800ca70:	2b0c      	cmp	r3, #12
 800ca72:	d82d      	bhi.n	800cad0 <UART_SetConfig+0x14c>
 800ca74:	a201      	add	r2, pc, #4	; (adr r2, 800ca7c <UART_SetConfig+0xf8>)
 800ca76:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ca7a:	bf00      	nop
 800ca7c:	0800cab1 	.word	0x0800cab1
 800ca80:	0800cad1 	.word	0x0800cad1
 800ca84:	0800cad1 	.word	0x0800cad1
 800ca88:	0800cad1 	.word	0x0800cad1
 800ca8c:	0800cac1 	.word	0x0800cac1
 800ca90:	0800cad1 	.word	0x0800cad1
 800ca94:	0800cad1 	.word	0x0800cad1
 800ca98:	0800cad1 	.word	0x0800cad1
 800ca9c:	0800cab9 	.word	0x0800cab9
 800caa0:	0800cad1 	.word	0x0800cad1
 800caa4:	0800cad1 	.word	0x0800cad1
 800caa8:	0800cad1 	.word	0x0800cad1
 800caac:	0800cac9 	.word	0x0800cac9
 800cab0:	2300      	movs	r3, #0
 800cab2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cab6:	e0d8      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cab8:	2302      	movs	r3, #2
 800caba:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cabe:	e0d4      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cac0:	2304      	movs	r3, #4
 800cac2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cac6:	e0d0      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cac8:	2308      	movs	r3, #8
 800caca:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cace:	e0cc      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cad0:	2310      	movs	r3, #16
 800cad2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cad6:	e0c8      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cad8:	68fb      	ldr	r3, [r7, #12]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	4a5e      	ldr	r2, [pc, #376]	; (800cc58 <UART_SetConfig+0x2d4>)
 800cade:	4293      	cmp	r3, r2
 800cae0:	d125      	bne.n	800cb2e <UART_SetConfig+0x1aa>
 800cae2:	4b5b      	ldr	r3, [pc, #364]	; (800cc50 <UART_SetConfig+0x2cc>)
 800cae4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cae8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800caec:	2b30      	cmp	r3, #48	; 0x30
 800caee:	d016      	beq.n	800cb1e <UART_SetConfig+0x19a>
 800caf0:	2b30      	cmp	r3, #48	; 0x30
 800caf2:	d818      	bhi.n	800cb26 <UART_SetConfig+0x1a2>
 800caf4:	2b20      	cmp	r3, #32
 800caf6:	d00a      	beq.n	800cb0e <UART_SetConfig+0x18a>
 800caf8:	2b20      	cmp	r3, #32
 800cafa:	d814      	bhi.n	800cb26 <UART_SetConfig+0x1a2>
 800cafc:	2b00      	cmp	r3, #0
 800cafe:	d002      	beq.n	800cb06 <UART_SetConfig+0x182>
 800cb00:	2b10      	cmp	r3, #16
 800cb02:	d008      	beq.n	800cb16 <UART_SetConfig+0x192>
 800cb04:	e00f      	b.n	800cb26 <UART_SetConfig+0x1a2>
 800cb06:	2300      	movs	r3, #0
 800cb08:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb0c:	e0ad      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb0e:	2302      	movs	r3, #2
 800cb10:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb14:	e0a9      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb16:	2304      	movs	r3, #4
 800cb18:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb1c:	e0a5      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb1e:	2308      	movs	r3, #8
 800cb20:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb24:	e0a1      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb26:	2310      	movs	r3, #16
 800cb28:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb2c:	e09d      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	4a4a      	ldr	r2, [pc, #296]	; (800cc5c <UART_SetConfig+0x2d8>)
 800cb34:	4293      	cmp	r3, r2
 800cb36:	d125      	bne.n	800cb84 <UART_SetConfig+0x200>
 800cb38:	4b45      	ldr	r3, [pc, #276]	; (800cc50 <UART_SetConfig+0x2cc>)
 800cb3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb3e:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800cb42:	2bc0      	cmp	r3, #192	; 0xc0
 800cb44:	d016      	beq.n	800cb74 <UART_SetConfig+0x1f0>
 800cb46:	2bc0      	cmp	r3, #192	; 0xc0
 800cb48:	d818      	bhi.n	800cb7c <UART_SetConfig+0x1f8>
 800cb4a:	2b80      	cmp	r3, #128	; 0x80
 800cb4c:	d00a      	beq.n	800cb64 <UART_SetConfig+0x1e0>
 800cb4e:	2b80      	cmp	r3, #128	; 0x80
 800cb50:	d814      	bhi.n	800cb7c <UART_SetConfig+0x1f8>
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d002      	beq.n	800cb5c <UART_SetConfig+0x1d8>
 800cb56:	2b40      	cmp	r3, #64	; 0x40
 800cb58:	d008      	beq.n	800cb6c <UART_SetConfig+0x1e8>
 800cb5a:	e00f      	b.n	800cb7c <UART_SetConfig+0x1f8>
 800cb5c:	2300      	movs	r3, #0
 800cb5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb62:	e082      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb64:	2302      	movs	r3, #2
 800cb66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb6a:	e07e      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb6c:	2304      	movs	r3, #4
 800cb6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb72:	e07a      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb74:	2308      	movs	r3, #8
 800cb76:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb7a:	e076      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb7c:	2310      	movs	r3, #16
 800cb7e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cb82:	e072      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cb84:	68fb      	ldr	r3, [r7, #12]
 800cb86:	681b      	ldr	r3, [r3, #0]
 800cb88:	4a35      	ldr	r2, [pc, #212]	; (800cc60 <UART_SetConfig+0x2dc>)
 800cb8a:	4293      	cmp	r3, r2
 800cb8c:	d12a      	bne.n	800cbe4 <UART_SetConfig+0x260>
 800cb8e:	4b30      	ldr	r3, [pc, #192]	; (800cc50 <UART_SetConfig+0x2cc>)
 800cb90:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cb94:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800cb98:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cb9c:	d01a      	beq.n	800cbd4 <UART_SetConfig+0x250>
 800cb9e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cba2:	d81b      	bhi.n	800cbdc <UART_SetConfig+0x258>
 800cba4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cba8:	d00c      	beq.n	800cbc4 <UART_SetConfig+0x240>
 800cbaa:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cbae:	d815      	bhi.n	800cbdc <UART_SetConfig+0x258>
 800cbb0:	2b00      	cmp	r3, #0
 800cbb2:	d003      	beq.n	800cbbc <UART_SetConfig+0x238>
 800cbb4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800cbb8:	d008      	beq.n	800cbcc <UART_SetConfig+0x248>
 800cbba:	e00f      	b.n	800cbdc <UART_SetConfig+0x258>
 800cbbc:	2300      	movs	r3, #0
 800cbbe:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cbc2:	e052      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cbc4:	2302      	movs	r3, #2
 800cbc6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cbca:	e04e      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cbcc:	2304      	movs	r3, #4
 800cbce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cbd2:	e04a      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cbd4:	2308      	movs	r3, #8
 800cbd6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cbda:	e046      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cbdc:	2310      	movs	r3, #16
 800cbde:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cbe2:	e042      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cbe4:	68fb      	ldr	r3, [r7, #12]
 800cbe6:	681b      	ldr	r3, [r3, #0]
 800cbe8:	4a17      	ldr	r2, [pc, #92]	; (800cc48 <UART_SetConfig+0x2c4>)
 800cbea:	4293      	cmp	r3, r2
 800cbec:	d13a      	bne.n	800cc64 <UART_SetConfig+0x2e0>
 800cbee:	4b18      	ldr	r3, [pc, #96]	; (800cc50 <UART_SetConfig+0x2cc>)
 800cbf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800cbf4:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800cbf8:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800cbfc:	d01a      	beq.n	800cc34 <UART_SetConfig+0x2b0>
 800cbfe:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800cc02:	d81b      	bhi.n	800cc3c <UART_SetConfig+0x2b8>
 800cc04:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc08:	d00c      	beq.n	800cc24 <UART_SetConfig+0x2a0>
 800cc0a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800cc0e:	d815      	bhi.n	800cc3c <UART_SetConfig+0x2b8>
 800cc10:	2b00      	cmp	r3, #0
 800cc12:	d003      	beq.n	800cc1c <UART_SetConfig+0x298>
 800cc14:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800cc18:	d008      	beq.n	800cc2c <UART_SetConfig+0x2a8>
 800cc1a:	e00f      	b.n	800cc3c <UART_SetConfig+0x2b8>
 800cc1c:	2300      	movs	r3, #0
 800cc1e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cc22:	e022      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cc24:	2302      	movs	r3, #2
 800cc26:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cc2a:	e01e      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cc2c:	2304      	movs	r3, #4
 800cc2e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cc32:	e01a      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cc34:	2308      	movs	r3, #8
 800cc36:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cc3a:	e016      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cc3c:	2310      	movs	r3, #16
 800cc3e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800cc42:	e012      	b.n	800cc6a <UART_SetConfig+0x2e6>
 800cc44:	efff69f3 	.word	0xefff69f3
 800cc48:	40008000 	.word	0x40008000
 800cc4c:	40013800 	.word	0x40013800
 800cc50:	40021000 	.word	0x40021000
 800cc54:	40004400 	.word	0x40004400
 800cc58:	40004800 	.word	0x40004800
 800cc5c:	40004c00 	.word	0x40004c00
 800cc60:	40005000 	.word	0x40005000
 800cc64:	2310      	movs	r3, #16
 800cc66:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800cc6a:	68fb      	ldr	r3, [r7, #12]
 800cc6c:	681b      	ldr	r3, [r3, #0]
 800cc6e:	4a9f      	ldr	r2, [pc, #636]	; (800ceec <UART_SetConfig+0x568>)
 800cc70:	4293      	cmp	r3, r2
 800cc72:	d17a      	bne.n	800cd6a <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800cc74:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cc78:	2b08      	cmp	r3, #8
 800cc7a:	d824      	bhi.n	800ccc6 <UART_SetConfig+0x342>
 800cc7c:	a201      	add	r2, pc, #4	; (adr r2, 800cc84 <UART_SetConfig+0x300>)
 800cc7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cc82:	bf00      	nop
 800cc84:	0800cca9 	.word	0x0800cca9
 800cc88:	0800ccc7 	.word	0x0800ccc7
 800cc8c:	0800ccb1 	.word	0x0800ccb1
 800cc90:	0800ccc7 	.word	0x0800ccc7
 800cc94:	0800ccb7 	.word	0x0800ccb7
 800cc98:	0800ccc7 	.word	0x0800ccc7
 800cc9c:	0800ccc7 	.word	0x0800ccc7
 800cca0:	0800ccc7 	.word	0x0800ccc7
 800cca4:	0800ccbf 	.word	0x0800ccbf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cca8:	f7fc f8f2 	bl	8008e90 <HAL_RCC_GetPCLK1Freq>
 800ccac:	61f8      	str	r0, [r7, #28]
        break;
 800ccae:	e010      	b.n	800ccd2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ccb0:	4b8f      	ldr	r3, [pc, #572]	; (800cef0 <UART_SetConfig+0x56c>)
 800ccb2:	61fb      	str	r3, [r7, #28]
        break;
 800ccb4:	e00d      	b.n	800ccd2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ccb6:	f7fc f853 	bl	8008d60 <HAL_RCC_GetSysClockFreq>
 800ccba:	61f8      	str	r0, [r7, #28]
        break;
 800ccbc:	e009      	b.n	800ccd2 <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ccbe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ccc2:	61fb      	str	r3, [r7, #28]
        break;
 800ccc4:	e005      	b.n	800ccd2 <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ccca:	2301      	movs	r3, #1
 800cccc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ccd0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800ccd2:	69fb      	ldr	r3, [r7, #28]
 800ccd4:	2b00      	cmp	r3, #0
 800ccd6:	f000 80fb 	beq.w	800ced0 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	685a      	ldr	r2, [r3, #4]
 800ccde:	4613      	mov	r3, r2
 800cce0:	005b      	lsls	r3, r3, #1
 800cce2:	4413      	add	r3, r2
 800cce4:	69fa      	ldr	r2, [r7, #28]
 800cce6:	429a      	cmp	r2, r3
 800cce8:	d305      	bcc.n	800ccf6 <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 800ccea:	68fb      	ldr	r3, [r7, #12]
 800ccec:	685b      	ldr	r3, [r3, #4]
 800ccee:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800ccf0:	69fa      	ldr	r2, [r7, #28]
 800ccf2:	429a      	cmp	r2, r3
 800ccf4:	d903      	bls.n	800ccfe <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800ccf6:	2301      	movs	r3, #1
 800ccf8:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ccfc:	e0e8      	b.n	800ced0 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 800ccfe:	69fb      	ldr	r3, [r7, #28]
 800cd00:	2200      	movs	r2, #0
 800cd02:	461c      	mov	r4, r3
 800cd04:	4615      	mov	r5, r2
 800cd06:	f04f 0200 	mov.w	r2, #0
 800cd0a:	f04f 0300 	mov.w	r3, #0
 800cd0e:	022b      	lsls	r3, r5, #8
 800cd10:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800cd14:	0222      	lsls	r2, r4, #8
 800cd16:	68f9      	ldr	r1, [r7, #12]
 800cd18:	6849      	ldr	r1, [r1, #4]
 800cd1a:	0849      	lsrs	r1, r1, #1
 800cd1c:	2000      	movs	r0, #0
 800cd1e:	4688      	mov	r8, r1
 800cd20:	4681      	mov	r9, r0
 800cd22:	eb12 0a08 	adds.w	sl, r2, r8
 800cd26:	eb43 0b09 	adc.w	fp, r3, r9
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	685b      	ldr	r3, [r3, #4]
 800cd2e:	2200      	movs	r2, #0
 800cd30:	603b      	str	r3, [r7, #0]
 800cd32:	607a      	str	r2, [r7, #4]
 800cd34:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cd38:	4650      	mov	r0, sl
 800cd3a:	4659      	mov	r1, fp
 800cd3c:	f7f3 fff4 	bl	8000d28 <__aeabi_uldivmod>
 800cd40:	4602      	mov	r2, r0
 800cd42:	460b      	mov	r3, r1
 800cd44:	4613      	mov	r3, r2
 800cd46:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800cd48:	69bb      	ldr	r3, [r7, #24]
 800cd4a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800cd4e:	d308      	bcc.n	800cd62 <UART_SetConfig+0x3de>
 800cd50:	69bb      	ldr	r3, [r7, #24]
 800cd52:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cd56:	d204      	bcs.n	800cd62 <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	69ba      	ldr	r2, [r7, #24]
 800cd5e:	60da      	str	r2, [r3, #12]
 800cd60:	e0b6      	b.n	800ced0 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 800cd62:	2301      	movs	r3, #1
 800cd64:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800cd68:	e0b2      	b.n	800ced0 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	69db      	ldr	r3, [r3, #28]
 800cd6e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800cd72:	d15e      	bne.n	800ce32 <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 800cd74:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800cd78:	2b08      	cmp	r3, #8
 800cd7a:	d828      	bhi.n	800cdce <UART_SetConfig+0x44a>
 800cd7c:	a201      	add	r2, pc, #4	; (adr r2, 800cd84 <UART_SetConfig+0x400>)
 800cd7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cd82:	bf00      	nop
 800cd84:	0800cda9 	.word	0x0800cda9
 800cd88:	0800cdb1 	.word	0x0800cdb1
 800cd8c:	0800cdb9 	.word	0x0800cdb9
 800cd90:	0800cdcf 	.word	0x0800cdcf
 800cd94:	0800cdbf 	.word	0x0800cdbf
 800cd98:	0800cdcf 	.word	0x0800cdcf
 800cd9c:	0800cdcf 	.word	0x0800cdcf
 800cda0:	0800cdcf 	.word	0x0800cdcf
 800cda4:	0800cdc7 	.word	0x0800cdc7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800cda8:	f7fc f872 	bl	8008e90 <HAL_RCC_GetPCLK1Freq>
 800cdac:	61f8      	str	r0, [r7, #28]
        break;
 800cdae:	e014      	b.n	800cdda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800cdb0:	f7fc f884 	bl	8008ebc <HAL_RCC_GetPCLK2Freq>
 800cdb4:	61f8      	str	r0, [r7, #28]
        break;
 800cdb6:	e010      	b.n	800cdda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800cdb8:	4b4d      	ldr	r3, [pc, #308]	; (800cef0 <UART_SetConfig+0x56c>)
 800cdba:	61fb      	str	r3, [r7, #28]
        break;
 800cdbc:	e00d      	b.n	800cdda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800cdbe:	f7fb ffcf 	bl	8008d60 <HAL_RCC_GetSysClockFreq>
 800cdc2:	61f8      	str	r0, [r7, #28]
        break;
 800cdc4:	e009      	b.n	800cdda <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800cdc6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800cdca:	61fb      	str	r3, [r7, #28]
        break;
 800cdcc:	e005      	b.n	800cdda <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 800cdce:	2300      	movs	r3, #0
 800cdd0:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800cdd2:	2301      	movs	r3, #1
 800cdd4:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800cdd8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800cdda:	69fb      	ldr	r3, [r7, #28]
 800cddc:	2b00      	cmp	r3, #0
 800cdde:	d077      	beq.n	800ced0 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800cde0:	69fb      	ldr	r3, [r7, #28]
 800cde2:	005a      	lsls	r2, r3, #1
 800cde4:	68fb      	ldr	r3, [r7, #12]
 800cde6:	685b      	ldr	r3, [r3, #4]
 800cde8:	085b      	lsrs	r3, r3, #1
 800cdea:	441a      	add	r2, r3
 800cdec:	68fb      	ldr	r3, [r7, #12]
 800cdee:	685b      	ldr	r3, [r3, #4]
 800cdf0:	fbb2 f3f3 	udiv	r3, r2, r3
 800cdf4:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800cdf6:	69bb      	ldr	r3, [r7, #24]
 800cdf8:	2b0f      	cmp	r3, #15
 800cdfa:	d916      	bls.n	800ce2a <UART_SetConfig+0x4a6>
 800cdfc:	69bb      	ldr	r3, [r7, #24]
 800cdfe:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800ce02:	d212      	bcs.n	800ce2a <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800ce04:	69bb      	ldr	r3, [r7, #24]
 800ce06:	b29b      	uxth	r3, r3
 800ce08:	f023 030f 	bic.w	r3, r3, #15
 800ce0c:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800ce0e:	69bb      	ldr	r3, [r7, #24]
 800ce10:	085b      	lsrs	r3, r3, #1
 800ce12:	b29b      	uxth	r3, r3
 800ce14:	f003 0307 	and.w	r3, r3, #7
 800ce18:	b29a      	uxth	r2, r3
 800ce1a:	8afb      	ldrh	r3, [r7, #22]
 800ce1c:	4313      	orrs	r3, r2
 800ce1e:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 800ce20:	68fb      	ldr	r3, [r7, #12]
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	8afa      	ldrh	r2, [r7, #22]
 800ce26:	60da      	str	r2, [r3, #12]
 800ce28:	e052      	b.n	800ced0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ce2a:	2301      	movs	r3, #1
 800ce2c:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 800ce30:	e04e      	b.n	800ced0 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800ce32:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800ce36:	2b08      	cmp	r3, #8
 800ce38:	d827      	bhi.n	800ce8a <UART_SetConfig+0x506>
 800ce3a:	a201      	add	r2, pc, #4	; (adr r2, 800ce40 <UART_SetConfig+0x4bc>)
 800ce3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ce40:	0800ce65 	.word	0x0800ce65
 800ce44:	0800ce6d 	.word	0x0800ce6d
 800ce48:	0800ce75 	.word	0x0800ce75
 800ce4c:	0800ce8b 	.word	0x0800ce8b
 800ce50:	0800ce7b 	.word	0x0800ce7b
 800ce54:	0800ce8b 	.word	0x0800ce8b
 800ce58:	0800ce8b 	.word	0x0800ce8b
 800ce5c:	0800ce8b 	.word	0x0800ce8b
 800ce60:	0800ce83 	.word	0x0800ce83
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800ce64:	f7fc f814 	bl	8008e90 <HAL_RCC_GetPCLK1Freq>
 800ce68:	61f8      	str	r0, [r7, #28]
        break;
 800ce6a:	e014      	b.n	800ce96 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800ce6c:	f7fc f826 	bl	8008ebc <HAL_RCC_GetPCLK2Freq>
 800ce70:	61f8      	str	r0, [r7, #28]
        break;
 800ce72:	e010      	b.n	800ce96 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800ce74:	4b1e      	ldr	r3, [pc, #120]	; (800cef0 <UART_SetConfig+0x56c>)
 800ce76:	61fb      	str	r3, [r7, #28]
        break;
 800ce78:	e00d      	b.n	800ce96 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800ce7a:	f7fb ff71 	bl	8008d60 <HAL_RCC_GetSysClockFreq>
 800ce7e:	61f8      	str	r0, [r7, #28]
        break;
 800ce80:	e009      	b.n	800ce96 <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800ce82:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800ce86:	61fb      	str	r3, [r7, #28]
        break;
 800ce88:	e005      	b.n	800ce96 <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 800ce8a:	2300      	movs	r3, #0
 800ce8c:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800ce8e:	2301      	movs	r3, #1
 800ce90:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
        break;
 800ce94:	bf00      	nop
    }

    if (pclk != 0U)
 800ce96:	69fb      	ldr	r3, [r7, #28]
 800ce98:	2b00      	cmp	r3, #0
 800ce9a:	d019      	beq.n	800ced0 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	685b      	ldr	r3, [r3, #4]
 800cea0:	085a      	lsrs	r2, r3, #1
 800cea2:	69fb      	ldr	r3, [r7, #28]
 800cea4:	441a      	add	r2, r3
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	685b      	ldr	r3, [r3, #4]
 800ceaa:	fbb2 f3f3 	udiv	r3, r2, r3
 800ceae:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800ceb0:	69bb      	ldr	r3, [r7, #24]
 800ceb2:	2b0f      	cmp	r3, #15
 800ceb4:	d909      	bls.n	800ceca <UART_SetConfig+0x546>
 800ceb6:	69bb      	ldr	r3, [r7, #24]
 800ceb8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800cebc:	d205      	bcs.n	800ceca <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800cebe:	69bb      	ldr	r3, [r7, #24]
 800cec0:	b29a      	uxth	r2, r3
 800cec2:	68fb      	ldr	r3, [r7, #12]
 800cec4:	681b      	ldr	r3, [r3, #0]
 800cec6:	60da      	str	r2, [r3, #12]
 800cec8:	e002      	b.n	800ced0 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 800ceca:	2301      	movs	r3, #1
 800cecc:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800ced0:	68fb      	ldr	r3, [r7, #12]
 800ced2:	2200      	movs	r2, #0
 800ced4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	2200      	movs	r2, #0
 800ceda:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800cedc:	f897 3022 	ldrb.w	r3, [r7, #34]	; 0x22
}
 800cee0:	4618      	mov	r0, r3
 800cee2:	3728      	adds	r7, #40	; 0x28
 800cee4:	46bd      	mov	sp, r7
 800cee6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ceea:	bf00      	nop
 800ceec:	40008000 	.word	0x40008000
 800cef0:	00f42400 	.word	0x00f42400

0800cef4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800cef4:	b480      	push	{r7}
 800cef6:	b083      	sub	sp, #12
 800cef8:	af00      	add	r7, sp, #0
 800cefa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800cefc:	687b      	ldr	r3, [r7, #4]
 800cefe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf00:	f003 0301 	and.w	r3, r3, #1
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d00a      	beq.n	800cf1e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800cf08:	687b      	ldr	r3, [r7, #4]
 800cf0a:	681b      	ldr	r3, [r3, #0]
 800cf0c:	685b      	ldr	r3, [r3, #4]
 800cf0e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	430a      	orrs	r2, r1
 800cf1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800cf1e:	687b      	ldr	r3, [r7, #4]
 800cf20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf22:	f003 0302 	and.w	r3, r3, #2
 800cf26:	2b00      	cmp	r3, #0
 800cf28:	d00a      	beq.n	800cf40 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800cf2a:	687b      	ldr	r3, [r7, #4]
 800cf2c:	681b      	ldr	r3, [r3, #0]
 800cf2e:	685b      	ldr	r3, [r3, #4]
 800cf30:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 800cf34:	687b      	ldr	r3, [r7, #4]
 800cf36:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	430a      	orrs	r2, r1
 800cf3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf44:	f003 0304 	and.w	r3, r3, #4
 800cf48:	2b00      	cmp	r3, #0
 800cf4a:	d00a      	beq.n	800cf62 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800cf4c:	687b      	ldr	r3, [r7, #4]
 800cf4e:	681b      	ldr	r3, [r3, #0]
 800cf50:	685b      	ldr	r3, [r3, #4]
 800cf52:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 800cf56:	687b      	ldr	r3, [r7, #4]
 800cf58:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800cf5a:	687b      	ldr	r3, [r7, #4]
 800cf5c:	681b      	ldr	r3, [r3, #0]
 800cf5e:	430a      	orrs	r2, r1
 800cf60:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800cf62:	687b      	ldr	r3, [r7, #4]
 800cf64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf66:	f003 0308 	and.w	r3, r3, #8
 800cf6a:	2b00      	cmp	r3, #0
 800cf6c:	d00a      	beq.n	800cf84 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	681b      	ldr	r3, [r3, #0]
 800cf72:	685b      	ldr	r3, [r3, #4]
 800cf74:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 800cf78:	687b      	ldr	r3, [r7, #4]
 800cf7a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800cf7c:	687b      	ldr	r3, [r7, #4]
 800cf7e:	681b      	ldr	r3, [r3, #0]
 800cf80:	430a      	orrs	r2, r1
 800cf82:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cf88:	f003 0310 	and.w	r3, r3, #16
 800cf8c:	2b00      	cmp	r3, #0
 800cf8e:	d00a      	beq.n	800cfa6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	689b      	ldr	r3, [r3, #8]
 800cf96:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800cf9a:	687b      	ldr	r3, [r7, #4]
 800cf9c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800cf9e:	687b      	ldr	r3, [r7, #4]
 800cfa0:	681b      	ldr	r3, [r3, #0]
 800cfa2:	430a      	orrs	r2, r1
 800cfa4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfaa:	f003 0320 	and.w	r3, r3, #32
 800cfae:	2b00      	cmp	r3, #0
 800cfb0:	d00a      	beq.n	800cfc8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	689b      	ldr	r3, [r3, #8]
 800cfb8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681b      	ldr	r3, [r3, #0]
 800cfc4:	430a      	orrs	r2, r1
 800cfc6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800cfc8:	687b      	ldr	r3, [r7, #4]
 800cfca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cfcc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cfd0:	2b00      	cmp	r3, #0
 800cfd2:	d01a      	beq.n	800d00a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800cfd4:	687b      	ldr	r3, [r7, #4]
 800cfd6:	681b      	ldr	r3, [r3, #0]
 800cfd8:	685b      	ldr	r3, [r3, #4]
 800cfda:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800cfde:	687b      	ldr	r3, [r7, #4]
 800cfe0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	681b      	ldr	r3, [r3, #0]
 800cfe6:	430a      	orrs	r2, r1
 800cfe8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800cfea:	687b      	ldr	r3, [r7, #4]
 800cfec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cfee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800cff2:	d10a      	bne.n	800d00a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800cff4:	687b      	ldr	r3, [r7, #4]
 800cff6:	681b      	ldr	r3, [r3, #0]
 800cff8:	685b      	ldr	r3, [r3, #4]
 800cffa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800d002:	687b      	ldr	r3, [r7, #4]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	430a      	orrs	r2, r1
 800d008:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d00e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d012:	2b00      	cmp	r3, #0
 800d014:	d00a      	beq.n	800d02c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800d016:	687b      	ldr	r3, [r7, #4]
 800d018:	681b      	ldr	r3, [r3, #0]
 800d01a:	685b      	ldr	r3, [r3, #4]
 800d01c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 800d020:	687b      	ldr	r3, [r7, #4]
 800d022:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800d024:	687b      	ldr	r3, [r7, #4]
 800d026:	681b      	ldr	r3, [r3, #0]
 800d028:	430a      	orrs	r2, r1
 800d02a:	605a      	str	r2, [r3, #4]
  }
}
 800d02c:	bf00      	nop
 800d02e:	370c      	adds	r7, #12
 800d030:	46bd      	mov	sp, r7
 800d032:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d036:	4770      	bx	lr

0800d038 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800d038:	b580      	push	{r7, lr}
 800d03a:	b086      	sub	sp, #24
 800d03c:	af02      	add	r7, sp, #8
 800d03e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	2200      	movs	r2, #0
 800d044:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800d048:	f7f8 fecc 	bl	8005de4 <HAL_GetTick>
 800d04c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	681b      	ldr	r3, [r3, #0]
 800d054:	f003 0308 	and.w	r3, r3, #8
 800d058:	2b08      	cmp	r3, #8
 800d05a:	d10e      	bne.n	800d07a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d05c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d060:	9300      	str	r3, [sp, #0]
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	2200      	movs	r2, #0
 800d066:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800d06a:	6878      	ldr	r0, [r7, #4]
 800d06c:	f000 f82d 	bl	800d0ca <UART_WaitOnFlagUntilTimeout>
 800d070:	4603      	mov	r3, r0
 800d072:	2b00      	cmp	r3, #0
 800d074:	d001      	beq.n	800d07a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d076:	2303      	movs	r3, #3
 800d078:	e023      	b.n	800d0c2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800d07a:	687b      	ldr	r3, [r7, #4]
 800d07c:	681b      	ldr	r3, [r3, #0]
 800d07e:	681b      	ldr	r3, [r3, #0]
 800d080:	f003 0304 	and.w	r3, r3, #4
 800d084:	2b04      	cmp	r3, #4
 800d086:	d10e      	bne.n	800d0a6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800d088:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800d08c:	9300      	str	r3, [sp, #0]
 800d08e:	68fb      	ldr	r3, [r7, #12]
 800d090:	2200      	movs	r2, #0
 800d092:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 800d096:	6878      	ldr	r0, [r7, #4]
 800d098:	f000 f817 	bl	800d0ca <UART_WaitOnFlagUntilTimeout>
 800d09c:	4603      	mov	r3, r0
 800d09e:	2b00      	cmp	r3, #0
 800d0a0:	d001      	beq.n	800d0a6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800d0a2:	2303      	movs	r3, #3
 800d0a4:	e00d      	b.n	800d0c2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800d0a6:	687b      	ldr	r3, [r7, #4]
 800d0a8:	2220      	movs	r2, #32
 800d0aa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800d0ac:	687b      	ldr	r3, [r7, #4]
 800d0ae:	2220      	movs	r2, #32
 800d0b0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 800d0b8:	687b      	ldr	r3, [r7, #4]
 800d0ba:	2200      	movs	r2, #0
 800d0bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 800d0c0:	2300      	movs	r3, #0
}
 800d0c2:	4618      	mov	r0, r3
 800d0c4:	3710      	adds	r7, #16
 800d0c6:	46bd      	mov	sp, r7
 800d0c8:	bd80      	pop	{r7, pc}

0800d0ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800d0ca:	b580      	push	{r7, lr}
 800d0cc:	b09c      	sub	sp, #112	; 0x70
 800d0ce:	af00      	add	r7, sp, #0
 800d0d0:	60f8      	str	r0, [r7, #12]
 800d0d2:	60b9      	str	r1, [r7, #8]
 800d0d4:	603b      	str	r3, [r7, #0]
 800d0d6:	4613      	mov	r3, r2
 800d0d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d0da:	e0a5      	b.n	800d228 <UART_WaitOnFlagUntilTimeout+0x15e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d0dc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d0de:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800d0e2:	f000 80a1 	beq.w	800d228 <UART_WaitOnFlagUntilTimeout+0x15e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d0e6:	f7f8 fe7d 	bl	8005de4 <HAL_GetTick>
 800d0ea:	4602      	mov	r2, r0
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	1ad3      	subs	r3, r2, r3
 800d0f0:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	d302      	bcc.n	800d0fc <UART_WaitOnFlagUntilTimeout+0x32>
 800d0f6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800d0f8:	2b00      	cmp	r3, #0
 800d0fa:	d13e      	bne.n	800d17a <UART_WaitOnFlagUntilTimeout+0xb0>
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                USART_CR1_TXEIE_TXFNFIE));
#else
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d0fc:	68fb      	ldr	r3, [r7, #12]
 800d0fe:	681b      	ldr	r3, [r3, #0]
 800d100:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d102:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d104:	e853 3f00 	ldrex	r3, [r3]
 800d108:	64fb      	str	r3, [r7, #76]	; 0x4c
   return(result);
 800d10a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d10c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d110:	667b      	str	r3, [r7, #100]	; 0x64
 800d112:	68fb      	ldr	r3, [r7, #12]
 800d114:	681b      	ldr	r3, [r3, #0]
 800d116:	461a      	mov	r2, r3
 800d118:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800d11a:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d11c:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d11e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800d120:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d122:	e841 2300 	strex	r3, r2, [r1]
 800d126:	657b      	str	r3, [r7, #84]	; 0x54
   return(result);
 800d128:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d12a:	2b00      	cmp	r3, #0
 800d12c:	d1e6      	bne.n	800d0fc <UART_WaitOnFlagUntilTimeout+0x32>
#endif /* USART_CR1_FIFOEN */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d12e:	68fb      	ldr	r3, [r7, #12]
 800d130:	681b      	ldr	r3, [r3, #0]
 800d132:	3308      	adds	r3, #8
 800d134:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d136:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d138:	e853 3f00 	ldrex	r3, [r3]
 800d13c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d13e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d140:	f023 0301 	bic.w	r3, r3, #1
 800d144:	663b      	str	r3, [r7, #96]	; 0x60
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	681b      	ldr	r3, [r3, #0]
 800d14a:	3308      	adds	r3, #8
 800d14c:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800d14e:	64ba      	str	r2, [r7, #72]	; 0x48
 800d150:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d152:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d154:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d156:	e841 2300 	strex	r3, r2, [r1]
 800d15a:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800d15c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d15e:	2b00      	cmp	r3, #0
 800d160:	d1e5      	bne.n	800d12e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800d162:	68fb      	ldr	r3, [r7, #12]
 800d164:	2220      	movs	r2, #32
 800d166:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800d168:	68fb      	ldr	r3, [r7, #12]
 800d16a:	2220      	movs	r2, #32
 800d16c:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	2200      	movs	r2, #0
 800d172:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800d176:	2303      	movs	r3, #3
 800d178:	e067      	b.n	800d24a <UART_WaitOnFlagUntilTimeout+0x180>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	681b      	ldr	r3, [r3, #0]
 800d180:	f003 0304 	and.w	r3, r3, #4
 800d184:	2b00      	cmp	r3, #0
 800d186:	d04f      	beq.n	800d228 <UART_WaitOnFlagUntilTimeout+0x15e>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	681b      	ldr	r3, [r3, #0]
 800d18c:	69db      	ldr	r3, [r3, #28]
 800d18e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800d192:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800d196:	d147      	bne.n	800d228 <UART_WaitOnFlagUntilTimeout+0x15e>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800d198:	68fb      	ldr	r3, [r7, #12]
 800d19a:	681b      	ldr	r3, [r3, #0]
 800d19c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800d1a0:	621a      	str	r2, [r3, #32]
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
                                                  USART_CR1_TXEIE_TXFNFIE));
#else
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d1a2:	68fb      	ldr	r3, [r7, #12]
 800d1a4:	681b      	ldr	r3, [r3, #0]
 800d1a6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d1aa:	e853 3f00 	ldrex	r3, [r3]
 800d1ae:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d1b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d1b2:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d1b6:	66fb      	str	r3, [r7, #108]	; 0x6c
 800d1b8:	68fb      	ldr	r3, [r7, #12]
 800d1ba:	681b      	ldr	r3, [r3, #0]
 800d1bc:	461a      	mov	r2, r3
 800d1be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1c0:	637b      	str	r3, [r7, #52]	; 0x34
 800d1c2:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1c4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d1c6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d1c8:	e841 2300 	strex	r3, r2, [r1]
 800d1cc:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d1ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d1d0:	2b00      	cmp	r3, #0
 800d1d2:	d1e6      	bne.n	800d1a2 <UART_WaitOnFlagUntilTimeout+0xd8>
#endif /* USART_CR1_FIFOEN */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d1d4:	68fb      	ldr	r3, [r7, #12]
 800d1d6:	681b      	ldr	r3, [r3, #0]
 800d1d8:	3308      	adds	r3, #8
 800d1da:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d1dc:	697b      	ldr	r3, [r7, #20]
 800d1de:	e853 3f00 	ldrex	r3, [r3]
 800d1e2:	613b      	str	r3, [r7, #16]
   return(result);
 800d1e4:	693b      	ldr	r3, [r7, #16]
 800d1e6:	f023 0301 	bic.w	r3, r3, #1
 800d1ea:	66bb      	str	r3, [r7, #104]	; 0x68
 800d1ec:	68fb      	ldr	r3, [r7, #12]
 800d1ee:	681b      	ldr	r3, [r3, #0]
 800d1f0:	3308      	adds	r3, #8
 800d1f2:	6eba      	ldr	r2, [r7, #104]	; 0x68
 800d1f4:	623a      	str	r2, [r7, #32]
 800d1f6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1f8:	69f9      	ldr	r1, [r7, #28]
 800d1fa:	6a3a      	ldr	r2, [r7, #32]
 800d1fc:	e841 2300 	strex	r3, r2, [r1]
 800d200:	61bb      	str	r3, [r7, #24]
   return(result);
 800d202:	69bb      	ldr	r3, [r7, #24]
 800d204:	2b00      	cmp	r3, #0
 800d206:	d1e5      	bne.n	800d1d4 <UART_WaitOnFlagUntilTimeout+0x10a>

          huart->gState = HAL_UART_STATE_READY;
 800d208:	68fb      	ldr	r3, [r7, #12]
 800d20a:	2220      	movs	r2, #32
 800d20c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	2220      	movs	r2, #32
 800d212:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800d214:	68fb      	ldr	r3, [r7, #12]
 800d216:	2220      	movs	r2, #32
 800d218:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800d21c:	68fb      	ldr	r3, [r7, #12]
 800d21e:	2200      	movs	r2, #0
 800d220:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 800d224:	2303      	movs	r3, #3
 800d226:	e010      	b.n	800d24a <UART_WaitOnFlagUntilTimeout+0x180>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d228:	68fb      	ldr	r3, [r7, #12]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	69da      	ldr	r2, [r3, #28]
 800d22e:	68bb      	ldr	r3, [r7, #8]
 800d230:	4013      	ands	r3, r2
 800d232:	68ba      	ldr	r2, [r7, #8]
 800d234:	429a      	cmp	r2, r3
 800d236:	bf0c      	ite	eq
 800d238:	2301      	moveq	r3, #1
 800d23a:	2300      	movne	r3, #0
 800d23c:	b2db      	uxtb	r3, r3
 800d23e:	461a      	mov	r2, r3
 800d240:	79fb      	ldrb	r3, [r7, #7]
 800d242:	429a      	cmp	r2, r3
 800d244:	f43f af4a 	beq.w	800d0dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800d248:	2300      	movs	r3, #0
}
 800d24a:	4618      	mov	r0, r3
 800d24c:	3770      	adds	r7, #112	; 0x70
 800d24e:	46bd      	mov	sp, r7
 800d250:	bd80      	pop	{r7, pc}
	...

0800d254 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d254:	b480      	push	{r7}
 800d256:	b097      	sub	sp, #92	; 0x5c
 800d258:	af00      	add	r7, sp, #0
 800d25a:	60f8      	str	r0, [r7, #12]
 800d25c:	60b9      	str	r1, [r7, #8]
 800d25e:	4613      	mov	r3, r2
 800d260:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	68ba      	ldr	r2, [r7, #8]
 800d266:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize  = Size;
 800d268:	68fb      	ldr	r3, [r7, #12]
 800d26a:	88fa      	ldrh	r2, [r7, #6]
 800d26c:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
  huart->RxXferCount = Size;
 800d270:	68fb      	ldr	r3, [r7, #12]
 800d272:	88fa      	ldrh	r2, [r7, #6]
 800d274:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->RxISR       = NULL;
 800d278:	68fb      	ldr	r3, [r7, #12]
 800d27a:	2200      	movs	r2, #0
 800d27c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	689b      	ldr	r3, [r3, #8]
 800d282:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d286:	d10e      	bne.n	800d2a6 <UART_Start_Receive_IT+0x52>
 800d288:	68fb      	ldr	r3, [r7, #12]
 800d28a:	691b      	ldr	r3, [r3, #16]
 800d28c:	2b00      	cmp	r3, #0
 800d28e:	d105      	bne.n	800d29c <UART_Start_Receive_IT+0x48>
 800d290:	68fb      	ldr	r3, [r7, #12]
 800d292:	f240 12ff 	movw	r2, #511	; 0x1ff
 800d296:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d29a:	e02d      	b.n	800d2f8 <UART_Start_Receive_IT+0xa4>
 800d29c:	68fb      	ldr	r3, [r7, #12]
 800d29e:	22ff      	movs	r2, #255	; 0xff
 800d2a0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d2a4:	e028      	b.n	800d2f8 <UART_Start_Receive_IT+0xa4>
 800d2a6:	68fb      	ldr	r3, [r7, #12]
 800d2a8:	689b      	ldr	r3, [r3, #8]
 800d2aa:	2b00      	cmp	r3, #0
 800d2ac:	d10d      	bne.n	800d2ca <UART_Start_Receive_IT+0x76>
 800d2ae:	68fb      	ldr	r3, [r7, #12]
 800d2b0:	691b      	ldr	r3, [r3, #16]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d104      	bne.n	800d2c0 <UART_Start_Receive_IT+0x6c>
 800d2b6:	68fb      	ldr	r3, [r7, #12]
 800d2b8:	22ff      	movs	r2, #255	; 0xff
 800d2ba:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d2be:	e01b      	b.n	800d2f8 <UART_Start_Receive_IT+0xa4>
 800d2c0:	68fb      	ldr	r3, [r7, #12]
 800d2c2:	227f      	movs	r2, #127	; 0x7f
 800d2c4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d2c8:	e016      	b.n	800d2f8 <UART_Start_Receive_IT+0xa4>
 800d2ca:	68fb      	ldr	r3, [r7, #12]
 800d2cc:	689b      	ldr	r3, [r3, #8]
 800d2ce:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800d2d2:	d10d      	bne.n	800d2f0 <UART_Start_Receive_IT+0x9c>
 800d2d4:	68fb      	ldr	r3, [r7, #12]
 800d2d6:	691b      	ldr	r3, [r3, #16]
 800d2d8:	2b00      	cmp	r3, #0
 800d2da:	d104      	bne.n	800d2e6 <UART_Start_Receive_IT+0x92>
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	227f      	movs	r2, #127	; 0x7f
 800d2e0:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d2e4:	e008      	b.n	800d2f8 <UART_Start_Receive_IT+0xa4>
 800d2e6:	68fb      	ldr	r3, [r7, #12]
 800d2e8:	223f      	movs	r2, #63	; 0x3f
 800d2ea:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800d2ee:	e003      	b.n	800d2f8 <UART_Start_Receive_IT+0xa4>
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d2f8:	68fb      	ldr	r3, [r7, #12]
 800d2fa:	2200      	movs	r2, #0
 800d2fc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800d300:	68fb      	ldr	r3, [r7, #12]
 800d302:	2222      	movs	r2, #34	; 0x22
 800d304:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	3308      	adds	r3, #8
 800d30c:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d30e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d310:	e853 3f00 	ldrex	r3, [r3]
 800d314:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d316:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d318:	f043 0301 	orr.w	r3, r3, #1
 800d31c:	657b      	str	r3, [r7, #84]	; 0x54
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	3308      	adds	r3, #8
 800d324:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800d326:	64ba      	str	r2, [r7, #72]	; 0x48
 800d328:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d32a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 800d32c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d32e:	e841 2300 	strex	r3, r2, [r1]
 800d332:	643b      	str	r3, [r7, #64]	; 0x40
   return(result);
 800d334:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800d336:	2b00      	cmp	r3, #0
 800d338:	d1e5      	bne.n	800d306 <UART_Start_Receive_IT+0xb2>
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
    }
  }
#else
  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	689b      	ldr	r3, [r3, #8]
 800d33e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d342:	d107      	bne.n	800d354 <UART_Start_Receive_IT+0x100>
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	691b      	ldr	r3, [r3, #16]
 800d348:	2b00      	cmp	r3, #0
 800d34a:	d103      	bne.n	800d354 <UART_Start_Receive_IT+0x100>
  {
    huart->RxISR = UART_RxISR_16BIT;
 800d34c:	68fb      	ldr	r3, [r7, #12]
 800d34e:	4a24      	ldr	r2, [pc, #144]	; (800d3e0 <UART_Start_Receive_IT+0x18c>)
 800d350:	665a      	str	r2, [r3, #100]	; 0x64
 800d352:	e002      	b.n	800d35a <UART_Start_Receive_IT+0x106>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 800d354:	68fb      	ldr	r3, [r7, #12]
 800d356:	4a23      	ldr	r2, [pc, #140]	; (800d3e4 <UART_Start_Receive_IT+0x190>)
 800d358:	665a      	str	r2, [r3, #100]	; 0x64
  }

  __HAL_UNLOCK(huart);
 800d35a:	68fb      	ldr	r3, [r7, #12]
 800d35c:	2200      	movs	r2, #0
 800d35e:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800d362:	68fb      	ldr	r3, [r7, #12]
 800d364:	691b      	ldr	r3, [r3, #16]
 800d366:	2b00      	cmp	r3, #0
 800d368:	d019      	beq.n	800d39e <UART_Start_Receive_IT+0x14a>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 800d36a:	68fb      	ldr	r3, [r7, #12]
 800d36c:	681b      	ldr	r3, [r3, #0]
 800d36e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d370:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d372:	e853 3f00 	ldrex	r3, [r3]
 800d376:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d378:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d37a:	f443 7390 	orr.w	r3, r3, #288	; 0x120
 800d37e:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	681b      	ldr	r3, [r3, #0]
 800d384:	461a      	mov	r2, r3
 800d386:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d388:	637b      	str	r3, [r7, #52]	; 0x34
 800d38a:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d38c:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d38e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d390:	e841 2300 	strex	r3, r2, [r1]
 800d394:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d396:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d1e6      	bne.n	800d36a <UART_Start_Receive_IT+0x116>
 800d39c:	e018      	b.n	800d3d0 <UART_Start_Receive_IT+0x17c>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800d39e:	68fb      	ldr	r3, [r7, #12]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3a4:	697b      	ldr	r3, [r7, #20]
 800d3a6:	e853 3f00 	ldrex	r3, [r3]
 800d3aa:	613b      	str	r3, [r7, #16]
   return(result);
 800d3ac:	693b      	ldr	r3, [r7, #16]
 800d3ae:	f043 0320 	orr.w	r3, r3, #32
 800d3b2:	653b      	str	r3, [r7, #80]	; 0x50
 800d3b4:	68fb      	ldr	r3, [r7, #12]
 800d3b6:	681b      	ldr	r3, [r3, #0]
 800d3b8:	461a      	mov	r2, r3
 800d3ba:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d3bc:	623b      	str	r3, [r7, #32]
 800d3be:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d3c0:	69f9      	ldr	r1, [r7, #28]
 800d3c2:	6a3a      	ldr	r2, [r7, #32]
 800d3c4:	e841 2300 	strex	r3, r2, [r1]
 800d3c8:	61bb      	str	r3, [r7, #24]
   return(result);
 800d3ca:	69bb      	ldr	r3, [r7, #24]
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d1e6      	bne.n	800d39e <UART_Start_Receive_IT+0x14a>
  }
#endif /* USART_CR1_FIFOEN */
  return HAL_OK;
 800d3d0:	2300      	movs	r3, #0
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	375c      	adds	r7, #92	; 0x5c
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d3dc:	4770      	bx	lr
 800d3de:	bf00      	nop
 800d3e0:	0800d80d 	.word	0x0800d80d
 800d3e4:	0800d6ad 	.word	0x0800d6ad

0800d3e8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800d3e8:	b480      	push	{r7}
 800d3ea:	b089      	sub	sp, #36	; 0x24
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800d3f0:	687b      	ldr	r3, [r7, #4]
 800d3f2:	681b      	ldr	r3, [r3, #0]
 800d3f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d3f6:	68fb      	ldr	r3, [r7, #12]
 800d3f8:	e853 3f00 	ldrex	r3, [r3]
 800d3fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800d3fe:	68bb      	ldr	r3, [r7, #8]
 800d400:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800d404:	61fb      	str	r3, [r7, #28]
 800d406:	687b      	ldr	r3, [r7, #4]
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	461a      	mov	r2, r3
 800d40c:	69fb      	ldr	r3, [r7, #28]
 800d40e:	61bb      	str	r3, [r7, #24]
 800d410:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d412:	6979      	ldr	r1, [r7, #20]
 800d414:	69ba      	ldr	r2, [r7, #24]
 800d416:	e841 2300 	strex	r3, r2, [r1]
 800d41a:	613b      	str	r3, [r7, #16]
   return(result);
 800d41c:	693b      	ldr	r3, [r7, #16]
 800d41e:	2b00      	cmp	r3, #0
 800d420:	d1e6      	bne.n	800d3f0 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d422:	687b      	ldr	r3, [r7, #4]
 800d424:	2220      	movs	r2, #32
 800d426:	679a      	str	r2, [r3, #120]	; 0x78
}
 800d428:	bf00      	nop
 800d42a:	3724      	adds	r7, #36	; 0x24
 800d42c:	46bd      	mov	sp, r7
 800d42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d432:	4770      	bx	lr

0800d434 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800d434:	b480      	push	{r7}
 800d436:	b095      	sub	sp, #84	; 0x54
 800d438:	af00      	add	r7, sp, #0
 800d43a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	681b      	ldr	r3, [r3, #0]
 800d440:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d442:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d444:	e853 3f00 	ldrex	r3, [r3]
 800d448:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d44a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d44c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d450:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d452:	687b      	ldr	r3, [r7, #4]
 800d454:	681b      	ldr	r3, [r3, #0]
 800d456:	461a      	mov	r2, r3
 800d458:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d45a:	643b      	str	r3, [r7, #64]	; 0x40
 800d45c:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d45e:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d460:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d462:	e841 2300 	strex	r3, r2, [r1]
 800d466:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d468:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d46a:	2b00      	cmp	r3, #0
 800d46c:	d1e6      	bne.n	800d43c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d46e:	687b      	ldr	r3, [r7, #4]
 800d470:	681b      	ldr	r3, [r3, #0]
 800d472:	3308      	adds	r3, #8
 800d474:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d476:	6a3b      	ldr	r3, [r7, #32]
 800d478:	e853 3f00 	ldrex	r3, [r3]
 800d47c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d47e:	69fb      	ldr	r3, [r7, #28]
 800d480:	f023 0301 	bic.w	r3, r3, #1
 800d484:	64bb      	str	r3, [r7, #72]	; 0x48
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	681b      	ldr	r3, [r3, #0]
 800d48a:	3308      	adds	r3, #8
 800d48c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d48e:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d490:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d492:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d494:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d496:	e841 2300 	strex	r3, r2, [r1]
 800d49a:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d49c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d49e:	2b00      	cmp	r3, #0
 800d4a0:	d1e5      	bne.n	800d46e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d4a6:	2b01      	cmp	r3, #1
 800d4a8:	d118      	bne.n	800d4dc <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d4aa:	687b      	ldr	r3, [r7, #4]
 800d4ac:	681b      	ldr	r3, [r3, #0]
 800d4ae:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4b0:	68fb      	ldr	r3, [r7, #12]
 800d4b2:	e853 3f00 	ldrex	r3, [r3]
 800d4b6:	60bb      	str	r3, [r7, #8]
   return(result);
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	f023 0310 	bic.w	r3, r3, #16
 800d4be:	647b      	str	r3, [r7, #68]	; 0x44
 800d4c0:	687b      	ldr	r3, [r7, #4]
 800d4c2:	681b      	ldr	r3, [r3, #0]
 800d4c4:	461a      	mov	r2, r3
 800d4c6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d4c8:	61bb      	str	r3, [r7, #24]
 800d4ca:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d4cc:	6979      	ldr	r1, [r7, #20]
 800d4ce:	69ba      	ldr	r2, [r7, #24]
 800d4d0:	e841 2300 	strex	r3, r2, [r1]
 800d4d4:	613b      	str	r3, [r7, #16]
   return(result);
 800d4d6:	693b      	ldr	r3, [r7, #16]
 800d4d8:	2b00      	cmp	r3, #0
 800d4da:	d1e6      	bne.n	800d4aa <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	2220      	movs	r2, #32
 800d4e0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d4e2:	687b      	ldr	r3, [r7, #4]
 800d4e4:	2200      	movs	r2, #0
 800d4e6:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	2200      	movs	r2, #0
 800d4ec:	665a      	str	r2, [r3, #100]	; 0x64
}
 800d4ee:	bf00      	nop
 800d4f0:	3754      	adds	r7, #84	; 0x54
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f8:	4770      	bx	lr

0800d4fa <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800d4fa:	b580      	push	{r7, lr}
 800d4fc:	b090      	sub	sp, #64	; 0x40
 800d4fe:	af00      	add	r7, sp, #0
 800d500:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d502:	687b      	ldr	r3, [r7, #4]
 800d504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d506:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800d508:	687b      	ldr	r3, [r7, #4]
 800d50a:	681b      	ldr	r3, [r3, #0]
 800d50c:	681b      	ldr	r3, [r3, #0]
 800d50e:	f003 0320 	and.w	r3, r3, #32
 800d512:	2b00      	cmp	r3, #0
 800d514:	d137      	bne.n	800d586 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800d516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d518:	2200      	movs	r2, #0
 800d51a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d51e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d520:	681b      	ldr	r3, [r3, #0]
 800d522:	3308      	adds	r3, #8
 800d524:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d526:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d528:	e853 3f00 	ldrex	r3, [r3]
 800d52c:	623b      	str	r3, [r7, #32]
   return(result);
 800d52e:	6a3b      	ldr	r3, [r7, #32]
 800d530:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d534:	63bb      	str	r3, [r7, #56]	; 0x38
 800d536:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d538:	681b      	ldr	r3, [r3, #0]
 800d53a:	3308      	adds	r3, #8
 800d53c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d53e:	633a      	str	r2, [r7, #48]	; 0x30
 800d540:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d542:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d544:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d546:	e841 2300 	strex	r3, r2, [r1]
 800d54a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d54c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d54e:	2b00      	cmp	r3, #0
 800d550:	d1e5      	bne.n	800d51e <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d552:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d554:	681b      	ldr	r3, [r3, #0]
 800d556:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d558:	693b      	ldr	r3, [r7, #16]
 800d55a:	e853 3f00 	ldrex	r3, [r3]
 800d55e:	60fb      	str	r3, [r7, #12]
   return(result);
 800d560:	68fb      	ldr	r3, [r7, #12]
 800d562:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d566:	637b      	str	r3, [r7, #52]	; 0x34
 800d568:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d56a:	681b      	ldr	r3, [r3, #0]
 800d56c:	461a      	mov	r2, r3
 800d56e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d570:	61fb      	str	r3, [r7, #28]
 800d572:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d574:	69b9      	ldr	r1, [r7, #24]
 800d576:	69fa      	ldr	r2, [r7, #28]
 800d578:	e841 2300 	strex	r3, r2, [r1]
 800d57c:	617b      	str	r3, [r7, #20]
   return(result);
 800d57e:	697b      	ldr	r3, [r7, #20]
 800d580:	2b00      	cmp	r3, #0
 800d582:	d1e6      	bne.n	800d552 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800d584:	e002      	b.n	800d58c <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800d586:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800d588:	f7f6 faf8 	bl	8003b7c <HAL_UART_TxCpltCallback>
}
 800d58c:	bf00      	nop
 800d58e:	3740      	adds	r7, #64	; 0x40
 800d590:	46bd      	mov	sp, r7
 800d592:	bd80      	pop	{r7, pc}

0800d594 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b084      	sub	sp, #16
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5a0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800d5a2:	68f8      	ldr	r0, [r7, #12]
 800d5a4:	f7ff f9d8 	bl	800c958 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d5a8:	bf00      	nop
 800d5aa:	3710      	adds	r7, #16
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}

0800d5b0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b086      	sub	sp, #24
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d5bc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800d5be:	697b      	ldr	r3, [r7, #20]
 800d5c0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800d5c2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800d5c4:	697b      	ldr	r3, [r7, #20]
 800d5c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d5c8:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800d5ca:	697b      	ldr	r3, [r7, #20]
 800d5cc:	681b      	ldr	r3, [r3, #0]
 800d5ce:	689b      	ldr	r3, [r3, #8]
 800d5d0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d5d4:	2b80      	cmp	r3, #128	; 0x80
 800d5d6:	d109      	bne.n	800d5ec <UART_DMAError+0x3c>
 800d5d8:	693b      	ldr	r3, [r7, #16]
 800d5da:	2b21      	cmp	r3, #33	; 0x21
 800d5dc:	d106      	bne.n	800d5ec <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800d5de:	697b      	ldr	r3, [r7, #20]
 800d5e0:	2200      	movs	r2, #0
 800d5e2:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 800d5e6:	6978      	ldr	r0, [r7, #20]
 800d5e8:	f7ff fefe 	bl	800d3e8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800d5ec:	697b      	ldr	r3, [r7, #20]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	689b      	ldr	r3, [r3, #8]
 800d5f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d5f6:	2b40      	cmp	r3, #64	; 0x40
 800d5f8:	d109      	bne.n	800d60e <UART_DMAError+0x5e>
 800d5fa:	68fb      	ldr	r3, [r7, #12]
 800d5fc:	2b22      	cmp	r3, #34	; 0x22
 800d5fe:	d106      	bne.n	800d60e <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800d600:	697b      	ldr	r3, [r7, #20]
 800d602:	2200      	movs	r2, #0
 800d604:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 800d608:	6978      	ldr	r0, [r7, #20]
 800d60a:	f7ff ff13 	bl	800d434 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800d60e:	697b      	ldr	r3, [r7, #20]
 800d610:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800d614:	f043 0210 	orr.w	r2, r3, #16
 800d618:	697b      	ldr	r3, [r7, #20]
 800d61a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d61e:	6978      	ldr	r0, [r7, #20]
 800d620:	f7f6 fcf6 	bl	8004010 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d624:	bf00      	nop
 800d626:	3718      	adds	r7, #24
 800d628:	46bd      	mov	sp, r7
 800d62a:	bd80      	pop	{r7, pc}

0800d62c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800d62c:	b580      	push	{r7, lr}
 800d62e:	b084      	sub	sp, #16
 800d630:	af00      	add	r7, sp, #0
 800d632:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800d634:	687b      	ldr	r3, [r7, #4]
 800d636:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800d638:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800d63a:	68fb      	ldr	r3, [r7, #12]
 800d63c:	2200      	movs	r2, #0
 800d63e:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	2200      	movs	r2, #0
 800d646:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800d64a:	68f8      	ldr	r0, [r7, #12]
 800d64c:	f7f6 fce0 	bl	8004010 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d650:	bf00      	nop
 800d652:	3710      	adds	r7, #16
 800d654:	46bd      	mov	sp, r7
 800d656:	bd80      	pop	{r7, pc}

0800d658 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800d658:	b580      	push	{r7, lr}
 800d65a:	b088      	sub	sp, #32
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800d660:	687b      	ldr	r3, [r7, #4]
 800d662:	681b      	ldr	r3, [r3, #0]
 800d664:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d666:	68fb      	ldr	r3, [r7, #12]
 800d668:	e853 3f00 	ldrex	r3, [r3]
 800d66c:	60bb      	str	r3, [r7, #8]
   return(result);
 800d66e:	68bb      	ldr	r3, [r7, #8]
 800d670:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800d674:	61fb      	str	r3, [r7, #28]
 800d676:	687b      	ldr	r3, [r7, #4]
 800d678:	681b      	ldr	r3, [r3, #0]
 800d67a:	461a      	mov	r2, r3
 800d67c:	69fb      	ldr	r3, [r7, #28]
 800d67e:	61bb      	str	r3, [r7, #24]
 800d680:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d682:	6979      	ldr	r1, [r7, #20]
 800d684:	69ba      	ldr	r2, [r7, #24]
 800d686:	e841 2300 	strex	r3, r2, [r1]
 800d68a:	613b      	str	r3, [r7, #16]
   return(result);
 800d68c:	693b      	ldr	r3, [r7, #16]
 800d68e:	2b00      	cmp	r3, #0
 800d690:	d1e6      	bne.n	800d660 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800d692:	687b      	ldr	r3, [r7, #4]
 800d694:	2220      	movs	r2, #32
 800d696:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800d698:	687b      	ldr	r3, [r7, #4]
 800d69a:	2200      	movs	r2, #0
 800d69c:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800d69e:	6878      	ldr	r0, [r7, #4]
 800d6a0:	f7f6 fa6c 	bl	8003b7c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800d6a4:	bf00      	nop
 800d6a6:	3720      	adds	r7, #32
 800d6a8:	46bd      	mov	sp, r7
 800d6aa:	bd80      	pop	{r7, pc}

0800d6ac <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800d6ac:	b580      	push	{r7, lr}
 800d6ae:	b096      	sub	sp, #88	; 0x58
 800d6b0:	af00      	add	r7, sp, #0
 800d6b2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800d6b4:	687b      	ldr	r3, [r7, #4]
 800d6b6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d6ba:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d6be:	687b      	ldr	r3, [r7, #4]
 800d6c0:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d6c2:	2b22      	cmp	r3, #34	; 0x22
 800d6c4:	f040 8094 	bne.w	800d7f0 <UART_RxISR_8BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	681b      	ldr	r3, [r3, #0]
 800d6cc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d6ce:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800d6d2:	f8b7 3054 	ldrh.w	r3, [r7, #84]	; 0x54
 800d6d6:	b2d9      	uxtb	r1, r3
 800d6d8:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800d6dc:	b2da      	uxtb	r2, r3
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d6e2:	400a      	ands	r2, r1
 800d6e4:	b2d2      	uxtb	r2, r2
 800d6e6:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800d6e8:	687b      	ldr	r3, [r7, #4]
 800d6ea:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d6ec:	1c5a      	adds	r2, r3, #1
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d6f8:	b29b      	uxth	r3, r3
 800d6fa:	3b01      	subs	r3, #1
 800d6fc:	b29a      	uxth	r2, r3
 800d6fe:	687b      	ldr	r3, [r7, #4]
 800d700:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800d704:	687b      	ldr	r3, [r7, #4]
 800d706:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d70a:	b29b      	uxth	r3, r3
 800d70c:	2b00      	cmp	r3, #0
 800d70e:	d179      	bne.n	800d804 <UART_RxISR_8BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d716:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d718:	e853 3f00 	ldrex	r3, [r3]
 800d71c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800d71e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d720:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d724:	653b      	str	r3, [r7, #80]	; 0x50
 800d726:	687b      	ldr	r3, [r7, #4]
 800d728:	681b      	ldr	r3, [r3, #0]
 800d72a:	461a      	mov	r2, r3
 800d72c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d72e:	647b      	str	r3, [r7, #68]	; 0x44
 800d730:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d732:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800d734:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800d736:	e841 2300 	strex	r3, r2, [r1]
 800d73a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 800d73c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800d73e:	2b00      	cmp	r3, #0
 800d740:	d1e6      	bne.n	800d710 <UART_RxISR_8BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d742:	687b      	ldr	r3, [r7, #4]
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	3308      	adds	r3, #8
 800d748:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d74a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d74c:	e853 3f00 	ldrex	r3, [r3]
 800d750:	623b      	str	r3, [r7, #32]
   return(result);
 800d752:	6a3b      	ldr	r3, [r7, #32]
 800d754:	f023 0301 	bic.w	r3, r3, #1
 800d758:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	3308      	adds	r3, #8
 800d760:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800d762:	633a      	str	r2, [r7, #48]	; 0x30
 800d764:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d766:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800d768:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800d76a:	e841 2300 	strex	r3, r2, [r1]
 800d76e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800d770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d772:	2b00      	cmp	r3, #0
 800d774:	d1e5      	bne.n	800d742 <UART_RxISR_8BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d776:	687b      	ldr	r3, [r7, #4]
 800d778:	2220      	movs	r2, #32
 800d77a:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2200      	movs	r2, #0
 800d780:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d782:	687b      	ldr	r3, [r7, #4]
 800d784:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d786:	2b01      	cmp	r3, #1
 800d788:	d12e      	bne.n	800d7e8 <UART_RxISR_8BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d78a:	687b      	ldr	r3, [r7, #4]
 800d78c:	2200      	movs	r2, #0
 800d78e:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	681b      	ldr	r3, [r3, #0]
 800d794:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d796:	693b      	ldr	r3, [r7, #16]
 800d798:	e853 3f00 	ldrex	r3, [r3]
 800d79c:	60fb      	str	r3, [r7, #12]
   return(result);
 800d79e:	68fb      	ldr	r3, [r7, #12]
 800d7a0:	f023 0310 	bic.w	r3, r3, #16
 800d7a4:	64bb      	str	r3, [r7, #72]	; 0x48
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	461a      	mov	r2, r3
 800d7ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d7ae:	61fb      	str	r3, [r7, #28]
 800d7b0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d7b2:	69b9      	ldr	r1, [r7, #24]
 800d7b4:	69fa      	ldr	r2, [r7, #28]
 800d7b6:	e841 2300 	strex	r3, r2, [r1]
 800d7ba:	617b      	str	r3, [r7, #20]
   return(result);
 800d7bc:	697b      	ldr	r3, [r7, #20]
 800d7be:	2b00      	cmp	r3, #0
 800d7c0:	d1e6      	bne.n	800d790 <UART_RxISR_8BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d7c2:	687b      	ldr	r3, [r7, #4]
 800d7c4:	681b      	ldr	r3, [r3, #0]
 800d7c6:	69db      	ldr	r3, [r3, #28]
 800d7c8:	f003 0310 	and.w	r3, r3, #16
 800d7cc:	2b10      	cmp	r3, #16
 800d7ce:	d103      	bne.n	800d7d8 <UART_RxISR_8BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d7d0:	687b      	ldr	r3, [r7, #4]
 800d7d2:	681b      	ldr	r3, [r3, #0]
 800d7d4:	2210      	movs	r2, #16
 800d7d6:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d7d8:	687b      	ldr	r3, [r7, #4]
 800d7da:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800d7de:	4619      	mov	r1, r3
 800d7e0:	6878      	ldr	r0, [r7, #4]
 800d7e2:	f7ff f8c3 	bl	800c96c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d7e6:	e00d      	b.n	800d804 <UART_RxISR_8BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800d7e8:	6878      	ldr	r0, [r7, #4]
 800d7ea:	f7f6 f9dd 	bl	8003ba8 <HAL_UART_RxCpltCallback>
}
 800d7ee:	e009      	b.n	800d804 <UART_RxISR_8BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	681b      	ldr	r3, [r3, #0]
 800d7f4:	8b1b      	ldrh	r3, [r3, #24]
 800d7f6:	b29a      	uxth	r2, r3
 800d7f8:	687b      	ldr	r3, [r7, #4]
 800d7fa:	681b      	ldr	r3, [r3, #0]
 800d7fc:	f042 0208 	orr.w	r2, r2, #8
 800d800:	b292      	uxth	r2, r2
 800d802:	831a      	strh	r2, [r3, #24]
}
 800d804:	bf00      	nop
 800d806:	3758      	adds	r7, #88	; 0x58
 800d808:	46bd      	mov	sp, r7
 800d80a:	bd80      	pop	{r7, pc}

0800d80c <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800d80c:	b580      	push	{r7, lr}
 800d80e:	b096      	sub	sp, #88	; 0x58
 800d810:	af00      	add	r7, sp, #0
 800d812:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800d814:	687b      	ldr	r3, [r7, #4]
 800d816:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 800d81a:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800d81e:	687b      	ldr	r3, [r7, #4]
 800d820:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800d822:	2b22      	cmp	r3, #34	; 0x22
 800d824:	f040 8094 	bne.w	800d950 <UART_RxISR_16BIT+0x144>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800d828:	687b      	ldr	r3, [r7, #4]
 800d82a:	681b      	ldr	r3, [r3, #0]
 800d82c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800d82e:	f8a7 3054 	strh.w	r3, [r7, #84]	; 0x54
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800d832:	687b      	ldr	r3, [r7, #4]
 800d834:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d836:	653b      	str	r3, [r7, #80]	; 0x50
    *tmp = (uint16_t)(uhdata & uhMask);
 800d838:	f8b7 2054 	ldrh.w	r2, [r7, #84]	; 0x54
 800d83c:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800d840:	4013      	ands	r3, r2
 800d842:	b29a      	uxth	r2, r3
 800d844:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800d846:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800d848:	687b      	ldr	r3, [r7, #4]
 800d84a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800d84c:	1c9a      	adds	r2, r3, #2
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d858:	b29b      	uxth	r3, r3
 800d85a:	3b01      	subs	r3, #1
 800d85c:	b29a      	uxth	r2, r3
 800d85e:	687b      	ldr	r3, [r7, #4]
 800d860:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 800d864:	687b      	ldr	r3, [r7, #4]
 800d866:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	2b00      	cmp	r3, #0
 800d86e:	d179      	bne.n	800d964 <UART_RxISR_16BIT+0x158>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800d870:	687b      	ldr	r3, [r7, #4]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d876:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800d878:	e853 3f00 	ldrex	r3, [r3]
 800d87c:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 800d87e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800d880:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800d884:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d886:	687b      	ldr	r3, [r7, #4]
 800d888:	681b      	ldr	r3, [r3, #0]
 800d88a:	461a      	mov	r2, r3
 800d88c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800d88e:	643b      	str	r3, [r7, #64]	; 0x40
 800d890:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d892:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800d894:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800d896:	e841 2300 	strex	r3, r2, [r1]
 800d89a:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800d89c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800d89e:	2b00      	cmp	r3, #0
 800d8a0:	d1e6      	bne.n	800d870 <UART_RxISR_16BIT+0x64>
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d8a2:	687b      	ldr	r3, [r7, #4]
 800d8a4:	681b      	ldr	r3, [r3, #0]
 800d8a6:	3308      	adds	r3, #8
 800d8a8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8aa:	6a3b      	ldr	r3, [r7, #32]
 800d8ac:	e853 3f00 	ldrex	r3, [r3]
 800d8b0:	61fb      	str	r3, [r7, #28]
   return(result);
 800d8b2:	69fb      	ldr	r3, [r7, #28]
 800d8b4:	f023 0301 	bic.w	r3, r3, #1
 800d8b8:	64bb      	str	r3, [r7, #72]	; 0x48
 800d8ba:	687b      	ldr	r3, [r7, #4]
 800d8bc:	681b      	ldr	r3, [r3, #0]
 800d8be:	3308      	adds	r3, #8
 800d8c0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d8c2:	62fa      	str	r2, [r7, #44]	; 0x2c
 800d8c4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d8c6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800d8c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800d8ca:	e841 2300 	strex	r3, r2, [r1]
 800d8ce:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d8d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d8d2:	2b00      	cmp	r3, #0
 800d8d4:	d1e5      	bne.n	800d8a2 <UART_RxISR_16BIT+0x96>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800d8d6:	687b      	ldr	r3, [r7, #4]
 800d8d8:	2220      	movs	r2, #32
 800d8da:	67da      	str	r2, [r3, #124]	; 0x7c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	2200      	movs	r2, #0
 800d8e0:	665a      	str	r2, [r3, #100]	; 0x64

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800d8e6:	2b01      	cmp	r3, #1
 800d8e8:	d12e      	bne.n	800d948 <UART_RxISR_16BIT+0x13c>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d8ea:	687b      	ldr	r3, [r7, #4]
 800d8ec:	2200      	movs	r2, #0
 800d8ee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d8f0:	687b      	ldr	r3, [r7, #4]
 800d8f2:	681b      	ldr	r3, [r3, #0]
 800d8f4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d8f6:	68fb      	ldr	r3, [r7, #12]
 800d8f8:	e853 3f00 	ldrex	r3, [r3]
 800d8fc:	60bb      	str	r3, [r7, #8]
   return(result);
 800d8fe:	68bb      	ldr	r3, [r7, #8]
 800d900:	f023 0310 	bic.w	r3, r3, #16
 800d904:	647b      	str	r3, [r7, #68]	; 0x44
 800d906:	687b      	ldr	r3, [r7, #4]
 800d908:	681b      	ldr	r3, [r3, #0]
 800d90a:	461a      	mov	r2, r3
 800d90c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d90e:	61bb      	str	r3, [r7, #24]
 800d910:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d912:	6979      	ldr	r1, [r7, #20]
 800d914:	69ba      	ldr	r2, [r7, #24]
 800d916:	e841 2300 	strex	r3, r2, [r1]
 800d91a:	613b      	str	r3, [r7, #16]
   return(result);
 800d91c:	693b      	ldr	r3, [r7, #16]
 800d91e:	2b00      	cmp	r3, #0
 800d920:	d1e6      	bne.n	800d8f0 <UART_RxISR_16BIT+0xe4>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	681b      	ldr	r3, [r3, #0]
 800d926:	69db      	ldr	r3, [r3, #28]
 800d928:	f003 0310 	and.w	r3, r3, #16
 800d92c:	2b10      	cmp	r3, #16
 800d92e:	d103      	bne.n	800d938 <UART_RxISR_16BIT+0x12c>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d930:	687b      	ldr	r3, [r7, #4]
 800d932:	681b      	ldr	r3, [r3, #0]
 800d934:	2210      	movs	r2, #16
 800d936:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 800d93e:	4619      	mov	r1, r3
 800d940:	6878      	ldr	r0, [r7, #4]
 800d942:	f7ff f813 	bl	800c96c <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d946:	e00d      	b.n	800d964 <UART_RxISR_16BIT+0x158>
        HAL_UART_RxCpltCallback(huart);
 800d948:	6878      	ldr	r0, [r7, #4]
 800d94a:	f7f6 f92d 	bl	8003ba8 <HAL_UART_RxCpltCallback>
}
 800d94e:	e009      	b.n	800d964 <UART_RxISR_16BIT+0x158>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d950:	687b      	ldr	r3, [r7, #4]
 800d952:	681b      	ldr	r3, [r3, #0]
 800d954:	8b1b      	ldrh	r3, [r3, #24]
 800d956:	b29a      	uxth	r2, r3
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	681b      	ldr	r3, [r3, #0]
 800d95c:	f042 0208 	orr.w	r2, r2, #8
 800d960:	b292      	uxth	r2, r2
 800d962:	831a      	strh	r2, [r3, #24]
}
 800d964:	bf00      	nop
 800d966:	3758      	adds	r7, #88	; 0x58
 800d968:	46bd      	mov	sp, r7
 800d96a:	bd80      	pop	{r7, pc}

0800d96c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d96c:	b480      	push	{r7}
 800d96e:	b083      	sub	sp, #12
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d974:	bf00      	nop
 800d976:	370c      	adds	r7, #12
 800d978:	46bd      	mov	sp, r7
 800d97a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d97e:	4770      	bx	lr

0800d980 <atof>:
 800d980:	2100      	movs	r1, #0
 800d982:	f001 bbdb 	b.w	800f13c <strtod>

0800d986 <atoi>:
 800d986:	220a      	movs	r2, #10
 800d988:	2100      	movs	r1, #0
 800d98a:	f001 bc65 	b.w	800f258 <strtol>

0800d98e <atol>:
 800d98e:	220a      	movs	r2, #10
 800d990:	2100      	movs	r1, #0
 800d992:	f001 bc61 	b.w	800f258 <strtol>
	...

0800d998 <__errno>:
 800d998:	4b01      	ldr	r3, [pc, #4]	; (800d9a0 <__errno+0x8>)
 800d99a:	6818      	ldr	r0, [r3, #0]
 800d99c:	4770      	bx	lr
 800d99e:	bf00      	nop
 800d9a0:	200001fc 	.word	0x200001fc

0800d9a4 <gmtime_r>:
 800d9a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d9a8:	e9d0 6700 	ldrd	r6, r7, [r0]
 800d9ac:	460c      	mov	r4, r1
 800d9ae:	4a4f      	ldr	r2, [pc, #316]	; (800daec <gmtime_r+0x148>)
 800d9b0:	2300      	movs	r3, #0
 800d9b2:	4630      	mov	r0, r6
 800d9b4:	4639      	mov	r1, r7
 800d9b6:	f7f3 f967 	bl	8000c88 <__aeabi_ldivmod>
 800d9ba:	4639      	mov	r1, r7
 800d9bc:	4605      	mov	r5, r0
 800d9be:	4a4b      	ldr	r2, [pc, #300]	; (800daec <gmtime_r+0x148>)
 800d9c0:	4630      	mov	r0, r6
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	f7f3 f960 	bl	8000c88 <__aeabi_ldivmod>
 800d9c8:	2a00      	cmp	r2, #0
 800d9ca:	f505 202f 	add.w	r0, r5, #716800	; 0xaf000
 800d9ce:	bfb7      	itett	lt
 800d9d0:	f502 32a8 	addlt.w	r2, r2, #86016	; 0x15000
 800d9d4:	f600 236c 	addwge	r3, r0, #2668	; 0xa6c
 800d9d8:	f600 236b 	addwlt	r3, r0, #2667	; 0xa6b
 800d9dc:	f502 72c0 	addlt.w	r2, r2, #384	; 0x180
 800d9e0:	f44f 6061 	mov.w	r0, #3600	; 0xe10
 800d9e4:	fbb2 f1f0 	udiv	r1, r2, r0
 800d9e8:	fb00 2211 	mls	r2, r0, r1, r2
 800d9ec:	203c      	movs	r0, #60	; 0x3c
 800d9ee:	60a1      	str	r1, [r4, #8]
 800d9f0:	fbb2 f1f0 	udiv	r1, r2, r0
 800d9f4:	fb00 2211 	mls	r2, r0, r1, r2
 800d9f8:	6061      	str	r1, [r4, #4]
 800d9fa:	6022      	str	r2, [r4, #0]
 800d9fc:	2107      	movs	r1, #7
 800d9fe:	1cda      	adds	r2, r3, #3
 800da00:	fb92 f1f1 	sdiv	r1, r2, r1
 800da04:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800da08:	1a52      	subs	r2, r2, r1
 800da0a:	bf48      	it	mi
 800da0c:	3207      	addmi	r2, #7
 800da0e:	4d38      	ldr	r5, [pc, #224]	; (800daf0 <gmtime_r+0x14c>)
 800da10:	4838      	ldr	r0, [pc, #224]	; (800daf4 <gmtime_r+0x150>)
 800da12:	61a2      	str	r2, [r4, #24]
 800da14:	2b00      	cmp	r3, #0
 800da16:	bfb7      	itett	lt
 800da18:	f5a3 320e 	sublt.w	r2, r3, #145408	; 0x23800
 800da1c:	fb93 f5f5 	sdivge	r5, r3, r5
 800da20:	f5a2 722c 	sublt.w	r2, r2, #688	; 0x2b0
 800da24:	fb92 f5f5 	sdivlt	r5, r2, r5
 800da28:	fb00 3005 	mla	r0, r0, r5, r3
 800da2c:	f648 62ac 	movw	r2, #36524	; 0x8eac
 800da30:	fbb0 f2f2 	udiv	r2, r0, r2
 800da34:	4402      	add	r2, r0
 800da36:	f240 53b4 	movw	r3, #1460	; 0x5b4
 800da3a:	fbb0 f1f3 	udiv	r1, r0, r3
 800da3e:	1a52      	subs	r2, r2, r1
 800da40:	f240 1c6d 	movw	ip, #365	; 0x16d
 800da44:	492c      	ldr	r1, [pc, #176]	; (800daf8 <gmtime_r+0x154>)
 800da46:	fbb0 f1f1 	udiv	r1, r0, r1
 800da4a:	2764      	movs	r7, #100	; 0x64
 800da4c:	1a52      	subs	r2, r2, r1
 800da4e:	fbb2 f1fc 	udiv	r1, r2, ip
 800da52:	fbb2 f3f3 	udiv	r3, r2, r3
 800da56:	fbb1 f6f7 	udiv	r6, r1, r7
 800da5a:	1af3      	subs	r3, r6, r3
 800da5c:	4403      	add	r3, r0
 800da5e:	fb0c 3311 	mls	r3, ip, r1, r3
 800da62:	2299      	movs	r2, #153	; 0x99
 800da64:	eb03 0e83 	add.w	lr, r3, r3, lsl #2
 800da68:	f10e 0e02 	add.w	lr, lr, #2
 800da6c:	f103 0c01 	add.w	ip, r3, #1
 800da70:	fbbe f0f2 	udiv	r0, lr, r2
 800da74:	4342      	muls	r2, r0
 800da76:	3202      	adds	r2, #2
 800da78:	f04f 0805 	mov.w	r8, #5
 800da7c:	fbb2 f2f8 	udiv	r2, r2, r8
 800da80:	ebac 0c02 	sub.w	ip, ip, r2
 800da84:	f240 52f9 	movw	r2, #1529	; 0x5f9
 800da88:	4596      	cmp	lr, r2
 800da8a:	bf94      	ite	ls
 800da8c:	2202      	movls	r2, #2
 800da8e:	f06f 0209 	mvnhi.w	r2, #9
 800da92:	4410      	add	r0, r2
 800da94:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800da98:	fb02 1505 	mla	r5, r2, r5, r1
 800da9c:	2801      	cmp	r0, #1
 800da9e:	bf98      	it	ls
 800daa0:	3501      	addls	r5, #1
 800daa2:	f5b3 7f99 	cmp.w	r3, #306	; 0x132
 800daa6:	d30d      	bcc.n	800dac4 <gmtime_r+0x120>
 800daa8:	f5a3 7399 	sub.w	r3, r3, #306	; 0x132
 800daac:	61e3      	str	r3, [r4, #28]
 800daae:	f2a5 756c 	subw	r5, r5, #1900	; 0x76c
 800dab2:	2300      	movs	r3, #0
 800dab4:	e9c4 0504 	strd	r0, r5, [r4, #16]
 800dab8:	f8c4 c00c 	str.w	ip, [r4, #12]
 800dabc:	6223      	str	r3, [r4, #32]
 800dabe:	4620      	mov	r0, r4
 800dac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800dac4:	078a      	lsls	r2, r1, #30
 800dac6:	d102      	bne.n	800dace <gmtime_r+0x12a>
 800dac8:	fb07 1616 	mls	r6, r7, r6, r1
 800dacc:	b95e      	cbnz	r6, 800dae6 <gmtime_r+0x142>
 800dace:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800dad2:	fbb1 f6f2 	udiv	r6, r1, r2
 800dad6:	fb02 1216 	mls	r2, r2, r6, r1
 800dada:	fab2 f282 	clz	r2, r2
 800dade:	0952      	lsrs	r2, r2, #5
 800dae0:	333b      	adds	r3, #59	; 0x3b
 800dae2:	4413      	add	r3, r2
 800dae4:	e7e2      	b.n	800daac <gmtime_r+0x108>
 800dae6:	2201      	movs	r2, #1
 800dae8:	e7fa      	b.n	800dae0 <gmtime_r+0x13c>
 800daea:	bf00      	nop
 800daec:	00015180 	.word	0x00015180
 800daf0:	00023ab1 	.word	0x00023ab1
 800daf4:	fffdc54f 	.word	0xfffdc54f
 800daf8:	00023ab0 	.word	0x00023ab0

0800dafc <__libc_init_array>:
 800dafc:	b570      	push	{r4, r5, r6, lr}
 800dafe:	4d0d      	ldr	r5, [pc, #52]	; (800db34 <__libc_init_array+0x38>)
 800db00:	4c0d      	ldr	r4, [pc, #52]	; (800db38 <__libc_init_array+0x3c>)
 800db02:	1b64      	subs	r4, r4, r5
 800db04:	10a4      	asrs	r4, r4, #2
 800db06:	2600      	movs	r6, #0
 800db08:	42a6      	cmp	r6, r4
 800db0a:	d109      	bne.n	800db20 <__libc_init_array+0x24>
 800db0c:	4d0b      	ldr	r5, [pc, #44]	; (800db3c <__libc_init_array+0x40>)
 800db0e:	4c0c      	ldr	r4, [pc, #48]	; (800db40 <__libc_init_array+0x44>)
 800db10:	f004 fae4 	bl	80120dc <_init>
 800db14:	1b64      	subs	r4, r4, r5
 800db16:	10a4      	asrs	r4, r4, #2
 800db18:	2600      	movs	r6, #0
 800db1a:	42a6      	cmp	r6, r4
 800db1c:	d105      	bne.n	800db2a <__libc_init_array+0x2e>
 800db1e:	bd70      	pop	{r4, r5, r6, pc}
 800db20:	f855 3b04 	ldr.w	r3, [r5], #4
 800db24:	4798      	blx	r3
 800db26:	3601      	adds	r6, #1
 800db28:	e7ee      	b.n	800db08 <__libc_init_array+0xc>
 800db2a:	f855 3b04 	ldr.w	r3, [r5], #4
 800db2e:	4798      	blx	r3
 800db30:	3601      	adds	r6, #1
 800db32:	e7f2      	b.n	800db1a <__libc_init_array+0x1e>
 800db34:	0801382c 	.word	0x0801382c
 800db38:	0801382c 	.word	0x0801382c
 800db3c:	0801382c 	.word	0x0801382c
 800db40:	08013830 	.word	0x08013830

0800db44 <memcpy>:
 800db44:	440a      	add	r2, r1
 800db46:	4291      	cmp	r1, r2
 800db48:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800db4c:	d100      	bne.n	800db50 <memcpy+0xc>
 800db4e:	4770      	bx	lr
 800db50:	b510      	push	{r4, lr}
 800db52:	f811 4b01 	ldrb.w	r4, [r1], #1
 800db56:	f803 4f01 	strb.w	r4, [r3, #1]!
 800db5a:	4291      	cmp	r1, r2
 800db5c:	d1f9      	bne.n	800db52 <memcpy+0xe>
 800db5e:	bd10      	pop	{r4, pc}

0800db60 <memset>:
 800db60:	4402      	add	r2, r0
 800db62:	4603      	mov	r3, r0
 800db64:	4293      	cmp	r3, r2
 800db66:	d100      	bne.n	800db6a <memset+0xa>
 800db68:	4770      	bx	lr
 800db6a:	f803 1b01 	strb.w	r1, [r3], #1
 800db6e:	e7f9      	b.n	800db64 <memset+0x4>

0800db70 <__cvt>:
 800db70:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800db74:	ec55 4b10 	vmov	r4, r5, d0
 800db78:	2d00      	cmp	r5, #0
 800db7a:	460e      	mov	r6, r1
 800db7c:	4619      	mov	r1, r3
 800db7e:	462b      	mov	r3, r5
 800db80:	bfbb      	ittet	lt
 800db82:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800db86:	461d      	movlt	r5, r3
 800db88:	2300      	movge	r3, #0
 800db8a:	232d      	movlt	r3, #45	; 0x2d
 800db8c:	700b      	strb	r3, [r1, #0]
 800db8e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800db90:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800db94:	4691      	mov	r9, r2
 800db96:	f023 0820 	bic.w	r8, r3, #32
 800db9a:	bfbc      	itt	lt
 800db9c:	4622      	movlt	r2, r4
 800db9e:	4614      	movlt	r4, r2
 800dba0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dba4:	d005      	beq.n	800dbb2 <__cvt+0x42>
 800dba6:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800dbaa:	d100      	bne.n	800dbae <__cvt+0x3e>
 800dbac:	3601      	adds	r6, #1
 800dbae:	2102      	movs	r1, #2
 800dbb0:	e000      	b.n	800dbb4 <__cvt+0x44>
 800dbb2:	2103      	movs	r1, #3
 800dbb4:	ab03      	add	r3, sp, #12
 800dbb6:	9301      	str	r3, [sp, #4]
 800dbb8:	ab02      	add	r3, sp, #8
 800dbba:	9300      	str	r3, [sp, #0]
 800dbbc:	ec45 4b10 	vmov	d0, r4, r5
 800dbc0:	4653      	mov	r3, sl
 800dbc2:	4632      	mov	r2, r6
 800dbc4:	f001 fc18 	bl	800f3f8 <_dtoa_r>
 800dbc8:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800dbcc:	4607      	mov	r7, r0
 800dbce:	d102      	bne.n	800dbd6 <__cvt+0x66>
 800dbd0:	f019 0f01 	tst.w	r9, #1
 800dbd4:	d022      	beq.n	800dc1c <__cvt+0xac>
 800dbd6:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800dbda:	eb07 0906 	add.w	r9, r7, r6
 800dbde:	d110      	bne.n	800dc02 <__cvt+0x92>
 800dbe0:	783b      	ldrb	r3, [r7, #0]
 800dbe2:	2b30      	cmp	r3, #48	; 0x30
 800dbe4:	d10a      	bne.n	800dbfc <__cvt+0x8c>
 800dbe6:	2200      	movs	r2, #0
 800dbe8:	2300      	movs	r3, #0
 800dbea:	4620      	mov	r0, r4
 800dbec:	4629      	mov	r1, r5
 800dbee:	f7f2 ff6b 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbf2:	b918      	cbnz	r0, 800dbfc <__cvt+0x8c>
 800dbf4:	f1c6 0601 	rsb	r6, r6, #1
 800dbf8:	f8ca 6000 	str.w	r6, [sl]
 800dbfc:	f8da 3000 	ldr.w	r3, [sl]
 800dc00:	4499      	add	r9, r3
 800dc02:	2200      	movs	r2, #0
 800dc04:	2300      	movs	r3, #0
 800dc06:	4620      	mov	r0, r4
 800dc08:	4629      	mov	r1, r5
 800dc0a:	f7f2 ff5d 	bl	8000ac8 <__aeabi_dcmpeq>
 800dc0e:	b108      	cbz	r0, 800dc14 <__cvt+0xa4>
 800dc10:	f8cd 900c 	str.w	r9, [sp, #12]
 800dc14:	2230      	movs	r2, #48	; 0x30
 800dc16:	9b03      	ldr	r3, [sp, #12]
 800dc18:	454b      	cmp	r3, r9
 800dc1a:	d307      	bcc.n	800dc2c <__cvt+0xbc>
 800dc1c:	9b03      	ldr	r3, [sp, #12]
 800dc1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800dc20:	1bdb      	subs	r3, r3, r7
 800dc22:	4638      	mov	r0, r7
 800dc24:	6013      	str	r3, [r2, #0]
 800dc26:	b004      	add	sp, #16
 800dc28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800dc2c:	1c59      	adds	r1, r3, #1
 800dc2e:	9103      	str	r1, [sp, #12]
 800dc30:	701a      	strb	r2, [r3, #0]
 800dc32:	e7f0      	b.n	800dc16 <__cvt+0xa6>

0800dc34 <__exponent>:
 800dc34:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800dc36:	4603      	mov	r3, r0
 800dc38:	2900      	cmp	r1, #0
 800dc3a:	bfb8      	it	lt
 800dc3c:	4249      	neglt	r1, r1
 800dc3e:	f803 2b02 	strb.w	r2, [r3], #2
 800dc42:	bfb4      	ite	lt
 800dc44:	222d      	movlt	r2, #45	; 0x2d
 800dc46:	222b      	movge	r2, #43	; 0x2b
 800dc48:	2909      	cmp	r1, #9
 800dc4a:	7042      	strb	r2, [r0, #1]
 800dc4c:	dd2a      	ble.n	800dca4 <__exponent+0x70>
 800dc4e:	f10d 0407 	add.w	r4, sp, #7
 800dc52:	46a4      	mov	ip, r4
 800dc54:	270a      	movs	r7, #10
 800dc56:	46a6      	mov	lr, r4
 800dc58:	460a      	mov	r2, r1
 800dc5a:	fb91 f6f7 	sdiv	r6, r1, r7
 800dc5e:	fb07 1516 	mls	r5, r7, r6, r1
 800dc62:	3530      	adds	r5, #48	; 0x30
 800dc64:	2a63      	cmp	r2, #99	; 0x63
 800dc66:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800dc6a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800dc6e:	4631      	mov	r1, r6
 800dc70:	dcf1      	bgt.n	800dc56 <__exponent+0x22>
 800dc72:	3130      	adds	r1, #48	; 0x30
 800dc74:	f1ae 0502 	sub.w	r5, lr, #2
 800dc78:	f804 1c01 	strb.w	r1, [r4, #-1]
 800dc7c:	1c44      	adds	r4, r0, #1
 800dc7e:	4629      	mov	r1, r5
 800dc80:	4561      	cmp	r1, ip
 800dc82:	d30a      	bcc.n	800dc9a <__exponent+0x66>
 800dc84:	f10d 0209 	add.w	r2, sp, #9
 800dc88:	eba2 020e 	sub.w	r2, r2, lr
 800dc8c:	4565      	cmp	r5, ip
 800dc8e:	bf88      	it	hi
 800dc90:	2200      	movhi	r2, #0
 800dc92:	4413      	add	r3, r2
 800dc94:	1a18      	subs	r0, r3, r0
 800dc96:	b003      	add	sp, #12
 800dc98:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800dc9a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800dc9e:	f804 2f01 	strb.w	r2, [r4, #1]!
 800dca2:	e7ed      	b.n	800dc80 <__exponent+0x4c>
 800dca4:	2330      	movs	r3, #48	; 0x30
 800dca6:	3130      	adds	r1, #48	; 0x30
 800dca8:	7083      	strb	r3, [r0, #2]
 800dcaa:	70c1      	strb	r1, [r0, #3]
 800dcac:	1d03      	adds	r3, r0, #4
 800dcae:	e7f1      	b.n	800dc94 <__exponent+0x60>

0800dcb0 <_printf_float>:
 800dcb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcb4:	ed2d 8b02 	vpush	{d8}
 800dcb8:	b08d      	sub	sp, #52	; 0x34
 800dcba:	460c      	mov	r4, r1
 800dcbc:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800dcc0:	4616      	mov	r6, r2
 800dcc2:	461f      	mov	r7, r3
 800dcc4:	4605      	mov	r5, r0
 800dcc6:	f002 fcf5 	bl	80106b4 <_localeconv_r>
 800dcca:	f8d0 a000 	ldr.w	sl, [r0]
 800dcce:	4650      	mov	r0, sl
 800dcd0:	f7f2 fa7e 	bl	80001d0 <strlen>
 800dcd4:	2300      	movs	r3, #0
 800dcd6:	930a      	str	r3, [sp, #40]	; 0x28
 800dcd8:	6823      	ldr	r3, [r4, #0]
 800dcda:	9305      	str	r3, [sp, #20]
 800dcdc:	f8d8 3000 	ldr.w	r3, [r8]
 800dce0:	f894 b018 	ldrb.w	fp, [r4, #24]
 800dce4:	3307      	adds	r3, #7
 800dce6:	f023 0307 	bic.w	r3, r3, #7
 800dcea:	f103 0208 	add.w	r2, r3, #8
 800dcee:	f8c8 2000 	str.w	r2, [r8]
 800dcf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcf6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800dcfa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800dcfe:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800dd02:	9307      	str	r3, [sp, #28]
 800dd04:	f8cd 8018 	str.w	r8, [sp, #24]
 800dd08:	ee08 0a10 	vmov	s16, r0
 800dd0c:	4b9f      	ldr	r3, [pc, #636]	; (800df8c <_printf_float+0x2dc>)
 800dd0e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd16:	f7f2 ff09 	bl	8000b2c <__aeabi_dcmpun>
 800dd1a:	bb88      	cbnz	r0, 800dd80 <_printf_float+0xd0>
 800dd1c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800dd20:	4b9a      	ldr	r3, [pc, #616]	; (800df8c <_printf_float+0x2dc>)
 800dd22:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800dd26:	f7f2 fee3 	bl	8000af0 <__aeabi_dcmple>
 800dd2a:	bb48      	cbnz	r0, 800dd80 <_printf_float+0xd0>
 800dd2c:	2200      	movs	r2, #0
 800dd2e:	2300      	movs	r3, #0
 800dd30:	4640      	mov	r0, r8
 800dd32:	4649      	mov	r1, r9
 800dd34:	f7f2 fed2 	bl	8000adc <__aeabi_dcmplt>
 800dd38:	b110      	cbz	r0, 800dd40 <_printf_float+0x90>
 800dd3a:	232d      	movs	r3, #45	; 0x2d
 800dd3c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800dd40:	4b93      	ldr	r3, [pc, #588]	; (800df90 <_printf_float+0x2e0>)
 800dd42:	4894      	ldr	r0, [pc, #592]	; (800df94 <_printf_float+0x2e4>)
 800dd44:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800dd48:	bf94      	ite	ls
 800dd4a:	4698      	movls	r8, r3
 800dd4c:	4680      	movhi	r8, r0
 800dd4e:	2303      	movs	r3, #3
 800dd50:	6123      	str	r3, [r4, #16]
 800dd52:	9b05      	ldr	r3, [sp, #20]
 800dd54:	f023 0204 	bic.w	r2, r3, #4
 800dd58:	6022      	str	r2, [r4, #0]
 800dd5a:	f04f 0900 	mov.w	r9, #0
 800dd5e:	9700      	str	r7, [sp, #0]
 800dd60:	4633      	mov	r3, r6
 800dd62:	aa0b      	add	r2, sp, #44	; 0x2c
 800dd64:	4621      	mov	r1, r4
 800dd66:	4628      	mov	r0, r5
 800dd68:	f000 f9d8 	bl	800e11c <_printf_common>
 800dd6c:	3001      	adds	r0, #1
 800dd6e:	f040 8090 	bne.w	800de92 <_printf_float+0x1e2>
 800dd72:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800dd76:	b00d      	add	sp, #52	; 0x34
 800dd78:	ecbd 8b02 	vpop	{d8}
 800dd7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd80:	4642      	mov	r2, r8
 800dd82:	464b      	mov	r3, r9
 800dd84:	4640      	mov	r0, r8
 800dd86:	4649      	mov	r1, r9
 800dd88:	f7f2 fed0 	bl	8000b2c <__aeabi_dcmpun>
 800dd8c:	b140      	cbz	r0, 800dda0 <_printf_float+0xf0>
 800dd8e:	464b      	mov	r3, r9
 800dd90:	2b00      	cmp	r3, #0
 800dd92:	bfbc      	itt	lt
 800dd94:	232d      	movlt	r3, #45	; 0x2d
 800dd96:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800dd9a:	487f      	ldr	r0, [pc, #508]	; (800df98 <_printf_float+0x2e8>)
 800dd9c:	4b7f      	ldr	r3, [pc, #508]	; (800df9c <_printf_float+0x2ec>)
 800dd9e:	e7d1      	b.n	800dd44 <_printf_float+0x94>
 800dda0:	6863      	ldr	r3, [r4, #4]
 800dda2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800dda6:	9206      	str	r2, [sp, #24]
 800dda8:	1c5a      	adds	r2, r3, #1
 800ddaa:	d13f      	bne.n	800de2c <_printf_float+0x17c>
 800ddac:	2306      	movs	r3, #6
 800ddae:	6063      	str	r3, [r4, #4]
 800ddb0:	9b05      	ldr	r3, [sp, #20]
 800ddb2:	6861      	ldr	r1, [r4, #4]
 800ddb4:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800ddb8:	2300      	movs	r3, #0
 800ddba:	9303      	str	r3, [sp, #12]
 800ddbc:	ab0a      	add	r3, sp, #40	; 0x28
 800ddbe:	e9cd b301 	strd	fp, r3, [sp, #4]
 800ddc2:	ab09      	add	r3, sp, #36	; 0x24
 800ddc4:	ec49 8b10 	vmov	d0, r8, r9
 800ddc8:	9300      	str	r3, [sp, #0]
 800ddca:	6022      	str	r2, [r4, #0]
 800ddcc:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800ddd0:	4628      	mov	r0, r5
 800ddd2:	f7ff fecd 	bl	800db70 <__cvt>
 800ddd6:	9b06      	ldr	r3, [sp, #24]
 800ddd8:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ddda:	2b47      	cmp	r3, #71	; 0x47
 800dddc:	4680      	mov	r8, r0
 800ddde:	d108      	bne.n	800ddf2 <_printf_float+0x142>
 800dde0:	1cc8      	adds	r0, r1, #3
 800dde2:	db02      	blt.n	800ddea <_printf_float+0x13a>
 800dde4:	6863      	ldr	r3, [r4, #4]
 800dde6:	4299      	cmp	r1, r3
 800dde8:	dd41      	ble.n	800de6e <_printf_float+0x1be>
 800ddea:	f1ab 0b02 	sub.w	fp, fp, #2
 800ddee:	fa5f fb8b 	uxtb.w	fp, fp
 800ddf2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800ddf6:	d820      	bhi.n	800de3a <_printf_float+0x18a>
 800ddf8:	3901      	subs	r1, #1
 800ddfa:	465a      	mov	r2, fp
 800ddfc:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800de00:	9109      	str	r1, [sp, #36]	; 0x24
 800de02:	f7ff ff17 	bl	800dc34 <__exponent>
 800de06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800de08:	1813      	adds	r3, r2, r0
 800de0a:	2a01      	cmp	r2, #1
 800de0c:	4681      	mov	r9, r0
 800de0e:	6123      	str	r3, [r4, #16]
 800de10:	dc02      	bgt.n	800de18 <_printf_float+0x168>
 800de12:	6822      	ldr	r2, [r4, #0]
 800de14:	07d2      	lsls	r2, r2, #31
 800de16:	d501      	bpl.n	800de1c <_printf_float+0x16c>
 800de18:	3301      	adds	r3, #1
 800de1a:	6123      	str	r3, [r4, #16]
 800de1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800de20:	2b00      	cmp	r3, #0
 800de22:	d09c      	beq.n	800dd5e <_printf_float+0xae>
 800de24:	232d      	movs	r3, #45	; 0x2d
 800de26:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800de2a:	e798      	b.n	800dd5e <_printf_float+0xae>
 800de2c:	9a06      	ldr	r2, [sp, #24]
 800de2e:	2a47      	cmp	r2, #71	; 0x47
 800de30:	d1be      	bne.n	800ddb0 <_printf_float+0x100>
 800de32:	2b00      	cmp	r3, #0
 800de34:	d1bc      	bne.n	800ddb0 <_printf_float+0x100>
 800de36:	2301      	movs	r3, #1
 800de38:	e7b9      	b.n	800ddae <_printf_float+0xfe>
 800de3a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800de3e:	d118      	bne.n	800de72 <_printf_float+0x1c2>
 800de40:	2900      	cmp	r1, #0
 800de42:	6863      	ldr	r3, [r4, #4]
 800de44:	dd0b      	ble.n	800de5e <_printf_float+0x1ae>
 800de46:	6121      	str	r1, [r4, #16]
 800de48:	b913      	cbnz	r3, 800de50 <_printf_float+0x1a0>
 800de4a:	6822      	ldr	r2, [r4, #0]
 800de4c:	07d0      	lsls	r0, r2, #31
 800de4e:	d502      	bpl.n	800de56 <_printf_float+0x1a6>
 800de50:	3301      	adds	r3, #1
 800de52:	440b      	add	r3, r1
 800de54:	6123      	str	r3, [r4, #16]
 800de56:	65a1      	str	r1, [r4, #88]	; 0x58
 800de58:	f04f 0900 	mov.w	r9, #0
 800de5c:	e7de      	b.n	800de1c <_printf_float+0x16c>
 800de5e:	b913      	cbnz	r3, 800de66 <_printf_float+0x1b6>
 800de60:	6822      	ldr	r2, [r4, #0]
 800de62:	07d2      	lsls	r2, r2, #31
 800de64:	d501      	bpl.n	800de6a <_printf_float+0x1ba>
 800de66:	3302      	adds	r3, #2
 800de68:	e7f4      	b.n	800de54 <_printf_float+0x1a4>
 800de6a:	2301      	movs	r3, #1
 800de6c:	e7f2      	b.n	800de54 <_printf_float+0x1a4>
 800de6e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800de72:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800de74:	4299      	cmp	r1, r3
 800de76:	db05      	blt.n	800de84 <_printf_float+0x1d4>
 800de78:	6823      	ldr	r3, [r4, #0]
 800de7a:	6121      	str	r1, [r4, #16]
 800de7c:	07d8      	lsls	r0, r3, #31
 800de7e:	d5ea      	bpl.n	800de56 <_printf_float+0x1a6>
 800de80:	1c4b      	adds	r3, r1, #1
 800de82:	e7e7      	b.n	800de54 <_printf_float+0x1a4>
 800de84:	2900      	cmp	r1, #0
 800de86:	bfd4      	ite	le
 800de88:	f1c1 0202 	rsble	r2, r1, #2
 800de8c:	2201      	movgt	r2, #1
 800de8e:	4413      	add	r3, r2
 800de90:	e7e0      	b.n	800de54 <_printf_float+0x1a4>
 800de92:	6823      	ldr	r3, [r4, #0]
 800de94:	055a      	lsls	r2, r3, #21
 800de96:	d407      	bmi.n	800dea8 <_printf_float+0x1f8>
 800de98:	6923      	ldr	r3, [r4, #16]
 800de9a:	4642      	mov	r2, r8
 800de9c:	4631      	mov	r1, r6
 800de9e:	4628      	mov	r0, r5
 800dea0:	47b8      	blx	r7
 800dea2:	3001      	adds	r0, #1
 800dea4:	d12c      	bne.n	800df00 <_printf_float+0x250>
 800dea6:	e764      	b.n	800dd72 <_printf_float+0xc2>
 800dea8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800deac:	f240 80e0 	bls.w	800e070 <_printf_float+0x3c0>
 800deb0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800deb4:	2200      	movs	r2, #0
 800deb6:	2300      	movs	r3, #0
 800deb8:	f7f2 fe06 	bl	8000ac8 <__aeabi_dcmpeq>
 800debc:	2800      	cmp	r0, #0
 800debe:	d034      	beq.n	800df2a <_printf_float+0x27a>
 800dec0:	4a37      	ldr	r2, [pc, #220]	; (800dfa0 <_printf_float+0x2f0>)
 800dec2:	2301      	movs	r3, #1
 800dec4:	4631      	mov	r1, r6
 800dec6:	4628      	mov	r0, r5
 800dec8:	47b8      	blx	r7
 800deca:	3001      	adds	r0, #1
 800decc:	f43f af51 	beq.w	800dd72 <_printf_float+0xc2>
 800ded0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800ded4:	429a      	cmp	r2, r3
 800ded6:	db02      	blt.n	800dede <_printf_float+0x22e>
 800ded8:	6823      	ldr	r3, [r4, #0]
 800deda:	07d8      	lsls	r0, r3, #31
 800dedc:	d510      	bpl.n	800df00 <_printf_float+0x250>
 800dede:	ee18 3a10 	vmov	r3, s16
 800dee2:	4652      	mov	r2, sl
 800dee4:	4631      	mov	r1, r6
 800dee6:	4628      	mov	r0, r5
 800dee8:	47b8      	blx	r7
 800deea:	3001      	adds	r0, #1
 800deec:	f43f af41 	beq.w	800dd72 <_printf_float+0xc2>
 800def0:	f04f 0800 	mov.w	r8, #0
 800def4:	f104 091a 	add.w	r9, r4, #26
 800def8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800defa:	3b01      	subs	r3, #1
 800defc:	4543      	cmp	r3, r8
 800defe:	dc09      	bgt.n	800df14 <_printf_float+0x264>
 800df00:	6823      	ldr	r3, [r4, #0]
 800df02:	079b      	lsls	r3, r3, #30
 800df04:	f100 8105 	bmi.w	800e112 <_printf_float+0x462>
 800df08:	68e0      	ldr	r0, [r4, #12]
 800df0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800df0c:	4298      	cmp	r0, r3
 800df0e:	bfb8      	it	lt
 800df10:	4618      	movlt	r0, r3
 800df12:	e730      	b.n	800dd76 <_printf_float+0xc6>
 800df14:	2301      	movs	r3, #1
 800df16:	464a      	mov	r2, r9
 800df18:	4631      	mov	r1, r6
 800df1a:	4628      	mov	r0, r5
 800df1c:	47b8      	blx	r7
 800df1e:	3001      	adds	r0, #1
 800df20:	f43f af27 	beq.w	800dd72 <_printf_float+0xc2>
 800df24:	f108 0801 	add.w	r8, r8, #1
 800df28:	e7e6      	b.n	800def8 <_printf_float+0x248>
 800df2a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	dc39      	bgt.n	800dfa4 <_printf_float+0x2f4>
 800df30:	4a1b      	ldr	r2, [pc, #108]	; (800dfa0 <_printf_float+0x2f0>)
 800df32:	2301      	movs	r3, #1
 800df34:	4631      	mov	r1, r6
 800df36:	4628      	mov	r0, r5
 800df38:	47b8      	blx	r7
 800df3a:	3001      	adds	r0, #1
 800df3c:	f43f af19 	beq.w	800dd72 <_printf_float+0xc2>
 800df40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800df44:	4313      	orrs	r3, r2
 800df46:	d102      	bne.n	800df4e <_printf_float+0x29e>
 800df48:	6823      	ldr	r3, [r4, #0]
 800df4a:	07d9      	lsls	r1, r3, #31
 800df4c:	d5d8      	bpl.n	800df00 <_printf_float+0x250>
 800df4e:	ee18 3a10 	vmov	r3, s16
 800df52:	4652      	mov	r2, sl
 800df54:	4631      	mov	r1, r6
 800df56:	4628      	mov	r0, r5
 800df58:	47b8      	blx	r7
 800df5a:	3001      	adds	r0, #1
 800df5c:	f43f af09 	beq.w	800dd72 <_printf_float+0xc2>
 800df60:	f04f 0900 	mov.w	r9, #0
 800df64:	f104 0a1a 	add.w	sl, r4, #26
 800df68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800df6a:	425b      	negs	r3, r3
 800df6c:	454b      	cmp	r3, r9
 800df6e:	dc01      	bgt.n	800df74 <_printf_float+0x2c4>
 800df70:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800df72:	e792      	b.n	800de9a <_printf_float+0x1ea>
 800df74:	2301      	movs	r3, #1
 800df76:	4652      	mov	r2, sl
 800df78:	4631      	mov	r1, r6
 800df7a:	4628      	mov	r0, r5
 800df7c:	47b8      	blx	r7
 800df7e:	3001      	adds	r0, #1
 800df80:	f43f aef7 	beq.w	800dd72 <_printf_float+0xc2>
 800df84:	f109 0901 	add.w	r9, r9, #1
 800df88:	e7ee      	b.n	800df68 <_printf_float+0x2b8>
 800df8a:	bf00      	nop
 800df8c:	7fefffff 	.word	0x7fefffff
 800df90:	08013488 	.word	0x08013488
 800df94:	0801348c 	.word	0x0801348c
 800df98:	08013494 	.word	0x08013494
 800df9c:	08013490 	.word	0x08013490
 800dfa0:	08013498 	.word	0x08013498
 800dfa4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800dfa6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dfa8:	429a      	cmp	r2, r3
 800dfaa:	bfa8      	it	ge
 800dfac:	461a      	movge	r2, r3
 800dfae:	2a00      	cmp	r2, #0
 800dfb0:	4691      	mov	r9, r2
 800dfb2:	dc37      	bgt.n	800e024 <_printf_float+0x374>
 800dfb4:	f04f 0b00 	mov.w	fp, #0
 800dfb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dfbc:	f104 021a 	add.w	r2, r4, #26
 800dfc0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800dfc2:	9305      	str	r3, [sp, #20]
 800dfc4:	eba3 0309 	sub.w	r3, r3, r9
 800dfc8:	455b      	cmp	r3, fp
 800dfca:	dc33      	bgt.n	800e034 <_printf_float+0x384>
 800dfcc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800dfd0:	429a      	cmp	r2, r3
 800dfd2:	db3b      	blt.n	800e04c <_printf_float+0x39c>
 800dfd4:	6823      	ldr	r3, [r4, #0]
 800dfd6:	07da      	lsls	r2, r3, #31
 800dfd8:	d438      	bmi.n	800e04c <_printf_float+0x39c>
 800dfda:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800dfdc:	9a05      	ldr	r2, [sp, #20]
 800dfde:	9909      	ldr	r1, [sp, #36]	; 0x24
 800dfe0:	1a9a      	subs	r2, r3, r2
 800dfe2:	eba3 0901 	sub.w	r9, r3, r1
 800dfe6:	4591      	cmp	r9, r2
 800dfe8:	bfa8      	it	ge
 800dfea:	4691      	movge	r9, r2
 800dfec:	f1b9 0f00 	cmp.w	r9, #0
 800dff0:	dc35      	bgt.n	800e05e <_printf_float+0x3ae>
 800dff2:	f04f 0800 	mov.w	r8, #0
 800dff6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800dffa:	f104 0a1a 	add.w	sl, r4, #26
 800dffe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800e002:	1a9b      	subs	r3, r3, r2
 800e004:	eba3 0309 	sub.w	r3, r3, r9
 800e008:	4543      	cmp	r3, r8
 800e00a:	f77f af79 	ble.w	800df00 <_printf_float+0x250>
 800e00e:	2301      	movs	r3, #1
 800e010:	4652      	mov	r2, sl
 800e012:	4631      	mov	r1, r6
 800e014:	4628      	mov	r0, r5
 800e016:	47b8      	blx	r7
 800e018:	3001      	adds	r0, #1
 800e01a:	f43f aeaa 	beq.w	800dd72 <_printf_float+0xc2>
 800e01e:	f108 0801 	add.w	r8, r8, #1
 800e022:	e7ec      	b.n	800dffe <_printf_float+0x34e>
 800e024:	4613      	mov	r3, r2
 800e026:	4631      	mov	r1, r6
 800e028:	4642      	mov	r2, r8
 800e02a:	4628      	mov	r0, r5
 800e02c:	47b8      	blx	r7
 800e02e:	3001      	adds	r0, #1
 800e030:	d1c0      	bne.n	800dfb4 <_printf_float+0x304>
 800e032:	e69e      	b.n	800dd72 <_printf_float+0xc2>
 800e034:	2301      	movs	r3, #1
 800e036:	4631      	mov	r1, r6
 800e038:	4628      	mov	r0, r5
 800e03a:	9205      	str	r2, [sp, #20]
 800e03c:	47b8      	blx	r7
 800e03e:	3001      	adds	r0, #1
 800e040:	f43f ae97 	beq.w	800dd72 <_printf_float+0xc2>
 800e044:	9a05      	ldr	r2, [sp, #20]
 800e046:	f10b 0b01 	add.w	fp, fp, #1
 800e04a:	e7b9      	b.n	800dfc0 <_printf_float+0x310>
 800e04c:	ee18 3a10 	vmov	r3, s16
 800e050:	4652      	mov	r2, sl
 800e052:	4631      	mov	r1, r6
 800e054:	4628      	mov	r0, r5
 800e056:	47b8      	blx	r7
 800e058:	3001      	adds	r0, #1
 800e05a:	d1be      	bne.n	800dfda <_printf_float+0x32a>
 800e05c:	e689      	b.n	800dd72 <_printf_float+0xc2>
 800e05e:	9a05      	ldr	r2, [sp, #20]
 800e060:	464b      	mov	r3, r9
 800e062:	4442      	add	r2, r8
 800e064:	4631      	mov	r1, r6
 800e066:	4628      	mov	r0, r5
 800e068:	47b8      	blx	r7
 800e06a:	3001      	adds	r0, #1
 800e06c:	d1c1      	bne.n	800dff2 <_printf_float+0x342>
 800e06e:	e680      	b.n	800dd72 <_printf_float+0xc2>
 800e070:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800e072:	2a01      	cmp	r2, #1
 800e074:	dc01      	bgt.n	800e07a <_printf_float+0x3ca>
 800e076:	07db      	lsls	r3, r3, #31
 800e078:	d538      	bpl.n	800e0ec <_printf_float+0x43c>
 800e07a:	2301      	movs	r3, #1
 800e07c:	4642      	mov	r2, r8
 800e07e:	4631      	mov	r1, r6
 800e080:	4628      	mov	r0, r5
 800e082:	47b8      	blx	r7
 800e084:	3001      	adds	r0, #1
 800e086:	f43f ae74 	beq.w	800dd72 <_printf_float+0xc2>
 800e08a:	ee18 3a10 	vmov	r3, s16
 800e08e:	4652      	mov	r2, sl
 800e090:	4631      	mov	r1, r6
 800e092:	4628      	mov	r0, r5
 800e094:	47b8      	blx	r7
 800e096:	3001      	adds	r0, #1
 800e098:	f43f ae6b 	beq.w	800dd72 <_printf_float+0xc2>
 800e09c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800e0a0:	2200      	movs	r2, #0
 800e0a2:	2300      	movs	r3, #0
 800e0a4:	f7f2 fd10 	bl	8000ac8 <__aeabi_dcmpeq>
 800e0a8:	b9d8      	cbnz	r0, 800e0e2 <_printf_float+0x432>
 800e0aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0ac:	f108 0201 	add.w	r2, r8, #1
 800e0b0:	3b01      	subs	r3, #1
 800e0b2:	4631      	mov	r1, r6
 800e0b4:	4628      	mov	r0, r5
 800e0b6:	47b8      	blx	r7
 800e0b8:	3001      	adds	r0, #1
 800e0ba:	d10e      	bne.n	800e0da <_printf_float+0x42a>
 800e0bc:	e659      	b.n	800dd72 <_printf_float+0xc2>
 800e0be:	2301      	movs	r3, #1
 800e0c0:	4652      	mov	r2, sl
 800e0c2:	4631      	mov	r1, r6
 800e0c4:	4628      	mov	r0, r5
 800e0c6:	47b8      	blx	r7
 800e0c8:	3001      	adds	r0, #1
 800e0ca:	f43f ae52 	beq.w	800dd72 <_printf_float+0xc2>
 800e0ce:	f108 0801 	add.w	r8, r8, #1
 800e0d2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e0d4:	3b01      	subs	r3, #1
 800e0d6:	4543      	cmp	r3, r8
 800e0d8:	dcf1      	bgt.n	800e0be <_printf_float+0x40e>
 800e0da:	464b      	mov	r3, r9
 800e0dc:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800e0e0:	e6dc      	b.n	800de9c <_printf_float+0x1ec>
 800e0e2:	f04f 0800 	mov.w	r8, #0
 800e0e6:	f104 0a1a 	add.w	sl, r4, #26
 800e0ea:	e7f2      	b.n	800e0d2 <_printf_float+0x422>
 800e0ec:	2301      	movs	r3, #1
 800e0ee:	4642      	mov	r2, r8
 800e0f0:	e7df      	b.n	800e0b2 <_printf_float+0x402>
 800e0f2:	2301      	movs	r3, #1
 800e0f4:	464a      	mov	r2, r9
 800e0f6:	4631      	mov	r1, r6
 800e0f8:	4628      	mov	r0, r5
 800e0fa:	47b8      	blx	r7
 800e0fc:	3001      	adds	r0, #1
 800e0fe:	f43f ae38 	beq.w	800dd72 <_printf_float+0xc2>
 800e102:	f108 0801 	add.w	r8, r8, #1
 800e106:	68e3      	ldr	r3, [r4, #12]
 800e108:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800e10a:	1a5b      	subs	r3, r3, r1
 800e10c:	4543      	cmp	r3, r8
 800e10e:	dcf0      	bgt.n	800e0f2 <_printf_float+0x442>
 800e110:	e6fa      	b.n	800df08 <_printf_float+0x258>
 800e112:	f04f 0800 	mov.w	r8, #0
 800e116:	f104 0919 	add.w	r9, r4, #25
 800e11a:	e7f4      	b.n	800e106 <_printf_float+0x456>

0800e11c <_printf_common>:
 800e11c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e120:	4616      	mov	r6, r2
 800e122:	4699      	mov	r9, r3
 800e124:	688a      	ldr	r2, [r1, #8]
 800e126:	690b      	ldr	r3, [r1, #16]
 800e128:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800e12c:	4293      	cmp	r3, r2
 800e12e:	bfb8      	it	lt
 800e130:	4613      	movlt	r3, r2
 800e132:	6033      	str	r3, [r6, #0]
 800e134:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800e138:	4607      	mov	r7, r0
 800e13a:	460c      	mov	r4, r1
 800e13c:	b10a      	cbz	r2, 800e142 <_printf_common+0x26>
 800e13e:	3301      	adds	r3, #1
 800e140:	6033      	str	r3, [r6, #0]
 800e142:	6823      	ldr	r3, [r4, #0]
 800e144:	0699      	lsls	r1, r3, #26
 800e146:	bf42      	ittt	mi
 800e148:	6833      	ldrmi	r3, [r6, #0]
 800e14a:	3302      	addmi	r3, #2
 800e14c:	6033      	strmi	r3, [r6, #0]
 800e14e:	6825      	ldr	r5, [r4, #0]
 800e150:	f015 0506 	ands.w	r5, r5, #6
 800e154:	d106      	bne.n	800e164 <_printf_common+0x48>
 800e156:	f104 0a19 	add.w	sl, r4, #25
 800e15a:	68e3      	ldr	r3, [r4, #12]
 800e15c:	6832      	ldr	r2, [r6, #0]
 800e15e:	1a9b      	subs	r3, r3, r2
 800e160:	42ab      	cmp	r3, r5
 800e162:	dc26      	bgt.n	800e1b2 <_printf_common+0x96>
 800e164:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800e168:	1e13      	subs	r3, r2, #0
 800e16a:	6822      	ldr	r2, [r4, #0]
 800e16c:	bf18      	it	ne
 800e16e:	2301      	movne	r3, #1
 800e170:	0692      	lsls	r2, r2, #26
 800e172:	d42b      	bmi.n	800e1cc <_printf_common+0xb0>
 800e174:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800e178:	4649      	mov	r1, r9
 800e17a:	4638      	mov	r0, r7
 800e17c:	47c0      	blx	r8
 800e17e:	3001      	adds	r0, #1
 800e180:	d01e      	beq.n	800e1c0 <_printf_common+0xa4>
 800e182:	6823      	ldr	r3, [r4, #0]
 800e184:	68e5      	ldr	r5, [r4, #12]
 800e186:	6832      	ldr	r2, [r6, #0]
 800e188:	f003 0306 	and.w	r3, r3, #6
 800e18c:	2b04      	cmp	r3, #4
 800e18e:	bf08      	it	eq
 800e190:	1aad      	subeq	r5, r5, r2
 800e192:	68a3      	ldr	r3, [r4, #8]
 800e194:	6922      	ldr	r2, [r4, #16]
 800e196:	bf0c      	ite	eq
 800e198:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800e19c:	2500      	movne	r5, #0
 800e19e:	4293      	cmp	r3, r2
 800e1a0:	bfc4      	itt	gt
 800e1a2:	1a9b      	subgt	r3, r3, r2
 800e1a4:	18ed      	addgt	r5, r5, r3
 800e1a6:	2600      	movs	r6, #0
 800e1a8:	341a      	adds	r4, #26
 800e1aa:	42b5      	cmp	r5, r6
 800e1ac:	d11a      	bne.n	800e1e4 <_printf_common+0xc8>
 800e1ae:	2000      	movs	r0, #0
 800e1b0:	e008      	b.n	800e1c4 <_printf_common+0xa8>
 800e1b2:	2301      	movs	r3, #1
 800e1b4:	4652      	mov	r2, sl
 800e1b6:	4649      	mov	r1, r9
 800e1b8:	4638      	mov	r0, r7
 800e1ba:	47c0      	blx	r8
 800e1bc:	3001      	adds	r0, #1
 800e1be:	d103      	bne.n	800e1c8 <_printf_common+0xac>
 800e1c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e1c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e1c8:	3501      	adds	r5, #1
 800e1ca:	e7c6      	b.n	800e15a <_printf_common+0x3e>
 800e1cc:	18e1      	adds	r1, r4, r3
 800e1ce:	1c5a      	adds	r2, r3, #1
 800e1d0:	2030      	movs	r0, #48	; 0x30
 800e1d2:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800e1d6:	4422      	add	r2, r4
 800e1d8:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800e1dc:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800e1e0:	3302      	adds	r3, #2
 800e1e2:	e7c7      	b.n	800e174 <_printf_common+0x58>
 800e1e4:	2301      	movs	r3, #1
 800e1e6:	4622      	mov	r2, r4
 800e1e8:	4649      	mov	r1, r9
 800e1ea:	4638      	mov	r0, r7
 800e1ec:	47c0      	blx	r8
 800e1ee:	3001      	adds	r0, #1
 800e1f0:	d0e6      	beq.n	800e1c0 <_printf_common+0xa4>
 800e1f2:	3601      	adds	r6, #1
 800e1f4:	e7d9      	b.n	800e1aa <_printf_common+0x8e>
	...

0800e1f8 <_printf_i>:
 800e1f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800e1fc:	7e0f      	ldrb	r7, [r1, #24]
 800e1fe:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e200:	2f78      	cmp	r7, #120	; 0x78
 800e202:	4691      	mov	r9, r2
 800e204:	4680      	mov	r8, r0
 800e206:	460c      	mov	r4, r1
 800e208:	469a      	mov	sl, r3
 800e20a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800e20e:	d807      	bhi.n	800e220 <_printf_i+0x28>
 800e210:	2f62      	cmp	r7, #98	; 0x62
 800e212:	d80a      	bhi.n	800e22a <_printf_i+0x32>
 800e214:	2f00      	cmp	r7, #0
 800e216:	f000 80d8 	beq.w	800e3ca <_printf_i+0x1d2>
 800e21a:	2f58      	cmp	r7, #88	; 0x58
 800e21c:	f000 80a3 	beq.w	800e366 <_printf_i+0x16e>
 800e220:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e224:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800e228:	e03a      	b.n	800e2a0 <_printf_i+0xa8>
 800e22a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800e22e:	2b15      	cmp	r3, #21
 800e230:	d8f6      	bhi.n	800e220 <_printf_i+0x28>
 800e232:	a101      	add	r1, pc, #4	; (adr r1, 800e238 <_printf_i+0x40>)
 800e234:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800e238:	0800e291 	.word	0x0800e291
 800e23c:	0800e2a5 	.word	0x0800e2a5
 800e240:	0800e221 	.word	0x0800e221
 800e244:	0800e221 	.word	0x0800e221
 800e248:	0800e221 	.word	0x0800e221
 800e24c:	0800e221 	.word	0x0800e221
 800e250:	0800e2a5 	.word	0x0800e2a5
 800e254:	0800e221 	.word	0x0800e221
 800e258:	0800e221 	.word	0x0800e221
 800e25c:	0800e221 	.word	0x0800e221
 800e260:	0800e221 	.word	0x0800e221
 800e264:	0800e3b1 	.word	0x0800e3b1
 800e268:	0800e2d5 	.word	0x0800e2d5
 800e26c:	0800e393 	.word	0x0800e393
 800e270:	0800e221 	.word	0x0800e221
 800e274:	0800e221 	.word	0x0800e221
 800e278:	0800e3d3 	.word	0x0800e3d3
 800e27c:	0800e221 	.word	0x0800e221
 800e280:	0800e2d5 	.word	0x0800e2d5
 800e284:	0800e221 	.word	0x0800e221
 800e288:	0800e221 	.word	0x0800e221
 800e28c:	0800e39b 	.word	0x0800e39b
 800e290:	682b      	ldr	r3, [r5, #0]
 800e292:	1d1a      	adds	r2, r3, #4
 800e294:	681b      	ldr	r3, [r3, #0]
 800e296:	602a      	str	r2, [r5, #0]
 800e298:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800e29c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800e2a0:	2301      	movs	r3, #1
 800e2a2:	e0a3      	b.n	800e3ec <_printf_i+0x1f4>
 800e2a4:	6820      	ldr	r0, [r4, #0]
 800e2a6:	6829      	ldr	r1, [r5, #0]
 800e2a8:	0606      	lsls	r6, r0, #24
 800e2aa:	f101 0304 	add.w	r3, r1, #4
 800e2ae:	d50a      	bpl.n	800e2c6 <_printf_i+0xce>
 800e2b0:	680e      	ldr	r6, [r1, #0]
 800e2b2:	602b      	str	r3, [r5, #0]
 800e2b4:	2e00      	cmp	r6, #0
 800e2b6:	da03      	bge.n	800e2c0 <_printf_i+0xc8>
 800e2b8:	232d      	movs	r3, #45	; 0x2d
 800e2ba:	4276      	negs	r6, r6
 800e2bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e2c0:	485e      	ldr	r0, [pc, #376]	; (800e43c <_printf_i+0x244>)
 800e2c2:	230a      	movs	r3, #10
 800e2c4:	e019      	b.n	800e2fa <_printf_i+0x102>
 800e2c6:	680e      	ldr	r6, [r1, #0]
 800e2c8:	602b      	str	r3, [r5, #0]
 800e2ca:	f010 0f40 	tst.w	r0, #64	; 0x40
 800e2ce:	bf18      	it	ne
 800e2d0:	b236      	sxthne	r6, r6
 800e2d2:	e7ef      	b.n	800e2b4 <_printf_i+0xbc>
 800e2d4:	682b      	ldr	r3, [r5, #0]
 800e2d6:	6820      	ldr	r0, [r4, #0]
 800e2d8:	1d19      	adds	r1, r3, #4
 800e2da:	6029      	str	r1, [r5, #0]
 800e2dc:	0601      	lsls	r1, r0, #24
 800e2de:	d501      	bpl.n	800e2e4 <_printf_i+0xec>
 800e2e0:	681e      	ldr	r6, [r3, #0]
 800e2e2:	e002      	b.n	800e2ea <_printf_i+0xf2>
 800e2e4:	0646      	lsls	r6, r0, #25
 800e2e6:	d5fb      	bpl.n	800e2e0 <_printf_i+0xe8>
 800e2e8:	881e      	ldrh	r6, [r3, #0]
 800e2ea:	4854      	ldr	r0, [pc, #336]	; (800e43c <_printf_i+0x244>)
 800e2ec:	2f6f      	cmp	r7, #111	; 0x6f
 800e2ee:	bf0c      	ite	eq
 800e2f0:	2308      	moveq	r3, #8
 800e2f2:	230a      	movne	r3, #10
 800e2f4:	2100      	movs	r1, #0
 800e2f6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800e2fa:	6865      	ldr	r5, [r4, #4]
 800e2fc:	60a5      	str	r5, [r4, #8]
 800e2fe:	2d00      	cmp	r5, #0
 800e300:	bfa2      	ittt	ge
 800e302:	6821      	ldrge	r1, [r4, #0]
 800e304:	f021 0104 	bicge.w	r1, r1, #4
 800e308:	6021      	strge	r1, [r4, #0]
 800e30a:	b90e      	cbnz	r6, 800e310 <_printf_i+0x118>
 800e30c:	2d00      	cmp	r5, #0
 800e30e:	d04d      	beq.n	800e3ac <_printf_i+0x1b4>
 800e310:	4615      	mov	r5, r2
 800e312:	fbb6 f1f3 	udiv	r1, r6, r3
 800e316:	fb03 6711 	mls	r7, r3, r1, r6
 800e31a:	5dc7      	ldrb	r7, [r0, r7]
 800e31c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800e320:	4637      	mov	r7, r6
 800e322:	42bb      	cmp	r3, r7
 800e324:	460e      	mov	r6, r1
 800e326:	d9f4      	bls.n	800e312 <_printf_i+0x11a>
 800e328:	2b08      	cmp	r3, #8
 800e32a:	d10b      	bne.n	800e344 <_printf_i+0x14c>
 800e32c:	6823      	ldr	r3, [r4, #0]
 800e32e:	07de      	lsls	r6, r3, #31
 800e330:	d508      	bpl.n	800e344 <_printf_i+0x14c>
 800e332:	6923      	ldr	r3, [r4, #16]
 800e334:	6861      	ldr	r1, [r4, #4]
 800e336:	4299      	cmp	r1, r3
 800e338:	bfde      	ittt	le
 800e33a:	2330      	movle	r3, #48	; 0x30
 800e33c:	f805 3c01 	strble.w	r3, [r5, #-1]
 800e340:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800e344:	1b52      	subs	r2, r2, r5
 800e346:	6122      	str	r2, [r4, #16]
 800e348:	f8cd a000 	str.w	sl, [sp]
 800e34c:	464b      	mov	r3, r9
 800e34e:	aa03      	add	r2, sp, #12
 800e350:	4621      	mov	r1, r4
 800e352:	4640      	mov	r0, r8
 800e354:	f7ff fee2 	bl	800e11c <_printf_common>
 800e358:	3001      	adds	r0, #1
 800e35a:	d14c      	bne.n	800e3f6 <_printf_i+0x1fe>
 800e35c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800e360:	b004      	add	sp, #16
 800e362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e366:	4835      	ldr	r0, [pc, #212]	; (800e43c <_printf_i+0x244>)
 800e368:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800e36c:	6829      	ldr	r1, [r5, #0]
 800e36e:	6823      	ldr	r3, [r4, #0]
 800e370:	f851 6b04 	ldr.w	r6, [r1], #4
 800e374:	6029      	str	r1, [r5, #0]
 800e376:	061d      	lsls	r5, r3, #24
 800e378:	d514      	bpl.n	800e3a4 <_printf_i+0x1ac>
 800e37a:	07df      	lsls	r7, r3, #31
 800e37c:	bf44      	itt	mi
 800e37e:	f043 0320 	orrmi.w	r3, r3, #32
 800e382:	6023      	strmi	r3, [r4, #0]
 800e384:	b91e      	cbnz	r6, 800e38e <_printf_i+0x196>
 800e386:	6823      	ldr	r3, [r4, #0]
 800e388:	f023 0320 	bic.w	r3, r3, #32
 800e38c:	6023      	str	r3, [r4, #0]
 800e38e:	2310      	movs	r3, #16
 800e390:	e7b0      	b.n	800e2f4 <_printf_i+0xfc>
 800e392:	6823      	ldr	r3, [r4, #0]
 800e394:	f043 0320 	orr.w	r3, r3, #32
 800e398:	6023      	str	r3, [r4, #0]
 800e39a:	2378      	movs	r3, #120	; 0x78
 800e39c:	4828      	ldr	r0, [pc, #160]	; (800e440 <_printf_i+0x248>)
 800e39e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800e3a2:	e7e3      	b.n	800e36c <_printf_i+0x174>
 800e3a4:	0659      	lsls	r1, r3, #25
 800e3a6:	bf48      	it	mi
 800e3a8:	b2b6      	uxthmi	r6, r6
 800e3aa:	e7e6      	b.n	800e37a <_printf_i+0x182>
 800e3ac:	4615      	mov	r5, r2
 800e3ae:	e7bb      	b.n	800e328 <_printf_i+0x130>
 800e3b0:	682b      	ldr	r3, [r5, #0]
 800e3b2:	6826      	ldr	r6, [r4, #0]
 800e3b4:	6961      	ldr	r1, [r4, #20]
 800e3b6:	1d18      	adds	r0, r3, #4
 800e3b8:	6028      	str	r0, [r5, #0]
 800e3ba:	0635      	lsls	r5, r6, #24
 800e3bc:	681b      	ldr	r3, [r3, #0]
 800e3be:	d501      	bpl.n	800e3c4 <_printf_i+0x1cc>
 800e3c0:	6019      	str	r1, [r3, #0]
 800e3c2:	e002      	b.n	800e3ca <_printf_i+0x1d2>
 800e3c4:	0670      	lsls	r0, r6, #25
 800e3c6:	d5fb      	bpl.n	800e3c0 <_printf_i+0x1c8>
 800e3c8:	8019      	strh	r1, [r3, #0]
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	6123      	str	r3, [r4, #16]
 800e3ce:	4615      	mov	r5, r2
 800e3d0:	e7ba      	b.n	800e348 <_printf_i+0x150>
 800e3d2:	682b      	ldr	r3, [r5, #0]
 800e3d4:	1d1a      	adds	r2, r3, #4
 800e3d6:	602a      	str	r2, [r5, #0]
 800e3d8:	681d      	ldr	r5, [r3, #0]
 800e3da:	6862      	ldr	r2, [r4, #4]
 800e3dc:	2100      	movs	r1, #0
 800e3de:	4628      	mov	r0, r5
 800e3e0:	f7f1 fefe 	bl	80001e0 <memchr>
 800e3e4:	b108      	cbz	r0, 800e3ea <_printf_i+0x1f2>
 800e3e6:	1b40      	subs	r0, r0, r5
 800e3e8:	6060      	str	r0, [r4, #4]
 800e3ea:	6863      	ldr	r3, [r4, #4]
 800e3ec:	6123      	str	r3, [r4, #16]
 800e3ee:	2300      	movs	r3, #0
 800e3f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800e3f4:	e7a8      	b.n	800e348 <_printf_i+0x150>
 800e3f6:	6923      	ldr	r3, [r4, #16]
 800e3f8:	462a      	mov	r2, r5
 800e3fa:	4649      	mov	r1, r9
 800e3fc:	4640      	mov	r0, r8
 800e3fe:	47d0      	blx	sl
 800e400:	3001      	adds	r0, #1
 800e402:	d0ab      	beq.n	800e35c <_printf_i+0x164>
 800e404:	6823      	ldr	r3, [r4, #0]
 800e406:	079b      	lsls	r3, r3, #30
 800e408:	d413      	bmi.n	800e432 <_printf_i+0x23a>
 800e40a:	68e0      	ldr	r0, [r4, #12]
 800e40c:	9b03      	ldr	r3, [sp, #12]
 800e40e:	4298      	cmp	r0, r3
 800e410:	bfb8      	it	lt
 800e412:	4618      	movlt	r0, r3
 800e414:	e7a4      	b.n	800e360 <_printf_i+0x168>
 800e416:	2301      	movs	r3, #1
 800e418:	4632      	mov	r2, r6
 800e41a:	4649      	mov	r1, r9
 800e41c:	4640      	mov	r0, r8
 800e41e:	47d0      	blx	sl
 800e420:	3001      	adds	r0, #1
 800e422:	d09b      	beq.n	800e35c <_printf_i+0x164>
 800e424:	3501      	adds	r5, #1
 800e426:	68e3      	ldr	r3, [r4, #12]
 800e428:	9903      	ldr	r1, [sp, #12]
 800e42a:	1a5b      	subs	r3, r3, r1
 800e42c:	42ab      	cmp	r3, r5
 800e42e:	dcf2      	bgt.n	800e416 <_printf_i+0x21e>
 800e430:	e7eb      	b.n	800e40a <_printf_i+0x212>
 800e432:	2500      	movs	r5, #0
 800e434:	f104 0619 	add.w	r6, r4, #25
 800e438:	e7f5      	b.n	800e426 <_printf_i+0x22e>
 800e43a:	bf00      	nop
 800e43c:	0801349a 	.word	0x0801349a
 800e440:	080134ab 	.word	0x080134ab

0800e444 <siprintf>:
 800e444:	b40e      	push	{r1, r2, r3}
 800e446:	b500      	push	{lr}
 800e448:	b09c      	sub	sp, #112	; 0x70
 800e44a:	ab1d      	add	r3, sp, #116	; 0x74
 800e44c:	9002      	str	r0, [sp, #8]
 800e44e:	9006      	str	r0, [sp, #24]
 800e450:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800e454:	4809      	ldr	r0, [pc, #36]	; (800e47c <siprintf+0x38>)
 800e456:	9107      	str	r1, [sp, #28]
 800e458:	9104      	str	r1, [sp, #16]
 800e45a:	4909      	ldr	r1, [pc, #36]	; (800e480 <siprintf+0x3c>)
 800e45c:	f853 2b04 	ldr.w	r2, [r3], #4
 800e460:	9105      	str	r1, [sp, #20]
 800e462:	6800      	ldr	r0, [r0, #0]
 800e464:	9301      	str	r3, [sp, #4]
 800e466:	a902      	add	r1, sp, #8
 800e468:	f002 ff5a 	bl	8011320 <_svfiprintf_r>
 800e46c:	9b02      	ldr	r3, [sp, #8]
 800e46e:	2200      	movs	r2, #0
 800e470:	701a      	strb	r2, [r3, #0]
 800e472:	b01c      	add	sp, #112	; 0x70
 800e474:	f85d eb04 	ldr.w	lr, [sp], #4
 800e478:	b003      	add	sp, #12
 800e47a:	4770      	bx	lr
 800e47c:	200001fc 	.word	0x200001fc
 800e480:	ffff0208 	.word	0xffff0208

0800e484 <strchr>:
 800e484:	b2c9      	uxtb	r1, r1
 800e486:	4603      	mov	r3, r0
 800e488:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e48c:	b11a      	cbz	r2, 800e496 <strchr+0x12>
 800e48e:	428a      	cmp	r2, r1
 800e490:	d1f9      	bne.n	800e486 <strchr+0x2>
 800e492:	4618      	mov	r0, r3
 800e494:	4770      	bx	lr
 800e496:	2900      	cmp	r1, #0
 800e498:	bf18      	it	ne
 800e49a:	2300      	movne	r3, #0
 800e49c:	e7f9      	b.n	800e492 <strchr+0xe>

0800e49e <strncmp>:
 800e49e:	b510      	push	{r4, lr}
 800e4a0:	b17a      	cbz	r2, 800e4c2 <strncmp+0x24>
 800e4a2:	4603      	mov	r3, r0
 800e4a4:	3901      	subs	r1, #1
 800e4a6:	1884      	adds	r4, r0, r2
 800e4a8:	f813 0b01 	ldrb.w	r0, [r3], #1
 800e4ac:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800e4b0:	4290      	cmp	r0, r2
 800e4b2:	d101      	bne.n	800e4b8 <strncmp+0x1a>
 800e4b4:	42a3      	cmp	r3, r4
 800e4b6:	d101      	bne.n	800e4bc <strncmp+0x1e>
 800e4b8:	1a80      	subs	r0, r0, r2
 800e4ba:	bd10      	pop	{r4, pc}
 800e4bc:	2800      	cmp	r0, #0
 800e4be:	d1f3      	bne.n	800e4a8 <strncmp+0xa>
 800e4c0:	e7fa      	b.n	800e4b8 <strncmp+0x1a>
 800e4c2:	4610      	mov	r0, r2
 800e4c4:	e7f9      	b.n	800e4ba <strncmp+0x1c>

0800e4c6 <strstr>:
 800e4c6:	780a      	ldrb	r2, [r1, #0]
 800e4c8:	b570      	push	{r4, r5, r6, lr}
 800e4ca:	b96a      	cbnz	r2, 800e4e8 <strstr+0x22>
 800e4cc:	bd70      	pop	{r4, r5, r6, pc}
 800e4ce:	429a      	cmp	r2, r3
 800e4d0:	d109      	bne.n	800e4e6 <strstr+0x20>
 800e4d2:	460c      	mov	r4, r1
 800e4d4:	4605      	mov	r5, r0
 800e4d6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800e4da:	2b00      	cmp	r3, #0
 800e4dc:	d0f6      	beq.n	800e4cc <strstr+0x6>
 800e4de:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800e4e2:	429e      	cmp	r6, r3
 800e4e4:	d0f7      	beq.n	800e4d6 <strstr+0x10>
 800e4e6:	3001      	adds	r0, #1
 800e4e8:	7803      	ldrb	r3, [r0, #0]
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d1ef      	bne.n	800e4ce <strstr+0x8>
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	e7ec      	b.n	800e4cc <strstr+0x6>

0800e4f2 <sulp>:
 800e4f2:	b570      	push	{r4, r5, r6, lr}
 800e4f4:	4604      	mov	r4, r0
 800e4f6:	460d      	mov	r5, r1
 800e4f8:	ec45 4b10 	vmov	d0, r4, r5
 800e4fc:	4616      	mov	r6, r2
 800e4fe:	f002 fc6d 	bl	8010ddc <__ulp>
 800e502:	ec51 0b10 	vmov	r0, r1, d0
 800e506:	b17e      	cbz	r6, 800e528 <sulp+0x36>
 800e508:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800e50c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800e510:	2b00      	cmp	r3, #0
 800e512:	dd09      	ble.n	800e528 <sulp+0x36>
 800e514:	051b      	lsls	r3, r3, #20
 800e516:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800e51a:	2400      	movs	r4, #0
 800e51c:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800e520:	4622      	mov	r2, r4
 800e522:	462b      	mov	r3, r5
 800e524:	f7f2 f868 	bl	80005f8 <__aeabi_dmul>
 800e528:	bd70      	pop	{r4, r5, r6, pc}
 800e52a:	0000      	movs	r0, r0
 800e52c:	0000      	movs	r0, r0
	...

0800e530 <_strtod_l>:
 800e530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e534:	ed2d 8b02 	vpush	{d8}
 800e538:	b09d      	sub	sp, #116	; 0x74
 800e53a:	461f      	mov	r7, r3
 800e53c:	2300      	movs	r3, #0
 800e53e:	9318      	str	r3, [sp, #96]	; 0x60
 800e540:	4ba2      	ldr	r3, [pc, #648]	; (800e7cc <_strtod_l+0x29c>)
 800e542:	9213      	str	r2, [sp, #76]	; 0x4c
 800e544:	681b      	ldr	r3, [r3, #0]
 800e546:	9305      	str	r3, [sp, #20]
 800e548:	4604      	mov	r4, r0
 800e54a:	4618      	mov	r0, r3
 800e54c:	4688      	mov	r8, r1
 800e54e:	f7f1 fe3f 	bl	80001d0 <strlen>
 800e552:	f04f 0a00 	mov.w	sl, #0
 800e556:	4605      	mov	r5, r0
 800e558:	f04f 0b00 	mov.w	fp, #0
 800e55c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e560:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e562:	781a      	ldrb	r2, [r3, #0]
 800e564:	2a2b      	cmp	r2, #43	; 0x2b
 800e566:	d04e      	beq.n	800e606 <_strtod_l+0xd6>
 800e568:	d83b      	bhi.n	800e5e2 <_strtod_l+0xb2>
 800e56a:	2a0d      	cmp	r2, #13
 800e56c:	d834      	bhi.n	800e5d8 <_strtod_l+0xa8>
 800e56e:	2a08      	cmp	r2, #8
 800e570:	d834      	bhi.n	800e5dc <_strtod_l+0xac>
 800e572:	2a00      	cmp	r2, #0
 800e574:	d03e      	beq.n	800e5f4 <_strtod_l+0xc4>
 800e576:	2300      	movs	r3, #0
 800e578:	930a      	str	r3, [sp, #40]	; 0x28
 800e57a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800e57c:	7833      	ldrb	r3, [r6, #0]
 800e57e:	2b30      	cmp	r3, #48	; 0x30
 800e580:	f040 80b0 	bne.w	800e6e4 <_strtod_l+0x1b4>
 800e584:	7873      	ldrb	r3, [r6, #1]
 800e586:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800e58a:	2b58      	cmp	r3, #88	; 0x58
 800e58c:	d168      	bne.n	800e660 <_strtod_l+0x130>
 800e58e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e590:	9301      	str	r3, [sp, #4]
 800e592:	ab18      	add	r3, sp, #96	; 0x60
 800e594:	9702      	str	r7, [sp, #8]
 800e596:	9300      	str	r3, [sp, #0]
 800e598:	4a8d      	ldr	r2, [pc, #564]	; (800e7d0 <_strtod_l+0x2a0>)
 800e59a:	ab19      	add	r3, sp, #100	; 0x64
 800e59c:	a917      	add	r1, sp, #92	; 0x5c
 800e59e:	4620      	mov	r0, r4
 800e5a0:	f001 fd80 	bl	80100a4 <__gethex>
 800e5a4:	f010 0707 	ands.w	r7, r0, #7
 800e5a8:	4605      	mov	r5, r0
 800e5aa:	d005      	beq.n	800e5b8 <_strtod_l+0x88>
 800e5ac:	2f06      	cmp	r7, #6
 800e5ae:	d12c      	bne.n	800e60a <_strtod_l+0xda>
 800e5b0:	3601      	adds	r6, #1
 800e5b2:	2300      	movs	r3, #0
 800e5b4:	9617      	str	r6, [sp, #92]	; 0x5c
 800e5b6:	930a      	str	r3, [sp, #40]	; 0x28
 800e5b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e5ba:	2b00      	cmp	r3, #0
 800e5bc:	f040 8590 	bne.w	800f0e0 <_strtod_l+0xbb0>
 800e5c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800e5c2:	b1eb      	cbz	r3, 800e600 <_strtod_l+0xd0>
 800e5c4:	4652      	mov	r2, sl
 800e5c6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800e5ca:	ec43 2b10 	vmov	d0, r2, r3
 800e5ce:	b01d      	add	sp, #116	; 0x74
 800e5d0:	ecbd 8b02 	vpop	{d8}
 800e5d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e5d8:	2a20      	cmp	r2, #32
 800e5da:	d1cc      	bne.n	800e576 <_strtod_l+0x46>
 800e5dc:	3301      	adds	r3, #1
 800e5de:	9317      	str	r3, [sp, #92]	; 0x5c
 800e5e0:	e7be      	b.n	800e560 <_strtod_l+0x30>
 800e5e2:	2a2d      	cmp	r2, #45	; 0x2d
 800e5e4:	d1c7      	bne.n	800e576 <_strtod_l+0x46>
 800e5e6:	2201      	movs	r2, #1
 800e5e8:	920a      	str	r2, [sp, #40]	; 0x28
 800e5ea:	1c5a      	adds	r2, r3, #1
 800e5ec:	9217      	str	r2, [sp, #92]	; 0x5c
 800e5ee:	785b      	ldrb	r3, [r3, #1]
 800e5f0:	2b00      	cmp	r3, #0
 800e5f2:	d1c2      	bne.n	800e57a <_strtod_l+0x4a>
 800e5f4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e5f6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	f040 856e 	bne.w	800f0dc <_strtod_l+0xbac>
 800e600:	4652      	mov	r2, sl
 800e602:	465b      	mov	r3, fp
 800e604:	e7e1      	b.n	800e5ca <_strtod_l+0x9a>
 800e606:	2200      	movs	r2, #0
 800e608:	e7ee      	b.n	800e5e8 <_strtod_l+0xb8>
 800e60a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800e60c:	b13a      	cbz	r2, 800e61e <_strtod_l+0xee>
 800e60e:	2135      	movs	r1, #53	; 0x35
 800e610:	a81a      	add	r0, sp, #104	; 0x68
 800e612:	f002 fcee 	bl	8010ff2 <__copybits>
 800e616:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e618:	4620      	mov	r0, r4
 800e61a:	f002 f8ad 	bl	8010778 <_Bfree>
 800e61e:	3f01      	subs	r7, #1
 800e620:	2f04      	cmp	r7, #4
 800e622:	d806      	bhi.n	800e632 <_strtod_l+0x102>
 800e624:	e8df f007 	tbb	[pc, r7]
 800e628:	1714030a 	.word	0x1714030a
 800e62c:	0a          	.byte	0x0a
 800e62d:	00          	.byte	0x00
 800e62e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800e632:	0728      	lsls	r0, r5, #28
 800e634:	d5c0      	bpl.n	800e5b8 <_strtod_l+0x88>
 800e636:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800e63a:	e7bd      	b.n	800e5b8 <_strtod_l+0x88>
 800e63c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 800e640:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800e642:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800e646:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800e64a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800e64e:	e7f0      	b.n	800e632 <_strtod_l+0x102>
 800e650:	f8df b180 	ldr.w	fp, [pc, #384]	; 800e7d4 <_strtod_l+0x2a4>
 800e654:	e7ed      	b.n	800e632 <_strtod_l+0x102>
 800e656:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800e65a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800e65e:	e7e8      	b.n	800e632 <_strtod_l+0x102>
 800e660:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e662:	1c5a      	adds	r2, r3, #1
 800e664:	9217      	str	r2, [sp, #92]	; 0x5c
 800e666:	785b      	ldrb	r3, [r3, #1]
 800e668:	2b30      	cmp	r3, #48	; 0x30
 800e66a:	d0f9      	beq.n	800e660 <_strtod_l+0x130>
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d0a3      	beq.n	800e5b8 <_strtod_l+0x88>
 800e670:	2301      	movs	r3, #1
 800e672:	f04f 0900 	mov.w	r9, #0
 800e676:	9304      	str	r3, [sp, #16]
 800e678:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e67a:	9308      	str	r3, [sp, #32]
 800e67c:	f8cd 901c 	str.w	r9, [sp, #28]
 800e680:	464f      	mov	r7, r9
 800e682:	220a      	movs	r2, #10
 800e684:	9817      	ldr	r0, [sp, #92]	; 0x5c
 800e686:	7806      	ldrb	r6, [r0, #0]
 800e688:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800e68c:	b2d9      	uxtb	r1, r3
 800e68e:	2909      	cmp	r1, #9
 800e690:	d92a      	bls.n	800e6e8 <_strtod_l+0x1b8>
 800e692:	9905      	ldr	r1, [sp, #20]
 800e694:	462a      	mov	r2, r5
 800e696:	f7ff ff02 	bl	800e49e <strncmp>
 800e69a:	b398      	cbz	r0, 800e704 <_strtod_l+0x1d4>
 800e69c:	2000      	movs	r0, #0
 800e69e:	4632      	mov	r2, r6
 800e6a0:	463d      	mov	r5, r7
 800e6a2:	9005      	str	r0, [sp, #20]
 800e6a4:	4603      	mov	r3, r0
 800e6a6:	2a65      	cmp	r2, #101	; 0x65
 800e6a8:	d001      	beq.n	800e6ae <_strtod_l+0x17e>
 800e6aa:	2a45      	cmp	r2, #69	; 0x45
 800e6ac:	d118      	bne.n	800e6e0 <_strtod_l+0x1b0>
 800e6ae:	b91d      	cbnz	r5, 800e6b8 <_strtod_l+0x188>
 800e6b0:	9a04      	ldr	r2, [sp, #16]
 800e6b2:	4302      	orrs	r2, r0
 800e6b4:	d09e      	beq.n	800e5f4 <_strtod_l+0xc4>
 800e6b6:	2500      	movs	r5, #0
 800e6b8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800e6bc:	f108 0201 	add.w	r2, r8, #1
 800e6c0:	9217      	str	r2, [sp, #92]	; 0x5c
 800e6c2:	f898 2001 	ldrb.w	r2, [r8, #1]
 800e6c6:	2a2b      	cmp	r2, #43	; 0x2b
 800e6c8:	d075      	beq.n	800e7b6 <_strtod_l+0x286>
 800e6ca:	2a2d      	cmp	r2, #45	; 0x2d
 800e6cc:	d07b      	beq.n	800e7c6 <_strtod_l+0x296>
 800e6ce:	f04f 0c00 	mov.w	ip, #0
 800e6d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800e6d6:	2909      	cmp	r1, #9
 800e6d8:	f240 8082 	bls.w	800e7e0 <_strtod_l+0x2b0>
 800e6dc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800e6e0:	2600      	movs	r6, #0
 800e6e2:	e09d      	b.n	800e820 <_strtod_l+0x2f0>
 800e6e4:	2300      	movs	r3, #0
 800e6e6:	e7c4      	b.n	800e672 <_strtod_l+0x142>
 800e6e8:	2f08      	cmp	r7, #8
 800e6ea:	bfd8      	it	le
 800e6ec:	9907      	ldrle	r1, [sp, #28]
 800e6ee:	f100 0001 	add.w	r0, r0, #1
 800e6f2:	bfda      	itte	le
 800e6f4:	fb02 3301 	mlale	r3, r2, r1, r3
 800e6f8:	9307      	strle	r3, [sp, #28]
 800e6fa:	fb02 3909 	mlagt	r9, r2, r9, r3
 800e6fe:	3701      	adds	r7, #1
 800e700:	9017      	str	r0, [sp, #92]	; 0x5c
 800e702:	e7bf      	b.n	800e684 <_strtod_l+0x154>
 800e704:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e706:	195a      	adds	r2, r3, r5
 800e708:	9217      	str	r2, [sp, #92]	; 0x5c
 800e70a:	5d5a      	ldrb	r2, [r3, r5]
 800e70c:	2f00      	cmp	r7, #0
 800e70e:	d037      	beq.n	800e780 <_strtod_l+0x250>
 800e710:	9005      	str	r0, [sp, #20]
 800e712:	463d      	mov	r5, r7
 800e714:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800e718:	2b09      	cmp	r3, #9
 800e71a:	d912      	bls.n	800e742 <_strtod_l+0x212>
 800e71c:	2301      	movs	r3, #1
 800e71e:	e7c2      	b.n	800e6a6 <_strtod_l+0x176>
 800e720:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e722:	1c5a      	adds	r2, r3, #1
 800e724:	9217      	str	r2, [sp, #92]	; 0x5c
 800e726:	785a      	ldrb	r2, [r3, #1]
 800e728:	3001      	adds	r0, #1
 800e72a:	2a30      	cmp	r2, #48	; 0x30
 800e72c:	d0f8      	beq.n	800e720 <_strtod_l+0x1f0>
 800e72e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800e732:	2b08      	cmp	r3, #8
 800e734:	f200 84d9 	bhi.w	800f0ea <_strtod_l+0xbba>
 800e738:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e73a:	9005      	str	r0, [sp, #20]
 800e73c:	2000      	movs	r0, #0
 800e73e:	9308      	str	r3, [sp, #32]
 800e740:	4605      	mov	r5, r0
 800e742:	3a30      	subs	r2, #48	; 0x30
 800e744:	f100 0301 	add.w	r3, r0, #1
 800e748:	d014      	beq.n	800e774 <_strtod_l+0x244>
 800e74a:	9905      	ldr	r1, [sp, #20]
 800e74c:	4419      	add	r1, r3
 800e74e:	9105      	str	r1, [sp, #20]
 800e750:	462b      	mov	r3, r5
 800e752:	eb00 0e05 	add.w	lr, r0, r5
 800e756:	210a      	movs	r1, #10
 800e758:	4573      	cmp	r3, lr
 800e75a:	d113      	bne.n	800e784 <_strtod_l+0x254>
 800e75c:	182b      	adds	r3, r5, r0
 800e75e:	2b08      	cmp	r3, #8
 800e760:	f105 0501 	add.w	r5, r5, #1
 800e764:	4405      	add	r5, r0
 800e766:	dc1c      	bgt.n	800e7a2 <_strtod_l+0x272>
 800e768:	9907      	ldr	r1, [sp, #28]
 800e76a:	230a      	movs	r3, #10
 800e76c:	fb03 2301 	mla	r3, r3, r1, r2
 800e770:	9307      	str	r3, [sp, #28]
 800e772:	2300      	movs	r3, #0
 800e774:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e776:	1c51      	adds	r1, r2, #1
 800e778:	9117      	str	r1, [sp, #92]	; 0x5c
 800e77a:	7852      	ldrb	r2, [r2, #1]
 800e77c:	4618      	mov	r0, r3
 800e77e:	e7c9      	b.n	800e714 <_strtod_l+0x1e4>
 800e780:	4638      	mov	r0, r7
 800e782:	e7d2      	b.n	800e72a <_strtod_l+0x1fa>
 800e784:	2b08      	cmp	r3, #8
 800e786:	dc04      	bgt.n	800e792 <_strtod_l+0x262>
 800e788:	9e07      	ldr	r6, [sp, #28]
 800e78a:	434e      	muls	r6, r1
 800e78c:	9607      	str	r6, [sp, #28]
 800e78e:	3301      	adds	r3, #1
 800e790:	e7e2      	b.n	800e758 <_strtod_l+0x228>
 800e792:	f103 0c01 	add.w	ip, r3, #1
 800e796:	f1bc 0f10 	cmp.w	ip, #16
 800e79a:	bfd8      	it	le
 800e79c:	fb01 f909 	mulle.w	r9, r1, r9
 800e7a0:	e7f5      	b.n	800e78e <_strtod_l+0x25e>
 800e7a2:	2d10      	cmp	r5, #16
 800e7a4:	bfdc      	itt	le
 800e7a6:	230a      	movle	r3, #10
 800e7a8:	fb03 2909 	mlale	r9, r3, r9, r2
 800e7ac:	e7e1      	b.n	800e772 <_strtod_l+0x242>
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	9305      	str	r3, [sp, #20]
 800e7b2:	2301      	movs	r3, #1
 800e7b4:	e77c      	b.n	800e6b0 <_strtod_l+0x180>
 800e7b6:	f04f 0c00 	mov.w	ip, #0
 800e7ba:	f108 0202 	add.w	r2, r8, #2
 800e7be:	9217      	str	r2, [sp, #92]	; 0x5c
 800e7c0:	f898 2002 	ldrb.w	r2, [r8, #2]
 800e7c4:	e785      	b.n	800e6d2 <_strtod_l+0x1a2>
 800e7c6:	f04f 0c01 	mov.w	ip, #1
 800e7ca:	e7f6      	b.n	800e7ba <_strtod_l+0x28a>
 800e7cc:	08013608 	.word	0x08013608
 800e7d0:	080134bc 	.word	0x080134bc
 800e7d4:	7ff00000 	.word	0x7ff00000
 800e7d8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e7da:	1c51      	adds	r1, r2, #1
 800e7dc:	9117      	str	r1, [sp, #92]	; 0x5c
 800e7de:	7852      	ldrb	r2, [r2, #1]
 800e7e0:	2a30      	cmp	r2, #48	; 0x30
 800e7e2:	d0f9      	beq.n	800e7d8 <_strtod_l+0x2a8>
 800e7e4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 800e7e8:	2908      	cmp	r1, #8
 800e7ea:	f63f af79 	bhi.w	800e6e0 <_strtod_l+0x1b0>
 800e7ee:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800e7f2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e7f4:	9206      	str	r2, [sp, #24]
 800e7f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800e7f8:	1c51      	adds	r1, r2, #1
 800e7fa:	9117      	str	r1, [sp, #92]	; 0x5c
 800e7fc:	7852      	ldrb	r2, [r2, #1]
 800e7fe:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800e802:	2e09      	cmp	r6, #9
 800e804:	d937      	bls.n	800e876 <_strtod_l+0x346>
 800e806:	9e06      	ldr	r6, [sp, #24]
 800e808:	1b89      	subs	r1, r1, r6
 800e80a:	2908      	cmp	r1, #8
 800e80c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800e810:	dc02      	bgt.n	800e818 <_strtod_l+0x2e8>
 800e812:	4576      	cmp	r6, lr
 800e814:	bfa8      	it	ge
 800e816:	4676      	movge	r6, lr
 800e818:	f1bc 0f00 	cmp.w	ip, #0
 800e81c:	d000      	beq.n	800e820 <_strtod_l+0x2f0>
 800e81e:	4276      	negs	r6, r6
 800e820:	2d00      	cmp	r5, #0
 800e822:	d14d      	bne.n	800e8c0 <_strtod_l+0x390>
 800e824:	9904      	ldr	r1, [sp, #16]
 800e826:	4301      	orrs	r1, r0
 800e828:	f47f aec6 	bne.w	800e5b8 <_strtod_l+0x88>
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	f47f aee1 	bne.w	800e5f4 <_strtod_l+0xc4>
 800e832:	2a69      	cmp	r2, #105	; 0x69
 800e834:	d027      	beq.n	800e886 <_strtod_l+0x356>
 800e836:	dc24      	bgt.n	800e882 <_strtod_l+0x352>
 800e838:	2a49      	cmp	r2, #73	; 0x49
 800e83a:	d024      	beq.n	800e886 <_strtod_l+0x356>
 800e83c:	2a4e      	cmp	r2, #78	; 0x4e
 800e83e:	f47f aed9 	bne.w	800e5f4 <_strtod_l+0xc4>
 800e842:	499f      	ldr	r1, [pc, #636]	; (800eac0 <_strtod_l+0x590>)
 800e844:	a817      	add	r0, sp, #92	; 0x5c
 800e846:	f001 fe85 	bl	8010554 <__match>
 800e84a:	2800      	cmp	r0, #0
 800e84c:	f43f aed2 	beq.w	800e5f4 <_strtod_l+0xc4>
 800e850:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e852:	781b      	ldrb	r3, [r3, #0]
 800e854:	2b28      	cmp	r3, #40	; 0x28
 800e856:	d12d      	bne.n	800e8b4 <_strtod_l+0x384>
 800e858:	499a      	ldr	r1, [pc, #616]	; (800eac4 <_strtod_l+0x594>)
 800e85a:	aa1a      	add	r2, sp, #104	; 0x68
 800e85c:	a817      	add	r0, sp, #92	; 0x5c
 800e85e:	f001 fe8d 	bl	801057c <__hexnan>
 800e862:	2805      	cmp	r0, #5
 800e864:	d126      	bne.n	800e8b4 <_strtod_l+0x384>
 800e866:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800e868:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800e86c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800e870:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800e874:	e6a0      	b.n	800e5b8 <_strtod_l+0x88>
 800e876:	210a      	movs	r1, #10
 800e878:	fb01 2e0e 	mla	lr, r1, lr, r2
 800e87c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800e880:	e7b9      	b.n	800e7f6 <_strtod_l+0x2c6>
 800e882:	2a6e      	cmp	r2, #110	; 0x6e
 800e884:	e7db      	b.n	800e83e <_strtod_l+0x30e>
 800e886:	4990      	ldr	r1, [pc, #576]	; (800eac8 <_strtod_l+0x598>)
 800e888:	a817      	add	r0, sp, #92	; 0x5c
 800e88a:	f001 fe63 	bl	8010554 <__match>
 800e88e:	2800      	cmp	r0, #0
 800e890:	f43f aeb0 	beq.w	800e5f4 <_strtod_l+0xc4>
 800e894:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e896:	498d      	ldr	r1, [pc, #564]	; (800eacc <_strtod_l+0x59c>)
 800e898:	3b01      	subs	r3, #1
 800e89a:	a817      	add	r0, sp, #92	; 0x5c
 800e89c:	9317      	str	r3, [sp, #92]	; 0x5c
 800e89e:	f001 fe59 	bl	8010554 <__match>
 800e8a2:	b910      	cbnz	r0, 800e8aa <_strtod_l+0x37a>
 800e8a4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800e8a6:	3301      	adds	r3, #1
 800e8a8:	9317      	str	r3, [sp, #92]	; 0x5c
 800e8aa:	f8df b230 	ldr.w	fp, [pc, #560]	; 800eadc <_strtod_l+0x5ac>
 800e8ae:	f04f 0a00 	mov.w	sl, #0
 800e8b2:	e681      	b.n	800e5b8 <_strtod_l+0x88>
 800e8b4:	4886      	ldr	r0, [pc, #536]	; (800ead0 <_strtod_l+0x5a0>)
 800e8b6:	f002 fe33 	bl	8011520 <nan>
 800e8ba:	ec5b ab10 	vmov	sl, fp, d0
 800e8be:	e67b      	b.n	800e5b8 <_strtod_l+0x88>
 800e8c0:	9b05      	ldr	r3, [sp, #20]
 800e8c2:	9807      	ldr	r0, [sp, #28]
 800e8c4:	1af3      	subs	r3, r6, r3
 800e8c6:	2f00      	cmp	r7, #0
 800e8c8:	bf08      	it	eq
 800e8ca:	462f      	moveq	r7, r5
 800e8cc:	2d10      	cmp	r5, #16
 800e8ce:	9306      	str	r3, [sp, #24]
 800e8d0:	46a8      	mov	r8, r5
 800e8d2:	bfa8      	it	ge
 800e8d4:	f04f 0810 	movge.w	r8, #16
 800e8d8:	f7f1 fe14 	bl	8000504 <__aeabi_ui2d>
 800e8dc:	2d09      	cmp	r5, #9
 800e8de:	4682      	mov	sl, r0
 800e8e0:	468b      	mov	fp, r1
 800e8e2:	dd13      	ble.n	800e90c <_strtod_l+0x3dc>
 800e8e4:	4b7b      	ldr	r3, [pc, #492]	; (800ead4 <_strtod_l+0x5a4>)
 800e8e6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800e8ea:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800e8ee:	f7f1 fe83 	bl	80005f8 <__aeabi_dmul>
 800e8f2:	4682      	mov	sl, r0
 800e8f4:	4648      	mov	r0, r9
 800e8f6:	468b      	mov	fp, r1
 800e8f8:	f7f1 fe04 	bl	8000504 <__aeabi_ui2d>
 800e8fc:	4602      	mov	r2, r0
 800e8fe:	460b      	mov	r3, r1
 800e900:	4650      	mov	r0, sl
 800e902:	4659      	mov	r1, fp
 800e904:	f7f1 fcc2 	bl	800028c <__adddf3>
 800e908:	4682      	mov	sl, r0
 800e90a:	468b      	mov	fp, r1
 800e90c:	2d0f      	cmp	r5, #15
 800e90e:	dc38      	bgt.n	800e982 <_strtod_l+0x452>
 800e910:	9b06      	ldr	r3, [sp, #24]
 800e912:	2b00      	cmp	r3, #0
 800e914:	f43f ae50 	beq.w	800e5b8 <_strtod_l+0x88>
 800e918:	dd24      	ble.n	800e964 <_strtod_l+0x434>
 800e91a:	2b16      	cmp	r3, #22
 800e91c:	dc0b      	bgt.n	800e936 <_strtod_l+0x406>
 800e91e:	496d      	ldr	r1, [pc, #436]	; (800ead4 <_strtod_l+0x5a4>)
 800e920:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e924:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e928:	4652      	mov	r2, sl
 800e92a:	465b      	mov	r3, fp
 800e92c:	f7f1 fe64 	bl	80005f8 <__aeabi_dmul>
 800e930:	4682      	mov	sl, r0
 800e932:	468b      	mov	fp, r1
 800e934:	e640      	b.n	800e5b8 <_strtod_l+0x88>
 800e936:	9a06      	ldr	r2, [sp, #24]
 800e938:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800e93c:	4293      	cmp	r3, r2
 800e93e:	db20      	blt.n	800e982 <_strtod_l+0x452>
 800e940:	4c64      	ldr	r4, [pc, #400]	; (800ead4 <_strtod_l+0x5a4>)
 800e942:	f1c5 050f 	rsb	r5, r5, #15
 800e946:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e94a:	4652      	mov	r2, sl
 800e94c:	465b      	mov	r3, fp
 800e94e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e952:	f7f1 fe51 	bl	80005f8 <__aeabi_dmul>
 800e956:	9b06      	ldr	r3, [sp, #24]
 800e958:	1b5d      	subs	r5, r3, r5
 800e95a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e95e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e962:	e7e3      	b.n	800e92c <_strtod_l+0x3fc>
 800e964:	9b06      	ldr	r3, [sp, #24]
 800e966:	3316      	adds	r3, #22
 800e968:	db0b      	blt.n	800e982 <_strtod_l+0x452>
 800e96a:	9b05      	ldr	r3, [sp, #20]
 800e96c:	1b9e      	subs	r6, r3, r6
 800e96e:	4b59      	ldr	r3, [pc, #356]	; (800ead4 <_strtod_l+0x5a4>)
 800e970:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 800e974:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e978:	4650      	mov	r0, sl
 800e97a:	4659      	mov	r1, fp
 800e97c:	f7f1 ff66 	bl	800084c <__aeabi_ddiv>
 800e980:	e7d6      	b.n	800e930 <_strtod_l+0x400>
 800e982:	9b06      	ldr	r3, [sp, #24]
 800e984:	eba5 0808 	sub.w	r8, r5, r8
 800e988:	4498      	add	r8, r3
 800e98a:	f1b8 0f00 	cmp.w	r8, #0
 800e98e:	dd74      	ble.n	800ea7a <_strtod_l+0x54a>
 800e990:	f018 030f 	ands.w	r3, r8, #15
 800e994:	d00a      	beq.n	800e9ac <_strtod_l+0x47c>
 800e996:	494f      	ldr	r1, [pc, #316]	; (800ead4 <_strtod_l+0x5a4>)
 800e998:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e99c:	4652      	mov	r2, sl
 800e99e:	465b      	mov	r3, fp
 800e9a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e9a4:	f7f1 fe28 	bl	80005f8 <__aeabi_dmul>
 800e9a8:	4682      	mov	sl, r0
 800e9aa:	468b      	mov	fp, r1
 800e9ac:	f038 080f 	bics.w	r8, r8, #15
 800e9b0:	d04f      	beq.n	800ea52 <_strtod_l+0x522>
 800e9b2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800e9b6:	dd22      	ble.n	800e9fe <_strtod_l+0x4ce>
 800e9b8:	2500      	movs	r5, #0
 800e9ba:	462e      	mov	r6, r5
 800e9bc:	9507      	str	r5, [sp, #28]
 800e9be:	9505      	str	r5, [sp, #20]
 800e9c0:	2322      	movs	r3, #34	; 0x22
 800e9c2:	f8df b118 	ldr.w	fp, [pc, #280]	; 800eadc <_strtod_l+0x5ac>
 800e9c6:	6023      	str	r3, [r4, #0]
 800e9c8:	f04f 0a00 	mov.w	sl, #0
 800e9cc:	9b07      	ldr	r3, [sp, #28]
 800e9ce:	2b00      	cmp	r3, #0
 800e9d0:	f43f adf2 	beq.w	800e5b8 <_strtod_l+0x88>
 800e9d4:	9918      	ldr	r1, [sp, #96]	; 0x60
 800e9d6:	4620      	mov	r0, r4
 800e9d8:	f001 fece 	bl	8010778 <_Bfree>
 800e9dc:	9905      	ldr	r1, [sp, #20]
 800e9de:	4620      	mov	r0, r4
 800e9e0:	f001 feca 	bl	8010778 <_Bfree>
 800e9e4:	4631      	mov	r1, r6
 800e9e6:	4620      	mov	r0, r4
 800e9e8:	f001 fec6 	bl	8010778 <_Bfree>
 800e9ec:	9907      	ldr	r1, [sp, #28]
 800e9ee:	4620      	mov	r0, r4
 800e9f0:	f001 fec2 	bl	8010778 <_Bfree>
 800e9f4:	4629      	mov	r1, r5
 800e9f6:	4620      	mov	r0, r4
 800e9f8:	f001 febe 	bl	8010778 <_Bfree>
 800e9fc:	e5dc      	b.n	800e5b8 <_strtod_l+0x88>
 800e9fe:	4b36      	ldr	r3, [pc, #216]	; (800ead8 <_strtod_l+0x5a8>)
 800ea00:	9304      	str	r3, [sp, #16]
 800ea02:	2300      	movs	r3, #0
 800ea04:	ea4f 1828 	mov.w	r8, r8, asr #4
 800ea08:	4650      	mov	r0, sl
 800ea0a:	4659      	mov	r1, fp
 800ea0c:	4699      	mov	r9, r3
 800ea0e:	f1b8 0f01 	cmp.w	r8, #1
 800ea12:	dc21      	bgt.n	800ea58 <_strtod_l+0x528>
 800ea14:	b10b      	cbz	r3, 800ea1a <_strtod_l+0x4ea>
 800ea16:	4682      	mov	sl, r0
 800ea18:	468b      	mov	fp, r1
 800ea1a:	4b2f      	ldr	r3, [pc, #188]	; (800ead8 <_strtod_l+0x5a8>)
 800ea1c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800ea20:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800ea24:	4652      	mov	r2, sl
 800ea26:	465b      	mov	r3, fp
 800ea28:	e9d9 0100 	ldrd	r0, r1, [r9]
 800ea2c:	f7f1 fde4 	bl	80005f8 <__aeabi_dmul>
 800ea30:	4b2a      	ldr	r3, [pc, #168]	; (800eadc <_strtod_l+0x5ac>)
 800ea32:	460a      	mov	r2, r1
 800ea34:	400b      	ands	r3, r1
 800ea36:	492a      	ldr	r1, [pc, #168]	; (800eae0 <_strtod_l+0x5b0>)
 800ea38:	428b      	cmp	r3, r1
 800ea3a:	4682      	mov	sl, r0
 800ea3c:	d8bc      	bhi.n	800e9b8 <_strtod_l+0x488>
 800ea3e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800ea42:	428b      	cmp	r3, r1
 800ea44:	bf86      	itte	hi
 800ea46:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800eae4 <_strtod_l+0x5b4>
 800ea4a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800ea4e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800ea52:	2300      	movs	r3, #0
 800ea54:	9304      	str	r3, [sp, #16]
 800ea56:	e084      	b.n	800eb62 <_strtod_l+0x632>
 800ea58:	f018 0f01 	tst.w	r8, #1
 800ea5c:	d005      	beq.n	800ea6a <_strtod_l+0x53a>
 800ea5e:	9b04      	ldr	r3, [sp, #16]
 800ea60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea64:	f7f1 fdc8 	bl	80005f8 <__aeabi_dmul>
 800ea68:	2301      	movs	r3, #1
 800ea6a:	9a04      	ldr	r2, [sp, #16]
 800ea6c:	3208      	adds	r2, #8
 800ea6e:	f109 0901 	add.w	r9, r9, #1
 800ea72:	ea4f 0868 	mov.w	r8, r8, asr #1
 800ea76:	9204      	str	r2, [sp, #16]
 800ea78:	e7c9      	b.n	800ea0e <_strtod_l+0x4de>
 800ea7a:	d0ea      	beq.n	800ea52 <_strtod_l+0x522>
 800ea7c:	f1c8 0800 	rsb	r8, r8, #0
 800ea80:	f018 020f 	ands.w	r2, r8, #15
 800ea84:	d00a      	beq.n	800ea9c <_strtod_l+0x56c>
 800ea86:	4b13      	ldr	r3, [pc, #76]	; (800ead4 <_strtod_l+0x5a4>)
 800ea88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ea8c:	4650      	mov	r0, sl
 800ea8e:	4659      	mov	r1, fp
 800ea90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ea94:	f7f1 feda 	bl	800084c <__aeabi_ddiv>
 800ea98:	4682      	mov	sl, r0
 800ea9a:	468b      	mov	fp, r1
 800ea9c:	ea5f 1828 	movs.w	r8, r8, asr #4
 800eaa0:	d0d7      	beq.n	800ea52 <_strtod_l+0x522>
 800eaa2:	f1b8 0f1f 	cmp.w	r8, #31
 800eaa6:	dd1f      	ble.n	800eae8 <_strtod_l+0x5b8>
 800eaa8:	2500      	movs	r5, #0
 800eaaa:	462e      	mov	r6, r5
 800eaac:	9507      	str	r5, [sp, #28]
 800eaae:	9505      	str	r5, [sp, #20]
 800eab0:	2322      	movs	r3, #34	; 0x22
 800eab2:	f04f 0a00 	mov.w	sl, #0
 800eab6:	f04f 0b00 	mov.w	fp, #0
 800eaba:	6023      	str	r3, [r4, #0]
 800eabc:	e786      	b.n	800e9cc <_strtod_l+0x49c>
 800eabe:	bf00      	nop
 800eac0:	08013495 	.word	0x08013495
 800eac4:	080134d0 	.word	0x080134d0
 800eac8:	0801348d 	.word	0x0801348d
 800eacc:	08013513 	.word	0x08013513
 800ead0:	080137c0 	.word	0x080137c0
 800ead4:	080136a0 	.word	0x080136a0
 800ead8:	08013678 	.word	0x08013678
 800eadc:	7ff00000 	.word	0x7ff00000
 800eae0:	7ca00000 	.word	0x7ca00000
 800eae4:	7fefffff 	.word	0x7fefffff
 800eae8:	f018 0310 	ands.w	r3, r8, #16
 800eaec:	bf18      	it	ne
 800eaee:	236a      	movne	r3, #106	; 0x6a
 800eaf0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 800eea0 <_strtod_l+0x970>
 800eaf4:	9304      	str	r3, [sp, #16]
 800eaf6:	4650      	mov	r0, sl
 800eaf8:	4659      	mov	r1, fp
 800eafa:	2300      	movs	r3, #0
 800eafc:	f018 0f01 	tst.w	r8, #1
 800eb00:	d004      	beq.n	800eb0c <_strtod_l+0x5dc>
 800eb02:	e9d9 2300 	ldrd	r2, r3, [r9]
 800eb06:	f7f1 fd77 	bl	80005f8 <__aeabi_dmul>
 800eb0a:	2301      	movs	r3, #1
 800eb0c:	ea5f 0868 	movs.w	r8, r8, asr #1
 800eb10:	f109 0908 	add.w	r9, r9, #8
 800eb14:	d1f2      	bne.n	800eafc <_strtod_l+0x5cc>
 800eb16:	b10b      	cbz	r3, 800eb1c <_strtod_l+0x5ec>
 800eb18:	4682      	mov	sl, r0
 800eb1a:	468b      	mov	fp, r1
 800eb1c:	9b04      	ldr	r3, [sp, #16]
 800eb1e:	b1c3      	cbz	r3, 800eb52 <_strtod_l+0x622>
 800eb20:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800eb24:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	4659      	mov	r1, fp
 800eb2c:	dd11      	ble.n	800eb52 <_strtod_l+0x622>
 800eb2e:	2b1f      	cmp	r3, #31
 800eb30:	f340 8124 	ble.w	800ed7c <_strtod_l+0x84c>
 800eb34:	2b34      	cmp	r3, #52	; 0x34
 800eb36:	bfde      	ittt	le
 800eb38:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800eb3c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 800eb40:	fa03 f202 	lslle.w	r2, r3, r2
 800eb44:	f04f 0a00 	mov.w	sl, #0
 800eb48:	bfcc      	ite	gt
 800eb4a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800eb4e:	ea02 0b01 	andle.w	fp, r2, r1
 800eb52:	2200      	movs	r2, #0
 800eb54:	2300      	movs	r3, #0
 800eb56:	4650      	mov	r0, sl
 800eb58:	4659      	mov	r1, fp
 800eb5a:	f7f1 ffb5 	bl	8000ac8 <__aeabi_dcmpeq>
 800eb5e:	2800      	cmp	r0, #0
 800eb60:	d1a2      	bne.n	800eaa8 <_strtod_l+0x578>
 800eb62:	9b07      	ldr	r3, [sp, #28]
 800eb64:	9300      	str	r3, [sp, #0]
 800eb66:	9908      	ldr	r1, [sp, #32]
 800eb68:	462b      	mov	r3, r5
 800eb6a:	463a      	mov	r2, r7
 800eb6c:	4620      	mov	r0, r4
 800eb6e:	f001 fe6b 	bl	8010848 <__s2b>
 800eb72:	9007      	str	r0, [sp, #28]
 800eb74:	2800      	cmp	r0, #0
 800eb76:	f43f af1f 	beq.w	800e9b8 <_strtod_l+0x488>
 800eb7a:	9b05      	ldr	r3, [sp, #20]
 800eb7c:	1b9e      	subs	r6, r3, r6
 800eb7e:	9b06      	ldr	r3, [sp, #24]
 800eb80:	2b00      	cmp	r3, #0
 800eb82:	bfb4      	ite	lt
 800eb84:	4633      	movlt	r3, r6
 800eb86:	2300      	movge	r3, #0
 800eb88:	930c      	str	r3, [sp, #48]	; 0x30
 800eb8a:	9b06      	ldr	r3, [sp, #24]
 800eb8c:	2500      	movs	r5, #0
 800eb8e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800eb92:	9312      	str	r3, [sp, #72]	; 0x48
 800eb94:	462e      	mov	r6, r5
 800eb96:	9b07      	ldr	r3, [sp, #28]
 800eb98:	4620      	mov	r0, r4
 800eb9a:	6859      	ldr	r1, [r3, #4]
 800eb9c:	f001 fdac 	bl	80106f8 <_Balloc>
 800eba0:	9005      	str	r0, [sp, #20]
 800eba2:	2800      	cmp	r0, #0
 800eba4:	f43f af0c 	beq.w	800e9c0 <_strtod_l+0x490>
 800eba8:	9b07      	ldr	r3, [sp, #28]
 800ebaa:	691a      	ldr	r2, [r3, #16]
 800ebac:	3202      	adds	r2, #2
 800ebae:	f103 010c 	add.w	r1, r3, #12
 800ebb2:	0092      	lsls	r2, r2, #2
 800ebb4:	300c      	adds	r0, #12
 800ebb6:	f7fe ffc5 	bl	800db44 <memcpy>
 800ebba:	ec4b ab10 	vmov	d0, sl, fp
 800ebbe:	aa1a      	add	r2, sp, #104	; 0x68
 800ebc0:	a919      	add	r1, sp, #100	; 0x64
 800ebc2:	4620      	mov	r0, r4
 800ebc4:	f002 f986 	bl	8010ed4 <__d2b>
 800ebc8:	ec4b ab18 	vmov	d8, sl, fp
 800ebcc:	9018      	str	r0, [sp, #96]	; 0x60
 800ebce:	2800      	cmp	r0, #0
 800ebd0:	f43f aef6 	beq.w	800e9c0 <_strtod_l+0x490>
 800ebd4:	2101      	movs	r1, #1
 800ebd6:	4620      	mov	r0, r4
 800ebd8:	f001 fed0 	bl	801097c <__i2b>
 800ebdc:	4606      	mov	r6, r0
 800ebde:	2800      	cmp	r0, #0
 800ebe0:	f43f aeee 	beq.w	800e9c0 <_strtod_l+0x490>
 800ebe4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ebe6:	9904      	ldr	r1, [sp, #16]
 800ebe8:	2b00      	cmp	r3, #0
 800ebea:	bfab      	itete	ge
 800ebec:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 800ebee:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 800ebf0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800ebf2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800ebf6:	bfac      	ite	ge
 800ebf8:	eb03 0902 	addge.w	r9, r3, r2
 800ebfc:	1ad7      	sublt	r7, r2, r3
 800ebfe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ec00:	eba3 0801 	sub.w	r8, r3, r1
 800ec04:	4490      	add	r8, r2
 800ec06:	4ba1      	ldr	r3, [pc, #644]	; (800ee8c <_strtod_l+0x95c>)
 800ec08:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800ec0c:	4598      	cmp	r8, r3
 800ec0e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800ec12:	f280 80c7 	bge.w	800eda4 <_strtod_l+0x874>
 800ec16:	eba3 0308 	sub.w	r3, r3, r8
 800ec1a:	2b1f      	cmp	r3, #31
 800ec1c:	eba2 0203 	sub.w	r2, r2, r3
 800ec20:	f04f 0101 	mov.w	r1, #1
 800ec24:	f300 80b1 	bgt.w	800ed8a <_strtod_l+0x85a>
 800ec28:	fa01 f303 	lsl.w	r3, r1, r3
 800ec2c:	930d      	str	r3, [sp, #52]	; 0x34
 800ec2e:	2300      	movs	r3, #0
 800ec30:	9308      	str	r3, [sp, #32]
 800ec32:	eb09 0802 	add.w	r8, r9, r2
 800ec36:	9b04      	ldr	r3, [sp, #16]
 800ec38:	45c1      	cmp	r9, r8
 800ec3a:	4417      	add	r7, r2
 800ec3c:	441f      	add	r7, r3
 800ec3e:	464b      	mov	r3, r9
 800ec40:	bfa8      	it	ge
 800ec42:	4643      	movge	r3, r8
 800ec44:	42bb      	cmp	r3, r7
 800ec46:	bfa8      	it	ge
 800ec48:	463b      	movge	r3, r7
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	bfc2      	ittt	gt
 800ec4e:	eba8 0803 	subgt.w	r8, r8, r3
 800ec52:	1aff      	subgt	r7, r7, r3
 800ec54:	eba9 0903 	subgt.w	r9, r9, r3
 800ec58:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ec5a:	2b00      	cmp	r3, #0
 800ec5c:	dd17      	ble.n	800ec8e <_strtod_l+0x75e>
 800ec5e:	4631      	mov	r1, r6
 800ec60:	461a      	mov	r2, r3
 800ec62:	4620      	mov	r0, r4
 800ec64:	f001 ff4a 	bl	8010afc <__pow5mult>
 800ec68:	4606      	mov	r6, r0
 800ec6a:	2800      	cmp	r0, #0
 800ec6c:	f43f aea8 	beq.w	800e9c0 <_strtod_l+0x490>
 800ec70:	4601      	mov	r1, r0
 800ec72:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800ec74:	4620      	mov	r0, r4
 800ec76:	f001 fe97 	bl	80109a8 <__multiply>
 800ec7a:	900b      	str	r0, [sp, #44]	; 0x2c
 800ec7c:	2800      	cmp	r0, #0
 800ec7e:	f43f ae9f 	beq.w	800e9c0 <_strtod_l+0x490>
 800ec82:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ec84:	4620      	mov	r0, r4
 800ec86:	f001 fd77 	bl	8010778 <_Bfree>
 800ec8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ec8c:	9318      	str	r3, [sp, #96]	; 0x60
 800ec8e:	f1b8 0f00 	cmp.w	r8, #0
 800ec92:	f300 808c 	bgt.w	800edae <_strtod_l+0x87e>
 800ec96:	9b06      	ldr	r3, [sp, #24]
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	dd08      	ble.n	800ecae <_strtod_l+0x77e>
 800ec9c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800ec9e:	9905      	ldr	r1, [sp, #20]
 800eca0:	4620      	mov	r0, r4
 800eca2:	f001 ff2b 	bl	8010afc <__pow5mult>
 800eca6:	9005      	str	r0, [sp, #20]
 800eca8:	2800      	cmp	r0, #0
 800ecaa:	f43f ae89 	beq.w	800e9c0 <_strtod_l+0x490>
 800ecae:	2f00      	cmp	r7, #0
 800ecb0:	dd08      	ble.n	800ecc4 <_strtod_l+0x794>
 800ecb2:	9905      	ldr	r1, [sp, #20]
 800ecb4:	463a      	mov	r2, r7
 800ecb6:	4620      	mov	r0, r4
 800ecb8:	f001 ff7a 	bl	8010bb0 <__lshift>
 800ecbc:	9005      	str	r0, [sp, #20]
 800ecbe:	2800      	cmp	r0, #0
 800ecc0:	f43f ae7e 	beq.w	800e9c0 <_strtod_l+0x490>
 800ecc4:	f1b9 0f00 	cmp.w	r9, #0
 800ecc8:	dd08      	ble.n	800ecdc <_strtod_l+0x7ac>
 800ecca:	4631      	mov	r1, r6
 800eccc:	464a      	mov	r2, r9
 800ecce:	4620      	mov	r0, r4
 800ecd0:	f001 ff6e 	bl	8010bb0 <__lshift>
 800ecd4:	4606      	mov	r6, r0
 800ecd6:	2800      	cmp	r0, #0
 800ecd8:	f43f ae72 	beq.w	800e9c0 <_strtod_l+0x490>
 800ecdc:	9a05      	ldr	r2, [sp, #20]
 800ecde:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ece0:	4620      	mov	r0, r4
 800ece2:	f001 fff1 	bl	8010cc8 <__mdiff>
 800ece6:	4605      	mov	r5, r0
 800ece8:	2800      	cmp	r0, #0
 800ecea:	f43f ae69 	beq.w	800e9c0 <_strtod_l+0x490>
 800ecee:	68c3      	ldr	r3, [r0, #12]
 800ecf0:	930b      	str	r3, [sp, #44]	; 0x2c
 800ecf2:	2300      	movs	r3, #0
 800ecf4:	60c3      	str	r3, [r0, #12]
 800ecf6:	4631      	mov	r1, r6
 800ecf8:	f001 ffca 	bl	8010c90 <__mcmp>
 800ecfc:	2800      	cmp	r0, #0
 800ecfe:	da60      	bge.n	800edc2 <_strtod_l+0x892>
 800ed00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ed02:	ea53 030a 	orrs.w	r3, r3, sl
 800ed06:	f040 8082 	bne.w	800ee0e <_strtod_l+0x8de>
 800ed0a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d17d      	bne.n	800ee0e <_strtod_l+0x8de>
 800ed12:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800ed16:	0d1b      	lsrs	r3, r3, #20
 800ed18:	051b      	lsls	r3, r3, #20
 800ed1a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800ed1e:	d976      	bls.n	800ee0e <_strtod_l+0x8de>
 800ed20:	696b      	ldr	r3, [r5, #20]
 800ed22:	b913      	cbnz	r3, 800ed2a <_strtod_l+0x7fa>
 800ed24:	692b      	ldr	r3, [r5, #16]
 800ed26:	2b01      	cmp	r3, #1
 800ed28:	dd71      	ble.n	800ee0e <_strtod_l+0x8de>
 800ed2a:	4629      	mov	r1, r5
 800ed2c:	2201      	movs	r2, #1
 800ed2e:	4620      	mov	r0, r4
 800ed30:	f001 ff3e 	bl	8010bb0 <__lshift>
 800ed34:	4631      	mov	r1, r6
 800ed36:	4605      	mov	r5, r0
 800ed38:	f001 ffaa 	bl	8010c90 <__mcmp>
 800ed3c:	2800      	cmp	r0, #0
 800ed3e:	dd66      	ble.n	800ee0e <_strtod_l+0x8de>
 800ed40:	9904      	ldr	r1, [sp, #16]
 800ed42:	4a53      	ldr	r2, [pc, #332]	; (800ee90 <_strtod_l+0x960>)
 800ed44:	465b      	mov	r3, fp
 800ed46:	2900      	cmp	r1, #0
 800ed48:	f000 8081 	beq.w	800ee4e <_strtod_l+0x91e>
 800ed4c:	ea02 010b 	and.w	r1, r2, fp
 800ed50:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800ed54:	dc7b      	bgt.n	800ee4e <_strtod_l+0x91e>
 800ed56:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800ed5a:	f77f aea9 	ble.w	800eab0 <_strtod_l+0x580>
 800ed5e:	4b4d      	ldr	r3, [pc, #308]	; (800ee94 <_strtod_l+0x964>)
 800ed60:	4650      	mov	r0, sl
 800ed62:	4659      	mov	r1, fp
 800ed64:	2200      	movs	r2, #0
 800ed66:	f7f1 fc47 	bl	80005f8 <__aeabi_dmul>
 800ed6a:	460b      	mov	r3, r1
 800ed6c:	4303      	orrs	r3, r0
 800ed6e:	bf08      	it	eq
 800ed70:	2322      	moveq	r3, #34	; 0x22
 800ed72:	4682      	mov	sl, r0
 800ed74:	468b      	mov	fp, r1
 800ed76:	bf08      	it	eq
 800ed78:	6023      	streq	r3, [r4, #0]
 800ed7a:	e62b      	b.n	800e9d4 <_strtod_l+0x4a4>
 800ed7c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ed80:	fa02 f303 	lsl.w	r3, r2, r3
 800ed84:	ea03 0a0a 	and.w	sl, r3, sl
 800ed88:	e6e3      	b.n	800eb52 <_strtod_l+0x622>
 800ed8a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800ed8e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800ed92:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800ed96:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800ed9a:	fa01 f308 	lsl.w	r3, r1, r8
 800ed9e:	9308      	str	r3, [sp, #32]
 800eda0:	910d      	str	r1, [sp, #52]	; 0x34
 800eda2:	e746      	b.n	800ec32 <_strtod_l+0x702>
 800eda4:	2300      	movs	r3, #0
 800eda6:	9308      	str	r3, [sp, #32]
 800eda8:	2301      	movs	r3, #1
 800edaa:	930d      	str	r3, [sp, #52]	; 0x34
 800edac:	e741      	b.n	800ec32 <_strtod_l+0x702>
 800edae:	9918      	ldr	r1, [sp, #96]	; 0x60
 800edb0:	4642      	mov	r2, r8
 800edb2:	4620      	mov	r0, r4
 800edb4:	f001 fefc 	bl	8010bb0 <__lshift>
 800edb8:	9018      	str	r0, [sp, #96]	; 0x60
 800edba:	2800      	cmp	r0, #0
 800edbc:	f47f af6b 	bne.w	800ec96 <_strtod_l+0x766>
 800edc0:	e5fe      	b.n	800e9c0 <_strtod_l+0x490>
 800edc2:	465f      	mov	r7, fp
 800edc4:	d16e      	bne.n	800eea4 <_strtod_l+0x974>
 800edc6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800edc8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800edcc:	b342      	cbz	r2, 800ee20 <_strtod_l+0x8f0>
 800edce:	4a32      	ldr	r2, [pc, #200]	; (800ee98 <_strtod_l+0x968>)
 800edd0:	4293      	cmp	r3, r2
 800edd2:	d128      	bne.n	800ee26 <_strtod_l+0x8f6>
 800edd4:	9b04      	ldr	r3, [sp, #16]
 800edd6:	4651      	mov	r1, sl
 800edd8:	b1eb      	cbz	r3, 800ee16 <_strtod_l+0x8e6>
 800edda:	4b2d      	ldr	r3, [pc, #180]	; (800ee90 <_strtod_l+0x960>)
 800eddc:	403b      	ands	r3, r7
 800edde:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800ede2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800ede6:	d819      	bhi.n	800ee1c <_strtod_l+0x8ec>
 800ede8:	0d1b      	lsrs	r3, r3, #20
 800edea:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800edee:	fa02 f303 	lsl.w	r3, r2, r3
 800edf2:	4299      	cmp	r1, r3
 800edf4:	d117      	bne.n	800ee26 <_strtod_l+0x8f6>
 800edf6:	4b29      	ldr	r3, [pc, #164]	; (800ee9c <_strtod_l+0x96c>)
 800edf8:	429f      	cmp	r7, r3
 800edfa:	d102      	bne.n	800ee02 <_strtod_l+0x8d2>
 800edfc:	3101      	adds	r1, #1
 800edfe:	f43f addf 	beq.w	800e9c0 <_strtod_l+0x490>
 800ee02:	4b23      	ldr	r3, [pc, #140]	; (800ee90 <_strtod_l+0x960>)
 800ee04:	403b      	ands	r3, r7
 800ee06:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800ee0a:	f04f 0a00 	mov.w	sl, #0
 800ee0e:	9b04      	ldr	r3, [sp, #16]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d1a4      	bne.n	800ed5e <_strtod_l+0x82e>
 800ee14:	e5de      	b.n	800e9d4 <_strtod_l+0x4a4>
 800ee16:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800ee1a:	e7ea      	b.n	800edf2 <_strtod_l+0x8c2>
 800ee1c:	4613      	mov	r3, r2
 800ee1e:	e7e8      	b.n	800edf2 <_strtod_l+0x8c2>
 800ee20:	ea53 030a 	orrs.w	r3, r3, sl
 800ee24:	d08c      	beq.n	800ed40 <_strtod_l+0x810>
 800ee26:	9b08      	ldr	r3, [sp, #32]
 800ee28:	b1db      	cbz	r3, 800ee62 <_strtod_l+0x932>
 800ee2a:	423b      	tst	r3, r7
 800ee2c:	d0ef      	beq.n	800ee0e <_strtod_l+0x8de>
 800ee2e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ee30:	9a04      	ldr	r2, [sp, #16]
 800ee32:	4650      	mov	r0, sl
 800ee34:	4659      	mov	r1, fp
 800ee36:	b1c3      	cbz	r3, 800ee6a <_strtod_l+0x93a>
 800ee38:	f7ff fb5b 	bl	800e4f2 <sulp>
 800ee3c:	4602      	mov	r2, r0
 800ee3e:	460b      	mov	r3, r1
 800ee40:	ec51 0b18 	vmov	r0, r1, d8
 800ee44:	f7f1 fa22 	bl	800028c <__adddf3>
 800ee48:	4682      	mov	sl, r0
 800ee4a:	468b      	mov	fp, r1
 800ee4c:	e7df      	b.n	800ee0e <_strtod_l+0x8de>
 800ee4e:	4013      	ands	r3, r2
 800ee50:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800ee54:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ee58:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ee5c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800ee60:	e7d5      	b.n	800ee0e <_strtod_l+0x8de>
 800ee62:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ee64:	ea13 0f0a 	tst.w	r3, sl
 800ee68:	e7e0      	b.n	800ee2c <_strtod_l+0x8fc>
 800ee6a:	f7ff fb42 	bl	800e4f2 <sulp>
 800ee6e:	4602      	mov	r2, r0
 800ee70:	460b      	mov	r3, r1
 800ee72:	ec51 0b18 	vmov	r0, r1, d8
 800ee76:	f7f1 fa07 	bl	8000288 <__aeabi_dsub>
 800ee7a:	2200      	movs	r2, #0
 800ee7c:	2300      	movs	r3, #0
 800ee7e:	4682      	mov	sl, r0
 800ee80:	468b      	mov	fp, r1
 800ee82:	f7f1 fe21 	bl	8000ac8 <__aeabi_dcmpeq>
 800ee86:	2800      	cmp	r0, #0
 800ee88:	d0c1      	beq.n	800ee0e <_strtod_l+0x8de>
 800ee8a:	e611      	b.n	800eab0 <_strtod_l+0x580>
 800ee8c:	fffffc02 	.word	0xfffffc02
 800ee90:	7ff00000 	.word	0x7ff00000
 800ee94:	39500000 	.word	0x39500000
 800ee98:	000fffff 	.word	0x000fffff
 800ee9c:	7fefffff 	.word	0x7fefffff
 800eea0:	080134e8 	.word	0x080134e8
 800eea4:	4631      	mov	r1, r6
 800eea6:	4628      	mov	r0, r5
 800eea8:	f002 f870 	bl	8010f8c <__ratio>
 800eeac:	ec59 8b10 	vmov	r8, r9, d0
 800eeb0:	ee10 0a10 	vmov	r0, s0
 800eeb4:	2200      	movs	r2, #0
 800eeb6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800eeba:	4649      	mov	r1, r9
 800eebc:	f7f1 fe18 	bl	8000af0 <__aeabi_dcmple>
 800eec0:	2800      	cmp	r0, #0
 800eec2:	d07a      	beq.n	800efba <_strtod_l+0xa8a>
 800eec4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800eec6:	2b00      	cmp	r3, #0
 800eec8:	d04a      	beq.n	800ef60 <_strtod_l+0xa30>
 800eeca:	4b95      	ldr	r3, [pc, #596]	; (800f120 <_strtod_l+0xbf0>)
 800eecc:	2200      	movs	r2, #0
 800eece:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800eed2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800f120 <_strtod_l+0xbf0>
 800eed6:	f04f 0800 	mov.w	r8, #0
 800eeda:	4b92      	ldr	r3, [pc, #584]	; (800f124 <_strtod_l+0xbf4>)
 800eedc:	403b      	ands	r3, r7
 800eede:	930d      	str	r3, [sp, #52]	; 0x34
 800eee0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800eee2:	4b91      	ldr	r3, [pc, #580]	; (800f128 <_strtod_l+0xbf8>)
 800eee4:	429a      	cmp	r2, r3
 800eee6:	f040 80b0 	bne.w	800f04a <_strtod_l+0xb1a>
 800eeea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800eeee:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800eef2:	ec4b ab10 	vmov	d0, sl, fp
 800eef6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800eefa:	f001 ff6f 	bl	8010ddc <__ulp>
 800eefe:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ef02:	ec53 2b10 	vmov	r2, r3, d0
 800ef06:	f7f1 fb77 	bl	80005f8 <__aeabi_dmul>
 800ef0a:	4652      	mov	r2, sl
 800ef0c:	465b      	mov	r3, fp
 800ef0e:	f7f1 f9bd 	bl	800028c <__adddf3>
 800ef12:	460b      	mov	r3, r1
 800ef14:	4983      	ldr	r1, [pc, #524]	; (800f124 <_strtod_l+0xbf4>)
 800ef16:	4a85      	ldr	r2, [pc, #532]	; (800f12c <_strtod_l+0xbfc>)
 800ef18:	4019      	ands	r1, r3
 800ef1a:	4291      	cmp	r1, r2
 800ef1c:	4682      	mov	sl, r0
 800ef1e:	d960      	bls.n	800efe2 <_strtod_l+0xab2>
 800ef20:	ee18 3a90 	vmov	r3, s17
 800ef24:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800ef28:	4293      	cmp	r3, r2
 800ef2a:	d104      	bne.n	800ef36 <_strtod_l+0xa06>
 800ef2c:	ee18 3a10 	vmov	r3, s16
 800ef30:	3301      	adds	r3, #1
 800ef32:	f43f ad45 	beq.w	800e9c0 <_strtod_l+0x490>
 800ef36:	f8df b200 	ldr.w	fp, [pc, #512]	; 800f138 <_strtod_l+0xc08>
 800ef3a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800ef3e:	9918      	ldr	r1, [sp, #96]	; 0x60
 800ef40:	4620      	mov	r0, r4
 800ef42:	f001 fc19 	bl	8010778 <_Bfree>
 800ef46:	9905      	ldr	r1, [sp, #20]
 800ef48:	4620      	mov	r0, r4
 800ef4a:	f001 fc15 	bl	8010778 <_Bfree>
 800ef4e:	4631      	mov	r1, r6
 800ef50:	4620      	mov	r0, r4
 800ef52:	f001 fc11 	bl	8010778 <_Bfree>
 800ef56:	4629      	mov	r1, r5
 800ef58:	4620      	mov	r0, r4
 800ef5a:	f001 fc0d 	bl	8010778 <_Bfree>
 800ef5e:	e61a      	b.n	800eb96 <_strtod_l+0x666>
 800ef60:	f1ba 0f00 	cmp.w	sl, #0
 800ef64:	d11b      	bne.n	800ef9e <_strtod_l+0xa6e>
 800ef66:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800ef6a:	b9f3      	cbnz	r3, 800efaa <_strtod_l+0xa7a>
 800ef6c:	4b6c      	ldr	r3, [pc, #432]	; (800f120 <_strtod_l+0xbf0>)
 800ef6e:	2200      	movs	r2, #0
 800ef70:	4640      	mov	r0, r8
 800ef72:	4649      	mov	r1, r9
 800ef74:	f7f1 fdb2 	bl	8000adc <__aeabi_dcmplt>
 800ef78:	b9d0      	cbnz	r0, 800efb0 <_strtod_l+0xa80>
 800ef7a:	4640      	mov	r0, r8
 800ef7c:	4649      	mov	r1, r9
 800ef7e:	4b6c      	ldr	r3, [pc, #432]	; (800f130 <_strtod_l+0xc00>)
 800ef80:	2200      	movs	r2, #0
 800ef82:	f7f1 fb39 	bl	80005f8 <__aeabi_dmul>
 800ef86:	4680      	mov	r8, r0
 800ef88:	4689      	mov	r9, r1
 800ef8a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800ef8e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 800ef92:	9315      	str	r3, [sp, #84]	; 0x54
 800ef94:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800ef98:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800ef9c:	e79d      	b.n	800eeda <_strtod_l+0x9aa>
 800ef9e:	f1ba 0f01 	cmp.w	sl, #1
 800efa2:	d102      	bne.n	800efaa <_strtod_l+0xa7a>
 800efa4:	2f00      	cmp	r7, #0
 800efa6:	f43f ad83 	beq.w	800eab0 <_strtod_l+0x580>
 800efaa:	4b62      	ldr	r3, [pc, #392]	; (800f134 <_strtod_l+0xc04>)
 800efac:	2200      	movs	r2, #0
 800efae:	e78e      	b.n	800eece <_strtod_l+0x99e>
 800efb0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 800f130 <_strtod_l+0xc00>
 800efb4:	f04f 0800 	mov.w	r8, #0
 800efb8:	e7e7      	b.n	800ef8a <_strtod_l+0xa5a>
 800efba:	4b5d      	ldr	r3, [pc, #372]	; (800f130 <_strtod_l+0xc00>)
 800efbc:	4640      	mov	r0, r8
 800efbe:	4649      	mov	r1, r9
 800efc0:	2200      	movs	r2, #0
 800efc2:	f7f1 fb19 	bl	80005f8 <__aeabi_dmul>
 800efc6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800efc8:	4680      	mov	r8, r0
 800efca:	4689      	mov	r9, r1
 800efcc:	b933      	cbnz	r3, 800efdc <_strtod_l+0xaac>
 800efce:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800efd2:	900e      	str	r0, [sp, #56]	; 0x38
 800efd4:	930f      	str	r3, [sp, #60]	; 0x3c
 800efd6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 800efda:	e7dd      	b.n	800ef98 <_strtod_l+0xa68>
 800efdc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 800efe0:	e7f9      	b.n	800efd6 <_strtod_l+0xaa6>
 800efe2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800efe6:	9b04      	ldr	r3, [sp, #16]
 800efe8:	2b00      	cmp	r3, #0
 800efea:	d1a8      	bne.n	800ef3e <_strtod_l+0xa0e>
 800efec:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800eff0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800eff2:	0d1b      	lsrs	r3, r3, #20
 800eff4:	051b      	lsls	r3, r3, #20
 800eff6:	429a      	cmp	r2, r3
 800eff8:	d1a1      	bne.n	800ef3e <_strtod_l+0xa0e>
 800effa:	4640      	mov	r0, r8
 800effc:	4649      	mov	r1, r9
 800effe:	f7f1 feab 	bl	8000d58 <__aeabi_d2lz>
 800f002:	f7f1 facb 	bl	800059c <__aeabi_l2d>
 800f006:	4602      	mov	r2, r0
 800f008:	460b      	mov	r3, r1
 800f00a:	4640      	mov	r0, r8
 800f00c:	4649      	mov	r1, r9
 800f00e:	f7f1 f93b 	bl	8000288 <__aeabi_dsub>
 800f012:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800f014:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f018:	ea43 030a 	orr.w	r3, r3, sl
 800f01c:	4313      	orrs	r3, r2
 800f01e:	4680      	mov	r8, r0
 800f020:	4689      	mov	r9, r1
 800f022:	d055      	beq.n	800f0d0 <_strtod_l+0xba0>
 800f024:	a336      	add	r3, pc, #216	; (adr r3, 800f100 <_strtod_l+0xbd0>)
 800f026:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f02a:	f7f1 fd57 	bl	8000adc <__aeabi_dcmplt>
 800f02e:	2800      	cmp	r0, #0
 800f030:	f47f acd0 	bne.w	800e9d4 <_strtod_l+0x4a4>
 800f034:	a334      	add	r3, pc, #208	; (adr r3, 800f108 <_strtod_l+0xbd8>)
 800f036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f03a:	4640      	mov	r0, r8
 800f03c:	4649      	mov	r1, r9
 800f03e:	f7f1 fd6b 	bl	8000b18 <__aeabi_dcmpgt>
 800f042:	2800      	cmp	r0, #0
 800f044:	f43f af7b 	beq.w	800ef3e <_strtod_l+0xa0e>
 800f048:	e4c4      	b.n	800e9d4 <_strtod_l+0x4a4>
 800f04a:	9b04      	ldr	r3, [sp, #16]
 800f04c:	b333      	cbz	r3, 800f09c <_strtod_l+0xb6c>
 800f04e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f050:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800f054:	d822      	bhi.n	800f09c <_strtod_l+0xb6c>
 800f056:	a32e      	add	r3, pc, #184	; (adr r3, 800f110 <_strtod_l+0xbe0>)
 800f058:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f05c:	4640      	mov	r0, r8
 800f05e:	4649      	mov	r1, r9
 800f060:	f7f1 fd46 	bl	8000af0 <__aeabi_dcmple>
 800f064:	b1a0      	cbz	r0, 800f090 <_strtod_l+0xb60>
 800f066:	4649      	mov	r1, r9
 800f068:	4640      	mov	r0, r8
 800f06a:	f7f1 fd9d 	bl	8000ba8 <__aeabi_d2uiz>
 800f06e:	2801      	cmp	r0, #1
 800f070:	bf38      	it	cc
 800f072:	2001      	movcc	r0, #1
 800f074:	f7f1 fa46 	bl	8000504 <__aeabi_ui2d>
 800f078:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f07a:	4680      	mov	r8, r0
 800f07c:	4689      	mov	r9, r1
 800f07e:	bb23      	cbnz	r3, 800f0ca <_strtod_l+0xb9a>
 800f080:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800f084:	9010      	str	r0, [sp, #64]	; 0x40
 800f086:	9311      	str	r3, [sp, #68]	; 0x44
 800f088:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800f08c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800f090:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f092:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800f094:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800f098:	1a9b      	subs	r3, r3, r2
 800f09a:	9309      	str	r3, [sp, #36]	; 0x24
 800f09c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f0a0:	eeb0 0a48 	vmov.f32	s0, s16
 800f0a4:	eef0 0a68 	vmov.f32	s1, s17
 800f0a8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800f0ac:	f001 fe96 	bl	8010ddc <__ulp>
 800f0b0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800f0b4:	ec53 2b10 	vmov	r2, r3, d0
 800f0b8:	f7f1 fa9e 	bl	80005f8 <__aeabi_dmul>
 800f0bc:	ec53 2b18 	vmov	r2, r3, d8
 800f0c0:	f7f1 f8e4 	bl	800028c <__adddf3>
 800f0c4:	4682      	mov	sl, r0
 800f0c6:	468b      	mov	fp, r1
 800f0c8:	e78d      	b.n	800efe6 <_strtod_l+0xab6>
 800f0ca:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 800f0ce:	e7db      	b.n	800f088 <_strtod_l+0xb58>
 800f0d0:	a311      	add	r3, pc, #68	; (adr r3, 800f118 <_strtod_l+0xbe8>)
 800f0d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f0d6:	f7f1 fd01 	bl	8000adc <__aeabi_dcmplt>
 800f0da:	e7b2      	b.n	800f042 <_strtod_l+0xb12>
 800f0dc:	2300      	movs	r3, #0
 800f0de:	930a      	str	r3, [sp, #40]	; 0x28
 800f0e0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f0e2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800f0e4:	6013      	str	r3, [r2, #0]
 800f0e6:	f7ff ba6b 	b.w	800e5c0 <_strtod_l+0x90>
 800f0ea:	2a65      	cmp	r2, #101	; 0x65
 800f0ec:	f43f ab5f 	beq.w	800e7ae <_strtod_l+0x27e>
 800f0f0:	2a45      	cmp	r2, #69	; 0x45
 800f0f2:	f43f ab5c 	beq.w	800e7ae <_strtod_l+0x27e>
 800f0f6:	2301      	movs	r3, #1
 800f0f8:	f7ff bb94 	b.w	800e824 <_strtod_l+0x2f4>
 800f0fc:	f3af 8000 	nop.w
 800f100:	94a03595 	.word	0x94a03595
 800f104:	3fdfffff 	.word	0x3fdfffff
 800f108:	35afe535 	.word	0x35afe535
 800f10c:	3fe00000 	.word	0x3fe00000
 800f110:	ffc00000 	.word	0xffc00000
 800f114:	41dfffff 	.word	0x41dfffff
 800f118:	94a03595 	.word	0x94a03595
 800f11c:	3fcfffff 	.word	0x3fcfffff
 800f120:	3ff00000 	.word	0x3ff00000
 800f124:	7ff00000 	.word	0x7ff00000
 800f128:	7fe00000 	.word	0x7fe00000
 800f12c:	7c9fffff 	.word	0x7c9fffff
 800f130:	3fe00000 	.word	0x3fe00000
 800f134:	bff00000 	.word	0xbff00000
 800f138:	7fefffff 	.word	0x7fefffff

0800f13c <strtod>:
 800f13c:	460a      	mov	r2, r1
 800f13e:	4601      	mov	r1, r0
 800f140:	4802      	ldr	r0, [pc, #8]	; (800f14c <strtod+0x10>)
 800f142:	4b03      	ldr	r3, [pc, #12]	; (800f150 <strtod+0x14>)
 800f144:	6800      	ldr	r0, [r0, #0]
 800f146:	f7ff b9f3 	b.w	800e530 <_strtod_l>
 800f14a:	bf00      	nop
 800f14c:	200001fc 	.word	0x200001fc
 800f150:	20000264 	.word	0x20000264

0800f154 <_strtol_l.constprop.0>:
 800f154:	2b01      	cmp	r3, #1
 800f156:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f15a:	d001      	beq.n	800f160 <_strtol_l.constprop.0+0xc>
 800f15c:	2b24      	cmp	r3, #36	; 0x24
 800f15e:	d906      	bls.n	800f16e <_strtol_l.constprop.0+0x1a>
 800f160:	f7fe fc1a 	bl	800d998 <__errno>
 800f164:	2316      	movs	r3, #22
 800f166:	6003      	str	r3, [r0, #0]
 800f168:	2000      	movs	r0, #0
 800f16a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f16e:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 800f254 <_strtol_l.constprop.0+0x100>
 800f172:	460d      	mov	r5, r1
 800f174:	462e      	mov	r6, r5
 800f176:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f17a:	f814 700c 	ldrb.w	r7, [r4, ip]
 800f17e:	f017 0708 	ands.w	r7, r7, #8
 800f182:	d1f7      	bne.n	800f174 <_strtol_l.constprop.0+0x20>
 800f184:	2c2d      	cmp	r4, #45	; 0x2d
 800f186:	d132      	bne.n	800f1ee <_strtol_l.constprop.0+0x9a>
 800f188:	782c      	ldrb	r4, [r5, #0]
 800f18a:	2701      	movs	r7, #1
 800f18c:	1cb5      	adds	r5, r6, #2
 800f18e:	2b00      	cmp	r3, #0
 800f190:	d05b      	beq.n	800f24a <_strtol_l.constprop.0+0xf6>
 800f192:	2b10      	cmp	r3, #16
 800f194:	d109      	bne.n	800f1aa <_strtol_l.constprop.0+0x56>
 800f196:	2c30      	cmp	r4, #48	; 0x30
 800f198:	d107      	bne.n	800f1aa <_strtol_l.constprop.0+0x56>
 800f19a:	782c      	ldrb	r4, [r5, #0]
 800f19c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800f1a0:	2c58      	cmp	r4, #88	; 0x58
 800f1a2:	d14d      	bne.n	800f240 <_strtol_l.constprop.0+0xec>
 800f1a4:	786c      	ldrb	r4, [r5, #1]
 800f1a6:	2310      	movs	r3, #16
 800f1a8:	3502      	adds	r5, #2
 800f1aa:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 800f1ae:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800f1b2:	f04f 0c00 	mov.w	ip, #0
 800f1b6:	fbb8 f9f3 	udiv	r9, r8, r3
 800f1ba:	4666      	mov	r6, ip
 800f1bc:	fb03 8a19 	mls	sl, r3, r9, r8
 800f1c0:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 800f1c4:	f1be 0f09 	cmp.w	lr, #9
 800f1c8:	d816      	bhi.n	800f1f8 <_strtol_l.constprop.0+0xa4>
 800f1ca:	4674      	mov	r4, lr
 800f1cc:	42a3      	cmp	r3, r4
 800f1ce:	dd24      	ble.n	800f21a <_strtol_l.constprop.0+0xc6>
 800f1d0:	f1bc 0f00 	cmp.w	ip, #0
 800f1d4:	db1e      	blt.n	800f214 <_strtol_l.constprop.0+0xc0>
 800f1d6:	45b1      	cmp	r9, r6
 800f1d8:	d31c      	bcc.n	800f214 <_strtol_l.constprop.0+0xc0>
 800f1da:	d101      	bne.n	800f1e0 <_strtol_l.constprop.0+0x8c>
 800f1dc:	45a2      	cmp	sl, r4
 800f1de:	db19      	blt.n	800f214 <_strtol_l.constprop.0+0xc0>
 800f1e0:	fb06 4603 	mla	r6, r6, r3, r4
 800f1e4:	f04f 0c01 	mov.w	ip, #1
 800f1e8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f1ec:	e7e8      	b.n	800f1c0 <_strtol_l.constprop.0+0x6c>
 800f1ee:	2c2b      	cmp	r4, #43	; 0x2b
 800f1f0:	bf04      	itt	eq
 800f1f2:	782c      	ldrbeq	r4, [r5, #0]
 800f1f4:	1cb5      	addeq	r5, r6, #2
 800f1f6:	e7ca      	b.n	800f18e <_strtol_l.constprop.0+0x3a>
 800f1f8:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 800f1fc:	f1be 0f19 	cmp.w	lr, #25
 800f200:	d801      	bhi.n	800f206 <_strtol_l.constprop.0+0xb2>
 800f202:	3c37      	subs	r4, #55	; 0x37
 800f204:	e7e2      	b.n	800f1cc <_strtol_l.constprop.0+0x78>
 800f206:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800f20a:	f1be 0f19 	cmp.w	lr, #25
 800f20e:	d804      	bhi.n	800f21a <_strtol_l.constprop.0+0xc6>
 800f210:	3c57      	subs	r4, #87	; 0x57
 800f212:	e7db      	b.n	800f1cc <_strtol_l.constprop.0+0x78>
 800f214:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 800f218:	e7e6      	b.n	800f1e8 <_strtol_l.constprop.0+0x94>
 800f21a:	f1bc 0f00 	cmp.w	ip, #0
 800f21e:	da05      	bge.n	800f22c <_strtol_l.constprop.0+0xd8>
 800f220:	2322      	movs	r3, #34	; 0x22
 800f222:	6003      	str	r3, [r0, #0]
 800f224:	4646      	mov	r6, r8
 800f226:	b942      	cbnz	r2, 800f23a <_strtol_l.constprop.0+0xe6>
 800f228:	4630      	mov	r0, r6
 800f22a:	e79e      	b.n	800f16a <_strtol_l.constprop.0+0x16>
 800f22c:	b107      	cbz	r7, 800f230 <_strtol_l.constprop.0+0xdc>
 800f22e:	4276      	negs	r6, r6
 800f230:	2a00      	cmp	r2, #0
 800f232:	d0f9      	beq.n	800f228 <_strtol_l.constprop.0+0xd4>
 800f234:	f1bc 0f00 	cmp.w	ip, #0
 800f238:	d000      	beq.n	800f23c <_strtol_l.constprop.0+0xe8>
 800f23a:	1e69      	subs	r1, r5, #1
 800f23c:	6011      	str	r1, [r2, #0]
 800f23e:	e7f3      	b.n	800f228 <_strtol_l.constprop.0+0xd4>
 800f240:	2430      	movs	r4, #48	; 0x30
 800f242:	2b00      	cmp	r3, #0
 800f244:	d1b1      	bne.n	800f1aa <_strtol_l.constprop.0+0x56>
 800f246:	2308      	movs	r3, #8
 800f248:	e7af      	b.n	800f1aa <_strtol_l.constprop.0+0x56>
 800f24a:	2c30      	cmp	r4, #48	; 0x30
 800f24c:	d0a5      	beq.n	800f19a <_strtol_l.constprop.0+0x46>
 800f24e:	230a      	movs	r3, #10
 800f250:	e7ab      	b.n	800f1aa <_strtol_l.constprop.0+0x56>
 800f252:	bf00      	nop
 800f254:	08013381 	.word	0x08013381

0800f258 <strtol>:
 800f258:	4613      	mov	r3, r2
 800f25a:	460a      	mov	r2, r1
 800f25c:	4601      	mov	r1, r0
 800f25e:	4802      	ldr	r0, [pc, #8]	; (800f268 <strtol+0x10>)
 800f260:	6800      	ldr	r0, [r0, #0]
 800f262:	f7ff bf77 	b.w	800f154 <_strtol_l.constprop.0>
 800f266:	bf00      	nop
 800f268:	200001fc 	.word	0x200001fc

0800f26c <_vsniprintf_r>:
 800f26c:	b530      	push	{r4, r5, lr}
 800f26e:	4614      	mov	r4, r2
 800f270:	2c00      	cmp	r4, #0
 800f272:	b09b      	sub	sp, #108	; 0x6c
 800f274:	4605      	mov	r5, r0
 800f276:	461a      	mov	r2, r3
 800f278:	da05      	bge.n	800f286 <_vsniprintf_r+0x1a>
 800f27a:	238b      	movs	r3, #139	; 0x8b
 800f27c:	6003      	str	r3, [r0, #0]
 800f27e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800f282:	b01b      	add	sp, #108	; 0x6c
 800f284:	bd30      	pop	{r4, r5, pc}
 800f286:	f44f 7302 	mov.w	r3, #520	; 0x208
 800f28a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800f28e:	bf14      	ite	ne
 800f290:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800f294:	4623      	moveq	r3, r4
 800f296:	9302      	str	r3, [sp, #8]
 800f298:	9305      	str	r3, [sp, #20]
 800f29a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800f29e:	9100      	str	r1, [sp, #0]
 800f2a0:	9104      	str	r1, [sp, #16]
 800f2a2:	f8ad 300e 	strh.w	r3, [sp, #14]
 800f2a6:	4669      	mov	r1, sp
 800f2a8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800f2aa:	f002 f839 	bl	8011320 <_svfiprintf_r>
 800f2ae:	1c43      	adds	r3, r0, #1
 800f2b0:	bfbc      	itt	lt
 800f2b2:	238b      	movlt	r3, #139	; 0x8b
 800f2b4:	602b      	strlt	r3, [r5, #0]
 800f2b6:	2c00      	cmp	r4, #0
 800f2b8:	d0e3      	beq.n	800f282 <_vsniprintf_r+0x16>
 800f2ba:	9b00      	ldr	r3, [sp, #0]
 800f2bc:	2200      	movs	r2, #0
 800f2be:	701a      	strb	r2, [r3, #0]
 800f2c0:	e7df      	b.n	800f282 <_vsniprintf_r+0x16>
	...

0800f2c4 <vsniprintf>:
 800f2c4:	b507      	push	{r0, r1, r2, lr}
 800f2c6:	9300      	str	r3, [sp, #0]
 800f2c8:	4613      	mov	r3, r2
 800f2ca:	460a      	mov	r2, r1
 800f2cc:	4601      	mov	r1, r0
 800f2ce:	4803      	ldr	r0, [pc, #12]	; (800f2dc <vsniprintf+0x18>)
 800f2d0:	6800      	ldr	r0, [r0, #0]
 800f2d2:	f7ff ffcb 	bl	800f26c <_vsniprintf_r>
 800f2d6:	b003      	add	sp, #12
 800f2d8:	f85d fb04 	ldr.w	pc, [sp], #4
 800f2dc:	200001fc 	.word	0x200001fc

0800f2e0 <quorem>:
 800f2e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e4:	6903      	ldr	r3, [r0, #16]
 800f2e6:	690c      	ldr	r4, [r1, #16]
 800f2e8:	42a3      	cmp	r3, r4
 800f2ea:	4607      	mov	r7, r0
 800f2ec:	f2c0 8081 	blt.w	800f3f2 <quorem+0x112>
 800f2f0:	3c01      	subs	r4, #1
 800f2f2:	f101 0814 	add.w	r8, r1, #20
 800f2f6:	f100 0514 	add.w	r5, r0, #20
 800f2fa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f2fe:	9301      	str	r3, [sp, #4]
 800f300:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800f304:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f308:	3301      	adds	r3, #1
 800f30a:	429a      	cmp	r2, r3
 800f30c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800f310:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800f314:	fbb2 f6f3 	udiv	r6, r2, r3
 800f318:	d331      	bcc.n	800f37e <quorem+0x9e>
 800f31a:	f04f 0e00 	mov.w	lr, #0
 800f31e:	4640      	mov	r0, r8
 800f320:	46ac      	mov	ip, r5
 800f322:	46f2      	mov	sl, lr
 800f324:	f850 2b04 	ldr.w	r2, [r0], #4
 800f328:	b293      	uxth	r3, r2
 800f32a:	fb06 e303 	mla	r3, r6, r3, lr
 800f32e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800f332:	b29b      	uxth	r3, r3
 800f334:	ebaa 0303 	sub.w	r3, sl, r3
 800f338:	f8dc a000 	ldr.w	sl, [ip]
 800f33c:	0c12      	lsrs	r2, r2, #16
 800f33e:	fa13 f38a 	uxtah	r3, r3, sl
 800f342:	fb06 e202 	mla	r2, r6, r2, lr
 800f346:	9300      	str	r3, [sp, #0]
 800f348:	9b00      	ldr	r3, [sp, #0]
 800f34a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800f34e:	b292      	uxth	r2, r2
 800f350:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800f354:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f358:	f8bd 3000 	ldrh.w	r3, [sp]
 800f35c:	4581      	cmp	r9, r0
 800f35e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f362:	f84c 3b04 	str.w	r3, [ip], #4
 800f366:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800f36a:	d2db      	bcs.n	800f324 <quorem+0x44>
 800f36c:	f855 300b 	ldr.w	r3, [r5, fp]
 800f370:	b92b      	cbnz	r3, 800f37e <quorem+0x9e>
 800f372:	9b01      	ldr	r3, [sp, #4]
 800f374:	3b04      	subs	r3, #4
 800f376:	429d      	cmp	r5, r3
 800f378:	461a      	mov	r2, r3
 800f37a:	d32e      	bcc.n	800f3da <quorem+0xfa>
 800f37c:	613c      	str	r4, [r7, #16]
 800f37e:	4638      	mov	r0, r7
 800f380:	f001 fc86 	bl	8010c90 <__mcmp>
 800f384:	2800      	cmp	r0, #0
 800f386:	db24      	blt.n	800f3d2 <quorem+0xf2>
 800f388:	3601      	adds	r6, #1
 800f38a:	4628      	mov	r0, r5
 800f38c:	f04f 0c00 	mov.w	ip, #0
 800f390:	f858 2b04 	ldr.w	r2, [r8], #4
 800f394:	f8d0 e000 	ldr.w	lr, [r0]
 800f398:	b293      	uxth	r3, r2
 800f39a:	ebac 0303 	sub.w	r3, ip, r3
 800f39e:	0c12      	lsrs	r2, r2, #16
 800f3a0:	fa13 f38e 	uxtah	r3, r3, lr
 800f3a4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800f3a8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800f3ac:	b29b      	uxth	r3, r3
 800f3ae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f3b2:	45c1      	cmp	r9, r8
 800f3b4:	f840 3b04 	str.w	r3, [r0], #4
 800f3b8:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800f3bc:	d2e8      	bcs.n	800f390 <quorem+0xb0>
 800f3be:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800f3c2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800f3c6:	b922      	cbnz	r2, 800f3d2 <quorem+0xf2>
 800f3c8:	3b04      	subs	r3, #4
 800f3ca:	429d      	cmp	r5, r3
 800f3cc:	461a      	mov	r2, r3
 800f3ce:	d30a      	bcc.n	800f3e6 <quorem+0x106>
 800f3d0:	613c      	str	r4, [r7, #16]
 800f3d2:	4630      	mov	r0, r6
 800f3d4:	b003      	add	sp, #12
 800f3d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3da:	6812      	ldr	r2, [r2, #0]
 800f3dc:	3b04      	subs	r3, #4
 800f3de:	2a00      	cmp	r2, #0
 800f3e0:	d1cc      	bne.n	800f37c <quorem+0x9c>
 800f3e2:	3c01      	subs	r4, #1
 800f3e4:	e7c7      	b.n	800f376 <quorem+0x96>
 800f3e6:	6812      	ldr	r2, [r2, #0]
 800f3e8:	3b04      	subs	r3, #4
 800f3ea:	2a00      	cmp	r2, #0
 800f3ec:	d1f0      	bne.n	800f3d0 <quorem+0xf0>
 800f3ee:	3c01      	subs	r4, #1
 800f3f0:	e7eb      	b.n	800f3ca <quorem+0xea>
 800f3f2:	2000      	movs	r0, #0
 800f3f4:	e7ee      	b.n	800f3d4 <quorem+0xf4>
	...

0800f3f8 <_dtoa_r>:
 800f3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f3fc:	ed2d 8b04 	vpush	{d8-d9}
 800f400:	ec57 6b10 	vmov	r6, r7, d0
 800f404:	b093      	sub	sp, #76	; 0x4c
 800f406:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800f408:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800f40c:	9106      	str	r1, [sp, #24]
 800f40e:	ee10 aa10 	vmov	sl, s0
 800f412:	4604      	mov	r4, r0
 800f414:	9209      	str	r2, [sp, #36]	; 0x24
 800f416:	930c      	str	r3, [sp, #48]	; 0x30
 800f418:	46bb      	mov	fp, r7
 800f41a:	b975      	cbnz	r5, 800f43a <_dtoa_r+0x42>
 800f41c:	2010      	movs	r0, #16
 800f41e:	f001 f951 	bl	80106c4 <malloc>
 800f422:	4602      	mov	r2, r0
 800f424:	6260      	str	r0, [r4, #36]	; 0x24
 800f426:	b920      	cbnz	r0, 800f432 <_dtoa_r+0x3a>
 800f428:	4ba7      	ldr	r3, [pc, #668]	; (800f6c8 <_dtoa_r+0x2d0>)
 800f42a:	21ea      	movs	r1, #234	; 0xea
 800f42c:	48a7      	ldr	r0, [pc, #668]	; (800f6cc <_dtoa_r+0x2d4>)
 800f42e:	f002 f8f1 	bl	8011614 <__assert_func>
 800f432:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800f436:	6005      	str	r5, [r0, #0]
 800f438:	60c5      	str	r5, [r0, #12]
 800f43a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f43c:	6819      	ldr	r1, [r3, #0]
 800f43e:	b151      	cbz	r1, 800f456 <_dtoa_r+0x5e>
 800f440:	685a      	ldr	r2, [r3, #4]
 800f442:	604a      	str	r2, [r1, #4]
 800f444:	2301      	movs	r3, #1
 800f446:	4093      	lsls	r3, r2
 800f448:	608b      	str	r3, [r1, #8]
 800f44a:	4620      	mov	r0, r4
 800f44c:	f001 f994 	bl	8010778 <_Bfree>
 800f450:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f452:	2200      	movs	r2, #0
 800f454:	601a      	str	r2, [r3, #0]
 800f456:	1e3b      	subs	r3, r7, #0
 800f458:	bfaa      	itet	ge
 800f45a:	2300      	movge	r3, #0
 800f45c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800f460:	f8c8 3000 	strge.w	r3, [r8]
 800f464:	4b9a      	ldr	r3, [pc, #616]	; (800f6d0 <_dtoa_r+0x2d8>)
 800f466:	bfbc      	itt	lt
 800f468:	2201      	movlt	r2, #1
 800f46a:	f8c8 2000 	strlt.w	r2, [r8]
 800f46e:	ea33 030b 	bics.w	r3, r3, fp
 800f472:	d11b      	bne.n	800f4ac <_dtoa_r+0xb4>
 800f474:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f476:	f242 730f 	movw	r3, #9999	; 0x270f
 800f47a:	6013      	str	r3, [r2, #0]
 800f47c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800f480:	4333      	orrs	r3, r6
 800f482:	f000 8592 	beq.w	800ffaa <_dtoa_r+0xbb2>
 800f486:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f488:	b963      	cbnz	r3, 800f4a4 <_dtoa_r+0xac>
 800f48a:	4b92      	ldr	r3, [pc, #584]	; (800f6d4 <_dtoa_r+0x2dc>)
 800f48c:	e022      	b.n	800f4d4 <_dtoa_r+0xdc>
 800f48e:	4b92      	ldr	r3, [pc, #584]	; (800f6d8 <_dtoa_r+0x2e0>)
 800f490:	9301      	str	r3, [sp, #4]
 800f492:	3308      	adds	r3, #8
 800f494:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800f496:	6013      	str	r3, [r2, #0]
 800f498:	9801      	ldr	r0, [sp, #4]
 800f49a:	b013      	add	sp, #76	; 0x4c
 800f49c:	ecbd 8b04 	vpop	{d8-d9}
 800f4a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f4a4:	4b8b      	ldr	r3, [pc, #556]	; (800f6d4 <_dtoa_r+0x2dc>)
 800f4a6:	9301      	str	r3, [sp, #4]
 800f4a8:	3303      	adds	r3, #3
 800f4aa:	e7f3      	b.n	800f494 <_dtoa_r+0x9c>
 800f4ac:	2200      	movs	r2, #0
 800f4ae:	2300      	movs	r3, #0
 800f4b0:	4650      	mov	r0, sl
 800f4b2:	4659      	mov	r1, fp
 800f4b4:	f7f1 fb08 	bl	8000ac8 <__aeabi_dcmpeq>
 800f4b8:	ec4b ab19 	vmov	d9, sl, fp
 800f4bc:	4680      	mov	r8, r0
 800f4be:	b158      	cbz	r0, 800f4d8 <_dtoa_r+0xe0>
 800f4c0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800f4c2:	2301      	movs	r3, #1
 800f4c4:	6013      	str	r3, [r2, #0]
 800f4c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800f4c8:	2b00      	cmp	r3, #0
 800f4ca:	f000 856b 	beq.w	800ffa4 <_dtoa_r+0xbac>
 800f4ce:	4883      	ldr	r0, [pc, #524]	; (800f6dc <_dtoa_r+0x2e4>)
 800f4d0:	6018      	str	r0, [r3, #0]
 800f4d2:	1e43      	subs	r3, r0, #1
 800f4d4:	9301      	str	r3, [sp, #4]
 800f4d6:	e7df      	b.n	800f498 <_dtoa_r+0xa0>
 800f4d8:	ec4b ab10 	vmov	d0, sl, fp
 800f4dc:	aa10      	add	r2, sp, #64	; 0x40
 800f4de:	a911      	add	r1, sp, #68	; 0x44
 800f4e0:	4620      	mov	r0, r4
 800f4e2:	f001 fcf7 	bl	8010ed4 <__d2b>
 800f4e6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800f4ea:	ee08 0a10 	vmov	s16, r0
 800f4ee:	2d00      	cmp	r5, #0
 800f4f0:	f000 8084 	beq.w	800f5fc <_dtoa_r+0x204>
 800f4f4:	ee19 3a90 	vmov	r3, s19
 800f4f8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800f4fc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800f500:	4656      	mov	r6, sl
 800f502:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800f506:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800f50a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800f50e:	4b74      	ldr	r3, [pc, #464]	; (800f6e0 <_dtoa_r+0x2e8>)
 800f510:	2200      	movs	r2, #0
 800f512:	4630      	mov	r0, r6
 800f514:	4639      	mov	r1, r7
 800f516:	f7f0 feb7 	bl	8000288 <__aeabi_dsub>
 800f51a:	a365      	add	r3, pc, #404	; (adr r3, 800f6b0 <_dtoa_r+0x2b8>)
 800f51c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f520:	f7f1 f86a 	bl	80005f8 <__aeabi_dmul>
 800f524:	a364      	add	r3, pc, #400	; (adr r3, 800f6b8 <_dtoa_r+0x2c0>)
 800f526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f52a:	f7f0 feaf 	bl	800028c <__adddf3>
 800f52e:	4606      	mov	r6, r0
 800f530:	4628      	mov	r0, r5
 800f532:	460f      	mov	r7, r1
 800f534:	f7f0 fff6 	bl	8000524 <__aeabi_i2d>
 800f538:	a361      	add	r3, pc, #388	; (adr r3, 800f6c0 <_dtoa_r+0x2c8>)
 800f53a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f53e:	f7f1 f85b 	bl	80005f8 <__aeabi_dmul>
 800f542:	4602      	mov	r2, r0
 800f544:	460b      	mov	r3, r1
 800f546:	4630      	mov	r0, r6
 800f548:	4639      	mov	r1, r7
 800f54a:	f7f0 fe9f 	bl	800028c <__adddf3>
 800f54e:	4606      	mov	r6, r0
 800f550:	460f      	mov	r7, r1
 800f552:	f7f1 fb01 	bl	8000b58 <__aeabi_d2iz>
 800f556:	2200      	movs	r2, #0
 800f558:	9000      	str	r0, [sp, #0]
 800f55a:	2300      	movs	r3, #0
 800f55c:	4630      	mov	r0, r6
 800f55e:	4639      	mov	r1, r7
 800f560:	f7f1 fabc 	bl	8000adc <__aeabi_dcmplt>
 800f564:	b150      	cbz	r0, 800f57c <_dtoa_r+0x184>
 800f566:	9800      	ldr	r0, [sp, #0]
 800f568:	f7f0 ffdc 	bl	8000524 <__aeabi_i2d>
 800f56c:	4632      	mov	r2, r6
 800f56e:	463b      	mov	r3, r7
 800f570:	f7f1 faaa 	bl	8000ac8 <__aeabi_dcmpeq>
 800f574:	b910      	cbnz	r0, 800f57c <_dtoa_r+0x184>
 800f576:	9b00      	ldr	r3, [sp, #0]
 800f578:	3b01      	subs	r3, #1
 800f57a:	9300      	str	r3, [sp, #0]
 800f57c:	9b00      	ldr	r3, [sp, #0]
 800f57e:	2b16      	cmp	r3, #22
 800f580:	d85a      	bhi.n	800f638 <_dtoa_r+0x240>
 800f582:	9a00      	ldr	r2, [sp, #0]
 800f584:	4b57      	ldr	r3, [pc, #348]	; (800f6e4 <_dtoa_r+0x2ec>)
 800f586:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f58a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f58e:	ec51 0b19 	vmov	r0, r1, d9
 800f592:	f7f1 faa3 	bl	8000adc <__aeabi_dcmplt>
 800f596:	2800      	cmp	r0, #0
 800f598:	d050      	beq.n	800f63c <_dtoa_r+0x244>
 800f59a:	9b00      	ldr	r3, [sp, #0]
 800f59c:	3b01      	subs	r3, #1
 800f59e:	9300      	str	r3, [sp, #0]
 800f5a0:	2300      	movs	r3, #0
 800f5a2:	930b      	str	r3, [sp, #44]	; 0x2c
 800f5a4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800f5a6:	1b5d      	subs	r5, r3, r5
 800f5a8:	1e6b      	subs	r3, r5, #1
 800f5aa:	9305      	str	r3, [sp, #20]
 800f5ac:	bf45      	ittet	mi
 800f5ae:	f1c5 0301 	rsbmi	r3, r5, #1
 800f5b2:	9304      	strmi	r3, [sp, #16]
 800f5b4:	2300      	movpl	r3, #0
 800f5b6:	2300      	movmi	r3, #0
 800f5b8:	bf4c      	ite	mi
 800f5ba:	9305      	strmi	r3, [sp, #20]
 800f5bc:	9304      	strpl	r3, [sp, #16]
 800f5be:	9b00      	ldr	r3, [sp, #0]
 800f5c0:	2b00      	cmp	r3, #0
 800f5c2:	db3d      	blt.n	800f640 <_dtoa_r+0x248>
 800f5c4:	9b05      	ldr	r3, [sp, #20]
 800f5c6:	9a00      	ldr	r2, [sp, #0]
 800f5c8:	920a      	str	r2, [sp, #40]	; 0x28
 800f5ca:	4413      	add	r3, r2
 800f5cc:	9305      	str	r3, [sp, #20]
 800f5ce:	2300      	movs	r3, #0
 800f5d0:	9307      	str	r3, [sp, #28]
 800f5d2:	9b06      	ldr	r3, [sp, #24]
 800f5d4:	2b09      	cmp	r3, #9
 800f5d6:	f200 8089 	bhi.w	800f6ec <_dtoa_r+0x2f4>
 800f5da:	2b05      	cmp	r3, #5
 800f5dc:	bfc4      	itt	gt
 800f5de:	3b04      	subgt	r3, #4
 800f5e0:	9306      	strgt	r3, [sp, #24]
 800f5e2:	9b06      	ldr	r3, [sp, #24]
 800f5e4:	f1a3 0302 	sub.w	r3, r3, #2
 800f5e8:	bfcc      	ite	gt
 800f5ea:	2500      	movgt	r5, #0
 800f5ec:	2501      	movle	r5, #1
 800f5ee:	2b03      	cmp	r3, #3
 800f5f0:	f200 8087 	bhi.w	800f702 <_dtoa_r+0x30a>
 800f5f4:	e8df f003 	tbb	[pc, r3]
 800f5f8:	59383a2d 	.word	0x59383a2d
 800f5fc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800f600:	441d      	add	r5, r3
 800f602:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800f606:	2b20      	cmp	r3, #32
 800f608:	bfc1      	itttt	gt
 800f60a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800f60e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800f612:	fa0b f303 	lslgt.w	r3, fp, r3
 800f616:	fa26 f000 	lsrgt.w	r0, r6, r0
 800f61a:	bfda      	itte	le
 800f61c:	f1c3 0320 	rsble	r3, r3, #32
 800f620:	fa06 f003 	lslle.w	r0, r6, r3
 800f624:	4318      	orrgt	r0, r3
 800f626:	f7f0 ff6d 	bl	8000504 <__aeabi_ui2d>
 800f62a:	2301      	movs	r3, #1
 800f62c:	4606      	mov	r6, r0
 800f62e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800f632:	3d01      	subs	r5, #1
 800f634:	930e      	str	r3, [sp, #56]	; 0x38
 800f636:	e76a      	b.n	800f50e <_dtoa_r+0x116>
 800f638:	2301      	movs	r3, #1
 800f63a:	e7b2      	b.n	800f5a2 <_dtoa_r+0x1aa>
 800f63c:	900b      	str	r0, [sp, #44]	; 0x2c
 800f63e:	e7b1      	b.n	800f5a4 <_dtoa_r+0x1ac>
 800f640:	9b04      	ldr	r3, [sp, #16]
 800f642:	9a00      	ldr	r2, [sp, #0]
 800f644:	1a9b      	subs	r3, r3, r2
 800f646:	9304      	str	r3, [sp, #16]
 800f648:	4253      	negs	r3, r2
 800f64a:	9307      	str	r3, [sp, #28]
 800f64c:	2300      	movs	r3, #0
 800f64e:	930a      	str	r3, [sp, #40]	; 0x28
 800f650:	e7bf      	b.n	800f5d2 <_dtoa_r+0x1da>
 800f652:	2300      	movs	r3, #0
 800f654:	9308      	str	r3, [sp, #32]
 800f656:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f658:	2b00      	cmp	r3, #0
 800f65a:	dc55      	bgt.n	800f708 <_dtoa_r+0x310>
 800f65c:	2301      	movs	r3, #1
 800f65e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f662:	461a      	mov	r2, r3
 800f664:	9209      	str	r2, [sp, #36]	; 0x24
 800f666:	e00c      	b.n	800f682 <_dtoa_r+0x28a>
 800f668:	2301      	movs	r3, #1
 800f66a:	e7f3      	b.n	800f654 <_dtoa_r+0x25c>
 800f66c:	2300      	movs	r3, #0
 800f66e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f670:	9308      	str	r3, [sp, #32]
 800f672:	9b00      	ldr	r3, [sp, #0]
 800f674:	4413      	add	r3, r2
 800f676:	9302      	str	r3, [sp, #8]
 800f678:	3301      	adds	r3, #1
 800f67a:	2b01      	cmp	r3, #1
 800f67c:	9303      	str	r3, [sp, #12]
 800f67e:	bfb8      	it	lt
 800f680:	2301      	movlt	r3, #1
 800f682:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800f684:	2200      	movs	r2, #0
 800f686:	6042      	str	r2, [r0, #4]
 800f688:	2204      	movs	r2, #4
 800f68a:	f102 0614 	add.w	r6, r2, #20
 800f68e:	429e      	cmp	r6, r3
 800f690:	6841      	ldr	r1, [r0, #4]
 800f692:	d93d      	bls.n	800f710 <_dtoa_r+0x318>
 800f694:	4620      	mov	r0, r4
 800f696:	f001 f82f 	bl	80106f8 <_Balloc>
 800f69a:	9001      	str	r0, [sp, #4]
 800f69c:	2800      	cmp	r0, #0
 800f69e:	d13b      	bne.n	800f718 <_dtoa_r+0x320>
 800f6a0:	4b11      	ldr	r3, [pc, #68]	; (800f6e8 <_dtoa_r+0x2f0>)
 800f6a2:	4602      	mov	r2, r0
 800f6a4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800f6a8:	e6c0      	b.n	800f42c <_dtoa_r+0x34>
 800f6aa:	2301      	movs	r3, #1
 800f6ac:	e7df      	b.n	800f66e <_dtoa_r+0x276>
 800f6ae:	bf00      	nop
 800f6b0:	636f4361 	.word	0x636f4361
 800f6b4:	3fd287a7 	.word	0x3fd287a7
 800f6b8:	8b60c8b3 	.word	0x8b60c8b3
 800f6bc:	3fc68a28 	.word	0x3fc68a28
 800f6c0:	509f79fb 	.word	0x509f79fb
 800f6c4:	3fd34413 	.word	0x3fd34413
 800f6c8:	0801351d 	.word	0x0801351d
 800f6cc:	08013534 	.word	0x08013534
 800f6d0:	7ff00000 	.word	0x7ff00000
 800f6d4:	08013519 	.word	0x08013519
 800f6d8:	08013510 	.word	0x08013510
 800f6dc:	08013499 	.word	0x08013499
 800f6e0:	3ff80000 	.word	0x3ff80000
 800f6e4:	080136a0 	.word	0x080136a0
 800f6e8:	0801358f 	.word	0x0801358f
 800f6ec:	2501      	movs	r5, #1
 800f6ee:	2300      	movs	r3, #0
 800f6f0:	9306      	str	r3, [sp, #24]
 800f6f2:	9508      	str	r5, [sp, #32]
 800f6f4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800f6f8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	2312      	movs	r3, #18
 800f700:	e7b0      	b.n	800f664 <_dtoa_r+0x26c>
 800f702:	2301      	movs	r3, #1
 800f704:	9308      	str	r3, [sp, #32]
 800f706:	e7f5      	b.n	800f6f4 <_dtoa_r+0x2fc>
 800f708:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f70a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800f70e:	e7b8      	b.n	800f682 <_dtoa_r+0x28a>
 800f710:	3101      	adds	r1, #1
 800f712:	6041      	str	r1, [r0, #4]
 800f714:	0052      	lsls	r2, r2, #1
 800f716:	e7b8      	b.n	800f68a <_dtoa_r+0x292>
 800f718:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f71a:	9a01      	ldr	r2, [sp, #4]
 800f71c:	601a      	str	r2, [r3, #0]
 800f71e:	9b03      	ldr	r3, [sp, #12]
 800f720:	2b0e      	cmp	r3, #14
 800f722:	f200 809d 	bhi.w	800f860 <_dtoa_r+0x468>
 800f726:	2d00      	cmp	r5, #0
 800f728:	f000 809a 	beq.w	800f860 <_dtoa_r+0x468>
 800f72c:	9b00      	ldr	r3, [sp, #0]
 800f72e:	2b00      	cmp	r3, #0
 800f730:	dd32      	ble.n	800f798 <_dtoa_r+0x3a0>
 800f732:	4ab7      	ldr	r2, [pc, #732]	; (800fa10 <_dtoa_r+0x618>)
 800f734:	f003 030f 	and.w	r3, r3, #15
 800f738:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800f73c:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f740:	9b00      	ldr	r3, [sp, #0]
 800f742:	05d8      	lsls	r0, r3, #23
 800f744:	ea4f 1723 	mov.w	r7, r3, asr #4
 800f748:	d516      	bpl.n	800f778 <_dtoa_r+0x380>
 800f74a:	4bb2      	ldr	r3, [pc, #712]	; (800fa14 <_dtoa_r+0x61c>)
 800f74c:	ec51 0b19 	vmov	r0, r1, d9
 800f750:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800f754:	f7f1 f87a 	bl	800084c <__aeabi_ddiv>
 800f758:	f007 070f 	and.w	r7, r7, #15
 800f75c:	4682      	mov	sl, r0
 800f75e:	468b      	mov	fp, r1
 800f760:	2503      	movs	r5, #3
 800f762:	4eac      	ldr	r6, [pc, #688]	; (800fa14 <_dtoa_r+0x61c>)
 800f764:	b957      	cbnz	r7, 800f77c <_dtoa_r+0x384>
 800f766:	4642      	mov	r2, r8
 800f768:	464b      	mov	r3, r9
 800f76a:	4650      	mov	r0, sl
 800f76c:	4659      	mov	r1, fp
 800f76e:	f7f1 f86d 	bl	800084c <__aeabi_ddiv>
 800f772:	4682      	mov	sl, r0
 800f774:	468b      	mov	fp, r1
 800f776:	e028      	b.n	800f7ca <_dtoa_r+0x3d2>
 800f778:	2502      	movs	r5, #2
 800f77a:	e7f2      	b.n	800f762 <_dtoa_r+0x36a>
 800f77c:	07f9      	lsls	r1, r7, #31
 800f77e:	d508      	bpl.n	800f792 <_dtoa_r+0x39a>
 800f780:	4640      	mov	r0, r8
 800f782:	4649      	mov	r1, r9
 800f784:	e9d6 2300 	ldrd	r2, r3, [r6]
 800f788:	f7f0 ff36 	bl	80005f8 <__aeabi_dmul>
 800f78c:	3501      	adds	r5, #1
 800f78e:	4680      	mov	r8, r0
 800f790:	4689      	mov	r9, r1
 800f792:	107f      	asrs	r7, r7, #1
 800f794:	3608      	adds	r6, #8
 800f796:	e7e5      	b.n	800f764 <_dtoa_r+0x36c>
 800f798:	f000 809b 	beq.w	800f8d2 <_dtoa_r+0x4da>
 800f79c:	9b00      	ldr	r3, [sp, #0]
 800f79e:	4f9d      	ldr	r7, [pc, #628]	; (800fa14 <_dtoa_r+0x61c>)
 800f7a0:	425e      	negs	r6, r3
 800f7a2:	4b9b      	ldr	r3, [pc, #620]	; (800fa10 <_dtoa_r+0x618>)
 800f7a4:	f006 020f 	and.w	r2, r6, #15
 800f7a8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f7ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f7b0:	ec51 0b19 	vmov	r0, r1, d9
 800f7b4:	f7f0 ff20 	bl	80005f8 <__aeabi_dmul>
 800f7b8:	1136      	asrs	r6, r6, #4
 800f7ba:	4682      	mov	sl, r0
 800f7bc:	468b      	mov	fp, r1
 800f7be:	2300      	movs	r3, #0
 800f7c0:	2502      	movs	r5, #2
 800f7c2:	2e00      	cmp	r6, #0
 800f7c4:	d17a      	bne.n	800f8bc <_dtoa_r+0x4c4>
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d1d3      	bne.n	800f772 <_dtoa_r+0x37a>
 800f7ca:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800f7cc:	2b00      	cmp	r3, #0
 800f7ce:	f000 8082 	beq.w	800f8d6 <_dtoa_r+0x4de>
 800f7d2:	4b91      	ldr	r3, [pc, #580]	; (800fa18 <_dtoa_r+0x620>)
 800f7d4:	2200      	movs	r2, #0
 800f7d6:	4650      	mov	r0, sl
 800f7d8:	4659      	mov	r1, fp
 800f7da:	f7f1 f97f 	bl	8000adc <__aeabi_dcmplt>
 800f7de:	2800      	cmp	r0, #0
 800f7e0:	d079      	beq.n	800f8d6 <_dtoa_r+0x4de>
 800f7e2:	9b03      	ldr	r3, [sp, #12]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d076      	beq.n	800f8d6 <_dtoa_r+0x4de>
 800f7e8:	9b02      	ldr	r3, [sp, #8]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	dd36      	ble.n	800f85c <_dtoa_r+0x464>
 800f7ee:	9b00      	ldr	r3, [sp, #0]
 800f7f0:	4650      	mov	r0, sl
 800f7f2:	4659      	mov	r1, fp
 800f7f4:	1e5f      	subs	r7, r3, #1
 800f7f6:	2200      	movs	r2, #0
 800f7f8:	4b88      	ldr	r3, [pc, #544]	; (800fa1c <_dtoa_r+0x624>)
 800f7fa:	f7f0 fefd 	bl	80005f8 <__aeabi_dmul>
 800f7fe:	9e02      	ldr	r6, [sp, #8]
 800f800:	4682      	mov	sl, r0
 800f802:	468b      	mov	fp, r1
 800f804:	3501      	adds	r5, #1
 800f806:	4628      	mov	r0, r5
 800f808:	f7f0 fe8c 	bl	8000524 <__aeabi_i2d>
 800f80c:	4652      	mov	r2, sl
 800f80e:	465b      	mov	r3, fp
 800f810:	f7f0 fef2 	bl	80005f8 <__aeabi_dmul>
 800f814:	4b82      	ldr	r3, [pc, #520]	; (800fa20 <_dtoa_r+0x628>)
 800f816:	2200      	movs	r2, #0
 800f818:	f7f0 fd38 	bl	800028c <__adddf3>
 800f81c:	46d0      	mov	r8, sl
 800f81e:	46d9      	mov	r9, fp
 800f820:	4682      	mov	sl, r0
 800f822:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800f826:	2e00      	cmp	r6, #0
 800f828:	d158      	bne.n	800f8dc <_dtoa_r+0x4e4>
 800f82a:	4b7e      	ldr	r3, [pc, #504]	; (800fa24 <_dtoa_r+0x62c>)
 800f82c:	2200      	movs	r2, #0
 800f82e:	4640      	mov	r0, r8
 800f830:	4649      	mov	r1, r9
 800f832:	f7f0 fd29 	bl	8000288 <__aeabi_dsub>
 800f836:	4652      	mov	r2, sl
 800f838:	465b      	mov	r3, fp
 800f83a:	4680      	mov	r8, r0
 800f83c:	4689      	mov	r9, r1
 800f83e:	f7f1 f96b 	bl	8000b18 <__aeabi_dcmpgt>
 800f842:	2800      	cmp	r0, #0
 800f844:	f040 8295 	bne.w	800fd72 <_dtoa_r+0x97a>
 800f848:	4652      	mov	r2, sl
 800f84a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800f84e:	4640      	mov	r0, r8
 800f850:	4649      	mov	r1, r9
 800f852:	f7f1 f943 	bl	8000adc <__aeabi_dcmplt>
 800f856:	2800      	cmp	r0, #0
 800f858:	f040 8289 	bne.w	800fd6e <_dtoa_r+0x976>
 800f85c:	ec5b ab19 	vmov	sl, fp, d9
 800f860:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800f862:	2b00      	cmp	r3, #0
 800f864:	f2c0 8148 	blt.w	800faf8 <_dtoa_r+0x700>
 800f868:	9a00      	ldr	r2, [sp, #0]
 800f86a:	2a0e      	cmp	r2, #14
 800f86c:	f300 8144 	bgt.w	800faf8 <_dtoa_r+0x700>
 800f870:	4b67      	ldr	r3, [pc, #412]	; (800fa10 <_dtoa_r+0x618>)
 800f872:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800f876:	e9d3 8900 	ldrd	r8, r9, [r3]
 800f87a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f87c:	2b00      	cmp	r3, #0
 800f87e:	f280 80d5 	bge.w	800fa2c <_dtoa_r+0x634>
 800f882:	9b03      	ldr	r3, [sp, #12]
 800f884:	2b00      	cmp	r3, #0
 800f886:	f300 80d1 	bgt.w	800fa2c <_dtoa_r+0x634>
 800f88a:	f040 826f 	bne.w	800fd6c <_dtoa_r+0x974>
 800f88e:	4b65      	ldr	r3, [pc, #404]	; (800fa24 <_dtoa_r+0x62c>)
 800f890:	2200      	movs	r2, #0
 800f892:	4640      	mov	r0, r8
 800f894:	4649      	mov	r1, r9
 800f896:	f7f0 feaf 	bl	80005f8 <__aeabi_dmul>
 800f89a:	4652      	mov	r2, sl
 800f89c:	465b      	mov	r3, fp
 800f89e:	f7f1 f931 	bl	8000b04 <__aeabi_dcmpge>
 800f8a2:	9e03      	ldr	r6, [sp, #12]
 800f8a4:	4637      	mov	r7, r6
 800f8a6:	2800      	cmp	r0, #0
 800f8a8:	f040 8245 	bne.w	800fd36 <_dtoa_r+0x93e>
 800f8ac:	9d01      	ldr	r5, [sp, #4]
 800f8ae:	2331      	movs	r3, #49	; 0x31
 800f8b0:	f805 3b01 	strb.w	r3, [r5], #1
 800f8b4:	9b00      	ldr	r3, [sp, #0]
 800f8b6:	3301      	adds	r3, #1
 800f8b8:	9300      	str	r3, [sp, #0]
 800f8ba:	e240      	b.n	800fd3e <_dtoa_r+0x946>
 800f8bc:	07f2      	lsls	r2, r6, #31
 800f8be:	d505      	bpl.n	800f8cc <_dtoa_r+0x4d4>
 800f8c0:	e9d7 2300 	ldrd	r2, r3, [r7]
 800f8c4:	f7f0 fe98 	bl	80005f8 <__aeabi_dmul>
 800f8c8:	3501      	adds	r5, #1
 800f8ca:	2301      	movs	r3, #1
 800f8cc:	1076      	asrs	r6, r6, #1
 800f8ce:	3708      	adds	r7, #8
 800f8d0:	e777      	b.n	800f7c2 <_dtoa_r+0x3ca>
 800f8d2:	2502      	movs	r5, #2
 800f8d4:	e779      	b.n	800f7ca <_dtoa_r+0x3d2>
 800f8d6:	9f00      	ldr	r7, [sp, #0]
 800f8d8:	9e03      	ldr	r6, [sp, #12]
 800f8da:	e794      	b.n	800f806 <_dtoa_r+0x40e>
 800f8dc:	9901      	ldr	r1, [sp, #4]
 800f8de:	4b4c      	ldr	r3, [pc, #304]	; (800fa10 <_dtoa_r+0x618>)
 800f8e0:	4431      	add	r1, r6
 800f8e2:	910d      	str	r1, [sp, #52]	; 0x34
 800f8e4:	9908      	ldr	r1, [sp, #32]
 800f8e6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800f8ea:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800f8ee:	2900      	cmp	r1, #0
 800f8f0:	d043      	beq.n	800f97a <_dtoa_r+0x582>
 800f8f2:	494d      	ldr	r1, [pc, #308]	; (800fa28 <_dtoa_r+0x630>)
 800f8f4:	2000      	movs	r0, #0
 800f8f6:	f7f0 ffa9 	bl	800084c <__aeabi_ddiv>
 800f8fa:	4652      	mov	r2, sl
 800f8fc:	465b      	mov	r3, fp
 800f8fe:	f7f0 fcc3 	bl	8000288 <__aeabi_dsub>
 800f902:	9d01      	ldr	r5, [sp, #4]
 800f904:	4682      	mov	sl, r0
 800f906:	468b      	mov	fp, r1
 800f908:	4649      	mov	r1, r9
 800f90a:	4640      	mov	r0, r8
 800f90c:	f7f1 f924 	bl	8000b58 <__aeabi_d2iz>
 800f910:	4606      	mov	r6, r0
 800f912:	f7f0 fe07 	bl	8000524 <__aeabi_i2d>
 800f916:	4602      	mov	r2, r0
 800f918:	460b      	mov	r3, r1
 800f91a:	4640      	mov	r0, r8
 800f91c:	4649      	mov	r1, r9
 800f91e:	f7f0 fcb3 	bl	8000288 <__aeabi_dsub>
 800f922:	3630      	adds	r6, #48	; 0x30
 800f924:	f805 6b01 	strb.w	r6, [r5], #1
 800f928:	4652      	mov	r2, sl
 800f92a:	465b      	mov	r3, fp
 800f92c:	4680      	mov	r8, r0
 800f92e:	4689      	mov	r9, r1
 800f930:	f7f1 f8d4 	bl	8000adc <__aeabi_dcmplt>
 800f934:	2800      	cmp	r0, #0
 800f936:	d163      	bne.n	800fa00 <_dtoa_r+0x608>
 800f938:	4642      	mov	r2, r8
 800f93a:	464b      	mov	r3, r9
 800f93c:	4936      	ldr	r1, [pc, #216]	; (800fa18 <_dtoa_r+0x620>)
 800f93e:	2000      	movs	r0, #0
 800f940:	f7f0 fca2 	bl	8000288 <__aeabi_dsub>
 800f944:	4652      	mov	r2, sl
 800f946:	465b      	mov	r3, fp
 800f948:	f7f1 f8c8 	bl	8000adc <__aeabi_dcmplt>
 800f94c:	2800      	cmp	r0, #0
 800f94e:	f040 80b5 	bne.w	800fabc <_dtoa_r+0x6c4>
 800f952:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f954:	429d      	cmp	r5, r3
 800f956:	d081      	beq.n	800f85c <_dtoa_r+0x464>
 800f958:	4b30      	ldr	r3, [pc, #192]	; (800fa1c <_dtoa_r+0x624>)
 800f95a:	2200      	movs	r2, #0
 800f95c:	4650      	mov	r0, sl
 800f95e:	4659      	mov	r1, fp
 800f960:	f7f0 fe4a 	bl	80005f8 <__aeabi_dmul>
 800f964:	4b2d      	ldr	r3, [pc, #180]	; (800fa1c <_dtoa_r+0x624>)
 800f966:	4682      	mov	sl, r0
 800f968:	468b      	mov	fp, r1
 800f96a:	4640      	mov	r0, r8
 800f96c:	4649      	mov	r1, r9
 800f96e:	2200      	movs	r2, #0
 800f970:	f7f0 fe42 	bl	80005f8 <__aeabi_dmul>
 800f974:	4680      	mov	r8, r0
 800f976:	4689      	mov	r9, r1
 800f978:	e7c6      	b.n	800f908 <_dtoa_r+0x510>
 800f97a:	4650      	mov	r0, sl
 800f97c:	4659      	mov	r1, fp
 800f97e:	f7f0 fe3b 	bl	80005f8 <__aeabi_dmul>
 800f982:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f984:	9d01      	ldr	r5, [sp, #4]
 800f986:	930f      	str	r3, [sp, #60]	; 0x3c
 800f988:	4682      	mov	sl, r0
 800f98a:	468b      	mov	fp, r1
 800f98c:	4649      	mov	r1, r9
 800f98e:	4640      	mov	r0, r8
 800f990:	f7f1 f8e2 	bl	8000b58 <__aeabi_d2iz>
 800f994:	4606      	mov	r6, r0
 800f996:	f7f0 fdc5 	bl	8000524 <__aeabi_i2d>
 800f99a:	3630      	adds	r6, #48	; 0x30
 800f99c:	4602      	mov	r2, r0
 800f99e:	460b      	mov	r3, r1
 800f9a0:	4640      	mov	r0, r8
 800f9a2:	4649      	mov	r1, r9
 800f9a4:	f7f0 fc70 	bl	8000288 <__aeabi_dsub>
 800f9a8:	f805 6b01 	strb.w	r6, [r5], #1
 800f9ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800f9ae:	429d      	cmp	r5, r3
 800f9b0:	4680      	mov	r8, r0
 800f9b2:	4689      	mov	r9, r1
 800f9b4:	f04f 0200 	mov.w	r2, #0
 800f9b8:	d124      	bne.n	800fa04 <_dtoa_r+0x60c>
 800f9ba:	4b1b      	ldr	r3, [pc, #108]	; (800fa28 <_dtoa_r+0x630>)
 800f9bc:	4650      	mov	r0, sl
 800f9be:	4659      	mov	r1, fp
 800f9c0:	f7f0 fc64 	bl	800028c <__adddf3>
 800f9c4:	4602      	mov	r2, r0
 800f9c6:	460b      	mov	r3, r1
 800f9c8:	4640      	mov	r0, r8
 800f9ca:	4649      	mov	r1, r9
 800f9cc:	f7f1 f8a4 	bl	8000b18 <__aeabi_dcmpgt>
 800f9d0:	2800      	cmp	r0, #0
 800f9d2:	d173      	bne.n	800fabc <_dtoa_r+0x6c4>
 800f9d4:	4652      	mov	r2, sl
 800f9d6:	465b      	mov	r3, fp
 800f9d8:	4913      	ldr	r1, [pc, #76]	; (800fa28 <_dtoa_r+0x630>)
 800f9da:	2000      	movs	r0, #0
 800f9dc:	f7f0 fc54 	bl	8000288 <__aeabi_dsub>
 800f9e0:	4602      	mov	r2, r0
 800f9e2:	460b      	mov	r3, r1
 800f9e4:	4640      	mov	r0, r8
 800f9e6:	4649      	mov	r1, r9
 800f9e8:	f7f1 f878 	bl	8000adc <__aeabi_dcmplt>
 800f9ec:	2800      	cmp	r0, #0
 800f9ee:	f43f af35 	beq.w	800f85c <_dtoa_r+0x464>
 800f9f2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800f9f4:	1e6b      	subs	r3, r5, #1
 800f9f6:	930f      	str	r3, [sp, #60]	; 0x3c
 800f9f8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800f9fc:	2b30      	cmp	r3, #48	; 0x30
 800f9fe:	d0f8      	beq.n	800f9f2 <_dtoa_r+0x5fa>
 800fa00:	9700      	str	r7, [sp, #0]
 800fa02:	e049      	b.n	800fa98 <_dtoa_r+0x6a0>
 800fa04:	4b05      	ldr	r3, [pc, #20]	; (800fa1c <_dtoa_r+0x624>)
 800fa06:	f7f0 fdf7 	bl	80005f8 <__aeabi_dmul>
 800fa0a:	4680      	mov	r8, r0
 800fa0c:	4689      	mov	r9, r1
 800fa0e:	e7bd      	b.n	800f98c <_dtoa_r+0x594>
 800fa10:	080136a0 	.word	0x080136a0
 800fa14:	08013678 	.word	0x08013678
 800fa18:	3ff00000 	.word	0x3ff00000
 800fa1c:	40240000 	.word	0x40240000
 800fa20:	401c0000 	.word	0x401c0000
 800fa24:	40140000 	.word	0x40140000
 800fa28:	3fe00000 	.word	0x3fe00000
 800fa2c:	9d01      	ldr	r5, [sp, #4]
 800fa2e:	4656      	mov	r6, sl
 800fa30:	465f      	mov	r7, fp
 800fa32:	4642      	mov	r2, r8
 800fa34:	464b      	mov	r3, r9
 800fa36:	4630      	mov	r0, r6
 800fa38:	4639      	mov	r1, r7
 800fa3a:	f7f0 ff07 	bl	800084c <__aeabi_ddiv>
 800fa3e:	f7f1 f88b 	bl	8000b58 <__aeabi_d2iz>
 800fa42:	4682      	mov	sl, r0
 800fa44:	f7f0 fd6e 	bl	8000524 <__aeabi_i2d>
 800fa48:	4642      	mov	r2, r8
 800fa4a:	464b      	mov	r3, r9
 800fa4c:	f7f0 fdd4 	bl	80005f8 <__aeabi_dmul>
 800fa50:	4602      	mov	r2, r0
 800fa52:	460b      	mov	r3, r1
 800fa54:	4630      	mov	r0, r6
 800fa56:	4639      	mov	r1, r7
 800fa58:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800fa5c:	f7f0 fc14 	bl	8000288 <__aeabi_dsub>
 800fa60:	f805 6b01 	strb.w	r6, [r5], #1
 800fa64:	9e01      	ldr	r6, [sp, #4]
 800fa66:	9f03      	ldr	r7, [sp, #12]
 800fa68:	1bae      	subs	r6, r5, r6
 800fa6a:	42b7      	cmp	r7, r6
 800fa6c:	4602      	mov	r2, r0
 800fa6e:	460b      	mov	r3, r1
 800fa70:	d135      	bne.n	800fade <_dtoa_r+0x6e6>
 800fa72:	f7f0 fc0b 	bl	800028c <__adddf3>
 800fa76:	4642      	mov	r2, r8
 800fa78:	464b      	mov	r3, r9
 800fa7a:	4606      	mov	r6, r0
 800fa7c:	460f      	mov	r7, r1
 800fa7e:	f7f1 f84b 	bl	8000b18 <__aeabi_dcmpgt>
 800fa82:	b9d0      	cbnz	r0, 800faba <_dtoa_r+0x6c2>
 800fa84:	4642      	mov	r2, r8
 800fa86:	464b      	mov	r3, r9
 800fa88:	4630      	mov	r0, r6
 800fa8a:	4639      	mov	r1, r7
 800fa8c:	f7f1 f81c 	bl	8000ac8 <__aeabi_dcmpeq>
 800fa90:	b110      	cbz	r0, 800fa98 <_dtoa_r+0x6a0>
 800fa92:	f01a 0f01 	tst.w	sl, #1
 800fa96:	d110      	bne.n	800faba <_dtoa_r+0x6c2>
 800fa98:	4620      	mov	r0, r4
 800fa9a:	ee18 1a10 	vmov	r1, s16
 800fa9e:	f000 fe6b 	bl	8010778 <_Bfree>
 800faa2:	2300      	movs	r3, #0
 800faa4:	9800      	ldr	r0, [sp, #0]
 800faa6:	702b      	strb	r3, [r5, #0]
 800faa8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800faaa:	3001      	adds	r0, #1
 800faac:	6018      	str	r0, [r3, #0]
 800faae:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800fab0:	2b00      	cmp	r3, #0
 800fab2:	f43f acf1 	beq.w	800f498 <_dtoa_r+0xa0>
 800fab6:	601d      	str	r5, [r3, #0]
 800fab8:	e4ee      	b.n	800f498 <_dtoa_r+0xa0>
 800faba:	9f00      	ldr	r7, [sp, #0]
 800fabc:	462b      	mov	r3, r5
 800fabe:	461d      	mov	r5, r3
 800fac0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800fac4:	2a39      	cmp	r2, #57	; 0x39
 800fac6:	d106      	bne.n	800fad6 <_dtoa_r+0x6de>
 800fac8:	9a01      	ldr	r2, [sp, #4]
 800faca:	429a      	cmp	r2, r3
 800facc:	d1f7      	bne.n	800fabe <_dtoa_r+0x6c6>
 800face:	9901      	ldr	r1, [sp, #4]
 800fad0:	2230      	movs	r2, #48	; 0x30
 800fad2:	3701      	adds	r7, #1
 800fad4:	700a      	strb	r2, [r1, #0]
 800fad6:	781a      	ldrb	r2, [r3, #0]
 800fad8:	3201      	adds	r2, #1
 800fada:	701a      	strb	r2, [r3, #0]
 800fadc:	e790      	b.n	800fa00 <_dtoa_r+0x608>
 800fade:	4ba6      	ldr	r3, [pc, #664]	; (800fd78 <_dtoa_r+0x980>)
 800fae0:	2200      	movs	r2, #0
 800fae2:	f7f0 fd89 	bl	80005f8 <__aeabi_dmul>
 800fae6:	2200      	movs	r2, #0
 800fae8:	2300      	movs	r3, #0
 800faea:	4606      	mov	r6, r0
 800faec:	460f      	mov	r7, r1
 800faee:	f7f0 ffeb 	bl	8000ac8 <__aeabi_dcmpeq>
 800faf2:	2800      	cmp	r0, #0
 800faf4:	d09d      	beq.n	800fa32 <_dtoa_r+0x63a>
 800faf6:	e7cf      	b.n	800fa98 <_dtoa_r+0x6a0>
 800faf8:	9a08      	ldr	r2, [sp, #32]
 800fafa:	2a00      	cmp	r2, #0
 800fafc:	f000 80d7 	beq.w	800fcae <_dtoa_r+0x8b6>
 800fb00:	9a06      	ldr	r2, [sp, #24]
 800fb02:	2a01      	cmp	r2, #1
 800fb04:	f300 80ba 	bgt.w	800fc7c <_dtoa_r+0x884>
 800fb08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800fb0a:	2a00      	cmp	r2, #0
 800fb0c:	f000 80b2 	beq.w	800fc74 <_dtoa_r+0x87c>
 800fb10:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800fb14:	9e07      	ldr	r6, [sp, #28]
 800fb16:	9d04      	ldr	r5, [sp, #16]
 800fb18:	9a04      	ldr	r2, [sp, #16]
 800fb1a:	441a      	add	r2, r3
 800fb1c:	9204      	str	r2, [sp, #16]
 800fb1e:	9a05      	ldr	r2, [sp, #20]
 800fb20:	2101      	movs	r1, #1
 800fb22:	441a      	add	r2, r3
 800fb24:	4620      	mov	r0, r4
 800fb26:	9205      	str	r2, [sp, #20]
 800fb28:	f000 ff28 	bl	801097c <__i2b>
 800fb2c:	4607      	mov	r7, r0
 800fb2e:	2d00      	cmp	r5, #0
 800fb30:	dd0c      	ble.n	800fb4c <_dtoa_r+0x754>
 800fb32:	9b05      	ldr	r3, [sp, #20]
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	dd09      	ble.n	800fb4c <_dtoa_r+0x754>
 800fb38:	42ab      	cmp	r3, r5
 800fb3a:	9a04      	ldr	r2, [sp, #16]
 800fb3c:	bfa8      	it	ge
 800fb3e:	462b      	movge	r3, r5
 800fb40:	1ad2      	subs	r2, r2, r3
 800fb42:	9204      	str	r2, [sp, #16]
 800fb44:	9a05      	ldr	r2, [sp, #20]
 800fb46:	1aed      	subs	r5, r5, r3
 800fb48:	1ad3      	subs	r3, r2, r3
 800fb4a:	9305      	str	r3, [sp, #20]
 800fb4c:	9b07      	ldr	r3, [sp, #28]
 800fb4e:	b31b      	cbz	r3, 800fb98 <_dtoa_r+0x7a0>
 800fb50:	9b08      	ldr	r3, [sp, #32]
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	f000 80af 	beq.w	800fcb6 <_dtoa_r+0x8be>
 800fb58:	2e00      	cmp	r6, #0
 800fb5a:	dd13      	ble.n	800fb84 <_dtoa_r+0x78c>
 800fb5c:	4639      	mov	r1, r7
 800fb5e:	4632      	mov	r2, r6
 800fb60:	4620      	mov	r0, r4
 800fb62:	f000 ffcb 	bl	8010afc <__pow5mult>
 800fb66:	ee18 2a10 	vmov	r2, s16
 800fb6a:	4601      	mov	r1, r0
 800fb6c:	4607      	mov	r7, r0
 800fb6e:	4620      	mov	r0, r4
 800fb70:	f000 ff1a 	bl	80109a8 <__multiply>
 800fb74:	ee18 1a10 	vmov	r1, s16
 800fb78:	4680      	mov	r8, r0
 800fb7a:	4620      	mov	r0, r4
 800fb7c:	f000 fdfc 	bl	8010778 <_Bfree>
 800fb80:	ee08 8a10 	vmov	s16, r8
 800fb84:	9b07      	ldr	r3, [sp, #28]
 800fb86:	1b9a      	subs	r2, r3, r6
 800fb88:	d006      	beq.n	800fb98 <_dtoa_r+0x7a0>
 800fb8a:	ee18 1a10 	vmov	r1, s16
 800fb8e:	4620      	mov	r0, r4
 800fb90:	f000 ffb4 	bl	8010afc <__pow5mult>
 800fb94:	ee08 0a10 	vmov	s16, r0
 800fb98:	2101      	movs	r1, #1
 800fb9a:	4620      	mov	r0, r4
 800fb9c:	f000 feee 	bl	801097c <__i2b>
 800fba0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fba2:	2b00      	cmp	r3, #0
 800fba4:	4606      	mov	r6, r0
 800fba6:	f340 8088 	ble.w	800fcba <_dtoa_r+0x8c2>
 800fbaa:	461a      	mov	r2, r3
 800fbac:	4601      	mov	r1, r0
 800fbae:	4620      	mov	r0, r4
 800fbb0:	f000 ffa4 	bl	8010afc <__pow5mult>
 800fbb4:	9b06      	ldr	r3, [sp, #24]
 800fbb6:	2b01      	cmp	r3, #1
 800fbb8:	4606      	mov	r6, r0
 800fbba:	f340 8081 	ble.w	800fcc0 <_dtoa_r+0x8c8>
 800fbbe:	f04f 0800 	mov.w	r8, #0
 800fbc2:	6933      	ldr	r3, [r6, #16]
 800fbc4:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800fbc8:	6918      	ldr	r0, [r3, #16]
 800fbca:	f000 fe87 	bl	80108dc <__hi0bits>
 800fbce:	f1c0 0020 	rsb	r0, r0, #32
 800fbd2:	9b05      	ldr	r3, [sp, #20]
 800fbd4:	4418      	add	r0, r3
 800fbd6:	f010 001f 	ands.w	r0, r0, #31
 800fbda:	f000 8092 	beq.w	800fd02 <_dtoa_r+0x90a>
 800fbde:	f1c0 0320 	rsb	r3, r0, #32
 800fbe2:	2b04      	cmp	r3, #4
 800fbe4:	f340 808a 	ble.w	800fcfc <_dtoa_r+0x904>
 800fbe8:	f1c0 001c 	rsb	r0, r0, #28
 800fbec:	9b04      	ldr	r3, [sp, #16]
 800fbee:	4403      	add	r3, r0
 800fbf0:	9304      	str	r3, [sp, #16]
 800fbf2:	9b05      	ldr	r3, [sp, #20]
 800fbf4:	4403      	add	r3, r0
 800fbf6:	4405      	add	r5, r0
 800fbf8:	9305      	str	r3, [sp, #20]
 800fbfa:	9b04      	ldr	r3, [sp, #16]
 800fbfc:	2b00      	cmp	r3, #0
 800fbfe:	dd07      	ble.n	800fc10 <_dtoa_r+0x818>
 800fc00:	ee18 1a10 	vmov	r1, s16
 800fc04:	461a      	mov	r2, r3
 800fc06:	4620      	mov	r0, r4
 800fc08:	f000 ffd2 	bl	8010bb0 <__lshift>
 800fc0c:	ee08 0a10 	vmov	s16, r0
 800fc10:	9b05      	ldr	r3, [sp, #20]
 800fc12:	2b00      	cmp	r3, #0
 800fc14:	dd05      	ble.n	800fc22 <_dtoa_r+0x82a>
 800fc16:	4631      	mov	r1, r6
 800fc18:	461a      	mov	r2, r3
 800fc1a:	4620      	mov	r0, r4
 800fc1c:	f000 ffc8 	bl	8010bb0 <__lshift>
 800fc20:	4606      	mov	r6, r0
 800fc22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800fc24:	2b00      	cmp	r3, #0
 800fc26:	d06e      	beq.n	800fd06 <_dtoa_r+0x90e>
 800fc28:	ee18 0a10 	vmov	r0, s16
 800fc2c:	4631      	mov	r1, r6
 800fc2e:	f001 f82f 	bl	8010c90 <__mcmp>
 800fc32:	2800      	cmp	r0, #0
 800fc34:	da67      	bge.n	800fd06 <_dtoa_r+0x90e>
 800fc36:	9b00      	ldr	r3, [sp, #0]
 800fc38:	3b01      	subs	r3, #1
 800fc3a:	ee18 1a10 	vmov	r1, s16
 800fc3e:	9300      	str	r3, [sp, #0]
 800fc40:	220a      	movs	r2, #10
 800fc42:	2300      	movs	r3, #0
 800fc44:	4620      	mov	r0, r4
 800fc46:	f000 fdb9 	bl	80107bc <__multadd>
 800fc4a:	9b08      	ldr	r3, [sp, #32]
 800fc4c:	ee08 0a10 	vmov	s16, r0
 800fc50:	2b00      	cmp	r3, #0
 800fc52:	f000 81b1 	beq.w	800ffb8 <_dtoa_r+0xbc0>
 800fc56:	2300      	movs	r3, #0
 800fc58:	4639      	mov	r1, r7
 800fc5a:	220a      	movs	r2, #10
 800fc5c:	4620      	mov	r0, r4
 800fc5e:	f000 fdad 	bl	80107bc <__multadd>
 800fc62:	9b02      	ldr	r3, [sp, #8]
 800fc64:	2b00      	cmp	r3, #0
 800fc66:	4607      	mov	r7, r0
 800fc68:	f300 808e 	bgt.w	800fd88 <_dtoa_r+0x990>
 800fc6c:	9b06      	ldr	r3, [sp, #24]
 800fc6e:	2b02      	cmp	r3, #2
 800fc70:	dc51      	bgt.n	800fd16 <_dtoa_r+0x91e>
 800fc72:	e089      	b.n	800fd88 <_dtoa_r+0x990>
 800fc74:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800fc76:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800fc7a:	e74b      	b.n	800fb14 <_dtoa_r+0x71c>
 800fc7c:	9b03      	ldr	r3, [sp, #12]
 800fc7e:	1e5e      	subs	r6, r3, #1
 800fc80:	9b07      	ldr	r3, [sp, #28]
 800fc82:	42b3      	cmp	r3, r6
 800fc84:	bfbf      	itttt	lt
 800fc86:	9b07      	ldrlt	r3, [sp, #28]
 800fc88:	9607      	strlt	r6, [sp, #28]
 800fc8a:	1af2      	sublt	r2, r6, r3
 800fc8c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800fc8e:	bfb6      	itet	lt
 800fc90:	189b      	addlt	r3, r3, r2
 800fc92:	1b9e      	subge	r6, r3, r6
 800fc94:	930a      	strlt	r3, [sp, #40]	; 0x28
 800fc96:	9b03      	ldr	r3, [sp, #12]
 800fc98:	bfb8      	it	lt
 800fc9a:	2600      	movlt	r6, #0
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	bfb7      	itett	lt
 800fca0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800fca4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800fca8:	1a9d      	sublt	r5, r3, r2
 800fcaa:	2300      	movlt	r3, #0
 800fcac:	e734      	b.n	800fb18 <_dtoa_r+0x720>
 800fcae:	9e07      	ldr	r6, [sp, #28]
 800fcb0:	9d04      	ldr	r5, [sp, #16]
 800fcb2:	9f08      	ldr	r7, [sp, #32]
 800fcb4:	e73b      	b.n	800fb2e <_dtoa_r+0x736>
 800fcb6:	9a07      	ldr	r2, [sp, #28]
 800fcb8:	e767      	b.n	800fb8a <_dtoa_r+0x792>
 800fcba:	9b06      	ldr	r3, [sp, #24]
 800fcbc:	2b01      	cmp	r3, #1
 800fcbe:	dc18      	bgt.n	800fcf2 <_dtoa_r+0x8fa>
 800fcc0:	f1ba 0f00 	cmp.w	sl, #0
 800fcc4:	d115      	bne.n	800fcf2 <_dtoa_r+0x8fa>
 800fcc6:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800fcca:	b993      	cbnz	r3, 800fcf2 <_dtoa_r+0x8fa>
 800fccc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800fcd0:	0d1b      	lsrs	r3, r3, #20
 800fcd2:	051b      	lsls	r3, r3, #20
 800fcd4:	b183      	cbz	r3, 800fcf8 <_dtoa_r+0x900>
 800fcd6:	9b04      	ldr	r3, [sp, #16]
 800fcd8:	3301      	adds	r3, #1
 800fcda:	9304      	str	r3, [sp, #16]
 800fcdc:	9b05      	ldr	r3, [sp, #20]
 800fcde:	3301      	adds	r3, #1
 800fce0:	9305      	str	r3, [sp, #20]
 800fce2:	f04f 0801 	mov.w	r8, #1
 800fce6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800fce8:	2b00      	cmp	r3, #0
 800fcea:	f47f af6a 	bne.w	800fbc2 <_dtoa_r+0x7ca>
 800fcee:	2001      	movs	r0, #1
 800fcf0:	e76f      	b.n	800fbd2 <_dtoa_r+0x7da>
 800fcf2:	f04f 0800 	mov.w	r8, #0
 800fcf6:	e7f6      	b.n	800fce6 <_dtoa_r+0x8ee>
 800fcf8:	4698      	mov	r8, r3
 800fcfa:	e7f4      	b.n	800fce6 <_dtoa_r+0x8ee>
 800fcfc:	f43f af7d 	beq.w	800fbfa <_dtoa_r+0x802>
 800fd00:	4618      	mov	r0, r3
 800fd02:	301c      	adds	r0, #28
 800fd04:	e772      	b.n	800fbec <_dtoa_r+0x7f4>
 800fd06:	9b03      	ldr	r3, [sp, #12]
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	dc37      	bgt.n	800fd7c <_dtoa_r+0x984>
 800fd0c:	9b06      	ldr	r3, [sp, #24]
 800fd0e:	2b02      	cmp	r3, #2
 800fd10:	dd34      	ble.n	800fd7c <_dtoa_r+0x984>
 800fd12:	9b03      	ldr	r3, [sp, #12]
 800fd14:	9302      	str	r3, [sp, #8]
 800fd16:	9b02      	ldr	r3, [sp, #8]
 800fd18:	b96b      	cbnz	r3, 800fd36 <_dtoa_r+0x93e>
 800fd1a:	4631      	mov	r1, r6
 800fd1c:	2205      	movs	r2, #5
 800fd1e:	4620      	mov	r0, r4
 800fd20:	f000 fd4c 	bl	80107bc <__multadd>
 800fd24:	4601      	mov	r1, r0
 800fd26:	4606      	mov	r6, r0
 800fd28:	ee18 0a10 	vmov	r0, s16
 800fd2c:	f000 ffb0 	bl	8010c90 <__mcmp>
 800fd30:	2800      	cmp	r0, #0
 800fd32:	f73f adbb 	bgt.w	800f8ac <_dtoa_r+0x4b4>
 800fd36:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800fd38:	9d01      	ldr	r5, [sp, #4]
 800fd3a:	43db      	mvns	r3, r3
 800fd3c:	9300      	str	r3, [sp, #0]
 800fd3e:	f04f 0800 	mov.w	r8, #0
 800fd42:	4631      	mov	r1, r6
 800fd44:	4620      	mov	r0, r4
 800fd46:	f000 fd17 	bl	8010778 <_Bfree>
 800fd4a:	2f00      	cmp	r7, #0
 800fd4c:	f43f aea4 	beq.w	800fa98 <_dtoa_r+0x6a0>
 800fd50:	f1b8 0f00 	cmp.w	r8, #0
 800fd54:	d005      	beq.n	800fd62 <_dtoa_r+0x96a>
 800fd56:	45b8      	cmp	r8, r7
 800fd58:	d003      	beq.n	800fd62 <_dtoa_r+0x96a>
 800fd5a:	4641      	mov	r1, r8
 800fd5c:	4620      	mov	r0, r4
 800fd5e:	f000 fd0b 	bl	8010778 <_Bfree>
 800fd62:	4639      	mov	r1, r7
 800fd64:	4620      	mov	r0, r4
 800fd66:	f000 fd07 	bl	8010778 <_Bfree>
 800fd6a:	e695      	b.n	800fa98 <_dtoa_r+0x6a0>
 800fd6c:	2600      	movs	r6, #0
 800fd6e:	4637      	mov	r7, r6
 800fd70:	e7e1      	b.n	800fd36 <_dtoa_r+0x93e>
 800fd72:	9700      	str	r7, [sp, #0]
 800fd74:	4637      	mov	r7, r6
 800fd76:	e599      	b.n	800f8ac <_dtoa_r+0x4b4>
 800fd78:	40240000 	.word	0x40240000
 800fd7c:	9b08      	ldr	r3, [sp, #32]
 800fd7e:	2b00      	cmp	r3, #0
 800fd80:	f000 80ca 	beq.w	800ff18 <_dtoa_r+0xb20>
 800fd84:	9b03      	ldr	r3, [sp, #12]
 800fd86:	9302      	str	r3, [sp, #8]
 800fd88:	2d00      	cmp	r5, #0
 800fd8a:	dd05      	ble.n	800fd98 <_dtoa_r+0x9a0>
 800fd8c:	4639      	mov	r1, r7
 800fd8e:	462a      	mov	r2, r5
 800fd90:	4620      	mov	r0, r4
 800fd92:	f000 ff0d 	bl	8010bb0 <__lshift>
 800fd96:	4607      	mov	r7, r0
 800fd98:	f1b8 0f00 	cmp.w	r8, #0
 800fd9c:	d05b      	beq.n	800fe56 <_dtoa_r+0xa5e>
 800fd9e:	6879      	ldr	r1, [r7, #4]
 800fda0:	4620      	mov	r0, r4
 800fda2:	f000 fca9 	bl	80106f8 <_Balloc>
 800fda6:	4605      	mov	r5, r0
 800fda8:	b928      	cbnz	r0, 800fdb6 <_dtoa_r+0x9be>
 800fdaa:	4b87      	ldr	r3, [pc, #540]	; (800ffc8 <_dtoa_r+0xbd0>)
 800fdac:	4602      	mov	r2, r0
 800fdae:	f240 21ea 	movw	r1, #746	; 0x2ea
 800fdb2:	f7ff bb3b 	b.w	800f42c <_dtoa_r+0x34>
 800fdb6:	693a      	ldr	r2, [r7, #16]
 800fdb8:	3202      	adds	r2, #2
 800fdba:	0092      	lsls	r2, r2, #2
 800fdbc:	f107 010c 	add.w	r1, r7, #12
 800fdc0:	300c      	adds	r0, #12
 800fdc2:	f7fd febf 	bl	800db44 <memcpy>
 800fdc6:	2201      	movs	r2, #1
 800fdc8:	4629      	mov	r1, r5
 800fdca:	4620      	mov	r0, r4
 800fdcc:	f000 fef0 	bl	8010bb0 <__lshift>
 800fdd0:	9b01      	ldr	r3, [sp, #4]
 800fdd2:	f103 0901 	add.w	r9, r3, #1
 800fdd6:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800fdda:	4413      	add	r3, r2
 800fddc:	9305      	str	r3, [sp, #20]
 800fdde:	f00a 0301 	and.w	r3, sl, #1
 800fde2:	46b8      	mov	r8, r7
 800fde4:	9304      	str	r3, [sp, #16]
 800fde6:	4607      	mov	r7, r0
 800fde8:	4631      	mov	r1, r6
 800fdea:	ee18 0a10 	vmov	r0, s16
 800fdee:	f7ff fa77 	bl	800f2e0 <quorem>
 800fdf2:	4641      	mov	r1, r8
 800fdf4:	9002      	str	r0, [sp, #8]
 800fdf6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800fdfa:	ee18 0a10 	vmov	r0, s16
 800fdfe:	f000 ff47 	bl	8010c90 <__mcmp>
 800fe02:	463a      	mov	r2, r7
 800fe04:	9003      	str	r0, [sp, #12]
 800fe06:	4631      	mov	r1, r6
 800fe08:	4620      	mov	r0, r4
 800fe0a:	f000 ff5d 	bl	8010cc8 <__mdiff>
 800fe0e:	68c2      	ldr	r2, [r0, #12]
 800fe10:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800fe14:	4605      	mov	r5, r0
 800fe16:	bb02      	cbnz	r2, 800fe5a <_dtoa_r+0xa62>
 800fe18:	4601      	mov	r1, r0
 800fe1a:	ee18 0a10 	vmov	r0, s16
 800fe1e:	f000 ff37 	bl	8010c90 <__mcmp>
 800fe22:	4602      	mov	r2, r0
 800fe24:	4629      	mov	r1, r5
 800fe26:	4620      	mov	r0, r4
 800fe28:	9207      	str	r2, [sp, #28]
 800fe2a:	f000 fca5 	bl	8010778 <_Bfree>
 800fe2e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800fe32:	ea43 0102 	orr.w	r1, r3, r2
 800fe36:	9b04      	ldr	r3, [sp, #16]
 800fe38:	430b      	orrs	r3, r1
 800fe3a:	464d      	mov	r5, r9
 800fe3c:	d10f      	bne.n	800fe5e <_dtoa_r+0xa66>
 800fe3e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fe42:	d02a      	beq.n	800fe9a <_dtoa_r+0xaa2>
 800fe44:	9b03      	ldr	r3, [sp, #12]
 800fe46:	2b00      	cmp	r3, #0
 800fe48:	dd02      	ble.n	800fe50 <_dtoa_r+0xa58>
 800fe4a:	9b02      	ldr	r3, [sp, #8]
 800fe4c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800fe50:	f88b a000 	strb.w	sl, [fp]
 800fe54:	e775      	b.n	800fd42 <_dtoa_r+0x94a>
 800fe56:	4638      	mov	r0, r7
 800fe58:	e7ba      	b.n	800fdd0 <_dtoa_r+0x9d8>
 800fe5a:	2201      	movs	r2, #1
 800fe5c:	e7e2      	b.n	800fe24 <_dtoa_r+0xa2c>
 800fe5e:	9b03      	ldr	r3, [sp, #12]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	db04      	blt.n	800fe6e <_dtoa_r+0xa76>
 800fe64:	9906      	ldr	r1, [sp, #24]
 800fe66:	430b      	orrs	r3, r1
 800fe68:	9904      	ldr	r1, [sp, #16]
 800fe6a:	430b      	orrs	r3, r1
 800fe6c:	d122      	bne.n	800feb4 <_dtoa_r+0xabc>
 800fe6e:	2a00      	cmp	r2, #0
 800fe70:	ddee      	ble.n	800fe50 <_dtoa_r+0xa58>
 800fe72:	ee18 1a10 	vmov	r1, s16
 800fe76:	2201      	movs	r2, #1
 800fe78:	4620      	mov	r0, r4
 800fe7a:	f000 fe99 	bl	8010bb0 <__lshift>
 800fe7e:	4631      	mov	r1, r6
 800fe80:	ee08 0a10 	vmov	s16, r0
 800fe84:	f000 ff04 	bl	8010c90 <__mcmp>
 800fe88:	2800      	cmp	r0, #0
 800fe8a:	dc03      	bgt.n	800fe94 <_dtoa_r+0xa9c>
 800fe8c:	d1e0      	bne.n	800fe50 <_dtoa_r+0xa58>
 800fe8e:	f01a 0f01 	tst.w	sl, #1
 800fe92:	d0dd      	beq.n	800fe50 <_dtoa_r+0xa58>
 800fe94:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800fe98:	d1d7      	bne.n	800fe4a <_dtoa_r+0xa52>
 800fe9a:	2339      	movs	r3, #57	; 0x39
 800fe9c:	f88b 3000 	strb.w	r3, [fp]
 800fea0:	462b      	mov	r3, r5
 800fea2:	461d      	mov	r5, r3
 800fea4:	3b01      	subs	r3, #1
 800fea6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800feaa:	2a39      	cmp	r2, #57	; 0x39
 800feac:	d071      	beq.n	800ff92 <_dtoa_r+0xb9a>
 800feae:	3201      	adds	r2, #1
 800feb0:	701a      	strb	r2, [r3, #0]
 800feb2:	e746      	b.n	800fd42 <_dtoa_r+0x94a>
 800feb4:	2a00      	cmp	r2, #0
 800feb6:	dd07      	ble.n	800fec8 <_dtoa_r+0xad0>
 800feb8:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800febc:	d0ed      	beq.n	800fe9a <_dtoa_r+0xaa2>
 800febe:	f10a 0301 	add.w	r3, sl, #1
 800fec2:	f88b 3000 	strb.w	r3, [fp]
 800fec6:	e73c      	b.n	800fd42 <_dtoa_r+0x94a>
 800fec8:	9b05      	ldr	r3, [sp, #20]
 800feca:	f809 ac01 	strb.w	sl, [r9, #-1]
 800fece:	4599      	cmp	r9, r3
 800fed0:	d047      	beq.n	800ff62 <_dtoa_r+0xb6a>
 800fed2:	ee18 1a10 	vmov	r1, s16
 800fed6:	2300      	movs	r3, #0
 800fed8:	220a      	movs	r2, #10
 800feda:	4620      	mov	r0, r4
 800fedc:	f000 fc6e 	bl	80107bc <__multadd>
 800fee0:	45b8      	cmp	r8, r7
 800fee2:	ee08 0a10 	vmov	s16, r0
 800fee6:	f04f 0300 	mov.w	r3, #0
 800feea:	f04f 020a 	mov.w	r2, #10
 800feee:	4641      	mov	r1, r8
 800fef0:	4620      	mov	r0, r4
 800fef2:	d106      	bne.n	800ff02 <_dtoa_r+0xb0a>
 800fef4:	f000 fc62 	bl	80107bc <__multadd>
 800fef8:	4680      	mov	r8, r0
 800fefa:	4607      	mov	r7, r0
 800fefc:	f109 0901 	add.w	r9, r9, #1
 800ff00:	e772      	b.n	800fde8 <_dtoa_r+0x9f0>
 800ff02:	f000 fc5b 	bl	80107bc <__multadd>
 800ff06:	4639      	mov	r1, r7
 800ff08:	4680      	mov	r8, r0
 800ff0a:	2300      	movs	r3, #0
 800ff0c:	220a      	movs	r2, #10
 800ff0e:	4620      	mov	r0, r4
 800ff10:	f000 fc54 	bl	80107bc <__multadd>
 800ff14:	4607      	mov	r7, r0
 800ff16:	e7f1      	b.n	800fefc <_dtoa_r+0xb04>
 800ff18:	9b03      	ldr	r3, [sp, #12]
 800ff1a:	9302      	str	r3, [sp, #8]
 800ff1c:	9d01      	ldr	r5, [sp, #4]
 800ff1e:	ee18 0a10 	vmov	r0, s16
 800ff22:	4631      	mov	r1, r6
 800ff24:	f7ff f9dc 	bl	800f2e0 <quorem>
 800ff28:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ff2c:	9b01      	ldr	r3, [sp, #4]
 800ff2e:	f805 ab01 	strb.w	sl, [r5], #1
 800ff32:	1aea      	subs	r2, r5, r3
 800ff34:	9b02      	ldr	r3, [sp, #8]
 800ff36:	4293      	cmp	r3, r2
 800ff38:	dd09      	ble.n	800ff4e <_dtoa_r+0xb56>
 800ff3a:	ee18 1a10 	vmov	r1, s16
 800ff3e:	2300      	movs	r3, #0
 800ff40:	220a      	movs	r2, #10
 800ff42:	4620      	mov	r0, r4
 800ff44:	f000 fc3a 	bl	80107bc <__multadd>
 800ff48:	ee08 0a10 	vmov	s16, r0
 800ff4c:	e7e7      	b.n	800ff1e <_dtoa_r+0xb26>
 800ff4e:	9b02      	ldr	r3, [sp, #8]
 800ff50:	2b00      	cmp	r3, #0
 800ff52:	bfc8      	it	gt
 800ff54:	461d      	movgt	r5, r3
 800ff56:	9b01      	ldr	r3, [sp, #4]
 800ff58:	bfd8      	it	le
 800ff5a:	2501      	movle	r5, #1
 800ff5c:	441d      	add	r5, r3
 800ff5e:	f04f 0800 	mov.w	r8, #0
 800ff62:	ee18 1a10 	vmov	r1, s16
 800ff66:	2201      	movs	r2, #1
 800ff68:	4620      	mov	r0, r4
 800ff6a:	f000 fe21 	bl	8010bb0 <__lshift>
 800ff6e:	4631      	mov	r1, r6
 800ff70:	ee08 0a10 	vmov	s16, r0
 800ff74:	f000 fe8c 	bl	8010c90 <__mcmp>
 800ff78:	2800      	cmp	r0, #0
 800ff7a:	dc91      	bgt.n	800fea0 <_dtoa_r+0xaa8>
 800ff7c:	d102      	bne.n	800ff84 <_dtoa_r+0xb8c>
 800ff7e:	f01a 0f01 	tst.w	sl, #1
 800ff82:	d18d      	bne.n	800fea0 <_dtoa_r+0xaa8>
 800ff84:	462b      	mov	r3, r5
 800ff86:	461d      	mov	r5, r3
 800ff88:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ff8c:	2a30      	cmp	r2, #48	; 0x30
 800ff8e:	d0fa      	beq.n	800ff86 <_dtoa_r+0xb8e>
 800ff90:	e6d7      	b.n	800fd42 <_dtoa_r+0x94a>
 800ff92:	9a01      	ldr	r2, [sp, #4]
 800ff94:	429a      	cmp	r2, r3
 800ff96:	d184      	bne.n	800fea2 <_dtoa_r+0xaaa>
 800ff98:	9b00      	ldr	r3, [sp, #0]
 800ff9a:	3301      	adds	r3, #1
 800ff9c:	9300      	str	r3, [sp, #0]
 800ff9e:	2331      	movs	r3, #49	; 0x31
 800ffa0:	7013      	strb	r3, [r2, #0]
 800ffa2:	e6ce      	b.n	800fd42 <_dtoa_r+0x94a>
 800ffa4:	4b09      	ldr	r3, [pc, #36]	; (800ffcc <_dtoa_r+0xbd4>)
 800ffa6:	f7ff ba95 	b.w	800f4d4 <_dtoa_r+0xdc>
 800ffaa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ffac:	2b00      	cmp	r3, #0
 800ffae:	f47f aa6e 	bne.w	800f48e <_dtoa_r+0x96>
 800ffb2:	4b07      	ldr	r3, [pc, #28]	; (800ffd0 <_dtoa_r+0xbd8>)
 800ffb4:	f7ff ba8e 	b.w	800f4d4 <_dtoa_r+0xdc>
 800ffb8:	9b02      	ldr	r3, [sp, #8]
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	dcae      	bgt.n	800ff1c <_dtoa_r+0xb24>
 800ffbe:	9b06      	ldr	r3, [sp, #24]
 800ffc0:	2b02      	cmp	r3, #2
 800ffc2:	f73f aea8 	bgt.w	800fd16 <_dtoa_r+0x91e>
 800ffc6:	e7a9      	b.n	800ff1c <_dtoa_r+0xb24>
 800ffc8:	0801358f 	.word	0x0801358f
 800ffcc:	08013498 	.word	0x08013498
 800ffd0:	08013510 	.word	0x08013510

0800ffd4 <rshift>:
 800ffd4:	6903      	ldr	r3, [r0, #16]
 800ffd6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800ffda:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800ffde:	ea4f 1261 	mov.w	r2, r1, asr #5
 800ffe2:	f100 0414 	add.w	r4, r0, #20
 800ffe6:	dd45      	ble.n	8010074 <rshift+0xa0>
 800ffe8:	f011 011f 	ands.w	r1, r1, #31
 800ffec:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800fff0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800fff4:	d10c      	bne.n	8010010 <rshift+0x3c>
 800fff6:	f100 0710 	add.w	r7, r0, #16
 800fffa:	4629      	mov	r1, r5
 800fffc:	42b1      	cmp	r1, r6
 800fffe:	d334      	bcc.n	801006a <rshift+0x96>
 8010000:	1a9b      	subs	r3, r3, r2
 8010002:	009b      	lsls	r3, r3, #2
 8010004:	1eea      	subs	r2, r5, #3
 8010006:	4296      	cmp	r6, r2
 8010008:	bf38      	it	cc
 801000a:	2300      	movcc	r3, #0
 801000c:	4423      	add	r3, r4
 801000e:	e015      	b.n	801003c <rshift+0x68>
 8010010:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010014:	f1c1 0820 	rsb	r8, r1, #32
 8010018:	40cf      	lsrs	r7, r1
 801001a:	f105 0e04 	add.w	lr, r5, #4
 801001e:	46a1      	mov	r9, r4
 8010020:	4576      	cmp	r6, lr
 8010022:	46f4      	mov	ip, lr
 8010024:	d815      	bhi.n	8010052 <rshift+0x7e>
 8010026:	1a9a      	subs	r2, r3, r2
 8010028:	0092      	lsls	r2, r2, #2
 801002a:	3a04      	subs	r2, #4
 801002c:	3501      	adds	r5, #1
 801002e:	42ae      	cmp	r6, r5
 8010030:	bf38      	it	cc
 8010032:	2200      	movcc	r2, #0
 8010034:	18a3      	adds	r3, r4, r2
 8010036:	50a7      	str	r7, [r4, r2]
 8010038:	b107      	cbz	r7, 801003c <rshift+0x68>
 801003a:	3304      	adds	r3, #4
 801003c:	1b1a      	subs	r2, r3, r4
 801003e:	42a3      	cmp	r3, r4
 8010040:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010044:	bf08      	it	eq
 8010046:	2300      	moveq	r3, #0
 8010048:	6102      	str	r2, [r0, #16]
 801004a:	bf08      	it	eq
 801004c:	6143      	streq	r3, [r0, #20]
 801004e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010052:	f8dc c000 	ldr.w	ip, [ip]
 8010056:	fa0c fc08 	lsl.w	ip, ip, r8
 801005a:	ea4c 0707 	orr.w	r7, ip, r7
 801005e:	f849 7b04 	str.w	r7, [r9], #4
 8010062:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010066:	40cf      	lsrs	r7, r1
 8010068:	e7da      	b.n	8010020 <rshift+0x4c>
 801006a:	f851 cb04 	ldr.w	ip, [r1], #4
 801006e:	f847 cf04 	str.w	ip, [r7, #4]!
 8010072:	e7c3      	b.n	800fffc <rshift+0x28>
 8010074:	4623      	mov	r3, r4
 8010076:	e7e1      	b.n	801003c <rshift+0x68>

08010078 <__hexdig_fun>:
 8010078:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 801007c:	2b09      	cmp	r3, #9
 801007e:	d802      	bhi.n	8010086 <__hexdig_fun+0xe>
 8010080:	3820      	subs	r0, #32
 8010082:	b2c0      	uxtb	r0, r0
 8010084:	4770      	bx	lr
 8010086:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 801008a:	2b05      	cmp	r3, #5
 801008c:	d801      	bhi.n	8010092 <__hexdig_fun+0x1a>
 801008e:	3847      	subs	r0, #71	; 0x47
 8010090:	e7f7      	b.n	8010082 <__hexdig_fun+0xa>
 8010092:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8010096:	2b05      	cmp	r3, #5
 8010098:	d801      	bhi.n	801009e <__hexdig_fun+0x26>
 801009a:	3827      	subs	r0, #39	; 0x27
 801009c:	e7f1      	b.n	8010082 <__hexdig_fun+0xa>
 801009e:	2000      	movs	r0, #0
 80100a0:	4770      	bx	lr
	...

080100a4 <__gethex>:
 80100a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80100a8:	ed2d 8b02 	vpush	{d8}
 80100ac:	b089      	sub	sp, #36	; 0x24
 80100ae:	ee08 0a10 	vmov	s16, r0
 80100b2:	9304      	str	r3, [sp, #16]
 80100b4:	4bb4      	ldr	r3, [pc, #720]	; (8010388 <__gethex+0x2e4>)
 80100b6:	681b      	ldr	r3, [r3, #0]
 80100b8:	9301      	str	r3, [sp, #4]
 80100ba:	4618      	mov	r0, r3
 80100bc:	468b      	mov	fp, r1
 80100be:	4690      	mov	r8, r2
 80100c0:	f7f0 f886 	bl	80001d0 <strlen>
 80100c4:	9b01      	ldr	r3, [sp, #4]
 80100c6:	f8db 2000 	ldr.w	r2, [fp]
 80100ca:	4403      	add	r3, r0
 80100cc:	4682      	mov	sl, r0
 80100ce:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80100d2:	9305      	str	r3, [sp, #20]
 80100d4:	1c93      	adds	r3, r2, #2
 80100d6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80100da:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80100de:	32fe      	adds	r2, #254	; 0xfe
 80100e0:	18d1      	adds	r1, r2, r3
 80100e2:	461f      	mov	r7, r3
 80100e4:	f813 0b01 	ldrb.w	r0, [r3], #1
 80100e8:	9100      	str	r1, [sp, #0]
 80100ea:	2830      	cmp	r0, #48	; 0x30
 80100ec:	d0f8      	beq.n	80100e0 <__gethex+0x3c>
 80100ee:	f7ff ffc3 	bl	8010078 <__hexdig_fun>
 80100f2:	4604      	mov	r4, r0
 80100f4:	2800      	cmp	r0, #0
 80100f6:	d13a      	bne.n	801016e <__gethex+0xca>
 80100f8:	9901      	ldr	r1, [sp, #4]
 80100fa:	4652      	mov	r2, sl
 80100fc:	4638      	mov	r0, r7
 80100fe:	f7fe f9ce 	bl	800e49e <strncmp>
 8010102:	4605      	mov	r5, r0
 8010104:	2800      	cmp	r0, #0
 8010106:	d168      	bne.n	80101da <__gethex+0x136>
 8010108:	f817 000a 	ldrb.w	r0, [r7, sl]
 801010c:	eb07 060a 	add.w	r6, r7, sl
 8010110:	f7ff ffb2 	bl	8010078 <__hexdig_fun>
 8010114:	2800      	cmp	r0, #0
 8010116:	d062      	beq.n	80101de <__gethex+0x13a>
 8010118:	4633      	mov	r3, r6
 801011a:	7818      	ldrb	r0, [r3, #0]
 801011c:	2830      	cmp	r0, #48	; 0x30
 801011e:	461f      	mov	r7, r3
 8010120:	f103 0301 	add.w	r3, r3, #1
 8010124:	d0f9      	beq.n	801011a <__gethex+0x76>
 8010126:	f7ff ffa7 	bl	8010078 <__hexdig_fun>
 801012a:	2301      	movs	r3, #1
 801012c:	fab0 f480 	clz	r4, r0
 8010130:	0964      	lsrs	r4, r4, #5
 8010132:	4635      	mov	r5, r6
 8010134:	9300      	str	r3, [sp, #0]
 8010136:	463a      	mov	r2, r7
 8010138:	4616      	mov	r6, r2
 801013a:	3201      	adds	r2, #1
 801013c:	7830      	ldrb	r0, [r6, #0]
 801013e:	f7ff ff9b 	bl	8010078 <__hexdig_fun>
 8010142:	2800      	cmp	r0, #0
 8010144:	d1f8      	bne.n	8010138 <__gethex+0x94>
 8010146:	9901      	ldr	r1, [sp, #4]
 8010148:	4652      	mov	r2, sl
 801014a:	4630      	mov	r0, r6
 801014c:	f7fe f9a7 	bl	800e49e <strncmp>
 8010150:	b980      	cbnz	r0, 8010174 <__gethex+0xd0>
 8010152:	b94d      	cbnz	r5, 8010168 <__gethex+0xc4>
 8010154:	eb06 050a 	add.w	r5, r6, sl
 8010158:	462a      	mov	r2, r5
 801015a:	4616      	mov	r6, r2
 801015c:	3201      	adds	r2, #1
 801015e:	7830      	ldrb	r0, [r6, #0]
 8010160:	f7ff ff8a 	bl	8010078 <__hexdig_fun>
 8010164:	2800      	cmp	r0, #0
 8010166:	d1f8      	bne.n	801015a <__gethex+0xb6>
 8010168:	1bad      	subs	r5, r5, r6
 801016a:	00ad      	lsls	r5, r5, #2
 801016c:	e004      	b.n	8010178 <__gethex+0xd4>
 801016e:	2400      	movs	r4, #0
 8010170:	4625      	mov	r5, r4
 8010172:	e7e0      	b.n	8010136 <__gethex+0x92>
 8010174:	2d00      	cmp	r5, #0
 8010176:	d1f7      	bne.n	8010168 <__gethex+0xc4>
 8010178:	7833      	ldrb	r3, [r6, #0]
 801017a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 801017e:	2b50      	cmp	r3, #80	; 0x50
 8010180:	d13b      	bne.n	80101fa <__gethex+0x156>
 8010182:	7873      	ldrb	r3, [r6, #1]
 8010184:	2b2b      	cmp	r3, #43	; 0x2b
 8010186:	d02c      	beq.n	80101e2 <__gethex+0x13e>
 8010188:	2b2d      	cmp	r3, #45	; 0x2d
 801018a:	d02e      	beq.n	80101ea <__gethex+0x146>
 801018c:	1c71      	adds	r1, r6, #1
 801018e:	f04f 0900 	mov.w	r9, #0
 8010192:	7808      	ldrb	r0, [r1, #0]
 8010194:	f7ff ff70 	bl	8010078 <__hexdig_fun>
 8010198:	1e43      	subs	r3, r0, #1
 801019a:	b2db      	uxtb	r3, r3
 801019c:	2b18      	cmp	r3, #24
 801019e:	d82c      	bhi.n	80101fa <__gethex+0x156>
 80101a0:	f1a0 0210 	sub.w	r2, r0, #16
 80101a4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80101a8:	f7ff ff66 	bl	8010078 <__hexdig_fun>
 80101ac:	1e43      	subs	r3, r0, #1
 80101ae:	b2db      	uxtb	r3, r3
 80101b0:	2b18      	cmp	r3, #24
 80101b2:	d91d      	bls.n	80101f0 <__gethex+0x14c>
 80101b4:	f1b9 0f00 	cmp.w	r9, #0
 80101b8:	d000      	beq.n	80101bc <__gethex+0x118>
 80101ba:	4252      	negs	r2, r2
 80101bc:	4415      	add	r5, r2
 80101be:	f8cb 1000 	str.w	r1, [fp]
 80101c2:	b1e4      	cbz	r4, 80101fe <__gethex+0x15a>
 80101c4:	9b00      	ldr	r3, [sp, #0]
 80101c6:	2b00      	cmp	r3, #0
 80101c8:	bf14      	ite	ne
 80101ca:	2700      	movne	r7, #0
 80101cc:	2706      	moveq	r7, #6
 80101ce:	4638      	mov	r0, r7
 80101d0:	b009      	add	sp, #36	; 0x24
 80101d2:	ecbd 8b02 	vpop	{d8}
 80101d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80101da:	463e      	mov	r6, r7
 80101dc:	4625      	mov	r5, r4
 80101de:	2401      	movs	r4, #1
 80101e0:	e7ca      	b.n	8010178 <__gethex+0xd4>
 80101e2:	f04f 0900 	mov.w	r9, #0
 80101e6:	1cb1      	adds	r1, r6, #2
 80101e8:	e7d3      	b.n	8010192 <__gethex+0xee>
 80101ea:	f04f 0901 	mov.w	r9, #1
 80101ee:	e7fa      	b.n	80101e6 <__gethex+0x142>
 80101f0:	230a      	movs	r3, #10
 80101f2:	fb03 0202 	mla	r2, r3, r2, r0
 80101f6:	3a10      	subs	r2, #16
 80101f8:	e7d4      	b.n	80101a4 <__gethex+0x100>
 80101fa:	4631      	mov	r1, r6
 80101fc:	e7df      	b.n	80101be <__gethex+0x11a>
 80101fe:	1bf3      	subs	r3, r6, r7
 8010200:	3b01      	subs	r3, #1
 8010202:	4621      	mov	r1, r4
 8010204:	2b07      	cmp	r3, #7
 8010206:	dc0b      	bgt.n	8010220 <__gethex+0x17c>
 8010208:	ee18 0a10 	vmov	r0, s16
 801020c:	f000 fa74 	bl	80106f8 <_Balloc>
 8010210:	4604      	mov	r4, r0
 8010212:	b940      	cbnz	r0, 8010226 <__gethex+0x182>
 8010214:	4b5d      	ldr	r3, [pc, #372]	; (801038c <__gethex+0x2e8>)
 8010216:	4602      	mov	r2, r0
 8010218:	21de      	movs	r1, #222	; 0xde
 801021a:	485d      	ldr	r0, [pc, #372]	; (8010390 <__gethex+0x2ec>)
 801021c:	f001 f9fa 	bl	8011614 <__assert_func>
 8010220:	3101      	adds	r1, #1
 8010222:	105b      	asrs	r3, r3, #1
 8010224:	e7ee      	b.n	8010204 <__gethex+0x160>
 8010226:	f100 0914 	add.w	r9, r0, #20
 801022a:	f04f 0b00 	mov.w	fp, #0
 801022e:	f1ca 0301 	rsb	r3, sl, #1
 8010232:	f8cd 9008 	str.w	r9, [sp, #8]
 8010236:	f8cd b000 	str.w	fp, [sp]
 801023a:	9306      	str	r3, [sp, #24]
 801023c:	42b7      	cmp	r7, r6
 801023e:	d340      	bcc.n	80102c2 <__gethex+0x21e>
 8010240:	9802      	ldr	r0, [sp, #8]
 8010242:	9b00      	ldr	r3, [sp, #0]
 8010244:	f840 3b04 	str.w	r3, [r0], #4
 8010248:	eba0 0009 	sub.w	r0, r0, r9
 801024c:	1080      	asrs	r0, r0, #2
 801024e:	0146      	lsls	r6, r0, #5
 8010250:	6120      	str	r0, [r4, #16]
 8010252:	4618      	mov	r0, r3
 8010254:	f000 fb42 	bl	80108dc <__hi0bits>
 8010258:	1a30      	subs	r0, r6, r0
 801025a:	f8d8 6000 	ldr.w	r6, [r8]
 801025e:	42b0      	cmp	r0, r6
 8010260:	dd63      	ble.n	801032a <__gethex+0x286>
 8010262:	1b87      	subs	r7, r0, r6
 8010264:	4639      	mov	r1, r7
 8010266:	4620      	mov	r0, r4
 8010268:	f000 fee6 	bl	8011038 <__any_on>
 801026c:	4682      	mov	sl, r0
 801026e:	b1a8      	cbz	r0, 801029c <__gethex+0x1f8>
 8010270:	1e7b      	subs	r3, r7, #1
 8010272:	1159      	asrs	r1, r3, #5
 8010274:	f003 021f 	and.w	r2, r3, #31
 8010278:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 801027c:	f04f 0a01 	mov.w	sl, #1
 8010280:	fa0a f202 	lsl.w	r2, sl, r2
 8010284:	420a      	tst	r2, r1
 8010286:	d009      	beq.n	801029c <__gethex+0x1f8>
 8010288:	4553      	cmp	r3, sl
 801028a:	dd05      	ble.n	8010298 <__gethex+0x1f4>
 801028c:	1eb9      	subs	r1, r7, #2
 801028e:	4620      	mov	r0, r4
 8010290:	f000 fed2 	bl	8011038 <__any_on>
 8010294:	2800      	cmp	r0, #0
 8010296:	d145      	bne.n	8010324 <__gethex+0x280>
 8010298:	f04f 0a02 	mov.w	sl, #2
 801029c:	4639      	mov	r1, r7
 801029e:	4620      	mov	r0, r4
 80102a0:	f7ff fe98 	bl	800ffd4 <rshift>
 80102a4:	443d      	add	r5, r7
 80102a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80102aa:	42ab      	cmp	r3, r5
 80102ac:	da4c      	bge.n	8010348 <__gethex+0x2a4>
 80102ae:	ee18 0a10 	vmov	r0, s16
 80102b2:	4621      	mov	r1, r4
 80102b4:	f000 fa60 	bl	8010778 <_Bfree>
 80102b8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80102ba:	2300      	movs	r3, #0
 80102bc:	6013      	str	r3, [r2, #0]
 80102be:	27a3      	movs	r7, #163	; 0xa3
 80102c0:	e785      	b.n	80101ce <__gethex+0x12a>
 80102c2:	1e73      	subs	r3, r6, #1
 80102c4:	9a05      	ldr	r2, [sp, #20]
 80102c6:	9303      	str	r3, [sp, #12]
 80102c8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80102cc:	4293      	cmp	r3, r2
 80102ce:	d019      	beq.n	8010304 <__gethex+0x260>
 80102d0:	f1bb 0f20 	cmp.w	fp, #32
 80102d4:	d107      	bne.n	80102e6 <__gethex+0x242>
 80102d6:	9b02      	ldr	r3, [sp, #8]
 80102d8:	9a00      	ldr	r2, [sp, #0]
 80102da:	f843 2b04 	str.w	r2, [r3], #4
 80102de:	9302      	str	r3, [sp, #8]
 80102e0:	2300      	movs	r3, #0
 80102e2:	9300      	str	r3, [sp, #0]
 80102e4:	469b      	mov	fp, r3
 80102e6:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80102ea:	f7ff fec5 	bl	8010078 <__hexdig_fun>
 80102ee:	9b00      	ldr	r3, [sp, #0]
 80102f0:	f000 000f 	and.w	r0, r0, #15
 80102f4:	fa00 f00b 	lsl.w	r0, r0, fp
 80102f8:	4303      	orrs	r3, r0
 80102fa:	9300      	str	r3, [sp, #0]
 80102fc:	f10b 0b04 	add.w	fp, fp, #4
 8010300:	9b03      	ldr	r3, [sp, #12]
 8010302:	e00d      	b.n	8010320 <__gethex+0x27c>
 8010304:	9b03      	ldr	r3, [sp, #12]
 8010306:	9a06      	ldr	r2, [sp, #24]
 8010308:	4413      	add	r3, r2
 801030a:	42bb      	cmp	r3, r7
 801030c:	d3e0      	bcc.n	80102d0 <__gethex+0x22c>
 801030e:	4618      	mov	r0, r3
 8010310:	9901      	ldr	r1, [sp, #4]
 8010312:	9307      	str	r3, [sp, #28]
 8010314:	4652      	mov	r2, sl
 8010316:	f7fe f8c2 	bl	800e49e <strncmp>
 801031a:	9b07      	ldr	r3, [sp, #28]
 801031c:	2800      	cmp	r0, #0
 801031e:	d1d7      	bne.n	80102d0 <__gethex+0x22c>
 8010320:	461e      	mov	r6, r3
 8010322:	e78b      	b.n	801023c <__gethex+0x198>
 8010324:	f04f 0a03 	mov.w	sl, #3
 8010328:	e7b8      	b.n	801029c <__gethex+0x1f8>
 801032a:	da0a      	bge.n	8010342 <__gethex+0x29e>
 801032c:	1a37      	subs	r7, r6, r0
 801032e:	4621      	mov	r1, r4
 8010330:	ee18 0a10 	vmov	r0, s16
 8010334:	463a      	mov	r2, r7
 8010336:	f000 fc3b 	bl	8010bb0 <__lshift>
 801033a:	1bed      	subs	r5, r5, r7
 801033c:	4604      	mov	r4, r0
 801033e:	f100 0914 	add.w	r9, r0, #20
 8010342:	f04f 0a00 	mov.w	sl, #0
 8010346:	e7ae      	b.n	80102a6 <__gethex+0x202>
 8010348:	f8d8 0004 	ldr.w	r0, [r8, #4]
 801034c:	42a8      	cmp	r0, r5
 801034e:	dd72      	ble.n	8010436 <__gethex+0x392>
 8010350:	1b45      	subs	r5, r0, r5
 8010352:	42ae      	cmp	r6, r5
 8010354:	dc36      	bgt.n	80103c4 <__gethex+0x320>
 8010356:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801035a:	2b02      	cmp	r3, #2
 801035c:	d02a      	beq.n	80103b4 <__gethex+0x310>
 801035e:	2b03      	cmp	r3, #3
 8010360:	d02c      	beq.n	80103bc <__gethex+0x318>
 8010362:	2b01      	cmp	r3, #1
 8010364:	d11c      	bne.n	80103a0 <__gethex+0x2fc>
 8010366:	42ae      	cmp	r6, r5
 8010368:	d11a      	bne.n	80103a0 <__gethex+0x2fc>
 801036a:	2e01      	cmp	r6, #1
 801036c:	d112      	bne.n	8010394 <__gethex+0x2f0>
 801036e:	9a04      	ldr	r2, [sp, #16]
 8010370:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010374:	6013      	str	r3, [r2, #0]
 8010376:	2301      	movs	r3, #1
 8010378:	6123      	str	r3, [r4, #16]
 801037a:	f8c9 3000 	str.w	r3, [r9]
 801037e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8010380:	2762      	movs	r7, #98	; 0x62
 8010382:	601c      	str	r4, [r3, #0]
 8010384:	e723      	b.n	80101ce <__gethex+0x12a>
 8010386:	bf00      	nop
 8010388:	08013608 	.word	0x08013608
 801038c:	0801358f 	.word	0x0801358f
 8010390:	080135a0 	.word	0x080135a0
 8010394:	1e71      	subs	r1, r6, #1
 8010396:	4620      	mov	r0, r4
 8010398:	f000 fe4e 	bl	8011038 <__any_on>
 801039c:	2800      	cmp	r0, #0
 801039e:	d1e6      	bne.n	801036e <__gethex+0x2ca>
 80103a0:	ee18 0a10 	vmov	r0, s16
 80103a4:	4621      	mov	r1, r4
 80103a6:	f000 f9e7 	bl	8010778 <_Bfree>
 80103aa:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80103ac:	2300      	movs	r3, #0
 80103ae:	6013      	str	r3, [r2, #0]
 80103b0:	2750      	movs	r7, #80	; 0x50
 80103b2:	e70c      	b.n	80101ce <__gethex+0x12a>
 80103b4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80103b6:	2b00      	cmp	r3, #0
 80103b8:	d1f2      	bne.n	80103a0 <__gethex+0x2fc>
 80103ba:	e7d8      	b.n	801036e <__gethex+0x2ca>
 80103bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80103be:	2b00      	cmp	r3, #0
 80103c0:	d1d5      	bne.n	801036e <__gethex+0x2ca>
 80103c2:	e7ed      	b.n	80103a0 <__gethex+0x2fc>
 80103c4:	1e6f      	subs	r7, r5, #1
 80103c6:	f1ba 0f00 	cmp.w	sl, #0
 80103ca:	d131      	bne.n	8010430 <__gethex+0x38c>
 80103cc:	b127      	cbz	r7, 80103d8 <__gethex+0x334>
 80103ce:	4639      	mov	r1, r7
 80103d0:	4620      	mov	r0, r4
 80103d2:	f000 fe31 	bl	8011038 <__any_on>
 80103d6:	4682      	mov	sl, r0
 80103d8:	117b      	asrs	r3, r7, #5
 80103da:	2101      	movs	r1, #1
 80103dc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80103e0:	f007 071f 	and.w	r7, r7, #31
 80103e4:	fa01 f707 	lsl.w	r7, r1, r7
 80103e8:	421f      	tst	r7, r3
 80103ea:	4629      	mov	r1, r5
 80103ec:	4620      	mov	r0, r4
 80103ee:	bf18      	it	ne
 80103f0:	f04a 0a02 	orrne.w	sl, sl, #2
 80103f4:	1b76      	subs	r6, r6, r5
 80103f6:	f7ff fded 	bl	800ffd4 <rshift>
 80103fa:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80103fe:	2702      	movs	r7, #2
 8010400:	f1ba 0f00 	cmp.w	sl, #0
 8010404:	d048      	beq.n	8010498 <__gethex+0x3f4>
 8010406:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801040a:	2b02      	cmp	r3, #2
 801040c:	d015      	beq.n	801043a <__gethex+0x396>
 801040e:	2b03      	cmp	r3, #3
 8010410:	d017      	beq.n	8010442 <__gethex+0x39e>
 8010412:	2b01      	cmp	r3, #1
 8010414:	d109      	bne.n	801042a <__gethex+0x386>
 8010416:	f01a 0f02 	tst.w	sl, #2
 801041a:	d006      	beq.n	801042a <__gethex+0x386>
 801041c:	f8d9 0000 	ldr.w	r0, [r9]
 8010420:	ea4a 0a00 	orr.w	sl, sl, r0
 8010424:	f01a 0f01 	tst.w	sl, #1
 8010428:	d10e      	bne.n	8010448 <__gethex+0x3a4>
 801042a:	f047 0710 	orr.w	r7, r7, #16
 801042e:	e033      	b.n	8010498 <__gethex+0x3f4>
 8010430:	f04f 0a01 	mov.w	sl, #1
 8010434:	e7d0      	b.n	80103d8 <__gethex+0x334>
 8010436:	2701      	movs	r7, #1
 8010438:	e7e2      	b.n	8010400 <__gethex+0x35c>
 801043a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801043c:	f1c3 0301 	rsb	r3, r3, #1
 8010440:	9315      	str	r3, [sp, #84]	; 0x54
 8010442:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8010444:	2b00      	cmp	r3, #0
 8010446:	d0f0      	beq.n	801042a <__gethex+0x386>
 8010448:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801044c:	f104 0314 	add.w	r3, r4, #20
 8010450:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010454:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010458:	f04f 0c00 	mov.w	ip, #0
 801045c:	4618      	mov	r0, r3
 801045e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010462:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8010466:	d01c      	beq.n	80104a2 <__gethex+0x3fe>
 8010468:	3201      	adds	r2, #1
 801046a:	6002      	str	r2, [r0, #0]
 801046c:	2f02      	cmp	r7, #2
 801046e:	f104 0314 	add.w	r3, r4, #20
 8010472:	d13f      	bne.n	80104f4 <__gethex+0x450>
 8010474:	f8d8 2000 	ldr.w	r2, [r8]
 8010478:	3a01      	subs	r2, #1
 801047a:	42b2      	cmp	r2, r6
 801047c:	d10a      	bne.n	8010494 <__gethex+0x3f0>
 801047e:	1171      	asrs	r1, r6, #5
 8010480:	2201      	movs	r2, #1
 8010482:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010486:	f006 061f 	and.w	r6, r6, #31
 801048a:	fa02 f606 	lsl.w	r6, r2, r6
 801048e:	421e      	tst	r6, r3
 8010490:	bf18      	it	ne
 8010492:	4617      	movne	r7, r2
 8010494:	f047 0720 	orr.w	r7, r7, #32
 8010498:	9b14      	ldr	r3, [sp, #80]	; 0x50
 801049a:	601c      	str	r4, [r3, #0]
 801049c:	9b04      	ldr	r3, [sp, #16]
 801049e:	601d      	str	r5, [r3, #0]
 80104a0:	e695      	b.n	80101ce <__gethex+0x12a>
 80104a2:	4299      	cmp	r1, r3
 80104a4:	f843 cc04 	str.w	ip, [r3, #-4]
 80104a8:	d8d8      	bhi.n	801045c <__gethex+0x3b8>
 80104aa:	68a3      	ldr	r3, [r4, #8]
 80104ac:	459b      	cmp	fp, r3
 80104ae:	db19      	blt.n	80104e4 <__gethex+0x440>
 80104b0:	6861      	ldr	r1, [r4, #4]
 80104b2:	ee18 0a10 	vmov	r0, s16
 80104b6:	3101      	adds	r1, #1
 80104b8:	f000 f91e 	bl	80106f8 <_Balloc>
 80104bc:	4681      	mov	r9, r0
 80104be:	b918      	cbnz	r0, 80104c8 <__gethex+0x424>
 80104c0:	4b1a      	ldr	r3, [pc, #104]	; (801052c <__gethex+0x488>)
 80104c2:	4602      	mov	r2, r0
 80104c4:	2184      	movs	r1, #132	; 0x84
 80104c6:	e6a8      	b.n	801021a <__gethex+0x176>
 80104c8:	6922      	ldr	r2, [r4, #16]
 80104ca:	3202      	adds	r2, #2
 80104cc:	f104 010c 	add.w	r1, r4, #12
 80104d0:	0092      	lsls	r2, r2, #2
 80104d2:	300c      	adds	r0, #12
 80104d4:	f7fd fb36 	bl	800db44 <memcpy>
 80104d8:	4621      	mov	r1, r4
 80104da:	ee18 0a10 	vmov	r0, s16
 80104de:	f000 f94b 	bl	8010778 <_Bfree>
 80104e2:	464c      	mov	r4, r9
 80104e4:	6923      	ldr	r3, [r4, #16]
 80104e6:	1c5a      	adds	r2, r3, #1
 80104e8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80104ec:	6122      	str	r2, [r4, #16]
 80104ee:	2201      	movs	r2, #1
 80104f0:	615a      	str	r2, [r3, #20]
 80104f2:	e7bb      	b.n	801046c <__gethex+0x3c8>
 80104f4:	6922      	ldr	r2, [r4, #16]
 80104f6:	455a      	cmp	r2, fp
 80104f8:	dd0b      	ble.n	8010512 <__gethex+0x46e>
 80104fa:	2101      	movs	r1, #1
 80104fc:	4620      	mov	r0, r4
 80104fe:	f7ff fd69 	bl	800ffd4 <rshift>
 8010502:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010506:	3501      	adds	r5, #1
 8010508:	42ab      	cmp	r3, r5
 801050a:	f6ff aed0 	blt.w	80102ae <__gethex+0x20a>
 801050e:	2701      	movs	r7, #1
 8010510:	e7c0      	b.n	8010494 <__gethex+0x3f0>
 8010512:	f016 061f 	ands.w	r6, r6, #31
 8010516:	d0fa      	beq.n	801050e <__gethex+0x46a>
 8010518:	4453      	add	r3, sl
 801051a:	f1c6 0620 	rsb	r6, r6, #32
 801051e:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010522:	f000 f9db 	bl	80108dc <__hi0bits>
 8010526:	42b0      	cmp	r0, r6
 8010528:	dbe7      	blt.n	80104fa <__gethex+0x456>
 801052a:	e7f0      	b.n	801050e <__gethex+0x46a>
 801052c:	0801358f 	.word	0x0801358f

08010530 <L_shift>:
 8010530:	f1c2 0208 	rsb	r2, r2, #8
 8010534:	0092      	lsls	r2, r2, #2
 8010536:	b570      	push	{r4, r5, r6, lr}
 8010538:	f1c2 0620 	rsb	r6, r2, #32
 801053c:	6843      	ldr	r3, [r0, #4]
 801053e:	6804      	ldr	r4, [r0, #0]
 8010540:	fa03 f506 	lsl.w	r5, r3, r6
 8010544:	432c      	orrs	r4, r5
 8010546:	40d3      	lsrs	r3, r2
 8010548:	6004      	str	r4, [r0, #0]
 801054a:	f840 3f04 	str.w	r3, [r0, #4]!
 801054e:	4288      	cmp	r0, r1
 8010550:	d3f4      	bcc.n	801053c <L_shift+0xc>
 8010552:	bd70      	pop	{r4, r5, r6, pc}

08010554 <__match>:
 8010554:	b530      	push	{r4, r5, lr}
 8010556:	6803      	ldr	r3, [r0, #0]
 8010558:	3301      	adds	r3, #1
 801055a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801055e:	b914      	cbnz	r4, 8010566 <__match+0x12>
 8010560:	6003      	str	r3, [r0, #0]
 8010562:	2001      	movs	r0, #1
 8010564:	bd30      	pop	{r4, r5, pc}
 8010566:	f813 2b01 	ldrb.w	r2, [r3], #1
 801056a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 801056e:	2d19      	cmp	r5, #25
 8010570:	bf98      	it	ls
 8010572:	3220      	addls	r2, #32
 8010574:	42a2      	cmp	r2, r4
 8010576:	d0f0      	beq.n	801055a <__match+0x6>
 8010578:	2000      	movs	r0, #0
 801057a:	e7f3      	b.n	8010564 <__match+0x10>

0801057c <__hexnan>:
 801057c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010580:	680b      	ldr	r3, [r1, #0]
 8010582:	115e      	asrs	r6, r3, #5
 8010584:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010588:	f013 031f 	ands.w	r3, r3, #31
 801058c:	b087      	sub	sp, #28
 801058e:	bf18      	it	ne
 8010590:	3604      	addne	r6, #4
 8010592:	2500      	movs	r5, #0
 8010594:	1f37      	subs	r7, r6, #4
 8010596:	4690      	mov	r8, r2
 8010598:	6802      	ldr	r2, [r0, #0]
 801059a:	9301      	str	r3, [sp, #4]
 801059c:	4682      	mov	sl, r0
 801059e:	f846 5c04 	str.w	r5, [r6, #-4]
 80105a2:	46b9      	mov	r9, r7
 80105a4:	463c      	mov	r4, r7
 80105a6:	9502      	str	r5, [sp, #8]
 80105a8:	46ab      	mov	fp, r5
 80105aa:	7851      	ldrb	r1, [r2, #1]
 80105ac:	1c53      	adds	r3, r2, #1
 80105ae:	9303      	str	r3, [sp, #12]
 80105b0:	b341      	cbz	r1, 8010604 <__hexnan+0x88>
 80105b2:	4608      	mov	r0, r1
 80105b4:	9205      	str	r2, [sp, #20]
 80105b6:	9104      	str	r1, [sp, #16]
 80105b8:	f7ff fd5e 	bl	8010078 <__hexdig_fun>
 80105bc:	2800      	cmp	r0, #0
 80105be:	d14f      	bne.n	8010660 <__hexnan+0xe4>
 80105c0:	9904      	ldr	r1, [sp, #16]
 80105c2:	9a05      	ldr	r2, [sp, #20]
 80105c4:	2920      	cmp	r1, #32
 80105c6:	d818      	bhi.n	80105fa <__hexnan+0x7e>
 80105c8:	9b02      	ldr	r3, [sp, #8]
 80105ca:	459b      	cmp	fp, r3
 80105cc:	dd13      	ble.n	80105f6 <__hexnan+0x7a>
 80105ce:	454c      	cmp	r4, r9
 80105d0:	d206      	bcs.n	80105e0 <__hexnan+0x64>
 80105d2:	2d07      	cmp	r5, #7
 80105d4:	dc04      	bgt.n	80105e0 <__hexnan+0x64>
 80105d6:	462a      	mov	r2, r5
 80105d8:	4649      	mov	r1, r9
 80105da:	4620      	mov	r0, r4
 80105dc:	f7ff ffa8 	bl	8010530 <L_shift>
 80105e0:	4544      	cmp	r4, r8
 80105e2:	d950      	bls.n	8010686 <__hexnan+0x10a>
 80105e4:	2300      	movs	r3, #0
 80105e6:	f1a4 0904 	sub.w	r9, r4, #4
 80105ea:	f844 3c04 	str.w	r3, [r4, #-4]
 80105ee:	f8cd b008 	str.w	fp, [sp, #8]
 80105f2:	464c      	mov	r4, r9
 80105f4:	461d      	mov	r5, r3
 80105f6:	9a03      	ldr	r2, [sp, #12]
 80105f8:	e7d7      	b.n	80105aa <__hexnan+0x2e>
 80105fa:	2929      	cmp	r1, #41	; 0x29
 80105fc:	d156      	bne.n	80106ac <__hexnan+0x130>
 80105fe:	3202      	adds	r2, #2
 8010600:	f8ca 2000 	str.w	r2, [sl]
 8010604:	f1bb 0f00 	cmp.w	fp, #0
 8010608:	d050      	beq.n	80106ac <__hexnan+0x130>
 801060a:	454c      	cmp	r4, r9
 801060c:	d206      	bcs.n	801061c <__hexnan+0xa0>
 801060e:	2d07      	cmp	r5, #7
 8010610:	dc04      	bgt.n	801061c <__hexnan+0xa0>
 8010612:	462a      	mov	r2, r5
 8010614:	4649      	mov	r1, r9
 8010616:	4620      	mov	r0, r4
 8010618:	f7ff ff8a 	bl	8010530 <L_shift>
 801061c:	4544      	cmp	r4, r8
 801061e:	d934      	bls.n	801068a <__hexnan+0x10e>
 8010620:	f1a8 0204 	sub.w	r2, r8, #4
 8010624:	4623      	mov	r3, r4
 8010626:	f853 1b04 	ldr.w	r1, [r3], #4
 801062a:	f842 1f04 	str.w	r1, [r2, #4]!
 801062e:	429f      	cmp	r7, r3
 8010630:	d2f9      	bcs.n	8010626 <__hexnan+0xaa>
 8010632:	1b3b      	subs	r3, r7, r4
 8010634:	f023 0303 	bic.w	r3, r3, #3
 8010638:	3304      	adds	r3, #4
 801063a:	3401      	adds	r4, #1
 801063c:	3e03      	subs	r6, #3
 801063e:	42b4      	cmp	r4, r6
 8010640:	bf88      	it	hi
 8010642:	2304      	movhi	r3, #4
 8010644:	4443      	add	r3, r8
 8010646:	2200      	movs	r2, #0
 8010648:	f843 2b04 	str.w	r2, [r3], #4
 801064c:	429f      	cmp	r7, r3
 801064e:	d2fb      	bcs.n	8010648 <__hexnan+0xcc>
 8010650:	683b      	ldr	r3, [r7, #0]
 8010652:	b91b      	cbnz	r3, 801065c <__hexnan+0xe0>
 8010654:	4547      	cmp	r7, r8
 8010656:	d127      	bne.n	80106a8 <__hexnan+0x12c>
 8010658:	2301      	movs	r3, #1
 801065a:	603b      	str	r3, [r7, #0]
 801065c:	2005      	movs	r0, #5
 801065e:	e026      	b.n	80106ae <__hexnan+0x132>
 8010660:	3501      	adds	r5, #1
 8010662:	2d08      	cmp	r5, #8
 8010664:	f10b 0b01 	add.w	fp, fp, #1
 8010668:	dd06      	ble.n	8010678 <__hexnan+0xfc>
 801066a:	4544      	cmp	r4, r8
 801066c:	d9c3      	bls.n	80105f6 <__hexnan+0x7a>
 801066e:	2300      	movs	r3, #0
 8010670:	f844 3c04 	str.w	r3, [r4, #-4]
 8010674:	2501      	movs	r5, #1
 8010676:	3c04      	subs	r4, #4
 8010678:	6822      	ldr	r2, [r4, #0]
 801067a:	f000 000f 	and.w	r0, r0, #15
 801067e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8010682:	6022      	str	r2, [r4, #0]
 8010684:	e7b7      	b.n	80105f6 <__hexnan+0x7a>
 8010686:	2508      	movs	r5, #8
 8010688:	e7b5      	b.n	80105f6 <__hexnan+0x7a>
 801068a:	9b01      	ldr	r3, [sp, #4]
 801068c:	2b00      	cmp	r3, #0
 801068e:	d0df      	beq.n	8010650 <__hexnan+0xd4>
 8010690:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010694:	f1c3 0320 	rsb	r3, r3, #32
 8010698:	fa22 f303 	lsr.w	r3, r2, r3
 801069c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80106a0:	401a      	ands	r2, r3
 80106a2:	f846 2c04 	str.w	r2, [r6, #-4]
 80106a6:	e7d3      	b.n	8010650 <__hexnan+0xd4>
 80106a8:	3f04      	subs	r7, #4
 80106aa:	e7d1      	b.n	8010650 <__hexnan+0xd4>
 80106ac:	2004      	movs	r0, #4
 80106ae:	b007      	add	sp, #28
 80106b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080106b4 <_localeconv_r>:
 80106b4:	4800      	ldr	r0, [pc, #0]	; (80106b8 <_localeconv_r+0x4>)
 80106b6:	4770      	bx	lr
 80106b8:	20000354 	.word	0x20000354

080106bc <__retarget_lock_init_recursive>:
 80106bc:	4770      	bx	lr

080106be <__retarget_lock_acquire_recursive>:
 80106be:	4770      	bx	lr

080106c0 <__retarget_lock_release_recursive>:
 80106c0:	4770      	bx	lr
	...

080106c4 <malloc>:
 80106c4:	4b02      	ldr	r3, [pc, #8]	; (80106d0 <malloc+0xc>)
 80106c6:	4601      	mov	r1, r0
 80106c8:	6818      	ldr	r0, [r3, #0]
 80106ca:	f000 bd59 	b.w	8011180 <_malloc_r>
 80106ce:	bf00      	nop
 80106d0:	200001fc 	.word	0x200001fc

080106d4 <__ascii_mbtowc>:
 80106d4:	b082      	sub	sp, #8
 80106d6:	b901      	cbnz	r1, 80106da <__ascii_mbtowc+0x6>
 80106d8:	a901      	add	r1, sp, #4
 80106da:	b142      	cbz	r2, 80106ee <__ascii_mbtowc+0x1a>
 80106dc:	b14b      	cbz	r3, 80106f2 <__ascii_mbtowc+0x1e>
 80106de:	7813      	ldrb	r3, [r2, #0]
 80106e0:	600b      	str	r3, [r1, #0]
 80106e2:	7812      	ldrb	r2, [r2, #0]
 80106e4:	1e10      	subs	r0, r2, #0
 80106e6:	bf18      	it	ne
 80106e8:	2001      	movne	r0, #1
 80106ea:	b002      	add	sp, #8
 80106ec:	4770      	bx	lr
 80106ee:	4610      	mov	r0, r2
 80106f0:	e7fb      	b.n	80106ea <__ascii_mbtowc+0x16>
 80106f2:	f06f 0001 	mvn.w	r0, #1
 80106f6:	e7f8      	b.n	80106ea <__ascii_mbtowc+0x16>

080106f8 <_Balloc>:
 80106f8:	b570      	push	{r4, r5, r6, lr}
 80106fa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80106fc:	4604      	mov	r4, r0
 80106fe:	460d      	mov	r5, r1
 8010700:	b976      	cbnz	r6, 8010720 <_Balloc+0x28>
 8010702:	2010      	movs	r0, #16
 8010704:	f7ff ffde 	bl	80106c4 <malloc>
 8010708:	4602      	mov	r2, r0
 801070a:	6260      	str	r0, [r4, #36]	; 0x24
 801070c:	b920      	cbnz	r0, 8010718 <_Balloc+0x20>
 801070e:	4b18      	ldr	r3, [pc, #96]	; (8010770 <_Balloc+0x78>)
 8010710:	4818      	ldr	r0, [pc, #96]	; (8010774 <_Balloc+0x7c>)
 8010712:	2166      	movs	r1, #102	; 0x66
 8010714:	f000 ff7e 	bl	8011614 <__assert_func>
 8010718:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801071c:	6006      	str	r6, [r0, #0]
 801071e:	60c6      	str	r6, [r0, #12]
 8010720:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8010722:	68f3      	ldr	r3, [r6, #12]
 8010724:	b183      	cbz	r3, 8010748 <_Balloc+0x50>
 8010726:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010728:	68db      	ldr	r3, [r3, #12]
 801072a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801072e:	b9b8      	cbnz	r0, 8010760 <_Balloc+0x68>
 8010730:	2101      	movs	r1, #1
 8010732:	fa01 f605 	lsl.w	r6, r1, r5
 8010736:	1d72      	adds	r2, r6, #5
 8010738:	0092      	lsls	r2, r2, #2
 801073a:	4620      	mov	r0, r4
 801073c:	f000 fc9d 	bl	801107a <_calloc_r>
 8010740:	b160      	cbz	r0, 801075c <_Balloc+0x64>
 8010742:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8010746:	e00e      	b.n	8010766 <_Balloc+0x6e>
 8010748:	2221      	movs	r2, #33	; 0x21
 801074a:	2104      	movs	r1, #4
 801074c:	4620      	mov	r0, r4
 801074e:	f000 fc94 	bl	801107a <_calloc_r>
 8010752:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8010754:	60f0      	str	r0, [r6, #12]
 8010756:	68db      	ldr	r3, [r3, #12]
 8010758:	2b00      	cmp	r3, #0
 801075a:	d1e4      	bne.n	8010726 <_Balloc+0x2e>
 801075c:	2000      	movs	r0, #0
 801075e:	bd70      	pop	{r4, r5, r6, pc}
 8010760:	6802      	ldr	r2, [r0, #0]
 8010762:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8010766:	2300      	movs	r3, #0
 8010768:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801076c:	e7f7      	b.n	801075e <_Balloc+0x66>
 801076e:	bf00      	nop
 8010770:	0801351d 	.word	0x0801351d
 8010774:	0801361c 	.word	0x0801361c

08010778 <_Bfree>:
 8010778:	b570      	push	{r4, r5, r6, lr}
 801077a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801077c:	4605      	mov	r5, r0
 801077e:	460c      	mov	r4, r1
 8010780:	b976      	cbnz	r6, 80107a0 <_Bfree+0x28>
 8010782:	2010      	movs	r0, #16
 8010784:	f7ff ff9e 	bl	80106c4 <malloc>
 8010788:	4602      	mov	r2, r0
 801078a:	6268      	str	r0, [r5, #36]	; 0x24
 801078c:	b920      	cbnz	r0, 8010798 <_Bfree+0x20>
 801078e:	4b09      	ldr	r3, [pc, #36]	; (80107b4 <_Bfree+0x3c>)
 8010790:	4809      	ldr	r0, [pc, #36]	; (80107b8 <_Bfree+0x40>)
 8010792:	218a      	movs	r1, #138	; 0x8a
 8010794:	f000 ff3e 	bl	8011614 <__assert_func>
 8010798:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801079c:	6006      	str	r6, [r0, #0]
 801079e:	60c6      	str	r6, [r0, #12]
 80107a0:	b13c      	cbz	r4, 80107b2 <_Bfree+0x3a>
 80107a2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80107a4:	6862      	ldr	r2, [r4, #4]
 80107a6:	68db      	ldr	r3, [r3, #12]
 80107a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80107ac:	6021      	str	r1, [r4, #0]
 80107ae:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80107b2:	bd70      	pop	{r4, r5, r6, pc}
 80107b4:	0801351d 	.word	0x0801351d
 80107b8:	0801361c 	.word	0x0801361c

080107bc <__multadd>:
 80107bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80107c0:	690d      	ldr	r5, [r1, #16]
 80107c2:	4607      	mov	r7, r0
 80107c4:	460c      	mov	r4, r1
 80107c6:	461e      	mov	r6, r3
 80107c8:	f101 0c14 	add.w	ip, r1, #20
 80107cc:	2000      	movs	r0, #0
 80107ce:	f8dc 3000 	ldr.w	r3, [ip]
 80107d2:	b299      	uxth	r1, r3
 80107d4:	fb02 6101 	mla	r1, r2, r1, r6
 80107d8:	0c1e      	lsrs	r6, r3, #16
 80107da:	0c0b      	lsrs	r3, r1, #16
 80107dc:	fb02 3306 	mla	r3, r2, r6, r3
 80107e0:	b289      	uxth	r1, r1
 80107e2:	3001      	adds	r0, #1
 80107e4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80107e8:	4285      	cmp	r5, r0
 80107ea:	f84c 1b04 	str.w	r1, [ip], #4
 80107ee:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80107f2:	dcec      	bgt.n	80107ce <__multadd+0x12>
 80107f4:	b30e      	cbz	r6, 801083a <__multadd+0x7e>
 80107f6:	68a3      	ldr	r3, [r4, #8]
 80107f8:	42ab      	cmp	r3, r5
 80107fa:	dc19      	bgt.n	8010830 <__multadd+0x74>
 80107fc:	6861      	ldr	r1, [r4, #4]
 80107fe:	4638      	mov	r0, r7
 8010800:	3101      	adds	r1, #1
 8010802:	f7ff ff79 	bl	80106f8 <_Balloc>
 8010806:	4680      	mov	r8, r0
 8010808:	b928      	cbnz	r0, 8010816 <__multadd+0x5a>
 801080a:	4602      	mov	r2, r0
 801080c:	4b0c      	ldr	r3, [pc, #48]	; (8010840 <__multadd+0x84>)
 801080e:	480d      	ldr	r0, [pc, #52]	; (8010844 <__multadd+0x88>)
 8010810:	21b5      	movs	r1, #181	; 0xb5
 8010812:	f000 feff 	bl	8011614 <__assert_func>
 8010816:	6922      	ldr	r2, [r4, #16]
 8010818:	3202      	adds	r2, #2
 801081a:	f104 010c 	add.w	r1, r4, #12
 801081e:	0092      	lsls	r2, r2, #2
 8010820:	300c      	adds	r0, #12
 8010822:	f7fd f98f 	bl	800db44 <memcpy>
 8010826:	4621      	mov	r1, r4
 8010828:	4638      	mov	r0, r7
 801082a:	f7ff ffa5 	bl	8010778 <_Bfree>
 801082e:	4644      	mov	r4, r8
 8010830:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8010834:	3501      	adds	r5, #1
 8010836:	615e      	str	r6, [r3, #20]
 8010838:	6125      	str	r5, [r4, #16]
 801083a:	4620      	mov	r0, r4
 801083c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010840:	0801358f 	.word	0x0801358f
 8010844:	0801361c 	.word	0x0801361c

08010848 <__s2b>:
 8010848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801084c:	460c      	mov	r4, r1
 801084e:	4615      	mov	r5, r2
 8010850:	461f      	mov	r7, r3
 8010852:	2209      	movs	r2, #9
 8010854:	3308      	adds	r3, #8
 8010856:	4606      	mov	r6, r0
 8010858:	fb93 f3f2 	sdiv	r3, r3, r2
 801085c:	2100      	movs	r1, #0
 801085e:	2201      	movs	r2, #1
 8010860:	429a      	cmp	r2, r3
 8010862:	db09      	blt.n	8010878 <__s2b+0x30>
 8010864:	4630      	mov	r0, r6
 8010866:	f7ff ff47 	bl	80106f8 <_Balloc>
 801086a:	b940      	cbnz	r0, 801087e <__s2b+0x36>
 801086c:	4602      	mov	r2, r0
 801086e:	4b19      	ldr	r3, [pc, #100]	; (80108d4 <__s2b+0x8c>)
 8010870:	4819      	ldr	r0, [pc, #100]	; (80108d8 <__s2b+0x90>)
 8010872:	21ce      	movs	r1, #206	; 0xce
 8010874:	f000 fece 	bl	8011614 <__assert_func>
 8010878:	0052      	lsls	r2, r2, #1
 801087a:	3101      	adds	r1, #1
 801087c:	e7f0      	b.n	8010860 <__s2b+0x18>
 801087e:	9b08      	ldr	r3, [sp, #32]
 8010880:	6143      	str	r3, [r0, #20]
 8010882:	2d09      	cmp	r5, #9
 8010884:	f04f 0301 	mov.w	r3, #1
 8010888:	6103      	str	r3, [r0, #16]
 801088a:	dd16      	ble.n	80108ba <__s2b+0x72>
 801088c:	f104 0909 	add.w	r9, r4, #9
 8010890:	46c8      	mov	r8, r9
 8010892:	442c      	add	r4, r5
 8010894:	f818 3b01 	ldrb.w	r3, [r8], #1
 8010898:	4601      	mov	r1, r0
 801089a:	3b30      	subs	r3, #48	; 0x30
 801089c:	220a      	movs	r2, #10
 801089e:	4630      	mov	r0, r6
 80108a0:	f7ff ff8c 	bl	80107bc <__multadd>
 80108a4:	45a0      	cmp	r8, r4
 80108a6:	d1f5      	bne.n	8010894 <__s2b+0x4c>
 80108a8:	f1a5 0408 	sub.w	r4, r5, #8
 80108ac:	444c      	add	r4, r9
 80108ae:	1b2d      	subs	r5, r5, r4
 80108b0:	1963      	adds	r3, r4, r5
 80108b2:	42bb      	cmp	r3, r7
 80108b4:	db04      	blt.n	80108c0 <__s2b+0x78>
 80108b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80108ba:	340a      	adds	r4, #10
 80108bc:	2509      	movs	r5, #9
 80108be:	e7f6      	b.n	80108ae <__s2b+0x66>
 80108c0:	f814 3b01 	ldrb.w	r3, [r4], #1
 80108c4:	4601      	mov	r1, r0
 80108c6:	3b30      	subs	r3, #48	; 0x30
 80108c8:	220a      	movs	r2, #10
 80108ca:	4630      	mov	r0, r6
 80108cc:	f7ff ff76 	bl	80107bc <__multadd>
 80108d0:	e7ee      	b.n	80108b0 <__s2b+0x68>
 80108d2:	bf00      	nop
 80108d4:	0801358f 	.word	0x0801358f
 80108d8:	0801361c 	.word	0x0801361c

080108dc <__hi0bits>:
 80108dc:	0c03      	lsrs	r3, r0, #16
 80108de:	041b      	lsls	r3, r3, #16
 80108e0:	b9d3      	cbnz	r3, 8010918 <__hi0bits+0x3c>
 80108e2:	0400      	lsls	r0, r0, #16
 80108e4:	2310      	movs	r3, #16
 80108e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80108ea:	bf04      	itt	eq
 80108ec:	0200      	lsleq	r0, r0, #8
 80108ee:	3308      	addeq	r3, #8
 80108f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80108f4:	bf04      	itt	eq
 80108f6:	0100      	lsleq	r0, r0, #4
 80108f8:	3304      	addeq	r3, #4
 80108fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80108fe:	bf04      	itt	eq
 8010900:	0080      	lsleq	r0, r0, #2
 8010902:	3302      	addeq	r3, #2
 8010904:	2800      	cmp	r0, #0
 8010906:	db05      	blt.n	8010914 <__hi0bits+0x38>
 8010908:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801090c:	f103 0301 	add.w	r3, r3, #1
 8010910:	bf08      	it	eq
 8010912:	2320      	moveq	r3, #32
 8010914:	4618      	mov	r0, r3
 8010916:	4770      	bx	lr
 8010918:	2300      	movs	r3, #0
 801091a:	e7e4      	b.n	80108e6 <__hi0bits+0xa>

0801091c <__lo0bits>:
 801091c:	6803      	ldr	r3, [r0, #0]
 801091e:	f013 0207 	ands.w	r2, r3, #7
 8010922:	4601      	mov	r1, r0
 8010924:	d00b      	beq.n	801093e <__lo0bits+0x22>
 8010926:	07da      	lsls	r2, r3, #31
 8010928:	d423      	bmi.n	8010972 <__lo0bits+0x56>
 801092a:	0798      	lsls	r0, r3, #30
 801092c:	bf49      	itett	mi
 801092e:	085b      	lsrmi	r3, r3, #1
 8010930:	089b      	lsrpl	r3, r3, #2
 8010932:	2001      	movmi	r0, #1
 8010934:	600b      	strmi	r3, [r1, #0]
 8010936:	bf5c      	itt	pl
 8010938:	600b      	strpl	r3, [r1, #0]
 801093a:	2002      	movpl	r0, #2
 801093c:	4770      	bx	lr
 801093e:	b298      	uxth	r0, r3
 8010940:	b9a8      	cbnz	r0, 801096e <__lo0bits+0x52>
 8010942:	0c1b      	lsrs	r3, r3, #16
 8010944:	2010      	movs	r0, #16
 8010946:	b2da      	uxtb	r2, r3
 8010948:	b90a      	cbnz	r2, 801094e <__lo0bits+0x32>
 801094a:	3008      	adds	r0, #8
 801094c:	0a1b      	lsrs	r3, r3, #8
 801094e:	071a      	lsls	r2, r3, #28
 8010950:	bf04      	itt	eq
 8010952:	091b      	lsreq	r3, r3, #4
 8010954:	3004      	addeq	r0, #4
 8010956:	079a      	lsls	r2, r3, #30
 8010958:	bf04      	itt	eq
 801095a:	089b      	lsreq	r3, r3, #2
 801095c:	3002      	addeq	r0, #2
 801095e:	07da      	lsls	r2, r3, #31
 8010960:	d403      	bmi.n	801096a <__lo0bits+0x4e>
 8010962:	085b      	lsrs	r3, r3, #1
 8010964:	f100 0001 	add.w	r0, r0, #1
 8010968:	d005      	beq.n	8010976 <__lo0bits+0x5a>
 801096a:	600b      	str	r3, [r1, #0]
 801096c:	4770      	bx	lr
 801096e:	4610      	mov	r0, r2
 8010970:	e7e9      	b.n	8010946 <__lo0bits+0x2a>
 8010972:	2000      	movs	r0, #0
 8010974:	4770      	bx	lr
 8010976:	2020      	movs	r0, #32
 8010978:	4770      	bx	lr
	...

0801097c <__i2b>:
 801097c:	b510      	push	{r4, lr}
 801097e:	460c      	mov	r4, r1
 8010980:	2101      	movs	r1, #1
 8010982:	f7ff feb9 	bl	80106f8 <_Balloc>
 8010986:	4602      	mov	r2, r0
 8010988:	b928      	cbnz	r0, 8010996 <__i2b+0x1a>
 801098a:	4b05      	ldr	r3, [pc, #20]	; (80109a0 <__i2b+0x24>)
 801098c:	4805      	ldr	r0, [pc, #20]	; (80109a4 <__i2b+0x28>)
 801098e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8010992:	f000 fe3f 	bl	8011614 <__assert_func>
 8010996:	2301      	movs	r3, #1
 8010998:	6144      	str	r4, [r0, #20]
 801099a:	6103      	str	r3, [r0, #16]
 801099c:	bd10      	pop	{r4, pc}
 801099e:	bf00      	nop
 80109a0:	0801358f 	.word	0x0801358f
 80109a4:	0801361c 	.word	0x0801361c

080109a8 <__multiply>:
 80109a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80109ac:	4691      	mov	r9, r2
 80109ae:	690a      	ldr	r2, [r1, #16]
 80109b0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80109b4:	429a      	cmp	r2, r3
 80109b6:	bfb8      	it	lt
 80109b8:	460b      	movlt	r3, r1
 80109ba:	460c      	mov	r4, r1
 80109bc:	bfbc      	itt	lt
 80109be:	464c      	movlt	r4, r9
 80109c0:	4699      	movlt	r9, r3
 80109c2:	6927      	ldr	r7, [r4, #16]
 80109c4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80109c8:	68a3      	ldr	r3, [r4, #8]
 80109ca:	6861      	ldr	r1, [r4, #4]
 80109cc:	eb07 060a 	add.w	r6, r7, sl
 80109d0:	42b3      	cmp	r3, r6
 80109d2:	b085      	sub	sp, #20
 80109d4:	bfb8      	it	lt
 80109d6:	3101      	addlt	r1, #1
 80109d8:	f7ff fe8e 	bl	80106f8 <_Balloc>
 80109dc:	b930      	cbnz	r0, 80109ec <__multiply+0x44>
 80109de:	4602      	mov	r2, r0
 80109e0:	4b44      	ldr	r3, [pc, #272]	; (8010af4 <__multiply+0x14c>)
 80109e2:	4845      	ldr	r0, [pc, #276]	; (8010af8 <__multiply+0x150>)
 80109e4:	f240 115d 	movw	r1, #349	; 0x15d
 80109e8:	f000 fe14 	bl	8011614 <__assert_func>
 80109ec:	f100 0514 	add.w	r5, r0, #20
 80109f0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80109f4:	462b      	mov	r3, r5
 80109f6:	2200      	movs	r2, #0
 80109f8:	4543      	cmp	r3, r8
 80109fa:	d321      	bcc.n	8010a40 <__multiply+0x98>
 80109fc:	f104 0314 	add.w	r3, r4, #20
 8010a00:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8010a04:	f109 0314 	add.w	r3, r9, #20
 8010a08:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8010a0c:	9202      	str	r2, [sp, #8]
 8010a0e:	1b3a      	subs	r2, r7, r4
 8010a10:	3a15      	subs	r2, #21
 8010a12:	f022 0203 	bic.w	r2, r2, #3
 8010a16:	3204      	adds	r2, #4
 8010a18:	f104 0115 	add.w	r1, r4, #21
 8010a1c:	428f      	cmp	r7, r1
 8010a1e:	bf38      	it	cc
 8010a20:	2204      	movcc	r2, #4
 8010a22:	9201      	str	r2, [sp, #4]
 8010a24:	9a02      	ldr	r2, [sp, #8]
 8010a26:	9303      	str	r3, [sp, #12]
 8010a28:	429a      	cmp	r2, r3
 8010a2a:	d80c      	bhi.n	8010a46 <__multiply+0x9e>
 8010a2c:	2e00      	cmp	r6, #0
 8010a2e:	dd03      	ble.n	8010a38 <__multiply+0x90>
 8010a30:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8010a34:	2b00      	cmp	r3, #0
 8010a36:	d05a      	beq.n	8010aee <__multiply+0x146>
 8010a38:	6106      	str	r6, [r0, #16]
 8010a3a:	b005      	add	sp, #20
 8010a3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010a40:	f843 2b04 	str.w	r2, [r3], #4
 8010a44:	e7d8      	b.n	80109f8 <__multiply+0x50>
 8010a46:	f8b3 a000 	ldrh.w	sl, [r3]
 8010a4a:	f1ba 0f00 	cmp.w	sl, #0
 8010a4e:	d024      	beq.n	8010a9a <__multiply+0xf2>
 8010a50:	f104 0e14 	add.w	lr, r4, #20
 8010a54:	46a9      	mov	r9, r5
 8010a56:	f04f 0c00 	mov.w	ip, #0
 8010a5a:	f85e 2b04 	ldr.w	r2, [lr], #4
 8010a5e:	f8d9 1000 	ldr.w	r1, [r9]
 8010a62:	fa1f fb82 	uxth.w	fp, r2
 8010a66:	b289      	uxth	r1, r1
 8010a68:	fb0a 110b 	mla	r1, sl, fp, r1
 8010a6c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8010a70:	f8d9 2000 	ldr.w	r2, [r9]
 8010a74:	4461      	add	r1, ip
 8010a76:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010a7a:	fb0a c20b 	mla	r2, sl, fp, ip
 8010a7e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8010a82:	b289      	uxth	r1, r1
 8010a84:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8010a88:	4577      	cmp	r7, lr
 8010a8a:	f849 1b04 	str.w	r1, [r9], #4
 8010a8e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8010a92:	d8e2      	bhi.n	8010a5a <__multiply+0xb2>
 8010a94:	9a01      	ldr	r2, [sp, #4]
 8010a96:	f845 c002 	str.w	ip, [r5, r2]
 8010a9a:	9a03      	ldr	r2, [sp, #12]
 8010a9c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8010aa0:	3304      	adds	r3, #4
 8010aa2:	f1b9 0f00 	cmp.w	r9, #0
 8010aa6:	d020      	beq.n	8010aea <__multiply+0x142>
 8010aa8:	6829      	ldr	r1, [r5, #0]
 8010aaa:	f104 0c14 	add.w	ip, r4, #20
 8010aae:	46ae      	mov	lr, r5
 8010ab0:	f04f 0a00 	mov.w	sl, #0
 8010ab4:	f8bc b000 	ldrh.w	fp, [ip]
 8010ab8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8010abc:	fb09 220b 	mla	r2, r9, fp, r2
 8010ac0:	4492      	add	sl, r2
 8010ac2:	b289      	uxth	r1, r1
 8010ac4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8010ac8:	f84e 1b04 	str.w	r1, [lr], #4
 8010acc:	f85c 2b04 	ldr.w	r2, [ip], #4
 8010ad0:	f8be 1000 	ldrh.w	r1, [lr]
 8010ad4:	0c12      	lsrs	r2, r2, #16
 8010ad6:	fb09 1102 	mla	r1, r9, r2, r1
 8010ada:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8010ade:	4567      	cmp	r7, ip
 8010ae0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8010ae4:	d8e6      	bhi.n	8010ab4 <__multiply+0x10c>
 8010ae6:	9a01      	ldr	r2, [sp, #4]
 8010ae8:	50a9      	str	r1, [r5, r2]
 8010aea:	3504      	adds	r5, #4
 8010aec:	e79a      	b.n	8010a24 <__multiply+0x7c>
 8010aee:	3e01      	subs	r6, #1
 8010af0:	e79c      	b.n	8010a2c <__multiply+0x84>
 8010af2:	bf00      	nop
 8010af4:	0801358f 	.word	0x0801358f
 8010af8:	0801361c 	.word	0x0801361c

08010afc <__pow5mult>:
 8010afc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8010b00:	4615      	mov	r5, r2
 8010b02:	f012 0203 	ands.w	r2, r2, #3
 8010b06:	4606      	mov	r6, r0
 8010b08:	460f      	mov	r7, r1
 8010b0a:	d007      	beq.n	8010b1c <__pow5mult+0x20>
 8010b0c:	4c25      	ldr	r4, [pc, #148]	; (8010ba4 <__pow5mult+0xa8>)
 8010b0e:	3a01      	subs	r2, #1
 8010b10:	2300      	movs	r3, #0
 8010b12:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8010b16:	f7ff fe51 	bl	80107bc <__multadd>
 8010b1a:	4607      	mov	r7, r0
 8010b1c:	10ad      	asrs	r5, r5, #2
 8010b1e:	d03d      	beq.n	8010b9c <__pow5mult+0xa0>
 8010b20:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8010b22:	b97c      	cbnz	r4, 8010b44 <__pow5mult+0x48>
 8010b24:	2010      	movs	r0, #16
 8010b26:	f7ff fdcd 	bl	80106c4 <malloc>
 8010b2a:	4602      	mov	r2, r0
 8010b2c:	6270      	str	r0, [r6, #36]	; 0x24
 8010b2e:	b928      	cbnz	r0, 8010b3c <__pow5mult+0x40>
 8010b30:	4b1d      	ldr	r3, [pc, #116]	; (8010ba8 <__pow5mult+0xac>)
 8010b32:	481e      	ldr	r0, [pc, #120]	; (8010bac <__pow5mult+0xb0>)
 8010b34:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8010b38:	f000 fd6c 	bl	8011614 <__assert_func>
 8010b3c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8010b40:	6004      	str	r4, [r0, #0]
 8010b42:	60c4      	str	r4, [r0, #12]
 8010b44:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8010b48:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8010b4c:	b94c      	cbnz	r4, 8010b62 <__pow5mult+0x66>
 8010b4e:	f240 2171 	movw	r1, #625	; 0x271
 8010b52:	4630      	mov	r0, r6
 8010b54:	f7ff ff12 	bl	801097c <__i2b>
 8010b58:	2300      	movs	r3, #0
 8010b5a:	f8c8 0008 	str.w	r0, [r8, #8]
 8010b5e:	4604      	mov	r4, r0
 8010b60:	6003      	str	r3, [r0, #0]
 8010b62:	f04f 0900 	mov.w	r9, #0
 8010b66:	07eb      	lsls	r3, r5, #31
 8010b68:	d50a      	bpl.n	8010b80 <__pow5mult+0x84>
 8010b6a:	4639      	mov	r1, r7
 8010b6c:	4622      	mov	r2, r4
 8010b6e:	4630      	mov	r0, r6
 8010b70:	f7ff ff1a 	bl	80109a8 <__multiply>
 8010b74:	4639      	mov	r1, r7
 8010b76:	4680      	mov	r8, r0
 8010b78:	4630      	mov	r0, r6
 8010b7a:	f7ff fdfd 	bl	8010778 <_Bfree>
 8010b7e:	4647      	mov	r7, r8
 8010b80:	106d      	asrs	r5, r5, #1
 8010b82:	d00b      	beq.n	8010b9c <__pow5mult+0xa0>
 8010b84:	6820      	ldr	r0, [r4, #0]
 8010b86:	b938      	cbnz	r0, 8010b98 <__pow5mult+0x9c>
 8010b88:	4622      	mov	r2, r4
 8010b8a:	4621      	mov	r1, r4
 8010b8c:	4630      	mov	r0, r6
 8010b8e:	f7ff ff0b 	bl	80109a8 <__multiply>
 8010b92:	6020      	str	r0, [r4, #0]
 8010b94:	f8c0 9000 	str.w	r9, [r0]
 8010b98:	4604      	mov	r4, r0
 8010b9a:	e7e4      	b.n	8010b66 <__pow5mult+0x6a>
 8010b9c:	4638      	mov	r0, r7
 8010b9e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8010ba2:	bf00      	nop
 8010ba4:	08013768 	.word	0x08013768
 8010ba8:	0801351d 	.word	0x0801351d
 8010bac:	0801361c 	.word	0x0801361c

08010bb0 <__lshift>:
 8010bb0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010bb4:	460c      	mov	r4, r1
 8010bb6:	6849      	ldr	r1, [r1, #4]
 8010bb8:	6923      	ldr	r3, [r4, #16]
 8010bba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8010bbe:	68a3      	ldr	r3, [r4, #8]
 8010bc0:	4607      	mov	r7, r0
 8010bc2:	4691      	mov	r9, r2
 8010bc4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8010bc8:	f108 0601 	add.w	r6, r8, #1
 8010bcc:	42b3      	cmp	r3, r6
 8010bce:	db0b      	blt.n	8010be8 <__lshift+0x38>
 8010bd0:	4638      	mov	r0, r7
 8010bd2:	f7ff fd91 	bl	80106f8 <_Balloc>
 8010bd6:	4605      	mov	r5, r0
 8010bd8:	b948      	cbnz	r0, 8010bee <__lshift+0x3e>
 8010bda:	4602      	mov	r2, r0
 8010bdc:	4b2a      	ldr	r3, [pc, #168]	; (8010c88 <__lshift+0xd8>)
 8010bde:	482b      	ldr	r0, [pc, #172]	; (8010c8c <__lshift+0xdc>)
 8010be0:	f240 11d9 	movw	r1, #473	; 0x1d9
 8010be4:	f000 fd16 	bl	8011614 <__assert_func>
 8010be8:	3101      	adds	r1, #1
 8010bea:	005b      	lsls	r3, r3, #1
 8010bec:	e7ee      	b.n	8010bcc <__lshift+0x1c>
 8010bee:	2300      	movs	r3, #0
 8010bf0:	f100 0114 	add.w	r1, r0, #20
 8010bf4:	f100 0210 	add.w	r2, r0, #16
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	4553      	cmp	r3, sl
 8010bfc:	db37      	blt.n	8010c6e <__lshift+0xbe>
 8010bfe:	6920      	ldr	r0, [r4, #16]
 8010c00:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8010c04:	f104 0314 	add.w	r3, r4, #20
 8010c08:	f019 091f 	ands.w	r9, r9, #31
 8010c0c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010c10:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8010c14:	d02f      	beq.n	8010c76 <__lshift+0xc6>
 8010c16:	f1c9 0e20 	rsb	lr, r9, #32
 8010c1a:	468a      	mov	sl, r1
 8010c1c:	f04f 0c00 	mov.w	ip, #0
 8010c20:	681a      	ldr	r2, [r3, #0]
 8010c22:	fa02 f209 	lsl.w	r2, r2, r9
 8010c26:	ea42 020c 	orr.w	r2, r2, ip
 8010c2a:	f84a 2b04 	str.w	r2, [sl], #4
 8010c2e:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c32:	4298      	cmp	r0, r3
 8010c34:	fa22 fc0e 	lsr.w	ip, r2, lr
 8010c38:	d8f2      	bhi.n	8010c20 <__lshift+0x70>
 8010c3a:	1b03      	subs	r3, r0, r4
 8010c3c:	3b15      	subs	r3, #21
 8010c3e:	f023 0303 	bic.w	r3, r3, #3
 8010c42:	3304      	adds	r3, #4
 8010c44:	f104 0215 	add.w	r2, r4, #21
 8010c48:	4290      	cmp	r0, r2
 8010c4a:	bf38      	it	cc
 8010c4c:	2304      	movcc	r3, #4
 8010c4e:	f841 c003 	str.w	ip, [r1, r3]
 8010c52:	f1bc 0f00 	cmp.w	ip, #0
 8010c56:	d001      	beq.n	8010c5c <__lshift+0xac>
 8010c58:	f108 0602 	add.w	r6, r8, #2
 8010c5c:	3e01      	subs	r6, #1
 8010c5e:	4638      	mov	r0, r7
 8010c60:	612e      	str	r6, [r5, #16]
 8010c62:	4621      	mov	r1, r4
 8010c64:	f7ff fd88 	bl	8010778 <_Bfree>
 8010c68:	4628      	mov	r0, r5
 8010c6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010c6e:	f842 0f04 	str.w	r0, [r2, #4]!
 8010c72:	3301      	adds	r3, #1
 8010c74:	e7c1      	b.n	8010bfa <__lshift+0x4a>
 8010c76:	3904      	subs	r1, #4
 8010c78:	f853 2b04 	ldr.w	r2, [r3], #4
 8010c7c:	f841 2f04 	str.w	r2, [r1, #4]!
 8010c80:	4298      	cmp	r0, r3
 8010c82:	d8f9      	bhi.n	8010c78 <__lshift+0xc8>
 8010c84:	e7ea      	b.n	8010c5c <__lshift+0xac>
 8010c86:	bf00      	nop
 8010c88:	0801358f 	.word	0x0801358f
 8010c8c:	0801361c 	.word	0x0801361c

08010c90 <__mcmp>:
 8010c90:	b530      	push	{r4, r5, lr}
 8010c92:	6902      	ldr	r2, [r0, #16]
 8010c94:	690c      	ldr	r4, [r1, #16]
 8010c96:	1b12      	subs	r2, r2, r4
 8010c98:	d10e      	bne.n	8010cb8 <__mcmp+0x28>
 8010c9a:	f100 0314 	add.w	r3, r0, #20
 8010c9e:	3114      	adds	r1, #20
 8010ca0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8010ca4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8010ca8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8010cac:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8010cb0:	42a5      	cmp	r5, r4
 8010cb2:	d003      	beq.n	8010cbc <__mcmp+0x2c>
 8010cb4:	d305      	bcc.n	8010cc2 <__mcmp+0x32>
 8010cb6:	2201      	movs	r2, #1
 8010cb8:	4610      	mov	r0, r2
 8010cba:	bd30      	pop	{r4, r5, pc}
 8010cbc:	4283      	cmp	r3, r0
 8010cbe:	d3f3      	bcc.n	8010ca8 <__mcmp+0x18>
 8010cc0:	e7fa      	b.n	8010cb8 <__mcmp+0x28>
 8010cc2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8010cc6:	e7f7      	b.n	8010cb8 <__mcmp+0x28>

08010cc8 <__mdiff>:
 8010cc8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010ccc:	460c      	mov	r4, r1
 8010cce:	4606      	mov	r6, r0
 8010cd0:	4611      	mov	r1, r2
 8010cd2:	4620      	mov	r0, r4
 8010cd4:	4690      	mov	r8, r2
 8010cd6:	f7ff ffdb 	bl	8010c90 <__mcmp>
 8010cda:	1e05      	subs	r5, r0, #0
 8010cdc:	d110      	bne.n	8010d00 <__mdiff+0x38>
 8010cde:	4629      	mov	r1, r5
 8010ce0:	4630      	mov	r0, r6
 8010ce2:	f7ff fd09 	bl	80106f8 <_Balloc>
 8010ce6:	b930      	cbnz	r0, 8010cf6 <__mdiff+0x2e>
 8010ce8:	4b3a      	ldr	r3, [pc, #232]	; (8010dd4 <__mdiff+0x10c>)
 8010cea:	4602      	mov	r2, r0
 8010cec:	f240 2132 	movw	r1, #562	; 0x232
 8010cf0:	4839      	ldr	r0, [pc, #228]	; (8010dd8 <__mdiff+0x110>)
 8010cf2:	f000 fc8f 	bl	8011614 <__assert_func>
 8010cf6:	2301      	movs	r3, #1
 8010cf8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8010cfc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010d00:	bfa4      	itt	ge
 8010d02:	4643      	movge	r3, r8
 8010d04:	46a0      	movge	r8, r4
 8010d06:	4630      	mov	r0, r6
 8010d08:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8010d0c:	bfa6      	itte	ge
 8010d0e:	461c      	movge	r4, r3
 8010d10:	2500      	movge	r5, #0
 8010d12:	2501      	movlt	r5, #1
 8010d14:	f7ff fcf0 	bl	80106f8 <_Balloc>
 8010d18:	b920      	cbnz	r0, 8010d24 <__mdiff+0x5c>
 8010d1a:	4b2e      	ldr	r3, [pc, #184]	; (8010dd4 <__mdiff+0x10c>)
 8010d1c:	4602      	mov	r2, r0
 8010d1e:	f44f 7110 	mov.w	r1, #576	; 0x240
 8010d22:	e7e5      	b.n	8010cf0 <__mdiff+0x28>
 8010d24:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8010d28:	6926      	ldr	r6, [r4, #16]
 8010d2a:	60c5      	str	r5, [r0, #12]
 8010d2c:	f104 0914 	add.w	r9, r4, #20
 8010d30:	f108 0514 	add.w	r5, r8, #20
 8010d34:	f100 0e14 	add.w	lr, r0, #20
 8010d38:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8010d3c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8010d40:	f108 0210 	add.w	r2, r8, #16
 8010d44:	46f2      	mov	sl, lr
 8010d46:	2100      	movs	r1, #0
 8010d48:	f859 3b04 	ldr.w	r3, [r9], #4
 8010d4c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8010d50:	fa1f f883 	uxth.w	r8, r3
 8010d54:	fa11 f18b 	uxtah	r1, r1, fp
 8010d58:	0c1b      	lsrs	r3, r3, #16
 8010d5a:	eba1 0808 	sub.w	r8, r1, r8
 8010d5e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8010d62:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8010d66:	fa1f f888 	uxth.w	r8, r8
 8010d6a:	1419      	asrs	r1, r3, #16
 8010d6c:	454e      	cmp	r6, r9
 8010d6e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8010d72:	f84a 3b04 	str.w	r3, [sl], #4
 8010d76:	d8e7      	bhi.n	8010d48 <__mdiff+0x80>
 8010d78:	1b33      	subs	r3, r6, r4
 8010d7a:	3b15      	subs	r3, #21
 8010d7c:	f023 0303 	bic.w	r3, r3, #3
 8010d80:	3304      	adds	r3, #4
 8010d82:	3415      	adds	r4, #21
 8010d84:	42a6      	cmp	r6, r4
 8010d86:	bf38      	it	cc
 8010d88:	2304      	movcc	r3, #4
 8010d8a:	441d      	add	r5, r3
 8010d8c:	4473      	add	r3, lr
 8010d8e:	469e      	mov	lr, r3
 8010d90:	462e      	mov	r6, r5
 8010d92:	4566      	cmp	r6, ip
 8010d94:	d30e      	bcc.n	8010db4 <__mdiff+0xec>
 8010d96:	f10c 0203 	add.w	r2, ip, #3
 8010d9a:	1b52      	subs	r2, r2, r5
 8010d9c:	f022 0203 	bic.w	r2, r2, #3
 8010da0:	3d03      	subs	r5, #3
 8010da2:	45ac      	cmp	ip, r5
 8010da4:	bf38      	it	cc
 8010da6:	2200      	movcc	r2, #0
 8010da8:	441a      	add	r2, r3
 8010daa:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8010dae:	b17b      	cbz	r3, 8010dd0 <__mdiff+0x108>
 8010db0:	6107      	str	r7, [r0, #16]
 8010db2:	e7a3      	b.n	8010cfc <__mdiff+0x34>
 8010db4:	f856 8b04 	ldr.w	r8, [r6], #4
 8010db8:	fa11 f288 	uxtah	r2, r1, r8
 8010dbc:	1414      	asrs	r4, r2, #16
 8010dbe:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8010dc2:	b292      	uxth	r2, r2
 8010dc4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8010dc8:	f84e 2b04 	str.w	r2, [lr], #4
 8010dcc:	1421      	asrs	r1, r4, #16
 8010dce:	e7e0      	b.n	8010d92 <__mdiff+0xca>
 8010dd0:	3f01      	subs	r7, #1
 8010dd2:	e7ea      	b.n	8010daa <__mdiff+0xe2>
 8010dd4:	0801358f 	.word	0x0801358f
 8010dd8:	0801361c 	.word	0x0801361c

08010ddc <__ulp>:
 8010ddc:	b082      	sub	sp, #8
 8010dde:	ed8d 0b00 	vstr	d0, [sp]
 8010de2:	9b01      	ldr	r3, [sp, #4]
 8010de4:	4912      	ldr	r1, [pc, #72]	; (8010e30 <__ulp+0x54>)
 8010de6:	4019      	ands	r1, r3
 8010de8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8010dec:	2900      	cmp	r1, #0
 8010dee:	dd05      	ble.n	8010dfc <__ulp+0x20>
 8010df0:	2200      	movs	r2, #0
 8010df2:	460b      	mov	r3, r1
 8010df4:	ec43 2b10 	vmov	d0, r2, r3
 8010df8:	b002      	add	sp, #8
 8010dfa:	4770      	bx	lr
 8010dfc:	4249      	negs	r1, r1
 8010dfe:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8010e02:	ea4f 5021 	mov.w	r0, r1, asr #20
 8010e06:	f04f 0200 	mov.w	r2, #0
 8010e0a:	f04f 0300 	mov.w	r3, #0
 8010e0e:	da04      	bge.n	8010e1a <__ulp+0x3e>
 8010e10:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8010e14:	fa41 f300 	asr.w	r3, r1, r0
 8010e18:	e7ec      	b.n	8010df4 <__ulp+0x18>
 8010e1a:	f1a0 0114 	sub.w	r1, r0, #20
 8010e1e:	291e      	cmp	r1, #30
 8010e20:	bfda      	itte	le
 8010e22:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8010e26:	fa20 f101 	lsrle.w	r1, r0, r1
 8010e2a:	2101      	movgt	r1, #1
 8010e2c:	460a      	mov	r2, r1
 8010e2e:	e7e1      	b.n	8010df4 <__ulp+0x18>
 8010e30:	7ff00000 	.word	0x7ff00000

08010e34 <__b2d>:
 8010e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010e36:	6905      	ldr	r5, [r0, #16]
 8010e38:	f100 0714 	add.w	r7, r0, #20
 8010e3c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8010e40:	1f2e      	subs	r6, r5, #4
 8010e42:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8010e46:	4620      	mov	r0, r4
 8010e48:	f7ff fd48 	bl	80108dc <__hi0bits>
 8010e4c:	f1c0 0320 	rsb	r3, r0, #32
 8010e50:	280a      	cmp	r0, #10
 8010e52:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8010ed0 <__b2d+0x9c>
 8010e56:	600b      	str	r3, [r1, #0]
 8010e58:	dc14      	bgt.n	8010e84 <__b2d+0x50>
 8010e5a:	f1c0 0e0b 	rsb	lr, r0, #11
 8010e5e:	fa24 f10e 	lsr.w	r1, r4, lr
 8010e62:	42b7      	cmp	r7, r6
 8010e64:	ea41 030c 	orr.w	r3, r1, ip
 8010e68:	bf34      	ite	cc
 8010e6a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010e6e:	2100      	movcs	r1, #0
 8010e70:	3015      	adds	r0, #21
 8010e72:	fa04 f000 	lsl.w	r0, r4, r0
 8010e76:	fa21 f10e 	lsr.w	r1, r1, lr
 8010e7a:	ea40 0201 	orr.w	r2, r0, r1
 8010e7e:	ec43 2b10 	vmov	d0, r2, r3
 8010e82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8010e84:	42b7      	cmp	r7, r6
 8010e86:	bf3a      	itte	cc
 8010e88:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8010e8c:	f1a5 0608 	subcc.w	r6, r5, #8
 8010e90:	2100      	movcs	r1, #0
 8010e92:	380b      	subs	r0, #11
 8010e94:	d017      	beq.n	8010ec6 <__b2d+0x92>
 8010e96:	f1c0 0c20 	rsb	ip, r0, #32
 8010e9a:	fa04 f500 	lsl.w	r5, r4, r0
 8010e9e:	42be      	cmp	r6, r7
 8010ea0:	fa21 f40c 	lsr.w	r4, r1, ip
 8010ea4:	ea45 0504 	orr.w	r5, r5, r4
 8010ea8:	bf8c      	ite	hi
 8010eaa:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8010eae:	2400      	movls	r4, #0
 8010eb0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8010eb4:	fa01 f000 	lsl.w	r0, r1, r0
 8010eb8:	fa24 f40c 	lsr.w	r4, r4, ip
 8010ebc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8010ec0:	ea40 0204 	orr.w	r2, r0, r4
 8010ec4:	e7db      	b.n	8010e7e <__b2d+0x4a>
 8010ec6:	ea44 030c 	orr.w	r3, r4, ip
 8010eca:	460a      	mov	r2, r1
 8010ecc:	e7d7      	b.n	8010e7e <__b2d+0x4a>
 8010ece:	bf00      	nop
 8010ed0:	3ff00000 	.word	0x3ff00000

08010ed4 <__d2b>:
 8010ed4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8010ed8:	4689      	mov	r9, r1
 8010eda:	2101      	movs	r1, #1
 8010edc:	ec57 6b10 	vmov	r6, r7, d0
 8010ee0:	4690      	mov	r8, r2
 8010ee2:	f7ff fc09 	bl	80106f8 <_Balloc>
 8010ee6:	4604      	mov	r4, r0
 8010ee8:	b930      	cbnz	r0, 8010ef8 <__d2b+0x24>
 8010eea:	4602      	mov	r2, r0
 8010eec:	4b25      	ldr	r3, [pc, #148]	; (8010f84 <__d2b+0xb0>)
 8010eee:	4826      	ldr	r0, [pc, #152]	; (8010f88 <__d2b+0xb4>)
 8010ef0:	f240 310a 	movw	r1, #778	; 0x30a
 8010ef4:	f000 fb8e 	bl	8011614 <__assert_func>
 8010ef8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8010efc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8010f00:	bb35      	cbnz	r5, 8010f50 <__d2b+0x7c>
 8010f02:	2e00      	cmp	r6, #0
 8010f04:	9301      	str	r3, [sp, #4]
 8010f06:	d028      	beq.n	8010f5a <__d2b+0x86>
 8010f08:	4668      	mov	r0, sp
 8010f0a:	9600      	str	r6, [sp, #0]
 8010f0c:	f7ff fd06 	bl	801091c <__lo0bits>
 8010f10:	9900      	ldr	r1, [sp, #0]
 8010f12:	b300      	cbz	r0, 8010f56 <__d2b+0x82>
 8010f14:	9a01      	ldr	r2, [sp, #4]
 8010f16:	f1c0 0320 	rsb	r3, r0, #32
 8010f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8010f1e:	430b      	orrs	r3, r1
 8010f20:	40c2      	lsrs	r2, r0
 8010f22:	6163      	str	r3, [r4, #20]
 8010f24:	9201      	str	r2, [sp, #4]
 8010f26:	9b01      	ldr	r3, [sp, #4]
 8010f28:	61a3      	str	r3, [r4, #24]
 8010f2a:	2b00      	cmp	r3, #0
 8010f2c:	bf14      	ite	ne
 8010f2e:	2202      	movne	r2, #2
 8010f30:	2201      	moveq	r2, #1
 8010f32:	6122      	str	r2, [r4, #16]
 8010f34:	b1d5      	cbz	r5, 8010f6c <__d2b+0x98>
 8010f36:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8010f3a:	4405      	add	r5, r0
 8010f3c:	f8c9 5000 	str.w	r5, [r9]
 8010f40:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8010f44:	f8c8 0000 	str.w	r0, [r8]
 8010f48:	4620      	mov	r0, r4
 8010f4a:	b003      	add	sp, #12
 8010f4c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010f50:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8010f54:	e7d5      	b.n	8010f02 <__d2b+0x2e>
 8010f56:	6161      	str	r1, [r4, #20]
 8010f58:	e7e5      	b.n	8010f26 <__d2b+0x52>
 8010f5a:	a801      	add	r0, sp, #4
 8010f5c:	f7ff fcde 	bl	801091c <__lo0bits>
 8010f60:	9b01      	ldr	r3, [sp, #4]
 8010f62:	6163      	str	r3, [r4, #20]
 8010f64:	2201      	movs	r2, #1
 8010f66:	6122      	str	r2, [r4, #16]
 8010f68:	3020      	adds	r0, #32
 8010f6a:	e7e3      	b.n	8010f34 <__d2b+0x60>
 8010f6c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8010f70:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8010f74:	f8c9 0000 	str.w	r0, [r9]
 8010f78:	6918      	ldr	r0, [r3, #16]
 8010f7a:	f7ff fcaf 	bl	80108dc <__hi0bits>
 8010f7e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8010f82:	e7df      	b.n	8010f44 <__d2b+0x70>
 8010f84:	0801358f 	.word	0x0801358f
 8010f88:	0801361c 	.word	0x0801361c

08010f8c <__ratio>:
 8010f8c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010f90:	4688      	mov	r8, r1
 8010f92:	4669      	mov	r1, sp
 8010f94:	4681      	mov	r9, r0
 8010f96:	f7ff ff4d 	bl	8010e34 <__b2d>
 8010f9a:	a901      	add	r1, sp, #4
 8010f9c:	4640      	mov	r0, r8
 8010f9e:	ec55 4b10 	vmov	r4, r5, d0
 8010fa2:	f7ff ff47 	bl	8010e34 <__b2d>
 8010fa6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8010faa:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8010fae:	eba3 0c02 	sub.w	ip, r3, r2
 8010fb2:	e9dd 3200 	ldrd	r3, r2, [sp]
 8010fb6:	1a9b      	subs	r3, r3, r2
 8010fb8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8010fbc:	ec51 0b10 	vmov	r0, r1, d0
 8010fc0:	2b00      	cmp	r3, #0
 8010fc2:	bfd6      	itet	le
 8010fc4:	460a      	movle	r2, r1
 8010fc6:	462a      	movgt	r2, r5
 8010fc8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8010fcc:	468b      	mov	fp, r1
 8010fce:	462f      	mov	r7, r5
 8010fd0:	bfd4      	ite	le
 8010fd2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8010fd6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8010fda:	4620      	mov	r0, r4
 8010fdc:	ee10 2a10 	vmov	r2, s0
 8010fe0:	465b      	mov	r3, fp
 8010fe2:	4639      	mov	r1, r7
 8010fe4:	f7ef fc32 	bl	800084c <__aeabi_ddiv>
 8010fe8:	ec41 0b10 	vmov	d0, r0, r1
 8010fec:	b003      	add	sp, #12
 8010fee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08010ff2 <__copybits>:
 8010ff2:	3901      	subs	r1, #1
 8010ff4:	b570      	push	{r4, r5, r6, lr}
 8010ff6:	1149      	asrs	r1, r1, #5
 8010ff8:	6914      	ldr	r4, [r2, #16]
 8010ffa:	3101      	adds	r1, #1
 8010ffc:	f102 0314 	add.w	r3, r2, #20
 8011000:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011004:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011008:	1f05      	subs	r5, r0, #4
 801100a:	42a3      	cmp	r3, r4
 801100c:	d30c      	bcc.n	8011028 <__copybits+0x36>
 801100e:	1aa3      	subs	r3, r4, r2
 8011010:	3b11      	subs	r3, #17
 8011012:	f023 0303 	bic.w	r3, r3, #3
 8011016:	3211      	adds	r2, #17
 8011018:	42a2      	cmp	r2, r4
 801101a:	bf88      	it	hi
 801101c:	2300      	movhi	r3, #0
 801101e:	4418      	add	r0, r3
 8011020:	2300      	movs	r3, #0
 8011022:	4288      	cmp	r0, r1
 8011024:	d305      	bcc.n	8011032 <__copybits+0x40>
 8011026:	bd70      	pop	{r4, r5, r6, pc}
 8011028:	f853 6b04 	ldr.w	r6, [r3], #4
 801102c:	f845 6f04 	str.w	r6, [r5, #4]!
 8011030:	e7eb      	b.n	801100a <__copybits+0x18>
 8011032:	f840 3b04 	str.w	r3, [r0], #4
 8011036:	e7f4      	b.n	8011022 <__copybits+0x30>

08011038 <__any_on>:
 8011038:	f100 0214 	add.w	r2, r0, #20
 801103c:	6900      	ldr	r0, [r0, #16]
 801103e:	114b      	asrs	r3, r1, #5
 8011040:	4298      	cmp	r0, r3
 8011042:	b510      	push	{r4, lr}
 8011044:	db11      	blt.n	801106a <__any_on+0x32>
 8011046:	dd0a      	ble.n	801105e <__any_on+0x26>
 8011048:	f011 011f 	ands.w	r1, r1, #31
 801104c:	d007      	beq.n	801105e <__any_on+0x26>
 801104e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011052:	fa24 f001 	lsr.w	r0, r4, r1
 8011056:	fa00 f101 	lsl.w	r1, r0, r1
 801105a:	428c      	cmp	r4, r1
 801105c:	d10b      	bne.n	8011076 <__any_on+0x3e>
 801105e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011062:	4293      	cmp	r3, r2
 8011064:	d803      	bhi.n	801106e <__any_on+0x36>
 8011066:	2000      	movs	r0, #0
 8011068:	bd10      	pop	{r4, pc}
 801106a:	4603      	mov	r3, r0
 801106c:	e7f7      	b.n	801105e <__any_on+0x26>
 801106e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011072:	2900      	cmp	r1, #0
 8011074:	d0f5      	beq.n	8011062 <__any_on+0x2a>
 8011076:	2001      	movs	r0, #1
 8011078:	e7f6      	b.n	8011068 <__any_on+0x30>

0801107a <_calloc_r>:
 801107a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801107c:	fba1 2402 	umull	r2, r4, r1, r2
 8011080:	b94c      	cbnz	r4, 8011096 <_calloc_r+0x1c>
 8011082:	4611      	mov	r1, r2
 8011084:	9201      	str	r2, [sp, #4]
 8011086:	f000 f87b 	bl	8011180 <_malloc_r>
 801108a:	9a01      	ldr	r2, [sp, #4]
 801108c:	4605      	mov	r5, r0
 801108e:	b930      	cbnz	r0, 801109e <_calloc_r+0x24>
 8011090:	4628      	mov	r0, r5
 8011092:	b003      	add	sp, #12
 8011094:	bd30      	pop	{r4, r5, pc}
 8011096:	220c      	movs	r2, #12
 8011098:	6002      	str	r2, [r0, #0]
 801109a:	2500      	movs	r5, #0
 801109c:	e7f8      	b.n	8011090 <_calloc_r+0x16>
 801109e:	4621      	mov	r1, r4
 80110a0:	f7fc fd5e 	bl	800db60 <memset>
 80110a4:	e7f4      	b.n	8011090 <_calloc_r+0x16>
	...

080110a8 <_free_r>:
 80110a8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80110aa:	2900      	cmp	r1, #0
 80110ac:	d044      	beq.n	8011138 <_free_r+0x90>
 80110ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80110b2:	9001      	str	r0, [sp, #4]
 80110b4:	2b00      	cmp	r3, #0
 80110b6:	f1a1 0404 	sub.w	r4, r1, #4
 80110ba:	bfb8      	it	lt
 80110bc:	18e4      	addlt	r4, r4, r3
 80110be:	f000 fb15 	bl	80116ec <__malloc_lock>
 80110c2:	4a1e      	ldr	r2, [pc, #120]	; (801113c <_free_r+0x94>)
 80110c4:	9801      	ldr	r0, [sp, #4]
 80110c6:	6813      	ldr	r3, [r2, #0]
 80110c8:	b933      	cbnz	r3, 80110d8 <_free_r+0x30>
 80110ca:	6063      	str	r3, [r4, #4]
 80110cc:	6014      	str	r4, [r2, #0]
 80110ce:	b003      	add	sp, #12
 80110d0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80110d4:	f000 bb10 	b.w	80116f8 <__malloc_unlock>
 80110d8:	42a3      	cmp	r3, r4
 80110da:	d908      	bls.n	80110ee <_free_r+0x46>
 80110dc:	6825      	ldr	r5, [r4, #0]
 80110de:	1961      	adds	r1, r4, r5
 80110e0:	428b      	cmp	r3, r1
 80110e2:	bf01      	itttt	eq
 80110e4:	6819      	ldreq	r1, [r3, #0]
 80110e6:	685b      	ldreq	r3, [r3, #4]
 80110e8:	1949      	addeq	r1, r1, r5
 80110ea:	6021      	streq	r1, [r4, #0]
 80110ec:	e7ed      	b.n	80110ca <_free_r+0x22>
 80110ee:	461a      	mov	r2, r3
 80110f0:	685b      	ldr	r3, [r3, #4]
 80110f2:	b10b      	cbz	r3, 80110f8 <_free_r+0x50>
 80110f4:	42a3      	cmp	r3, r4
 80110f6:	d9fa      	bls.n	80110ee <_free_r+0x46>
 80110f8:	6811      	ldr	r1, [r2, #0]
 80110fa:	1855      	adds	r5, r2, r1
 80110fc:	42a5      	cmp	r5, r4
 80110fe:	d10b      	bne.n	8011118 <_free_r+0x70>
 8011100:	6824      	ldr	r4, [r4, #0]
 8011102:	4421      	add	r1, r4
 8011104:	1854      	adds	r4, r2, r1
 8011106:	42a3      	cmp	r3, r4
 8011108:	6011      	str	r1, [r2, #0]
 801110a:	d1e0      	bne.n	80110ce <_free_r+0x26>
 801110c:	681c      	ldr	r4, [r3, #0]
 801110e:	685b      	ldr	r3, [r3, #4]
 8011110:	6053      	str	r3, [r2, #4]
 8011112:	4421      	add	r1, r4
 8011114:	6011      	str	r1, [r2, #0]
 8011116:	e7da      	b.n	80110ce <_free_r+0x26>
 8011118:	d902      	bls.n	8011120 <_free_r+0x78>
 801111a:	230c      	movs	r3, #12
 801111c:	6003      	str	r3, [r0, #0]
 801111e:	e7d6      	b.n	80110ce <_free_r+0x26>
 8011120:	6825      	ldr	r5, [r4, #0]
 8011122:	1961      	adds	r1, r4, r5
 8011124:	428b      	cmp	r3, r1
 8011126:	bf04      	itt	eq
 8011128:	6819      	ldreq	r1, [r3, #0]
 801112a:	685b      	ldreq	r3, [r3, #4]
 801112c:	6063      	str	r3, [r4, #4]
 801112e:	bf04      	itt	eq
 8011130:	1949      	addeq	r1, r1, r5
 8011132:	6021      	streq	r1, [r4, #0]
 8011134:	6054      	str	r4, [r2, #4]
 8011136:	e7ca      	b.n	80110ce <_free_r+0x26>
 8011138:	b003      	add	sp, #12
 801113a:	bd30      	pop	{r4, r5, pc}
 801113c:	20002dcc 	.word	0x20002dcc

08011140 <sbrk_aligned>:
 8011140:	b570      	push	{r4, r5, r6, lr}
 8011142:	4e0e      	ldr	r6, [pc, #56]	; (801117c <sbrk_aligned+0x3c>)
 8011144:	460c      	mov	r4, r1
 8011146:	6831      	ldr	r1, [r6, #0]
 8011148:	4605      	mov	r5, r0
 801114a:	b911      	cbnz	r1, 8011152 <sbrk_aligned+0x12>
 801114c:	f000 f9f0 	bl	8011530 <_sbrk_r>
 8011150:	6030      	str	r0, [r6, #0]
 8011152:	4621      	mov	r1, r4
 8011154:	4628      	mov	r0, r5
 8011156:	f000 f9eb 	bl	8011530 <_sbrk_r>
 801115a:	1c43      	adds	r3, r0, #1
 801115c:	d00a      	beq.n	8011174 <sbrk_aligned+0x34>
 801115e:	1cc4      	adds	r4, r0, #3
 8011160:	f024 0403 	bic.w	r4, r4, #3
 8011164:	42a0      	cmp	r0, r4
 8011166:	d007      	beq.n	8011178 <sbrk_aligned+0x38>
 8011168:	1a21      	subs	r1, r4, r0
 801116a:	4628      	mov	r0, r5
 801116c:	f000 f9e0 	bl	8011530 <_sbrk_r>
 8011170:	3001      	adds	r0, #1
 8011172:	d101      	bne.n	8011178 <sbrk_aligned+0x38>
 8011174:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8011178:	4620      	mov	r0, r4
 801117a:	bd70      	pop	{r4, r5, r6, pc}
 801117c:	20002dd0 	.word	0x20002dd0

08011180 <_malloc_r>:
 8011180:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011184:	1ccd      	adds	r5, r1, #3
 8011186:	f025 0503 	bic.w	r5, r5, #3
 801118a:	3508      	adds	r5, #8
 801118c:	2d0c      	cmp	r5, #12
 801118e:	bf38      	it	cc
 8011190:	250c      	movcc	r5, #12
 8011192:	2d00      	cmp	r5, #0
 8011194:	4607      	mov	r7, r0
 8011196:	db01      	blt.n	801119c <_malloc_r+0x1c>
 8011198:	42a9      	cmp	r1, r5
 801119a:	d905      	bls.n	80111a8 <_malloc_r+0x28>
 801119c:	230c      	movs	r3, #12
 801119e:	603b      	str	r3, [r7, #0]
 80111a0:	2600      	movs	r6, #0
 80111a2:	4630      	mov	r0, r6
 80111a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80111a8:	4e2e      	ldr	r6, [pc, #184]	; (8011264 <_malloc_r+0xe4>)
 80111aa:	f000 fa9f 	bl	80116ec <__malloc_lock>
 80111ae:	6833      	ldr	r3, [r6, #0]
 80111b0:	461c      	mov	r4, r3
 80111b2:	bb34      	cbnz	r4, 8011202 <_malloc_r+0x82>
 80111b4:	4629      	mov	r1, r5
 80111b6:	4638      	mov	r0, r7
 80111b8:	f7ff ffc2 	bl	8011140 <sbrk_aligned>
 80111bc:	1c43      	adds	r3, r0, #1
 80111be:	4604      	mov	r4, r0
 80111c0:	d14d      	bne.n	801125e <_malloc_r+0xde>
 80111c2:	6834      	ldr	r4, [r6, #0]
 80111c4:	4626      	mov	r6, r4
 80111c6:	2e00      	cmp	r6, #0
 80111c8:	d140      	bne.n	801124c <_malloc_r+0xcc>
 80111ca:	6823      	ldr	r3, [r4, #0]
 80111cc:	4631      	mov	r1, r6
 80111ce:	4638      	mov	r0, r7
 80111d0:	eb04 0803 	add.w	r8, r4, r3
 80111d4:	f000 f9ac 	bl	8011530 <_sbrk_r>
 80111d8:	4580      	cmp	r8, r0
 80111da:	d13a      	bne.n	8011252 <_malloc_r+0xd2>
 80111dc:	6821      	ldr	r1, [r4, #0]
 80111de:	3503      	adds	r5, #3
 80111e0:	1a6d      	subs	r5, r5, r1
 80111e2:	f025 0503 	bic.w	r5, r5, #3
 80111e6:	3508      	adds	r5, #8
 80111e8:	2d0c      	cmp	r5, #12
 80111ea:	bf38      	it	cc
 80111ec:	250c      	movcc	r5, #12
 80111ee:	4629      	mov	r1, r5
 80111f0:	4638      	mov	r0, r7
 80111f2:	f7ff ffa5 	bl	8011140 <sbrk_aligned>
 80111f6:	3001      	adds	r0, #1
 80111f8:	d02b      	beq.n	8011252 <_malloc_r+0xd2>
 80111fa:	6823      	ldr	r3, [r4, #0]
 80111fc:	442b      	add	r3, r5
 80111fe:	6023      	str	r3, [r4, #0]
 8011200:	e00e      	b.n	8011220 <_malloc_r+0xa0>
 8011202:	6822      	ldr	r2, [r4, #0]
 8011204:	1b52      	subs	r2, r2, r5
 8011206:	d41e      	bmi.n	8011246 <_malloc_r+0xc6>
 8011208:	2a0b      	cmp	r2, #11
 801120a:	d916      	bls.n	801123a <_malloc_r+0xba>
 801120c:	1961      	adds	r1, r4, r5
 801120e:	42a3      	cmp	r3, r4
 8011210:	6025      	str	r5, [r4, #0]
 8011212:	bf18      	it	ne
 8011214:	6059      	strne	r1, [r3, #4]
 8011216:	6863      	ldr	r3, [r4, #4]
 8011218:	bf08      	it	eq
 801121a:	6031      	streq	r1, [r6, #0]
 801121c:	5162      	str	r2, [r4, r5]
 801121e:	604b      	str	r3, [r1, #4]
 8011220:	4638      	mov	r0, r7
 8011222:	f104 060b 	add.w	r6, r4, #11
 8011226:	f000 fa67 	bl	80116f8 <__malloc_unlock>
 801122a:	f026 0607 	bic.w	r6, r6, #7
 801122e:	1d23      	adds	r3, r4, #4
 8011230:	1af2      	subs	r2, r6, r3
 8011232:	d0b6      	beq.n	80111a2 <_malloc_r+0x22>
 8011234:	1b9b      	subs	r3, r3, r6
 8011236:	50a3      	str	r3, [r4, r2]
 8011238:	e7b3      	b.n	80111a2 <_malloc_r+0x22>
 801123a:	6862      	ldr	r2, [r4, #4]
 801123c:	42a3      	cmp	r3, r4
 801123e:	bf0c      	ite	eq
 8011240:	6032      	streq	r2, [r6, #0]
 8011242:	605a      	strne	r2, [r3, #4]
 8011244:	e7ec      	b.n	8011220 <_malloc_r+0xa0>
 8011246:	4623      	mov	r3, r4
 8011248:	6864      	ldr	r4, [r4, #4]
 801124a:	e7b2      	b.n	80111b2 <_malloc_r+0x32>
 801124c:	4634      	mov	r4, r6
 801124e:	6876      	ldr	r6, [r6, #4]
 8011250:	e7b9      	b.n	80111c6 <_malloc_r+0x46>
 8011252:	230c      	movs	r3, #12
 8011254:	603b      	str	r3, [r7, #0]
 8011256:	4638      	mov	r0, r7
 8011258:	f000 fa4e 	bl	80116f8 <__malloc_unlock>
 801125c:	e7a1      	b.n	80111a2 <_malloc_r+0x22>
 801125e:	6025      	str	r5, [r4, #0]
 8011260:	e7de      	b.n	8011220 <_malloc_r+0xa0>
 8011262:	bf00      	nop
 8011264:	20002dcc 	.word	0x20002dcc

08011268 <__ssputs_r>:
 8011268:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801126c:	688e      	ldr	r6, [r1, #8]
 801126e:	429e      	cmp	r6, r3
 8011270:	4682      	mov	sl, r0
 8011272:	460c      	mov	r4, r1
 8011274:	4690      	mov	r8, r2
 8011276:	461f      	mov	r7, r3
 8011278:	d838      	bhi.n	80112ec <__ssputs_r+0x84>
 801127a:	898a      	ldrh	r2, [r1, #12]
 801127c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8011280:	d032      	beq.n	80112e8 <__ssputs_r+0x80>
 8011282:	6825      	ldr	r5, [r4, #0]
 8011284:	6909      	ldr	r1, [r1, #16]
 8011286:	eba5 0901 	sub.w	r9, r5, r1
 801128a:	6965      	ldr	r5, [r4, #20]
 801128c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011290:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011294:	3301      	adds	r3, #1
 8011296:	444b      	add	r3, r9
 8011298:	106d      	asrs	r5, r5, #1
 801129a:	429d      	cmp	r5, r3
 801129c:	bf38      	it	cc
 801129e:	461d      	movcc	r5, r3
 80112a0:	0553      	lsls	r3, r2, #21
 80112a2:	d531      	bpl.n	8011308 <__ssputs_r+0xa0>
 80112a4:	4629      	mov	r1, r5
 80112a6:	f7ff ff6b 	bl	8011180 <_malloc_r>
 80112aa:	4606      	mov	r6, r0
 80112ac:	b950      	cbnz	r0, 80112c4 <__ssputs_r+0x5c>
 80112ae:	230c      	movs	r3, #12
 80112b0:	f8ca 3000 	str.w	r3, [sl]
 80112b4:	89a3      	ldrh	r3, [r4, #12]
 80112b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80112ba:	81a3      	strh	r3, [r4, #12]
 80112bc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80112c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80112c4:	6921      	ldr	r1, [r4, #16]
 80112c6:	464a      	mov	r2, r9
 80112c8:	f7fc fc3c 	bl	800db44 <memcpy>
 80112cc:	89a3      	ldrh	r3, [r4, #12]
 80112ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80112d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80112d6:	81a3      	strh	r3, [r4, #12]
 80112d8:	6126      	str	r6, [r4, #16]
 80112da:	6165      	str	r5, [r4, #20]
 80112dc:	444e      	add	r6, r9
 80112de:	eba5 0509 	sub.w	r5, r5, r9
 80112e2:	6026      	str	r6, [r4, #0]
 80112e4:	60a5      	str	r5, [r4, #8]
 80112e6:	463e      	mov	r6, r7
 80112e8:	42be      	cmp	r6, r7
 80112ea:	d900      	bls.n	80112ee <__ssputs_r+0x86>
 80112ec:	463e      	mov	r6, r7
 80112ee:	6820      	ldr	r0, [r4, #0]
 80112f0:	4632      	mov	r2, r6
 80112f2:	4641      	mov	r1, r8
 80112f4:	f000 f9e0 	bl	80116b8 <memmove>
 80112f8:	68a3      	ldr	r3, [r4, #8]
 80112fa:	1b9b      	subs	r3, r3, r6
 80112fc:	60a3      	str	r3, [r4, #8]
 80112fe:	6823      	ldr	r3, [r4, #0]
 8011300:	4433      	add	r3, r6
 8011302:	6023      	str	r3, [r4, #0]
 8011304:	2000      	movs	r0, #0
 8011306:	e7db      	b.n	80112c0 <__ssputs_r+0x58>
 8011308:	462a      	mov	r2, r5
 801130a:	f000 f9fb 	bl	8011704 <_realloc_r>
 801130e:	4606      	mov	r6, r0
 8011310:	2800      	cmp	r0, #0
 8011312:	d1e1      	bne.n	80112d8 <__ssputs_r+0x70>
 8011314:	6921      	ldr	r1, [r4, #16]
 8011316:	4650      	mov	r0, sl
 8011318:	f7ff fec6 	bl	80110a8 <_free_r>
 801131c:	e7c7      	b.n	80112ae <__ssputs_r+0x46>
	...

08011320 <_svfiprintf_r>:
 8011320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011324:	4698      	mov	r8, r3
 8011326:	898b      	ldrh	r3, [r1, #12]
 8011328:	061b      	lsls	r3, r3, #24
 801132a:	b09d      	sub	sp, #116	; 0x74
 801132c:	4607      	mov	r7, r0
 801132e:	460d      	mov	r5, r1
 8011330:	4614      	mov	r4, r2
 8011332:	d50e      	bpl.n	8011352 <_svfiprintf_r+0x32>
 8011334:	690b      	ldr	r3, [r1, #16]
 8011336:	b963      	cbnz	r3, 8011352 <_svfiprintf_r+0x32>
 8011338:	2140      	movs	r1, #64	; 0x40
 801133a:	f7ff ff21 	bl	8011180 <_malloc_r>
 801133e:	6028      	str	r0, [r5, #0]
 8011340:	6128      	str	r0, [r5, #16]
 8011342:	b920      	cbnz	r0, 801134e <_svfiprintf_r+0x2e>
 8011344:	230c      	movs	r3, #12
 8011346:	603b      	str	r3, [r7, #0]
 8011348:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 801134c:	e0d1      	b.n	80114f2 <_svfiprintf_r+0x1d2>
 801134e:	2340      	movs	r3, #64	; 0x40
 8011350:	616b      	str	r3, [r5, #20]
 8011352:	2300      	movs	r3, #0
 8011354:	9309      	str	r3, [sp, #36]	; 0x24
 8011356:	2320      	movs	r3, #32
 8011358:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801135c:	f8cd 800c 	str.w	r8, [sp, #12]
 8011360:	2330      	movs	r3, #48	; 0x30
 8011362:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 801150c <_svfiprintf_r+0x1ec>
 8011366:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801136a:	f04f 0901 	mov.w	r9, #1
 801136e:	4623      	mov	r3, r4
 8011370:	469a      	mov	sl, r3
 8011372:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011376:	b10a      	cbz	r2, 801137c <_svfiprintf_r+0x5c>
 8011378:	2a25      	cmp	r2, #37	; 0x25
 801137a:	d1f9      	bne.n	8011370 <_svfiprintf_r+0x50>
 801137c:	ebba 0b04 	subs.w	fp, sl, r4
 8011380:	d00b      	beq.n	801139a <_svfiprintf_r+0x7a>
 8011382:	465b      	mov	r3, fp
 8011384:	4622      	mov	r2, r4
 8011386:	4629      	mov	r1, r5
 8011388:	4638      	mov	r0, r7
 801138a:	f7ff ff6d 	bl	8011268 <__ssputs_r>
 801138e:	3001      	adds	r0, #1
 8011390:	f000 80aa 	beq.w	80114e8 <_svfiprintf_r+0x1c8>
 8011394:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011396:	445a      	add	r2, fp
 8011398:	9209      	str	r2, [sp, #36]	; 0x24
 801139a:	f89a 3000 	ldrb.w	r3, [sl]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	f000 80a2 	beq.w	80114e8 <_svfiprintf_r+0x1c8>
 80113a4:	2300      	movs	r3, #0
 80113a6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80113aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80113ae:	f10a 0a01 	add.w	sl, sl, #1
 80113b2:	9304      	str	r3, [sp, #16]
 80113b4:	9307      	str	r3, [sp, #28]
 80113b6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80113ba:	931a      	str	r3, [sp, #104]	; 0x68
 80113bc:	4654      	mov	r4, sl
 80113be:	2205      	movs	r2, #5
 80113c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80113c4:	4851      	ldr	r0, [pc, #324]	; (801150c <_svfiprintf_r+0x1ec>)
 80113c6:	f7ee ff0b 	bl	80001e0 <memchr>
 80113ca:	9a04      	ldr	r2, [sp, #16]
 80113cc:	b9d8      	cbnz	r0, 8011406 <_svfiprintf_r+0xe6>
 80113ce:	06d0      	lsls	r0, r2, #27
 80113d0:	bf44      	itt	mi
 80113d2:	2320      	movmi	r3, #32
 80113d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80113d8:	0711      	lsls	r1, r2, #28
 80113da:	bf44      	itt	mi
 80113dc:	232b      	movmi	r3, #43	; 0x2b
 80113de:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80113e2:	f89a 3000 	ldrb.w	r3, [sl]
 80113e6:	2b2a      	cmp	r3, #42	; 0x2a
 80113e8:	d015      	beq.n	8011416 <_svfiprintf_r+0xf6>
 80113ea:	9a07      	ldr	r2, [sp, #28]
 80113ec:	4654      	mov	r4, sl
 80113ee:	2000      	movs	r0, #0
 80113f0:	f04f 0c0a 	mov.w	ip, #10
 80113f4:	4621      	mov	r1, r4
 80113f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80113fa:	3b30      	subs	r3, #48	; 0x30
 80113fc:	2b09      	cmp	r3, #9
 80113fe:	d94e      	bls.n	801149e <_svfiprintf_r+0x17e>
 8011400:	b1b0      	cbz	r0, 8011430 <_svfiprintf_r+0x110>
 8011402:	9207      	str	r2, [sp, #28]
 8011404:	e014      	b.n	8011430 <_svfiprintf_r+0x110>
 8011406:	eba0 0308 	sub.w	r3, r0, r8
 801140a:	fa09 f303 	lsl.w	r3, r9, r3
 801140e:	4313      	orrs	r3, r2
 8011410:	9304      	str	r3, [sp, #16]
 8011412:	46a2      	mov	sl, r4
 8011414:	e7d2      	b.n	80113bc <_svfiprintf_r+0x9c>
 8011416:	9b03      	ldr	r3, [sp, #12]
 8011418:	1d19      	adds	r1, r3, #4
 801141a:	681b      	ldr	r3, [r3, #0]
 801141c:	9103      	str	r1, [sp, #12]
 801141e:	2b00      	cmp	r3, #0
 8011420:	bfbb      	ittet	lt
 8011422:	425b      	neglt	r3, r3
 8011424:	f042 0202 	orrlt.w	r2, r2, #2
 8011428:	9307      	strge	r3, [sp, #28]
 801142a:	9307      	strlt	r3, [sp, #28]
 801142c:	bfb8      	it	lt
 801142e:	9204      	strlt	r2, [sp, #16]
 8011430:	7823      	ldrb	r3, [r4, #0]
 8011432:	2b2e      	cmp	r3, #46	; 0x2e
 8011434:	d10c      	bne.n	8011450 <_svfiprintf_r+0x130>
 8011436:	7863      	ldrb	r3, [r4, #1]
 8011438:	2b2a      	cmp	r3, #42	; 0x2a
 801143a:	d135      	bne.n	80114a8 <_svfiprintf_r+0x188>
 801143c:	9b03      	ldr	r3, [sp, #12]
 801143e:	1d1a      	adds	r2, r3, #4
 8011440:	681b      	ldr	r3, [r3, #0]
 8011442:	9203      	str	r2, [sp, #12]
 8011444:	2b00      	cmp	r3, #0
 8011446:	bfb8      	it	lt
 8011448:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 801144c:	3402      	adds	r4, #2
 801144e:	9305      	str	r3, [sp, #20]
 8011450:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801151c <_svfiprintf_r+0x1fc>
 8011454:	7821      	ldrb	r1, [r4, #0]
 8011456:	2203      	movs	r2, #3
 8011458:	4650      	mov	r0, sl
 801145a:	f7ee fec1 	bl	80001e0 <memchr>
 801145e:	b140      	cbz	r0, 8011472 <_svfiprintf_r+0x152>
 8011460:	2340      	movs	r3, #64	; 0x40
 8011462:	eba0 000a 	sub.w	r0, r0, sl
 8011466:	fa03 f000 	lsl.w	r0, r3, r0
 801146a:	9b04      	ldr	r3, [sp, #16]
 801146c:	4303      	orrs	r3, r0
 801146e:	3401      	adds	r4, #1
 8011470:	9304      	str	r3, [sp, #16]
 8011472:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011476:	4826      	ldr	r0, [pc, #152]	; (8011510 <_svfiprintf_r+0x1f0>)
 8011478:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801147c:	2206      	movs	r2, #6
 801147e:	f7ee feaf 	bl	80001e0 <memchr>
 8011482:	2800      	cmp	r0, #0
 8011484:	d038      	beq.n	80114f8 <_svfiprintf_r+0x1d8>
 8011486:	4b23      	ldr	r3, [pc, #140]	; (8011514 <_svfiprintf_r+0x1f4>)
 8011488:	bb1b      	cbnz	r3, 80114d2 <_svfiprintf_r+0x1b2>
 801148a:	9b03      	ldr	r3, [sp, #12]
 801148c:	3307      	adds	r3, #7
 801148e:	f023 0307 	bic.w	r3, r3, #7
 8011492:	3308      	adds	r3, #8
 8011494:	9303      	str	r3, [sp, #12]
 8011496:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011498:	4433      	add	r3, r6
 801149a:	9309      	str	r3, [sp, #36]	; 0x24
 801149c:	e767      	b.n	801136e <_svfiprintf_r+0x4e>
 801149e:	fb0c 3202 	mla	r2, ip, r2, r3
 80114a2:	460c      	mov	r4, r1
 80114a4:	2001      	movs	r0, #1
 80114a6:	e7a5      	b.n	80113f4 <_svfiprintf_r+0xd4>
 80114a8:	2300      	movs	r3, #0
 80114aa:	3401      	adds	r4, #1
 80114ac:	9305      	str	r3, [sp, #20]
 80114ae:	4619      	mov	r1, r3
 80114b0:	f04f 0c0a 	mov.w	ip, #10
 80114b4:	4620      	mov	r0, r4
 80114b6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80114ba:	3a30      	subs	r2, #48	; 0x30
 80114bc:	2a09      	cmp	r2, #9
 80114be:	d903      	bls.n	80114c8 <_svfiprintf_r+0x1a8>
 80114c0:	2b00      	cmp	r3, #0
 80114c2:	d0c5      	beq.n	8011450 <_svfiprintf_r+0x130>
 80114c4:	9105      	str	r1, [sp, #20]
 80114c6:	e7c3      	b.n	8011450 <_svfiprintf_r+0x130>
 80114c8:	fb0c 2101 	mla	r1, ip, r1, r2
 80114cc:	4604      	mov	r4, r0
 80114ce:	2301      	movs	r3, #1
 80114d0:	e7f0      	b.n	80114b4 <_svfiprintf_r+0x194>
 80114d2:	ab03      	add	r3, sp, #12
 80114d4:	9300      	str	r3, [sp, #0]
 80114d6:	462a      	mov	r2, r5
 80114d8:	4b0f      	ldr	r3, [pc, #60]	; (8011518 <_svfiprintf_r+0x1f8>)
 80114da:	a904      	add	r1, sp, #16
 80114dc:	4638      	mov	r0, r7
 80114de:	f7fc fbe7 	bl	800dcb0 <_printf_float>
 80114e2:	1c42      	adds	r2, r0, #1
 80114e4:	4606      	mov	r6, r0
 80114e6:	d1d6      	bne.n	8011496 <_svfiprintf_r+0x176>
 80114e8:	89ab      	ldrh	r3, [r5, #12]
 80114ea:	065b      	lsls	r3, r3, #25
 80114ec:	f53f af2c 	bmi.w	8011348 <_svfiprintf_r+0x28>
 80114f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80114f2:	b01d      	add	sp, #116	; 0x74
 80114f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80114f8:	ab03      	add	r3, sp, #12
 80114fa:	9300      	str	r3, [sp, #0]
 80114fc:	462a      	mov	r2, r5
 80114fe:	4b06      	ldr	r3, [pc, #24]	; (8011518 <_svfiprintf_r+0x1f8>)
 8011500:	a904      	add	r1, sp, #16
 8011502:	4638      	mov	r0, r7
 8011504:	f7fc fe78 	bl	800e1f8 <_printf_i>
 8011508:	e7eb      	b.n	80114e2 <_svfiprintf_r+0x1c2>
 801150a:	bf00      	nop
 801150c:	08013774 	.word	0x08013774
 8011510:	0801377e 	.word	0x0801377e
 8011514:	0800dcb1 	.word	0x0800dcb1
 8011518:	08011269 	.word	0x08011269
 801151c:	0801377a 	.word	0x0801377a

08011520 <nan>:
 8011520:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8011528 <nan+0x8>
 8011524:	4770      	bx	lr
 8011526:	bf00      	nop
 8011528:	00000000 	.word	0x00000000
 801152c:	7ff80000 	.word	0x7ff80000

08011530 <_sbrk_r>:
 8011530:	b538      	push	{r3, r4, r5, lr}
 8011532:	4d06      	ldr	r5, [pc, #24]	; (801154c <_sbrk_r+0x1c>)
 8011534:	2300      	movs	r3, #0
 8011536:	4604      	mov	r4, r0
 8011538:	4608      	mov	r0, r1
 801153a:	602b      	str	r3, [r5, #0]
 801153c:	f7f3 fe28 	bl	8005190 <_sbrk>
 8011540:	1c43      	adds	r3, r0, #1
 8011542:	d102      	bne.n	801154a <_sbrk_r+0x1a>
 8011544:	682b      	ldr	r3, [r5, #0]
 8011546:	b103      	cbz	r3, 801154a <_sbrk_r+0x1a>
 8011548:	6023      	str	r3, [r4, #0]
 801154a:	bd38      	pop	{r3, r4, r5, pc}
 801154c:	20002dd4 	.word	0x20002dd4

08011550 <__sread>:
 8011550:	b510      	push	{r4, lr}
 8011552:	460c      	mov	r4, r1
 8011554:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011558:	f000 fa5c 	bl	8011a14 <_read_r>
 801155c:	2800      	cmp	r0, #0
 801155e:	bfab      	itete	ge
 8011560:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8011562:	89a3      	ldrhlt	r3, [r4, #12]
 8011564:	181b      	addge	r3, r3, r0
 8011566:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 801156a:	bfac      	ite	ge
 801156c:	6563      	strge	r3, [r4, #84]	; 0x54
 801156e:	81a3      	strhlt	r3, [r4, #12]
 8011570:	bd10      	pop	{r4, pc}

08011572 <__swrite>:
 8011572:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011576:	461f      	mov	r7, r3
 8011578:	898b      	ldrh	r3, [r1, #12]
 801157a:	05db      	lsls	r3, r3, #23
 801157c:	4605      	mov	r5, r0
 801157e:	460c      	mov	r4, r1
 8011580:	4616      	mov	r6, r2
 8011582:	d505      	bpl.n	8011590 <__swrite+0x1e>
 8011584:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011588:	2302      	movs	r3, #2
 801158a:	2200      	movs	r2, #0
 801158c:	f000 f882 	bl	8011694 <_lseek_r>
 8011590:	89a3      	ldrh	r3, [r4, #12]
 8011592:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011596:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801159a:	81a3      	strh	r3, [r4, #12]
 801159c:	4632      	mov	r2, r6
 801159e:	463b      	mov	r3, r7
 80115a0:	4628      	mov	r0, r5
 80115a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80115a6:	f000 b823 	b.w	80115f0 <_write_r>

080115aa <__sseek>:
 80115aa:	b510      	push	{r4, lr}
 80115ac:	460c      	mov	r4, r1
 80115ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115b2:	f000 f86f 	bl	8011694 <_lseek_r>
 80115b6:	1c43      	adds	r3, r0, #1
 80115b8:	89a3      	ldrh	r3, [r4, #12]
 80115ba:	bf15      	itete	ne
 80115bc:	6560      	strne	r0, [r4, #84]	; 0x54
 80115be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80115c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80115c6:	81a3      	strheq	r3, [r4, #12]
 80115c8:	bf18      	it	ne
 80115ca:	81a3      	strhne	r3, [r4, #12]
 80115cc:	bd10      	pop	{r4, pc}

080115ce <__sclose>:
 80115ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80115d2:	f000 b83d 	b.w	8011650 <_close_r>

080115d6 <__ascii_wctomb>:
 80115d6:	b149      	cbz	r1, 80115ec <__ascii_wctomb+0x16>
 80115d8:	2aff      	cmp	r2, #255	; 0xff
 80115da:	bf85      	ittet	hi
 80115dc:	238a      	movhi	r3, #138	; 0x8a
 80115de:	6003      	strhi	r3, [r0, #0]
 80115e0:	700a      	strbls	r2, [r1, #0]
 80115e2:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 80115e6:	bf98      	it	ls
 80115e8:	2001      	movls	r0, #1
 80115ea:	4770      	bx	lr
 80115ec:	4608      	mov	r0, r1
 80115ee:	4770      	bx	lr

080115f0 <_write_r>:
 80115f0:	b538      	push	{r3, r4, r5, lr}
 80115f2:	4d07      	ldr	r5, [pc, #28]	; (8011610 <_write_r+0x20>)
 80115f4:	4604      	mov	r4, r0
 80115f6:	4608      	mov	r0, r1
 80115f8:	4611      	mov	r1, r2
 80115fa:	2200      	movs	r2, #0
 80115fc:	602a      	str	r2, [r5, #0]
 80115fe:	461a      	mov	r2, r3
 8011600:	f7f3 fd75 	bl	80050ee <_write>
 8011604:	1c43      	adds	r3, r0, #1
 8011606:	d102      	bne.n	801160e <_write_r+0x1e>
 8011608:	682b      	ldr	r3, [r5, #0]
 801160a:	b103      	cbz	r3, 801160e <_write_r+0x1e>
 801160c:	6023      	str	r3, [r4, #0]
 801160e:	bd38      	pop	{r3, r4, r5, pc}
 8011610:	20002dd4 	.word	0x20002dd4

08011614 <__assert_func>:
 8011614:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011616:	4614      	mov	r4, r2
 8011618:	461a      	mov	r2, r3
 801161a:	4b09      	ldr	r3, [pc, #36]	; (8011640 <__assert_func+0x2c>)
 801161c:	681b      	ldr	r3, [r3, #0]
 801161e:	4605      	mov	r5, r0
 8011620:	68d8      	ldr	r0, [r3, #12]
 8011622:	b14c      	cbz	r4, 8011638 <__assert_func+0x24>
 8011624:	4b07      	ldr	r3, [pc, #28]	; (8011644 <__assert_func+0x30>)
 8011626:	9100      	str	r1, [sp, #0]
 8011628:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801162c:	4906      	ldr	r1, [pc, #24]	; (8011648 <__assert_func+0x34>)
 801162e:	462b      	mov	r3, r5
 8011630:	f000 f81e 	bl	8011670 <fiprintf>
 8011634:	f000 fac0 	bl	8011bb8 <abort>
 8011638:	4b04      	ldr	r3, [pc, #16]	; (801164c <__assert_func+0x38>)
 801163a:	461c      	mov	r4, r3
 801163c:	e7f3      	b.n	8011626 <__assert_func+0x12>
 801163e:	bf00      	nop
 8011640:	200001fc 	.word	0x200001fc
 8011644:	08013785 	.word	0x08013785
 8011648:	08013792 	.word	0x08013792
 801164c:	080137c0 	.word	0x080137c0

08011650 <_close_r>:
 8011650:	b538      	push	{r3, r4, r5, lr}
 8011652:	4d06      	ldr	r5, [pc, #24]	; (801166c <_close_r+0x1c>)
 8011654:	2300      	movs	r3, #0
 8011656:	4604      	mov	r4, r0
 8011658:	4608      	mov	r0, r1
 801165a:	602b      	str	r3, [r5, #0]
 801165c:	f7f3 fd63 	bl	8005126 <_close>
 8011660:	1c43      	adds	r3, r0, #1
 8011662:	d102      	bne.n	801166a <_close_r+0x1a>
 8011664:	682b      	ldr	r3, [r5, #0]
 8011666:	b103      	cbz	r3, 801166a <_close_r+0x1a>
 8011668:	6023      	str	r3, [r4, #0]
 801166a:	bd38      	pop	{r3, r4, r5, pc}
 801166c:	20002dd4 	.word	0x20002dd4

08011670 <fiprintf>:
 8011670:	b40e      	push	{r1, r2, r3}
 8011672:	b503      	push	{r0, r1, lr}
 8011674:	4601      	mov	r1, r0
 8011676:	ab03      	add	r3, sp, #12
 8011678:	4805      	ldr	r0, [pc, #20]	; (8011690 <fiprintf+0x20>)
 801167a:	f853 2b04 	ldr.w	r2, [r3], #4
 801167e:	6800      	ldr	r0, [r0, #0]
 8011680:	9301      	str	r3, [sp, #4]
 8011682:	f000 f897 	bl	80117b4 <_vfiprintf_r>
 8011686:	b002      	add	sp, #8
 8011688:	f85d eb04 	ldr.w	lr, [sp], #4
 801168c:	b003      	add	sp, #12
 801168e:	4770      	bx	lr
 8011690:	200001fc 	.word	0x200001fc

08011694 <_lseek_r>:
 8011694:	b538      	push	{r3, r4, r5, lr}
 8011696:	4d07      	ldr	r5, [pc, #28]	; (80116b4 <_lseek_r+0x20>)
 8011698:	4604      	mov	r4, r0
 801169a:	4608      	mov	r0, r1
 801169c:	4611      	mov	r1, r2
 801169e:	2200      	movs	r2, #0
 80116a0:	602a      	str	r2, [r5, #0]
 80116a2:	461a      	mov	r2, r3
 80116a4:	f7f3 fd66 	bl	8005174 <_lseek>
 80116a8:	1c43      	adds	r3, r0, #1
 80116aa:	d102      	bne.n	80116b2 <_lseek_r+0x1e>
 80116ac:	682b      	ldr	r3, [r5, #0]
 80116ae:	b103      	cbz	r3, 80116b2 <_lseek_r+0x1e>
 80116b0:	6023      	str	r3, [r4, #0]
 80116b2:	bd38      	pop	{r3, r4, r5, pc}
 80116b4:	20002dd4 	.word	0x20002dd4

080116b8 <memmove>:
 80116b8:	4288      	cmp	r0, r1
 80116ba:	b510      	push	{r4, lr}
 80116bc:	eb01 0402 	add.w	r4, r1, r2
 80116c0:	d902      	bls.n	80116c8 <memmove+0x10>
 80116c2:	4284      	cmp	r4, r0
 80116c4:	4623      	mov	r3, r4
 80116c6:	d807      	bhi.n	80116d8 <memmove+0x20>
 80116c8:	1e43      	subs	r3, r0, #1
 80116ca:	42a1      	cmp	r1, r4
 80116cc:	d008      	beq.n	80116e0 <memmove+0x28>
 80116ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 80116d2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80116d6:	e7f8      	b.n	80116ca <memmove+0x12>
 80116d8:	4402      	add	r2, r0
 80116da:	4601      	mov	r1, r0
 80116dc:	428a      	cmp	r2, r1
 80116de:	d100      	bne.n	80116e2 <memmove+0x2a>
 80116e0:	bd10      	pop	{r4, pc}
 80116e2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80116e6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80116ea:	e7f7      	b.n	80116dc <memmove+0x24>

080116ec <__malloc_lock>:
 80116ec:	4801      	ldr	r0, [pc, #4]	; (80116f4 <__malloc_lock+0x8>)
 80116ee:	f7fe bfe6 	b.w	80106be <__retarget_lock_acquire_recursive>
 80116f2:	bf00      	nop
 80116f4:	20002dc8 	.word	0x20002dc8

080116f8 <__malloc_unlock>:
 80116f8:	4801      	ldr	r0, [pc, #4]	; (8011700 <__malloc_unlock+0x8>)
 80116fa:	f7fe bfe1 	b.w	80106c0 <__retarget_lock_release_recursive>
 80116fe:	bf00      	nop
 8011700:	20002dc8 	.word	0x20002dc8

08011704 <_realloc_r>:
 8011704:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011708:	4680      	mov	r8, r0
 801170a:	4614      	mov	r4, r2
 801170c:	460e      	mov	r6, r1
 801170e:	b921      	cbnz	r1, 801171a <_realloc_r+0x16>
 8011710:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011714:	4611      	mov	r1, r2
 8011716:	f7ff bd33 	b.w	8011180 <_malloc_r>
 801171a:	b92a      	cbnz	r2, 8011728 <_realloc_r+0x24>
 801171c:	f7ff fcc4 	bl	80110a8 <_free_r>
 8011720:	4625      	mov	r5, r4
 8011722:	4628      	mov	r0, r5
 8011724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011728:	f000 fc6a 	bl	8012000 <_malloc_usable_size_r>
 801172c:	4284      	cmp	r4, r0
 801172e:	4607      	mov	r7, r0
 8011730:	d802      	bhi.n	8011738 <_realloc_r+0x34>
 8011732:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8011736:	d812      	bhi.n	801175e <_realloc_r+0x5a>
 8011738:	4621      	mov	r1, r4
 801173a:	4640      	mov	r0, r8
 801173c:	f7ff fd20 	bl	8011180 <_malloc_r>
 8011740:	4605      	mov	r5, r0
 8011742:	2800      	cmp	r0, #0
 8011744:	d0ed      	beq.n	8011722 <_realloc_r+0x1e>
 8011746:	42bc      	cmp	r4, r7
 8011748:	4622      	mov	r2, r4
 801174a:	4631      	mov	r1, r6
 801174c:	bf28      	it	cs
 801174e:	463a      	movcs	r2, r7
 8011750:	f7fc f9f8 	bl	800db44 <memcpy>
 8011754:	4631      	mov	r1, r6
 8011756:	4640      	mov	r0, r8
 8011758:	f7ff fca6 	bl	80110a8 <_free_r>
 801175c:	e7e1      	b.n	8011722 <_realloc_r+0x1e>
 801175e:	4635      	mov	r5, r6
 8011760:	e7df      	b.n	8011722 <_realloc_r+0x1e>

08011762 <__sfputc_r>:
 8011762:	6893      	ldr	r3, [r2, #8]
 8011764:	3b01      	subs	r3, #1
 8011766:	2b00      	cmp	r3, #0
 8011768:	b410      	push	{r4}
 801176a:	6093      	str	r3, [r2, #8]
 801176c:	da08      	bge.n	8011780 <__sfputc_r+0x1e>
 801176e:	6994      	ldr	r4, [r2, #24]
 8011770:	42a3      	cmp	r3, r4
 8011772:	db01      	blt.n	8011778 <__sfputc_r+0x16>
 8011774:	290a      	cmp	r1, #10
 8011776:	d103      	bne.n	8011780 <__sfputc_r+0x1e>
 8011778:	f85d 4b04 	ldr.w	r4, [sp], #4
 801177c:	f000 b95c 	b.w	8011a38 <__swbuf_r>
 8011780:	6813      	ldr	r3, [r2, #0]
 8011782:	1c58      	adds	r0, r3, #1
 8011784:	6010      	str	r0, [r2, #0]
 8011786:	7019      	strb	r1, [r3, #0]
 8011788:	4608      	mov	r0, r1
 801178a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801178e:	4770      	bx	lr

08011790 <__sfputs_r>:
 8011790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011792:	4606      	mov	r6, r0
 8011794:	460f      	mov	r7, r1
 8011796:	4614      	mov	r4, r2
 8011798:	18d5      	adds	r5, r2, r3
 801179a:	42ac      	cmp	r4, r5
 801179c:	d101      	bne.n	80117a2 <__sfputs_r+0x12>
 801179e:	2000      	movs	r0, #0
 80117a0:	e007      	b.n	80117b2 <__sfputs_r+0x22>
 80117a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80117a6:	463a      	mov	r2, r7
 80117a8:	4630      	mov	r0, r6
 80117aa:	f7ff ffda 	bl	8011762 <__sfputc_r>
 80117ae:	1c43      	adds	r3, r0, #1
 80117b0:	d1f3      	bne.n	801179a <__sfputs_r+0xa>
 80117b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080117b4 <_vfiprintf_r>:
 80117b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80117b8:	460d      	mov	r5, r1
 80117ba:	b09d      	sub	sp, #116	; 0x74
 80117bc:	4614      	mov	r4, r2
 80117be:	4698      	mov	r8, r3
 80117c0:	4606      	mov	r6, r0
 80117c2:	b118      	cbz	r0, 80117cc <_vfiprintf_r+0x18>
 80117c4:	6983      	ldr	r3, [r0, #24]
 80117c6:	b90b      	cbnz	r3, 80117cc <_vfiprintf_r+0x18>
 80117c8:	f000 fb18 	bl	8011dfc <__sinit>
 80117cc:	4b89      	ldr	r3, [pc, #548]	; (80119f4 <_vfiprintf_r+0x240>)
 80117ce:	429d      	cmp	r5, r3
 80117d0:	d11b      	bne.n	801180a <_vfiprintf_r+0x56>
 80117d2:	6875      	ldr	r5, [r6, #4]
 80117d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80117d6:	07d9      	lsls	r1, r3, #31
 80117d8:	d405      	bmi.n	80117e6 <_vfiprintf_r+0x32>
 80117da:	89ab      	ldrh	r3, [r5, #12]
 80117dc:	059a      	lsls	r2, r3, #22
 80117de:	d402      	bmi.n	80117e6 <_vfiprintf_r+0x32>
 80117e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80117e2:	f7fe ff6c 	bl	80106be <__retarget_lock_acquire_recursive>
 80117e6:	89ab      	ldrh	r3, [r5, #12]
 80117e8:	071b      	lsls	r3, r3, #28
 80117ea:	d501      	bpl.n	80117f0 <_vfiprintf_r+0x3c>
 80117ec:	692b      	ldr	r3, [r5, #16]
 80117ee:	b9eb      	cbnz	r3, 801182c <_vfiprintf_r+0x78>
 80117f0:	4629      	mov	r1, r5
 80117f2:	4630      	mov	r0, r6
 80117f4:	f000 f972 	bl	8011adc <__swsetup_r>
 80117f8:	b1c0      	cbz	r0, 801182c <_vfiprintf_r+0x78>
 80117fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80117fc:	07dc      	lsls	r4, r3, #31
 80117fe:	d50e      	bpl.n	801181e <_vfiprintf_r+0x6a>
 8011800:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011804:	b01d      	add	sp, #116	; 0x74
 8011806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801180a:	4b7b      	ldr	r3, [pc, #492]	; (80119f8 <_vfiprintf_r+0x244>)
 801180c:	429d      	cmp	r5, r3
 801180e:	d101      	bne.n	8011814 <_vfiprintf_r+0x60>
 8011810:	68b5      	ldr	r5, [r6, #8]
 8011812:	e7df      	b.n	80117d4 <_vfiprintf_r+0x20>
 8011814:	4b79      	ldr	r3, [pc, #484]	; (80119fc <_vfiprintf_r+0x248>)
 8011816:	429d      	cmp	r5, r3
 8011818:	bf08      	it	eq
 801181a:	68f5      	ldreq	r5, [r6, #12]
 801181c:	e7da      	b.n	80117d4 <_vfiprintf_r+0x20>
 801181e:	89ab      	ldrh	r3, [r5, #12]
 8011820:	0598      	lsls	r0, r3, #22
 8011822:	d4ed      	bmi.n	8011800 <_vfiprintf_r+0x4c>
 8011824:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8011826:	f7fe ff4b 	bl	80106c0 <__retarget_lock_release_recursive>
 801182a:	e7e9      	b.n	8011800 <_vfiprintf_r+0x4c>
 801182c:	2300      	movs	r3, #0
 801182e:	9309      	str	r3, [sp, #36]	; 0x24
 8011830:	2320      	movs	r3, #32
 8011832:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8011836:	f8cd 800c 	str.w	r8, [sp, #12]
 801183a:	2330      	movs	r3, #48	; 0x30
 801183c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8011a00 <_vfiprintf_r+0x24c>
 8011840:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8011844:	f04f 0901 	mov.w	r9, #1
 8011848:	4623      	mov	r3, r4
 801184a:	469a      	mov	sl, r3
 801184c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011850:	b10a      	cbz	r2, 8011856 <_vfiprintf_r+0xa2>
 8011852:	2a25      	cmp	r2, #37	; 0x25
 8011854:	d1f9      	bne.n	801184a <_vfiprintf_r+0x96>
 8011856:	ebba 0b04 	subs.w	fp, sl, r4
 801185a:	d00b      	beq.n	8011874 <_vfiprintf_r+0xc0>
 801185c:	465b      	mov	r3, fp
 801185e:	4622      	mov	r2, r4
 8011860:	4629      	mov	r1, r5
 8011862:	4630      	mov	r0, r6
 8011864:	f7ff ff94 	bl	8011790 <__sfputs_r>
 8011868:	3001      	adds	r0, #1
 801186a:	f000 80aa 	beq.w	80119c2 <_vfiprintf_r+0x20e>
 801186e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011870:	445a      	add	r2, fp
 8011872:	9209      	str	r2, [sp, #36]	; 0x24
 8011874:	f89a 3000 	ldrb.w	r3, [sl]
 8011878:	2b00      	cmp	r3, #0
 801187a:	f000 80a2 	beq.w	80119c2 <_vfiprintf_r+0x20e>
 801187e:	2300      	movs	r3, #0
 8011880:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8011884:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011888:	f10a 0a01 	add.w	sl, sl, #1
 801188c:	9304      	str	r3, [sp, #16]
 801188e:	9307      	str	r3, [sp, #28]
 8011890:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8011894:	931a      	str	r3, [sp, #104]	; 0x68
 8011896:	4654      	mov	r4, sl
 8011898:	2205      	movs	r2, #5
 801189a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801189e:	4858      	ldr	r0, [pc, #352]	; (8011a00 <_vfiprintf_r+0x24c>)
 80118a0:	f7ee fc9e 	bl	80001e0 <memchr>
 80118a4:	9a04      	ldr	r2, [sp, #16]
 80118a6:	b9d8      	cbnz	r0, 80118e0 <_vfiprintf_r+0x12c>
 80118a8:	06d1      	lsls	r1, r2, #27
 80118aa:	bf44      	itt	mi
 80118ac:	2320      	movmi	r3, #32
 80118ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80118b2:	0713      	lsls	r3, r2, #28
 80118b4:	bf44      	itt	mi
 80118b6:	232b      	movmi	r3, #43	; 0x2b
 80118b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80118bc:	f89a 3000 	ldrb.w	r3, [sl]
 80118c0:	2b2a      	cmp	r3, #42	; 0x2a
 80118c2:	d015      	beq.n	80118f0 <_vfiprintf_r+0x13c>
 80118c4:	9a07      	ldr	r2, [sp, #28]
 80118c6:	4654      	mov	r4, sl
 80118c8:	2000      	movs	r0, #0
 80118ca:	f04f 0c0a 	mov.w	ip, #10
 80118ce:	4621      	mov	r1, r4
 80118d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80118d4:	3b30      	subs	r3, #48	; 0x30
 80118d6:	2b09      	cmp	r3, #9
 80118d8:	d94e      	bls.n	8011978 <_vfiprintf_r+0x1c4>
 80118da:	b1b0      	cbz	r0, 801190a <_vfiprintf_r+0x156>
 80118dc:	9207      	str	r2, [sp, #28]
 80118de:	e014      	b.n	801190a <_vfiprintf_r+0x156>
 80118e0:	eba0 0308 	sub.w	r3, r0, r8
 80118e4:	fa09 f303 	lsl.w	r3, r9, r3
 80118e8:	4313      	orrs	r3, r2
 80118ea:	9304      	str	r3, [sp, #16]
 80118ec:	46a2      	mov	sl, r4
 80118ee:	e7d2      	b.n	8011896 <_vfiprintf_r+0xe2>
 80118f0:	9b03      	ldr	r3, [sp, #12]
 80118f2:	1d19      	adds	r1, r3, #4
 80118f4:	681b      	ldr	r3, [r3, #0]
 80118f6:	9103      	str	r1, [sp, #12]
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	bfbb      	ittet	lt
 80118fc:	425b      	neglt	r3, r3
 80118fe:	f042 0202 	orrlt.w	r2, r2, #2
 8011902:	9307      	strge	r3, [sp, #28]
 8011904:	9307      	strlt	r3, [sp, #28]
 8011906:	bfb8      	it	lt
 8011908:	9204      	strlt	r2, [sp, #16]
 801190a:	7823      	ldrb	r3, [r4, #0]
 801190c:	2b2e      	cmp	r3, #46	; 0x2e
 801190e:	d10c      	bne.n	801192a <_vfiprintf_r+0x176>
 8011910:	7863      	ldrb	r3, [r4, #1]
 8011912:	2b2a      	cmp	r3, #42	; 0x2a
 8011914:	d135      	bne.n	8011982 <_vfiprintf_r+0x1ce>
 8011916:	9b03      	ldr	r3, [sp, #12]
 8011918:	1d1a      	adds	r2, r3, #4
 801191a:	681b      	ldr	r3, [r3, #0]
 801191c:	9203      	str	r2, [sp, #12]
 801191e:	2b00      	cmp	r3, #0
 8011920:	bfb8      	it	lt
 8011922:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8011926:	3402      	adds	r4, #2
 8011928:	9305      	str	r3, [sp, #20]
 801192a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8011a10 <_vfiprintf_r+0x25c>
 801192e:	7821      	ldrb	r1, [r4, #0]
 8011930:	2203      	movs	r2, #3
 8011932:	4650      	mov	r0, sl
 8011934:	f7ee fc54 	bl	80001e0 <memchr>
 8011938:	b140      	cbz	r0, 801194c <_vfiprintf_r+0x198>
 801193a:	2340      	movs	r3, #64	; 0x40
 801193c:	eba0 000a 	sub.w	r0, r0, sl
 8011940:	fa03 f000 	lsl.w	r0, r3, r0
 8011944:	9b04      	ldr	r3, [sp, #16]
 8011946:	4303      	orrs	r3, r0
 8011948:	3401      	adds	r4, #1
 801194a:	9304      	str	r3, [sp, #16]
 801194c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011950:	482c      	ldr	r0, [pc, #176]	; (8011a04 <_vfiprintf_r+0x250>)
 8011952:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8011956:	2206      	movs	r2, #6
 8011958:	f7ee fc42 	bl	80001e0 <memchr>
 801195c:	2800      	cmp	r0, #0
 801195e:	d03f      	beq.n	80119e0 <_vfiprintf_r+0x22c>
 8011960:	4b29      	ldr	r3, [pc, #164]	; (8011a08 <_vfiprintf_r+0x254>)
 8011962:	bb1b      	cbnz	r3, 80119ac <_vfiprintf_r+0x1f8>
 8011964:	9b03      	ldr	r3, [sp, #12]
 8011966:	3307      	adds	r3, #7
 8011968:	f023 0307 	bic.w	r3, r3, #7
 801196c:	3308      	adds	r3, #8
 801196e:	9303      	str	r3, [sp, #12]
 8011970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011972:	443b      	add	r3, r7
 8011974:	9309      	str	r3, [sp, #36]	; 0x24
 8011976:	e767      	b.n	8011848 <_vfiprintf_r+0x94>
 8011978:	fb0c 3202 	mla	r2, ip, r2, r3
 801197c:	460c      	mov	r4, r1
 801197e:	2001      	movs	r0, #1
 8011980:	e7a5      	b.n	80118ce <_vfiprintf_r+0x11a>
 8011982:	2300      	movs	r3, #0
 8011984:	3401      	adds	r4, #1
 8011986:	9305      	str	r3, [sp, #20]
 8011988:	4619      	mov	r1, r3
 801198a:	f04f 0c0a 	mov.w	ip, #10
 801198e:	4620      	mov	r0, r4
 8011990:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011994:	3a30      	subs	r2, #48	; 0x30
 8011996:	2a09      	cmp	r2, #9
 8011998:	d903      	bls.n	80119a2 <_vfiprintf_r+0x1ee>
 801199a:	2b00      	cmp	r3, #0
 801199c:	d0c5      	beq.n	801192a <_vfiprintf_r+0x176>
 801199e:	9105      	str	r1, [sp, #20]
 80119a0:	e7c3      	b.n	801192a <_vfiprintf_r+0x176>
 80119a2:	fb0c 2101 	mla	r1, ip, r1, r2
 80119a6:	4604      	mov	r4, r0
 80119a8:	2301      	movs	r3, #1
 80119aa:	e7f0      	b.n	801198e <_vfiprintf_r+0x1da>
 80119ac:	ab03      	add	r3, sp, #12
 80119ae:	9300      	str	r3, [sp, #0]
 80119b0:	462a      	mov	r2, r5
 80119b2:	4b16      	ldr	r3, [pc, #88]	; (8011a0c <_vfiprintf_r+0x258>)
 80119b4:	a904      	add	r1, sp, #16
 80119b6:	4630      	mov	r0, r6
 80119b8:	f7fc f97a 	bl	800dcb0 <_printf_float>
 80119bc:	4607      	mov	r7, r0
 80119be:	1c78      	adds	r0, r7, #1
 80119c0:	d1d6      	bne.n	8011970 <_vfiprintf_r+0x1bc>
 80119c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80119c4:	07d9      	lsls	r1, r3, #31
 80119c6:	d405      	bmi.n	80119d4 <_vfiprintf_r+0x220>
 80119c8:	89ab      	ldrh	r3, [r5, #12]
 80119ca:	059a      	lsls	r2, r3, #22
 80119cc:	d402      	bmi.n	80119d4 <_vfiprintf_r+0x220>
 80119ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80119d0:	f7fe fe76 	bl	80106c0 <__retarget_lock_release_recursive>
 80119d4:	89ab      	ldrh	r3, [r5, #12]
 80119d6:	065b      	lsls	r3, r3, #25
 80119d8:	f53f af12 	bmi.w	8011800 <_vfiprintf_r+0x4c>
 80119dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80119de:	e711      	b.n	8011804 <_vfiprintf_r+0x50>
 80119e0:	ab03      	add	r3, sp, #12
 80119e2:	9300      	str	r3, [sp, #0]
 80119e4:	462a      	mov	r2, r5
 80119e6:	4b09      	ldr	r3, [pc, #36]	; (8011a0c <_vfiprintf_r+0x258>)
 80119e8:	a904      	add	r1, sp, #16
 80119ea:	4630      	mov	r0, r6
 80119ec:	f7fc fc04 	bl	800e1f8 <_printf_i>
 80119f0:	e7e4      	b.n	80119bc <_vfiprintf_r+0x208>
 80119f2:	bf00      	nop
 80119f4:	080137e4 	.word	0x080137e4
 80119f8:	08013804 	.word	0x08013804
 80119fc:	080137c4 	.word	0x080137c4
 8011a00:	08013774 	.word	0x08013774
 8011a04:	0801377e 	.word	0x0801377e
 8011a08:	0800dcb1 	.word	0x0800dcb1
 8011a0c:	08011791 	.word	0x08011791
 8011a10:	0801377a 	.word	0x0801377a

08011a14 <_read_r>:
 8011a14:	b538      	push	{r3, r4, r5, lr}
 8011a16:	4d07      	ldr	r5, [pc, #28]	; (8011a34 <_read_r+0x20>)
 8011a18:	4604      	mov	r4, r0
 8011a1a:	4608      	mov	r0, r1
 8011a1c:	4611      	mov	r1, r2
 8011a1e:	2200      	movs	r2, #0
 8011a20:	602a      	str	r2, [r5, #0]
 8011a22:	461a      	mov	r2, r3
 8011a24:	f7f3 fb46 	bl	80050b4 <_read>
 8011a28:	1c43      	adds	r3, r0, #1
 8011a2a:	d102      	bne.n	8011a32 <_read_r+0x1e>
 8011a2c:	682b      	ldr	r3, [r5, #0]
 8011a2e:	b103      	cbz	r3, 8011a32 <_read_r+0x1e>
 8011a30:	6023      	str	r3, [r4, #0]
 8011a32:	bd38      	pop	{r3, r4, r5, pc}
 8011a34:	20002dd4 	.word	0x20002dd4

08011a38 <__swbuf_r>:
 8011a38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011a3a:	460e      	mov	r6, r1
 8011a3c:	4614      	mov	r4, r2
 8011a3e:	4605      	mov	r5, r0
 8011a40:	b118      	cbz	r0, 8011a4a <__swbuf_r+0x12>
 8011a42:	6983      	ldr	r3, [r0, #24]
 8011a44:	b90b      	cbnz	r3, 8011a4a <__swbuf_r+0x12>
 8011a46:	f000 f9d9 	bl	8011dfc <__sinit>
 8011a4a:	4b21      	ldr	r3, [pc, #132]	; (8011ad0 <__swbuf_r+0x98>)
 8011a4c:	429c      	cmp	r4, r3
 8011a4e:	d12b      	bne.n	8011aa8 <__swbuf_r+0x70>
 8011a50:	686c      	ldr	r4, [r5, #4]
 8011a52:	69a3      	ldr	r3, [r4, #24]
 8011a54:	60a3      	str	r3, [r4, #8]
 8011a56:	89a3      	ldrh	r3, [r4, #12]
 8011a58:	071a      	lsls	r2, r3, #28
 8011a5a:	d52f      	bpl.n	8011abc <__swbuf_r+0x84>
 8011a5c:	6923      	ldr	r3, [r4, #16]
 8011a5e:	b36b      	cbz	r3, 8011abc <__swbuf_r+0x84>
 8011a60:	6923      	ldr	r3, [r4, #16]
 8011a62:	6820      	ldr	r0, [r4, #0]
 8011a64:	1ac0      	subs	r0, r0, r3
 8011a66:	6963      	ldr	r3, [r4, #20]
 8011a68:	b2f6      	uxtb	r6, r6
 8011a6a:	4283      	cmp	r3, r0
 8011a6c:	4637      	mov	r7, r6
 8011a6e:	dc04      	bgt.n	8011a7a <__swbuf_r+0x42>
 8011a70:	4621      	mov	r1, r4
 8011a72:	4628      	mov	r0, r5
 8011a74:	f000 f92e 	bl	8011cd4 <_fflush_r>
 8011a78:	bb30      	cbnz	r0, 8011ac8 <__swbuf_r+0x90>
 8011a7a:	68a3      	ldr	r3, [r4, #8]
 8011a7c:	3b01      	subs	r3, #1
 8011a7e:	60a3      	str	r3, [r4, #8]
 8011a80:	6823      	ldr	r3, [r4, #0]
 8011a82:	1c5a      	adds	r2, r3, #1
 8011a84:	6022      	str	r2, [r4, #0]
 8011a86:	701e      	strb	r6, [r3, #0]
 8011a88:	6963      	ldr	r3, [r4, #20]
 8011a8a:	3001      	adds	r0, #1
 8011a8c:	4283      	cmp	r3, r0
 8011a8e:	d004      	beq.n	8011a9a <__swbuf_r+0x62>
 8011a90:	89a3      	ldrh	r3, [r4, #12]
 8011a92:	07db      	lsls	r3, r3, #31
 8011a94:	d506      	bpl.n	8011aa4 <__swbuf_r+0x6c>
 8011a96:	2e0a      	cmp	r6, #10
 8011a98:	d104      	bne.n	8011aa4 <__swbuf_r+0x6c>
 8011a9a:	4621      	mov	r1, r4
 8011a9c:	4628      	mov	r0, r5
 8011a9e:	f000 f919 	bl	8011cd4 <_fflush_r>
 8011aa2:	b988      	cbnz	r0, 8011ac8 <__swbuf_r+0x90>
 8011aa4:	4638      	mov	r0, r7
 8011aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011aa8:	4b0a      	ldr	r3, [pc, #40]	; (8011ad4 <__swbuf_r+0x9c>)
 8011aaa:	429c      	cmp	r4, r3
 8011aac:	d101      	bne.n	8011ab2 <__swbuf_r+0x7a>
 8011aae:	68ac      	ldr	r4, [r5, #8]
 8011ab0:	e7cf      	b.n	8011a52 <__swbuf_r+0x1a>
 8011ab2:	4b09      	ldr	r3, [pc, #36]	; (8011ad8 <__swbuf_r+0xa0>)
 8011ab4:	429c      	cmp	r4, r3
 8011ab6:	bf08      	it	eq
 8011ab8:	68ec      	ldreq	r4, [r5, #12]
 8011aba:	e7ca      	b.n	8011a52 <__swbuf_r+0x1a>
 8011abc:	4621      	mov	r1, r4
 8011abe:	4628      	mov	r0, r5
 8011ac0:	f000 f80c 	bl	8011adc <__swsetup_r>
 8011ac4:	2800      	cmp	r0, #0
 8011ac6:	d0cb      	beq.n	8011a60 <__swbuf_r+0x28>
 8011ac8:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8011acc:	e7ea      	b.n	8011aa4 <__swbuf_r+0x6c>
 8011ace:	bf00      	nop
 8011ad0:	080137e4 	.word	0x080137e4
 8011ad4:	08013804 	.word	0x08013804
 8011ad8:	080137c4 	.word	0x080137c4

08011adc <__swsetup_r>:
 8011adc:	4b32      	ldr	r3, [pc, #200]	; (8011ba8 <__swsetup_r+0xcc>)
 8011ade:	b570      	push	{r4, r5, r6, lr}
 8011ae0:	681d      	ldr	r5, [r3, #0]
 8011ae2:	4606      	mov	r6, r0
 8011ae4:	460c      	mov	r4, r1
 8011ae6:	b125      	cbz	r5, 8011af2 <__swsetup_r+0x16>
 8011ae8:	69ab      	ldr	r3, [r5, #24]
 8011aea:	b913      	cbnz	r3, 8011af2 <__swsetup_r+0x16>
 8011aec:	4628      	mov	r0, r5
 8011aee:	f000 f985 	bl	8011dfc <__sinit>
 8011af2:	4b2e      	ldr	r3, [pc, #184]	; (8011bac <__swsetup_r+0xd0>)
 8011af4:	429c      	cmp	r4, r3
 8011af6:	d10f      	bne.n	8011b18 <__swsetup_r+0x3c>
 8011af8:	686c      	ldr	r4, [r5, #4]
 8011afa:	89a3      	ldrh	r3, [r4, #12]
 8011afc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011b00:	0719      	lsls	r1, r3, #28
 8011b02:	d42c      	bmi.n	8011b5e <__swsetup_r+0x82>
 8011b04:	06dd      	lsls	r5, r3, #27
 8011b06:	d411      	bmi.n	8011b2c <__swsetup_r+0x50>
 8011b08:	2309      	movs	r3, #9
 8011b0a:	6033      	str	r3, [r6, #0]
 8011b0c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8011b10:	81a3      	strh	r3, [r4, #12]
 8011b12:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011b16:	e03e      	b.n	8011b96 <__swsetup_r+0xba>
 8011b18:	4b25      	ldr	r3, [pc, #148]	; (8011bb0 <__swsetup_r+0xd4>)
 8011b1a:	429c      	cmp	r4, r3
 8011b1c:	d101      	bne.n	8011b22 <__swsetup_r+0x46>
 8011b1e:	68ac      	ldr	r4, [r5, #8]
 8011b20:	e7eb      	b.n	8011afa <__swsetup_r+0x1e>
 8011b22:	4b24      	ldr	r3, [pc, #144]	; (8011bb4 <__swsetup_r+0xd8>)
 8011b24:	429c      	cmp	r4, r3
 8011b26:	bf08      	it	eq
 8011b28:	68ec      	ldreq	r4, [r5, #12]
 8011b2a:	e7e6      	b.n	8011afa <__swsetup_r+0x1e>
 8011b2c:	0758      	lsls	r0, r3, #29
 8011b2e:	d512      	bpl.n	8011b56 <__swsetup_r+0x7a>
 8011b30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011b32:	b141      	cbz	r1, 8011b46 <__swsetup_r+0x6a>
 8011b34:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011b38:	4299      	cmp	r1, r3
 8011b3a:	d002      	beq.n	8011b42 <__swsetup_r+0x66>
 8011b3c:	4630      	mov	r0, r6
 8011b3e:	f7ff fab3 	bl	80110a8 <_free_r>
 8011b42:	2300      	movs	r3, #0
 8011b44:	6363      	str	r3, [r4, #52]	; 0x34
 8011b46:	89a3      	ldrh	r3, [r4, #12]
 8011b48:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8011b4c:	81a3      	strh	r3, [r4, #12]
 8011b4e:	2300      	movs	r3, #0
 8011b50:	6063      	str	r3, [r4, #4]
 8011b52:	6923      	ldr	r3, [r4, #16]
 8011b54:	6023      	str	r3, [r4, #0]
 8011b56:	89a3      	ldrh	r3, [r4, #12]
 8011b58:	f043 0308 	orr.w	r3, r3, #8
 8011b5c:	81a3      	strh	r3, [r4, #12]
 8011b5e:	6923      	ldr	r3, [r4, #16]
 8011b60:	b94b      	cbnz	r3, 8011b76 <__swsetup_r+0x9a>
 8011b62:	89a3      	ldrh	r3, [r4, #12]
 8011b64:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8011b68:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8011b6c:	d003      	beq.n	8011b76 <__swsetup_r+0x9a>
 8011b6e:	4621      	mov	r1, r4
 8011b70:	4630      	mov	r0, r6
 8011b72:	f000 fa05 	bl	8011f80 <__smakebuf_r>
 8011b76:	89a0      	ldrh	r0, [r4, #12]
 8011b78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8011b7c:	f010 0301 	ands.w	r3, r0, #1
 8011b80:	d00a      	beq.n	8011b98 <__swsetup_r+0xbc>
 8011b82:	2300      	movs	r3, #0
 8011b84:	60a3      	str	r3, [r4, #8]
 8011b86:	6963      	ldr	r3, [r4, #20]
 8011b88:	425b      	negs	r3, r3
 8011b8a:	61a3      	str	r3, [r4, #24]
 8011b8c:	6923      	ldr	r3, [r4, #16]
 8011b8e:	b943      	cbnz	r3, 8011ba2 <__swsetup_r+0xc6>
 8011b90:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8011b94:	d1ba      	bne.n	8011b0c <__swsetup_r+0x30>
 8011b96:	bd70      	pop	{r4, r5, r6, pc}
 8011b98:	0781      	lsls	r1, r0, #30
 8011b9a:	bf58      	it	pl
 8011b9c:	6963      	ldrpl	r3, [r4, #20]
 8011b9e:	60a3      	str	r3, [r4, #8]
 8011ba0:	e7f4      	b.n	8011b8c <__swsetup_r+0xb0>
 8011ba2:	2000      	movs	r0, #0
 8011ba4:	e7f7      	b.n	8011b96 <__swsetup_r+0xba>
 8011ba6:	bf00      	nop
 8011ba8:	200001fc 	.word	0x200001fc
 8011bac:	080137e4 	.word	0x080137e4
 8011bb0:	08013804 	.word	0x08013804
 8011bb4:	080137c4 	.word	0x080137c4

08011bb8 <abort>:
 8011bb8:	b508      	push	{r3, lr}
 8011bba:	2006      	movs	r0, #6
 8011bbc:	f000 fa50 	bl	8012060 <raise>
 8011bc0:	2001      	movs	r0, #1
 8011bc2:	f7f3 fa6d 	bl	80050a0 <_exit>
	...

08011bc8 <__sflush_r>:
 8011bc8:	898a      	ldrh	r2, [r1, #12]
 8011bca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011bce:	4605      	mov	r5, r0
 8011bd0:	0710      	lsls	r0, r2, #28
 8011bd2:	460c      	mov	r4, r1
 8011bd4:	d458      	bmi.n	8011c88 <__sflush_r+0xc0>
 8011bd6:	684b      	ldr	r3, [r1, #4]
 8011bd8:	2b00      	cmp	r3, #0
 8011bda:	dc05      	bgt.n	8011be8 <__sflush_r+0x20>
 8011bdc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8011bde:	2b00      	cmp	r3, #0
 8011be0:	dc02      	bgt.n	8011be8 <__sflush_r+0x20>
 8011be2:	2000      	movs	r0, #0
 8011be4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011be8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011bea:	2e00      	cmp	r6, #0
 8011bec:	d0f9      	beq.n	8011be2 <__sflush_r+0x1a>
 8011bee:	2300      	movs	r3, #0
 8011bf0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8011bf4:	682f      	ldr	r7, [r5, #0]
 8011bf6:	602b      	str	r3, [r5, #0]
 8011bf8:	d032      	beq.n	8011c60 <__sflush_r+0x98>
 8011bfa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8011bfc:	89a3      	ldrh	r3, [r4, #12]
 8011bfe:	075a      	lsls	r2, r3, #29
 8011c00:	d505      	bpl.n	8011c0e <__sflush_r+0x46>
 8011c02:	6863      	ldr	r3, [r4, #4]
 8011c04:	1ac0      	subs	r0, r0, r3
 8011c06:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8011c08:	b10b      	cbz	r3, 8011c0e <__sflush_r+0x46>
 8011c0a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8011c0c:	1ac0      	subs	r0, r0, r3
 8011c0e:	2300      	movs	r3, #0
 8011c10:	4602      	mov	r2, r0
 8011c12:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8011c14:	6a21      	ldr	r1, [r4, #32]
 8011c16:	4628      	mov	r0, r5
 8011c18:	47b0      	blx	r6
 8011c1a:	1c43      	adds	r3, r0, #1
 8011c1c:	89a3      	ldrh	r3, [r4, #12]
 8011c1e:	d106      	bne.n	8011c2e <__sflush_r+0x66>
 8011c20:	6829      	ldr	r1, [r5, #0]
 8011c22:	291d      	cmp	r1, #29
 8011c24:	d82c      	bhi.n	8011c80 <__sflush_r+0xb8>
 8011c26:	4a2a      	ldr	r2, [pc, #168]	; (8011cd0 <__sflush_r+0x108>)
 8011c28:	40ca      	lsrs	r2, r1
 8011c2a:	07d6      	lsls	r6, r2, #31
 8011c2c:	d528      	bpl.n	8011c80 <__sflush_r+0xb8>
 8011c2e:	2200      	movs	r2, #0
 8011c30:	6062      	str	r2, [r4, #4]
 8011c32:	04d9      	lsls	r1, r3, #19
 8011c34:	6922      	ldr	r2, [r4, #16]
 8011c36:	6022      	str	r2, [r4, #0]
 8011c38:	d504      	bpl.n	8011c44 <__sflush_r+0x7c>
 8011c3a:	1c42      	adds	r2, r0, #1
 8011c3c:	d101      	bne.n	8011c42 <__sflush_r+0x7a>
 8011c3e:	682b      	ldr	r3, [r5, #0]
 8011c40:	b903      	cbnz	r3, 8011c44 <__sflush_r+0x7c>
 8011c42:	6560      	str	r0, [r4, #84]	; 0x54
 8011c44:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8011c46:	602f      	str	r7, [r5, #0]
 8011c48:	2900      	cmp	r1, #0
 8011c4a:	d0ca      	beq.n	8011be2 <__sflush_r+0x1a>
 8011c4c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8011c50:	4299      	cmp	r1, r3
 8011c52:	d002      	beq.n	8011c5a <__sflush_r+0x92>
 8011c54:	4628      	mov	r0, r5
 8011c56:	f7ff fa27 	bl	80110a8 <_free_r>
 8011c5a:	2000      	movs	r0, #0
 8011c5c:	6360      	str	r0, [r4, #52]	; 0x34
 8011c5e:	e7c1      	b.n	8011be4 <__sflush_r+0x1c>
 8011c60:	6a21      	ldr	r1, [r4, #32]
 8011c62:	2301      	movs	r3, #1
 8011c64:	4628      	mov	r0, r5
 8011c66:	47b0      	blx	r6
 8011c68:	1c41      	adds	r1, r0, #1
 8011c6a:	d1c7      	bne.n	8011bfc <__sflush_r+0x34>
 8011c6c:	682b      	ldr	r3, [r5, #0]
 8011c6e:	2b00      	cmp	r3, #0
 8011c70:	d0c4      	beq.n	8011bfc <__sflush_r+0x34>
 8011c72:	2b1d      	cmp	r3, #29
 8011c74:	d001      	beq.n	8011c7a <__sflush_r+0xb2>
 8011c76:	2b16      	cmp	r3, #22
 8011c78:	d101      	bne.n	8011c7e <__sflush_r+0xb6>
 8011c7a:	602f      	str	r7, [r5, #0]
 8011c7c:	e7b1      	b.n	8011be2 <__sflush_r+0x1a>
 8011c7e:	89a3      	ldrh	r3, [r4, #12]
 8011c80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011c84:	81a3      	strh	r3, [r4, #12]
 8011c86:	e7ad      	b.n	8011be4 <__sflush_r+0x1c>
 8011c88:	690f      	ldr	r7, [r1, #16]
 8011c8a:	2f00      	cmp	r7, #0
 8011c8c:	d0a9      	beq.n	8011be2 <__sflush_r+0x1a>
 8011c8e:	0793      	lsls	r3, r2, #30
 8011c90:	680e      	ldr	r6, [r1, #0]
 8011c92:	bf08      	it	eq
 8011c94:	694b      	ldreq	r3, [r1, #20]
 8011c96:	600f      	str	r7, [r1, #0]
 8011c98:	bf18      	it	ne
 8011c9a:	2300      	movne	r3, #0
 8011c9c:	eba6 0807 	sub.w	r8, r6, r7
 8011ca0:	608b      	str	r3, [r1, #8]
 8011ca2:	f1b8 0f00 	cmp.w	r8, #0
 8011ca6:	dd9c      	ble.n	8011be2 <__sflush_r+0x1a>
 8011ca8:	6a21      	ldr	r1, [r4, #32]
 8011caa:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8011cac:	4643      	mov	r3, r8
 8011cae:	463a      	mov	r2, r7
 8011cb0:	4628      	mov	r0, r5
 8011cb2:	47b0      	blx	r6
 8011cb4:	2800      	cmp	r0, #0
 8011cb6:	dc06      	bgt.n	8011cc6 <__sflush_r+0xfe>
 8011cb8:	89a3      	ldrh	r3, [r4, #12]
 8011cba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8011cbe:	81a3      	strh	r3, [r4, #12]
 8011cc0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8011cc4:	e78e      	b.n	8011be4 <__sflush_r+0x1c>
 8011cc6:	4407      	add	r7, r0
 8011cc8:	eba8 0800 	sub.w	r8, r8, r0
 8011ccc:	e7e9      	b.n	8011ca2 <__sflush_r+0xda>
 8011cce:	bf00      	nop
 8011cd0:	20400001 	.word	0x20400001

08011cd4 <_fflush_r>:
 8011cd4:	b538      	push	{r3, r4, r5, lr}
 8011cd6:	690b      	ldr	r3, [r1, #16]
 8011cd8:	4605      	mov	r5, r0
 8011cda:	460c      	mov	r4, r1
 8011cdc:	b913      	cbnz	r3, 8011ce4 <_fflush_r+0x10>
 8011cde:	2500      	movs	r5, #0
 8011ce0:	4628      	mov	r0, r5
 8011ce2:	bd38      	pop	{r3, r4, r5, pc}
 8011ce4:	b118      	cbz	r0, 8011cee <_fflush_r+0x1a>
 8011ce6:	6983      	ldr	r3, [r0, #24]
 8011ce8:	b90b      	cbnz	r3, 8011cee <_fflush_r+0x1a>
 8011cea:	f000 f887 	bl	8011dfc <__sinit>
 8011cee:	4b14      	ldr	r3, [pc, #80]	; (8011d40 <_fflush_r+0x6c>)
 8011cf0:	429c      	cmp	r4, r3
 8011cf2:	d11b      	bne.n	8011d2c <_fflush_r+0x58>
 8011cf4:	686c      	ldr	r4, [r5, #4]
 8011cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d0ef      	beq.n	8011cde <_fflush_r+0xa>
 8011cfe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8011d00:	07d0      	lsls	r0, r2, #31
 8011d02:	d404      	bmi.n	8011d0e <_fflush_r+0x3a>
 8011d04:	0599      	lsls	r1, r3, #22
 8011d06:	d402      	bmi.n	8011d0e <_fflush_r+0x3a>
 8011d08:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d0a:	f7fe fcd8 	bl	80106be <__retarget_lock_acquire_recursive>
 8011d0e:	4628      	mov	r0, r5
 8011d10:	4621      	mov	r1, r4
 8011d12:	f7ff ff59 	bl	8011bc8 <__sflush_r>
 8011d16:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8011d18:	07da      	lsls	r2, r3, #31
 8011d1a:	4605      	mov	r5, r0
 8011d1c:	d4e0      	bmi.n	8011ce0 <_fflush_r+0xc>
 8011d1e:	89a3      	ldrh	r3, [r4, #12]
 8011d20:	059b      	lsls	r3, r3, #22
 8011d22:	d4dd      	bmi.n	8011ce0 <_fflush_r+0xc>
 8011d24:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8011d26:	f7fe fccb 	bl	80106c0 <__retarget_lock_release_recursive>
 8011d2a:	e7d9      	b.n	8011ce0 <_fflush_r+0xc>
 8011d2c:	4b05      	ldr	r3, [pc, #20]	; (8011d44 <_fflush_r+0x70>)
 8011d2e:	429c      	cmp	r4, r3
 8011d30:	d101      	bne.n	8011d36 <_fflush_r+0x62>
 8011d32:	68ac      	ldr	r4, [r5, #8]
 8011d34:	e7df      	b.n	8011cf6 <_fflush_r+0x22>
 8011d36:	4b04      	ldr	r3, [pc, #16]	; (8011d48 <_fflush_r+0x74>)
 8011d38:	429c      	cmp	r4, r3
 8011d3a:	bf08      	it	eq
 8011d3c:	68ec      	ldreq	r4, [r5, #12]
 8011d3e:	e7da      	b.n	8011cf6 <_fflush_r+0x22>
 8011d40:	080137e4 	.word	0x080137e4
 8011d44:	08013804 	.word	0x08013804
 8011d48:	080137c4 	.word	0x080137c4

08011d4c <std>:
 8011d4c:	2300      	movs	r3, #0
 8011d4e:	b510      	push	{r4, lr}
 8011d50:	4604      	mov	r4, r0
 8011d52:	e9c0 3300 	strd	r3, r3, [r0]
 8011d56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011d5a:	6083      	str	r3, [r0, #8]
 8011d5c:	8181      	strh	r1, [r0, #12]
 8011d5e:	6643      	str	r3, [r0, #100]	; 0x64
 8011d60:	81c2      	strh	r2, [r0, #14]
 8011d62:	6183      	str	r3, [r0, #24]
 8011d64:	4619      	mov	r1, r3
 8011d66:	2208      	movs	r2, #8
 8011d68:	305c      	adds	r0, #92	; 0x5c
 8011d6a:	f7fb fef9 	bl	800db60 <memset>
 8011d6e:	4b05      	ldr	r3, [pc, #20]	; (8011d84 <std+0x38>)
 8011d70:	6263      	str	r3, [r4, #36]	; 0x24
 8011d72:	4b05      	ldr	r3, [pc, #20]	; (8011d88 <std+0x3c>)
 8011d74:	62a3      	str	r3, [r4, #40]	; 0x28
 8011d76:	4b05      	ldr	r3, [pc, #20]	; (8011d8c <std+0x40>)
 8011d78:	62e3      	str	r3, [r4, #44]	; 0x2c
 8011d7a:	4b05      	ldr	r3, [pc, #20]	; (8011d90 <std+0x44>)
 8011d7c:	6224      	str	r4, [r4, #32]
 8011d7e:	6323      	str	r3, [r4, #48]	; 0x30
 8011d80:	bd10      	pop	{r4, pc}
 8011d82:	bf00      	nop
 8011d84:	08011551 	.word	0x08011551
 8011d88:	08011573 	.word	0x08011573
 8011d8c:	080115ab 	.word	0x080115ab
 8011d90:	080115cf 	.word	0x080115cf

08011d94 <_cleanup_r>:
 8011d94:	4901      	ldr	r1, [pc, #4]	; (8011d9c <_cleanup_r+0x8>)
 8011d96:	f000 b8af 	b.w	8011ef8 <_fwalk_reent>
 8011d9a:	bf00      	nop
 8011d9c:	08011cd5 	.word	0x08011cd5

08011da0 <__sfmoreglue>:
 8011da0:	b570      	push	{r4, r5, r6, lr}
 8011da2:	2268      	movs	r2, #104	; 0x68
 8011da4:	1e4d      	subs	r5, r1, #1
 8011da6:	4355      	muls	r5, r2
 8011da8:	460e      	mov	r6, r1
 8011daa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8011dae:	f7ff f9e7 	bl	8011180 <_malloc_r>
 8011db2:	4604      	mov	r4, r0
 8011db4:	b140      	cbz	r0, 8011dc8 <__sfmoreglue+0x28>
 8011db6:	2100      	movs	r1, #0
 8011db8:	e9c0 1600 	strd	r1, r6, [r0]
 8011dbc:	300c      	adds	r0, #12
 8011dbe:	60a0      	str	r0, [r4, #8]
 8011dc0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8011dc4:	f7fb fecc 	bl	800db60 <memset>
 8011dc8:	4620      	mov	r0, r4
 8011dca:	bd70      	pop	{r4, r5, r6, pc}

08011dcc <__sfp_lock_acquire>:
 8011dcc:	4801      	ldr	r0, [pc, #4]	; (8011dd4 <__sfp_lock_acquire+0x8>)
 8011dce:	f7fe bc76 	b.w	80106be <__retarget_lock_acquire_recursive>
 8011dd2:	bf00      	nop
 8011dd4:	20002dc9 	.word	0x20002dc9

08011dd8 <__sfp_lock_release>:
 8011dd8:	4801      	ldr	r0, [pc, #4]	; (8011de0 <__sfp_lock_release+0x8>)
 8011dda:	f7fe bc71 	b.w	80106c0 <__retarget_lock_release_recursive>
 8011dde:	bf00      	nop
 8011de0:	20002dc9 	.word	0x20002dc9

08011de4 <__sinit_lock_acquire>:
 8011de4:	4801      	ldr	r0, [pc, #4]	; (8011dec <__sinit_lock_acquire+0x8>)
 8011de6:	f7fe bc6a 	b.w	80106be <__retarget_lock_acquire_recursive>
 8011dea:	bf00      	nop
 8011dec:	20002dca 	.word	0x20002dca

08011df0 <__sinit_lock_release>:
 8011df0:	4801      	ldr	r0, [pc, #4]	; (8011df8 <__sinit_lock_release+0x8>)
 8011df2:	f7fe bc65 	b.w	80106c0 <__retarget_lock_release_recursive>
 8011df6:	bf00      	nop
 8011df8:	20002dca 	.word	0x20002dca

08011dfc <__sinit>:
 8011dfc:	b510      	push	{r4, lr}
 8011dfe:	4604      	mov	r4, r0
 8011e00:	f7ff fff0 	bl	8011de4 <__sinit_lock_acquire>
 8011e04:	69a3      	ldr	r3, [r4, #24]
 8011e06:	b11b      	cbz	r3, 8011e10 <__sinit+0x14>
 8011e08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011e0c:	f7ff bff0 	b.w	8011df0 <__sinit_lock_release>
 8011e10:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8011e14:	6523      	str	r3, [r4, #80]	; 0x50
 8011e16:	4b13      	ldr	r3, [pc, #76]	; (8011e64 <__sinit+0x68>)
 8011e18:	4a13      	ldr	r2, [pc, #76]	; (8011e68 <__sinit+0x6c>)
 8011e1a:	681b      	ldr	r3, [r3, #0]
 8011e1c:	62a2      	str	r2, [r4, #40]	; 0x28
 8011e1e:	42a3      	cmp	r3, r4
 8011e20:	bf04      	itt	eq
 8011e22:	2301      	moveq	r3, #1
 8011e24:	61a3      	streq	r3, [r4, #24]
 8011e26:	4620      	mov	r0, r4
 8011e28:	f000 f820 	bl	8011e6c <__sfp>
 8011e2c:	6060      	str	r0, [r4, #4]
 8011e2e:	4620      	mov	r0, r4
 8011e30:	f000 f81c 	bl	8011e6c <__sfp>
 8011e34:	60a0      	str	r0, [r4, #8]
 8011e36:	4620      	mov	r0, r4
 8011e38:	f000 f818 	bl	8011e6c <__sfp>
 8011e3c:	2200      	movs	r2, #0
 8011e3e:	60e0      	str	r0, [r4, #12]
 8011e40:	2104      	movs	r1, #4
 8011e42:	6860      	ldr	r0, [r4, #4]
 8011e44:	f7ff ff82 	bl	8011d4c <std>
 8011e48:	68a0      	ldr	r0, [r4, #8]
 8011e4a:	2201      	movs	r2, #1
 8011e4c:	2109      	movs	r1, #9
 8011e4e:	f7ff ff7d 	bl	8011d4c <std>
 8011e52:	68e0      	ldr	r0, [r4, #12]
 8011e54:	2202      	movs	r2, #2
 8011e56:	2112      	movs	r1, #18
 8011e58:	f7ff ff78 	bl	8011d4c <std>
 8011e5c:	2301      	movs	r3, #1
 8011e5e:	61a3      	str	r3, [r4, #24]
 8011e60:	e7d2      	b.n	8011e08 <__sinit+0xc>
 8011e62:	bf00      	nop
 8011e64:	08013484 	.word	0x08013484
 8011e68:	08011d95 	.word	0x08011d95

08011e6c <__sfp>:
 8011e6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011e6e:	4607      	mov	r7, r0
 8011e70:	f7ff ffac 	bl	8011dcc <__sfp_lock_acquire>
 8011e74:	4b1e      	ldr	r3, [pc, #120]	; (8011ef0 <__sfp+0x84>)
 8011e76:	681e      	ldr	r6, [r3, #0]
 8011e78:	69b3      	ldr	r3, [r6, #24]
 8011e7a:	b913      	cbnz	r3, 8011e82 <__sfp+0x16>
 8011e7c:	4630      	mov	r0, r6
 8011e7e:	f7ff ffbd 	bl	8011dfc <__sinit>
 8011e82:	3648      	adds	r6, #72	; 0x48
 8011e84:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8011e88:	3b01      	subs	r3, #1
 8011e8a:	d503      	bpl.n	8011e94 <__sfp+0x28>
 8011e8c:	6833      	ldr	r3, [r6, #0]
 8011e8e:	b30b      	cbz	r3, 8011ed4 <__sfp+0x68>
 8011e90:	6836      	ldr	r6, [r6, #0]
 8011e92:	e7f7      	b.n	8011e84 <__sfp+0x18>
 8011e94:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8011e98:	b9d5      	cbnz	r5, 8011ed0 <__sfp+0x64>
 8011e9a:	4b16      	ldr	r3, [pc, #88]	; (8011ef4 <__sfp+0x88>)
 8011e9c:	60e3      	str	r3, [r4, #12]
 8011e9e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8011ea2:	6665      	str	r5, [r4, #100]	; 0x64
 8011ea4:	f7fe fc0a 	bl	80106bc <__retarget_lock_init_recursive>
 8011ea8:	f7ff ff96 	bl	8011dd8 <__sfp_lock_release>
 8011eac:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8011eb0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8011eb4:	6025      	str	r5, [r4, #0]
 8011eb6:	61a5      	str	r5, [r4, #24]
 8011eb8:	2208      	movs	r2, #8
 8011eba:	4629      	mov	r1, r5
 8011ebc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8011ec0:	f7fb fe4e 	bl	800db60 <memset>
 8011ec4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8011ec8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8011ecc:	4620      	mov	r0, r4
 8011ece:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8011ed0:	3468      	adds	r4, #104	; 0x68
 8011ed2:	e7d9      	b.n	8011e88 <__sfp+0x1c>
 8011ed4:	2104      	movs	r1, #4
 8011ed6:	4638      	mov	r0, r7
 8011ed8:	f7ff ff62 	bl	8011da0 <__sfmoreglue>
 8011edc:	4604      	mov	r4, r0
 8011ede:	6030      	str	r0, [r6, #0]
 8011ee0:	2800      	cmp	r0, #0
 8011ee2:	d1d5      	bne.n	8011e90 <__sfp+0x24>
 8011ee4:	f7ff ff78 	bl	8011dd8 <__sfp_lock_release>
 8011ee8:	230c      	movs	r3, #12
 8011eea:	603b      	str	r3, [r7, #0]
 8011eec:	e7ee      	b.n	8011ecc <__sfp+0x60>
 8011eee:	bf00      	nop
 8011ef0:	08013484 	.word	0x08013484
 8011ef4:	ffff0001 	.word	0xffff0001

08011ef8 <_fwalk_reent>:
 8011ef8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011efc:	4606      	mov	r6, r0
 8011efe:	4688      	mov	r8, r1
 8011f00:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8011f04:	2700      	movs	r7, #0
 8011f06:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011f0a:	f1b9 0901 	subs.w	r9, r9, #1
 8011f0e:	d505      	bpl.n	8011f1c <_fwalk_reent+0x24>
 8011f10:	6824      	ldr	r4, [r4, #0]
 8011f12:	2c00      	cmp	r4, #0
 8011f14:	d1f7      	bne.n	8011f06 <_fwalk_reent+0xe>
 8011f16:	4638      	mov	r0, r7
 8011f18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011f1c:	89ab      	ldrh	r3, [r5, #12]
 8011f1e:	2b01      	cmp	r3, #1
 8011f20:	d907      	bls.n	8011f32 <_fwalk_reent+0x3a>
 8011f22:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011f26:	3301      	adds	r3, #1
 8011f28:	d003      	beq.n	8011f32 <_fwalk_reent+0x3a>
 8011f2a:	4629      	mov	r1, r5
 8011f2c:	4630      	mov	r0, r6
 8011f2e:	47c0      	blx	r8
 8011f30:	4307      	orrs	r7, r0
 8011f32:	3568      	adds	r5, #104	; 0x68
 8011f34:	e7e9      	b.n	8011f0a <_fwalk_reent+0x12>

08011f36 <__swhatbuf_r>:
 8011f36:	b570      	push	{r4, r5, r6, lr}
 8011f38:	460e      	mov	r6, r1
 8011f3a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f3e:	2900      	cmp	r1, #0
 8011f40:	b096      	sub	sp, #88	; 0x58
 8011f42:	4614      	mov	r4, r2
 8011f44:	461d      	mov	r5, r3
 8011f46:	da08      	bge.n	8011f5a <__swhatbuf_r+0x24>
 8011f48:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8011f4c:	2200      	movs	r2, #0
 8011f4e:	602a      	str	r2, [r5, #0]
 8011f50:	061a      	lsls	r2, r3, #24
 8011f52:	d410      	bmi.n	8011f76 <__swhatbuf_r+0x40>
 8011f54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8011f58:	e00e      	b.n	8011f78 <__swhatbuf_r+0x42>
 8011f5a:	466a      	mov	r2, sp
 8011f5c:	f000 f89c 	bl	8012098 <_fstat_r>
 8011f60:	2800      	cmp	r0, #0
 8011f62:	dbf1      	blt.n	8011f48 <__swhatbuf_r+0x12>
 8011f64:	9a01      	ldr	r2, [sp, #4]
 8011f66:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8011f6a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8011f6e:	425a      	negs	r2, r3
 8011f70:	415a      	adcs	r2, r3
 8011f72:	602a      	str	r2, [r5, #0]
 8011f74:	e7ee      	b.n	8011f54 <__swhatbuf_r+0x1e>
 8011f76:	2340      	movs	r3, #64	; 0x40
 8011f78:	2000      	movs	r0, #0
 8011f7a:	6023      	str	r3, [r4, #0]
 8011f7c:	b016      	add	sp, #88	; 0x58
 8011f7e:	bd70      	pop	{r4, r5, r6, pc}

08011f80 <__smakebuf_r>:
 8011f80:	898b      	ldrh	r3, [r1, #12]
 8011f82:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8011f84:	079d      	lsls	r5, r3, #30
 8011f86:	4606      	mov	r6, r0
 8011f88:	460c      	mov	r4, r1
 8011f8a:	d507      	bpl.n	8011f9c <__smakebuf_r+0x1c>
 8011f8c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8011f90:	6023      	str	r3, [r4, #0]
 8011f92:	6123      	str	r3, [r4, #16]
 8011f94:	2301      	movs	r3, #1
 8011f96:	6163      	str	r3, [r4, #20]
 8011f98:	b002      	add	sp, #8
 8011f9a:	bd70      	pop	{r4, r5, r6, pc}
 8011f9c:	ab01      	add	r3, sp, #4
 8011f9e:	466a      	mov	r2, sp
 8011fa0:	f7ff ffc9 	bl	8011f36 <__swhatbuf_r>
 8011fa4:	9900      	ldr	r1, [sp, #0]
 8011fa6:	4605      	mov	r5, r0
 8011fa8:	4630      	mov	r0, r6
 8011faa:	f7ff f8e9 	bl	8011180 <_malloc_r>
 8011fae:	b948      	cbnz	r0, 8011fc4 <__smakebuf_r+0x44>
 8011fb0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011fb4:	059a      	lsls	r2, r3, #22
 8011fb6:	d4ef      	bmi.n	8011f98 <__smakebuf_r+0x18>
 8011fb8:	f023 0303 	bic.w	r3, r3, #3
 8011fbc:	f043 0302 	orr.w	r3, r3, #2
 8011fc0:	81a3      	strh	r3, [r4, #12]
 8011fc2:	e7e3      	b.n	8011f8c <__smakebuf_r+0xc>
 8011fc4:	4b0d      	ldr	r3, [pc, #52]	; (8011ffc <__smakebuf_r+0x7c>)
 8011fc6:	62b3      	str	r3, [r6, #40]	; 0x28
 8011fc8:	89a3      	ldrh	r3, [r4, #12]
 8011fca:	6020      	str	r0, [r4, #0]
 8011fcc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8011fd0:	81a3      	strh	r3, [r4, #12]
 8011fd2:	9b00      	ldr	r3, [sp, #0]
 8011fd4:	6163      	str	r3, [r4, #20]
 8011fd6:	9b01      	ldr	r3, [sp, #4]
 8011fd8:	6120      	str	r0, [r4, #16]
 8011fda:	b15b      	cbz	r3, 8011ff4 <__smakebuf_r+0x74>
 8011fdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011fe0:	4630      	mov	r0, r6
 8011fe2:	f000 f86b 	bl	80120bc <_isatty_r>
 8011fe6:	b128      	cbz	r0, 8011ff4 <__smakebuf_r+0x74>
 8011fe8:	89a3      	ldrh	r3, [r4, #12]
 8011fea:	f023 0303 	bic.w	r3, r3, #3
 8011fee:	f043 0301 	orr.w	r3, r3, #1
 8011ff2:	81a3      	strh	r3, [r4, #12]
 8011ff4:	89a0      	ldrh	r0, [r4, #12]
 8011ff6:	4305      	orrs	r5, r0
 8011ff8:	81a5      	strh	r5, [r4, #12]
 8011ffa:	e7cd      	b.n	8011f98 <__smakebuf_r+0x18>
 8011ffc:	08011d95 	.word	0x08011d95

08012000 <_malloc_usable_size_r>:
 8012000:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012004:	1f18      	subs	r0, r3, #4
 8012006:	2b00      	cmp	r3, #0
 8012008:	bfbc      	itt	lt
 801200a:	580b      	ldrlt	r3, [r1, r0]
 801200c:	18c0      	addlt	r0, r0, r3
 801200e:	4770      	bx	lr

08012010 <_raise_r>:
 8012010:	291f      	cmp	r1, #31
 8012012:	b538      	push	{r3, r4, r5, lr}
 8012014:	4604      	mov	r4, r0
 8012016:	460d      	mov	r5, r1
 8012018:	d904      	bls.n	8012024 <_raise_r+0x14>
 801201a:	2316      	movs	r3, #22
 801201c:	6003      	str	r3, [r0, #0]
 801201e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8012022:	bd38      	pop	{r3, r4, r5, pc}
 8012024:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8012026:	b112      	cbz	r2, 801202e <_raise_r+0x1e>
 8012028:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801202c:	b94b      	cbnz	r3, 8012042 <_raise_r+0x32>
 801202e:	4620      	mov	r0, r4
 8012030:	f000 f830 	bl	8012094 <_getpid_r>
 8012034:	462a      	mov	r2, r5
 8012036:	4601      	mov	r1, r0
 8012038:	4620      	mov	r0, r4
 801203a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801203e:	f000 b817 	b.w	8012070 <_kill_r>
 8012042:	2b01      	cmp	r3, #1
 8012044:	d00a      	beq.n	801205c <_raise_r+0x4c>
 8012046:	1c59      	adds	r1, r3, #1
 8012048:	d103      	bne.n	8012052 <_raise_r+0x42>
 801204a:	2316      	movs	r3, #22
 801204c:	6003      	str	r3, [r0, #0]
 801204e:	2001      	movs	r0, #1
 8012050:	e7e7      	b.n	8012022 <_raise_r+0x12>
 8012052:	2400      	movs	r4, #0
 8012054:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8012058:	4628      	mov	r0, r5
 801205a:	4798      	blx	r3
 801205c:	2000      	movs	r0, #0
 801205e:	e7e0      	b.n	8012022 <_raise_r+0x12>

08012060 <raise>:
 8012060:	4b02      	ldr	r3, [pc, #8]	; (801206c <raise+0xc>)
 8012062:	4601      	mov	r1, r0
 8012064:	6818      	ldr	r0, [r3, #0]
 8012066:	f7ff bfd3 	b.w	8012010 <_raise_r>
 801206a:	bf00      	nop
 801206c:	200001fc 	.word	0x200001fc

08012070 <_kill_r>:
 8012070:	b538      	push	{r3, r4, r5, lr}
 8012072:	4d07      	ldr	r5, [pc, #28]	; (8012090 <_kill_r+0x20>)
 8012074:	2300      	movs	r3, #0
 8012076:	4604      	mov	r4, r0
 8012078:	4608      	mov	r0, r1
 801207a:	4611      	mov	r1, r2
 801207c:	602b      	str	r3, [r5, #0]
 801207e:	f7f2 ffff 	bl	8005080 <_kill>
 8012082:	1c43      	adds	r3, r0, #1
 8012084:	d102      	bne.n	801208c <_kill_r+0x1c>
 8012086:	682b      	ldr	r3, [r5, #0]
 8012088:	b103      	cbz	r3, 801208c <_kill_r+0x1c>
 801208a:	6023      	str	r3, [r4, #0]
 801208c:	bd38      	pop	{r3, r4, r5, pc}
 801208e:	bf00      	nop
 8012090:	20002dd4 	.word	0x20002dd4

08012094 <_getpid_r>:
 8012094:	f7f2 bfec 	b.w	8005070 <_getpid>

08012098 <_fstat_r>:
 8012098:	b538      	push	{r3, r4, r5, lr}
 801209a:	4d07      	ldr	r5, [pc, #28]	; (80120b8 <_fstat_r+0x20>)
 801209c:	2300      	movs	r3, #0
 801209e:	4604      	mov	r4, r0
 80120a0:	4608      	mov	r0, r1
 80120a2:	4611      	mov	r1, r2
 80120a4:	602b      	str	r3, [r5, #0]
 80120a6:	f7f3 f84a 	bl	800513e <_fstat>
 80120aa:	1c43      	adds	r3, r0, #1
 80120ac:	d102      	bne.n	80120b4 <_fstat_r+0x1c>
 80120ae:	682b      	ldr	r3, [r5, #0]
 80120b0:	b103      	cbz	r3, 80120b4 <_fstat_r+0x1c>
 80120b2:	6023      	str	r3, [r4, #0]
 80120b4:	bd38      	pop	{r3, r4, r5, pc}
 80120b6:	bf00      	nop
 80120b8:	20002dd4 	.word	0x20002dd4

080120bc <_isatty_r>:
 80120bc:	b538      	push	{r3, r4, r5, lr}
 80120be:	4d06      	ldr	r5, [pc, #24]	; (80120d8 <_isatty_r+0x1c>)
 80120c0:	2300      	movs	r3, #0
 80120c2:	4604      	mov	r4, r0
 80120c4:	4608      	mov	r0, r1
 80120c6:	602b      	str	r3, [r5, #0]
 80120c8:	f7f3 f849 	bl	800515e <_isatty>
 80120cc:	1c43      	adds	r3, r0, #1
 80120ce:	d102      	bne.n	80120d6 <_isatty_r+0x1a>
 80120d0:	682b      	ldr	r3, [r5, #0]
 80120d2:	b103      	cbz	r3, 80120d6 <_isatty_r+0x1a>
 80120d4:	6023      	str	r3, [r4, #0]
 80120d6:	bd38      	pop	{r3, r4, r5, pc}
 80120d8:	20002dd4 	.word	0x20002dd4

080120dc <_init>:
 80120dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120de:	bf00      	nop
 80120e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80120e2:	bc08      	pop	{r3}
 80120e4:	469e      	mov	lr, r3
 80120e6:	4770      	bx	lr

080120e8 <_fini>:
 80120e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80120ea:	bf00      	nop
 80120ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80120ee:	bc08      	pop	{r3}
 80120f0:	469e      	mov	lr, r3
 80120f2:	4770      	bx	lr
