#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Wed Jul 17 14:05:56 2024
# Process ID: 5620
# Current directory: /home/s7117/Repos/SpikeTPU/vivado
# Command line: vivado .
# Log file: /home/s7117/Repos/SpikeTPU/vivado/vivado.log
# Journal file: /home/s7117/Repos/SpikeTPU/vivado/vivado.jou
# Running On        :s7117-ftl
# Platform          :Pop
# Operating System  :Pop!_OS 22.04 LTS
# Processor Detail  :AMD Ryzen 7 7840U w/ Radeon  780M Graphics
# CPU Frequency     :2276.030 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :65106 MB
# Swap memory       :85898 MB
# Total Virtual     :151005 MB
# Available Virtual :148292 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/2024.1/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
create_project spiketpu /home/s7117/Repos/SpikeTPU/vivado/spiketpu -part xczu7ev-ffvc1156-2-e
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/2024.1/Vivado/2024.1/data/ip'.
set_property board_part xilinx.com:zcu104:part0:1.1 [current_project]
file mkdir /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new
close [ open /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/adder.v w ]
add_files /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/adder.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_files -from_files /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v -to_files /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/adder.v -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/adder.v' with file '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'weight' is not permitted [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'weight' is not permitted [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
ERROR: [VRFC 10-1280] procedural assignment to a non-register in_weight is not permitted, left-hand side should be reg/integer/time/genvar [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:41]
ERROR: [VRFC 10-8530] module 'tb_fixed_point_adder' is ignored due to previous errors [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'in_weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'spike_enable' on this module [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:32]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'in_weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'membrane_potential' is not permitted [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:34]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'in_weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
ERROR: [VRFC 10-2989] 'out' is not declared [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:33]
ERROR: [VRFC 10-2989] 'out' is not declared [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:36]
ERROR: [VRFC 10-2989] 'out' is not declared [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:39]
ERROR: [VRFC 10-8530] module 'fixed_point_adder' is ignored due to previous errors [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'in_weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
ERROR: [VRFC 10-2989] 'out' is not declared [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:33]
ERROR: [VRFC 10-8530] module 'fixed_point_adder' is ignored due to previous errors [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'in_weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
ERROR: [VRFC 10-2989] 'out' is not declared [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:33]
ERROR: [VRFC 10-8530] module 'fixed_point_adder' is ignored due to previous errors [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'in_weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
ERROR: [VRFC 10-2989] 'out' is not declared [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:33]
ERROR: [VRFC 10-8530] module 'fixed_point_adder' is ignored due to previous errors [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'in_weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
ERROR: [VRFC 10-2989] 'out' is not declared [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:33]
ERROR: [VRFC 10-8530] module 'fixed_point_adder' is ignored due to previous errors [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
WARNING: [VRFC 10-3594] non-net port 'in_weight' cannot be of mode input [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'in_weight' is not permitted [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3236] concurrent assignment to a non-net 'in_weight' is not permitted [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:33]
ERROR: [VRFC 10-9171] mixed concurrent and procedural assignments on 'in_weight' [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:41]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.tb_fixed_point_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixed_point_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixed_point_adder_behav -key {Behavioral:sim_1:Functional:tb_fixed_point_adder} -tclbatch {tb_fixed_point_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fixed_point_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixed_point_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
ERROR: [VRFC 10-4982] syntax error near '.' [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:35]
ERROR: [VRFC 10-8530] module 'tb_fixed_point_adder' is ignored due to previous errors [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:21]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.tb_fixed_point_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixed_point_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '0' seconds
Time resolution is 1 ps
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.tb_fixed_point_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixed_point_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixed_point_adder_behav -key {Behavioral:sim_1:Functional:tb_fixed_point_adder} -tclbatch {tb_fixed_point_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fixed_point_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixed_point_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.tb_fixed_point_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixed_point_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixed_point_adder_behav -key {Behavioral:sim_1:Functional:tb_fixed_point_adder} -tclbatch {tb_fixed_point_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fixed_point_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixed_point_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property -name {xsim.simulate.runtime} -value {10ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixed_point_adder_behav -key {Behavioral:sim_1:Functional:tb_fixed_point_adder} -tclbatch {tb_fixed_point_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fixed_point_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixed_point_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.tb_fixed_point_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixed_point_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixed_point_adder_behav -key {Behavioral:sim_1:Functional:tb_fixed_point_adder} -tclbatch {tb_fixed_point_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fixed_point_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixed_point_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '0' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.tb_fixed_point_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixed_point_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixed_point_adder_behav -key {Behavioral:sim_1:Functional:tb_fixed_point_adder} -tclbatch {tb_fixed_point_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fixed_point_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixed_point_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.tb_fixed_point_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixed_point_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixed_point_adder_behav -key {Behavioral:sim_1:Functional:tb_fixed_point_adder} -tclbatch {tb_fixed_point_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fixed_point_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixed_point_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v:]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_fixed_point_adder'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/2024.1/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_fixed_point_adder' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj tb_fixed_point_adder_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fixed_point_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/tb_fixed_point_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_fixed_point_adder
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /opt/Xilinx/2024.1/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_fixed_point_adder_behav xil_defaultlib.tb_fixed_point_adder xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.srcs/sources_1/new/fixed_point_adder.v" Line 23. Module fixed_point_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.fixed_point_adder
Compiling module xil_defaultlib.tb_fixed_point_adder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_fixed_point_adder_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/s7117/Repos/SpikeTPU/vivado/spiketpu/spiketpu.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_fixed_point_adder_behav -key {Behavioral:sim_1:Functional:tb_fixed_point_adder} -tclbatch {tb_fixed_point_adder.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source tb_fixed_point_adder.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 10ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_fixed_point_adder_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 10ns
run 1 ns
run 1 ns
save_wave_config {/home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg}
add_files -fileset sim_1 -norecurse /home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg
set_property xsim.view /home/s7117/Repos/SpikeTPU/results/tb_fixed_point_adder_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jul 17 15:41:25 2024...
