#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Sat Apr 24 20:10:50 2021
# Process ID: 11748
# Current directory: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/impl_1/design_1_wrapper.vdi
# Journal file: D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/design_1_cnn_fc_i144_o50_0_0.dcp' for cell 'design_1_i/cnn_fc_i144_o50_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp' for cell 'design_1_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp' for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 1135 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.4
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_xbar_1/design_1_xbar_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_cnn_fc_i144_o50_0_0/design_1_cnn_fc_i144_o50_0_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'd:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1.dcp'
Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_0/design_1_auto_us_0_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [d:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.srcs/sources_1/bd/design_1/ip/design_1_auto_us_1/design_1_auto_us_1_clocks.xdc] for cell 'design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 635.066 ; gain = 361.219
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 645.094 ; gain = 10.027
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 1641497f3

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 163fae54e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1171.977 ; gain = 0.000

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 7 inverter(s) to 16 load pin(s).
INFO: [Opt 31-10] Eliminated 451 cells.
Phase 2 Constant propagation | Checksum: 1fa37406f

Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1171.977 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 5333 unconnected nets.
INFO: [Opt 31-11] Eliminated 382 unconnected cells.
Phase 3 Sweep | Checksum: 24eb2d2ea

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1171.977 ; gain = 0.000

Phase 4 BUFG optimization
INFO: [Opt 31-12] Eliminated 0 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 4 BUFG optimization | Checksum: 24a689919

Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1171.977 ; gain = 0.000

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.133 . Memory (MB): peak = 1171.977 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 24a689919

Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1171.977 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 2 newly gated: 26 Total Ports: 56
Ending PowerOpt Patch Enables Task | Checksum: 2525957e5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.339 . Memory (MB): peak = 1469.418 ; gain = 0.000
Ending Power Optimization Task | Checksum: 2525957e5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 1469.418 ; gain = 297.441
INFO: [Common 17-83] Releasing license: Implementation
47 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:09 ; elapsed = 00:00:58 . Memory (MB): peak = 1469.418 ; gain = 834.352
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1469.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 1469.418 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 1469.418 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.222 . Memory (MB): peak = 1469.418 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 8818f809

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model
Phase 1.2 Build Placer Netlist Model | Checksum: f5b8792d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: f5b8792d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:31 . Memory (MB): peak = 1469.418 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: f5b8792d

Time (s): cpu = 00:00:38 ; elapsed = 00:00:32 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 11dcea1e8

Time (s): cpu = 00:01:43 ; elapsed = 00:01:12 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11dcea1e8

Time (s): cpu = 00:01:44 ; elapsed = 00:01:12 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 111ec08b4

Time (s): cpu = 00:02:01 ; elapsed = 00:01:24 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12797a05b

Time (s): cpu = 00:02:02 ; elapsed = 00:01:24 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1035dbd88

Time (s): cpu = 00:02:02 ; elapsed = 00:01:25 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 12c40058f

Time (s): cpu = 00:02:07 ; elapsed = 00:01:28 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1c697b179

Time (s): cpu = 00:02:23 ; elapsed = 00:01:42 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: cd4b6807

Time (s): cpu = 00:02:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: e66e0308

Time (s): cpu = 00:02:25 ; elapsed = 00:01:44 . Memory (MB): peak = 1469.418 ; gain = 0.000
Phase 3 Detail Placement | Checksum: e66e0308

Time (s): cpu = 00:02:26 ; elapsed = 00:01:45 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.694. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 16878d0fa

Time (s): cpu = 00:02:45 ; elapsed = 00:01:57 . Memory (MB): peak = 1469.418 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 16878d0fa

Time (s): cpu = 00:02:45 ; elapsed = 00:01:58 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 16878d0fa

Time (s): cpu = 00:02:46 ; elapsed = 00:01:58 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 16878d0fa

Time (s): cpu = 00:02:46 ; elapsed = 00:01:59 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 16a1e8f28

Time (s): cpu = 00:02:47 ; elapsed = 00:01:59 . Memory (MB): peak = 1469.418 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 16a1e8f28

Time (s): cpu = 00:02:47 ; elapsed = 00:01:59 . Memory (MB): peak = 1469.418 ; gain = 0.000
Ending Placer Task | Checksum: 93a07b0c

Time (s): cpu = 00:02:47 ; elapsed = 00:01:59 . Memory (MB): peak = 1469.418 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
65 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:58 ; elapsed = 00:02:06 . Memory (MB): peak = 1469.418 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:17 ; elapsed = 00:00:06 . Memory (MB): peak = 1469.418 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:08 . Memory (MB): peak = 1469.418 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1469.418 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.402 . Memory (MB): peak = 1469.418 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.122 . Memory (MB): peak = 1469.418 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3a01bbdb ConstDB: 0 ShapeSum: 599ebf31 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c2749f0b

Time (s): cpu = 00:00:53 ; elapsed = 00:00:43 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c2749f0b

Time (s): cpu = 00:00:54 ; elapsed = 00:00:44 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c2749f0b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1469.418 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c2749f0b

Time (s): cpu = 00:00:55 ; elapsed = 00:00:45 . Memory (MB): peak = 1469.418 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1153bd2e4

Time (s): cpu = 00:01:18 ; elapsed = 00:00:58 . Memory (MB): peak = 1469.418 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.806  | TNS=0.000  | WHS=-0.221 | THS=-229.987|

Phase 2 Router Initialization | Checksum: f73fbb31

Time (s): cpu = 00:01:26 ; elapsed = 00:01:04 . Memory (MB): peak = 1478.246 ; gain = 8.828

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c8d2088c

Time (s): cpu = 00:01:45 ; elapsed = 00:01:14 . Memory (MB): peak = 1486.988 ; gain = 17.570

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2990
 Number of Nodes with overlaps = 293
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 158618348

Time (s): cpu = 00:02:28 ; elapsed = 00:01:41 . Memory (MB): peak = 1486.988 ; gain = 17.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 26fbe5bde

Time (s): cpu = 00:02:29 ; elapsed = 00:01:41 . Memory (MB): peak = 1486.988 ; gain = 17.570

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 0

Phase 4.2.1 Update Timing
Phase 4.2.1 Update Timing | Checksum: 1b0408eac

Time (s): cpu = 00:02:31 ; elapsed = 00:01:43 . Memory (MB): peak = 1486.988 ; gain = 17.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1eeaead87

Time (s): cpu = 00:02:32 ; elapsed = 00:01:43 . Memory (MB): peak = 1486.988 ; gain = 17.570
Phase 4 Rip-up And Reroute | Checksum: 1eeaead87

Time (s): cpu = 00:02:32 ; elapsed = 00:01:43 . Memory (MB): peak = 1486.988 ; gain = 17.570

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1eeaead87

Time (s): cpu = 00:02:32 ; elapsed = 00:01:43 . Memory (MB): peak = 1486.988 ; gain = 17.570

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eeaead87

Time (s): cpu = 00:02:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1486.988 ; gain = 17.570
Phase 5 Delay and Skew Optimization | Checksum: 1eeaead87

Time (s): cpu = 00:02:32 ; elapsed = 00:01:44 . Memory (MB): peak = 1486.988 ; gain = 17.570

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f04418ce

Time (s): cpu = 00:02:36 ; elapsed = 00:01:46 . Memory (MB): peak = 1486.988 ; gain = 17.570
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.017  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d458700d

Time (s): cpu = 00:02:36 ; elapsed = 00:01:46 . Memory (MB): peak = 1486.988 ; gain = 17.570
Phase 6 Post Hold Fix | Checksum: 1d458700d

Time (s): cpu = 00:02:36 ; elapsed = 00:01:46 . Memory (MB): peak = 1486.988 ; gain = 17.570

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 7.74894 %
  Global Horizontal Routing Utilization  = 11.742 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 151b70a68

Time (s): cpu = 00:02:36 ; elapsed = 00:01:46 . Memory (MB): peak = 1486.988 ; gain = 17.570

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 151b70a68

Time (s): cpu = 00:02:36 ; elapsed = 00:01:46 . Memory (MB): peak = 1486.988 ; gain = 17.570

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19c556c3e

Time (s): cpu = 00:02:39 ; elapsed = 00:01:49 . Memory (MB): peak = 1486.988 ; gain = 17.570

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.258  | TNS=0.000  | WHS=0.017  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 19c556c3e

Time (s): cpu = 00:02:39 ; elapsed = 00:01:50 . Memory (MB): peak = 1486.988 ; gain = 17.570
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:42 ; elapsed = 00:01:51 . Memory (MB): peak = 1486.988 ; gain = 17.570

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
79 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:53 ; elapsed = 00:01:58 . Memory (MB): peak = 1486.988 ; gain = 17.570
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:20 ; elapsed = 00:00:08 . Memory (MB): peak = 1486.988 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 1486.988 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1486.988 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/School/Project/new_repo/Vivado/fc_144_50_test/fc_144_50_test.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology: Time (s): cpu = 00:00:30 ; elapsed = 00:00:18 . Memory (MB): peak = 1543.297 ; gain = 56.309
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
report_timing_summary: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1548.902 ; gain = 5.605
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
89 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 1616.070 ; gain = 67.168
Command: write_bitstream -force -no_partial_bitfile design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (CHECK-3) Report rule limit reached - REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1836/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1836/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1842/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1842/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1849/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1849/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1855/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1855/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1862/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1862/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1868/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1868/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1875/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1875/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1881/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1881/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1888/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1888/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1894/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1894/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1901/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1901/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1907/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1907/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1914/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1914/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1920/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1920/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1927/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1927/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1933/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1933/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1940/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1940/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1946/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1946/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1953/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1953/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1959/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1959/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1966/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1966/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1972/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1972/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1979/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1979/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1985/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1985/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (DPOP-1) PREG Output pipelining - DSP design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1992/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg output design_1_i/cnn_fc_i144_o50_0/inst/grp_fixed_point_mul_fu_1992/cnn_fc_i144_o50_mbkb_U0/cnn_fc_i144_o50_mbkb_MulnS_0_U/buff0_reg/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[0] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_10_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[1] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_9_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[2] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_8__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg has an input control pin design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg/WEBWE[3] (net: design_1_i/cnn_fc_i144_o50_0/inst/cnn_fc_i144_o50_CTRL_s_axi_U/int_bias/gen_write[1].mem_reg_i_7__0_n_3) which is driven by a register (design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (RTSTAT-10) No routable loads - 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i (the first 15 of 33 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 47 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 69 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:56 ; elapsed = 00:00:51 . Memory (MB): peak = 2015.676 ; gain = 399.605
INFO: [Common 17-206] Exiting Vivado at Sat Apr 24 20:18:42 2021...
