

================================================================
== Vivado HLS Report for 'slice_tensor1d_switch_ap_fixed_ap_fixed_config41_s'
================================================================
* Date:           Tue Oct 18 18:32:16 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.199 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      995|      995| 4.975 us | 4.975 us |  995|  995|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |      993|      993|         3|          1|          1|   992|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.65>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %res_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %data_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str76, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77, [1 x i8]* @p_str77, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str77, [1 x i8]* @p_str77)"   --->   Operation 7 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.65ns)   --->   "br label %1" [firmware/nnet_utils/nnet_deepcalo_stream.h:541->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.65>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%i_0_i = phi i10 [ 0, %0 ], [ %i, %hls_label_0_end ]"   --->   Operation 9 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.91ns)   --->   "%icmp_ln541 = icmp eq i10 %i_0_i, -32" [firmware/nnet_utils/nnet_deepcalo_stream.h:541->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 10 'icmp' 'icmp_ln541' <Predicate = true> <Delay = 0.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 992, i64 992, i64 992)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.78ns)   --->   "%i = add i10 %i_0_i, 1" [firmware/nnet_utils/nnet_deepcalo_stream.h:541->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 12 'add' 'i' <Predicate = true> <Delay = 0.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln541, label %"slice_tensor1d_s2s<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 5, 3, 0>, config41>.exit", label %hls_label_0_begin" [firmware/nnet_utils/nnet_deepcalo_stream.h:541->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_V = call i32 @_ssdm_op_Read.axis.volatile.i32P(i32* %data_V_V)" [firmware/nnet_utils/nnet_deepcalo_stream.h:543->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 14 'read' 'tmp_V' <Predicate = (!icmp_ln541)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i10.i32.i32(i10 %i_0_i, i32 5, i32 9)" [firmware/nnet_utils/nnet_deepcalo_stream.h:544->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 15 'partselect' 'tmp_1' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.75ns)   --->   "%icmp_ln544 = icmp eq i5 %tmp_1, 0" [firmware/nnet_utils/nnet_deepcalo_stream.h:544->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 16 'icmp' 'icmp_ln544' <Predicate = (!icmp_ln541)> <Delay = 0.75> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "br i1 %icmp_ln544, label %2, label %hls_label_0_end" [firmware/nnet_utils/nnet_deepcalo_stream.h:544->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 17 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 18 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_deepcalo_stream.h:546->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 18 'write' <Predicate = (icmp_ln544)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str78)" [firmware/nnet_utils/nnet_deepcalo_stream.h:541->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 19 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str77) nounwind" [firmware/nnet_utils/nnet_deepcalo_stream.h:542->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 20 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 21 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i32P(i32* %res_V_V, i32 %tmp_V)" [firmware/nnet_utils/nnet_deepcalo_stream.h:546->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 21 'write' <Predicate = (icmp_ln544)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 22 [1/1] (0.00ns)   --->   "br label %hls_label_0_end" [firmware/nnet_utils/nnet_deepcalo_stream.h:547->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 22 'br' <Predicate = (icmp_ln544)> <Delay = 0.00>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str78, i32 %tmp)" [firmware/nnet_utils/nnet_deepcalo_stream.h:548->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 23 'specregionend' 'empty_4' <Predicate = (!icmp_ln541)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_deepcalo_stream.h:541->firmware/nnet_utils/nnet_deepcalo_stream.h:590]   --->   Operation 24 'br' <Predicate = (!icmp_ln541)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.00>
ST_5 : Operation 25 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_deepcalo_stream.h:599]   --->   Operation 25 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.656ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_deepcalo_stream.h:541->firmware/nnet_utils/nnet_deepcalo_stream.h:590) [7]  (0.656 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln541', firmware/nnet_utils/nnet_deepcalo_stream.h:541->firmware/nnet_utils/nnet_deepcalo_stream.h:590) [8]  (0.912 ns)
	blocking operation 0.287 ns on control path)

 <State 3>: 0ns
The critical path consists of the following:

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
