/*
 *    Based on code from Cortina Systems, Inc.
 *
 *    Copyright (C) 2011, 2012 by Cortina Systems, Inc.
 *    Copyright (C) 2011, 2012 Cavium, Inc.
 *
 *    This program is free software; you can redistribute it and/or modify
 *    it under the terms of the GNU General Public License as published by
 *    the Free Software Foundation; either version 2 of the License, or
 *    (at your option) any later version.
 *
 *    This program is distributed in the hope that it will be useful,
 *    but WITHOUT ANY WARRANTY; without even the implied warranty of
 *    MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 *    GNU General Public License for more details.
 *
 */
#define CS4224_GLOBAL_CHIP_ID_LSB                 0x0
#define CS4224_GLOBAL_CHIP_ID_LSB_dft             0x3E5
#define CS4224_GLOBAL_CHIP_ID_MSB                 0x1
#define CS4224_GLOBAL_CHIP_ID_MSB_dft             0x7003
#define CS4224_GLOBAL_SCRATCH                     0x2
#define CS4224_GLOBAL_SCRATCH_dft                 0x0
#define CS4224_GLOBAL_UCODE_VERSION_SR            0x3
#define CS4224_GLOBAL_UCODE_VERSION_SR_dft        0x0
#define CS4224_GLOBAL_UCODE_VERSION_CX1           0x4
#define CS4224_GLOBAL_UCODE_VERSION_CX1_dft       0x0
#define CS4224_GLOBAL_UCODE_VERSION_KR            0x5
#define CS4224_GLOBAL_UCODE_VERSION_KR_dft        0x0
#define CS4224_GLOBAL_UCODE_VERSION_ZR            0x6
#define CS4224_GLOBAL_UCODE_VERSION_ZR_dft        0x0
#define CS4224_GLOBAL_UCODE_VERSION_FC            0x7
#define CS4224_GLOBAL_UCODE_VERSION_FC_dft        0x0
#define CS4224_GLOBAL_UCODE_TIMESTAMP0            0x8
#define CS4224_GLOBAL_UCODE_TIMESTAMP0_dft        0x0
#define CS4224_GLOBAL_UCODE_TIMESTAMP1            0x9
#define CS4224_GLOBAL_UCODE_TIMESTAMP1_dft        0x0
#define CS4224_GLOBAL_UCODE_TIMESTAMP2            0xA
#define CS4224_GLOBAL_UCODE_TIMESTAMP2_dft        0x0
#define CS4224_GLOBAL_MPIF_SOFT_RESET             0xD
#define CS4224_GLOBAL_MPIF_SOFT_RESET_dft         0x0
#define CS4224_GLOBAL_MDIO_CONFIG                 0xF
#define CS4224_GLOBAL_MDIO_CONFIG_dft             0x50
#define CS4224_GLOBAL_DWNLD_CHECKSUM_CTRL         0x11
#define CS4224_GLOBAL_DWNLD_CHECKSUM_CTRL_dft     0x0
#define CS4224_GLOBAL_DWNLD_CHECKSUM_STATUS       0x12
#define CS4224_GLOBAL_DWNLD_CHECKSUM_STATUS_dft   0x0
#define CS4224_GLOBAL_DWNLD_CHECKSUM_HW           0x13
#define CS4224_GLOBAL_DWNLD_CHECKSUM_HW_dft       0xFFFF
#define CS4224_GLOBAL_DWNLD_CHECKSUM_SW           0x14
#define CS4224_GLOBAL_DWNLD_CHECKSUM_SW_dft       0x0
#define CS4224_GLOBAL_PIN_STATUS                  0x16
#define CS4224_GLOBAL_PIN_STATUS_dft              0x0
#define CS4224_GLOBAL_BROADCAST                   0x17
#define CS4224_GLOBAL_BROADCAST_dft               0x0
#define CS4224_GLOBAL_GT_10KHZ_REF_CLK_CNT1       0x18
#define CS4224_GLOBAL_GT_10KHZ_REF_CLK_CNT1_dft   0x0
#define CS4224_GLOBAL_GT_10KHZ_REF_CLK_CNT0       0x19
#define CS4224_GLOBAL_GT_10KHZ_REF_CLK_CNT0_dft   0x3CF0
#define CS4224_GLOBAL_SCRATCH0                    0x1D
#define CS4224_GLOBAL_SCRATCH0_dft                0x0
#define CS4224_GLOBAL_SCRATCH6                    0x23
#define CS4224_GLOBAL_SCRATCH6_dft                0x0
#define CS4224_GLOBAL_SCRATCH7                    0x24
#define CS4224_GLOBAL_SCRATCH7_dft                0x0
#define CS4224_GLOBAL_GLOBAL_INTERRUPT            0x26
#define CS4224_GLOBAL_GLOBAL_INTERRUPT_dft        0x0
#define CS4224_GLOBAL_GLOBAL_INTE                 0x27
#define CS4224_GLOBAL_GLOBAL_INTE_dft             0x0
#define CS4224_GLOBAL_DATAPATH_INTERRUPT          0x28
#define CS4224_GLOBAL_DATAPATH_INTERRUPT_dft      0x0
#define CS4224_GLOBAL_DATAPATH_INTE               0x29
#define CS4224_GLOBAL_DATAPATH_INTE_dft           0x0
#define CS4224_GPIO_INTERR                        0x100
#define CS4224_GPIO_INTERR_dft                    0x0
#define CS4224_GPIO_INTERR_OUTPUT_CFG             0x101
#define CS4224_GPIO_INTERR_DRIVE                  0x102
#define CS4224_GPIO_INTERR_VALUE                  0x103
#define CS4224_GPIO_INTERR_TOGGLE                 0x104
#define CS4224_GPIO_INTERR_DELAY                  0x105
#define CS4224_GPIO_GPIO1                         0x106
#define CS4224_GPIO_GPIO1_dft                     0x0
#define CS4224_GPIO_GPIO1_OUTPUT_CFG              0x107
#define CS4224_GPIO_GPIO1_DRIVE                   0x108
#define CS4224_GPIO_GPIO1_VALUE                   0x109
#define CS4224_GPIO_GPIO1_TOGGLE                  0x10A
#define CS4224_GPIO_GPIO1_DELAY                   0x10B
#define CS4224_GPIO_GPIO2                         0x10C
#define CS4224_GPIO_GPIO2_dft                     0x0
#define CS4224_GPIO_GPIO2_OUTPUT_CFG              0x10D
#define CS4224_GPIO_GPIO2_DRIVE                   0x10E
#define CS4224_GPIO_GPIO2_VALUE                   0x10F
#define CS4224_GPIO_GPIO2_TOGGLE                  0x110
#define CS4224_GPIO_GPIO2_DELAY                   0x111
#define CS4224_GPIO_GPIO3                         0x112
#define CS4224_GPIO_GPIO3_dft                     0x0
#define CS4224_GPIO_GPIO3_OUTPUT_CFG              0x113
#define CS4224_GPIO_GPIO3_DRIVE                   0x114
#define CS4224_GPIO_GPIO3_VALUE                   0x115
#define CS4224_GPIO_GPIO3_TOGGLE                  0x116
#define CS4224_GPIO_GPIO3_DELAY                   0x117
#define CS4224_GPIO_GPIO4                         0x118
#define CS4224_GPIO_GPIO4_dft                     0x0
#define CS4224_GPIO_GPIO4_OUTPUT_CFG              0x119
#define CS4224_GPIO_GPIO4_DRIVE                   0x11A
#define CS4224_GPIO_GPIO4_VALUE                   0x11B
#define CS4224_GPIO_GPIO4_TOGGLE                  0x11C
#define CS4224_GPIO_GPIO4_DELAY                   0x11D
#define CS4224_GPIO_GPIO_INPUT0                   0x11E
#define CS4224_GPIO_GPIO_INPUT0_dft               0x0
#define CS4224_GPIO_GPIO_INPUT1                   0x11F
#define CS4224_GPIO_GPIO_INPUT2                   0x120
#define CS4224_GPIO_GPIO_INPUT3                   0x121
#define CS4224_GPIO_GPIO_CFG                      0x122
#define CS4224_GPIO_GPIO_INT_POLARITY             0x123
#define CS4224_GPIO_GPIO_INPUT_INT                0x124
#define CS4224_GPIO_GPIO_INPUT_INT_dft            0x0
#define CS4224_GPIO_GPIO_INPUT_INTE               0x125
#define CS4224_GPIO_GPIO_INPUT_INTE_dft           0x0
#define CS4224_GPIO_GPIO_INPUT_INTS               0x126
#define CS4224_GPIO_GPIO_INPUT_INTS_dft           0x0
#define CS4224_GPIO_GPIO_INPUT_INTZ               0x127
#define CS4224_GPIO_GPIO_INPUT_INTZ_dft           0x0
#define CS4224_GPIO_GPIO_INT                      0x128
#define CS4224_GPIO_GPIO_INTE                     0x129
#define CS4224_GPIO_GPIO_INT_PORT0                0x12A
#define CS4224_GPIO_GPIO_INT_PORT0E               0x12B
#define CS4224_GPIO_GPIO_INT_PORT0O               0x12C
#define CS4224_GPIO_GPIO_INT_PORT0Z               0x12D
#define CS4224_GPIO_GPIO_INT_PORT1                0x12E
#define CS4224_GPIO_GPIO_INT_PORT1E               0x12F
#define CS4224_GPIO_GPIO_INT_PORT1O               0x130
#define CS4224_GPIO_GPIO_INT_PORT1Z               0x131
#define CS4224_GPIO_GPIO_INT_PORT2                0x132
#define CS4224_GPIO_GPIO_INT_PORT2E               0x133
#define CS4224_GPIO_GPIO_INT_PORT2O               0x134
#define CS4224_GPIO_GPIO_INT_PORT2Z               0x135
#define CS4224_GPIO_GPIO_INT_PORT3                0x136
#define CS4224_GPIO_GPIO_INT_PORT3E               0x137
#define CS4224_GPIO_GPIO_INT_PORT3O               0x138
#define CS4224_GPIO_GPIO_INT_PORT3Z               0x139
#define CS4224_GPIO_GPIO_INT_PORT4                0x13A
#define CS4224_GPIO_GPIO_INT_PORT4E               0x13B
#define CS4224_GPIO_GPIO_INT_PORT4O               0x13C
#define CS4224_GPIO_GPIO_INT_PORT4Z               0x13D
#define CS4224_GPIO_GPIO_INT_PORT5                0x13E
#define CS4224_GPIO_GPIO_INT_PORT5E               0x13F
#define CS4224_GPIO_GPIO_INT_PORT5O               0x140
#define CS4224_GPIO_GPIO_INT_PORT5Z               0x141
#define CS4224_GPIO_GPIO_INT_PORT6                0x142
#define CS4224_GPIO_GPIO_INT_PORT6E               0x143
#define CS4224_GPIO_GPIO_INT_PORT6O               0x144
#define CS4224_GPIO_GPIO_INT_PORT6Z               0x145
#define CS4224_GPIO_GPIO_INT_PORT7                0x146
#define CS4224_GPIO_GPIO_INT_PORT7E               0x147
#define CS4224_GPIO_GPIO_INT_PORT7O               0x148
#define CS4224_GPIO_GPIO_INT_PORT7Z               0x149
#define CS4224_GPIO_GPIO_INT_COMMON               0x14A
#define CS4224_GPIO_GPIO_INT_COMMONE              0x14B
#define CS4224_GPIO_GPIO_INT_COMMONO              0x14C
#define CS4224_GPIO_GPIO_INT_COMMONZ              0x14D

#define CS4224_EFUSE_GENERAL_STATUS               0x181
#define CS4224_EFUSE_GENERAL_STATUS_dft           0x0
#define CS4224_EFUSE_PDF_SKU                      0x19F
#define CS4224_EFUSE_PDF_SKU_dft                  0x0
#define CS4224_EFUSE_PDF_MON_CAL_DATA             0x1A4
#define CS4224_EFUSE_PDF_MON_CAL_DATA_dft         0x0
#define CS4224_EFUSE_PDF_MON_GAIN_DATA            0x1A5
#define CS4224_EFUSE_PDF_MON_GAIN_DATA_dft        0x0
#define CS4224_EFUSE_PDF_MON_LUT15                0x1A6
#define CS4224_EFUSE_PDF_MON_LUT15_dft            0x0
#define CS4224_EFUSE_PDF_POLY_RES_CAL_DATA2       0x1B7
#define CS4224_EFUSE_PDF_POLY_RES_CAL_DATA2_dft   0x0
#define CS4224_EFUSE_PDF_POLY_RES_CAL_DATA1       0x1B8
#define CS4224_EFUSE_PDF_POLY_RES_CAL_DATA1_dft   0x0
#define CS4224_EFUSE_PDF_POLY_RES_CAL_DATA0       0x1B9
#define CS4224_EFUSE_PDF_POLY_RES_CAL_DATA0_dft   0x0
#define CS4224_MONITOR_CONTROL0                   0x200
#define CS4224_MONITOR_CONTROL0_dft               0x630C
#define CS4224_MONITOR_CONFIG_MASK                0x204
#define CS4224_MONITOR_CONFIG_MASK_dft            0x0
#define CS4224_MONITOR_LUT_SELECT                 0x20B
#define CS4224_MONITOR_LUT_SELECT_dft             0x0
#define CS4224_MONITOR_LUT_LOCAL_SELECT           0x20C
#define CS4224_MONITOR_LUT_LOCAL_SELECT_dft       0x0
#define CS4224_MONITOR_LUT_APPLY                  0x20D
#define CS4224_MONITOR_LUT_APPLY_dft              0x0
#define CS4224_MONITOR_CAL_CONST_OVERRIDE_ENA     0x20E
#define CS4224_MONITOR_CAL_CONST_OVERRIDE_ENA_dft 0x0
#define CS4224_MONITOR_CAL_OVERRIDE               0x20F
#define CS4224_MONITOR_CAL_OVERRIDE_dft           0x0
#define CS4224_MONITOR_CAL_CONST_APPLY            0x210
#define CS4224_MONITOR_CAL_CONST_APPLY_dft        0x0
#define CS4224_MONITOR_STATUS_FINAL0              0x25A
#define CS4224_MONITOR_STATUS_FINAL0_dft          0x0
#define CS4224_MONITOR_STATUS_FINAL2              0x25C
#define CS4224_MONITOR_STATUS_FINAL2_dft          0x0
#define CS4224_MONITOR_STATUS_FINAL6              0x260
#define CS4224_MONITOR_STATUS_FINAL6_dft          0x0
#define CS4224_MONITOR_LUT_RANGE0                 0x27B
#define CS4224_MONITOR_LUT_RANGE0_dft             0x0
#define CS4224_MONITOR_LUT_VALUE0                 0x28B
#define CS4224_MONITOR_LUT_VALUE0_dft             0x0
#define CS4224_CLKMON_GBL_CLKSEL                  0x2E0
#define CS4224_CLKMON_GBL_CLKSEL_dft              0x7F
#define CS4224_CLKMON_GBL_CTRL                    0x2E1
#define CS4224_CLKMON_GBL_CTRL_dft                0x110
#define CS4224_CLKMON_GBL_DURATION                0x2E2
#define CS4224_CLKMON_GBL_DURATION_dft            0x0
#define CS4224_CLKMON_GBL_MINTHRESH1              0x2E6
#define CS4224_CLKMON_GBL_MINTHRESH1_dft          0x0
#define CS4224_CLKMON_GBL_MINTHRESH0              0x2E7
#define CS4224_CLKMON_GBL_MINTHRESH0_dft          0x0
#define CS4224_CLKMON_GBL_MAXTHRESH1              0x2E8
#define CS4224_CLKMON_GBL_MAXTHRESH1_dft          0x0
#define CS4224_CLKMON_GBL_MAXTHRESH0              0x2E9
#define CS4224_CLKMON_GBL_MAXTHRESH0_dft          0x0
#define CS4224_MSEQ_PS_INT                        0x306
#define CS4224_MSEQ_PS_INT_dft                    0x0
#define CS4224_MSEQ_PS_INTE                       0x307
#define CS4224_MSEQ_PS_INTE_dft                   0x0
#define CS4224_MSEQ_PS_INTO                       0x308
#define CS4224_MSEQ_PS_INTO_dft                   0x0
#define CS4224_MSEQ_PS_INTZ                       0x309
#define CS4224_MSEQ_PS_INTZ_dft                   0x0
#define CS4224_MSEQ_PS_MBIST_CTRL                 0x30A
#define CS4224_MSEQ_PS_MBIST_CTRL_dft             0x0
#define CS4224_MSEQ_PS_MBIST_STATUS               0x30B
#define CS4224_MSEQ_PS_MBIST_STATUS_dft           0x0
#define CS4224_PP_LINE_LINEMISC_SOFT_RESET        0x1000
#define CS4224_PP_LINE_LINEMISC_SOFT_RESET_dft    0x2
#define CS4224_PP_LINE_LINEMISC_MPIF_RESET_DOTREG 0x1001
#define CS4224_PP_LINE_LINEMISC_MPIF_RESET_DOTREG_dft 0x7
#define CS4224_PP_LINE_LINEMISC_GIGEPCS_SOFT_RESET 0x1002
#define CS4224_PP_LINE_LINEMISC_GIGEPCS_SOFT_RESET_dft 0x3
#define CS4224_PP_LINE_LINEMISC_FUNCEN            0x1003
#define CS4224_PP_LINE_LINEMISC_FUNCEN_dft        0x0
#define CS4224_PP_LINE_LINEMISC_CLKEN             0x1004
#define CS4224_PP_LINE_LINEMISC_CLKEN_dft         0x0
#define CS4224_PP_LINE_LINEMISC_MSEQCLKCTRL       0x1007
#define CS4224_PP_LINE_LINEMISC_MSEQCLKCTRL_dft   0x4
#define CS4224_PP_LINE_LINEMISC_DATAPATH_CTRL     0x100B
#define CS4224_PP_LINE_LINEMISC_DATAPATH_CTRL_dft 0xF180
#define CS4224_PP_LINE_LINEMISC_KR_AN_PORT_ADDR   0x100C
#define CS4224_PP_LINE_LINEMISC_KR_AN_PORT_ADDR_dft 0x0
#define CS4224_PP_LINE_LINEMISC_AN_MODE_SEL       0x100D
#define CS4224_PP_LINE_LINEMISC_AN_MODE_SEL_dft   0x0
#define CS4224_PP_LINE_LINEMISC_OVERRIDE_EN       0x1010
#define CS4224_PP_LINE_LINEMISC_OVERRIDE_EN_dft   0x0
#define CS4224_PP_LINE_LINEMISC_INTERRUPT         0x1011
#define CS4224_PP_LINE_LINEMISC_INTERRUPT_dft     0x0
#define CS4224_PP_LINE_LINEMISC_INTENABLE         0x1012
#define CS4224_PP_LINE_LINEMISC_INTENABLE_dft     0x0
#define CS4224_PP_LINE_SDS_COMMON_RX0_Config      0x1020
#define CS4224_PP_LINE_SDS_COMMON_RX0_Config_dft  0x18
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CONFIG  0x1021
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CONFIG_dft 0x4
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CLKDIV_CTRL 0x1023
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CLKDIV_CTRL_dft 0x3005
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CLKOUT_CTRL 0x1024
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CLKOUT_CTRL_dft 0x2FF
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CPA     0x1027
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CPA_dft 0x77
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_IBIAS_TUNE 0x1029
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_IBIAS_TUNE_dft 0x4
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_RBIAS_TUNE 0x102A
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_RBIAS_TUNE_dft 0x44
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_MISC    0x102D
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_MISC_dft 0x300
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_SPARE   0x102F
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_SPARE_dft 0xE0F0
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CONFIG_EYEMON 0x1030
#define CS4224_PP_LINE_SDS_COMMON_SRX0_RX_CONFIG_EYEMON_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_VCOMAX   0x1031
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_VCOMAX_dft 0xFFF
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_CONTROL  0x1033
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_CONTROL_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_ALTCT_STATUS 0x1037
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_ALTCT_STATUS_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPLVL3  0x1039
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPLVL3_dft 0xFF
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPLVL2  0x103A
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPLVL2_dft 0xFF
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPLVL1  0x103B
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPLVL1_dft 0xFF
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPLVL0  0x103C
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPLVL0_dft 0xFF
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES04 0x103D
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES04_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES03 0x103E
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES03_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES02 0x103F
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES02_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES01 0x1040
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES01_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES00 0x1041
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES00_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES14 0x1042
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES14_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES13 0x1043
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES13_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES12 0x1044
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES12_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES11 0x1045
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES11_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES10 0x1046
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_TMPTHRES10_dft 0x19
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL00 0x1047
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL00_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL01 0x1048
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL01_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL02 0x1049
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL02_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL03 0x104A
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL03_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL10 0x104B
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL10_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL11 0x104C
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL11_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL12 0x104D
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL12_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL13 0x104E
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_BIASVAL13_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_VCOBIAS 0x104F
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_LC_VCOBIAS_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_STATUS   0x1050
#define CS4224_PP_LINE_SDS_COMMON_RXVCO0_STATUS_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_RESOLUTION 0x1057
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_RESOLUTION_dft 0x3
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_CONTROL 0x1059
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_CONTROL_dft 0x2098
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_INTERRUPT 0x105B
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_INTERRUPT_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_INTSTATUS 0x105C
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_INTSTATUS_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_INTENABLE 0x105D
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_INTENABLE_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_INTERRUPTZ 0x105E
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKD0_INTERRUPTZ_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RXELST0_Control 0x106E
#define CS4224_PP_LINE_SDS_COMMON_RXELST0_Control_dft 0x2
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_Cfg    0x106F
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_Cfg_dft 0x2000
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_Ctrl   0x1070
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_Ctrl_dft 0xC
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_Count1 0x1071
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_Count1_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_Count0 0x1072
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_Count0_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_INTERRUPT 0x1073
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_INTERRUPT_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_INTSTATUS 0x1074
#define CS4224_PP_LINE_SDS_COMMON_PRBSCHK0_INTSTATUS_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_RESET     0x1077
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_RESET_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_EN        0x1078
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_EN_dft    0x0
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_NUMERATOR0 0x1079
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_NUMERATOR0_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_NUMERATOR1 0x107A
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_NUMERATOR1_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_NUMERATOR0 0x107D
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_NUMERATOR0_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_NUMERATOR1 0x107E
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_NUMERATOR1_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_WIDTH     0x1081
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_WIDTH_dft 0xA
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_INTDIV    0x1082
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_INTDIV_dft 0x1919
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_STAGE_EN  0x1083
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_STAGE_EN_dft 0x408
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_STAGE1PRELOAD0 0x1084
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_STAGE1PRELOAD0_dft 0xCCCC
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_STAGE1PRELOAD1 0x1085
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_STAGE1PRELOAD1_dft 0xCC
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_STAGE2PRELOAD0 0x1086
#define CS4224_PP_LINE_SDS_COMMON_RDIVFRAC0_STAGE2PRELOAD0_dft 0xCCCC
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_STAGE1PRELOAD0 0x1088
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_STAGE1PRELOAD0_dft 0xCCCC
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_STAGE1PRELOAD1 0x1089
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_STAGE1PRELOAD1_dft 0xCC
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_STAGE2PRELOAD0 0x108A
#define CS4224_PP_LINE_SDS_COMMON_COREFRAC0_STAGE2PRELOAD0_dft 0xCCCC
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_DITHER    0x108D
#define CS4224_PP_LINE_SDS_COMMON_FRAC0_DITHER_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_TX0_Config      0x108E
#define CS4224_PP_LINE_SDS_COMMON_TX0_Config_dft  0x18
#define CS4224_PP_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLA 0x108F
#define CS4224_PP_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLA_dft 0x814
#define CS4224_PP_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLB 0x1090
#define CS4224_PP_LINE_SDS_COMMON_STX0_TX_OUTPUT_CTRLB_dft 0x4
#define CS4224_PP_LINE_SDS_COMMON_STX0_SQUELCH    0x1091
#define CS4224_PP_LINE_SDS_COMMON_STX0_SQUELCH_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_STX0_MISC       0x1092
#define CS4224_PP_LINE_SDS_COMMON_STX0_MISC_dft   0x33
#define CS4224_PP_LINE_SDS_COMMON_PRBSGEN0_Cfg    0x1096
#define CS4224_PP_LINE_SDS_COMMON_PRBSGEN0_Cfg_dft 0x2000
#define CS4224_PP_LINE_SDS_COMMON_PRBSGEN0_Ctrl   0x1097
#define CS4224_PP_LINE_SDS_COMMON_PRBSGEN0_Ctrl_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_PRBSGEN0_Fixed0_Pattern1 0x1098
#define CS4224_PP_LINE_SDS_COMMON_PRBSGEN0_Fixed0_Pattern1_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_TXELST0_Control 0x109D
#define CS4224_PP_LINE_SDS_COMMON_TXELST0_Control_dft 0x2
#define CS4224_PP_LINE_SDS_COMMON_SRX0_AGC_CONFIG1 0x10A1
#define CS4224_PP_LINE_SDS_COMMON_SRX0_AGC_CONFIG1_dft 0x4
#define CS4224_PP_LINE_SDS_COMMON_SRX0_AGC_CONFIG2 0x10A2
#define CS4224_PP_LINE_SDS_COMMON_SRX0_AGC_CONFIG2_dft 0x40
#define CS4224_PP_LINE_SDS_COMMON_SRX0_AGC_CONFIG4 0x10A4
#define CS4224_PP_LINE_SDS_COMMON_SRX0_AGC_CONFIG4_dft 0x81F0
#define CS4224_PP_LINE_SDS_COMMON_SRX0_AGC_RTUNE  0x10A5
#define CS4224_PP_LINE_SDS_COMMON_SRX0_AGC_RTUNE_dft 0x4
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DAC_ENB_MSB 0x10A6
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DAC_ENB_MSB_dft 0xD
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DAC_ENB_LSB 0x10A7
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DAC_ENB_LSB_dft 0xDFFF
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DFE_DLY_CTRL1 0x10A8
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DFE_DLY_CTRL1_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DFE_DLY_CTRL2 0x10A9
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DFE_DLY_CTRL2_dft 0x0
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DFE_BIAS1  0x10AA
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DFE_BIAS1_dft 0x5555
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DFE_CONFIG 0x10AE
#define CS4224_PP_LINE_SDS_COMMON_SRX0_DFE_CONFIG_dft 0x441
#define CS4224_PP_LINE_SDS_COMMON_SRX0_MONCTRL    0x10B1
#define CS4224_PP_LINE_SDS_COMMON_SRX0_MONCTRL_dft 0x2000
#define CS4224_PP_LINE_SDS_COMMON_SRX0_VCO_CONFIG 0x10B2
#define CS4224_PP_LINE_SDS_COMMON_SRX0_VCO_CONFIG_dft 0x607
#define CS4224_PP_LINE_SDS_COMMON_STX0_DRIVER_CONFIG 0x10B4
#define CS4224_PP_LINE_SDS_COMMON_STX0_DRIVER_CONFIG_dft 0x10
#define CS4224_PP_LINE_SDS_COMMON_STX0_DRIVER_TUNE 0x10B5
#define CS4224_PP_LINE_SDS_COMMON_STX0_DRIVER_TUNE_dft 0x404
#define CS4224_PP_LINE_SDS_COMMON_STX0_DRIVERCML_TUNE 0x10B6
#define CS4224_PP_LINE_SDS_COMMON_STX0_DRIVERCML_TUNE_dft 0x404
#define CS4224_PP_LINE_SDS_COMMON_Int             0x10BA
#define CS4224_PP_LINE_SDS_COMMON_Int_dft         0x0
#define CS4224_PP_LINE_SDS_COMMON_IntEn           0x10BB
#define CS4224_PP_LINE_SDS_COMMON_IntEn_dft       0x0
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKDi        0x10C7
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKDi_dft    0x0
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKDe        0x10C8
#define CS4224_PP_LINE_SDS_COMMON_RXLOCKDe_dft    0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_GRAM_CR       0x1220
#define CS4224_PP_LINE_SDS_DSP_MSEQ_GRAM_CR_dft   0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_GRAM_D1       0x1221
#define CS4224_PP_LINE_SDS_DSP_MSEQ_GRAM_D1_dft   0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_GRAM_D0       0x1222
#define CS4224_PP_LINE_SDS_DSP_MSEQ_GRAM_D0_dft   0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_PC_SHADOW     0x1223
#define CS4224_PP_LINE_SDS_DSP_MSEQ_PC_SHADOW_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_OPTIONS_SHADOW 0x1224
#define CS4224_PP_LINE_SDS_DSP_MSEQ_OPTIONS_SHADOW_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_OPTIONS       0x1225
#define CS4224_PP_LINE_SDS_DSP_MSEQ_OPTIONS_dft   0x8
#define CS4224_PP_LINE_SDS_DSP_MSEQ_PC            0x1228
#define CS4224_PP_LINE_SDS_DSP_MSEQ_PC_dft        0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_IX            0x1229
#define CS4224_PP_LINE_SDS_DSP_MSEQ_IX_dft        0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_BASE3_INST    0x1233
#define CS4224_PP_LINE_SDS_DSP_MSEQ_BASE3_INST_dft 0x3
#define CS4224_PP_LINE_SDS_DSP_MSEQ_ENABLE        0x1234
#define CS4224_PP_LINE_SDS_DSP_MSEQ_ENABLE_dft    0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_POWER_DOWN_LSB 0x1235
#define CS4224_PP_LINE_SDS_DSP_MSEQ_POWER_DOWN_LSB_dft 0x1E0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_POWER_DOWN_MSB 0x1236
#define CS4224_PP_LINE_SDS_DSP_MSEQ_POWER_DOWN_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_STATUS        0x1237
#define CS4224_PP_LINE_SDS_DSP_MSEQ_STATUS_dft    0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_BANK_SELECTOR 0x1238
#define CS4224_PP_LINE_SDS_DSP_MSEQ_BANK_SELECTOR_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_SEL      0x1239
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_SEL_dft  0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_IN_LSB   0x123A
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_IN_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_IN_MSB   0x123B
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_IN_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_OUT_LSB  0x123C
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_OUT_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_OUT_MSB  0x123D
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MAIL_OUT_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MU_VALUE      0x1245
#define CS4224_PP_LINE_SDS_DSP_MSEQ_MU_VALUE_dft  0xF0F
#define CS4224_PP_LINE_SDS_DSP_MSEQ_LEAK_INTVL_AGC 0x1247
#define CS4224_PP_LINE_SDS_DSP_MSEQ_LEAK_INTVL_AGC_dft 0x40
#define CS4224_PP_LINE_SDS_DSP_MSEQ_LEAK_INTVL_DFE 0x1248
#define CS4224_PP_LINE_SDS_DSP_MSEQ_LEAK_INTVL_DFE_dft 0x40
#define CS4224_PP_LINE_SDS_DSP_MSEQ_COEF_DSP_INIT_SEL 0x1249
#define CS4224_PP_LINE_SDS_DSP_MSEQ_COEF_DSP_INIT_SEL_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_COEF_DSP_FLOAT 0x124C
#define CS4224_PP_LINE_SDS_DSP_MSEQ_COEF_DSP_FLOAT_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_EQADJ1 0x125E
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_EQADJ1_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_EQADJ2 0x125F
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_EQADJ2_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_DFE_GAIN0 0x1262
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_DFE_GAIN0_dft 0x1FF
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_DFE_GAIN1 0x1263
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_DFE_GAIN1_dft 0x1FF
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_DFE_GAIN2 0x1264
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_DFE_GAIN2_dft 0x1FF
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_PHSEL  0x1265
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_PHSEL_dft 0x20
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_SLICER 0x1266
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_SLICER_dft 0x80
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_AGC_MISC 0x1268
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_AGC_MISC_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_AGC_GAIN 0x1269
#define CS4224_PP_LINE_SDS_DSP_MSEQ_CAL_RX_AGC_GAIN_dft 0x7
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SNR_ZEROS_LSB 0x126D
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SNR_ZEROS_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_RESET_COUNT_LSB 0x1273
#define CS4224_PP_LINE_SDS_DSP_MSEQ_RESET_COUNT_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_RESET_COUNT_MSB 0x1274
#define CS4224_PP_LINE_SDS_DSP_MSEQ_RESET_COUNT_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SERDES        0x1275
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SERDES_dft    0x30
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE0_LSB    0x1280
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE0_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE0_MSB    0x1281
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE0_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE1_LSB    0x1282
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE1_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE1_MSB    0x1283
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE1_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE2_LSB    0x1284
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE2_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE2_MSB    0x1285
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE2_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE3_LSB    0x1286
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE3_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE3_MSB    0x1287
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE3_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE4_LSB    0x1288
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE4_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE4_MSB    0x1289
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE4_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE5_LSB    0x128A
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE5_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE5_MSB    0x128B
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE5_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE6_LSB    0x128C
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE6_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE6_MSB    0x128D
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE6_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE7_LSB    0x128E
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE7_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE7_MSB    0x128F
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE7_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE8_LSB    0x1290
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE8_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE8_MSB    0x1291
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE8_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE9_LSB    0x1292
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE9_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE9_MSB    0x1293
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE9_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE10_LSB   0x1294
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE10_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE10_MSB   0x1295
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE10_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE11_LSB   0x1296
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE11_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE11_MSB   0x1297
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE11_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE12_LSB   0x1298
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE12_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE12_MSB   0x1299
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE12_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE13_LSB   0x129A
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE13_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE13_MSB   0x129B
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE13_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE14_LSB   0x129C
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE14_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE15_MSB   0x129F
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE15_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE16_LSB   0x12A0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE16_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE18_LSB   0x12A4
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE18_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE18_MSB   0x12A5
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE18_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE19_LSB   0x12A6
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE19_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE20_LSB   0x12A8
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE20_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE20_MSB   0x12A9
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE20_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE21_LSB   0x12AA
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE21_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE21_MSB   0x12AB
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE21_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE22_LSB   0x12AC
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE22_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE22_MSB   0x12AD
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE22_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE23_LSB   0x12AE
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE23_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE23_MSB   0x12AF
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE23_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE24_LSB   0x12B0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE24_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE24_MSB   0x12B1
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE24_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE25_LSB   0x12B2
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE25_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE25_MSB   0x12B3
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE25_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE26_LSB   0x12B4
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE26_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE26_MSB   0x12B5
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE26_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE27_LSB   0x12B6
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE27_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE27_MSB   0x12B7
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE27_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE28_LSB   0x12B8
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE28_LSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE28_MSB   0x12B9
#define CS4224_PP_LINE_SDS_DSP_MSEQ_SPARE28_MSB_dft 0x0
#define CS4224_PP_LINE_SDS_DSP_IC_DFE0_0          0x1320
#define CS4224_PP_LINE_SDS_DSP_IC_DFE0_0_dft      0xA0
#define CS4224_PP_LINE_SDS_DSP_IC_DFE0_1          0x1321
#define CS4224_PP_LINE_SDS_DSP_IC_DFE0_1_dft      0xF0
#define CS4224_PP_LINE_SDS_DSP_IC_DFE1_0          0x1324
#define CS4224_PP_LINE_SDS_DSP_IC_DFE1_0_dft      0xE0
#define CS4224_PP_LINE_SDS_DSP_IC_DFE1_1          0x1325
#define CS4224_PP_LINE_SDS_DSP_IC_DFE1_1_dft      0xF8
#define CS4224_PP_LINE_SDS_DSP_IC_DFE2_0          0x1328
#define CS4224_PP_LINE_SDS_DSP_IC_DFE2_0_dft      0xF0
#define CS4224_PP_LINE_SDS_DSP_IC_DFE2_1          0x1329
#define CS4224_PP_LINE_SDS_DSP_IC_DFE2_1_dft      0x0
#define CS4224_PP_LINE_SDS_DSP_IC_DFE3_0          0x132C
#define CS4224_PP_LINE_SDS_DSP_IC_DFE3_0_dft      0x0
#define CS4224_PP_LINE_SDS_DSP_IC_DFE3_1          0x132D
#define CS4224_PP_LINE_SDS_DSP_IC_DFE3_1_dft      0x0
#define CS4224_PP_LINE_SDS_DSP_IC_DFE4_0          0x132E
#define CS4224_PP_LINE_SDS_DSP_IC_DFE4_0_dft      0x0
#define CS4224_PP_LINE_SDS_DSP_IC_DFE4_1          0x132F
#define CS4224_PP_LINE_SDS_DSP_IC_DFE4_1_dft      0x0
#define CS4224_PP_LINE_SDS_DSP_ENABLE             0x1343
#define CS4224_PP_LINE_SDS_DSP_ENABLE_dft         0x4
#define CS4224_PP_LINE_SDS_DSP_COEF_SATURATED_INT 0x1354
#define CS4224_PP_LINE_SDS_DSP_COEF_SATURATED_INT_dft 0x0
#define CS4224_PP_LINE_EMDS_RESET                 0x1420
#define CS4224_PP_LINE_EMDS_RESET_dft             0x1
#define CS4224_PP_LINE_EMDS_CONTROL               0x1421
#define CS4224_PP_LINE_EMDS_CONTROL_dft           0x4C
#define CS4224_PP_LINE_EMDS_CONTROL2              0x1422
#define CS4224_PP_LINE_EMDS_CONTROL2_dft          0x0
#define CS4224_PP_LINE_EMDS_STATUS                0x1423
#define CS4224_PP_LINE_EMDS_STATUS_dft            0x0
#define CS4224_PP_LINE_EMDS_SAMPLE_LOAD_NEXT      0x1425
#define CS4224_PP_LINE_EMDS_SAMPLE_LOAD_NEXT_dft  0x0
#define CS4224_PP_LINE_EMDS_SAMPLE_ERR_CNT2       0x1426
#define CS4224_PP_LINE_EMDS_SAMPLE_ERR_CNT2_dft   0x0
#define CS4224_PP_LINE_EMDS_SAMPLE_ERR_CNT1       0x1427
#define CS4224_PP_LINE_EMDS_SAMPLE_ERR_CNT1_dft   0x0
#define CS4224_PP_LINE_EMDS_SAMPLE_ERR_CNT0       0x1428
#define CS4224_PP_LINE_EMDS_SAMPLE_ERR_CNT0_dft   0x0
#define CS4224_PP_LINE_EMDS_SAMPLE_TIME1          0x142B
#define CS4224_PP_LINE_EMDS_SAMPLE_TIME1_dft      0x0
#define CS4224_PP_LINE_EMDS_SAMPLE_TIME0          0x142C
#define CS4224_PP_LINE_EMDS_SAMPLE_TIME0_dft      0x0
#define CS4224_PP_LINE_EMDS_SAMPLE_COORDS         0x142D
#define CS4224_PP_LINE_EMDS_SAMPLE_COORDS_dft     0x0
#define CS4224_PP_LINE_EMDS_ALIGNER_CFG_GENERAL   0x142E
#define CS4224_PP_LINE_EMDS_ALIGNER_CFG_GENERAL_dft 0x100
#define CS4224_PP_LINE_EMDS_ALIGNER_CFG_THRESH_VALID 0x142F
#define CS4224_PP_LINE_EMDS_ALIGNER_CFG_THRESH_VALID_dft 0x200
#define CS4224_PP_LINE_EMDS_ALIGNER_CFG_THRESH_INVALID 0x1430
#define CS4224_PP_LINE_EMDS_ALIGNER_CFG_THRESH_INVALID_dft 0x30
#define CS4224_PP_LINE_EMDS_VOLTAGE_CFG1          0x1431
#define CS4224_PP_LINE_EMDS_VOLTAGE_CFG1_dft      0x100
#define CS4224_PP_LINE_EMDS_VOLTAGE_CFG2          0x1432
#define CS4224_PP_LINE_EMDS_VOLTAGE_CFG2_dft      0x0
#define CS4224_PP_LINE_EMDS_PHASE_CFG1            0x1433
#define CS4224_PP_LINE_EMDS_PHASE_CFG1_dft        0x100
#define CS4224_PP_LINE_EMDS_PHASE_CFG2            0x1434
#define CS4224_PP_LINE_EMDS_PHASE_CFG2_dft        0x0
#define CS4224_PP_LINE_EMDS_SETTLE_TIME           0x1438
#define CS4224_PP_LINE_EMDS_SETTLE_TIME_dft       0x139
#define CS4224_PP_LINE_GIGEPCS_LINE_CONTROL       0x1460
#define CS4224_PP_LINE_GIGEPCS_LINE_CONTROL_dft   0x140
#define CS4224_PP_LINE_GIGEPCS_LINE_STATUS        0x1461
#define CS4224_PP_LINE_GIGEPCS_LINE_STATUS_dft    0x9
#define CS4224_PP_LINE_GIGEPCS_INT_LINE_PCS1GE_INTERRUPT 0x1480
#define CS4224_PP_LINE_GIGEPCS_INT_LINE_PCS1GE_INTERRUPT_dft 0x0
#define CS4224_PP_LINE_GIGEPCS_INT_LINE_PCS1GE_INTSTATUS 0x1482
#define CS4224_PP_LINE_GIGEPCS_INT_LINE_PCS1GE_INTSTATUS_dft 0x0
#define CS4224_PP_LINE_EGPCS_RX_MODE              0x14A0
#define CS4224_PP_LINE_EGPCS_RX_MODE_dft          0x8003
#define CS4224_PP_LINE_EGPCS_RX_INTERRUPT         0x14A4
#define CS4224_PP_LINE_EGPCS_RX_INTERRUPT_dft     0x0
#define CS4224_PP_LINE_EGPCS_RX_INTSTATUS         0x14A6
#define CS4224_PP_LINE_EGPCS_RX_INTSTATUS_dft     0x0
#define CS4224_PP_LINE_EGPCS_TX_MODE              0x14B0
#define CS4224_PP_LINE_EGPCS_TX_MODE_dft          0x8001
#define CS4224_PP_LINE_EGPCS_TX_INTERRUPT         0x14B5
#define CS4224_PP_LINE_EGPCS_TX_INTERRUPT_dft     0x0
#define CS4224_PP_LINE_XGPCS_TX_TXCNTRL           0x14C0
#define CS4224_PP_LINE_XGPCS_TX_TXCNTRL_dft       0x8002
#define CS4224_PP_LINE_XGPCS_RX_RXCNTRL           0x14E0
#define CS4224_PP_LINE_XGPCS_RX_RXCNTRL_dft       0xD000
#define CS4224_PP_LINE_XGPCS_RX_RXSTATUS          0x14E1
#define CS4224_PP_LINE_XGPCS_RX_RXSTATUS_dft      0x0
#define CS4224_PP_LINE_XGPCS_RX_RXINT             0x14E2
#define CS4224_PP_LINE_XGPCS_RX_RXINT_dft         0x0
#define CS4224_PP_LINE_AN_TX_ENABLE               0x1500
#define CS4224_PP_LINE_AN_TX_ENABLE_dft           0x0
#define CS4224_PP_LINE_AN_TX_COMPLETE_STATUS      0x1505
#define CS4224_PP_LINE_AN_TX_COMPLETE_STATUS_dft  0x0
#define CS4224_PP_LINE_AN_TX_AN_COMPLETE_STATUS_INT 0x1506
#define CS4224_PP_LINE_AN_TX_AN_COMPLETE_STATUS_INT_dft 0x0
#define CS4224_PP_LINE_AN_TX_ADV_ABILITY          0x150C
#define CS4224_PP_LINE_AN_TX_ADV_ABILITY_dft      0x0
#define CS4224_PP_LINE_AN_TX_TECH_ABILITY_1       0x150D
#define CS4224_PP_LINE_AN_TX_TECH_ABILITY_1_dft   0x0
#define CS4224_PP_LINE_AN_TX_BP_STATUS            0x151B
#define CS4224_PP_LINE_AN_TX_BP_STATUS_dft        0x1
#define CS4224_PP_LINE_AN_TX_LINK_FAIL_TIMEOUT0   0x1523
#define CS4224_PP_LINE_AN_TX_LINK_FAIL_TIMEOUT0_dft 0x17C8
#define CS4224_PP_LINE_AN_TX_LINK_FAIL_TIMER_THRES1 0x1524
#define CS4224_PP_LINE_AN_TX_LINK_FAIL_TIMER_THRES1_dft 0x3B9
#define CS4224_PP_LINE_AN_TX_LINK_FAIL_TIMER_THRES0 0x1525
#define CS4224_PP_LINE_AN_TX_LINK_FAIL_TIMER_THRES0_dft 0xACA0
#define CS4224_PP_LINE_AN_TX_ABILITY_DETECT_TIMER_ENABLE 0x152A
#define CS4224_PP_LINE_AN_TX_ABILITY_DETECT_TIMER_ENABLE_dft 0x0
#define CS4224_PP_LINE_AN_TX_MAIN_INT             0x152D
#define CS4224_PP_LINE_AN_TX_MAIN_INT_dft         0x0
#define CS4224_PP_LINE_AN_TX_MAIN_INTS            0x152F
#define CS4224_PP_LINE_AN_TX_MAIN_INTS_dft        0x0
#define CS4224_PP_LINE_AN_TX_TX_AFIFO_INT         0x1531
#define CS4224_PP_LINE_AN_TX_TX_AFIFO_INT_dft     0x0
#define CS4224_PP_LINE_AN_TX_ARBITRATOR_STATE     0x1536
#define CS4224_PP_LINE_AN_TX_ARBITRATOR_STATE_dft 0x0
#define CS4224_PP_LINE_AN_RX_PAGE_RECEIVED        0x1545
#define CS4224_PP_LINE_AN_RX_PAGE_RECEIVED_dft    0x0
#define CS4224_PP_LINE_AN_RX_LP_ABILITY_1         0x1546
#define CS4224_PP_LINE_AN_RX_LP_ABILITY_1_dft     0x0
#define CS4224_PP_LINE_AN_RX_LP_ABILITY_2         0x1547
#define CS4224_PP_LINE_AN_RX_LP_ABILITY_2_dft     0x0
#define CS4224_PP_LINE_AN_RX_MAIN_INT             0x155A
#define CS4224_PP_LINE_AN_RX_MAIN_INT_dft         0x0
#define CS4224_PP_LINE_AN_RX_RX_AFIFO_INT         0x155E
#define CS4224_PP_LINE_AN_RX_RX_AFIFO_INT_dft     0x0
#define CS4224_PP_LINE_TP_TX_ENABLE               0x1580
#define CS4224_PP_LINE_TP_TX_ENABLE_dft           0x0
#define CS4224_PP_LINE_TP_TX_TX_RX_RESET          0x1581
#define CS4224_PP_LINE_TP_TX_TX_RX_RESET_dft      0x3
#define CS4224_PP_LINE_TP_TX_BITSWAP              0x1583
#define CS4224_PP_LINE_TP_TX_BITSWAP_dft          0x1
#define CS4224_PP_LINE_TP_TX_TRAINING             0x1586
#define CS4224_PP_LINE_TP_TX_TRAINING_dft         0x0
#define CS4224_PP_LINE_TP_TX_TRAINING_INT         0x1588
#define CS4224_PP_LINE_TP_TX_TRAINING_INT_dft     0x0
#define CS4224_PP_LINE_TP_TX_TRAINING_INTS        0x158A
#define CS4224_PP_LINE_TP_TX_TRAINING_INTS_dft    0x0
#define CS4224_PP_LINE_TP_TX_MAX_WAIT_TIMEOUT1    0x158C
#define CS4224_PP_LINE_TP_TX_MAX_WAIT_TIMEOUT1_dft 0x950
#define CS4224_PP_LINE_TP_TX_MAX_WAIT_TIMEOUT0    0x158D
#define CS4224_PP_LINE_TP_TX_MAX_WAIT_TIMEOUT0_dft 0x2F90
#define CS4224_PP_LINE_TP_TX_WAIT_TIMEOUT         0x158E
#define CS4224_PP_LINE_TP_TX_WAIT_TIMEOUT_dft     0x64
#define CS4224_PP_LINE_TP_TX_ADDITIONAL_FRAMES    0x158F
#define CS4224_PP_LINE_TP_TX_ADDITIONAL_FRAMES_dft 0x2
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_MAX_LIMIT  0x1590
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_MAX_LIMIT_dft 0x30
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_MAX_LIMIT 0x1591
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_MAX_LIMIT_dft 0x30
#define CS4224_PP_LINE_TP_TX_POST_COEFF_MAX_LIMIT 0x1592
#define CS4224_PP_LINE_TP_TX_POST_COEFF_MAX_LIMIT_dft 0x30
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_MIN_LIMIT  0x1593
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_MIN_LIMIT_dft 0x0
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_MIN_LIMIT 0x1594
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_MIN_LIMIT_dft 0x0
#define CS4224_PP_LINE_TP_TX_POST_COEFF_MIN_LIMIT 0x1595
#define CS4224_PP_LINE_TP_TX_POST_COEFF_MIN_LIMIT_dft 0x0
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_INIT       0x1596
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_INIT_dft   0x0
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_INIT      0x1597
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_INIT_dft  0x0
#define CS4224_PP_LINE_TP_TX_POST_COEFF_INIT      0x1598
#define CS4224_PP_LINE_TP_TX_POST_COEFF_INIT_dft  0x0
#define CS4224_PP_LINE_TP_TX_PRESET_COEFF_OVERRIDE 0x1599
#define CS4224_PP_LINE_TP_TX_PRESET_COEFF_OVERRIDE_dft 0x0
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_PRESET     0x159A
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_PRESET_dft 0x0
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_PRESET    0x159B
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_PRESET_dft 0x0
#define CS4224_PP_LINE_TP_TX_POST_COEFF_PRESET    0x159C
#define CS4224_PP_LINE_TP_TX_POST_COEFF_PRESET_dft 0x0
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_START      0x159D
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_START_dft  0x5
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_START     0x159E
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_START_dft 0x23
#define CS4224_PP_LINE_TP_TX_POST_COEFF_START     0x159F
#define CS4224_PP_LINE_TP_TX_POST_COEFF_START_dft 0x24
#define CS4224_PP_LINE_TP_TX_PRE_COEFF            0x15A0
#define CS4224_PP_LINE_TP_TX_PRE_COEFF_dft        0x0
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF           0x15A1
#define CS4224_PP_LINE_TP_TX_MAIN_COEFF_dft       0x0
#define CS4224_PP_LINE_TP_TX_POST_COEFF           0x15A2
#define CS4224_PP_LINE_TP_TX_POST_COEFF_dft       0x0
#define CS4224_PP_LINE_TP_TX_COEFF_STEP_VALUE     0x15A3
#define CS4224_PP_LINE_TP_TX_COEFF_STEP_VALUE_dft 0x111
#define CS4224_PP_LINE_TP_TX_LD_COEFF_UPDATE_CTRL 0x15A4
#define CS4224_PP_LINE_TP_TX_LD_COEFF_UPDATE_CTRL_dft 0x0
#define CS4224_PP_LINE_TP_TX_FC_OPTIONS           0x15A8
#define CS4224_PP_LINE_TP_TX_FC_OPTIONS_dft       0x0
#define CS4224_PP_LINE_TP_TX_ENCODER_STATE        0x15A9
#define CS4224_PP_LINE_TP_TX_ENCODER_STATE_dft    0x0
#define CS4224_PP_LINE_TP_TX_TRAINING_STATE       0x15AA
#define CS4224_PP_LINE_TP_TX_TRAINING_STATE_dft   0x0
#define CS4224_PP_LINE_TP_TX_MAX_WAIT_TIMER_EN    0x15AF
#define CS4224_PP_LINE_TP_TX_MAX_WAIT_TIMER_EN_dft 0x1
#define CS4224_PP_LINE_TP_RX_BITSWAP              0x15C0
#define CS4224_PP_LINE_TP_RX_BITSWAP_dft          0x1
#define CS4224_PP_LINE_TP_RX_REMOTE_RX_READY      0x15C1
#define CS4224_PP_LINE_TP_RX_REMOTE_RX_READY_dft  0x113
#define CS4224_PP_LINE_TP_RX_FRAME_LOCK_INT       0x15C2
#define CS4224_PP_LINE_TP_RX_FRAME_LOCK_INT_dft   0x0
#define CS4224_PP_LINE_TP_RX_FRAME_LOCK_INTS      0x15C4
#define CS4224_PP_LINE_TP_RX_FRAME_LOCK_INTS_dft  0x0
#define CS4224_PP_LINE_TP_RX_FM_DETECT_STATE      0x15C9
#define CS4224_PP_LINE_TP_RX_FM_DETECT_STATE_dft  0x0
#define CS4224_PP_LINE_TP_RX_FRAME_LOCK_STATE     0x15CA
#define CS4224_PP_LINE_TP_RX_FRAME_LOCK_STATE_dft 0x0
#define CS4224_PP_LINE_KR_FEC_TX_RESET            0x1600
#define CS4224_PP_LINE_KR_FEC_TX_RESET_dft        0x1
#define CS4224_PP_LINE_KR_FEC_TX_STATUS           0x1602
#define CS4224_PP_LINE_KR_FEC_TX_STATUS_dft       0x0
#define CS4224_PP_LINE_KR_FEC_TX_STATS_CONTROL    0x160A
#define CS4224_PP_LINE_KR_FEC_TX_STATS_CONTROL_dft 0x0
#define CS4224_PP_LINE_KR_FEC_TX_STATS_TX_BLK_TOTAL1 0x160B
#define CS4224_PP_LINE_KR_FEC_TX_STATS_TX_BLK_TOTAL1_dft 0x0
#define CS4224_PP_LINE_KR_FEC_TX_STATS_TX_BLK_TOTAL0 0x160C
#define CS4224_PP_LINE_KR_FEC_TX_STATS_TX_BLK_TOTAL0_dft 0x0
#define CS4224_PP_LINE_KR_FEC_TX_INT              0x160D
#define CS4224_PP_LINE_KR_FEC_TX_INT_dft          0x0
#define CS4224_PP_LINE_KR_FEC_RX_RESET            0x1640
#define CS4224_PP_LINE_KR_FEC_RX_RESET_dft        0x1
#define CS4224_PP_LINE_KR_FEC_RX_STATUS           0x1642
#define CS4224_PP_LINE_KR_FEC_RX_STATUS_dft       0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_CONTROL    0x1644
#define CS4224_PP_LINE_KR_FEC_RX_STATS_CONTROL_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_TOTAL1 0x1645
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_TOTAL1_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_TOTAL0 0x1646
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_TOTAL0_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_CORR1 0x1647
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_CORR1_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_CORR0 0x1648
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_CORR0_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_UNCORR1 0x1649
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_UNCORR1_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_UNCORR0 0x164A
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BLK_UNCORR0_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BIT_ZERO_ERRS1 0x164B
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BIT_ZERO_ERRS1_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BIT_ZERO_ERRS0 0x164C
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BIT_ZERO_ERRS0_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BIT_ONE_ERRS1 0x164D
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BIT_ONE_ERRS1_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BIT_ONE_ERRS0 0x164E
#define CS4224_PP_LINE_KR_FEC_RX_STATS_RX_BIT_ONE_ERRS0_dft 0x0
#define CS4224_PP_LINE_KR_FEC_RX_INT              0x165F
#define CS4224_PP_LINE_KR_FEC_RX_INT_dft          0x0
#define CS4224_PP_LINE_MCAN_RESET                 0x1680
#define CS4224_PP_LINE_MCAN_RESET_dft             0x1
#define CS4224_PP_HOST_HOSTMISC_SOFT_RESET        0x1800
#define CS4224_PP_HOST_HOSTMISC_SOFT_RESET_dft    0x2
#define CS4224_PP_HOST_HOSTMISC_MPIF_RESET_DOTREG 0x1801
#define CS4224_PP_HOST_HOSTMISC_MPIF_RESET_DOTREG_dft 0x3
#define CS4224_PP_HOST_HOSTMISC_GIGEPCS_SOFT_RESET 0x1802
#define CS4224_PP_HOST_HOSTMISC_GIGEPCS_SOFT_RESET_dft 0x1
#define CS4224_PP_HOST_HOSTMISC_FUNCEN            0x1803
#define CS4224_PP_HOST_HOSTMISC_FUNCEN_dft        0x0
#define CS4224_PP_HOST_HOSTMISC_CLKEN             0x1804
#define CS4224_PP_HOST_HOSTMISC_CLKEN_dft         0x0
#define CS4224_PP_HOST_HOSTMISC_MATE_SELECT       0x1806
#define CS4224_PP_HOST_HOSTMISC_MATE_SELECT_dft   0x0
#define CS4224_PP_HOST_HOSTMISC_MSEQCLKCTRL       0x1807
#define CS4224_PP_HOST_HOSTMISC_MSEQCLKCTRL_dft   0x4
#define CS4224_PP_HOST_HOSTMISC_OVERRIDE_EN       0x1810
#define CS4224_PP_HOST_HOSTMISC_OVERRIDE_EN_dft   0x0
#define CS4224_PP_HOST_HOSTMISC_INTERRUPT         0x1811
#define CS4224_PP_HOST_HOSTMISC_INTERRUPT_dft     0x0
#define CS4224_PP_HOST_HOSTMISC_INTENABLE         0x1812
#define CS4224_PP_HOST_HOSTMISC_INTENABLE_dft     0x0
#define CS4224_PP_HOST_SDS_COMMON_RX0_Config      0x1820
#define CS4224_PP_HOST_SDS_COMMON_RX0_Config_dft  0x18
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CONFIG  0x1821
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CONFIG_dft 0x4
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CLKDIV_CTRL 0x1823
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CLKDIV_CTRL_dft 0x3005
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CLKOUT_CTRL 0x1824
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CLKOUT_CTRL_dft 0x2FF
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CPA     0x1827
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CPA_dft 0x77
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_IBIAS_TUNE 0x1829
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_IBIAS_TUNE_dft 0x4
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_RBIAS_TUNE 0x182A
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_RBIAS_TUNE_dft 0x44
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_SPARE   0x182F
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_SPARE_dft 0xE0F0
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CONFIG_EYEMON 0x1830
#define CS4224_PP_HOST_SDS_COMMON_SRX0_RX_CONFIG_EYEMON_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_RXVCO0_CONTROL  0x1833
#define CS4224_PP_HOST_SDS_COMMON_RXVCO0_CONTROL_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_RXVCO0_ALTCT_STATUS 0x1837
#define CS4224_PP_HOST_SDS_COMMON_RXVCO0_ALTCT_STATUS_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_CONTROL 0x1859
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_CONTROL_dft 0x2098
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_INTERRUPT 0x185B
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_INTERRUPT_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_INTSTATUS 0x185C
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_INTSTATUS_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_INTENABLE 0x185D
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_INTENABLE_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_INTERRUPTZ 0x185E
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKD0_INTERRUPTZ_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_RXELST0_Control 0x186E
#define CS4224_PP_HOST_SDS_COMMON_RXELST0_Control_dft 0x2
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_Cfg    0x186F
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_Cfg_dft 0x2000
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_Ctrl   0x1870
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_Ctrl_dft 0xC
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_Count1 0x1871
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_Count1_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_Count0 0x1872
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_Count0_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_INTERRUPT 0x1873
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_INTERRUPT_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_INTSTATUS 0x1874
#define CS4224_PP_HOST_SDS_COMMON_PRBSCHK0_INTSTATUS_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_RESET     0x1877
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_RESET_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_EN        0x1878
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_EN_dft    0x0
#define CS4224_PP_HOST_SDS_COMMON_RDIVFRAC0_NUMERATOR0 0x1879
#define CS4224_PP_HOST_SDS_COMMON_RDIVFRAC0_NUMERATOR0_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_RDIVFRAC0_NUMERATOR1 0x187A
#define CS4224_PP_HOST_SDS_COMMON_RDIVFRAC0_NUMERATOR1_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_NUMERATOR0 0x187D
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_NUMERATOR0_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_NUMERATOR1 0x187E
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_NUMERATOR1_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_WIDTH     0x1881
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_WIDTH_dft 0xA
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_INTDIV    0x1882
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_INTDIV_dft 0x1919
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_STAGE_EN  0x1883
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_STAGE_EN_dft 0x408
#define CS4224_PP_HOST_SDS_COMMON_RDIVFRAC0_STAGE1PRELOAD0 0x1884
#define CS4224_PP_HOST_SDS_COMMON_RDIVFRAC0_STAGE1PRELOAD0_dft 0xCCCC
#define CS4224_PP_HOST_SDS_COMMON_RDIVFRAC0_STAGE1PRELOAD1 0x1885
#define CS4224_PP_HOST_SDS_COMMON_RDIVFRAC0_STAGE1PRELOAD1_dft 0xCC
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_STAGE1PRELOAD0 0x1888
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_STAGE1PRELOAD0_dft 0xCCCC
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_STAGE1PRELOAD1 0x1889
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_STAGE1PRELOAD1_dft 0xCC
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_STAGE2PRELOAD0 0x188A
#define CS4224_PP_HOST_SDS_COMMON_COREFRAC0_STAGE2PRELOAD0_dft 0xCCCC
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_DITHER    0x188D
#define CS4224_PP_HOST_SDS_COMMON_FRAC0_DITHER_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_TX0_Config      0x188E
#define CS4224_PP_HOST_SDS_COMMON_TX0_Config_dft  0x18
#define CS4224_PP_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLA 0x188F
#define CS4224_PP_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLA_dft 0x814
#define CS4224_PP_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLB 0x1890
#define CS4224_PP_HOST_SDS_COMMON_STX0_TX_OUTPUT_CTRLB_dft 0x4
#define CS4224_PP_HOST_SDS_COMMON_STX0_SQUELCH    0x1891
#define CS4224_PP_HOST_SDS_COMMON_STX0_SQUELCH_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_STX0_MISC       0x1892
#define CS4224_PP_HOST_SDS_COMMON_STX0_MISC_dft   0x33
#define CS4224_PP_HOST_SDS_COMMON_PRBSGEN0_Cfg    0x1896
#define CS4224_PP_HOST_SDS_COMMON_PRBSGEN0_Cfg_dft 0x2000
#define CS4224_PP_HOST_SDS_COMMON_PRBSGEN0_Ctrl   0x1897
#define CS4224_PP_HOST_SDS_COMMON_PRBSGEN0_Ctrl_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_PRBSGEN0_Fixed0_Pattern1 0x1898
#define CS4224_PP_HOST_SDS_COMMON_PRBSGEN0_Fixed0_Pattern1_dft 0x0
#define CS4224_PP_HOST_SDS_COMMON_TXELST0_Control 0x189D
#define CS4224_PP_HOST_SDS_COMMON_TXELST0_Control_dft 0x2
#define CS4224_PP_HOST_SDS_COMMON_SRX0_AGC_CONFIG1 0x18A1
#define CS4224_PP_HOST_SDS_COMMON_SRX0_AGC_CONFIG1_dft 0x4
#define CS4224_PP_HOST_SDS_COMMON_SRX0_AGC_CONFIG2 0x18A2
#define CS4224_PP_HOST_SDS_COMMON_SRX0_AGC_CONFIG2_dft 0x40
#define CS4224_PP_HOST_SDS_COMMON_SRX0_AGC_CONFIG4 0x18A4
#define CS4224_PP_HOST_SDS_COMMON_SRX0_AGC_CONFIG4_dft 0x81F0
#define CS4224_PP_HOST_SDS_COMMON_SRX0_AGC_RTUNE  0x18A5
#define CS4224_PP_HOST_SDS_COMMON_SRX0_AGC_RTUNE_dft 0x4
#define CS4224_PP_HOST_SDS_COMMON_SRX0_DAC_ENB_MSB 0x18A6
#define CS4224_PP_HOST_SDS_COMMON_SRX0_DAC_ENB_MSB_dft 0xD
#define CS4224_PP_HOST_SDS_COMMON_SRX0_DAC_ENB_LSB 0x18A7
#define CS4224_PP_HOST_SDS_COMMON_SRX0_DAC_ENB_LSB_dft 0xDFFF
#define CS4224_PP_HOST_SDS_COMMON_SRX0_DFE_CONFIG 0x18AE
#define CS4224_PP_HOST_SDS_COMMON_SRX0_DFE_CONFIG_dft 0x441
#define CS4224_PP_HOST_SDS_COMMON_SRX0_MONCTRL    0x18B1
#define CS4224_PP_HOST_SDS_COMMON_SRX0_MONCTRL_dft 0x2000
#define CS4224_PP_HOST_SDS_COMMON_SRX0_VCO_CONFIG 0x18B2
#define CS4224_PP_HOST_SDS_COMMON_SRX0_VCO_CONFIG_dft 0x607
#define CS4224_PP_HOST_SDS_COMMON_STX0_DRIVER_CONFIG 0x18B4
#define CS4224_PP_HOST_SDS_COMMON_STX0_DRIVER_CONFIG_dft 0x10
#define CS4224_PP_HOST_SDS_COMMON_STX0_DRIVER_TUNE 0x18B5
#define CS4224_PP_HOST_SDS_COMMON_STX0_DRIVER_TUNE_dft 0x404
#define CS4224_PP_HOST_SDS_COMMON_STX0_DRIVERCML_TUNE 0x18B6
#define CS4224_PP_HOST_SDS_COMMON_STX0_DRIVERCML_TUNE_dft 0x404
#define CS4224_PP_HOST_SDS_COMMON_Int             0x18BA
#define CS4224_PP_HOST_SDS_COMMON_Int_dft         0x0
#define CS4224_PP_HOST_SDS_COMMON_IntEn           0x18BB
#define CS4224_PP_HOST_SDS_COMMON_IntEn_dft       0x0
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKDi        0x18C7
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKDi_dft    0x0
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKDe        0x18C8
#define CS4224_PP_HOST_SDS_COMMON_RXLOCKDe_dft    0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_GRAM_CR       0x1A20
#define CS4224_PP_HOST_SDS_DSP_MSEQ_GRAM_CR_dft   0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_GRAM_D1       0x1A21
#define CS4224_PP_HOST_SDS_DSP_MSEQ_GRAM_D1_dft   0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_GRAM_D0       0x1A22
#define CS4224_PP_HOST_SDS_DSP_MSEQ_GRAM_D0_dft   0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_PC_SHADOW     0x1A23
#define CS4224_PP_HOST_SDS_DSP_MSEQ_PC_SHADOW_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_OPTIONS_SHADOW 0x1A24
#define CS4224_PP_HOST_SDS_DSP_MSEQ_OPTIONS_SHADOW_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_OPTIONS       0x1A25
#define CS4224_PP_HOST_SDS_DSP_MSEQ_OPTIONS_dft   0x8
#define CS4224_PP_HOST_SDS_DSP_MSEQ_PC            0x1A28
#define CS4224_PP_HOST_SDS_DSP_MSEQ_PC_dft        0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_IX            0x1A29
#define CS4224_PP_HOST_SDS_DSP_MSEQ_IX_dft        0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_BASE3_INST    0x1A33
#define CS4224_PP_HOST_SDS_DSP_MSEQ_BASE3_INST_dft 0x3
#define CS4224_PP_HOST_SDS_DSP_MSEQ_ENABLE        0x1A34
#define CS4224_PP_HOST_SDS_DSP_MSEQ_ENABLE_dft    0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_POWER_DOWN_LSB 0x1A35
#define CS4224_PP_HOST_SDS_DSP_MSEQ_POWER_DOWN_LSB_dft 0x1E0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_POWER_DOWN_MSB 0x1A36
#define CS4224_PP_HOST_SDS_DSP_MSEQ_POWER_DOWN_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_STATUS        0x1A37
#define CS4224_PP_HOST_SDS_DSP_MSEQ_STATUS_dft    0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_BANK_SELECTOR 0x1A38
#define CS4224_PP_HOST_SDS_DSP_MSEQ_BANK_SELECTOR_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_SEL      0x1A39
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_SEL_dft  0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_IN_LSB   0x1A3A
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_IN_LSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_IN_MSB   0x1A3B
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_IN_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_OUT_LSB  0x1A3C
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_OUT_LSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_OUT_MSB  0x1A3D
#define CS4224_PP_HOST_SDS_DSP_MSEQ_MAIL_OUT_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_CAL_RX_PHSEL  0x1A65
#define CS4224_PP_HOST_SDS_DSP_MSEQ_CAL_RX_PHSEL_dft 0x20
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SERDES        0x1A75
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SERDES_dft    0x30
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE0_LSB    0x1A80
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE0_LSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE0_MSB    0x1A81
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE0_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE10_LSB   0x1A94
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE10_LSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE10_MSB   0x1A95
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE10_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE12_LSB   0x1A98
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE12_LSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE12_MSB   0x1A99
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE12_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE14_LSB   0x1A9C
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE14_LSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE15_MSB   0x1A9F
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE15_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE20_MSB   0x1AA9
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE20_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE24_MSB   0x1AB1
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE24_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE25_LSB   0x1AB2
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE25_LSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE25_MSB   0x1AB3
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE25_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE26_LSB   0x1AB4
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE26_LSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE26_MSB   0x1AB5
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE26_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE28_MSB   0x1AB9
#define CS4224_PP_HOST_SDS_DSP_MSEQ_SPARE28_MSB_dft 0x0
#define CS4224_PP_HOST_SDS_DSP_COEF_SATURATED_INT 0x1B54
#define CS4224_PP_HOST_SDS_DSP_COEF_SATURATED_INT_dft 0x0
#define CS4224_PP_HOST_EMDS_RESET                 0x1C20
#define CS4224_PP_HOST_EMDS_RESET_dft             0x1
#define CS4224_PP_HOST_EMDS_CONTROL               0x1C21
#define CS4224_PP_HOST_EMDS_CONTROL_dft           0x4C
#define CS4224_PP_HOST_EMDS_CONTROL2              0x1C22
#define CS4224_PP_HOST_EMDS_CONTROL2_dft          0x0
#define CS4224_PP_HOST_EMDS_STATUS                0x1C23
#define CS4224_PP_HOST_EMDS_STATUS_dft            0x0
#define CS4224_PP_HOST_EMDS_SAMPLE_LOAD_NEXT      0x1C25
#define CS4224_PP_HOST_EMDS_SAMPLE_LOAD_NEXT_dft  0x0
#define CS4224_PP_HOST_EMDS_SAMPLE_ERR_CNT2       0x1C26
#define CS4224_PP_HOST_EMDS_SAMPLE_ERR_CNT2_dft   0x0
#define CS4224_PP_HOST_EMDS_SAMPLE_ERR_CNT1       0x1C27
#define CS4224_PP_HOST_EMDS_SAMPLE_ERR_CNT1_dft   0x0
#define CS4224_PP_HOST_EMDS_SAMPLE_ERR_CNT0       0x1C28
#define CS4224_PP_HOST_EMDS_SAMPLE_ERR_CNT0_dft   0x0
#define CS4224_PP_HOST_EMDS_SAMPLE_TIME1          0x1C2B
#define CS4224_PP_HOST_EMDS_SAMPLE_TIME1_dft      0x0
#define CS4224_PP_HOST_EMDS_SAMPLE_TIME0          0x1C2C
#define CS4224_PP_HOST_EMDS_SAMPLE_TIME0_dft      0x0
#define CS4224_PP_HOST_EMDS_SAMPLE_COORDS         0x1C2D
#define CS4224_PP_HOST_EMDS_SAMPLE_COORDS_dft     0x0
#define CS4224_PP_HOST_EMDS_ALIGNER_CFG_GENERAL   0x1C2E
#define CS4224_PP_HOST_EMDS_ALIGNER_CFG_GENERAL_dft 0x100
#define CS4224_PP_HOST_EMDS_ALIGNER_CFG_THRESH_VALID 0x1C2F
#define CS4224_PP_HOST_EMDS_ALIGNER_CFG_THRESH_VALID_dft 0x200
#define CS4224_PP_HOST_EMDS_ALIGNER_CFG_THRESH_INVALID 0x1C30
#define CS4224_PP_HOST_EMDS_ALIGNER_CFG_THRESH_INVALID_dft 0x30
#define CS4224_PP_HOST_EMDS_VOLTAGE_CFG1          0x1C31
#define CS4224_PP_HOST_EMDS_VOLTAGE_CFG1_dft      0x100
#define CS4224_PP_HOST_EMDS_VOLTAGE_CFG2          0x1C32
#define CS4224_PP_HOST_EMDS_VOLTAGE_CFG2_dft      0x0
#define CS4224_PP_HOST_EMDS_PHASE_CFG1            0x1C33
#define CS4224_PP_HOST_EMDS_PHASE_CFG1_dft        0x100
#define CS4224_PP_HOST_EMDS_PHASE_CFG2            0x1C34
#define CS4224_PP_HOST_EMDS_PHASE_CFG2_dft        0x0
#define CS4224_PP_HOST_EMDS_SETTLE_TIME           0x1C38
#define CS4224_PP_HOST_EMDS_SETTLE_TIME_dft       0x139
#define CS4224_PP_HOST_GIGEPCS_INT_HOST_PCS1GE_INTERRUPT 0x1C80
#define CS4224_PP_HOST_GIGEPCS_INT_HOST_PCS1GE_INTERRUPT_dft 0x0
#define CS4224_PP_HOST_GIGEPCS_INT_HOST_PCS1GE_INTSTATUS 0x1C82
#define CS4224_PP_HOST_GIGEPCS_INT_HOST_PCS1GE_INTSTATUS_dft 0x0
#define CS4224_PP_CLKMON_ING_CLKSEL               0x1D00
#define CS4224_PP_CLKMON_ING_CLKSEL_dft           0x7F
#define CS4224_PP_CLKMON_ING_CTRL                 0x1D01
#define CS4224_PP_CLKMON_ING_CTRL_dft             0x110
#define CS4224_PP_CLKMON_ING_DURATION             0x1D02
#define CS4224_PP_CLKMON_ING_DURATION_dft         0x0
#define CS4224_PP_CLKMON_ING_STATUS               0x1D03
#define CS4224_PP_CLKMON_ING_STATUS_dft           0x0
#define CS4224_PP_CLKMON_ING_COUNT1               0x1D04
#define CS4224_PP_CLKMON_ING_COUNT1_dft           0x0
#define CS4224_PP_CLKMON_ING_COUNT0               0x1D05
#define CS4224_PP_CLKMON_ING_COUNT0_dft           0x0
#define CS4224_PP_CLKMON_ING_MINTHRESH1           0x1D06
#define CS4224_PP_CLKMON_ING_MINTHRESH1_dft       0x0
#define CS4224_PP_CLKMON_ING_MINTHRESH0           0x1D07
#define CS4224_PP_CLKMON_ING_MINTHRESH0_dft       0x0
#define CS4224_PP_CLKMON_ING_MAXTHRESH1           0x1D08
#define CS4224_PP_CLKMON_ING_MAXTHRESH1_dft       0x0
#define CS4224_PP_CLKMON_ING_MAXTHRESH0           0x1D09
#define CS4224_PP_CLKMON_ING_MAXTHRESH0_dft       0x0
#define CS4224_PP_CLKMON_EGR_CLKSEL               0x1D10
#define CS4224_PP_CLKMON_EGR_CLKSEL_dft           0x7F
#define CS4224_PP_CLKMON_EGR_CTRL                 0x1D11
#define CS4224_PP_CLKMON_EGR_CTRL_dft             0x110
#define CS4224_PP_CLKMON_EGR_DURATION             0x1D12
#define CS4224_PP_CLKMON_EGR_DURATION_dft         0x0
#define CS4224_PP_CLKMON_EGR_STATUS               0x1D13
#define CS4224_PP_CLKMON_EGR_STATUS_dft           0x0
#define CS4224_PP_CLKMON_EGR_COUNT1               0x1D14
#define CS4224_PP_CLKMON_EGR_COUNT1_dft           0x0
#define CS4224_PP_CLKMON_EGR_COUNT0               0x1D15
#define CS4224_PP_CLKMON_EGR_COUNT0_dft           0x0
#define CS4224_PP_CLKMON_EGR_MINTHRESH1           0x1D16
#define CS4224_PP_CLKMON_EGR_MINTHRESH1_dft       0x0
#define CS4224_PP_CLKMON_EGR_MINTHRESH0           0x1D17
#define CS4224_PP_CLKMON_EGR_MINTHRESH0_dft       0x0
#define CS4224_PP_CLKMON_EGR_MAXTHRESH1           0x1D18
#define CS4224_PP_CLKMON_EGR_MAXTHRESH1_dft       0x0
#define CS4224_PP_CLKMON_EGR_MAXTHRESH0           0x1D19
#define CS4224_PP_CLKMON_EGR_MAXTHRESH0_dft       0x0
#define CS4224_EEPROM_LOADER_STATUS               0x5001
#define CS4224_EEPROM_LOADER_STATUS_dft           0x0
#define CS4224_EEPROM_MICRO_ACCESS_CONTROL        0x5005
#define CS4224_EEPROM_MICRO_ACCESS_CONTROL_dft    0x0
#define CS4224_EEPROM_MICRO_ACCESS_STATUS         0x5006
#define CS4224_EEPROM_MICRO_ACCESS_STATUS_dft     0x0

/* Hardware revision numbers for the ASIC */
#define CS4224_HW_REVA 1
#define CS4224_HW_REVB 2

#define CS4224_ID_LSB					0x03E5
#define CS4224_ID_MSB_REVA				0x1003
#define CS4224_ID_MSB_REVB				0x2003

/**
 * Accumulator width options for the Fractional-N divider.
 */
enum {
	CS4224_FRACDIV_ACCUM_WIDTH_8BIT = 0,	/** 8 bit accumulator */
	CS4224_FRACDIV_ACCUM_WIDTH_16BIT = 1,	/** 16 bit accumulator */
	CS4224_FRACDIV_ACCUM_WIDTH_24BIT = 2,	/** 24 bit accumulator */
	CS4224_FRACDIV_ACCUM_WIDTH_32BIT = 3,	/** 32 bit accumulator */
} cs4224_fracdiv_accumulator_width;

/**
 * Select the polynomial used for dithering in the
 * Fractional Divider
 */
enum {
	CS4321_FRACDIV_2EXP8_MINUS1 = 0,	/** 2^8 - 1 */
	CS4321_FRACDIV_2EXP16_MINUS1 = 1,	/** 2^16 - 1 */
	CS4321_FRACDIV_2EXP24_MINUS1 = 2,	/** 2^24 - 1 */
	CS4321_FRACDIV_2EXP32_MINUS1 = 3,	/** 2^32 - 1 */
} cs4321_fracdiv_dither_polynomial;
