Version 4
SHEET 1 1288 680
WIRE 496 0 304 0
WIRE 752 0 576 0
WIRE 752 96 752 0
WIRE 752 96 576 96
WIRE 752 128 752 96
WIRE 528 144 464 144
WIRE 752 160 752 128
WIRE 144 192 80 192
WIRE 256 192 224 192
WIRE 304 192 304 0
WIRE 304 192 256 192
WIRE 336 192 304 192
WIRE 528 192 512 192
WIRE 80 256 80 192
WIRE 80 256 -16 256
WIRE 144 256 80 256
WIRE 256 256 256 192
WIRE 256 256 224 256
WIRE 528 256 528 192
WIRE 576 256 576 176
WIRE 576 256 528 256
WIRE 576 272 576 256
WIRE 752 272 752 240
WIRE -16 288 -16 256
WIRE 80 288 80 256
WIRE -16 384 -16 368
WIRE 80 384 80 368
WIRE 80 384 -16 384
WIRE 80 400 80 384
FLAG 752 128 out
FLAG 80 400 0
FLAG 752 272 0
FLAG 384 144 0
FLAG 576 272 0
FLAG 576 144 0
SYMBOL SLiCAP\\SLR 80 288 R0
SYMATTR InstName R3
SYMATTR Value {Rs}
SYMBOL SLiCAP\\SLR 144 256 R270
WINDOW 0 8 40 VTop 2
WINDOW 3 -8 40 VBottom 2
SYMATTR InstName R4
SYMATTR Value {Ree}
SYMBOL SLiCAP\\SLC 144 192 R270
WINDOW 0 16 40 VTop 2
WINDOW 3 -16 40 VBottom 2
SYMATTR InstName C3
SYMATTR Value {Ce}
SYMBOL SLiCAP\\SLI -16 288 R0
SYMATTR InstName I1
SYMBOL SLiCAP\\SLC 752 160 R0
SYMATTR InstName C1
SYMATTR Value {Cload}
SYMBOL SLXMD 336 192 R0
SYMATTR InstName U1
SYMATTR SpiceModel CMOS18ND
SYMATTR Value W={Was} L={L} ID={IDas}
SYMBOL SLiCAP\\SLXMPN 528 144 R0
SYMATTR InstName U2
SYMATTR SpiceModel CMOS18PN
SYMATTR Value W_N={W_ppN} L_N={L_ppN} ID_N={ID_ppN} W_P={W_ppP} L_P={L_ppP} ID_P={ID_ppP}
SYMBOL SLiCAP\\SLR 496 0 R270
WINDOW 0 8 40 VTop 2
WINDOW 3 -8 40 VBottom 2
SYMATTR InstName R1
SYMATTR Value {gain}
TEXT 200 120 Left 2 !.lib SLiCAP.lib
TEXT 424 328 Left 2 ;loopgain reference: Gm_M1_XU1 (assuming cascoded input Cdg=0)
TEXT 432 352 Left 2 ;controller with inverting transfer
