# synth_template.ys - Generic Yosys Synthesis Script

# Reset the design
design -reset

# Load the standard cell library
read_liberty -lib /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Read the Verilog design file (placeholder for the design name)
read_verilog dff.v

# Perform synthesis with the specified top module
synth -top dff

# Map D flip-flops to the standard cells in the library
dfflibmap -liberty /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Use ABC for technology mapping
abc -liberty /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Clean up the design
opt_clean -purge

# Print statistics
stat -liberty /foss/pdk/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib

# Write the synthesized design to Verilog and SPICE formats
write_verilog dff_synth.v
write_json dff_synth.json
# write_spice dff_synth.model
