// Seed: 3365177028
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input tri1 id_2,
    input wor id_3
);
  wire id_5;
  logic [7:0] id_6;
  tri1 id_7, id_8;
  logic [7:0][1 'b0]
      id_9 (
          .id_0((1)),
          .id_1(1),
          .id_2("")
      ),
      id_10;
  id_11(
      1, 1
  );
  assign id_6[1] = 1;
  wire id_12;
  assign id_8 = 1;
endmodule
module module_1 (
    output tri0  id_0,
    output uwire id_1,
    output tri0  id_2,
    input  wire  id_3,
    output uwire id_4,
    input  tri0  id_5,
    output tri1  id_6
);
  wire id_8;
  module_0(
      id_2, id_5, id_5, id_5
  );
endmodule
