<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.5"/>
<title>v_hdmiphy1: xhdmiphy1_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.png"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">v_hdmiphy1
   </div>
   <div id="projectbrief">Vitis Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.5 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xhdmiphy1__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xhdmiphy1_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Overview</h2>
<div class="textblock"><p>This header file contains the identifiers and low-level driver functions (or macros) that can be used to access the device. </p>
<p>High-level driver functions are defined in <a class="el" href="xhdmiphy1_8h.html">xhdmiphy1.h</a>.</p>
<dl class="section note"><dt>Note</dt><dd>None.</dd></dl>
<pre>
MODIFICATION HISTORY:</pre><pre>Ver   Who  Date     Changes
</p>
<hr/>
<p>
           dd/mm/yy
</p>
<hr/>
<p>
1.0   gm   10/12/18 Initial release.
</pre> </div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac56db6d8637b21c88050b3820c84bb90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac56db6d8637b21c88050b3820c84bb90">XHDMIPHY1_RX_CONTROL_RXLPMEN_ALL_MASK</a></td></tr>
<tr class="memdesc:gac56db6d8637b21c88050b3820c84bb90"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX LPM enable mask for all channels.  <a href="group__xhdmiphy1.html#gac56db6d8637b21c88050b3820c84bb90">More...</a><br/></td></tr>
<tr class="separator:gac56db6d8637b21c88050b3820c84bb90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08d7e791a18aa22b2a32d2e8df421751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga08d7e791a18aa22b2a32d2e8df421751">XHDMIPHY1_INTR_TXRESETDONE_MASK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="memdesc:ga08d7e791a18aa22b2a32d2e8df421751"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX reset done interrupt mask.  <a href="group__xhdmiphy1.html#ga08d7e791a18aa22b2a32d2e8df421751">More...</a><br/></td></tr>
<tr class="separator:ga08d7e791a18aa22b2a32d2e8df421751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga303c5a714924fc672ac64c791f714711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga303c5a714924fc672ac64c791f714711">XHDMIPHY1_INTR_RXRESETDONE_MASK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="memdesc:ga303c5a714924fc672ac64c791f714711"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX reset done interrupt mask.  <a href="group__xhdmiphy1.html#ga303c5a714924fc672ac64c791f714711">More...</a><br/></td></tr>
<tr class="separator:ga303c5a714924fc672ac64c791f714711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b1b9509b2f52223f2f9aba896a88ba5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6b1b9509b2f52223f2f9aba896a88ba5">XHDMIPHY1_INTR_CPLL_LOCK_MASK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="memdesc:ga6b1b9509b2f52223f2f9aba896a88ba5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL lock interrupt mask.  <a href="group__xhdmiphy1.html#ga6b1b9509b2f52223f2f9aba896a88ba5">More...</a><br/></td></tr>
<tr class="separator:ga6b1b9509b2f52223f2f9aba896a88ba5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65431b2bb172cc7eb67593ae13a0af45"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga65431b2bb172cc7eb67593ae13a0af45">XHDMIPHY1_INTR_QPLL0_LOCK_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:ga65431b2bb172cc7eb67593ae13a0af45"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL0 lock interrupt mask.  <a href="group__xhdmiphy1.html#ga65431b2bb172cc7eb67593ae13a0af45">More...</a><br/></td></tr>
<tr class="separator:ga65431b2bb172cc7eb67593ae13a0af45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9560a38524678e88111ed41fb23753f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab9560a38524678e88111ed41fb23753f">XHDMIPHY1_INTR_LCPLL_LOCK_MASK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="memdesc:gab9560a38524678e88111ed41fb23753f"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCPLL lock interrupt mask (alias for QPLL0)  <a href="group__xhdmiphy1.html#gab9560a38524678e88111ed41fb23753f">More...</a><br/></td></tr>
<tr class="separator:gab9560a38524678e88111ed41fb23753f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c36288d6f453facbea131251d79e02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga1c36288d6f453facbea131251d79e02f">XHDMIPHY1_INTR_TXALIGNDONE_MASK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="memdesc:ga1c36288d6f453facbea131251d79e02f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX alignment done interrupt mask.  <a href="group__xhdmiphy1.html#ga1c36288d6f453facbea131251d79e02f">More...</a><br/></td></tr>
<tr class="separator:ga1c36288d6f453facbea131251d79e02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89231349ffc76e466589c9ddb8ded9ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga89231349ffc76e466589c9ddb8ded9ff">XHDMIPHY1_INTR_QPLL1_LOCK_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga89231349ffc76e466589c9ddb8ded9ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL1 lock interrupt mask.  <a href="group__xhdmiphy1.html#ga89231349ffc76e466589c9ddb8ded9ff">More...</a><br/></td></tr>
<tr class="separator:ga89231349ffc76e466589c9ddb8ded9ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14bcc68e99b100d602996998a59b4bad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga14bcc68e99b100d602996998a59b4bad">XHDMIPHY1_INTR_RPLL_LOCK_MASK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="memdesc:ga14bcc68e99b100d602996998a59b4bad"><td class="mdescLeft">&#160;</td><td class="mdescRight">RPLL lock interrupt mask (alias for QPLL1)  <a href="group__xhdmiphy1.html#ga14bcc68e99b100d602996998a59b4bad">More...</a><br/></td></tr>
<tr class="separator:ga14bcc68e99b100d602996998a59b4bad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf90c04d9c912f4cdc6dab57c3bd11262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf90c04d9c912f4cdc6dab57c3bd11262">XHDMIPHY1_INTR_TXCLKDETFREQCHANGE_MASK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="memdesc:gaf90c04d9c912f4cdc6dab57c3bd11262"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX clock detector frequency change interrupt mask.  <a href="group__xhdmiphy1.html#gaf90c04d9c912f4cdc6dab57c3bd11262">More...</a><br/></td></tr>
<tr class="separator:gaf90c04d9c912f4cdc6dab57c3bd11262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab81b8015f263ea1e17ac150fd3ca36d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab81b8015f263ea1e17ac150fd3ca36d7">XHDMIPHY1_INTR_RXCLKDETFREQCHANGE_MASK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="memdesc:gab81b8015f263ea1e17ac150fd3ca36d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX clock detector frequency change interrupt mask.  <a href="group__xhdmiphy1.html#gab81b8015f263ea1e17ac150fd3ca36d7">More...</a><br/></td></tr>
<tr class="separator:gab81b8015f263ea1e17ac150fd3ca36d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad535c4ad5022a439eefad33e5df002d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad535c4ad5022a439eefad33e5df002d6">XHDMIPHY1_INTR_TXMMCMUSRCLK_LOCK_MASK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="memdesc:gad535c4ad5022a439eefad33e5df002d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX MMCM user clock lock interrupt mask.  <a href="group__xhdmiphy1.html#gad535c4ad5022a439eefad33e5df002d6">More...</a><br/></td></tr>
<tr class="separator:gad535c4ad5022a439eefad33e5df002d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5123f90ee1bfd5050c590600d62d88cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5123f90ee1bfd5050c590600d62d88cd">XHDMIPHY1_INTR_RXMMCMUSRCLK_LOCK_MASK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="memdesc:ga5123f90ee1bfd5050c590600d62d88cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MMCM user clock lock interrupt mask.  <a href="group__xhdmiphy1.html#ga5123f90ee1bfd5050c590600d62d88cd">More...</a><br/></td></tr>
<tr class="separator:ga5123f90ee1bfd5050c590600d62d88cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bdd01ef3fdba2c4766442ee4f718736"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3bdd01ef3fdba2c4766442ee4f718736">XHDMIPHY1_INTR_TXGPO_RE_MASK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="memdesc:ga3bdd01ef3fdba2c4766442ee4f718736"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX GPO rising edge interrupt mask.  <a href="group__xhdmiphy1.html#ga3bdd01ef3fdba2c4766442ee4f718736">More...</a><br/></td></tr>
<tr class="separator:ga3bdd01ef3fdba2c4766442ee4f718736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25cefc55bbab7d7a5b0cbc20affcf8fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga25cefc55bbab7d7a5b0cbc20affcf8fc">XHDMIPHY1_INTR_RXGPO_RE_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:ga25cefc55bbab7d7a5b0cbc20affcf8fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX GPO rising edge interrupt mask.  <a href="group__xhdmiphy1.html#ga25cefc55bbab7d7a5b0cbc20affcf8fc">More...</a><br/></td></tr>
<tr class="separator:ga25cefc55bbab7d7a5b0cbc20affcf8fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga463c11d842a592af68c74d2a7e726b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga463c11d842a592af68c74d2a7e726b0e">XHDMIPHY1_INTR_TXTMRTIMEOUT_MASK</a>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:ga463c11d842a592af68c74d2a7e726b0e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX timer timeout interrupt mask.  <a href="group__xhdmiphy1.html#ga463c11d842a592af68c74d2a7e726b0e">More...</a><br/></td></tr>
<tr class="separator:ga463c11d842a592af68c74d2a7e726b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4a402e74f2e6e7c309d7f89fede8f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaaf4a402e74f2e6e7c309d7f89fede8f1">XHDMIPHY1_INTR_RXTMRTIMEOUT_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gaaf4a402e74f2e6e7c309d7f89fede8f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX timer timeout interrupt mask.  <a href="group__xhdmiphy1.html#gaaf4a402e74f2e6e7c309d7f89fede8f1">More...</a><br/></td></tr>
<tr class="separator:gaaf4a402e74f2e6e7c309d7f89fede8f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac583d41cc67a7a8e5acb148acd72a313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac583d41cc67a7a8e5acb148acd72a313">XHDMIPHY1_INTR_QPLL_LOCK_MASK</a>&#160;&#160;&#160;<a class="el" href="group__xhdmiphy1.html#ga65431b2bb172cc7eb67593ae13a0af45">XHDMIPHY1_INTR_QPLL0_LOCK_MASK</a></td></tr>
<tr class="memdesc:gac583d41cc67a7a8e5acb148acd72a313"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL lock interrupt mask (alias for QPLL0)  <a href="group__xhdmiphy1.html#gac583d41cc67a7a8e5acb148acd72a313">More...</a><br/></td></tr>
<tr class="separator:gac583d41cc67a7a8e5acb148acd72a313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga568a7b48787a44bedf925a60a868e39e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga568a7b48787a44bedf925a60a868e39e">XHDMIPHY1_MMCM_USRCLK_CTRL_CFG_NEW_MASK</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:ga568a7b48787a44bedf925a60a868e39e"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock control configuration new mask.  <a href="group__xhdmiphy1.html#ga568a7b48787a44bedf925a60a868e39e">More...</a><br/></td></tr>
<tr class="separator:ga568a7b48787a44bedf925a60a868e39e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga79e1595e839fb577374e56ace0b2cbcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga79e1595e839fb577374e56ace0b2cbcc">XHDMIPHY1_MMCM_USRCLK_CTRL_RST_MASK</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:ga79e1595e839fb577374e56ace0b2cbcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock control reset mask.  <a href="group__xhdmiphy1.html#ga79e1595e839fb577374e56ace0b2cbcc">More...</a><br/></td></tr>
<tr class="separator:ga79e1595e839fb577374e56ace0b2cbcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82dcf54e1b6d0473d5c6a19c31a0f4b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga82dcf54e1b6d0473d5c6a19c31a0f4b8">XHDMIPHY1_MMCM_USRCLK_CTRL_CFG_SUCCESS_MASK</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga82dcf54e1b6d0473d5c6a19c31a0f4b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock control configuration success mask.  <a href="group__xhdmiphy1.html#ga82dcf54e1b6d0473d5c6a19c31a0f4b8">More...</a><br/></td></tr>
<tr class="separator:ga82dcf54e1b6d0473d5c6a19c31a0f4b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf036771660bfe436d6252b686bd2b4e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf036771660bfe436d6252b686bd2b4e7">XHDMIPHY1_MMCM_USRCLK_CTRL_LOCKED_MASK</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="memdesc:gaf036771660bfe436d6252b686bd2b4e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock control locked mask.  <a href="group__xhdmiphy1.html#gaf036771660bfe436d6252b686bd2b4e7">More...</a><br/></td></tr>
<tr class="separator:gaf036771660bfe436d6252b686bd2b4e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf20d8ffdc26d0429cc715bb9e8f571f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf20d8ffdc26d0429cc715bb9e8f571f1">XHDMIPHY1_MMCM_USRCLK_CTRL_PWRDWN_MASK</a>&#160;&#160;&#160;0x400</td></tr>
<tr class="memdesc:gaf20d8ffdc26d0429cc715bb9e8f571f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock control power down mask.  <a href="group__xhdmiphy1.html#gaf20d8ffdc26d0429cc715bb9e8f571f1">More...</a><br/></td></tr>
<tr class="separator:gaf20d8ffdc26d0429cc715bb9e8f571f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dae0dbe811b68934702b0ec8a85c2f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3dae0dbe811b68934702b0ec8a85c2f6">XHDMIPHY1_MMCM_USRCLK_CTRL_LOCKED_MASK_MASK</a>&#160;&#160;&#160;0x800</td></tr>
<tr class="memdesc:ga3dae0dbe811b68934702b0ec8a85c2f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock control locked mask mask.  <a href="group__xhdmiphy1.html#ga3dae0dbe811b68934702b0ec8a85c2f6">More...</a><br/></td></tr>
<tr class="separator:ga3dae0dbe811b68934702b0ec8a85c2f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6015b8e8f122adae6ae1d33edc240ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae6015b8e8f122adae6ae1d33edc240ce">XHDMIPHY1_MMCM_USRCLK_CTRL_CLKINSEL_MASK</a>&#160;&#160;&#160;0x1000</td></tr>
<tr class="memdesc:gae6015b8e8f122adae6ae1d33edc240ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock control clock input select mask.  <a href="group__xhdmiphy1.html#gae6015b8e8f122adae6ae1d33edc240ce">More...</a><br/></td></tr>
<tr class="separator:gae6015b8e8f122adae6ae1d33edc240ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1be48f2709f0de5609d2dca781575ff0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga1be48f2709f0de5609d2dca781575ff0">XHDMIPHY1_MMCM_USRCLK_REG1_DIVCLK_MASK</a>&#160;&#160;&#160;0x00000FF</td></tr>
<tr class="memdesc:ga1be48f2709f0de5609d2dca781575ff0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock register 1 divider clock mask.  <a href="group__xhdmiphy1.html#ga1be48f2709f0de5609d2dca781575ff0">More...</a><br/></td></tr>
<tr class="separator:ga1be48f2709f0de5609d2dca781575ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga225f67e27844df06fff1d11009cb82c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga225f67e27844df06fff1d11009cb82c2">XHDMIPHY1_MMCM_USRCLK_REG1_CLKFBOUT_MULT_MASK</a>&#160;&#160;&#160;0x000FF00</td></tr>
<tr class="memdesc:ga225f67e27844df06fff1d11009cb82c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock register 1 clock feedback output multiplier mask.  <a href="group__xhdmiphy1.html#ga225f67e27844df06fff1d11009cb82c2">More...</a><br/></td></tr>
<tr class="separator:ga225f67e27844df06fff1d11009cb82c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d6b8da954a222896cd4aa0cfda06548"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9d6b8da954a222896cd4aa0cfda06548">XHDMIPHY1_MMCM_USRCLK_REG1_CLKFBOUT_MULT_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga9d6b8da954a222896cd4aa0cfda06548"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock register 1 clock feedback output multiplier shift.  <a href="group__xhdmiphy1.html#ga9d6b8da954a222896cd4aa0cfda06548">More...</a><br/></td></tr>
<tr class="separator:ga9d6b8da954a222896cd4aa0cfda06548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04ad9931db524d6512b0e30a84222e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga04ad9931db524d6512b0e30a84222e8b">XHDMIPHY1_MMCM_USRCLK_REG1_CLKFBOUT_FRAC_MASK</a>&#160;&#160;&#160;0x3FF0000</td></tr>
<tr class="memdesc:ga04ad9931db524d6512b0e30a84222e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock register 1 clock feedback output fractional mask.  <a href="group__xhdmiphy1.html#ga04ad9931db524d6512b0e30a84222e8b">More...</a><br/></td></tr>
<tr class="separator:ga04ad9931db524d6512b0e30a84222e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfd910185233c84dc77073e8e2056563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gabfd910185233c84dc77073e8e2056563">XHDMIPHY1_MMCM_USRCLK_REG1_CLKFBOUT_FRAC_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:gabfd910185233c84dc77073e8e2056563"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock register 1 clock feedback output fractional shift.  <a href="group__xhdmiphy1.html#gabfd910185233c84dc77073e8e2056563">More...</a><br/></td></tr>
<tr class="separator:gabfd910185233c84dc77073e8e2056563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0caf6d1912e4f2ff0e1fbcb1facc84a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0caf6d1912e4f2ff0e1fbcb1facc84a0">XHDMIPHY1_MMCM_USRCLK_REG2_DIVCLK_MASK</a>&#160;&#160;&#160;0x00000FF</td></tr>
<tr class="memdesc:ga0caf6d1912e4f2ff0e1fbcb1facc84a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock register 2 divider clock mask.  <a href="group__xhdmiphy1.html#ga0caf6d1912e4f2ff0e1fbcb1facc84a0">More...</a><br/></td></tr>
<tr class="separator:ga0caf6d1912e4f2ff0e1fbcb1facc84a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa569eb0ee074072b27d88d7d70231e50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaa569eb0ee074072b27d88d7d70231e50">XHDMIPHY1_MMCM_USRCLK_REG2_CLKOUT0_FRAC_MASK</a>&#160;&#160;&#160;0x3FF0000</td></tr>
<tr class="memdesc:gaa569eb0ee074072b27d88d7d70231e50"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock register 2 clock output 0 fractional mask.  <a href="group__xhdmiphy1.html#gaa569eb0ee074072b27d88d7d70231e50">More...</a><br/></td></tr>
<tr class="separator:gaa569eb0ee074072b27d88d7d70231e50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga942211c22519641b3df31e3c0b26c1d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga942211c22519641b3df31e3c0b26c1d9">XHDMIPHY1_MMCM_USRCLK_REG2_CLKOUT0_FRAC_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga942211c22519641b3df31e3c0b26c1d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock register 2 clock output 0 fractional shift.  <a href="group__xhdmiphy1.html#ga942211c22519641b3df31e3c0b26c1d9">More...</a><br/></td></tr>
<tr class="separator:ga942211c22519641b3df31e3c0b26c1d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6490ce7ab911144b6879ab2957de3720"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6490ce7ab911144b6879ab2957de3720">XHDMIPHY1_MMCM_USRCLK_REG34_DIVCLK_MASK</a>&#160;&#160;&#160;0x00000FF</td></tr>
<tr class="memdesc:ga6490ce7ab911144b6879ab2957de3720"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM user clock register 3/4 divider clock mask.  <a href="group__xhdmiphy1.html#ga6490ce7ab911144b6879ab2957de3720">More...</a><br/></td></tr>
<tr class="separator:ga6490ce7ab911144b6879ab2957de3720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525446e35d117e950594bfe260c8cfbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga525446e35d117e950594bfe260c8cfbf">XHDMIPHY1_BUFGGT_XXUSRCLK_CLR_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga525446e35d117e950594bfe260c8cfbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUFGGT user clock clear mask.  <a href="group__xhdmiphy1.html#ga525446e35d117e950594bfe260c8cfbf">More...</a><br/></td></tr>
<tr class="separator:ga525446e35d117e950594bfe260c8cfbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4916d22f33d67cb704a60cb430807461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga4916d22f33d67cb704a60cb430807461">XHDMIPHY1_BUFGGT_XXUSRCLK_DIV_MASK</a>&#160;&#160;&#160;0xE</td></tr>
<tr class="memdesc:ga4916d22f33d67cb704a60cb430807461"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUFGGT user clock divider mask.  <a href="group__xhdmiphy1.html#ga4916d22f33d67cb704a60cb430807461">More...</a><br/></td></tr>
<tr class="separator:ga4916d22f33d67cb704a60cb430807461"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabafee997a4051d2c94f6989337990f8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gabafee997a4051d2c94f6989337990f8d">XHDMIPHY1_BUFGGT_XXUSRCLK_DIV_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gabafee997a4051d2c94f6989337990f8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUFGGT user clock divider shift.  <a href="group__xhdmiphy1.html#gabafee997a4051d2c94f6989337990f8d">More...</a><br/></td></tr>
<tr class="separator:gabafee997a4051d2c94f6989337990f8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36c64156c066d9ad67b14eedb50c837c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga36c64156c066d9ad67b14eedb50c837c">XHDMIPHY1_MISC_XXUSRCLK_CKOUT1_OEN_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga36c64156c066d9ad67b14eedb50c837c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous user clock output 1 output enable mask.  <a href="group__xhdmiphy1.html#ga36c64156c066d9ad67b14eedb50c837c">More...</a><br/></td></tr>
<tr class="separator:ga36c64156c066d9ad67b14eedb50c837c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabca4ddf3d52bfb382d8492f0121facbf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gabca4ddf3d52bfb382d8492f0121facbf">XHDMIPHY1_MISC_XXUSRCLK_REFCLK_CEB_MASK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:gabca4ddf3d52bfb382d8492f0121facbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous user clock reference clock CEB (Clock Enable Bar) mask.  <a href="group__xhdmiphy1.html#gabca4ddf3d52bfb382d8492f0121facbf">More...</a><br/></td></tr>
<tr class="separator:gabca4ddf3d52bfb382d8492f0121facbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ad747fb5b3356e39f7f824f089273c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga01ad747fb5b3356e39f7f824f089273c">XHDMIPHY1_CLKDET_CTRL_RUN_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga01ad747fb5b3356e39f7f824f089273c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control run mask.  <a href="group__xhdmiphy1.html#ga01ad747fb5b3356e39f7f824f089273c">More...</a><br/></td></tr>
<tr class="separator:ga01ad747fb5b3356e39f7f824f089273c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eec49cf1d589566a74f39501dbe01b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9eec49cf1d589566a74f39501dbe01b9">XHDMIPHY1_CLKDET_CTRL_TX_TMR_CLR_MASK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga9eec49cf1d589566a74f39501dbe01b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control TX timer clear mask.  <a href="group__xhdmiphy1.html#ga9eec49cf1d589566a74f39501dbe01b9">More...</a><br/></td></tr>
<tr class="separator:ga9eec49cf1d589566a74f39501dbe01b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabff43e2536f0ed294a7b5c5b3518beb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gabff43e2536f0ed294a7b5c5b3518beb6">XHDMIPHY1_CLKDET_CTRL_RX_TMR_CLR_MASK</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:gabff43e2536f0ed294a7b5c5b3518beb6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control RX timer clear mask.  <a href="group__xhdmiphy1.html#gabff43e2536f0ed294a7b5c5b3518beb6">More...</a><br/></td></tr>
<tr class="separator:gabff43e2536f0ed294a7b5c5b3518beb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf85ce0c9dee041320915581369eb2710"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf85ce0c9dee041320915581369eb2710">XHDMIPHY1_CLKDET_CTRL_TX_FREQ_RST_MASK</a>&#160;&#160;&#160;0x8</td></tr>
<tr class="memdesc:gaf85ce0c9dee041320915581369eb2710"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control TX frequency reset mask.  <a href="group__xhdmiphy1.html#gaf85ce0c9dee041320915581369eb2710">More...</a><br/></td></tr>
<tr class="separator:gaf85ce0c9dee041320915581369eb2710"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3c5d0b73a570717ea6d6253fbdf687f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf3c5d0b73a570717ea6d6253fbdf687f">XHDMIPHY1_CLKDET_CTRL_RX_FREQ_RST_MASK</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:gaf3c5d0b73a570717ea6d6253fbdf687f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control RX frequency reset mask.  <a href="group__xhdmiphy1.html#gaf3c5d0b73a570717ea6d6253fbdf687f">More...</a><br/></td></tr>
<tr class="separator:gaf3c5d0b73a570717ea6d6253fbdf687f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55b4884cafdedfcc609fc1d6abdc1faa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga55b4884cafdedfcc609fc1d6abdc1faa">XHDMIPHY1_CLKDET_CTRL_FREQ_LOCK_THRESH_MASK</a>&#160;&#160;&#160;0x1FE0</td></tr>
<tr class="memdesc:ga55b4884cafdedfcc609fc1d6abdc1faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control frequency lock threshold mask.  <a href="group__xhdmiphy1.html#ga55b4884cafdedfcc609fc1d6abdc1faa">More...</a><br/></td></tr>
<tr class="separator:ga55b4884cafdedfcc609fc1d6abdc1faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd6843aa2390ba4a4487f546a36760d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gadd6843aa2390ba4a4487f546a36760d5">XHDMIPHY1_CLKDET_CTRL_FREQ_LOCK_THRESH_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gadd6843aa2390ba4a4487f546a36760d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control frequency lock threshold shift.  <a href="group__xhdmiphy1.html#gadd6843aa2390ba4a4487f546a36760d5">More...</a><br/></td></tr>
<tr class="separator:gadd6843aa2390ba4a4487f546a36760d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e122f7af068ec9310648e3c9bdc56cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2e122f7af068ec9310648e3c9bdc56cc">XHDMIPHY1_CLKDET_CTRL_ACCURACY_RANGE_MASK</a>&#160;&#160;&#160;0x1E000</td></tr>
<tr class="memdesc:ga2e122f7af068ec9310648e3c9bdc56cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control accuracy range mask.  <a href="group__xhdmiphy1.html#ga2e122f7af068ec9310648e3c9bdc56cc">More...</a><br/></td></tr>
<tr class="separator:ga2e122f7af068ec9310648e3c9bdc56cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e282b45967ddae1445ed507d5d6f82f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga7e282b45967ddae1445ed507d5d6f82f">XHDMIPHY1_CLKDET_CTRL_ACCURACY_RANGE_SHIFT</a>&#160;&#160;&#160;13</td></tr>
<tr class="memdesc:ga7e282b45967ddae1445ed507d5d6f82f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control accuracy range shift.  <a href="group__xhdmiphy1.html#ga7e282b45967ddae1445ed507d5d6f82f">More...</a><br/></td></tr>
<tr class="separator:ga7e282b45967ddae1445ed507d5d6f82f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cb29e80856b4182da48e89f48956540"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0cb29e80856b4182da48e89f48956540">XHDMIPHY1_CLKDET_STAT_TX_FREQ_ZERO_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga0cb29e80856b4182da48e89f48956540"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector status TX frequency zero mask.  <a href="group__xhdmiphy1.html#ga0cb29e80856b4182da48e89f48956540">More...</a><br/></td></tr>
<tr class="separator:ga0cb29e80856b4182da48e89f48956540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b54d50a6ed4d571ce22e64601a7e21e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2b54d50a6ed4d571ce22e64601a7e21e">XHDMIPHY1_CLKDET_STAT_RX_FREQ_ZERO_MASK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga2b54d50a6ed4d571ce22e64601a7e21e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector status RX frequency zero mask.  <a href="group__xhdmiphy1.html#ga2b54d50a6ed4d571ce22e64601a7e21e">More...</a><br/></td></tr>
<tr class="separator:ga2b54d50a6ed4d571ce22e64601a7e21e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a78b927f125bc2d6496760def90ac18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga4a78b927f125bc2d6496760def90ac18">XHDMIPHY1_CLKDET_STAT_TX_REFCLK_LOCK_MASK</a>&#160;&#160;&#160;0x3</td></tr>
<tr class="memdesc:ga4a78b927f125bc2d6496760def90ac18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector status TX reference clock lock mask.  <a href="group__xhdmiphy1.html#ga4a78b927f125bc2d6496760def90ac18">More...</a><br/></td></tr>
<tr class="separator:ga4a78b927f125bc2d6496760def90ac18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b03770677a9d18e9dcecb8eadc7c0c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga4b03770677a9d18e9dcecb8eadc7c0c2">XHDMIPHY1_CLKDET_STAT_TX_REFCLK_LOCK_CAP_MASK</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:ga4b03770677a9d18e9dcecb8eadc7c0c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector status TX reference clock lock capture mask.  <a href="group__xhdmiphy1.html#ga4b03770677a9d18e9dcecb8eadc7c0c2">More...</a><br/></td></tr>
<tr class="separator:ga4b03770677a9d18e9dcecb8eadc7c0c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ed634887e0d164f25ed529023c35ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga05ed634887e0d164f25ed529023c35ea">XHDMIPHY1_DRU_CTRL_RST_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga05ed634887e0d164f25ed529023c35ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU control reset mask for specific channel.  <a href="group__xhdmiphy1.html#ga05ed634887e0d164f25ed529023c35ea">More...</a><br/></td></tr>
<tr class="separator:ga05ed634887e0d164f25ed529023c35ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38db63b9227d04cdc293b828836dc659"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga38db63b9227d04cdc293b828836dc659">XHDMIPHY1_DRU_CTRL_EN_MASK</a>(Ch)&#160;&#160;&#160;(0x02 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga38db63b9227d04cdc293b828836dc659"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU control enable mask for specific channel.  <a href="group__xhdmiphy1.html#ga38db63b9227d04cdc293b828836dc659">More...</a><br/></td></tr>
<tr class="separator:ga38db63b9227d04cdc293b828836dc659"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc4e02fe64fcbd3f59f5c8a1af77688"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2cc4e02fe64fcbd3f59f5c8a1af77688">XHDMIPHY1_DRU_STAT_ACTIVE_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga2cc4e02fe64fcbd3f59f5c8a1af77688"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU status active mask for specific channel.  <a href="group__xhdmiphy1.html#ga2cc4e02fe64fcbd3f59f5c8a1af77688">More...</a><br/></td></tr>
<tr class="separator:ga2cc4e02fe64fcbd3f59f5c8a1af77688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80c2913e4a96852bad7775c9bf491172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga80c2913e4a96852bad7775c9bf491172">XHDMIPHY1_DRU_STAT_VERSION_MASK</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="memdesc:ga80c2913e4a96852bad7775c9bf491172"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU status version mask.  <a href="group__xhdmiphy1.html#ga80c2913e4a96852bad7775c9bf491172">More...</a><br/></td></tr>
<tr class="separator:ga80c2913e4a96852bad7775c9bf491172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a8236aa311847cb3edec78e11dba363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6a8236aa311847cb3edec78e11dba363">XHDMIPHY1_DRU_STAT_VERSION_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga6a8236aa311847cb3edec78e11dba363"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU status version shift.  <a href="group__xhdmiphy1.html#ga6a8236aa311847cb3edec78e11dba363">More...</a><br/></td></tr>
<tr class="separator:ga6a8236aa311847cb3edec78e11dba363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9491768c5c9344a36f078a789c6eacd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9491768c5c9344a36f078a789c6eacd8">XHDMIPHY1_DRU_CFREQ_H_MASK</a>&#160;&#160;&#160;0x1F</td></tr>
<tr class="memdesc:ga9491768c5c9344a36f078a789c6eacd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU center frequency high mask.  <a href="group__xhdmiphy1.html#ga9491768c5c9344a36f078a789c6eacd8">More...</a><br/></td></tr>
<tr class="separator:ga9491768c5c9344a36f078a789c6eacd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae80f530bf7ebc2119e2d0ccb3763aadc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae80f530bf7ebc2119e2d0ccb3763aadc">XHDMIPHY1_DRU_GAIN_G1_MASK</a>&#160;&#160;&#160;0x00001F</td></tr>
<tr class="memdesc:gae80f530bf7ebc2119e2d0ccb3763aadc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU gain G1 mask.  <a href="group__xhdmiphy1.html#gae80f530bf7ebc2119e2d0ccb3763aadc">More...</a><br/></td></tr>
<tr class="separator:gae80f530bf7ebc2119e2d0ccb3763aadc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae55df5153974c9c88af0816f87d4e157"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae55df5153974c9c88af0816f87d4e157">XHDMIPHY1_DRU_GAIN_G1_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gae55df5153974c9c88af0816f87d4e157"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU gain G1 shift.  <a href="group__xhdmiphy1.html#gae55df5153974c9c88af0816f87d4e157">More...</a><br/></td></tr>
<tr class="separator:gae55df5153974c9c88af0816f87d4e157"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8cdadea96c4ad27f54c11e39df9c10"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9e8cdadea96c4ad27f54c11e39df9c10">XHDMIPHY1_DRU_GAIN_G1_P_MASK</a>&#160;&#160;&#160;0x001F00</td></tr>
<tr class="memdesc:ga9e8cdadea96c4ad27f54c11e39df9c10"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU gain G1 P mask.  <a href="group__xhdmiphy1.html#ga9e8cdadea96c4ad27f54c11e39df9c10">More...</a><br/></td></tr>
<tr class="separator:ga9e8cdadea96c4ad27f54c11e39df9c10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72f6ea8ec24fc2384d25100adac60c3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga72f6ea8ec24fc2384d25100adac60c3a">XHDMIPHY1_DRU_GAIN_G1_P_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga72f6ea8ec24fc2384d25100adac60c3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU gain G1 P shift.  <a href="group__xhdmiphy1.html#ga72f6ea8ec24fc2384d25100adac60c3a">More...</a><br/></td></tr>
<tr class="separator:ga72f6ea8ec24fc2384d25100adac60c3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c076358b2fbdba45182e158192eb0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad4c076358b2fbdba45182e158192eb0c">XHDMIPHY1_DRU_GAIN_G2_MASK</a>&#160;&#160;&#160;0x1F0000</td></tr>
<tr class="memdesc:gad4c076358b2fbdba45182e158192eb0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU gain G2 mask.  <a href="group__xhdmiphy1.html#gad4c076358b2fbdba45182e158192eb0c">More...</a><br/></td></tr>
<tr class="separator:gad4c076358b2fbdba45182e158192eb0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06c6db71d26f22c6d8c093ab0f4929e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga06c6db71d26f22c6d8c093ab0f4929e3">XHDMIPHY1_DRU_GAIN_G2_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga06c6db71d26f22c6d8c093ab0f4929e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU gain G2 shift.  <a href="group__xhdmiphy1.html#ga06c6db71d26f22c6d8c093ab0f4929e3">More...</a><br/></td></tr>
<tr class="separator:ga06c6db71d26f22c6d8c093ab0f4929e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7a35629889a320acf5c8fb2d3d46e27"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf7a35629889a320acf5c8fb2d3d46e27">XHDMIPHY1_PATGEN_CTRL_ENABLE_MASK</a>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:gaf7a35629889a320acf5c8fb2d3d46e27"><td class="mdescLeft">&#160;</td><td class="mdescRight">PATGEN control enable mask.  <a href="group__xhdmiphy1.html#gaf7a35629889a320acf5c8fb2d3d46e27">More...</a><br/></td></tr>
<tr class="separator:gaf7a35629889a320acf5c8fb2d3d46e27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d3e0f9388f8206161acc9fe1774533e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6d3e0f9388f8206161acc9fe1774533e">XHDMIPHY1_PATGEN_CTRL_ENABLE_SHIFT</a>&#160;&#160;&#160;31</td></tr>
<tr class="memdesc:ga6d3e0f9388f8206161acc9fe1774533e"><td class="mdescLeft">&#160;</td><td class="mdescRight">PATGEN control enable shift.  <a href="group__xhdmiphy1.html#ga6d3e0f9388f8206161acc9fe1774533e">More...</a><br/></td></tr>
<tr class="separator:ga6d3e0f9388f8206161acc9fe1774533e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a68d51bff2ef96038238dce94500939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0a68d51bff2ef96038238dce94500939">XHDMIPHY1_PATGEN_CTRL_RATIO_MASK</a>&#160;&#160;&#160;0x7</td></tr>
<tr class="memdesc:ga0a68d51bff2ef96038238dce94500939"><td class="mdescLeft">&#160;</td><td class="mdescRight">PATGEN control ratio mask.  <a href="group__xhdmiphy1.html#ga0a68d51bff2ef96038238dce94500939">More...</a><br/></td></tr>
<tr class="separator:ga0a68d51bff2ef96038238dce94500939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2177df706f222d293403a8249d581fa1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2177df706f222d293403a8249d581fa1">XHDMIPHY1_PATGEN_CTRL_RATIO_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga2177df706f222d293403a8249d581fa1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PATGEN control ratio shift.  <a href="group__xhdmiphy1.html#ga2177df706f222d293403a8249d581fa1">More...</a><br/></td></tr>
<tr class="separator:ga2177df706f222d293403a8249d581fa1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a962d997981e2e284c3c9dd0e8a9a5752"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhdmiphy1__hw_8h.html#a962d997981e2e284c3c9dd0e8a9a5752">XHdmiphy1_ReadReg</a>(BaseAddress, RegOffset)&#160;&#160;&#160;<a class="el" href="xhdmiphy1__hw_8h.html#ab823a99a19932f5d6a18ed1a39e02bcb">XHdmiphy1_In32</a>((BaseAddress) + (RegOffset))</td></tr>
<tr class="memdesc:a962d997981e2e284c3c9dd0e8a9a5752"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a low-level function that reads from the specified register.  <a href="#a962d997981e2e284c3c9dd0e8a9a5752">More...</a><br/></td></tr>
<tr class="separator:a962d997981e2e284c3c9dd0e8a9a5752"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e65226a4b7cf835cf8555e84d895555"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhdmiphy1__hw_8h.html#a9e65226a4b7cf835cf8555e84d895555">XHdmiphy1_WriteReg</a>(BaseAddress, RegOffset, Data)&#160;&#160;&#160;<a class="el" href="xhdmiphy1__hw_8h.html#a58c27db2c6a39be070be3b932e607655">XHdmiphy1_Out32</a>((BaseAddress) + (RegOffset), (Data))</td></tr>
<tr class="memdesc:a9e65226a4b7cf835cf8555e84d895555"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is a low-level function that writes to the specified register.  <a href="#a9e65226a4b7cf835cf8555e84d895555">More...</a><br/></td></tr>
<tr class="separator:a9e65226a4b7cf835cf8555e84d895555"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HDMIPHY core registers: General registers.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Address mapping for the Video PHY core. </p>
</div></td></tr>
<tr class="memitem:ga189af8d011b364b664a7b0645e73a51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga189af8d011b364b664a7b0645e73a51a">XHDMIPHY1_VERSION_REG</a>&#160;&#160;&#160;0x000</td></tr>
<tr class="memdesc:ga189af8d011b364b664a7b0645e73a51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Version register.  <a href="group__xhdmiphy1.html#ga189af8d011b364b664a7b0645e73a51a">More...</a><br/></td></tr>
<tr class="separator:ga189af8d011b364b664a7b0645e73a51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac4893c156df4f5ef3adf1dceeab18d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gabac4893c156df4f5ef3adf1dceeab18d">XHDMIPHY1_BANK_SELECT_REG</a>&#160;&#160;&#160;0x00C</td></tr>
<tr class="memdesc:gabac4893c156df4f5ef3adf1dceeab18d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bank select register.  <a href="group__xhdmiphy1.html#gabac4893c156df4f5ef3adf1dceeab18d">More...</a><br/></td></tr>
<tr class="separator:gabac4893c156df4f5ef3adf1dceeab18d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90ea3a00f2f107483b32a618e0cb7161"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga90ea3a00f2f107483b32a618e0cb7161">XHDMIPHY1_REF_CLK_SEL_REG</a>&#160;&#160;&#160;0x010</td></tr>
<tr class="memdesc:ga90ea3a00f2f107483b32a618e0cb7161"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reference clock select register.  <a href="group__xhdmiphy1.html#ga90ea3a00f2f107483b32a618e0cb7161">More...</a><br/></td></tr>
<tr class="separator:ga90ea3a00f2f107483b32a618e0cb7161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec13c032402e94c3adb52b31bb07341d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaec13c032402e94c3adb52b31bb07341d">XHDMIPHY1_PLL_RESET_REG</a>&#160;&#160;&#160;0x014</td></tr>
<tr class="memdesc:gaec13c032402e94c3adb52b31bb07341d"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL reset register.  <a href="group__xhdmiphy1.html#gaec13c032402e94c3adb52b31bb07341d">More...</a><br/></td></tr>
<tr class="separator:gaec13c032402e94c3adb52b31bb07341d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c876dcf8c18f42b129be0d00340d05f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9c876dcf8c18f42b129be0d00340d05f">XHDMIPHY1_COMMON_INIT_REG</a>&#160;&#160;&#160;0x014</td></tr>
<tr class="memdesc:ga9c876dcf8c18f42b129be0d00340d05f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common initialization register.  <a href="group__xhdmiphy1.html#ga9c876dcf8c18f42b129be0d00340d05f">More...</a><br/></td></tr>
<tr class="separator:ga9c876dcf8c18f42b129be0d00340d05f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac10cb297f239a7d88a806e6599171dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac10cb297f239a7d88a806e6599171dd1">XHDMIPHY1_PLL_LOCK_STATUS_REG</a>&#160;&#160;&#160;0x018</td></tr>
<tr class="memdesc:gac10cb297f239a7d88a806e6599171dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL lock status register.  <a href="group__xhdmiphy1.html#gac10cb297f239a7d88a806e6599171dd1">More...</a><br/></td></tr>
<tr class="separator:gac10cb297f239a7d88a806e6599171dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga406f748904012669294775af01463bbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga406f748904012669294775af01463bbe">XHDMIPHY1_TX_INIT_REG</a>&#160;&#160;&#160;0x01C</td></tr>
<tr class="memdesc:ga406f748904012669294775af01463bbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter initialization register.  <a href="group__xhdmiphy1.html#ga406f748904012669294775af01463bbe">More...</a><br/></td></tr>
<tr class="separator:ga406f748904012669294775af01463bbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40936c0f6e9ae29208dffe5389298d46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga40936c0f6e9ae29208dffe5389298d46">XHDMIPHY1_TX_INIT_STATUS_REG</a>&#160;&#160;&#160;0x020</td></tr>
<tr class="memdesc:ga40936c0f6e9ae29208dffe5389298d46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Transmitter initialization status register.  <a href="group__xhdmiphy1.html#ga40936c0f6e9ae29208dffe5389298d46">More...</a><br/></td></tr>
<tr class="separator:ga40936c0f6e9ae29208dffe5389298d46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8431208fbc8da1febe63d78706e4f97b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8431208fbc8da1febe63d78706e4f97b">XHDMIPHY1_RX_INIT_REG</a>&#160;&#160;&#160;0x024</td></tr>
<tr class="memdesc:ga8431208fbc8da1febe63d78706e4f97b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver initialization register.  <a href="group__xhdmiphy1.html#ga8431208fbc8da1febe63d78706e4f97b">More...</a><br/></td></tr>
<tr class="separator:ga8431208fbc8da1febe63d78706e4f97b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95ab47e5ac1530714d6ed038c0b9cf86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga95ab47e5ac1530714d6ed038c0b9cf86">XHDMIPHY1_RX_INIT_STATUS_REG</a>&#160;&#160;&#160;0x028</td></tr>
<tr class="memdesc:ga95ab47e5ac1530714d6ed038c0b9cf86"><td class="mdescLeft">&#160;</td><td class="mdescRight">Receiver initialization status register.  <a href="group__xhdmiphy1.html#ga95ab47e5ac1530714d6ed038c0b9cf86">More...</a><br/></td></tr>
<tr class="separator:ga95ab47e5ac1530714d6ed038c0b9cf86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf536d663bfec424c540a1cd522c5f5e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf536d663bfec424c540a1cd522c5f5e7">XHDMIPHY1_IBUFDS_GTXX_CTRL_REG</a>&#160;&#160;&#160;0x02C</td></tr>
<tr class="memdesc:gaf536d663bfec424c540a1cd522c5f5e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">IBUFDS GT control register.  <a href="group__xhdmiphy1.html#gaf536d663bfec424c540a1cd522c5f5e7">More...</a><br/></td></tr>
<tr class="separator:gaf536d663bfec424c540a1cd522c5f5e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade53cfc74a69cfea64dc463bbda2f3bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gade53cfc74a69cfea64dc463bbda2f3bc">XHDMIPHY1_POWERDOWN_CONTROL_REG</a>&#160;&#160;&#160;0x030</td></tr>
<tr class="memdesc:gade53cfc74a69cfea64dc463bbda2f3bc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power down control register.  <a href="group__xhdmiphy1.html#gade53cfc74a69cfea64dc463bbda2f3bc">More...</a><br/></td></tr>
<tr class="separator:gade53cfc74a69cfea64dc463bbda2f3bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc2648e5738c6f8cd68a7b54b4ce8c6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gafc2648e5738c6f8cd68a7b54b4ce8c6b">XHDMIPHY1_LOOPBACK_CONTROL_REG</a>&#160;&#160;&#160;0x038</td></tr>
<tr class="memdesc:gafc2648e5738c6f8cd68a7b54b4ce8c6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loopback control register.  <a href="group__xhdmiphy1.html#gafc2648e5738c6f8cd68a7b54b4ce8c6b">More...</a><br/></td></tr>
<tr class="separator:gafc2648e5738c6f8cd68a7b54b4ce8c6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HDMIPHY core registers: Dynamic reconfiguration port (DRP) registers.</div></td></tr>
<tr class="memitem:gacadd55613dcc2705f4cedef2337c63d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gacadd55613dcc2705f4cedef2337c63d0">XHDMIPHY1_DRP_CONTROL_CH1_REG</a>&#160;&#160;&#160;0x040</td></tr>
<tr class="memdesc:gacadd55613dcc2705f4cedef2337c63d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control register for channel 1 (0x040)  <a href="group__xhdmiphy1.html#gacadd55613dcc2705f4cedef2337c63d0">More...</a><br/></td></tr>
<tr class="separator:gacadd55613dcc2705f4cedef2337c63d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a2d0637e62c0a6fddaa360d7081f9e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6a2d0637e62c0a6fddaa360d7081f9e5">XHDMIPHY1_DRP_CONTROL_CH2_REG</a>&#160;&#160;&#160;0x044</td></tr>
<tr class="memdesc:ga6a2d0637e62c0a6fddaa360d7081f9e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control register for channel 2 (0x044)  <a href="group__xhdmiphy1.html#ga6a2d0637e62c0a6fddaa360d7081f9e5">More...</a><br/></td></tr>
<tr class="separator:ga6a2d0637e62c0a6fddaa360d7081f9e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0f4e636dce4bf28daded3d723f88a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gafd0f4e636dce4bf28daded3d723f88a7">XHDMIPHY1_DRP_CONTROL_CH3_REG</a>&#160;&#160;&#160;0x048</td></tr>
<tr class="memdesc:gafd0f4e636dce4bf28daded3d723f88a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control register for channel 3 (0x048)  <a href="group__xhdmiphy1.html#gafd0f4e636dce4bf28daded3d723f88a7">More...</a><br/></td></tr>
<tr class="separator:gafd0f4e636dce4bf28daded3d723f88a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b4513b035a74ccda69754ddbf611886"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga4b4513b035a74ccda69754ddbf611886">XHDMIPHY1_DRP_CONTROL_CH4_REG</a>&#160;&#160;&#160;0x04C</td></tr>
<tr class="memdesc:ga4b4513b035a74ccda69754ddbf611886"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control register for channel 4 (0x04C)  <a href="group__xhdmiphy1.html#ga4b4513b035a74ccda69754ddbf611886">More...</a><br/></td></tr>
<tr class="separator:ga4b4513b035a74ccda69754ddbf611886"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab964671e5ea1ed07bdb63551bfa6d770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab964671e5ea1ed07bdb63551bfa6d770">XHDMIPHY1_DRP_STATUS_CH1_REG</a>&#160;&#160;&#160;0x050</td></tr>
<tr class="memdesc:gab964671e5ea1ed07bdb63551bfa6d770"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status register for channel 1 (0x050)  <a href="group__xhdmiphy1.html#gab964671e5ea1ed07bdb63551bfa6d770">More...</a><br/></td></tr>
<tr class="separator:gab964671e5ea1ed07bdb63551bfa6d770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf246b9393c8092e6b5a4e132f167e9cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf246b9393c8092e6b5a4e132f167e9cd">XHDMIPHY1_DRP_STATUS_CH2_REG</a>&#160;&#160;&#160;0x054</td></tr>
<tr class="memdesc:gaf246b9393c8092e6b5a4e132f167e9cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status register for channel 2 (0x054)  <a href="group__xhdmiphy1.html#gaf246b9393c8092e6b5a4e132f167e9cd">More...</a><br/></td></tr>
<tr class="separator:gaf246b9393c8092e6b5a4e132f167e9cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaadd719910c3a96028c5805b60dc8aea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaadd719910c3a96028c5805b60dc8aea9">XHDMIPHY1_DRP_STATUS_CH3_REG</a>&#160;&#160;&#160;0x058</td></tr>
<tr class="memdesc:gaadd719910c3a96028c5805b60dc8aea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status register for channel 3 (0x058)  <a href="group__xhdmiphy1.html#gaadd719910c3a96028c5805b60dc8aea9">More...</a><br/></td></tr>
<tr class="separator:gaadd719910c3a96028c5805b60dc8aea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83eb1458de28e3c6a4791523748c2d96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga83eb1458de28e3c6a4791523748c2d96">XHDMIPHY1_DRP_STATUS_CH4_REG</a>&#160;&#160;&#160;0x05C</td></tr>
<tr class="memdesc:ga83eb1458de28e3c6a4791523748c2d96"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status register for channel 4 (0x05C)  <a href="group__xhdmiphy1.html#ga83eb1458de28e3c6a4791523748c2d96">More...</a><br/></td></tr>
<tr class="separator:ga83eb1458de28e3c6a4791523748c2d96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500ff1afc511575d681882ce14c9e730"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga500ff1afc511575d681882ce14c9e730">XHDMIPHY1_DRP_CONTROL_COMMON_REG</a>&#160;&#160;&#160;0x060</td></tr>
<tr class="memdesc:ga500ff1afc511575d681882ce14c9e730"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control register for common (0x060)  <a href="group__xhdmiphy1.html#ga500ff1afc511575d681882ce14c9e730">More...</a><br/></td></tr>
<tr class="separator:ga500ff1afc511575d681882ce14c9e730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2bfa8ffbe17ea7b61331c3b242c777d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac2bfa8ffbe17ea7b61331c3b242c777d">XHDMIPHY1_DRP_STATUS_COMMON_REG</a>&#160;&#160;&#160;0x064</td></tr>
<tr class="memdesc:gac2bfa8ffbe17ea7b61331c3b242c777d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status register for common (0x064)  <a href="group__xhdmiphy1.html#gac2bfa8ffbe17ea7b61331c3b242c777d">More...</a><br/></td></tr>
<tr class="separator:gac2bfa8ffbe17ea7b61331c3b242c777d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b023fdb9b658c88fb0e5626b529b627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga4b023fdb9b658c88fb0e5626b529b627">XHDMIPHY1_DRP_CONTROL_TXMMCM_REG</a>&#160;&#160;&#160;0x124</td></tr>
<tr class="memdesc:ga4b023fdb9b658c88fb0e5626b529b627"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control register for TX MMCM (0x124)  <a href="group__xhdmiphy1.html#ga4b023fdb9b658c88fb0e5626b529b627">More...</a><br/></td></tr>
<tr class="separator:ga4b023fdb9b658c88fb0e5626b529b627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b37ddebf656d0691814822f1515ca7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6b37ddebf656d0691814822f1515ca7c">XHDMIPHY1_DRP_STATUS_TXMMCM_REG</a>&#160;&#160;&#160;0x128</td></tr>
<tr class="memdesc:ga6b37ddebf656d0691814822f1515ca7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status register for TX MMCM (0x128)  <a href="group__xhdmiphy1.html#ga6b37ddebf656d0691814822f1515ca7c">More...</a><br/></td></tr>
<tr class="separator:ga6b37ddebf656d0691814822f1515ca7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09155620fcb5f23a66e739b9fec928b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga09155620fcb5f23a66e739b9fec928b0">XHDMIPHY1_DRP_CONTROL_RXMMCM_REG</a>&#160;&#160;&#160;0x144</td></tr>
<tr class="memdesc:ga09155620fcb5f23a66e739b9fec928b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control register for RX MMCM (0x144)  <a href="group__xhdmiphy1.html#ga09155620fcb5f23a66e739b9fec928b0">More...</a><br/></td></tr>
<tr class="separator:ga09155620fcb5f23a66e739b9fec928b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad507d00200c3e55fe41c0d4ff85925f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad507d00200c3e55fe41c0d4ff85925f7">XHDMIPHY1_DRP_STATUS_RXMMCM_REG</a>&#160;&#160;&#160;0x148</td></tr>
<tr class="memdesc:gad507d00200c3e55fe41c0d4ff85925f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status register for RX MMCM (0x148)  <a href="group__xhdmiphy1.html#gad507d00200c3e55fe41c0d4ff85925f7">More...</a><br/></td></tr>
<tr class="separator:gad507d00200c3e55fe41c0d4ff85925f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HDMIPHY core registers: CPLL Calibration registers.</div></td></tr>
<tr class="memitem:ga5e63115719a037fe2e3143d79846756f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5e63115719a037fe2e3143d79846756f">XHDMIPHY1_CPLL_CAL_PERIOD_REG</a>&#160;&#160;&#160;0x068</td></tr>
<tr class="memdesc:ga5e63115719a037fe2e3143d79846756f"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL calibration period register (0x068)  <a href="group__xhdmiphy1.html#ga5e63115719a037fe2e3143d79846756f">More...</a><br/></td></tr>
<tr class="separator:ga5e63115719a037fe2e3143d79846756f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba2eac3c7b7f3bd75427f34e16d9d7bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaba2eac3c7b7f3bd75427f34e16d9d7bd">XHDMIPHY1_CPLL_CAL_TOL_REG</a>&#160;&#160;&#160;0x06C</td></tr>
<tr class="memdesc:gaba2eac3c7b7f3bd75427f34e16d9d7bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL calibration tolerance register (0x06C)  <a href="group__xhdmiphy1.html#gaba2eac3c7b7f3bd75427f34e16d9d7bd">More...</a><br/></td></tr>
<tr class="separator:gaba2eac3c7b7f3bd75427f34e16d9d7bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HDMIPHY core registers: GT Debug INTF registers.</div></td></tr>
<tr class="memitem:ga8866b52204638892e9de96cfd542e7e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8866b52204638892e9de96cfd542e7e9">XHDMIPHY1_GT_DBG_GPI_REG</a>&#160;&#160;&#160;0x068</td></tr>
<tr class="memdesc:ga8866b52204638892e9de96cfd542e7e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT debug GPI register (0x068)  <a href="group__xhdmiphy1.html#ga8866b52204638892e9de96cfd542e7e9">More...</a><br/></td></tr>
<tr class="separator:ga8866b52204638892e9de96cfd542e7e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e5f4d4f09f0b6889bdc9ecd7ebcd963"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5e5f4d4f09f0b6889bdc9ecd7ebcd963">XHDMIPHY1_GT_DBG_GPO_REG</a>&#160;&#160;&#160;0x06C</td></tr>
<tr class="memdesc:ga5e5f4d4f09f0b6889bdc9ecd7ebcd963"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT debug GPO register (0x06C)  <a href="group__xhdmiphy1.html#ga5e5f4d4f09f0b6889bdc9ecd7ebcd963">More...</a><br/></td></tr>
<tr class="separator:ga5e5f4d4f09f0b6889bdc9ecd7ebcd963"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HDMIPHY core registers: Transmitter function registers.</div></td></tr>
<tr class="memitem:gad6c225d9f93ec0ae4125fafdf6ad4d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad6c225d9f93ec0ae4125fafdf6ad4d3e">XHDMIPHY1_TX_CONTROL_REG</a>&#160;&#160;&#160;0x070</td></tr>
<tr class="memdesc:gad6c225d9f93ec0ae4125fafdf6ad4d3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX control register (0x070)  <a href="group__xhdmiphy1.html#gad6c225d9f93ec0ae4125fafdf6ad4d3e">More...</a><br/></td></tr>
<tr class="separator:gad6c225d9f93ec0ae4125fafdf6ad4d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01271084cda22defb751c11fc7b9fbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf01271084cda22defb751c11fc7b9fbb">XHDMIPHY1_TX_BUFFER_BYPASS_REG</a>&#160;&#160;&#160;0x074</td></tr>
<tr class="memdesc:gaf01271084cda22defb751c11fc7b9fbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX buffer bypass register (0x074)  <a href="group__xhdmiphy1.html#gaf01271084cda22defb751c11fc7b9fbb">More...</a><br/></td></tr>
<tr class="separator:gaf01271084cda22defb751c11fc7b9fbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52a71c2cae90ae6a2cc5fcdba3b0efa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab52a71c2cae90ae6a2cc5fcdba3b0efa">XHDMIPHY1_TX_STATUS_REG</a>&#160;&#160;&#160;0x078</td></tr>
<tr class="memdesc:gab52a71c2cae90ae6a2cc5fcdba3b0efa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX status register (0x078)  <a href="group__xhdmiphy1.html#gab52a71c2cae90ae6a2cc5fcdba3b0efa">More...</a><br/></td></tr>
<tr class="separator:gab52a71c2cae90ae6a2cc5fcdba3b0efa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga230158ee5c10304029c24c8ffb0928c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga230158ee5c10304029c24c8ffb0928c0">XHDMIPHY1_TX_DRIVER_CH12_REG</a>&#160;&#160;&#160;0x07C</td></tr>
<tr class="memdesc:ga230158ee5c10304029c24c8ffb0928c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX driver register for channels 1 and 2 (0x07C)  <a href="group__xhdmiphy1.html#ga230158ee5c10304029c24c8ffb0928c0">More...</a><br/></td></tr>
<tr class="separator:ga230158ee5c10304029c24c8ffb0928c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c3e4b15d8cf85eb2ecb6a02cb3c25ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8c3e4b15d8cf85eb2ecb6a02cb3c25ae">XHDMIPHY1_TX_DRIVER_CH34_REG</a>&#160;&#160;&#160;0x080</td></tr>
<tr class="memdesc:ga8c3e4b15d8cf85eb2ecb6a02cb3c25ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX driver register for channels 3 and 4 (0x080)  <a href="group__xhdmiphy1.html#ga8c3e4b15d8cf85eb2ecb6a02cb3c25ae">More...</a><br/></td></tr>
<tr class="separator:ga8c3e4b15d8cf85eb2ecb6a02cb3c25ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga145842795771ce41872fd82b1a2794fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga145842795771ce41872fd82b1a2794fb">XHDMIPHY1_TX_DRIVER_EXT_REG</a>&#160;&#160;&#160;0x084</td></tr>
<tr class="memdesc:ga145842795771ce41872fd82b1a2794fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX driver extended register (0x084)  <a href="group__xhdmiphy1.html#ga145842795771ce41872fd82b1a2794fb">More...</a><br/></td></tr>
<tr class="separator:ga145842795771ce41872fd82b1a2794fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95b752fe183937a90736cc398e0a7b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga95b752fe183937a90736cc398e0a7b08">XHDMIPHY1_TX_RATE_CH12_REG</a>&#160;&#160;&#160;0x08C</td></tr>
<tr class="memdesc:ga95b752fe183937a90736cc398e0a7b08"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX rate register for channels 1 and 2 (0x08C)  <a href="group__xhdmiphy1.html#ga95b752fe183937a90736cc398e0a7b08">More...</a><br/></td></tr>
<tr class="separator:ga95b752fe183937a90736cc398e0a7b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfe7e880d9e1ebb1ab42cb9127550649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gacfe7e880d9e1ebb1ab42cb9127550649">XHDMIPHY1_TX_RATE_CH34_REG</a>&#160;&#160;&#160;0x090</td></tr>
<tr class="memdesc:gacfe7e880d9e1ebb1ab42cb9127550649"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX rate register for channels 3 and 4 (0x090)  <a href="group__xhdmiphy1.html#gacfe7e880d9e1ebb1ab42cb9127550649">More...</a><br/></td></tr>
<tr class="separator:gacfe7e880d9e1ebb1ab42cb9127550649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HDMIPHY core registers: Receiver function registers.</div></td></tr>
<tr class="memitem:gac9ff872959b7000db70e669ccdf2009f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac9ff872959b7000db70e669ccdf2009f">XHDMIPHY1_RX_RATE_CH12_REG</a>&#160;&#160;&#160;0x98</td></tr>
<tr class="memdesc:gac9ff872959b7000db70e669ccdf2009f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX rate register for channels 1 and 2 (0x98)  <a href="group__xhdmiphy1.html#gac9ff872959b7000db70e669ccdf2009f">More...</a><br/></td></tr>
<tr class="separator:gac9ff872959b7000db70e669ccdf2009f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb49d80008e67436fc7db477082fc76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaafb49d80008e67436fc7db477082fc76">XHDMIPHY1_RX_RATE_CH34_REG</a>&#160;&#160;&#160;0x9C</td></tr>
<tr class="memdesc:gaafb49d80008e67436fc7db477082fc76"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX rate register for channels 3 and 4 (0x9C)  <a href="group__xhdmiphy1.html#gaafb49d80008e67436fc7db477082fc76">More...</a><br/></td></tr>
<tr class="separator:gaafb49d80008e67436fc7db477082fc76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a165c996e4af1e8edb2fb02ef3f04c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga49a165c996e4af1e8edb2fb02ef3f04c">XHDMIPHY1_RX_CONTROL_REG</a>&#160;&#160;&#160;0x100</td></tr>
<tr class="memdesc:ga49a165c996e4af1e8edb2fb02ef3f04c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX control register (0x100)  <a href="group__xhdmiphy1.html#ga49a165c996e4af1e8edb2fb02ef3f04c">More...</a><br/></td></tr>
<tr class="separator:ga49a165c996e4af1e8edb2fb02ef3f04c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d1ad2d74bd244fdd0280aff1f5de437"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5d1ad2d74bd244fdd0280aff1f5de437">XHDMIPHY1_RX_STATUS_REG</a>&#160;&#160;&#160;0x104</td></tr>
<tr class="memdesc:ga5d1ad2d74bd244fdd0280aff1f5de437"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX status register (0x104)  <a href="group__xhdmiphy1.html#ga5d1ad2d74bd244fdd0280aff1f5de437">More...</a><br/></td></tr>
<tr class="separator:ga5d1ad2d74bd244fdd0280aff1f5de437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d21a6f0f06184d21cc0c5af81f03474"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6d21a6f0f06184d21cc0c5af81f03474">XHDMIPHY1_RX_EQ_CDR_REG</a>&#160;&#160;&#160;0x108</td></tr>
<tr class="memdesc:ga6d21a6f0f06184d21cc0c5af81f03474"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX equalization and CDR register (0x108)  <a href="group__xhdmiphy1.html#ga6d21a6f0f06184d21cc0c5af81f03474">More...</a><br/></td></tr>
<tr class="separator:ga6d21a6f0f06184d21cc0c5af81f03474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa7edcca91c34b2762d0c94e302fe0ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaaa7edcca91c34b2762d0c94e302fe0ec">XHDMIPHY1_RX_TDLOCK_REG</a>&#160;&#160;&#160;0x10C</td></tr>
<tr class="memdesc:gaaa7edcca91c34b2762d0c94e302fe0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX TDLOCK register (0x10C)  <a href="group__xhdmiphy1.html#gaaa7edcca91c34b2762d0c94e302fe0ec">More...</a><br/></td></tr>
<tr class="separator:gaaa7edcca91c34b2762d0c94e302fe0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HDMIPHY core registers: Interrupt registers.</div></td></tr>
<tr class="memitem:gae4aa20631a8c69d8b3ecb80c4c0d4795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae4aa20631a8c69d8b3ecb80c4c0d4795">XHDMIPHY1_INTR_EN_REG</a>&#160;&#160;&#160;0x110</td></tr>
<tr class="memdesc:gae4aa20631a8c69d8b3ecb80c4c0d4795"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt enable register (0x110)  <a href="group__xhdmiphy1.html#gae4aa20631a8c69d8b3ecb80c4c0d4795">More...</a><br/></td></tr>
<tr class="separator:gae4aa20631a8c69d8b3ecb80c4c0d4795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa8c3ab73bcd2e2531ecbb5288f086bce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaa8c3ab73bcd2e2531ecbb5288f086bce">XHDMIPHY1_INTR_DIS_REG</a>&#160;&#160;&#160;0x114</td></tr>
<tr class="memdesc:gaa8c3ab73bcd2e2531ecbb5288f086bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt disable register (0x114)  <a href="group__xhdmiphy1.html#gaa8c3ab73bcd2e2531ecbb5288f086bce">More...</a><br/></td></tr>
<tr class="separator:gaa8c3ab73bcd2e2531ecbb5288f086bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2190f9bf7a354fd704764c1e51e5f5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf2190f9bf7a354fd704764c1e51e5f5f">XHDMIPHY1_INTR_MASK_REG</a>&#160;&#160;&#160;0x118</td></tr>
<tr class="memdesc:gaf2190f9bf7a354fd704764c1e51e5f5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mask register (0x118)  <a href="group__xhdmiphy1.html#gaf2190f9bf7a354fd704764c1e51e5f5f">More...</a><br/></td></tr>
<tr class="separator:gaf2190f9bf7a354fd704764c1e51e5f5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb72bd1b601d75e927cf5d15740fb142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaeb72bd1b601d75e927cf5d15740fb142">XHDMIPHY1_INTR_STS_REG</a>&#160;&#160;&#160;0x11C</td></tr>
<tr class="memdesc:gaeb72bd1b601d75e927cf5d15740fb142"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt status register (0x11C)  <a href="group__xhdmiphy1.html#gaeb72bd1b601d75e927cf5d15740fb142">More...</a><br/></td></tr>
<tr class="separator:gaeb72bd1b601d75e927cf5d15740fb142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">User clocking registers: MMCM and BUFGGT registers.</div></td></tr>
<tr class="memitem:ga8cccc2f102905c26d8e36d7cf2707c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8cccc2f102905c26d8e36d7cf2707c50">XHDMIPHY1_MMCM_TXUSRCLK_CTRL_REG</a>&#160;&#160;&#160;0x0120</td></tr>
<tr class="memdesc:ga8cccc2f102905c26d8e36d7cf2707c50"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM TX user clock control register (0x0120)  <a href="group__xhdmiphy1.html#ga8cccc2f102905c26d8e36d7cf2707c50">More...</a><br/></td></tr>
<tr class="separator:ga8cccc2f102905c26d8e36d7cf2707c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c46bcd0e312c3f591af44ffdad0f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga65c46bcd0e312c3f591af44ffdad0f06">XHDMIPHY1_MMCM_TXUSRCLK_REG1</a>&#160;&#160;&#160;0x0124</td></tr>
<tr class="memdesc:ga65c46bcd0e312c3f591af44ffdad0f06"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM TX user clock register 1 (0x0124)  <a href="group__xhdmiphy1.html#ga65c46bcd0e312c3f591af44ffdad0f06">More...</a><br/></td></tr>
<tr class="separator:ga65c46bcd0e312c3f591af44ffdad0f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a6dffb4672b8cc3bdc4ce32e5f832a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga7a6dffb4672b8cc3bdc4ce32e5f832a3">XHDMIPHY1_MMCM_TXUSRCLK_REG2</a>&#160;&#160;&#160;0x0128</td></tr>
<tr class="memdesc:ga7a6dffb4672b8cc3bdc4ce32e5f832a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM TX user clock register 2 (0x0128)  <a href="group__xhdmiphy1.html#ga7a6dffb4672b8cc3bdc4ce32e5f832a3">More...</a><br/></td></tr>
<tr class="separator:ga7a6dffb4672b8cc3bdc4ce32e5f832a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d941ca925be3c2f3fac9943f026bb2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0d941ca925be3c2f3fac9943f026bb2b">XHDMIPHY1_MMCM_TXUSRCLK_REG3</a>&#160;&#160;&#160;0x012C</td></tr>
<tr class="memdesc:ga0d941ca925be3c2f3fac9943f026bb2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM TX user clock register 3 (0x012C)  <a href="group__xhdmiphy1.html#ga0d941ca925be3c2f3fac9943f026bb2b">More...</a><br/></td></tr>
<tr class="separator:ga0d941ca925be3c2f3fac9943f026bb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f25e6a2580e6c92e602e9f786c9385"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga34f25e6a2580e6c92e602e9f786c9385">XHDMIPHY1_MMCM_TXUSRCLK_REG4</a>&#160;&#160;&#160;0x0130</td></tr>
<tr class="memdesc:ga34f25e6a2580e6c92e602e9f786c9385"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM TX user clock register 4 (0x0130)  <a href="group__xhdmiphy1.html#ga34f25e6a2580e6c92e602e9f786c9385">More...</a><br/></td></tr>
<tr class="separator:ga34f25e6a2580e6c92e602e9f786c9385"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33716dbf5e2ef2d91117032abbc90881"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga33716dbf5e2ef2d91117032abbc90881">XHDMIPHY1_BUFGGT_TXUSRCLK_REG</a>&#160;&#160;&#160;0x0134</td></tr>
<tr class="memdesc:ga33716dbf5e2ef2d91117032abbc90881"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUFGGT TX user clock register (0x0134)  <a href="group__xhdmiphy1.html#ga33716dbf5e2ef2d91117032abbc90881">More...</a><br/></td></tr>
<tr class="separator:ga33716dbf5e2ef2d91117032abbc90881"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59cd7bf78218bacca6e83431dd559c49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga59cd7bf78218bacca6e83431dd559c49">XHDMIPHY1_MISC_TXUSRCLK_REG</a>&#160;&#160;&#160;0x0138</td></tr>
<tr class="memdesc:ga59cd7bf78218bacca6e83431dd559c49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous TX user clock register (0x0138)  <a href="group__xhdmiphy1.html#ga59cd7bf78218bacca6e83431dd559c49">More...</a><br/></td></tr>
<tr class="separator:ga59cd7bf78218bacca6e83431dd559c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab5b2fb048a569ab6fd86c2ed7ab902f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab5b2fb048a569ab6fd86c2ed7ab902f7">XHDMIPHY1_MMCM_RXUSRCLK_CTRL_REG</a>&#160;&#160;&#160;0x0140</td></tr>
<tr class="memdesc:gab5b2fb048a569ab6fd86c2ed7ab902f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM RX user clock control register (0x0140)  <a href="group__xhdmiphy1.html#gab5b2fb048a569ab6fd86c2ed7ab902f7">More...</a><br/></td></tr>
<tr class="separator:gab5b2fb048a569ab6fd86c2ed7ab902f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cf1e570df99724c42d342a5d14ed51a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga1cf1e570df99724c42d342a5d14ed51a">XHDMIPHY1_MMCM_RXUSRCLK_REG1</a>&#160;&#160;&#160;0x0144</td></tr>
<tr class="memdesc:ga1cf1e570df99724c42d342a5d14ed51a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM RX user clock register 1 (0x0144)  <a href="group__xhdmiphy1.html#ga1cf1e570df99724c42d342a5d14ed51a">More...</a><br/></td></tr>
<tr class="separator:ga1cf1e570df99724c42d342a5d14ed51a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6c1d544e9ac2885c338a096b07a3f1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac6c1d544e9ac2885c338a096b07a3f1a">XHDMIPHY1_MMCM_RXUSRCLK_REG2</a>&#160;&#160;&#160;0x0148</td></tr>
<tr class="memdesc:gac6c1d544e9ac2885c338a096b07a3f1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM RX user clock register 2 (0x0148)  <a href="group__xhdmiphy1.html#gac6c1d544e9ac2885c338a096b07a3f1a">More...</a><br/></td></tr>
<tr class="separator:gac6c1d544e9ac2885c338a096b07a3f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabd6bf37aa32474f4a4517cd18bb5053"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaabd6bf37aa32474f4a4517cd18bb5053">XHDMIPHY1_MMCM_RXUSRCLK_REG3</a>&#160;&#160;&#160;0x014C</td></tr>
<tr class="memdesc:gaabd6bf37aa32474f4a4517cd18bb5053"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM RX user clock register 3 (0x014C)  <a href="group__xhdmiphy1.html#gaabd6bf37aa32474f4a4517cd18bb5053">More...</a><br/></td></tr>
<tr class="separator:gaabd6bf37aa32474f4a4517cd18bb5053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ce98dd292e09084c773853348f13147"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5ce98dd292e09084c773853348f13147">XHDMIPHY1_MMCM_RXUSRCLK_REG4</a>&#160;&#160;&#160;0x0150</td></tr>
<tr class="memdesc:ga5ce98dd292e09084c773853348f13147"><td class="mdescLeft">&#160;</td><td class="mdescRight">MMCM RX user clock register 4 (0x0150)  <a href="group__xhdmiphy1.html#ga5ce98dd292e09084c773853348f13147">More...</a><br/></td></tr>
<tr class="separator:ga5ce98dd292e09084c773853348f13147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0702e181d6f4ce285e691d4435fe7af1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0702e181d6f4ce285e691d4435fe7af1">XHDMIPHY1_BUFGGT_RXUSRCLK_REG</a>&#160;&#160;&#160;0x0154</td></tr>
<tr class="memdesc:ga0702e181d6f4ce285e691d4435fe7af1"><td class="mdescLeft">&#160;</td><td class="mdescRight">BUFGGT RX user clock register (0x0154)  <a href="group__xhdmiphy1.html#ga0702e181d6f4ce285e691d4435fe7af1">More...</a><br/></td></tr>
<tr class="separator:ga0702e181d6f4ce285e691d4435fe7af1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68c6da04dc8401ee0e1325d211964192"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga68c6da04dc8401ee0e1325d211964192">XHDMIPHY1_MISC_RXUSRCLK_REG</a>&#160;&#160;&#160;0x0158</td></tr>
<tr class="memdesc:ga68c6da04dc8401ee0e1325d211964192"><td class="mdescLeft">&#160;</td><td class="mdescRight">Miscellaneous RX user clock register (0x0158)  <a href="group__xhdmiphy1.html#ga68c6da04dc8401ee0e1325d211964192">More...</a><br/></td></tr>
<tr class="separator:ga68c6da04dc8401ee0e1325d211964192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Clock detector (HDMI) registers.</div></td></tr>
<tr class="memitem:ga0d72d4d9fc755d4dcd5df403ea0a0806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0d72d4d9fc755d4dcd5df403ea0a0806">XHDMIPHY1_CLKDET_CTRL_REG</a>&#160;&#160;&#160;0x0200</td></tr>
<tr class="memdesc:ga0d72d4d9fc755d4dcd5df403ea0a0806"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector control register (0x0200)  <a href="group__xhdmiphy1.html#ga0d72d4d9fc755d4dcd5df403ea0a0806">More...</a><br/></td></tr>
<tr class="separator:ga0d72d4d9fc755d4dcd5df403ea0a0806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0028bfef0c23d3f437c2da9ddb0089f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0028bfef0c23d3f437c2da9ddb0089f7">XHDMIPHY1_CLKDET_STAT_REG</a>&#160;&#160;&#160;0x0204</td></tr>
<tr class="memdesc:ga0028bfef0c23d3f437c2da9ddb0089f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector status register (0x0204)  <a href="group__xhdmiphy1.html#ga0028bfef0c23d3f437c2da9ddb0089f7">More...</a><br/></td></tr>
<tr class="separator:ga0028bfef0c23d3f437c2da9ddb0089f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f12eb09e7c2dddd3430b30650821379"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5f12eb09e7c2dddd3430b30650821379">XHDMIPHY1_CLKDET_FREQ_TMR_TO_REG</a>&#160;&#160;&#160;0x0208</td></tr>
<tr class="memdesc:ga5f12eb09e7c2dddd3430b30650821379"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector frequency timer timeout register (0x0208)  <a href="group__xhdmiphy1.html#ga5f12eb09e7c2dddd3430b30650821379">More...</a><br/></td></tr>
<tr class="separator:ga5f12eb09e7c2dddd3430b30650821379"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8b886ceefdd973e7c707c7132314327"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf8b886ceefdd973e7c707c7132314327">XHDMIPHY1_CLKDET_FREQ_TX_REG</a>&#160;&#160;&#160;0x020C</td></tr>
<tr class="memdesc:gaf8b886ceefdd973e7c707c7132314327"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector TX frequency register (0x020C)  <a href="group__xhdmiphy1.html#gaf8b886ceefdd973e7c707c7132314327">More...</a><br/></td></tr>
<tr class="separator:gaf8b886ceefdd973e7c707c7132314327"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1df70ec80e2f432df609f814ac3c046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab1df70ec80e2f432df609f814ac3c046">XHDMIPHY1_CLKDET_FREQ_RX_REG</a>&#160;&#160;&#160;0x0210</td></tr>
<tr class="memdesc:gab1df70ec80e2f432df609f814ac3c046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector RX frequency register (0x0210)  <a href="group__xhdmiphy1.html#gab1df70ec80e2f432df609f814ac3c046">More...</a><br/></td></tr>
<tr class="separator:gab1df70ec80e2f432df609f814ac3c046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1f632f575bbe36c94e280676c2024d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8a1f632f575bbe36c94e280676c2024d">XHDMIPHY1_CLKDET_TMR_TX_REG</a>&#160;&#160;&#160;0x0214</td></tr>
<tr class="memdesc:ga8a1f632f575bbe36c94e280676c2024d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector TX timer register (0x0214)  <a href="group__xhdmiphy1.html#ga8a1f632f575bbe36c94e280676c2024d">More...</a><br/></td></tr>
<tr class="separator:ga8a1f632f575bbe36c94e280676c2024d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga684640fa42d4d5e137883cb91bb567a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga684640fa42d4d5e137883cb91bb567a7">XHDMIPHY1_CLKDET_TMR_RX_REG</a>&#160;&#160;&#160;0x0218</td></tr>
<tr class="memdesc:ga684640fa42d4d5e137883cb91bb567a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector RX timer register (0x0218)  <a href="group__xhdmiphy1.html#ga684640fa42d4d5e137883cb91bb567a7">More...</a><br/></td></tr>
<tr class="separator:ga684640fa42d4d5e137883cb91bb567a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga695bdc00a7c38302149b30d9accea84e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga695bdc00a7c38302149b30d9accea84e">XHDMIPHY1_CLKDET_FREQ_DRU_REG</a>&#160;&#160;&#160;0x021C</td></tr>
<tr class="memdesc:ga695bdc00a7c38302149b30d9accea84e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector DRU frequency register (0x021C)  <a href="group__xhdmiphy1.html#ga695bdc00a7c38302149b30d9accea84e">More...</a><br/></td></tr>
<tr class="separator:ga695bdc00a7c38302149b30d9accea84e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3436740b223f2968397483c843eca60"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab3436740b223f2968397483c843eca60">XHDMIPHY1_CLKDET_FREQ_TX_FRL_REG</a>&#160;&#160;&#160;0x0230</td></tr>
<tr class="memdesc:gab3436740b223f2968397483c843eca60"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector TX FRL frequency register (0x0230)  <a href="group__xhdmiphy1.html#gab3436740b223f2968397483c843eca60">More...</a><br/></td></tr>
<tr class="separator:gab3436740b223f2968397483c843eca60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21f000d368199ba4ab87876d0aaabe96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga21f000d368199ba4ab87876d0aaabe96">XHDMIPHY1_CLKDET_FREQ_RX_FRL_REG</a>&#160;&#160;&#160;0x0234</td></tr>
<tr class="memdesc:ga21f000d368199ba4ab87876d0aaabe96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detector RX FRL frequency register (0x0234)  <a href="group__xhdmiphy1.html#ga21f000d368199ba4ab87876d0aaabe96">More...</a><br/></td></tr>
<tr class="separator:ga21f000d368199ba4ab87876d0aaabe96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Data recovery unit registers (HDMI).</div></td></tr>
<tr class="memitem:gae5672003ffb4bf9dc8480ca586b60c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae5672003ffb4bf9dc8480ca586b60c51">XHDMIPHY1_DRU_CTRL_REG</a>&#160;&#160;&#160;0x0300</td></tr>
<tr class="memdesc:gae5672003ffb4bf9dc8480ca586b60c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU control register (0x0300)  <a href="group__xhdmiphy1.html#gae5672003ffb4bf9dc8480ca586b60c51">More...</a><br/></td></tr>
<tr class="separator:gae5672003ffb4bf9dc8480ca586b60c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01f10f1954b15bc4801769675627b565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga01f10f1954b15bc4801769675627b565">XHDMIPHY1_DRU_STAT_REG</a>&#160;&#160;&#160;0x0304</td></tr>
<tr class="memdesc:ga01f10f1954b15bc4801769675627b565"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU status register (0x0304)  <a href="group__xhdmiphy1.html#ga01f10f1954b15bc4801769675627b565">More...</a><br/></td></tr>
<tr class="separator:ga01f10f1954b15bc4801769675627b565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e9e6c25a31a9f772d21af064bd90baa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6e9e6c25a31a9f772d21af064bd90baa">XHDMIPHY1_DRU_CFREQ_L_REG</a>(Ch)&#160;&#160;&#160;(0x0308 + (12 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga6e9e6c25a31a9f772d21af064bd90baa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU Center Frequency Lower register address calculation.  <a href="group__xhdmiphy1.html#ga6e9e6c25a31a9f772d21af064bd90baa">More...</a><br/></td></tr>
<tr class="separator:ga6e9e6c25a31a9f772d21af064bd90baa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46d3e80a3819d0823a4c79bbf3a17512"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga46d3e80a3819d0823a4c79bbf3a17512">XHDMIPHY1_DRU_CFREQ_H_REG</a>(Ch)&#160;&#160;&#160;(0x030C + (12 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga46d3e80a3819d0823a4c79bbf3a17512"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU Center Frequency Higher register address calculation.  <a href="group__xhdmiphy1.html#ga46d3e80a3819d0823a4c79bbf3a17512">More...</a><br/></td></tr>
<tr class="separator:ga46d3e80a3819d0823a4c79bbf3a17512"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1741c886e49505cd3247c680ca7be55a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga1741c886e49505cd3247c680ca7be55a">XHDMIPHY1_DRU_GAIN_REG</a>(Ch)&#160;&#160;&#160;(0x0310 + (12 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga1741c886e49505cd3247c680ca7be55a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRU Gain register address calculation.  <a href="group__xhdmiphy1.html#ga1741c886e49505cd3247c680ca7be55a">More...</a><br/></td></tr>
<tr class="separator:ga1741c886e49505cd3247c680ca7be55a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TMDS Clock Pattern Generator registers (HDMI).</div></td></tr>
<tr class="memitem:gad0bf22209591a3a951f497c2b1890d5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad0bf22209591a3a951f497c2b1890d5a">XHDMIPHY1_PATGEN_CTRL_REG</a>&#160;&#160;&#160;0x0340</td></tr>
<tr class="memdesc:gad0bf22209591a3a951f497c2b1890d5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PATGEN control register (0x0340)  <a href="group__xhdmiphy1.html#gad0bf22209591a3a951f497c2b1890d5a">More...</a><br/></td></tr>
<tr class="separator:gad0bf22209591a3a951f497c2b1890d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HDMIPHY core masks, shifts, and register values.</div></td></tr>
<tr class="memitem:gab54d4cffc70ebfc28574d58d7965b3c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab54d4cffc70ebfc28574d58d7965b3c2">XHDMIPHY1_VERSION_INTER_REV_MASK</a>&#160;&#160;&#160;0x000000FF</td></tr>
<tr class="memdesc:gab54d4cffc70ebfc28574d58d7965b3c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Internal revision.  <a href="group__xhdmiphy1.html#gab54d4cffc70ebfc28574d58d7965b3c2">More...</a><br/></td></tr>
<tr class="separator:gab54d4cffc70ebfc28574d58d7965b3c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9e55165fdb1fdf467dba14ad5755240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf9e55165fdb1fdf467dba14ad5755240">XHDMIPHY1_VERSION_CORE_PATCH_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="memdesc:gaf9e55165fdb1fdf467dba14ad5755240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core patch details.  <a href="group__xhdmiphy1.html#gaf9e55165fdb1fdf467dba14ad5755240">More...</a><br/></td></tr>
<tr class="separator:gaf9e55165fdb1fdf467dba14ad5755240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab31e816466d00835f4835fecd3513cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab31e816466d00835f4835fecd3513cd0">XHDMIPHY1_VERSION_CORE_PATCH_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gab31e816466d00835f4835fecd3513cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core patch details.  <a href="group__xhdmiphy1.html#gab31e816466d00835f4835fecd3513cd0">More...</a><br/></td></tr>
<tr class="separator:gab31e816466d00835f4835fecd3513cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a16eb39f8a6cb000e6d5fcddbf04b6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3a16eb39f8a6cb000e6d5fcddbf04b6c">XHDMIPHY1_VERSION_CORE_VER_REV_MASK</a>&#160;&#160;&#160;0x0000F000</td></tr>
<tr class="memdesc:ga3a16eb39f8a6cb000e6d5fcddbf04b6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core version revision.  <a href="group__xhdmiphy1.html#ga3a16eb39f8a6cb000e6d5fcddbf04b6c">More...</a><br/></td></tr>
<tr class="separator:ga3a16eb39f8a6cb000e6d5fcddbf04b6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaefd13bfaf8d5cdf97e44d5479fc26c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaefd13bfaf8d5cdf97e44d5479fc26c73">XHDMIPHY1_VERSION_CORE_VER_REV_SHIFT</a>&#160;&#160;&#160;12</td></tr>
<tr class="memdesc:gaefd13bfaf8d5cdf97e44d5479fc26c73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core version revision.  <a href="group__xhdmiphy1.html#gaefd13bfaf8d5cdf97e44d5479fc26c73">More...</a><br/></td></tr>
<tr class="separator:gaefd13bfaf8d5cdf97e44d5479fc26c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ef7479579d49362a655572d14196e12"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga7ef7479579d49362a655572d14196e12">XHDMIPHY1_VERSION_CORE_VER_MNR_MASK</a>&#160;&#160;&#160;0x00FF0000</td></tr>
<tr class="memdesc:ga7ef7479579d49362a655572d14196e12"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core minor version.  <a href="group__xhdmiphy1.html#ga7ef7479579d49362a655572d14196e12">More...</a><br/></td></tr>
<tr class="separator:ga7ef7479579d49362a655572d14196e12"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga045bdbe9f1a6f88f1d320a4b462308de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga045bdbe9f1a6f88f1d320a4b462308de">XHDMIPHY1_VERSION_CORE_VER_MNR_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga045bdbe9f1a6f88f1d320a4b462308de"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core minor version.  <a href="group__xhdmiphy1.html#ga045bdbe9f1a6f88f1d320a4b462308de">More...</a><br/></td></tr>
<tr class="separator:ga045bdbe9f1a6f88f1d320a4b462308de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf133797705643b5175c49aa1351a64f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf133797705643b5175c49aa1351a64f9">XHDMIPHY1_VERSION_CORE_VER_MJR_MASK</a>&#160;&#160;&#160;0xFF000000</td></tr>
<tr class="memdesc:gaf133797705643b5175c49aa1351a64f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Core major version.  <a href="group__xhdmiphy1.html#gaf133797705643b5175c49aa1351a64f9">More...</a><br/></td></tr>
<tr class="separator:gaf133797705643b5175c49aa1351a64f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3739592ccb4d12897a34189b354f0fca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3739592ccb4d12897a34189b354f0fca">XHDMIPHY1_VERSION_CORE_VER_MJR_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga3739592ccb4d12897a34189b354f0fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Shift bits for core major version.  <a href="group__xhdmiphy1.html#ga3739592ccb4d12897a34189b354f0fca">More...</a><br/></td></tr>
<tr class="separator:ga3739592ccb4d12897a34189b354f0fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa9602273316e4b4f4eab5a059531610"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaaa9602273316e4b4f4eab5a059531610">XHDMIPHY1_BANK_SELECT_TX_MASK</a>&#160;&#160;&#160;0x00F</td></tr>
<tr class="memdesc:gaaa9602273316e4b4f4eab5a059531610"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX bank select mask (0x00F)  <a href="group__xhdmiphy1.html#gaaa9602273316e4b4f4eab5a059531610">More...</a><br/></td></tr>
<tr class="separator:gaaa9602273316e4b4f4eab5a059531610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga169a363a3c894069f1809c43ff42c43a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga169a363a3c894069f1809c43ff42c43a">XHDMIPHY1_BANK_SELECT_RX_MASK</a>&#160;&#160;&#160;0xF00</td></tr>
<tr class="memdesc:ga169a363a3c894069f1809c43ff42c43a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX bank select mask (0xF00)  <a href="group__xhdmiphy1.html#ga169a363a3c894069f1809c43ff42c43a">More...</a><br/></td></tr>
<tr class="separator:ga169a363a3c894069f1809c43ff42c43a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9eac0cc4ba2ab8c6ff45d6dd26aeec5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9eac0cc4ba2ab8c6ff45d6dd26aeec5d">XHDMIPHY1_BANK_SELECT_RX_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ga9eac0cc4ba2ab8c6ff45d6dd26aeec5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX bank select shift (8)  <a href="group__xhdmiphy1.html#ga9eac0cc4ba2ab8c6ff45d6dd26aeec5d">More...</a><br/></td></tr>
<tr class="separator:ga9eac0cc4ba2ab8c6ff45d6dd26aeec5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45467c6b2717098e1ace98cd69093843"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga45467c6b2717098e1ace98cd69093843">XHDMIPHY1_REF_CLK_SEL_QPLL0_MASK</a>&#160;&#160;&#160;0x0000000F</td></tr>
<tr class="memdesc:ga45467c6b2717098e1ace98cd69093843"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL0 reference clock select mask (0x0000000F)  <a href="group__xhdmiphy1.html#ga45467c6b2717098e1ace98cd69093843">More...</a><br/></td></tr>
<tr class="separator:ga45467c6b2717098e1ace98cd69093843"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad261eb4f7c821b5355a6422bd886e047"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad261eb4f7c821b5355a6422bd886e047">XHDMIPHY1_REF_CLK_SEL_CPLL_MASK</a>&#160;&#160;&#160;0x000000F0</td></tr>
<tr class="memdesc:gad261eb4f7c821b5355a6422bd886e047"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL reference clock select mask (0x000000F0)  <a href="group__xhdmiphy1.html#gad261eb4f7c821b5355a6422bd886e047">More...</a><br/></td></tr>
<tr class="separator:gad261eb4f7c821b5355a6422bd886e047"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a5065dc359342507e917b4f2aad2831"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2a5065dc359342507e917b4f2aad2831">XHDMIPHY1_REF_CLK_SEL_CPLL_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga2a5065dc359342507e917b4f2aad2831"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL reference clock select shift (4)  <a href="group__xhdmiphy1.html#ga2a5065dc359342507e917b4f2aad2831">More...</a><br/></td></tr>
<tr class="separator:ga2a5065dc359342507e917b4f2aad2831"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1183b4e295a3b3fc42d90448ab256a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2b1183b4e295a3b3fc42d90448ab256a">XHDMIPHY1_REF_CLK_SEL_QPLL1_MASK</a>&#160;&#160;&#160;0x00000F00</td></tr>
<tr class="memdesc:ga2b1183b4e295a3b3fc42d90448ab256a"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL1 reference clock select mask (0x00000F00)  <a href="group__xhdmiphy1.html#ga2b1183b4e295a3b3fc42d90448ab256a">More...</a><br/></td></tr>
<tr class="separator:ga2b1183b4e295a3b3fc42d90448ab256a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ff730e1cce48847fccf1f5065dabf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae3ff730e1cce48847fccf1f5065dabf1">XHDMIPHY1_REF_CLK_SEL_QPLL1_SHIFT</a>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:gae3ff730e1cce48847fccf1f5065dabf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL1 reference clock select shift (8)  <a href="group__xhdmiphy1.html#gae3ff730e1cce48847fccf1f5065dabf1">More...</a><br/></td></tr>
<tr class="separator:gae3ff730e1cce48847fccf1f5065dabf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec5c1e39a0b9b980c39968919617785"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gabec5c1e39a0b9b980c39968919617785">XHDMIPHY1_REF_CLK_SEL_XPLL_GTREFCLK0</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gabec5c1e39a0b9b980c39968919617785"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT reference clock 0 selection value (1)  <a href="group__xhdmiphy1.html#gabec5c1e39a0b9b980c39968919617785">More...</a><br/></td></tr>
<tr class="separator:gabec5c1e39a0b9b980c39968919617785"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c759deda306b9b431e6d10712579d38"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3c759deda306b9b431e6d10712579d38">XHDMIPHY1_REF_CLK_SEL_XPLL_GTREFCLK1</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:ga3c759deda306b9b431e6d10712579d38"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT reference clock 1 selection value (2)  <a href="group__xhdmiphy1.html#ga3c759deda306b9b431e6d10712579d38">More...</a><br/></td></tr>
<tr class="separator:ga3c759deda306b9b431e6d10712579d38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf784bd00b620fbd870a8fb2b1036592f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf784bd00b620fbd870a8fb2b1036592f">XHDMIPHY1_REF_CLK_SEL_XPLL_GTNORTHREFCLK0</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gaf784bd00b620fbd870a8fb2b1036592f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT north reference clock 0 selection value (3)  <a href="group__xhdmiphy1.html#gaf784bd00b620fbd870a8fb2b1036592f">More...</a><br/></td></tr>
<tr class="separator:gaf784bd00b620fbd870a8fb2b1036592f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd24b80f95ddf6f8ddce193ab52a80c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gafd24b80f95ddf6f8ddce193ab52a80c3">XHDMIPHY1_REF_CLK_SEL_XPLL_GTNORTHREFCLK1</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gafd24b80f95ddf6f8ddce193ab52a80c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT north reference clock 1 selection value (4)  <a href="group__xhdmiphy1.html#gafd24b80f95ddf6f8ddce193ab52a80c3">More...</a><br/></td></tr>
<tr class="separator:gafd24b80f95ddf6f8ddce193ab52a80c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23988f503767b0bf04a7297a15dc60f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac23988f503767b0bf04a7297a15dc60f">XHDMIPHY1_REF_CLK_SEL_XPLL_GTSOUTHREFCLK0</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:gac23988f503767b0bf04a7297a15dc60f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT south reference clock 0 selection value (5)  <a href="group__xhdmiphy1.html#gac23988f503767b0bf04a7297a15dc60f">More...</a><br/></td></tr>
<tr class="separator:gac23988f503767b0bf04a7297a15dc60f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga160410d910b99556cfb50f437e672c25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga160410d910b99556cfb50f437e672c25">XHDMIPHY1_REF_CLK_SEL_XPLL_GTSOUTHREFCLK1</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:ga160410d910b99556cfb50f437e672c25"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT south reference clock 1 selection value (6)  <a href="group__xhdmiphy1.html#ga160410d910b99556cfb50f437e672c25">More...</a><br/></td></tr>
<tr class="separator:ga160410d910b99556cfb50f437e672c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dfc5f909b955eae9b18a23bca995b0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga4dfc5f909b955eae9b18a23bca995b0f">XHDMIPHY1_REF_CLK_SEL_XPLL_GTEASTREFCLK0</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga4dfc5f909b955eae9b18a23bca995b0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT east reference clock 0 selection value (3)  <a href="group__xhdmiphy1.html#ga4dfc5f909b955eae9b18a23bca995b0f">More...</a><br/></td></tr>
<tr class="separator:ga4dfc5f909b955eae9b18a23bca995b0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f5a44b0fc56f44a50190051c2274c7b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9f5a44b0fc56f44a50190051c2274c7b">XHDMIPHY1_REF_CLK_SEL_XPLL_GTEASTREFCLK1</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:ga9f5a44b0fc56f44a50190051c2274c7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT east reference clock 1 selection value (4)  <a href="group__xhdmiphy1.html#ga9f5a44b0fc56f44a50190051c2274c7b">More...</a><br/></td></tr>
<tr class="separator:ga9f5a44b0fc56f44a50190051c2274c7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34f51cf6c7775f0dc93f1d8861827880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga34f51cf6c7775f0dc93f1d8861827880">XHDMIPHY1_REF_CLK_SEL_XPLL_GTWESTREFCLK0</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ga34f51cf6c7775f0dc93f1d8861827880"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT west reference clock 0 selection value (5)  <a href="group__xhdmiphy1.html#ga34f51cf6c7775f0dc93f1d8861827880">More...</a><br/></td></tr>
<tr class="separator:ga34f51cf6c7775f0dc93f1d8861827880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab06cbb0552823a42da069d7567d8718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaab06cbb0552823a42da069d7567d8718">XHDMIPHY1_REF_CLK_SEL_XPLL_GTWESTREFCLK1</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:gaab06cbb0552823a42da069d7567d8718"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT west reference clock 1 selection value (6)  <a href="group__xhdmiphy1.html#gaab06cbb0552823a42da069d7567d8718">More...</a><br/></td></tr>
<tr class="separator:gaab06cbb0552823a42da069d7567d8718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b4f9adaeb006b3d039f75bb664ae58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2b4f9adaeb006b3d039f75bb664ae58f">XHDMIPHY1_REF_CLK_SEL_XPLL_GTGREFCLK</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:ga2b4f9adaeb006b3d039f75bb664ae58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT global reference clock selection value (7)  <a href="group__xhdmiphy1.html#ga2b4f9adaeb006b3d039f75bb664ae58f">More...</a><br/></td></tr>
<tr class="separator:ga2b4f9adaeb006b3d039f75bb664ae58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff3d957c80e03bb4b6cbe586dded467d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaff3d957c80e03bb4b6cbe586dded467d">XHDMIPHY1_REF_CLK_SEL_SYSCLKSEL_MASK</a>&#160;&#160;&#160;0x0F000000</td></tr>
<tr class="memdesc:gaff3d957c80e03bb4b6cbe586dded467d"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock select mask (0x0F000000)  <a href="group__xhdmiphy1.html#gaff3d957c80e03bb4b6cbe586dded467d">More...</a><br/></td></tr>
<tr class="separator:gaff3d957c80e03bb4b6cbe586dded467d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0709f51c5f40f26b0be87bb0a75bce16"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0709f51c5f40f26b0be87bb0a75bce16">XHDMIPHY1_REF_CLK_SEL_SYSCLKSEL_SHIFT</a>&#160;&#160;&#160;24</td></tr>
<tr class="memdesc:ga0709f51c5f40f26b0be87bb0a75bce16"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock select shift (24)  <a href="group__xhdmiphy1.html#ga0709f51c5f40f26b0be87bb0a75bce16">More...</a><br/></td></tr>
<tr class="separator:ga0709f51c5f40f26b0be87bb0a75bce16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4fc1a4865a5505e89dff0c72061b8e8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga4fc1a4865a5505e89dff0c72061b8e8b">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_DATA_PLL0</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga4fc1a4865a5505e89dff0c72061b8e8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock data PLL0 selection value (0)  <a href="group__xhdmiphy1.html#ga4fc1a4865a5505e89dff0c72061b8e8b">More...</a><br/></td></tr>
<tr class="separator:ga4fc1a4865a5505e89dff0c72061b8e8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga477aa64102dbb6b52eb558cd03ce3f22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga477aa64102dbb6b52eb558cd03ce3f22">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_DATA_PLL1</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga477aa64102dbb6b52eb558cd03ce3f22"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock data PLL1 selection value (1)  <a href="group__xhdmiphy1.html#ga477aa64102dbb6b52eb558cd03ce3f22">More...</a><br/></td></tr>
<tr class="separator:ga477aa64102dbb6b52eb558cd03ce3f22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec40f9e7ac36ea10ff801bc9e8b73995"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaec40f9e7ac36ea10ff801bc9e8b73995">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_DATA_CPLL</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:gaec40f9e7ac36ea10ff801bc9e8b73995"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock data CPLL selection value (0)  <a href="group__xhdmiphy1.html#gaec40f9e7ac36ea10ff801bc9e8b73995">More...</a><br/></td></tr>
<tr class="separator:gaec40f9e7ac36ea10ff801bc9e8b73995"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafca1d4550ad35dbf0ee564e9334334f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gafca1d4550ad35dbf0ee564e9334334f3">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_DATA_QPLL</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:gafca1d4550ad35dbf0ee564e9334334f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock data QPLL selection value (1)  <a href="group__xhdmiphy1.html#gafca1d4550ad35dbf0ee564e9334334f3">More...</a><br/></td></tr>
<tr class="separator:gafca1d4550ad35dbf0ee564e9334334f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga632b294c3a4a91bc74aaa930fb5550a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga632b294c3a4a91bc74aaa930fb5550a3">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_DATA_QPLL0</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:ga632b294c3a4a91bc74aaa930fb5550a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock data QPLL0 selection value (3)  <a href="group__xhdmiphy1.html#ga632b294c3a4a91bc74aaa930fb5550a3">More...</a><br/></td></tr>
<tr class="separator:ga632b294c3a4a91bc74aaa930fb5550a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc7d2d0d55264bde7ab16f5a79aa9276"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gadc7d2d0d55264bde7ab16f5a79aa9276">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_DATA_QPLL1</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gadc7d2d0d55264bde7ab16f5a79aa9276"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock data QPLL1 selection value (2)  <a href="group__xhdmiphy1.html#gadc7d2d0d55264bde7ab16f5a79aa9276">More...</a><br/></td></tr>
<tr class="separator:gadc7d2d0d55264bde7ab16f5a79aa9276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68250145f626bef83db01c08fd0943ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga68250145f626bef83db01c08fd0943ca">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_OUT_CH</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:ga68250145f626bef83db01c08fd0943ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock output channel selection value (0)  <a href="group__xhdmiphy1.html#ga68250145f626bef83db01c08fd0943ca">More...</a><br/></td></tr>
<tr class="separator:ga68250145f626bef83db01c08fd0943ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d1c81e0801cad298772d255985f09b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8d1c81e0801cad298772d255985f09b6">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_OUT_CMN</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:ga8d1c81e0801cad298772d255985f09b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock output common selection value (1)  <a href="group__xhdmiphy1.html#ga8d1c81e0801cad298772d255985f09b6">More...</a><br/></td></tr>
<tr class="separator:ga8d1c81e0801cad298772d255985f09b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2027c9dbc13308b41be43c71919b58f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf2027c9dbc13308b41be43c71919b58f">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_OUT_CMN0</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:gaf2027c9dbc13308b41be43c71919b58f"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock output common 0 selection value (2)  <a href="group__xhdmiphy1.html#gaf2027c9dbc13308b41be43c71919b58f">More...</a><br/></td></tr>
<tr class="separator:gaf2027c9dbc13308b41be43c71919b58f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab58386dd75a31e440ce15b8e8d3f5751"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab58386dd75a31e440ce15b8e8d3f5751">XHDMIPHY1_REF_CLK_SEL_XXSYSCLKSEL_OUT_CMN1</a>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:gab58386dd75a31e440ce15b8e8d3f5751"><td class="mdescLeft">&#160;</td><td class="mdescRight">System clock output common 1 selection value (3)  <a href="group__xhdmiphy1.html#gab58386dd75a31e440ce15b8e8d3f5751">More...</a><br/></td></tr>
<tr class="separator:gab58386dd75a31e440ce15b8e8d3f5751"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae4af42d0828d296522173f8da875d41a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae4af42d0828d296522173f8da875d41a">XHDMIPHY1_REF_CLK_SEL_RXSYSCLKSEL_OUT_MASK</a>(G)</td></tr>
<tr class="memdesc:gae4af42d0828d296522173f8da875d41a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX System Clock Select Output mask based on GT type.  <a href="group__xhdmiphy1.html#gae4af42d0828d296522173f8da875d41a">More...</a><br/></td></tr>
<tr class="separator:gae4af42d0828d296522173f8da875d41a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb1bf22f59fb34927471fc3277012020"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaeb1bf22f59fb34927471fc3277012020">XHDMIPHY1_REF_CLK_SEL_TXSYSCLKSEL_OUT_MASK</a>(G)</td></tr>
<tr class="memdesc:gaeb1bf22f59fb34927471fc3277012020"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX System Clock Select Output mask based on GT type.  <a href="group__xhdmiphy1.html#gaeb1bf22f59fb34927471fc3277012020">More...</a><br/></td></tr>
<tr class="separator:gaeb1bf22f59fb34927471fc3277012020"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c4142bcd6d9c051a7d53b9309378073"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3c4142bcd6d9c051a7d53b9309378073">XHDMIPHY1_REF_CLK_SEL_RXSYSCLKSEL_DATA_MASK</a>(G)</td></tr>
<tr class="memdesc:ga3c4142bcd6d9c051a7d53b9309378073"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX System Clock Select Data mask based on GT type.  <a href="group__xhdmiphy1.html#ga3c4142bcd6d9c051a7d53b9309378073">More...</a><br/></td></tr>
<tr class="separator:ga3c4142bcd6d9c051a7d53b9309378073"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2cb32230167e1415e3d5e6f80808e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac2cb32230167e1415e3d5e6f80808e4e">XHDMIPHY1_REF_CLK_SEL_TXSYSCLKSEL_DATA_MASK</a>(G)</td></tr>
<tr class="memdesc:gac2cb32230167e1415e3d5e6f80808e4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX System Clock Select Data mask based on GT type.  <a href="group__xhdmiphy1.html#gac2cb32230167e1415e3d5e6f80808e4e">More...</a><br/></td></tr>
<tr class="separator:gac2cb32230167e1415e3d5e6f80808e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4307185c664bcbdf5e9f0e36b172c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2f4307185c664bcbdf5e9f0e36b172c1">XHDMIPHY1_REF_CLK_SEL_RXSYSCLKSEL_OUT_SHIFT</a>(G)</td></tr>
<tr class="memdesc:ga2f4307185c664bcbdf5e9f0e36b172c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX System Clock Select Output shift based on GT type.  <a href="group__xhdmiphy1.html#ga2f4307185c664bcbdf5e9f0e36b172c1">More...</a><br/></td></tr>
<tr class="separator:ga2f4307185c664bcbdf5e9f0e36b172c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f8bc69ac5672222cba5fc91f96890ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga1f8bc69ac5672222cba5fc91f96890ed">XHDMIPHY1_REF_CLK_SEL_TXSYSCLKSEL_OUT_SHIFT</a>(G)</td></tr>
<tr class="memdesc:ga1f8bc69ac5672222cba5fc91f96890ed"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX System Clock Select Output shift based on GT type.  <a href="group__xhdmiphy1.html#ga1f8bc69ac5672222cba5fc91f96890ed">More...</a><br/></td></tr>
<tr class="separator:ga1f8bc69ac5672222cba5fc91f96890ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga590362135f00d0d8a48baf5aad8940d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga590362135f00d0d8a48baf5aad8940d1">XHDMIPHY1_REF_CLK_SEL_RXSYSCLKSEL_DATA_SHIFT</a>(G)</td></tr>
<tr class="memdesc:ga590362135f00d0d8a48baf5aad8940d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX System Clock Select Data shift based on GT type.  <a href="group__xhdmiphy1.html#ga590362135f00d0d8a48baf5aad8940d1">More...</a><br/></td></tr>
<tr class="separator:ga590362135f00d0d8a48baf5aad8940d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582cc74e64a044af03bdcea375feccdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga582cc74e64a044af03bdcea375feccdb">XHDMIPHY1_REF_CLK_SEL_TXSYSCLKSEL_DATA_SHIFT</a>(G)</td></tr>
<tr class="memdesc:ga582cc74e64a044af03bdcea375feccdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX System Clock Select Data shift based on GT type.  <a href="group__xhdmiphy1.html#ga582cc74e64a044af03bdcea375feccdb">More...</a><br/></td></tr>
<tr class="separator:ga582cc74e64a044af03bdcea375feccdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga646057fa7bef920c350c3bc7443dd9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga646057fa7bef920c350c3bc7443dd9e3">XHDMIPHY1_PLL_RESET_CPLL_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga646057fa7bef920c350c3bc7443dd9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL reset mask (0x1)  <a href="group__xhdmiphy1.html#ga646057fa7bef920c350c3bc7443dd9e3">More...</a><br/></td></tr>
<tr class="separator:ga646057fa7bef920c350c3bc7443dd9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bbe06ff2c4b76232850dba3f61ac4ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3bbe06ff2c4b76232850dba3f61ac4ae">XHDMIPHY1_PLL_RESET_QPLL0_MASK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga3bbe06ff2c4b76232850dba3f61ac4ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL0 reset mask (0x2)  <a href="group__xhdmiphy1.html#ga3bbe06ff2c4b76232850dba3f61ac4ae">More...</a><br/></td></tr>
<tr class="separator:ga3bbe06ff2c4b76232850dba3f61ac4ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac23e431ec3220000ec9d2e91d57aa2a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac23e431ec3220000ec9d2e91d57aa2a4">XHDMIPHY1_PLL_RESET_QPLL1_MASK</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="memdesc:gac23e431ec3220000ec9d2e91d57aa2a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL1 reset mask (0x4)  <a href="group__xhdmiphy1.html#gac23e431ec3220000ec9d2e91d57aa2a4">More...</a><br/></td></tr>
<tr class="separator:gac23e431ec3220000ec9d2e91d57aa2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bc624c27a31a797930f81db49dd881a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2bc624c27a31a797930f81db49dd881a">XHDMIPHY1_GTWIZ_RESET_ALL_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:ga2bc624c27a31a797930f81db49dd881a"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT wizard reset all mask (0x1)  <a href="group__xhdmiphy1.html#ga2bc624c27a31a797930f81db49dd881a">More...</a><br/></td></tr>
<tr class="separator:ga2bc624c27a31a797930f81db49dd881a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8c14bb9ca59bd423469895c882ddb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9d8c14bb9ca59bd423469895c882ddb3">XHDMIPHY1_PCIERST_ALL_CH_MASK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga9d8c14bb9ca59bd423469895c882ddb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCIe reset all channels mask (0x2)  <a href="group__xhdmiphy1.html#ga9d8c14bb9ca59bd423469895c882ddb3">More...</a><br/></td></tr>
<tr class="separator:ga9d8c14bb9ca59bd423469895c882ddb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8fa28991405bfb7b8fb09aca2a9f4f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8fa28991405bfb7b8fb09aca2a9f4f04">XHDMIPHY1_PLL_LOCK_STATUS_CPLL_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (Ch - 1))</td></tr>
<tr class="memdesc:ga8fa28991405bfb7b8fb09aca2a9f4f04"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL lock status mask for specific channel.  <a href="group__xhdmiphy1.html#ga8fa28991405bfb7b8fb09aca2a9f4f04">More...</a><br/></td></tr>
<tr class="separator:ga8fa28991405bfb7b8fb09aca2a9f4f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443a6a1c501e9b8cad18e97c0b40b747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga443a6a1c501e9b8cad18e97c0b40b747">XHDMIPHY1_PLL_LOCK_STATUS_QPLL0_MASK</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:ga443a6a1c501e9b8cad18e97c0b40b747"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL0 lock status mask (0x10)  <a href="group__xhdmiphy1.html#ga443a6a1c501e9b8cad18e97c0b40b747">More...</a><br/></td></tr>
<tr class="separator:ga443a6a1c501e9b8cad18e97c0b40b747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga761896b0e00538fcc7fb20b89b4421c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga761896b0e00538fcc7fb20b89b4421c9">XHDMIPHY1_PLL_LOCK_STATUS_QPLL1_MASK</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:ga761896b0e00538fcc7fb20b89b4421c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL1 lock status mask (0x20)  <a href="group__xhdmiphy1.html#ga761896b0e00538fcc7fb20b89b4421c9">More...</a><br/></td></tr>
<tr class="separator:ga761896b0e00538fcc7fb20b89b4421c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f4ca8329a497eb7d78cbb366384a669"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2f4ca8329a497eb7d78cbb366384a669">XHDMIPHY1_PLL_LOCK_STATUS_CPLL_ALL_MASK</a></td></tr>
<tr class="memdesc:ga2f4ca8329a497eb7d78cbb366384a669"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL lock status mask for all channels.  <a href="group__xhdmiphy1.html#ga2f4ca8329a497eb7d78cbb366384a669">More...</a><br/></td></tr>
<tr class="separator:ga2f4ca8329a497eb7d78cbb366384a669"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a6bdbd1870b9072a446c7d01cf5b78b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6a6bdbd1870b9072a446c7d01cf5b78b">XHDMIPHY1_PLL_LOCK_STATUS_CPLL_HDMI_MASK</a></td></tr>
<tr class="memdesc:ga6a6bdbd1870b9072a446c7d01cf5b78b"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL lock status mask for HDMI channels (1-3)  <a href="group__xhdmiphy1.html#ga6a6bdbd1870b9072a446c7d01cf5b78b">More...</a><br/></td></tr>
<tr class="separator:ga6a6bdbd1870b9072a446c7d01cf5b78b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae23736bdd8fc67ee3004cab94bb6b39b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae23736bdd8fc67ee3004cab94bb6b39b">XHDMIPHY1_PLL_LOCK_STATUS_RPLL_MASK</a>&#160;&#160;&#160;0xC0</td></tr>
<tr class="memdesc:gae23736bdd8fc67ee3004cab94bb6b39b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RPLL lock status mask (0xC0)  <a href="group__xhdmiphy1.html#gae23736bdd8fc67ee3004cab94bb6b39b">More...</a><br/></td></tr>
<tr class="separator:gae23736bdd8fc67ee3004cab94bb6b39b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga764057238ed1990a3d5b1f0523b774a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga764057238ed1990a3d5b1f0523b774a5">XHDMIPHY1_PLL_LOCK_STATUS_LCPLL_MASK</a>&#160;&#160;&#160;0x300</td></tr>
<tr class="memdesc:ga764057238ed1990a3d5b1f0523b774a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">LCPLL lock status mask (0x300)  <a href="group__xhdmiphy1.html#ga764057238ed1990a3d5b1f0523b774a5">More...</a><br/></td></tr>
<tr class="separator:ga764057238ed1990a3d5b1f0523b774a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ad0d98545b38c88d713833b0e57823"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga65ad0d98545b38c88d713833b0e57823">XHDMIPHY1_TXRX_INIT_GTRESET_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga65ad0d98545b38c88d713833b0e57823"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT reset mask for specific channel.  <a href="group__xhdmiphy1.html#ga65ad0d98545b38c88d713833b0e57823">More...</a><br/></td></tr>
<tr class="separator:ga65ad0d98545b38c88d713833b0e57823"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf7647df097ca5bbd723667a5ca1bac0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaaf7647df097ca5bbd723667a5ca1bac0">XHDMIPHY1_TXRX_INIT_PMARESET_MASK</a>(Ch)&#160;&#160;&#160;(0x02 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gaaf7647df097ca5bbd723667a5ca1bac0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PMA reset mask for specific channel.  <a href="group__xhdmiphy1.html#gaaf7647df097ca5bbd723667a5ca1bac0">More...</a><br/></td></tr>
<tr class="separator:gaaf7647df097ca5bbd723667a5ca1bac0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4af06276a3788cea3544a85f12e7a46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab4af06276a3788cea3544a85f12e7a46">XHDMIPHY1_TXRX_INIT_PCSRESET_MASK</a>(Ch)&#160;&#160;&#160;(0x04 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gab4af06276a3788cea3544a85f12e7a46"><td class="mdescLeft">&#160;</td><td class="mdescRight">PCS reset mask for specific channel.  <a href="group__xhdmiphy1.html#gab4af06276a3788cea3544a85f12e7a46">More...</a><br/></td></tr>
<tr class="separator:gab4af06276a3788cea3544a85f12e7a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga765131147d3e211282cf8f2cf305754f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga765131147d3e211282cf8f2cf305754f">XHDMIPHY1_TX_INIT_USERRDY_MASK</a>(Ch)&#160;&#160;&#160;(0x08 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga765131147d3e211282cf8f2cf305754f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX user ready mask for specific channel.  <a href="group__xhdmiphy1.html#ga765131147d3e211282cf8f2cf305754f">More...</a><br/></td></tr>
<tr class="separator:ga765131147d3e211282cf8f2cf305754f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65abc623a1eab0d8d8d08085bcaa355"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf65abc623a1eab0d8d8d08085bcaa355">XHDMIPHY1_TXRX_LNKRDY_SB_MASK</a>(Ch)&#160;&#160;&#160;(0x10 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gaf65abc623a1eab0d8d8d08085bcaa355"><td class="mdescLeft">&#160;</td><td class="mdescRight">Link ready sideband mask for specific channel.  <a href="group__xhdmiphy1.html#gaf65abc623a1eab0d8d8d08085bcaa355">More...</a><br/></td></tr>
<tr class="separator:gaf65abc623a1eab0d8d8d08085bcaa355"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd544f562fa8ceca6a21a15ad12ece3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gacd544f562fa8ceca6a21a15ad12ece3b">XHDMIPHY1_TXRX_MSTRESET_MASK</a>(Ch)&#160;&#160;&#160;(0x20 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gacd544f562fa8ceca6a21a15ad12ece3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master reset mask for specific channel.  <a href="group__xhdmiphy1.html#gacd544f562fa8ceca6a21a15ad12ece3b">More...</a><br/></td></tr>
<tr class="separator:gacd544f562fa8ceca6a21a15ad12ece3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8beeae3e1cd33460db0fa5f9bec14d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8beeae3e1cd33460db0fa5f9bec14d8f">XHDMIPHY1_RX_INIT_USERRDY_MASK</a>(Ch)&#160;&#160;&#160;(0x40 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga8beeae3e1cd33460db0fa5f9bec14d8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX user ready mask for specific channel.  <a href="group__xhdmiphy1.html#ga8beeae3e1cd33460db0fa5f9bec14d8f">More...</a><br/></td></tr>
<tr class="separator:ga8beeae3e1cd33460db0fa5f9bec14d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97e0c83e8eb27829880672716883e6e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga97e0c83e8eb27829880672716883e6e9">XHDMIPHY1_TXRX_INIT_PLLGTRESET_MASK</a>(Ch)&#160;&#160;&#160;(0x80 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga97e0c83e8eb27829880672716883e6e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL GT reset mask for specific channel.  <a href="group__xhdmiphy1.html#ga97e0c83e8eb27829880672716883e6e9">More...</a><br/></td></tr>
<tr class="separator:ga97e0c83e8eb27829880672716883e6e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed0c95b5b5ddc1f755cfb72995b2bb75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaed0c95b5b5ddc1f755cfb72995b2bb75">XHDMIPHY1_TXRX_INIT_GTRESET_ALL_MASK</a></td></tr>
<tr class="memdesc:gaed0c95b5b5ddc1f755cfb72995b2bb75"><td class="mdescLeft">&#160;</td><td class="mdescRight">GT reset mask for all channels.  <a href="group__xhdmiphy1.html#gaed0c95b5b5ddc1f755cfb72995b2bb75">More...</a><br/></td></tr>
<tr class="separator:gaed0c95b5b5ddc1f755cfb72995b2bb75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8492db7896a1a8b02692b1f9e473f221"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8492db7896a1a8b02692b1f9e473f221">XHDMIPHY1_TXRX_LNKRDY_SB_ALL_MASK</a></td></tr>
<tr class="memdesc:ga8492db7896a1a8b02692b1f9e473f221"><td class="mdescLeft">&#160;</td><td class="mdescRight">Link ready sideband mask for all channels.  <a href="group__xhdmiphy1.html#ga8492db7896a1a8b02692b1f9e473f221">More...</a><br/></td></tr>
<tr class="separator:ga8492db7896a1a8b02692b1f9e473f221"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff062dc1a9798a164eaeafab6765a523"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaff062dc1a9798a164eaeafab6765a523">XHDMIPHY1_TXRX_MSTRESET_ALL_MASK</a></td></tr>
<tr class="memdesc:gaff062dc1a9798a164eaeafab6765a523"><td class="mdescLeft">&#160;</td><td class="mdescRight">Master reset mask for all channels.  <a href="group__xhdmiphy1.html#gaff062dc1a9798a164eaeafab6765a523">More...</a><br/></td></tr>
<tr class="separator:gaff062dc1a9798a164eaeafab6765a523"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7525834f8d093a43e25d5a2812ad6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac7525834f8d093a43e25d5a2812ad6e0">XHDMIPHY1_TX_INIT_USERRDY_ALL_MASK</a></td></tr>
<tr class="memdesc:gac7525834f8d093a43e25d5a2812ad6e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX User Ready initialization mask for all channels.  <a href="group__xhdmiphy1.html#gac7525834f8d093a43e25d5a2812ad6e0">More...</a><br/></td></tr>
<tr class="separator:gac7525834f8d093a43e25d5a2812ad6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad753800cd743e755e9c2bdf08cad3ee0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad753800cd743e755e9c2bdf08cad3ee0">XHDMIPHY1_RX_INIT_USERRDY_ALL_MASK</a></td></tr>
<tr class="memdesc:gad753800cd743e755e9c2bdf08cad3ee0"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX User Ready initialization mask for all channels.  <a href="group__xhdmiphy1.html#gad753800cd743e755e9c2bdf08cad3ee0">More...</a><br/></td></tr>
<tr class="separator:gad753800cd743e755e9c2bdf08cad3ee0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7b90ceb87c6ca5c6d1e7b1db67fcedf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae7b90ceb87c6ca5c6d1e7b1db67fcedf">XHDMIPHY1_TXRX_INIT_PLLGTRESET_ALL_MASK</a></td></tr>
<tr class="memdesc:gae7b90ceb87c6ca5c6d1e7b1db67fcedf"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX/RX PLL GT reset initialization mask for all channels.  <a href="group__xhdmiphy1.html#gae7b90ceb87c6ca5c6d1e7b1db67fcedf">More...</a><br/></td></tr>
<tr class="separator:gae7b90ceb87c6ca5c6d1e7b1db67fcedf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga541e86f2c238c7d8fe8653b2c53b532f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga541e86f2c238c7d8fe8653b2c53b532f">XHDMIPHY1_TXRX_INIT_STATUS_RESETDONE_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga541e86f2c238c7d8fe8653b2c53b532f"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX/RX initialization status reset done mask for specific channel.  <a href="group__xhdmiphy1.html#ga541e86f2c238c7d8fe8653b2c53b532f">More...</a><br/></td></tr>
<tr class="separator:ga541e86f2c238c7d8fe8653b2c53b532f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6e8aa459475a779bd19f7cf4025bc56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf6e8aa459475a779bd19f7cf4025bc56">XHDMIPHY1_TXRX_INIT_STATUS_PMARESETDONE_MASK</a>(Ch)&#160;&#160;&#160;(0x02 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gaf6e8aa459475a779bd19f7cf4025bc56"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX/RX initialization status PMA reset done mask for specific channel.  <a href="group__xhdmiphy1.html#gaf6e8aa459475a779bd19f7cf4025bc56">More...</a><br/></td></tr>
<tr class="separator:gaf6e8aa459475a779bd19f7cf4025bc56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52d1b49cd2a873340de010af2d32f650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga52d1b49cd2a873340de010af2d32f650">XHDMIPHY1_TXRX_INIT_STATUS_POWERGOOD_MASK</a>(Ch)&#160;&#160;&#160;(0x04 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga52d1b49cd2a873340de010af2d32f650"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX/RX initialization status power good mask for specific channel.  <a href="group__xhdmiphy1.html#ga52d1b49cd2a873340de010af2d32f650">More...</a><br/></td></tr>
<tr class="separator:ga52d1b49cd2a873340de010af2d32f650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e19d3196f2f542baef5e0527135e215"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9e19d3196f2f542baef5e0527135e215">XHDMIPHY1_TXRX_INIT_STATUS_RESETDONE_ALL_MASK</a></td></tr>
<tr class="memdesc:ga9e19d3196f2f542baef5e0527135e215"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX/RX initialization status reset done mask for all channels.  <a href="group__xhdmiphy1.html#ga9e19d3196f2f542baef5e0527135e215">More...</a><br/></td></tr>
<tr class="separator:ga9e19d3196f2f542baef5e0527135e215"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad13ba250e5be855db3904f3261a49c23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad13ba250e5be855db3904f3261a49c23">XHDMIPHY1_TXRX_INIT_STATUS_PMARESETDONE_ALL_MASK</a></td></tr>
<tr class="memdesc:gad13ba250e5be855db3904f3261a49c23"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX/RX initialization status PMA reset done mask for all channels.  <a href="group__xhdmiphy1.html#gad13ba250e5be855db3904f3261a49c23">More...</a><br/></td></tr>
<tr class="separator:gad13ba250e5be855db3904f3261a49c23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8825b701df0e05b9f5c98f5783daeb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac8825b701df0e05b9f5c98f5783daeb7">XHDMIPHY1_IBUFDS_GTXX_CTRL_GTREFCLK0_CEB_MASK</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="memdesc:gac8825b701df0e05b9f5c98f5783daeb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">IBUFDS GT reference clock 0 CEB (Clock Enable Bar) control mask.  <a href="group__xhdmiphy1.html#gac8825b701df0e05b9f5c98f5783daeb7">More...</a><br/></td></tr>
<tr class="separator:gac8825b701df0e05b9f5c98f5783daeb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga767401923ba72379f3a875c04eaeabda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga767401923ba72379f3a875c04eaeabda">XHDMIPHY1_IBUFDS_GTXX_CTRL_GTREFCLK1_CEB_MASK</a>&#160;&#160;&#160;0x2</td></tr>
<tr class="memdesc:ga767401923ba72379f3a875c04eaeabda"><td class="mdescLeft">&#160;</td><td class="mdescRight">IBUFDS GT reference clock 1 CEB (Clock Enable Bar) control mask.  <a href="group__xhdmiphy1.html#ga767401923ba72379f3a875c04eaeabda">More...</a><br/></td></tr>
<tr class="separator:ga767401923ba72379f3a875c04eaeabda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0974732721eb7ecc3371ef3e6f3010f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0974732721eb7ecc3371ef3e6f3010f5">XHDMIPHY1_POWERDOWN_CONTROL_CPLLPD_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga0974732721eb7ecc3371ef3e6f3010f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL power down mask for specific channel.  <a href="group__xhdmiphy1.html#ga0974732721eb7ecc3371ef3e6f3010f5">More...</a><br/></td></tr>
<tr class="separator:ga0974732721eb7ecc3371ef3e6f3010f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85a466e73d1706390d3dae147a38de5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga85a466e73d1706390d3dae147a38de5c">XHDMIPHY1_POWERDOWN_CONTROL_QPLL0PD_MASK</a>(Ch)&#160;&#160;&#160;(0x02 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga85a466e73d1706390d3dae147a38de5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL0 power down mask for specific channel.  <a href="group__xhdmiphy1.html#ga85a466e73d1706390d3dae147a38de5c">More...</a><br/></td></tr>
<tr class="separator:ga85a466e73d1706390d3dae147a38de5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga835389a33e296547b56cca7c927fe22c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga835389a33e296547b56cca7c927fe22c">XHDMIPHY1_POWERDOWN_CONTROL_QPLL1PD_MASK</a>(Ch)&#160;&#160;&#160;(0x04 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga835389a33e296547b56cca7c927fe22c"><td class="mdescLeft">&#160;</td><td class="mdescRight">QPLL1 power down mask for specific channel.  <a href="group__xhdmiphy1.html#ga835389a33e296547b56cca7c927fe22c">More...</a><br/></td></tr>
<tr class="separator:ga835389a33e296547b56cca7c927fe22c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f51c07446a7769b8233c0583a0d901b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9f51c07446a7769b8233c0583a0d901b">XHDMIPHY1_POWERDOWN_CONTROL_RXPD_MASK</a>(Ch)&#160;&#160;&#160;(0x18 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga9f51c07446a7769b8233c0583a0d901b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX power down mask for specific channel.  <a href="group__xhdmiphy1.html#ga9f51c07446a7769b8233c0583a0d901b">More...</a><br/></td></tr>
<tr class="separator:ga9f51c07446a7769b8233c0583a0d901b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7910901f1219ca0486f197b8eb5440a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga7910901f1219ca0486f197b8eb5440a3">XHDMIPHY1_POWERDOWN_CONTROL_RXPD_SHIFT</a>(Ch)&#160;&#160;&#160;(3 + (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga7910901f1219ca0486f197b8eb5440a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX power down shift for specific channel.  <a href="group__xhdmiphy1.html#ga7910901f1219ca0486f197b8eb5440a3">More...</a><br/></td></tr>
<tr class="separator:ga7910901f1219ca0486f197b8eb5440a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2443b85be51f198fcb554436b062d322"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2443b85be51f198fcb554436b062d322">XHDMIPHY1_POWERDOWN_CONTROL_TXPD_MASK</a>(Ch)&#160;&#160;&#160;(0x60 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga2443b85be51f198fcb554436b062d322"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX power down mask for specific channel.  <a href="group__xhdmiphy1.html#ga2443b85be51f198fcb554436b062d322">More...</a><br/></td></tr>
<tr class="separator:ga2443b85be51f198fcb554436b062d322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d9f645d3c421f29bea811a9217cec5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad7d9f645d3c421f29bea811a9217cec5">XHDMIPHY1_POWERDOWN_CONTROL_TXPD_SHIFT</a>(Ch)&#160;&#160;&#160;(5 + (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gad7d9f645d3c421f29bea811a9217cec5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX power down shift for specific channel.  <a href="group__xhdmiphy1.html#gad7d9f645d3c421f29bea811a9217cec5">More...</a><br/></td></tr>
<tr class="separator:gad7d9f645d3c421f29bea811a9217cec5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82c9d2d66cf2a82a7bd61b40e450234a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga82c9d2d66cf2a82a7bd61b40e450234a">XHDMIPHY1_LOOPBACK_CONTROL_CH_MASK</a>(Ch)&#160;&#160;&#160;(0x03 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga82c9d2d66cf2a82a7bd61b40e450234a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loopback control channel mask for specific channel.  <a href="group__xhdmiphy1.html#ga82c9d2d66cf2a82a7bd61b40e450234a">More...</a><br/></td></tr>
<tr class="separator:ga82c9d2d66cf2a82a7bd61b40e450234a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d902a4d7f99a59555fa7f86b6a94c98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga7d902a4d7f99a59555fa7f86b6a94c98">XHDMIPHY1_LOOPBACK_CONTROL_CH_SHIFT</a>(Ch)&#160;&#160;&#160;(8 * (Ch - 1))</td></tr>
<tr class="memdesc:ga7d902a4d7f99a59555fa7f86b6a94c98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Loopback control channel shift for specific channel.  <a href="group__xhdmiphy1.html#ga7d902a4d7f99a59555fa7f86b6a94c98">More...</a><br/></td></tr>
<tr class="separator:ga7d902a4d7f99a59555fa7f86b6a94c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f16a737f720cc1e76c44fda133de037"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga7f16a737f720cc1e76c44fda133de037">XHDMIPHY1_DRP_CONTROL_DRPADDR_MASK</a>&#160;&#160;&#160;0x00000FFF</td></tr>
<tr class="memdesc:ga7f16a737f720cc1e76c44fda133de037"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control address mask.  <a href="group__xhdmiphy1.html#ga7f16a737f720cc1e76c44fda133de037">More...</a><br/></td></tr>
<tr class="separator:ga7f16a737f720cc1e76c44fda133de037"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac90c477385a7ba0e787015afc4336df2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac90c477385a7ba0e787015afc4336df2">XHDMIPHY1_DRP_CONTROL_DRPEN_MASK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="memdesc:gac90c477385a7ba0e787015afc4336df2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control enable mask.  <a href="group__xhdmiphy1.html#gac90c477385a7ba0e787015afc4336df2">More...</a><br/></td></tr>
<tr class="separator:gac90c477385a7ba0e787015afc4336df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cc9c67fa3ee8045abfd9e315147e95b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5cc9c67fa3ee8045abfd9e315147e95b">XHDMIPHY1_DRP_CONTROL_DRPWE_MASK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="memdesc:ga5cc9c67fa3ee8045abfd9e315147e95b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control write enable mask.  <a href="group__xhdmiphy1.html#ga5cc9c67fa3ee8045abfd9e315147e95b">More...</a><br/></td></tr>
<tr class="separator:ga5cc9c67fa3ee8045abfd9e315147e95b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac55e494ae6653c61006dbdcb4459d3a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac55e494ae6653c61006dbdcb4459d3a6">XHDMIPHY1_DRP_CONTROL_DRPRESET_MASK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="memdesc:gac55e494ae6653c61006dbdcb4459d3a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control reset mask.  <a href="group__xhdmiphy1.html#gac55e494ae6653c61006dbdcb4459d3a6">More...</a><br/></td></tr>
<tr class="separator:gac55e494ae6653c61006dbdcb4459d3a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec51840cf442666081e34c8f7920f3b4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaec51840cf442666081e34c8f7920f3b4">XHDMIPHY1_DRP_CONTROL_DRPDI_MASK</a>&#160;&#160;&#160;0xFFFF0000</td></tr>
<tr class="memdesc:gaec51840cf442666081e34c8f7920f3b4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control data input mask.  <a href="group__xhdmiphy1.html#gaec51840cf442666081e34c8f7920f3b4">More...</a><br/></td></tr>
<tr class="separator:gaec51840cf442666081e34c8f7920f3b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b67373afb06e3a391366f5de784eefd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3b67373afb06e3a391366f5de784eefd">XHDMIPHY1_DRP_CONTROL_DRPDI_SHIFT</a>&#160;&#160;&#160;16</td></tr>
<tr class="memdesc:ga3b67373afb06e3a391366f5de784eefd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP control data input shift.  <a href="group__xhdmiphy1.html#ga3b67373afb06e3a391366f5de784eefd">More...</a><br/></td></tr>
<tr class="separator:ga3b67373afb06e3a391366f5de784eefd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c398f50dbfd9a6e418333c9b469b6e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga7c398f50dbfd9a6e418333c9b469b6e7">XHDMIPHY1_DRP_STATUS_DRPO_MASK</a>&#160;&#160;&#160;0x0FFFF</td></tr>
<tr class="memdesc:ga7c398f50dbfd9a6e418333c9b469b6e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status data output mask.  <a href="group__xhdmiphy1.html#ga7c398f50dbfd9a6e418333c9b469b6e7">More...</a><br/></td></tr>
<tr class="separator:ga7c398f50dbfd9a6e418333c9b469b6e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6691b17837c3fb4d249605b71de257d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6691b17837c3fb4d249605b71de257d6">XHDMIPHY1_DRP_STATUS_DRPRDY_MASK</a>&#160;&#160;&#160;0x10000</td></tr>
<tr class="memdesc:ga6691b17837c3fb4d249605b71de257d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status ready mask.  <a href="group__xhdmiphy1.html#ga6691b17837c3fb4d249605b71de257d6">More...</a><br/></td></tr>
<tr class="separator:ga6691b17837c3fb4d249605b71de257d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27d684bf5a5a5cbb0f1826d8eff2edfd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga27d684bf5a5a5cbb0f1826d8eff2edfd">XHDMIPHY1_DRP_STATUS_DRPBUSY_MASK</a>&#160;&#160;&#160;0x20000</td></tr>
<tr class="memdesc:ga27d684bf5a5a5cbb0f1826d8eff2edfd"><td class="mdescLeft">&#160;</td><td class="mdescRight">DRP status busy mask.  <a href="group__xhdmiphy1.html#ga27d684bf5a5a5cbb0f1826d8eff2edfd">More...</a><br/></td></tr>
<tr class="separator:ga27d684bf5a5a5cbb0f1826d8eff2edfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04e8afeac1d4a28506bf15bb0ef5c6e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga04e8afeac1d4a28506bf15bb0ef5c6e0">XHDMIPHY1_CPLL_CAL_PERIOD_MASK</a>&#160;&#160;&#160;0x3FFFF</td></tr>
<tr class="memdesc:ga04e8afeac1d4a28506bf15bb0ef5c6e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL calibration period mask.  <a href="group__xhdmiphy1.html#ga04e8afeac1d4a28506bf15bb0ef5c6e0">More...</a><br/></td></tr>
<tr class="separator:ga04e8afeac1d4a28506bf15bb0ef5c6e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88c959432c433c7af4eb7719d30e20f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga88c959432c433c7af4eb7719d30e20f3">XHDMIPHY1_CPLL_CAL_TOL_MASK</a>&#160;&#160;&#160;0x3FFFF</td></tr>
<tr class="memdesc:ga88c959432c433c7af4eb7719d30e20f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">CPLL calibration tolerance mask.  <a href="group__xhdmiphy1.html#ga88c959432c433c7af4eb7719d30e20f3">More...</a><br/></td></tr>
<tr class="separator:ga88c959432c433c7af4eb7719d30e20f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd6bc6373a666e9b541deb1a3c1d182e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gabd6bc6373a666e9b541deb1a3c1d182e">XHDMIPHY1_TX_GPI_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (Ch - 1))</td></tr>
<tr class="memdesc:gabd6bc6373a666e9b541deb1a3c1d182e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX GPI mask for specific channel.  <a href="group__xhdmiphy1.html#gabd6bc6373a666e9b541deb1a3c1d182e">More...</a><br/></td></tr>
<tr class="separator:gabd6bc6373a666e9b541deb1a3c1d182e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaac0c3d4fddae664298c2eb107ad7b3ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaac0c3d4fddae664298c2eb107ad7b3ba">XHDMIPHY1_RX_GPI_MASK</a>(Ch)&#160;&#160;&#160;(0x10 &lt;&lt; (Ch - 1))</td></tr>
<tr class="memdesc:gaac0c3d4fddae664298c2eb107ad7b3ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX GPI mask for specific channel.  <a href="group__xhdmiphy1.html#gaac0c3d4fddae664298c2eb107ad7b3ba">More...</a><br/></td></tr>
<tr class="separator:gaac0c3d4fddae664298c2eb107ad7b3ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb33773e66eb63339eff232a1436ed54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaeb33773e66eb63339eff232a1436ed54">XHDMIPHY1_TX_GPO_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (Ch - 1))</td></tr>
<tr class="memdesc:gaeb33773e66eb63339eff232a1436ed54"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX GPO mask for specific channel.  <a href="group__xhdmiphy1.html#gaeb33773e66eb63339eff232a1436ed54">More...</a><br/></td></tr>
<tr class="separator:gaeb33773e66eb63339eff232a1436ed54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1cbd315cd4db9e383a5c70269f2171b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad1cbd315cd4db9e383a5c70269f2171b">XHDMIPHY1_TX_GPO_MASK_ALL</a>(NCh)&#160;&#160;&#160;((NCh == 3) ? 0x7 : 0xF)</td></tr>
<tr class="memdesc:gad1cbd315cd4db9e383a5c70269f2171b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX GPO mask for all channels based on number of channels.  <a href="group__xhdmiphy1.html#gad1cbd315cd4db9e383a5c70269f2171b">More...</a><br/></td></tr>
<tr class="separator:gad1cbd315cd4db9e383a5c70269f2171b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7356459c1462f9ba605b7238d3c7ac3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac7356459c1462f9ba605b7238d3c7ac3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XHDMIPHY1_TX_GPO_SHIFT</b>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gac7356459c1462f9ba605b7238d3c7ac3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3420cf986135dda53c3b04be818d13f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad3420cf986135dda53c3b04be818d13f">XHDMIPHY1_RX_GPO_MASK</a>(Ch)&#160;&#160;&#160;(0x10 &lt;&lt; (Ch - 1))</td></tr>
<tr class="memdesc:gad3420cf986135dda53c3b04be818d13f"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX GPO mask for specific channel.  <a href="group__xhdmiphy1.html#gad3420cf986135dda53c3b04be818d13f">More...</a><br/></td></tr>
<tr class="separator:gad3420cf986135dda53c3b04be818d13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga712573bd8630cb3c57155144269c8e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga712573bd8630cb3c57155144269c8e82">XHDMIPHY1_RX_GPO_MASK_ALL</a>(NCh)&#160;&#160;&#160;((NCh == 3) ? 0x70 : 0xF0)</td></tr>
<tr class="memdesc:ga712573bd8630cb3c57155144269c8e82"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX GPO mask for all channels based on number of channels.  <a href="group__xhdmiphy1.html#ga712573bd8630cb3c57155144269c8e82">More...</a><br/></td></tr>
<tr class="separator:ga712573bd8630cb3c57155144269c8e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef5f15cdebb410d21894387b77266864"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaef5f15cdebb410d21894387b77266864">XHDMIPHY1_RX_GPO_SHIFT</a>&#160;&#160;&#160;4</td></tr>
<tr class="memdesc:gaef5f15cdebb410d21894387b77266864"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX GPO bit shift offset.  <a href="group__xhdmiphy1.html#gaef5f15cdebb410d21894387b77266864">More...</a><br/></td></tr>
<tr class="separator:gaef5f15cdebb410d21894387b77266864"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad306c0916fc23bd8a616b164618621e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad306c0916fc23bd8a616b164618621e4">XHDMIPHY1_TX_CONTROL_TX8B10BEN_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gad306c0916fc23bd8a616b164618621e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX 8B/10B enable mask for specific channel.  <a href="group__xhdmiphy1.html#gad306c0916fc23bd8a616b164618621e4">More...</a><br/></td></tr>
<tr class="separator:gad306c0916fc23bd8a616b164618621e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41df956fe03fc9bdb0cec8b2209bd1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga41df956fe03fc9bdb0cec8b2209bd1ce">XHDMIPHY1_TX_CONTROL_TX8B10BEN_ALL_MASK</a></td></tr>
<tr class="memdesc:ga41df956fe03fc9bdb0cec8b2209bd1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX 8B/10B enable mask for all channels.  <a href="group__xhdmiphy1.html#ga41df956fe03fc9bdb0cec8b2209bd1ce">More...</a><br/></td></tr>
<tr class="separator:ga41df956fe03fc9bdb0cec8b2209bd1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85eacfa6f0d3b1d2bf39bdda12242dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga85eacfa6f0d3b1d2bf39bdda12242dc5">XHDMIPHY1_TX_CONTROL_TXPOLARITY_MASK</a>(Ch)&#160;&#160;&#160;(0x02 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga85eacfa6f0d3b1d2bf39bdda12242dc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX polarity mask for specific channel.  <a href="group__xhdmiphy1.html#ga85eacfa6f0d3b1d2bf39bdda12242dc5">More...</a><br/></td></tr>
<tr class="separator:ga85eacfa6f0d3b1d2bf39bdda12242dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b27ba087e661f01a656ae331ff46838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6b27ba087e661f01a656ae331ff46838">XHDMIPHY1_TX_CONTROL_TXPOLARITY_ALL_MASK</a></td></tr>
<tr class="memdesc:ga6b27ba087e661f01a656ae331ff46838"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX polarity mask for all channels.  <a href="group__xhdmiphy1.html#ga6b27ba087e661f01a656ae331ff46838">More...</a><br/></td></tr>
<tr class="separator:ga6b27ba087e661f01a656ae331ff46838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbeca5c70bbe5d4a53964d8228f5af59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gacbeca5c70bbe5d4a53964d8228f5af59">XHDMIPHY1_TX_CONTROL_TXPRBSSEL_MASK</a>(Ch)&#160;&#160;&#160;(0x5C &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gacbeca5c70bbe5d4a53964d8228f5af59"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX PRBS select mask for specific channel.  <a href="group__xhdmiphy1.html#gacbeca5c70bbe5d4a53964d8228f5af59">More...</a><br/></td></tr>
<tr class="separator:gacbeca5c70bbe5d4a53964d8228f5af59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac16496cd97bcbf037b476a0a9fa9617a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac16496cd97bcbf037b476a0a9fa9617a">XHDMIPHY1_TX_CONTROL_TXPRBSSEL_ALL_MASK</a></td></tr>
<tr class="memdesc:gac16496cd97bcbf037b476a0a9fa9617a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX PRBS select mask for all channels.  <a href="group__xhdmiphy1.html#gac16496cd97bcbf037b476a0a9fa9617a">More...</a><br/></td></tr>
<tr class="separator:gac16496cd97bcbf037b476a0a9fa9617a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b6c77d7be23b8078940af42b4a5e333"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3b6c77d7be23b8078940af42b4a5e333">XHDMIPHY1_TX_CONTROL_TXPRBSSEL_SHIFT</a>(Ch)&#160;&#160;&#160;(2 + (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga3b6c77d7be23b8078940af42b4a5e333"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX PRBS select shift for specific channel.  <a href="group__xhdmiphy1.html#ga3b6c77d7be23b8078940af42b4a5e333">More...</a><br/></td></tr>
<tr class="separator:ga3b6c77d7be23b8078940af42b4a5e333"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga362853eeabfb3af70089332c9ca557a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga362853eeabfb3af70089332c9ca557a3">XHDMIPHY1_TX_CONTROL_TXPRBSFORCEERR_MASK</a>(Ch)&#160;&#160;&#160;(0x20 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga362853eeabfb3af70089332c9ca557a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX PRBS force error mask for specific channel.  <a href="group__xhdmiphy1.html#ga362853eeabfb3af70089332c9ca557a3">More...</a><br/></td></tr>
<tr class="separator:ga362853eeabfb3af70089332c9ca557a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ab4289a507b75a1cb9f4df366191cd0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8ab4289a507b75a1cb9f4df366191cd0">XHDMIPHY1_TX_CONTROL_TXPRBSFORCEERR_ALL_MASK</a></td></tr>
<tr class="memdesc:ga8ab4289a507b75a1cb9f4df366191cd0"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX PRBS force error mask for all channels.  <a href="group__xhdmiphy1.html#ga8ab4289a507b75a1cb9f4df366191cd0">More...</a><br/></td></tr>
<tr class="separator:ga8ab4289a507b75a1cb9f4df366191cd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3068702d02086a91662755df0c63193b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3068702d02086a91662755df0c63193b">XHDMIPHY1_TX_BUFFER_BYPASS_TXPHDLYRESET_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga3068702d02086a91662755df0c63193b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX phase delay reset mask for specific channel.  <a href="group__xhdmiphy1.html#ga3068702d02086a91662755df0c63193b">More...</a><br/></td></tr>
<tr class="separator:ga3068702d02086a91662755df0c63193b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacf62af53a0ba13efefbe63c2cb44041"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaacf62af53a0ba13efefbe63c2cb44041">XHDMIPHY1_TX_BUFFER_BYPASS_TXPHALIGN_MASK</a>(Ch)&#160;&#160;&#160;(0x02 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gaacf62af53a0ba13efefbe63c2cb44041"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX phase align mask for specific channel.  <a href="group__xhdmiphy1.html#gaacf62af53a0ba13efefbe63c2cb44041">More...</a><br/></td></tr>
<tr class="separator:gaacf62af53a0ba13efefbe63c2cb44041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48dd3c6e27d9b5f9576e74036b027cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga48dd3c6e27d9b5f9576e74036b027cd7">XHDMIPHY1_TX_BUFFER_BYPASS_TXPHALIGNEN_MASK</a>(Ch)&#160;&#160;&#160;(0x04 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga48dd3c6e27d9b5f9576e74036b027cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX phase align enable mask for specific channel.  <a href="group__xhdmiphy1.html#ga48dd3c6e27d9b5f9576e74036b027cd7">More...</a><br/></td></tr>
<tr class="separator:ga48dd3c6e27d9b5f9576e74036b027cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4b59016643c205c7e6bc153dd705dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gafe4b59016643c205c7e6bc153dd705dc">XHDMIPHY1_TX_BUFFER_BYPASS_TXPHDLYPD_MASK</a>(Ch)&#160;&#160;&#160;(0x08 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gafe4b59016643c205c7e6bc153dd705dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX phase delay power down mask for specific channel.  <a href="group__xhdmiphy1.html#gafe4b59016643c205c7e6bc153dd705dc">More...</a><br/></td></tr>
<tr class="separator:gafe4b59016643c205c7e6bc153dd705dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab217c12b95120729d0116a0ef1d722c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab217c12b95120729d0116a0ef1d722c5">XHDMIPHY1_TX_BUFFER_BYPASS_TXPHINIT_MASK</a>(Ch)&#160;&#160;&#160;(0x10 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gab217c12b95120729d0116a0ef1d722c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX phase initialize mask for specific channel.  <a href="group__xhdmiphy1.html#gab217c12b95120729d0116a0ef1d722c5">More...</a><br/></td></tr>
<tr class="separator:gab217c12b95120729d0116a0ef1d722c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17ec8960feb1521f1307160d1492a399"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga17ec8960feb1521f1307160d1492a399">XHDMIPHY1_TX_BUFFER_BYPASS_TXDLYRESET_MASK</a>(Ch)&#160;&#160;&#160;(0x20 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga17ec8960feb1521f1307160d1492a399"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX delay reset mask for specific channel.  <a href="group__xhdmiphy1.html#ga17ec8960feb1521f1307160d1492a399">More...</a><br/></td></tr>
<tr class="separator:ga17ec8960feb1521f1307160d1492a399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga24f8180eefdcb6dceb9efd01cfdf989e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga24f8180eefdcb6dceb9efd01cfdf989e">XHDMIPHY1_TX_BUFFER_BYPASS_TXDLYBYPASS_MASK</a>(Ch)&#160;&#160;&#160;(0x40 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga24f8180eefdcb6dceb9efd01cfdf989e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX delay bypass mask for specific channel.  <a href="group__xhdmiphy1.html#ga24f8180eefdcb6dceb9efd01cfdf989e">More...</a><br/></td></tr>
<tr class="separator:ga24f8180eefdcb6dceb9efd01cfdf989e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80cc550f9b373fc7dd77193e00f2e2fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga80cc550f9b373fc7dd77193e00f2e2fa">XHDMIPHY1_TX_BUFFER_BYPASS_TXDLYEN_MASK</a>(Ch)&#160;&#160;&#160;(0x80 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga80cc550f9b373fc7dd77193e00f2e2fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX delay enable mask for specific channel.  <a href="group__xhdmiphy1.html#ga80cc550f9b373fc7dd77193e00f2e2fa">More...</a><br/></td></tr>
<tr class="separator:ga80cc550f9b373fc7dd77193e00f2e2fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a43aae97334733e3cab1f3c015a84c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga80a43aae97334733e3cab1f3c015a84c">XHDMIPHY1_TX_STATUS_TXPHALIGNDONE_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga80a43aae97334733e3cab1f3c015a84c"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX phase align done mask for specific channel.  <a href="group__xhdmiphy1.html#ga80a43aae97334733e3cab1f3c015a84c">More...</a><br/></td></tr>
<tr class="separator:ga80a43aae97334733e3cab1f3c015a84c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga562ef720a1543290b181675b60363ae1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga562ef720a1543290b181675b60363ae1">XHDMIPHY1_TX_STATUS_TXPHINITDONE_MASK</a>(Ch)&#160;&#160;&#160;(0x02 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga562ef720a1543290b181675b60363ae1"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX phase initialize done mask for specific channel.  <a href="group__xhdmiphy1.html#ga562ef720a1543290b181675b60363ae1">More...</a><br/></td></tr>
<tr class="separator:ga562ef720a1543290b181675b60363ae1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97f88eff7246d392e51b4968f6a2f242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga97f88eff7246d392e51b4968f6a2f242">XHDMIPHY1_TX_STATUS_TXDLYRESETDONE_MASK</a>(Ch)&#160;&#160;&#160;(0x04 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga97f88eff7246d392e51b4968f6a2f242"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX delay reset done mask for specific channel.  <a href="group__xhdmiphy1.html#ga97f88eff7246d392e51b4968f6a2f242">More...</a><br/></td></tr>
<tr class="separator:ga97f88eff7246d392e51b4968f6a2f242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf12c6a005c43f0f203a923f2fdcd65d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf12c6a005c43f0f203a923f2fdcd65d2">XHDMIPHY1_TX_STATUS_TXBUFSTATUS_MASK</a>(Ch)&#160;&#160;&#160;(0x18 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gaf12c6a005c43f0f203a923f2fdcd65d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX buffer status mask for specific channel.  <a href="group__xhdmiphy1.html#gaf12c6a005c43f0f203a923f2fdcd65d2">More...</a><br/></td></tr>
<tr class="separator:gaf12c6a005c43f0f203a923f2fdcd65d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac9d4c007c5520d29804ce2c70eb217ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac9d4c007c5520d29804ce2c70eb217ca">XHDMIPHY1_TX_STATUS_TXBUFSTATUS_SHIFT</a>(Ch)&#160;&#160;&#160;(3 + (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gac9d4c007c5520d29804ce2c70eb217ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX buffer status shift for specific channel.  <a href="group__xhdmiphy1.html#gac9d4c007c5520d29804ce2c70eb217ca">More...</a><br/></td></tr>
<tr class="separator:gac9d4c007c5520d29804ce2c70eb217ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9146c8d1b3e398291fe2e088ae6a8af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9146c8d1b3e398291fe2e088ae6a8af8">XHDMIPHY1_TX_DRIVER_TXDIFFCTRL_MASK</a>(Ch)&#160;&#160;&#160;(0x000F &lt;&lt; (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:ga9146c8d1b3e398291fe2e088ae6a8af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX differential control mask for specific channel.  <a href="group__xhdmiphy1.html#ga9146c8d1b3e398291fe2e088ae6a8af8">More...</a><br/></td></tr>
<tr class="separator:ga9146c8d1b3e398291fe2e088ae6a8af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga276b4a2ba021b7c0bb1653022c52d0cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga276b4a2ba021b7c0bb1653022c52d0cc">XHDMIPHY1_TX_DRIVER_TXDIFFCTRL_SHIFT</a>(Ch)&#160;&#160;&#160;(16 * ((Ch - 1) % 2))</td></tr>
<tr class="memdesc:ga276b4a2ba021b7c0bb1653022c52d0cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX differential control shift for specific channel.  <a href="group__xhdmiphy1.html#ga276b4a2ba021b7c0bb1653022c52d0cc">More...</a><br/></td></tr>
<tr class="separator:ga276b4a2ba021b7c0bb1653022c52d0cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6354016146e9b468f0f9aea751783eb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga6354016146e9b468f0f9aea751783eb4">XHDMIPHY1_TX_DRIVER_TXELECIDLE_MASK</a>(Ch)&#160;&#160;&#160;(0x0010 &lt;&lt; (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:ga6354016146e9b468f0f9aea751783eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX electrical idle mask for specific channel.  <a href="group__xhdmiphy1.html#ga6354016146e9b468f0f9aea751783eb4">More...</a><br/></td></tr>
<tr class="separator:ga6354016146e9b468f0f9aea751783eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c2fe8ddb903a0643bf34cb403e8936a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9c2fe8ddb903a0643bf34cb403e8936a">XHDMIPHY1_TX_DRIVER_TXELECIDLE_SHIFT</a>(Ch)&#160;&#160;&#160;(4 + (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:ga9c2fe8ddb903a0643bf34cb403e8936a"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX electrical idle shift for specific channel.  <a href="group__xhdmiphy1.html#ga9c2fe8ddb903a0643bf34cb403e8936a">More...</a><br/></td></tr>
<tr class="separator:ga9c2fe8ddb903a0643bf34cb403e8936a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaba5b5f846e258a6d969b4668f67e9d8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaba5b5f846e258a6d969b4668f67e9d8b">XHDMIPHY1_TX_DRIVER_TXINHIBIT_MASK</a>(Ch)&#160;&#160;&#160;(0x0020 &lt;&lt; (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:gaba5b5f846e258a6d969b4668f67e9d8b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX inhibit mask for specific channel.  <a href="group__xhdmiphy1.html#gaba5b5f846e258a6d969b4668f67e9d8b">More...</a><br/></td></tr>
<tr class="separator:gaba5b5f846e258a6d969b4668f67e9d8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa14e63e22c73d115942f8a94450e13b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaaa14e63e22c73d115942f8a94450e13b">XHDMIPHY1_TX_DRIVER_TXINHIBIT_SHIFT</a>(Ch)&#160;&#160;&#160;(5 + (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:gaaa14e63e22c73d115942f8a94450e13b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX inhibit shift for specific channel.  <a href="group__xhdmiphy1.html#gaaa14e63e22c73d115942f8a94450e13b">More...</a><br/></td></tr>
<tr class="separator:gaaa14e63e22c73d115942f8a94450e13b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d397ecbde2b854c7ea482ed1c3bd9bd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga9d397ecbde2b854c7ea482ed1c3bd9bd">XHDMIPHY1_TX_DRIVER_TXPOSTCURSOR_MASK</a>(Ch)&#160;&#160;&#160;(0x07C0 &lt;&lt; (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:ga9d397ecbde2b854c7ea482ed1c3bd9bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX post-cursor mask for specific channel.  <a href="group__xhdmiphy1.html#ga9d397ecbde2b854c7ea482ed1c3bd9bd">More...</a><br/></td></tr>
<tr class="separator:ga9d397ecbde2b854c7ea482ed1c3bd9bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga703cd458f471cb0ff1bdfc60ac12b838"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga703cd458f471cb0ff1bdfc60ac12b838">XHDMIPHY1_TX_DRIVER_TXPOSTCURSOR_SHIFT</a>(Ch)&#160;&#160;&#160;(6 + (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:ga703cd458f471cb0ff1bdfc60ac12b838"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX post-cursor shift for specific channel.  <a href="group__xhdmiphy1.html#ga703cd458f471cb0ff1bdfc60ac12b838">More...</a><br/></td></tr>
<tr class="separator:ga703cd458f471cb0ff1bdfc60ac12b838"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43d4d1c305e9f6d62923a7e5a09f0cd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga43d4d1c305e9f6d62923a7e5a09f0cd7">XHDMIPHY1_TX_DRIVER_TXPRECURSOR_MASK</a>(Ch)&#160;&#160;&#160;(0xF800 &lt;&lt; (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:ga43d4d1c305e9f6d62923a7e5a09f0cd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX pre-cursor mask for specific channel.  <a href="group__xhdmiphy1.html#ga43d4d1c305e9f6d62923a7e5a09f0cd7">More...</a><br/></td></tr>
<tr class="separator:ga43d4d1c305e9f6d62923a7e5a09f0cd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8285fb936cf4e0cc9192275c0beb9767"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga8285fb936cf4e0cc9192275c0beb9767">XHDMIPHY1_TX_DRIVER_TXPRECURSOR_SHIFT</a>(Ch)&#160;&#160;&#160;(11 + (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:ga8285fb936cf4e0cc9192275c0beb9767"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX pre-cursor shift for specific channel.  <a href="group__xhdmiphy1.html#ga8285fb936cf4e0cc9192275c0beb9767">More...</a><br/></td></tr>
<tr class="separator:ga8285fb936cf4e0cc9192275c0beb9767"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24e0d8a1cd0bb9591fb08e258b61737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad24e0d8a1cd0bb9591fb08e258b61737">XHDMIPHY1_TX_DRIVER_EXT_TXDIFFCTRL_MASK</a>(Ch)&#160;&#160;&#160;(0x0001 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gad24e0d8a1cd0bb9591fb08e258b61737"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX extended differential control mask for specific channel.  <a href="group__xhdmiphy1.html#gad24e0d8a1cd0bb9591fb08e258b61737">More...</a><br/></td></tr>
<tr class="separator:gad24e0d8a1cd0bb9591fb08e258b61737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6924e64e6ae86c1218e26ba4a8c417"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga0d6924e64e6ae86c1218e26ba4a8c417">XHDMIPHY1_TX_DRIVER_EXT_TXDIFFCTRL_SHIFT</a>(Ch)&#160;&#160;&#160;(8 * (Ch - 1))</td></tr>
<tr class="memdesc:ga0d6924e64e6ae86c1218e26ba4a8c417"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX extended differential control shift for specific channel.  <a href="group__xhdmiphy1.html#ga0d6924e64e6ae86c1218e26ba4a8c417">More...</a><br/></td></tr>
<tr class="separator:ga0d6924e64e6ae86c1218e26ba4a8c417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5fc5546aa5480891f42374dd1e2877e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5fc5546aa5480891f42374dd1e2877e7">XHDMIPHY1_TX_RATE_MASK</a>(Ch)&#160;&#160;&#160;(0x00FF &lt;&lt; (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:ga5fc5546aa5480891f42374dd1e2877e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX rate mask for specific channel.  <a href="group__xhdmiphy1.html#ga5fc5546aa5480891f42374dd1e2877e7">More...</a><br/></td></tr>
<tr class="separator:ga5fc5546aa5480891f42374dd1e2877e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf4213cdeaba318f7ae17fbac8fdd65e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gacf4213cdeaba318f7ae17fbac8fdd65e">XHDMIPHY1_TX_RATE_SHIFT</a>(Ch)&#160;&#160;&#160;(16 * ((Ch - 1) % 2))</td></tr>
<tr class="memdesc:gacf4213cdeaba318f7ae17fbac8fdd65e"><td class="mdescLeft">&#160;</td><td class="mdescRight">TX rate shift for specific channel.  <a href="group__xhdmiphy1.html#gacf4213cdeaba318f7ae17fbac8fdd65e">More...</a><br/></td></tr>
<tr class="separator:gacf4213cdeaba318f7ae17fbac8fdd65e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bd17d5eb4bc5f39bc97edf6f73479ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5bd17d5eb4bc5f39bc97edf6f73479ce">XHDMIPHY1_RX_RATE_MASK</a>(Ch)&#160;&#160;&#160;(0x00FF &lt;&lt; (16 * ((Ch - 1) % 2)))</td></tr>
<tr class="memdesc:ga5bd17d5eb4bc5f39bc97edf6f73479ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX rate mask for specific channel.  <a href="group__xhdmiphy1.html#ga5bd17d5eb4bc5f39bc97edf6f73479ce">More...</a><br/></td></tr>
<tr class="separator:ga5bd17d5eb4bc5f39bc97edf6f73479ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a8559f2be1d3fc276f664304b97fe9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga2a8559f2be1d3fc276f664304b97fe9a">XHDMIPHY1_RX_RATE_SHIFT</a>(Ch)&#160;&#160;&#160;(16 * ((Ch - 1) % 2))</td></tr>
<tr class="memdesc:ga2a8559f2be1d3fc276f664304b97fe9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX rate shift for specific channel.  <a href="group__xhdmiphy1.html#ga2a8559f2be1d3fc276f664304b97fe9a">More...</a><br/></td></tr>
<tr class="separator:ga2a8559f2be1d3fc276f664304b97fe9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25d36266b17791d4251e0cbd337e7278"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga25d36266b17791d4251e0cbd337e7278">XHDMIPHY1_RX_CONTROL_RX8B10BEN_MASK</a>(Ch)&#160;&#160;&#160;(0x02 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga25d36266b17791d4251e0cbd337e7278"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX 8B/10B enable mask for specific channel.  <a href="group__xhdmiphy1.html#ga25d36266b17791d4251e0cbd337e7278">More...</a><br/></td></tr>
<tr class="separator:ga25d36266b17791d4251e0cbd337e7278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65c5ab2772ec196c2260c872fb4e902b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga65c5ab2772ec196c2260c872fb4e902b">XHDMIPHY1_RX_CONTROL_RX8B10BEN_ALL_MASK</a></td></tr>
<tr class="memdesc:ga65c5ab2772ec196c2260c872fb4e902b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX 8B/10B enable mask for all channels.  <a href="group__xhdmiphy1.html#ga65c5ab2772ec196c2260c872fb4e902b">More...</a><br/></td></tr>
<tr class="separator:ga65c5ab2772ec196c2260c872fb4e902b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8dc23e5f4f7e97f828825f02c359390"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gac8dc23e5f4f7e97f828825f02c359390">XHDMIPHY1_RX_CONTROL_RXPOLARITY_MASK</a>(Ch)&#160;&#160;&#160;(0x04 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gac8dc23e5f4f7e97f828825f02c359390"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX polarity mask for specific channel.  <a href="group__xhdmiphy1.html#gac8dc23e5f4f7e97f828825f02c359390">More...</a><br/></td></tr>
<tr class="separator:gac8dc23e5f4f7e97f828825f02c359390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3880e30c4d9bcf753913f5c5700331e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga3880e30c4d9bcf753913f5c5700331e6">XHDMIPHY1_RX_CONTROL_RXPOLARITY_ALL_MASK</a></td></tr>
<tr class="memdesc:ga3880e30c4d9bcf753913f5c5700331e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX polarity mask for all channels.  <a href="group__xhdmiphy1.html#ga3880e30c4d9bcf753913f5c5700331e6">More...</a><br/></td></tr>
<tr class="separator:ga3880e30c4d9bcf753913f5c5700331e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b453ae5cecde2bb4ba1278d8da8a23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gae8b453ae5cecde2bb4ba1278d8da8a23">XHDMIPHY1_RX_CONTROL_RXPRBSCNTRESET_MASK</a>(Ch)&#160;&#160;&#160;(0x08 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gae8b453ae5cecde2bb4ba1278d8da8a23"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX PRBS counter reset mask for specific channel.  <a href="group__xhdmiphy1.html#gae8b453ae5cecde2bb4ba1278d8da8a23">More...</a><br/></td></tr>
<tr class="separator:gae8b453ae5cecde2bb4ba1278d8da8a23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab79e92f8404423e627e64a75c724222d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gab79e92f8404423e627e64a75c724222d">XHDMIPHY1_RX_CONTROL_RXPRBSSEL_MASK</a>(Ch)&#160;&#160;&#160;(0xF0 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gab79e92f8404423e627e64a75c724222d"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX PRBS select mask for specific channel.  <a href="group__xhdmiphy1.html#gab79e92f8404423e627e64a75c724222d">More...</a><br/></td></tr>
<tr class="separator:gab79e92f8404423e627e64a75c724222d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5da1777c226e530449e2598ea8ab15b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5da1777c226e530449e2598ea8ab15b2">XHDMIPHY1_RX_CONTROL_RXPRBSSEL_ALL_MASK</a></td></tr>
<tr class="memdesc:ga5da1777c226e530449e2598ea8ab15b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX PRBS select mask for all channels.  <a href="group__xhdmiphy1.html#ga5da1777c226e530449e2598ea8ab15b2">More...</a><br/></td></tr>
<tr class="separator:ga5da1777c226e530449e2598ea8ab15b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14229dcc0eb61bc516849a87a536c0ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga14229dcc0eb61bc516849a87a536c0ec">XHDMIPHY1_RX_CONTROL_RXPRBSSEL_SHIFT</a>(Ch)&#160;&#160;&#160;(4 + (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga14229dcc0eb61bc516849a87a536c0ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX PRBS select shift for specific channel.  <a href="group__xhdmiphy1.html#ga14229dcc0eb61bc516849a87a536c0ec">More...</a><br/></td></tr>
<tr class="separator:ga14229dcc0eb61bc516849a87a536c0ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada861bd8e55d50cacaadf5898c4fb64c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gada861bd8e55d50cacaadf5898c4fb64c">XHDMIPHY1_RX_STATUS_RXCDRLOCK_MASK</a>(Ch)&#160;&#160;&#160;(0x1 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gada861bd8e55d50cacaadf5898c4fb64c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX CDR lock mask for specific channel.  <a href="group__xhdmiphy1.html#gada861bd8e55d50cacaadf5898c4fb64c">More...</a><br/></td></tr>
<tr class="separator:gada861bd8e55d50cacaadf5898c4fb64c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc3d52c0dfe3cbf4729a0f5688fcb304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gabc3d52c0dfe3cbf4729a0f5688fcb304">XHDMIPHY1_RX_STATUS_RXBUFSTATUS_MASK</a>(Ch)&#160;&#160;&#160;(0xE &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gabc3d52c0dfe3cbf4729a0f5688fcb304"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX buffer status mask for specific channel.  <a href="group__xhdmiphy1.html#gabc3d52c0dfe3cbf4729a0f5688fcb304">More...</a><br/></td></tr>
<tr class="separator:gabc3d52c0dfe3cbf4729a0f5688fcb304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02b5da11a6e11bc0edc5232ab4571e32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga02b5da11a6e11bc0edc5232ab4571e32">XHDMIPHY1_RX_STATUS_RXBUFSTATUS_SHIFT</a>(Ch)&#160;&#160;&#160;(1 + (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga02b5da11a6e11bc0edc5232ab4571e32"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX buffer status shift for specific channel.  <a href="group__xhdmiphy1.html#ga02b5da11a6e11bc0edc5232ab4571e32">More...</a><br/></td></tr>
<tr class="separator:ga02b5da11a6e11bc0edc5232ab4571e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RX Equalizer and CDR control masks</div></td></tr>
<tr class="memitem:ga155d7fcf7931f1703e16c4686804560b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga155d7fcf7931f1703e16c4686804560b">XHDMIPHY1_RX_CONTROL_RXLPMEN_MASK</a>(Ch)&#160;&#160;&#160;(0x01 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga155d7fcf7931f1703e16c4686804560b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX LPM enable mask for specific channel.  <a href="group__xhdmiphy1.html#ga155d7fcf7931f1703e16c4686804560b">More...</a><br/></td></tr>
<tr class="separator:ga155d7fcf7931f1703e16c4686804560b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe85cce445923842c0158c996b2645e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gafe85cce445923842c0158c996b2645e5">XHDMIPHY1_RX_STATUS_RXCDRHOLD_MASK</a>(Ch)&#160;&#160;&#160;(0x02 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gafe85cce445923842c0158c996b2645e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX CDR hold mask for specific channel.  <a href="group__xhdmiphy1.html#gafe85cce445923842c0158c996b2645e5">More...</a><br/></td></tr>
<tr class="separator:gafe85cce445923842c0158c996b2645e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e7947017f11726441ff6360a7107598"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#ga5e7947017f11726441ff6360a7107598">XHDMIPHY1_RX_STATUS_RXOSOVRDEN_MASK</a>(Ch)&#160;&#160;&#160;(0x04 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:ga5e7947017f11726441ff6360a7107598"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX OS override enable mask for specific channel.  <a href="group__xhdmiphy1.html#ga5e7947017f11726441ff6360a7107598">More...</a><br/></td></tr>
<tr class="separator:ga5e7947017f11726441ff6360a7107598"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8e8da216e3b4c539b4e8d522eb802c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gaf8e8da216e3b4c539b4e8d522eb802c5">XHDMIPHY1_RX_STATUS_RXLPMLFKLOVRDEN_MASK</a>(Ch)&#160;&#160;&#160;(0x08 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gaf8e8da216e3b4c539b4e8d522eb802c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX LPM LFK override enable mask for specific channel.  <a href="group__xhdmiphy1.html#gaf8e8da216e3b4c539b4e8d522eb802c5">More...</a><br/></td></tr>
<tr class="separator:gaf8e8da216e3b4c539b4e8d522eb802c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6c2beb4a559a4200dc29cafa196d10b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__xhdmiphy1.html#gad6c2beb4a559a4200dc29cafa196d10b">XHDMIPHY1_RX_STATUS_RXLPMHFOVRDEN_MASK</a>(Ch)&#160;&#160;&#160;(0x10 &lt;&lt; (8 * (Ch - 1)))</td></tr>
<tr class="memdesc:gad6c2beb4a559a4200dc29cafa196d10b"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX LPM HF override enable mask for specific channel.  <a href="group__xhdmiphy1.html#gad6c2beb4a559a4200dc29cafa196d10b">More...</a><br/></td></tr>
<tr class="separator:gad6c2beb4a559a4200dc29cafa196d10b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register access macro definitions.</div></td></tr>
<tr class="memitem:ab823a99a19932f5d6a18ed1a39e02bcb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhdmiphy1__hw_8h.html#ab823a99a19932f5d6a18ed1a39e02bcb">XHdmiphy1_In32</a>&#160;&#160;&#160;Xil_In32</td></tr>
<tr class="memdesc:ab823a99a19932f5d6a18ed1a39e02bcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read 32-bit value from register.  <a href="#ab823a99a19932f5d6a18ed1a39e02bcb">More...</a><br/></td></tr>
<tr class="separator:ab823a99a19932f5d6a18ed1a39e02bcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c27db2c6a39be070be3b932e607655"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xhdmiphy1__hw_8h.html#a58c27db2c6a39be070be3b932e607655">XHdmiphy1_Out32</a>&#160;&#160;&#160;Xil_Out32</td></tr>
<tr class="memdesc:a58c27db2c6a39be070be3b932e607655"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write 32-bit value to register.  <a href="#a58c27db2c6a39be070be3b932e607655">More...</a><br/></td></tr>
<tr class="separator:a58c27db2c6a39be070be3b932e607655"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="ab823a99a19932f5d6a18ed1a39e02bcb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHdmiphy1_In32&#160;&#160;&#160;Xil_In32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read 32-bit value from register. </p>
<p>This macro provides a wrapper for reading 32-bit values from memory-mapped registers. It maps to the Xilinx library function Xil_In32.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Addr</td><td>Memory address to read from. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>32-bit value read from the specified address. </dd></dl>

</div>
</div>
<a class="anchor" id="a58c27db2c6a39be070be3b932e607655"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHdmiphy1_Out32&#160;&#160;&#160;Xil_Out32</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Write 32-bit value to register. </p>
<p>This macro provides a wrapper for writing 32-bit values to memory-mapped registers. It maps to the Xilinx library function Xil_Out32.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">Addr</td><td>Memory address to write to. </td></tr>
    <tr><td class="paramname">Data</td><td>32-bit value to write to the specified address. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="a962d997981e2e284c3c9dd0e8a9a5752"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHdmiphy1_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="xhdmiphy1__hw_8h.html#ab823a99a19932f5d6a18ed1a39e02bcb">XHdmiphy1_In32</a>((BaseAddress) + (RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This is a low-level function that reads from the specified register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to be read from.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The 32-bit value of the specified register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: u32 <a class="el" href="xhdmiphy1__hw_8h.html#a962d997981e2e284c3c9dd0e8a9a5752" title="This is a low-level function that reads from the specified register. ">XHdmiphy1_ReadReg(u32 BaseAddress, u32 RegOffset)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__xhdmiphy1.html#gaa113dd9ce96c346ef9b757947eb340fe">XHdmiphy1_ClkDetAccuracyRange()</a>, <a class="el" href="group__xhdmiphy1.html#gafaece55136a95db26cf37edcd53c96f8">XHdmiphy1_ClkDetCheckFreqZero()</a>, <a class="el" href="group__xhdmiphy1.html#gab2369998b0e4635bced93881e51cc8fe">XHdmiphy1_ClkDetEnable()</a>, <a class="el" href="group__xhdmiphy1.html#gac39e0926826a1e127514c8350ddcde21">XHdmiphy1_ClkDetFreqReset()</a>, <a class="el" href="group__xhdmiphy1.html#gabb75647ab6dfd99febccba18593e86d8">XHdmiphy1_ClkDetGetRefClkFreqHz()</a>, <a class="el" href="group__xhdmiphy1.html#ga5a055146c6b3aa1da1991a0041dc11f7">XHdmiphy1_ClkDetSetFreqLockThreshold()</a>, <a class="el" href="group__xhdmiphy1.html#gac2f877b2581399c3344d1555d05df2df">XHdmiphy1_ClkDetTimerClear()</a>, <a class="el" href="group__xhdmiphy1.html#gab511031505e9679f2bd243d68eb725f4">XHdmiphy1_Clkout1OBufTdsEnable()</a>, <a class="el" href="group__xhdmiphy1.html#ga7b7a69d580eaac17960b977851aead25">XHdmiphy1_DruEnable()</a>, <a class="el" href="group__xhdmiphy1.html#gae2d190888890d12b1524b5d5065e5e57">XHdmiphy1_DruGetRefClkFreqHz()</a>, <a class="el" href="group__xhdmiphy1.html#gab5da59924fa5189f7141d950e6d31a50">XHdmiphy1_DruGetVersion()</a>, <a class="el" href="group__xhdmiphy1.html#ga5ccf265013fcb1e013775dc9a8563c87">XHdmiphy1_DruReset()</a>, <a class="el" href="group__xhdmiphy1.html#gaa91560e5b99db9d90042b548a76da7a6">XHdmiphy1_GetSysClkDataSel()</a>, <a class="el" href="group__xhdmiphy1.html#gabf0e7c8a542401ba275640fabee19940">XHdmiphy1_GetSysClkOutSel()</a>, <a class="el" href="group__xhdmiphy1.html#gaf6a4e05c5b6141f00bdfa2ae1f30b15a">XHdmiphy1_GetVersion()</a>, <a class="el" href="group__xhdmiphy1.html#gaff834a7a15854c09af35144299a4f980">XHdmiphy1_GtUserRdyEnable()</a>, <a class="el" href="group__xhdmiphy1.html#ga16dfea31e43d9da2c4c00cd0785b6248">XHdmiphy1_HdmiDebugInfo()</a>, <a class="el" href="group__xhdmiphy1.html#gae9070f7158ccb8538edf80a5ec4c8da6">XHdmiphy1_HdmiGtDruModeEnable()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#a0c603299dc1bafabcf0ecfe920bd412b">XHdmiphy1_HdmiGtRxResetDoneLockHandler()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#ad65db64a87467172db631b182c2ddd2d">XHdmiphy1_HdmiGtTxResetDoneLockHandler()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#a80cae1429b5d37ffec8de9763de00f56">XHdmiphy1_HdmiRxClkDetFreqChangeHandler()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#afc3e2c76a28022e9d12a96990cc2fc83">XHdmiphy1_HdmiTxClkDetFreqChangeHandler()</a>, <a class="el" href="group__xhdmiphy1.html#ga57aac6b723825d9999dc5419d067bda3">XHdmiphy1_IBufDsEnable()</a>, <a class="el" href="group__xhdmiphy1.html#gacb93fcb29ad3045d260d3fbbaa0be81e">XHdmiphy1_InterruptHandler()</a>, <a class="el" href="group__xhdmiphy1.html#gabb09df5f9b1e2f799160dd944d8ae935">XHdmiphy1_IntrDisable()</a>, <a class="el" href="group__xhdmiphy1.html#gaf1923a89392fcc152f571818d2ad564f">XHdmiphy1_IntrEnable()</a>, <a class="el" href="group__xhdmiphy1.html#gac05b90ab984e726f1ddde5cf265915d9">XHdmiphy1_IsPllLocked()</a>, <a class="el" href="group__xhdmiphy1.html#ga0b46b7c2c9c6d5fbe7e7c2a6d226b985">XHdmiphy1_MmcmLocked()</a>, <a class="el" href="group__xhdmiphy1.html#ga6d652ca1a4650bc5a2762d381a110f6b">XHdmiphy1_MmcmLockedMaskEnable()</a>, <a class="el" href="group__xhdmiphy1.html#ga13859cf616b98f6d37336128b9f3f21a">XHdmiphy1_MmcmPowerDown()</a>, <a class="el" href="group__xhdmiphy1.html#ga47707c2203c7788afdfb22fe1ae438db">XHdmiphy1_MmcmReset()</a>, <a class="el" href="group__xhdmiphy1.html#ga2b93ca125219d62f19817168267ddfc5">XHdmiphy1_MmcmSetClkinsel()</a>, <a class="el" href="group__xhdmiphy1.html#gafe6529e3429c7199f87f7f8fc7f43fe0">XHdmiphy1_PatgenEnable()</a>, <a class="el" href="group__xhdmiphy1.html#ga51d10d93fa76ebe0c031600b61955d4d">XHdmiphy1_PatgenSetRatio()</a>, <a class="el" href="group__xhdmiphy1.html#gaf1fbb7de9d26abab7332a62932be9d85">XHdmiphy1_PowerDownGtPll()</a>, <a class="el" href="group__xhdmiphy1.html#ga8dc19df05e15d413e62ff62d2c22c023">XHdmiphy1_RegisterDebug()</a>, <a class="el" href="group__xhdmiphy1.html#ga7f1f22be7f2029c396c015e322475790">XHdmiphy1_ResetGtPll()</a>, <a class="el" href="group__xhdmiphy1.html#ga117b1b06a6044a0574731e960e8e304a">XHdmiphy1_ResetGtTxRx()</a>, <a class="el" href="group__xhdmiphy1.html#ga08947cfedb541b7f95242c82ee60a8c5">XHdmiphy1_SelfTest()</a>, <a class="el" href="group__xhdmiphy1.html#gafb115f999643adac66932d6c4a44de1c">XHdmiphy1_SetBufgGtDiv()</a>, <a class="el" href="group__xhdmiphy1.html#ga615fe597062a12b286153f2ee8007e91">XHdmiphy1_SetPolarity()</a>, <a class="el" href="group__xhdmiphy1.html#ga041ec28c400f1b4cb662d9670e0feff3">XHdmiphy1_SetPrbsSel()</a>, <a class="el" href="group__xhdmiphy1.html#ga704b9c7161c4ac92beaa07113caaa36c">XHdmiphy1_SetRxLpm()</a>, <a class="el" href="group__xhdmiphy1.html#ga755a209f0abe848a3508017f83ad4c62">XHdmiphy1_SetTxPostCursor()</a>, <a class="el" href="group__xhdmiphy1.html#gad9dd0d271c9be7416e55adc535257cea">XHdmiphy1_SetTxPreEmphasis()</a>, <a class="el" href="group__xhdmiphy1.html#gaa01b2c0214336ba205fcac3c8fd7675d">XHdmiphy1_SetTxVoltageSwing()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#a355efb9fbbf8e3d0102738e912971bca">XHdmiphy1_TxAlignReset()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#a579cfbb41fbd51477dd902f9a1758826">XHdmiphy1_TxAlignStart()</a>, and <a class="el" href="group__xhdmiphy1.html#gae474ac8f1f2997229ec25e7584a4b827">XHdmiphy1_TxPrbsForceError()</a>.</p>

</div>
</div>
<a class="anchor" id="a9e65226a4b7cf835cf8555e84d895555"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XHdmiphy1_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">Data&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;<a class="el" href="xhdmiphy1__hw_8h.html#a58c27db2c6a39be070be3b932e607655">XHdmiphy1_Out32</a>((BaseAddress) + (RegOffset), (Data))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This is a low-level function that writes to the specified register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">BaseAddress</td><td>is the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>is the register offset to write to. </td></tr>
    <tr><td class="paramname">Data</td><td>is the 32-bit data to write to the specified register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-style signature: void <a class="el" href="xhdmiphy1__hw_8h.html#a9e65226a4b7cf835cf8555e84d895555" title="This is a low-level function that writes to the specified register. ">XHdmiphy1_WriteReg(u32 BaseAddress, u32 RegOffset, u32 Data)</a> </dd></dl>

<p>Referenced by <a class="el" href="group__xhdmiphy1.html#gaa113dd9ce96c346ef9b757947eb340fe">XHdmiphy1_ClkDetAccuracyRange()</a>, <a class="el" href="group__xhdmiphy1.html#gab2369998b0e4635bced93881e51cc8fe">XHdmiphy1_ClkDetEnable()</a>, <a class="el" href="group__xhdmiphy1.html#gac39e0926826a1e127514c8350ddcde21">XHdmiphy1_ClkDetFreqReset()</a>, <a class="el" href="group__xhdmiphy1.html#ga5a055146c6b3aa1da1991a0041dc11f7">XHdmiphy1_ClkDetSetFreqLockThreshold()</a>, <a class="el" href="group__xhdmiphy1.html#ga46cb7e8a6cc10a61bbfb7126f85e8cec">XHdmiphy1_ClkDetSetFreqTimeout()</a>, <a class="el" href="group__xhdmiphy1.html#gac2f877b2581399c3344d1555d05df2df">XHdmiphy1_ClkDetTimerClear()</a>, <a class="el" href="group__xhdmiphy1.html#gacbffa1bd1304f2f69a32aa1a22573052">XHdmiphy1_ClkDetTimerLoad()</a>, <a class="el" href="group__xhdmiphy1.html#gab511031505e9679f2bd243d68eb725f4">XHdmiphy1_Clkout1OBufTdsEnable()</a>, <a class="el" href="group__xhdmiphy1.html#ga7b7a69d580eaac17960b977851aead25">XHdmiphy1_DruEnable()</a>, <a class="el" href="group__xhdmiphy1.html#ga5ccf265013fcb1e013775dc9a8563c87">XHdmiphy1_DruReset()</a>, <a class="el" href="group__xhdmiphy1.html#ga02899710d93b44ffa5d6f87637d67809">XHdmiphy1_DruSetCenterFreqHz()</a>, <a class="el" href="group__xhdmiphy1.html#gaff834a7a15854c09af35144299a4f980">XHdmiphy1_GtUserRdyEnable()</a>, <a class="el" href="group__xhdmiphy1.html#gaa15dd35a9b1670aab091738d3ecca9df">XHdmiphy1_Hdmi_CfgInitialize()</a>, <a class="el" href="group__xhdmiphy1.html#gae9070f7158ccb8538edf80a5ec4c8da6">XHdmiphy1_HdmiGtDruModeEnable()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#a0c603299dc1bafabcf0ecfe920bd412b">XHdmiphy1_HdmiGtRxResetDoneLockHandler()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#ad65db64a87467172db631b182c2ddd2d">XHdmiphy1_HdmiGtTxResetDoneLockHandler()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#a80cae1429b5d37ffec8de9763de00f56">XHdmiphy1_HdmiRxClkDetFreqChangeHandler()</a>, <a class="el" href="xhdmiphy1__hdmi__intr_8c.html#afc3e2c76a28022e9d12a96990cc2fc83">XHdmiphy1_HdmiTxClkDetFreqChangeHandler()</a>, <a class="el" href="group__xhdmiphy1.html#ga57aac6b723825d9999dc5419d067bda3">XHdmiphy1_IBufDsEnable()</a>, <a class="el" href="group__xhdmiphy1.html#gabb09df5f9b1e2f799160dd944d8ae935">XHdmiphy1_IntrDisable()</a>, <a class="el" href="group__xhdmiphy1.html#gaf1923a89392fcc152f571818d2ad564f">XHdmiphy1_IntrEnable()</a>, <a class="el" href="group__xhdmiphy1.html#ga6d652ca1a4650bc5a2762d381a110f6b">XHdmiphy1_MmcmLockedMaskEnable()</a>, <a class="el" href="group__xhdmiphy1.html#ga13859cf616b98f6d37336128b9f3f21a">XHdmiphy1_MmcmPowerDown()</a>, <a class="el" href="group__xhdmiphy1.html#ga47707c2203c7788afdfb22fe1ae438db">XHdmiphy1_MmcmReset()</a>, <a class="el" href="group__xhdmiphy1.html#ga2b93ca125219d62f19817168267ddfc5">XHdmiphy1_MmcmSetClkinsel()</a>, <a class="el" href="group__xhdmiphy1.html#gafe6529e3429c7199f87f7f8fc7f43fe0">XHdmiphy1_PatgenEnable()</a>, <a class="el" href="group__xhdmiphy1.html#ga51d10d93fa76ebe0c031600b61955d4d">XHdmiphy1_PatgenSetRatio()</a>, <a class="el" href="group__xhdmiphy1.html#gaf1fbb7de9d26abab7332a62932be9d85">XHdmiphy1_PowerDownGtPll()</a>, <a class="el" href="group__xhdmiphy1.html#ga7f1f22be7f2029c396c015e322475790">XHdmiphy1_ResetGtPll()</a>, <a class="el" href="group__xhdmiphy1.html#ga117b1b06a6044a0574731e960e8e304a">XHdmiphy1_ResetGtTxRx()</a>, <a class="el" href="group__xhdmiphy1.html#gafb115f999643adac66932d6c4a44de1c">XHdmiphy1_SetBufgGtDiv()</a>, <a class="el" href="group__xhdmiphy1.html#ga615fe597062a12b286153f2ee8007e91">XHdmiphy1_SetPolarity()</a>, <a class="el" href="group__xhdmiphy1.html#ga041ec28c400f1b4cb662d9670e0feff3">XHdmiphy1_SetPrbsSel()</a>, <a class="el" href="group__xhdmiphy1.html#ga704b9c7161c4ac92beaa07113caaa36c">XHdmiphy1_SetRxLpm()</a>, <a class="el" href="group__xhdmiphy1.html#ga755a209f0abe848a3508017f83ad4c62">XHdmiphy1_SetTxPostCursor()</a>, <a class="el" href="group__xhdmiphy1.html#gad9dd0d271c9be7416e55adc535257cea">XHdmiphy1_SetTxPreEmphasis()</a>, <a class="el" href="group__xhdmiphy1.html#gaa01b2c0214336ba205fcac3c8fd7675d">XHdmiphy1_SetTxVoltageSwing()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#a355efb9fbbf8e3d0102738e912971bca">XHdmiphy1_TxAlignReset()</a>, <a class="el" href="xhdmiphy1__hdmi_8c.html#a579cfbb41fbd51477dd902f9a1758826">XHdmiphy1_TxAlignStart()</a>, <a class="el" href="group__xhdmiphy1.html#gae474ac8f1f2997229ec25e7584a4b827">XHdmiphy1_TxPrbsForceError()</a>, and <a class="el" href="group__xhdmiphy1.html#ga0fa2836b8aac17e187bf1e01a462001a">XHdmiphy1_WriteCfgRefClkSelReg()</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
	<p class="footer">&copy; Copyright 2015-2022 Xilinx, Inc. All Rights Reserved.</p>
	<p class="footer">&copy; Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.</p>
</div>
</body>
</html>
