void T_1 F_1 ( struct V_1 * V_2 )\r\n{\r\nif ( ! V_2 )\r\nreturn;\r\nV_3 = * V_2 ;\r\nF_2 ( & V_4 ) ;\r\n}\r\nvoid T_1 F_1 ( struct V_1 * V_2 ) {}\r\nvoid T_1 F_3 ( struct V_5 * V_2 )\r\n{\r\nif ( ! V_2 )\r\nreturn;\r\nif ( V_2 -> V_6 ) {\r\nF_4 ( V_2 -> V_6 , 0 ) ;\r\nF_5 ( V_2 -> V_6 , 1 ) ;\r\n}\r\nV_7 = * V_2 ;\r\nF_2 ( & V_8 ) ;\r\n}\r\nvoid T_1 F_3 ( struct V_5 * V_2 ) {}\r\nvoid T_1 F_6 ( struct V_9 * V_2 )\r\n{\r\nif ( ! V_2 )\r\nreturn;\r\nif ( V_2 -> V_10 ) {\r\nF_4 ( V_2 -> V_10 , 0 ) ;\r\nF_5 ( V_2 -> V_10 , 1 ) ;\r\n}\r\nF_7 ( V_11 , 0 ) ;\r\nF_7 ( V_12 , 0 ) ;\r\nF_7 ( V_13 , 0 ) ;\r\nF_7 ( V_14 , 0 ) ;\r\nF_7 ( V_15 , 0 ) ;\r\nF_7 ( V_16 , 0 ) ;\r\nF_7 ( V_17 , 0 ) ;\r\nF_7 ( V_18 , 0 ) ;\r\nF_7 ( V_19 , 0 ) ;\r\nF_7 ( V_20 , 0 ) ;\r\nif ( ! V_2 -> V_21 ) {\r\nF_8 ( V_22 , 0 ) ;\r\nF_8 ( V_23 , 0 ) ;\r\nF_8 ( V_24 , 0 ) ;\r\nF_8 ( V_25 , 0 ) ;\r\nF_8 ( V_26 , 0 ) ;\r\nF_8 ( V_27 , 0 ) ;\r\nF_8 ( V_28 , 0 ) ;\r\nF_8 ( V_29 , 0 ) ;\r\n}\r\nV_30 = * V_2 ;\r\nF_2 ( & V_31 ) ;\r\n}\r\nvoid T_1 F_6 ( struct V_9 * V_2 ) {}\r\nvoid T_1 F_9 ( short V_32 , struct V_33 * V_2 )\r\n{\r\nif ( ! V_2 )\r\nreturn;\r\nif ( V_2 -> V_34 ) {\r\nF_4 ( V_2 -> V_34 , 1 ) ;\r\nF_5 ( V_2 -> V_34 , 1 ) ;\r\n}\r\nif ( V_2 -> V_35 )\r\nF_4 ( V_2 -> V_35 , 1 ) ;\r\nif ( V_2 -> V_36 )\r\nF_10 ( V_2 -> V_36 , 0 ) ;\r\nF_7 ( V_37 , 0 ) ;\r\nif ( V_2 -> V_38 ) {\r\nF_8 ( V_39 , 1 ) ;\r\nF_8 ( V_40 , 1 ) ;\r\nif ( V_2 -> V_41 ) {\r\nF_8 ( V_42 , 1 ) ;\r\nF_8 ( V_43 , 1 ) ;\r\nF_8 ( V_44 , 1 ) ;\r\n}\r\n} else {\r\nF_7 ( V_45 , 1 ) ;\r\nF_7 ( V_46 , 1 ) ;\r\nif ( V_2 -> V_41 ) {\r\nF_7 ( V_47 , 1 ) ;\r\nF_7 ( V_48 , 1 ) ;\r\nF_7 ( V_49 , 1 ) ;\r\n}\r\n}\r\nV_50 = * V_2 ;\r\nF_2 ( & V_51 ) ;\r\n}\r\nvoid T_1 F_9 ( short V_32 , struct V_33 * V_2 ) {}\r\nvoid T_1 F_11 ( short V_32 , struct V_52 * V_2 )\r\n{\r\nunsigned int V_53 ;\r\nunsigned int V_54 = 0 ;\r\nif ( ! V_2 )\r\nreturn;\r\nfor ( V_53 = 0 ; V_53 < V_55 ; V_53 ++ ) {\r\nif ( V_2 -> V_56 [ V_53 ] . V_57 ) {\r\nif ( V_2 -> V_56 [ V_53 ] . V_58 ) {\r\nF_4 ( V_2 -> V_56 [ V_53 ] . V_58 , 1 ) ;\r\nF_5 ( V_2 -> V_56 [ V_53 ] . V_58 , 1 ) ;\r\n}\r\nif ( V_2 -> V_56 [ V_53 ] . V_35 )\r\nF_4 ( V_2 -> V_56 [ V_53 ] . V_35 , 1 ) ;\r\nswitch ( V_53 ) {\r\ncase 0 :\r\nF_7 ( V_45 , 1 ) ;\r\nF_7 ( V_46 , 1 ) ;\r\nif ( V_2 -> V_56 [ V_53 ] . V_57 == 4 ) {\r\nF_7 ( V_47 , 1 ) ;\r\nF_7 ( V_48 , 1 ) ;\r\nF_7 ( V_49 , 1 ) ;\r\n}\r\nV_54 ++ ;\r\nbreak;\r\ncase 1 :\r\nF_8 ( V_39 , 1 ) ;\r\nF_8 ( V_40 , 1 ) ;\r\nif ( V_2 -> V_56 [ V_53 ] . V_57 == 4 ) {\r\nF_8 ( V_42 , 1 ) ;\r\nF_8 ( V_43 , 1 ) ;\r\nF_8 ( V_44 , 1 ) ;\r\n}\r\nV_54 ++ ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_59\r\nL_1 , V_53 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( V_54 ) {\r\nF_7 ( V_37 , 0 ) ;\r\nV_50 = * V_2 ;\r\nF_2 ( & V_51 ) ;\r\n}\r\n}\r\nvoid T_1 F_11 ( short V_32 , struct V_52 * V_2 ) {}\r\nvoid T_1 F_13 ( struct V_60 * V_2 )\r\n{\r\nunsigned long V_61 ;\r\nif ( ! V_2 )\r\nreturn;\r\nV_61 = F_14 ( V_62 ) ;\r\nF_15 ( V_62 , V_61 | V_63 ) ;\r\nif ( V_2 -> V_64 )\r\nF_10 ( V_2 -> V_64 , 1 ) ;\r\nif ( V_2 -> V_65 )\r\nF_4 ( V_2 -> V_65 , 1 ) ;\r\nif ( V_2 -> V_34 )\r\nF_4 ( V_2 -> V_34 , 1 ) ;\r\nV_66 = * V_2 ;\r\nF_2 ( & V_67 ) ;\r\n}\r\nvoid T_1 F_13 ( struct V_60 * V_2 ) {}\r\nvoid T_1 F_16 ( struct V_68 * V_69 , int V_70 )\r\n{\r\nF_17 ( V_27 , 1 ) ;\r\nF_18 ( V_27 , 1 ) ;\r\nF_17 ( V_28 , 1 ) ;\r\nF_18 ( V_28 , 1 ) ;\r\nF_19 ( 0 , V_69 , V_70 ) ;\r\nF_2 ( & V_71 ) ;\r\n}\r\nvoid T_1 F_16 ( struct V_68 * V_69 , int V_70 )\r\n{\r\nF_7 ( V_27 , 0 ) ;\r\nF_18 ( V_27 , 1 ) ;\r\nF_7 ( V_28 , 0 ) ;\r\nF_18 ( V_28 , 1 ) ;\r\nF_19 ( 0 , V_69 , V_70 ) ;\r\nF_2 ( & V_71 ) ;\r\n}\r\nvoid T_1 F_16 ( struct V_68 * V_69 , int V_70 ) {}\r\nvoid T_1 F_20 ( struct V_72 * V_69 , int V_70 )\r\n{\r\nint V_53 ;\r\nunsigned long V_73 ;\r\nshort V_74 = 0 ;\r\nshort V_75 = 0 ;\r\nfor ( V_53 = 0 ; V_53 < V_70 ; V_53 ++ ) {\r\nif ( V_69 [ V_53 ] . V_76 )\r\nV_73 = ( unsigned long ) V_69 [ V_53 ] . V_76 ;\r\nelse if ( V_69 [ V_53 ] . V_77 == 0 )\r\nV_73 = V_78 [ V_69 [ V_53 ] . V_79 ] ;\r\nelse\r\nV_73 = V_80 [ V_69 [ V_53 ] . V_79 ] ;\r\nif ( V_69 [ V_53 ] . V_77 == 0 )\r\nV_74 = 1 ;\r\nelse\r\nV_75 = 1 ;\r\nF_10 ( V_73 , 1 ) ;\r\nV_69 [ V_53 ] . V_76 = ( void * ) V_73 ;\r\n}\r\nF_21 ( V_69 , V_70 ) ;\r\nif ( V_74 ) {\r\nF_7 ( V_40 , 0 ) ;\r\nF_7 ( V_39 , 0 ) ;\r\nF_7 ( V_81 , 0 ) ;\r\nF_2 ( & V_82 ) ;\r\n}\r\nif ( V_75 ) {\r\nF_7 ( V_83 , 0 ) ;\r\nF_7 ( V_84 , 0 ) ;\r\nF_7 ( V_85 , 0 ) ;\r\nF_2 ( & V_86 ) ;\r\n}\r\n}\r\nvoid T_1 F_20 ( struct V_72 * V_69 , int V_70 ) {}\r\nstatic void T_1 F_22 ( void )\r\n{\r\nF_2 ( & V_87 ) ;\r\nF_2 ( & V_88 ) ;\r\n}\r\nstatic void T_1 F_22 ( void ) { }\r\nstatic void T_1 F_23 ( void )\r\n{\r\nF_2 ( & V_89 ) ;\r\n}\r\nstatic void T_1 F_24 ( void )\r\n{\r\nF_2 ( & V_90 ) ;\r\n}\r\nstatic void T_1 F_24 ( void ) {}\r\nstatic inline void F_25 ( unsigned V_91 )\r\n{\r\nif ( V_91 & V_92 )\r\nF_7 ( V_93 , 1 ) ;\r\nif ( V_91 & V_94 )\r\nF_7 ( V_95 , 1 ) ;\r\nif ( V_91 & V_96 )\r\nF_7 ( V_97 , 1 ) ;\r\nif ( V_91 & V_98 )\r\nF_7 ( V_99 , 1 ) ;\r\nif ( V_91 & V_100 )\r\nF_7 ( V_101 , 1 ) ;\r\nif ( V_91 & V_102 )\r\nF_7 ( V_103 , 1 ) ;\r\n}\r\nvoid T_1 F_26 ( unsigned V_104 , unsigned V_91 )\r\n{\r\nstruct V_105 * V_106 ;\r\nswitch ( V_104 ) {\r\ncase V_107 :\r\nV_106 = & V_108 ;\r\nF_25 ( V_91 ) ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nF_2 ( V_106 ) ;\r\n}\r\nvoid T_1 F_26 ( unsigned V_104 , unsigned V_91 ) {}\r\nstatic inline void F_27 ( void )\r\n{\r\nF_7 ( V_109 , 0 ) ;\r\nF_7 ( V_110 , 1 ) ;\r\n}\r\nstatic inline void F_28 ( unsigned V_91 )\r\n{\r\nF_7 ( V_111 , 1 ) ;\r\nF_7 ( V_112 , 0 ) ;\r\nif ( V_91 & V_113 )\r\nF_7 ( V_114 , 0 ) ;\r\nif ( V_91 & V_115 )\r\nF_7 ( V_116 , 0 ) ;\r\nif ( V_91 & V_117 )\r\nF_7 ( V_118 , 0 ) ;\r\nif ( V_91 & V_119 )\r\nF_7 ( V_120 , 0 ) ;\r\nif ( V_91 & V_121 )\r\nF_7 ( V_122 , 0 ) ;\r\nif ( V_91 & V_123 )\r\nF_7 ( V_124 , 0 ) ;\r\n}\r\nstatic inline void F_29 ( unsigned V_91 )\r\n{\r\nF_7 ( V_125 , 1 ) ;\r\nF_7 ( V_126 , 0 ) ;\r\nif ( V_91 & V_113 )\r\nF_7 ( V_127 , 0 ) ;\r\nif ( V_91 & V_115 )\r\nF_7 ( V_128 , 0 ) ;\r\n}\r\nstatic inline void F_30 ( unsigned V_91 )\r\n{\r\nF_7 ( V_129 , 1 ) ;\r\nF_7 ( V_130 , 0 ) ;\r\nif ( V_91 & V_113 )\r\nF_7 ( V_43 , 0 ) ;\r\nif ( V_91 & V_115 )\r\nF_7 ( V_42 , 0 ) ;\r\n}\r\nstatic inline void F_31 ( unsigned V_91 )\r\n{\r\nF_7 ( V_131 , 1 ) ;\r\nF_7 ( V_132 , 0 ) ;\r\nif ( V_91 & V_113 )\r\nF_8 ( V_133 , 0 ) ;\r\nif ( V_91 & V_115 )\r\nF_8 ( V_134 , 0 ) ;\r\n}\r\nstatic inline void F_32 ( void )\r\n{\r\nF_8 ( V_135 , 1 ) ;\r\nF_8 ( V_136 , 0 ) ;\r\n}\r\nstatic inline void F_33 ( void )\r\n{\r\nF_7 ( V_137 , 1 ) ;\r\nF_7 ( V_138 , 0 ) ;\r\n}\r\nvoid T_1 F_34 ( unsigned V_104 , unsigned V_139 , unsigned V_91 )\r\n{\r\nstruct V_105 * V_106 ;\r\nstruct V_140 * V_141 ;\r\nswitch ( V_104 ) {\r\ncase 0 :\r\nV_106 = & V_142 ;\r\nF_27 () ;\r\nbreak;\r\ncase V_143 :\r\nV_106 = & V_144 ;\r\nF_28 ( V_91 ) ;\r\nbreak;\r\ncase V_145 :\r\nV_106 = & V_146 ;\r\nF_29 ( V_91 ) ;\r\nbreak;\r\ncase V_147 :\r\nV_106 = & V_148 ;\r\nF_30 ( V_91 ) ;\r\nbreak;\r\ncase V_149 :\r\nV_106 = & V_150 ;\r\nF_31 ( V_91 ) ;\r\nbreak;\r\ncase V_151 :\r\nV_106 = & V_152 ;\r\nF_32 () ;\r\nbreak;\r\ncase V_153 :\r\nV_106 = & V_154 ;\r\nF_33 () ;\r\nbreak;\r\ndefault:\r\nreturn;\r\n}\r\nV_141 = V_106 -> V_155 . V_156 ;\r\nV_141 -> V_157 = V_139 ;\r\nif ( V_139 < V_158 )\r\nV_159 [ V_139 ] = V_106 ;\r\n}\r\nvoid T_1 F_35 ( unsigned V_139 )\r\n{\r\nif ( V_139 < V_158 ) {\r\nV_160 = V_159 [ V_139 ] ;\r\nF_36 ( V_159 [ V_139 ] -> V_104 ) ;\r\n}\r\n}\r\nvoid T_1 F_37 ( void )\r\n{\r\nint V_53 ;\r\nfor ( V_53 = 0 ; V_53 < V_158 ; V_53 ++ ) {\r\nif ( V_159 [ V_53 ] )\r\nF_2 ( V_159 [ V_53 ] ) ;\r\n}\r\nif ( ! V_160 )\r\nF_12 ( V_161 L_2 ) ;\r\n}\r\nvoid T_1 F_34 ( unsigned V_104 , unsigned V_139 , unsigned V_91 ) {}\r\nvoid T_1 F_35 ( unsigned V_139 ) {}\r\nvoid T_1 F_37 ( void ) {}\r\nvoid T_1 F_38 ( struct V_162 * V_2 )\r\n{\r\nstruct V_105 * V_106 ;\r\nunsigned long V_61 ;\r\nif ( ! V_2 )\r\nreturn;\r\nV_61 = F_14 ( V_62 ) ;\r\nswitch ( V_2 -> V_163 ) {\r\ncase 4 :\r\nF_18 ( V_133 , 0 ) ;\r\nF_7 ( V_133 , 0 ) ;\r\nV_61 |= V_164 ;\r\nV_165 = * V_2 ;\r\nV_106 = & V_166 ;\r\nbreak;\r\ncase 5 :\r\nF_18 ( V_167 , 0 ) ;\r\nF_7 ( V_167 , 0 ) ;\r\nV_61 |= V_168 ;\r\nV_169 = * V_2 ;\r\nV_106 = & V_170 ;\r\nbreak;\r\ndefault:\r\nF_12 ( V_59 L_3 ,\r\nV_2 -> V_163 ) ;\r\nreturn;\r\n}\r\nF_15 ( V_62 , V_61 ) ;\r\nif ( V_2 -> V_171 ) {\r\nF_18 ( V_2 -> V_171 , 0 ) ;\r\nF_10 ( V_2 -> V_171 , 1 ) ;\r\n}\r\nif ( V_2 -> V_172 ) {\r\nF_4 ( V_2 -> V_172 , 0 ) ;\r\nF_5 ( V_2 -> V_172 , 1 ) ;\r\n}\r\nif ( V_2 -> V_34 ) {\r\nF_4 ( V_2 -> V_34 , 0 ) ;\r\nF_5 ( V_2 -> V_34 , 1 ) ;\r\n}\r\nF_8 ( V_173 , 0 ) ;\r\nF_8 ( V_174 , 0 ) ;\r\nF_7 ( V_134 , 0 ) ;\r\nF_7 ( V_175 , 1 ) ;\r\nif ( V_2 -> V_176 & V_177 )\r\n#if F_39 ( V_178 ) || F_39 ( V_179 )\r\nV_106 -> V_180 = L_4 ;\r\n#elif F_39 ( V_181 ) || F_39 ( V_182 )\r\nV_106 -> V_180 = L_5 ;\r\n#else\r\n#warning "board requires AT91_CF_TRUE_IDE: enable either at91_ide or pata_at91"\r\n#endif\r\nelse\r\nV_106 -> V_180 = L_6 ;\r\nF_2 ( V_106 ) ;\r\n}\r\nvoid T_1 F_38 ( struct V_162 * V_2 ) {}\r\nstatic int T_1 F_40 ( void )\r\n{\r\nF_23 () ;\r\nF_24 () ;\r\nF_22 () ;\r\nreturn 0 ;\r\n}
