
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.093880                       # Number of seconds simulated
sim_ticks                                 93880082500                       # Number of ticks simulated
final_tick                                93880082500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1132883                       # Simulator instruction rate (inst/s)
host_op_rate                                  1204373                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             2434769677                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658816                       # Number of bytes of host memory used
host_seconds                                    38.56                       # Real time elapsed on the host
sim_insts                                    43681713                       # Number of instructions simulated
sim_ops                                      46438302                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst          169952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data         5405024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            5574976                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst       169952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        169952                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       375392                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          375392                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             5311                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data           168907                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              174218                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         11731                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              11731                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst            1810309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           57573703                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              59384013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst       1810309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1810309                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         3998633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              3998633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         3998633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst           1810309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          57573703                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             63382646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      174218                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      11731                       # Number of write requests accepted
system.mem_ctrls.readBursts                    174218                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    11731                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM               10956480                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  193472                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  589568                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 5574976                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               375392                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   3023                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  2496                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             31181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             32007                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             11490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               541                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2236                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              4119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             10210                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              1034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              119                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              712                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15065                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            29713                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            30897                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               182                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               310                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               140                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              5864                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              172                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              171                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                   93880004500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                174218                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                11731                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  171190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    409                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    524                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        26756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    431.514427                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   266.466557                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.102632                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7412     27.70%     27.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4234     15.82%     43.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2364      8.84%     52.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1837      6.87%     59.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1733      6.48%     65.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1608      6.01%     71.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2981     11.14%     82.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1192      4.46%     87.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3395     12.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        26756                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          524                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     326.093511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    165.955796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    336.760385                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            174     33.21%     33.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           43      8.21%     41.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           23      4.39%     45.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           36      6.87%     52.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           40      7.63%     60.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383           29      5.53%     65.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447           36      6.87%     72.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511           20      3.82%     76.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575           18      3.44%     79.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639           13      2.48%     82.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703           18      3.44%     85.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767           15      2.86%     88.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831           13      2.48%     91.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.19%     91.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            9      1.72%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023            9      1.72%     94.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087            4      0.76%     95.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            6      1.15%     96.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215            5      0.95%     97.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            4      0.76%     98.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343            3      0.57%     99.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407            1      0.19%     99.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.19%     99.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            2      0.38%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.19%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           524                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          524                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.580153                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.559372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.838411                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              111     21.18%     21.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.95%     22.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              403     76.91%     99.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                3      0.57%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.38%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           524                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                   3932039750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              7141946000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  855975000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     22968.19                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                41718.19                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       116.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         6.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     59.38                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.96                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.14                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   145379                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    8270                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 84.92                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                89.55                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     504869.64                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.16                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                114639840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 60928725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               658343700                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               44771940                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         7381211760.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           2923938120                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            317118720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     22993207770                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      8784184800                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       4189707120                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            47470685025                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            505.652357                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime          86636044000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    526163500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    3133428000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  13337078000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  22875464000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    3583715250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN  50424233750                       # Time in different power states
system.mem_ctrls_1.actEnergy                 76412280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 40610295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               563988600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                3314700                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         6229376400.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           2234602350                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            287280480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     18875634930                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      7493372160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7498677660                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            43305096465                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            461.280980                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime          88227420500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    495717000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    2645678000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  27319495000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  19514093250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2511225250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN  41393874000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON     93880082500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        187760165                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681713                       # Number of instructions committed
system.cpu.committedOps                      46438302                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550918                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756863                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550918                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405351                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331329                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328417                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215580                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199999                       # number of memory refs
system.cpu.num_load_insts                     9180680                       # Number of load instructions
system.cpu.num_store_insts                    5019319                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  187760165                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612420                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367987     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180680     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019303     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587454                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements            413973                       # number of replacements
system.cpu.dcache.tags.tagsinuse           255.764555                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            13687673                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            414229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.043734                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1523988500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   255.764555                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999080                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           28                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         113229445                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        113229445                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      8646033                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         8646033                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4851180                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4851180                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      13497213                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         13497213                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     13497213                       # number of overall hits
system.cpu.dcache.overall_hits::total        13497213                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       403008                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        403008                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        11221                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11221                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       414229                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         414229                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       414229                       # number of overall misses
system.cpu.dcache.overall_misses::total        414229                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data  18215283500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  18215283500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    900390500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    900390500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  19115674000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  19115674000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  19115674000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  19115674000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049041                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862401                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13911442                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911442                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13911442                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911442                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.044536                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044536                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.002308                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002308                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.029776                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029776                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.029776                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029776                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 45198.317403                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 45198.317403                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80241.556011                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80241.556011                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46147.599516                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46147.599516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46147.599516                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46147.599516                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       178101                       # number of writebacks
system.cpu.dcache.writebacks::total            178101                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       403008                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       403008                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        11221                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        11221                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       414229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       414229                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       414229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       414229                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  17812275500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  17812275500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    889169500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    889169500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  18701445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  18701445000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  18701445000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  18701445000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.044536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.044536                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.002308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002308                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.029776                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029776                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.029776                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029776                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 44198.317403                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44198.317403                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 79241.556011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 79241.556011                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 45147.599516                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45147.599516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 45147.599516                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45147.599516                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements           1404424                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.992879                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            42409529                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           1404488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             30.195722                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          52830500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.992879                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999889                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          45218505                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         45218505                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     42409529                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        42409529                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      42409529                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         42409529                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     42409529                       # number of overall hits
system.cpu.icache.overall_hits::total        42409529                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1404488                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1404488                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1404488                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1404488                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1404488                       # number of overall misses
system.cpu.icache.overall_misses::total       1404488                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  18693125500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  18693125500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  18693125500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  18693125500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  18693125500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  18693125500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814017                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814017                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.032056                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.032056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.032056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.032056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.032056                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 13309.565835                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13309.565835                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 13309.565835                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13309.565835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 13309.565835                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13309.565835                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks      1404424                       # number of writebacks
system.cpu.icache.writebacks::total           1404424                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1404488                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1404488                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1404488                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1404488                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  17288637500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  17288637500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  17288637500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  17288637500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  17288637500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  17288637500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.032056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.032056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.032056                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 12309.565835                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12309.565835                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 12309.565835                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12309.565835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 12309.565835                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12309.565835                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                    192865                       # number of replacements
system.l2.tags.tagsinuse                   511.862933                       # Cycle average of tags in use
system.l2.tags.total_refs                     3406757                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    193377                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     17.617178                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                  73136000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       65.584736                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         55.517862                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        390.760334                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.128095                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.108433                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.763204                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999732                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           512                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          103                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           69                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  57986161                       # Number of tag accesses
system.l2.tags.data_accesses                 57986161                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       178101                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           178101                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks      1379362                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1379362                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               8316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  8316                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst         1399177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            1399177                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data         237006                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            237006                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst               1399177                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                245322                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1644499                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst              1399177                       # number of overall hits
system.l2.overall_hits::cpu.data               245322                       # number of overall hits
system.l2.overall_hits::total                 1644499                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data             2905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2905                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          5311                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             5311                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data       166002                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          166002                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                5311                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data              168907                       # number of demand (read+write) misses
system.l2.demand_misses::total                 174218                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               5311                       # number of overall misses
system.l2.overall_misses::cpu.data             168907                       # number of overall misses
system.l2.overall_misses::total                174218                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data    785020000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     785020000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    465531000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    465531000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data  14719190000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  14719190000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     465531000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   15504210000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      15969741000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    465531000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  15504210000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     15969741000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       178101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       178101                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks      1379362                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1379362                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          11221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             11221                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst      1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1404488                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data       403008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        403008                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1404488                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            414229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1818717                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1404488                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           414229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1818717                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.258890                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.258890                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.003781                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003781                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.411907                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.411907                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.003781                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.407762                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.095792                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.003781                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.407762                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.095792                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 270230.636833                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 270230.636833                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 87654.114103                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 87654.114103                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 88668.750979                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88668.750979                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 87654.114103                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91791.400001                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91665.275689                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 87654.114103                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91791.400001                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91665.275689                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                11731                       # number of writebacks
system.l2.writebacks::total                     11731                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks        11915                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         11915                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         2905                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2905                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         5311                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         5311                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data       166002                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       166002                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           5311                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data         168907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            174218                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          5311                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data        168907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           174218                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data    755970000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    755970000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    412421000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    412421000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data  13059170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13059170000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    412421000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  13815140000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14227561000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    412421000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  13815140000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14227561000                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.258890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.258890                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.003781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003781                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.411907                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.411907                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.003781                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.407762                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.095792                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.003781                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.407762                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.095792                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 260230.636833                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 260230.636833                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 77654.114103                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 77654.114103                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 78668.750979                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 78668.750979                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 77654.114103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81791.400001                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81665.275689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 77654.114103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81791.400001                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81665.275689                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests        347761                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests       173588                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             171313                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        11731                       # Transaction distribution
system.membus.trans_dist::CleanEvict           161812                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2905                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2905                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        171313                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       521979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 521979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      5950368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 5950368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            174218                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  174218    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              174218                       # Request fanout histogram
system.membus.reqLayer0.occupancy           384236000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy          571412000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      3637114                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1818399                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        25065                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          31237                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        31188                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           49                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  93880082500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1807496                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       189832                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      1404424                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          417006                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            11221                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           11221                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1404488                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       403008                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      4213400                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1242431                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5455831                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     89885184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     18954560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              108839744                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          192865                       # Total snoops (count)
system.tol2bus.snoopTraffic                    375392                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2011582                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028014                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165161                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1955278     97.20%     97.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  56255      2.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     49      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2011582                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2609819500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1404488000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         414229000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
