
---------- Begin Simulation Statistics ----------
final_tick                                 2905071000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 105609                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706280                       # Number of bytes of host memory used
host_op_rate                                   189162                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    94.69                       # Real time elapsed on the host
host_tick_rate                               30679959                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      17911641                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.002905                       # Number of seconds simulated
sim_ticks                                  2905071000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   4834179                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4218064                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      17911641                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.581014                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.581014                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  12293624                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6921652                       # number of floating regfile writes
system.cpu.idleCycles                          141850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12461                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1108569                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.134488                       # Inst execution rate
system.cpu.iew.exec_refs                      2767152                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     480552                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  159618                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2299907                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 22                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               893                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               488005                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            18450760                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2286600                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18578                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              18211826                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   1298                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 41216                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  11170                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 43146                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            140                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         8307                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           4154                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24943428                       # num instructions consuming a value
system.cpu.iew.wb_count                      18199763                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.573109                       # average fanout of values written-back
system.cpu.iew.wb_producers                  14295296                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.132412                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18204379                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 18581560                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9599586                       # number of integer regfile writes
system.cpu.ipc                               1.721128                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.721128                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            316715      1.74%      1.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9810246     53.81%     55.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1710      0.01%     55.56% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                100502      0.55%     56.11% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              423962      2.33%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3049      0.02%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               850521      4.67%     63.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   18      0.00%     63.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7142      0.04%     63.16% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              848286      4.65%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                  64      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     67.81% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2222      0.01%     67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     67.82% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1405604      7.71%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt          702989      3.86%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         984225      5.40%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               734411      4.03%     88.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              474148      2.60%     91.42% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1557348      8.54%     99.96% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           7212      0.04%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               18230408                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 7356514                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            14712863                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      7353239                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            7400118                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      156959                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008610                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  154670     98.54%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     98.54% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     58      0.04%     98.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     98.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     39      0.02%     98.60% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     7      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     98.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   32      0.02%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     98.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   1235      0.79%     99.42% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   665      0.42%     99.84% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead               108      0.07%     99.91% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              145      0.09%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               10714138                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           27574563                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     10846524                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          11589766                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   18450738                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  18230408                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  22                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          538994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              1362                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              4                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       945524                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       5668293                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.216208                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.100648                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              563314      9.94%      9.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              731562     12.91%     22.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1087574     19.19%     42.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              908070     16.02%     58.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              879625     15.52%     73.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              476331      8.40%     81.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              570183     10.06%     92.03% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              334837      5.91%     97.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              116797      2.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5668293                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.137687                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              2783                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             1032                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2299907                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              488005                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 6091096                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          5810143                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1551                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         6466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         21634                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        16261                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          513                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        33545                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            513                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 1164417                       # Number of BP lookups
system.cpu.branchPred.condPredicted            715108                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11725                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               356281                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  347643                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             97.575509                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  144772                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          148816                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             141942                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             6874                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1207                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          529723                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              18                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             10688                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      5593685                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.202118                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.898153                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          820640     14.67%     14.67% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1604605     28.69%     43.36% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          743637     13.29%     56.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          464920      8.31%     64.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          154725      2.77%     67.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          297390      5.32%     73.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          156065      2.79%     75.84% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          430862      7.70%     83.54% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          920841     16.46%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      5593685                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               17911641                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     2712929                       # Number of memory references committed
system.cpu.commit.loads                       2242649                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    1090119                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    7334254                       # Number of committed floating point instructions.
system.cpu.commit.integer                    12675624                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                142858                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       304826      1.70%      1.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      9580457     53.49%     55.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult         1379      0.01%     55.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97485      0.54%     55.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       422302      2.36%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     58.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2254      0.01%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       846525      4.73%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     62.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         4802      0.03%     62.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       846618      4.73%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult           64      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     67.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          956      0.01%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     67.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1404985      7.84%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     75.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt       702536      3.92%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult       983477      5.49%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.85% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       692039      3.86%     88.72% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       463873      2.59%     91.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1550610      8.66%     99.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         6407      0.04%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     17911641                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        920841                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      2581761                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2581761                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      2581761                       # number of overall hits
system.cpu.dcache.overall_hits::total         2581761                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        26499                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          26499                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        26499                       # number of overall misses
system.cpu.dcache.overall_misses::total         26499                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1536450495                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1536450495                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1536450495                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1536450495                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      2608260                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2608260                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      2608260                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2608260                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010160                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010160                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010160                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010160                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57981.451942                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57981.451942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57981.451942                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57981.451942                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        19426                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            4                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               491                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.564155                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            4                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        11021                       # number of writebacks
system.cpu.dcache.writebacks::total             11021                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        11801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        11801                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        11801                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        11801                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        14698                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        14698                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        14698                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        14698                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    944826495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    944826495                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    944826495                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    944826495                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005635                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005635                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005635                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005635                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 64282.657164                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 64282.657164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 64282.657164                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 64282.657164                       # average overall mshr miss latency
system.cpu.dcache.replacements                  14186                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2122177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2122177                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15781                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    782418500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    782418500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2137958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2137958                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.007381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007381                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 49579.779482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 49579.779482                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        11796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        11796                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3985                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3985                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    201719000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    201719000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001864                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 50619.573400                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 50619.573400                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       459584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         459584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        10718                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10718                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    754031995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    754031995                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       470302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       470302                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.022790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.022790                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 70351.930864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 70351.930864                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        10713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10713                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    743107495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    743107495                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022779                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022779                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69365.023336                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69365.023336                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           506.539663                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2596459                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             14698                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            176.653898                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   506.539663                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989335                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          140                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           5231218                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          5231218                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   695833                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2607334                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   1050391                       # Number of cycles decode is running
system.cpu.decode.unblockCycles               1303565                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  11170                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               342172                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1459                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               18575866                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  6830                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2285791                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      480579                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           585                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           706                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1308200                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       10381792                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     1164417                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             634357                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       4343648                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   25204                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  448                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          3358                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           28                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   1236839                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  3837                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            5668293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.307518                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.553752                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2527663     44.59%     44.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   264369      4.66%     49.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   374116      6.60%     55.86% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   115613      2.04%     57.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   226360      3.99%     61.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   120152      2.12%     64.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    87055      1.54%     65.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   263711      4.65%     70.20% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  1689254     29.80%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              5668293                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.200411                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.786839                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      1233525                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1233525                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1233525                       # number of overall hits
system.cpu.icache.overall_hits::total         1233525                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3314                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3314                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3314                       # number of overall misses
system.cpu.icache.overall_misses::total          3314                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    195273500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    195273500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    195273500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    195273500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1236839                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1236839                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1236839                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1236839                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.002679                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.002679                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.002679                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.002679                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58923.808087                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58923.808087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58923.808087                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58923.808087                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          635                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    48.846154                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2075                       # number of writebacks
system.cpu.icache.writebacks::total              2075                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          728                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          728                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2586                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2586                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2586                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2586                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    154424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    154424500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    154424500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    154424500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002091                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002091                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002091                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002091                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59715.583913                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59715.583913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59715.583913                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59715.583913                       # average overall mshr miss latency
system.cpu.icache.replacements                   2075                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1233525                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1233525                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3314                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3314                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    195273500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    195273500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1236839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1236839                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.002679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.002679                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58923.808087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58923.808087                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2586                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    154424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    154424500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002091                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59715.583913                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59715.583913                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           505.186771                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1236111                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2586                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            478.001160                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   505.186771                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.986693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.986693                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          509                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2476264                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2476264                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1237324                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           703                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      147313                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   57242                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   85                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 140                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  17722                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                   36                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    371                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   2905071000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  11170                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1080585                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  270515                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2866                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   1964559                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2338598                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               18525445                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2958                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1872451                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    902                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 166160                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            21191701                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    42933601                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 19241732                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  12326344                       # Number of floating rename lookups
system.cpu.rename.committedMaps              20388148                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   803410                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      41                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  24                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   5310017                       # count of insts added to the skid buffer
system.cpu.rob.reads                         23109476                       # The number of ROB reads
system.cpu.rob.writes                        36957784                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   17911641                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  462                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1654                       # number of demand (read+write) hits
system.l2.demand_hits::total                     2116                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 462                       # number of overall hits
system.l2.overall_hits::.cpu.data                1654                       # number of overall hits
system.l2.overall_hits::total                    2116                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2124                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              13044                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15168                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2124                       # number of overall misses
system.l2.overall_misses::.cpu.data             13044                       # number of overall misses
system.l2.overall_misses::total                 15168                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    145595000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    905054500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1050649500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    145595000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    905054500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1050649500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             2586                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            14698                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17284                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            2586                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           14698                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17284                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.821346                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.887468                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.877575                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.821346                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.887468                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.877575                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 68547.551789                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 69384.736277                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 69267.503956                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 68547.551789                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 69384.736277                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 69267.503956                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                2375                       # number of writebacks
system.l2.writebacks::total                      2375                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2124                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         13044                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15168                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2124                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        13044                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15168                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    123887750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    771654000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    895541750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    123887750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    771654000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    895541750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.821346                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.887468                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.877575                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.821346                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.887468                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.877575                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 58327.565913                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 59157.773689                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 59041.518328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 58327.565913                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 59157.773689                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 59041.518328                       # average overall mshr miss latency
system.l2.replacements                           6979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        11021                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            11021                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        11021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        11021                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2073                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2073                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2073                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2073                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               255                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   255                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           10458                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10458                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    724271500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     724271500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         10713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10713                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.976197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.976197                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69255.259132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69255.259132                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        10458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    617281000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    617281000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.976197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.976197                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59024.765730                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59024.765730                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                462                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    145595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    145595000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         2586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2586                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.821346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.821346                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 68547.551789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 68547.551789                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2124                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    123887750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    123887750                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.821346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.821346                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 58327.565913                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 58327.565913                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          1399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              1399                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2586                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    180783000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    180783000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         3985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3985                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.648934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.648934                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 69908.352668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 69908.352668                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2586                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    154373000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    154373000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.648934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.648934                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59695.668987                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 59695.668987                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7092.823851                       # Cycle average of tags in use
system.l2.tags.total_refs                       33538                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     15171                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.210665                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.723059                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1214.846501                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      5877.254291                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000088                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.148297                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.717438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.865823                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           37                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3363                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4456                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    283475                       # Number of tag accesses
system.l2.tags.data_accesses                   283475                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2375.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2124.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     13038.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000915625500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          135                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          135                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               33345                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2225                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       15168                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       2375                       # Number of write requests accepted
system.mem_ctrls.readBursts                     15168                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2375                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      6                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.72                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 15168                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2375                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   13451                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1229                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     374                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     102                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     99                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    136                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     112.281481                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     39.966535                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    538.930417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           126     93.33%     93.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            8      5.93%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.74%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           135                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.451852                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.428216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.895416                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               37     27.41%     27.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               98     72.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           135                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     384                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  970752                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               152000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    334.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     52.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    2905017500                       # Total gap between requests
system.mem_ctrls.avgGap                     165594.11                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       135936                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       834432                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       150784                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 46792660.144967198372                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 287232911.002863645554                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 51903722.835001282394                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2124                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        13044                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2375                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     53795750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    341262000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  61737977250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25327.57                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26162.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  25994937.79                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       135936                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       834816                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        970752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       135936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       135936                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       152000                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       152000                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2124                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        13044                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          15168                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         2375                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          2375                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     46792660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    287365094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        334157754                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     46792660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     46792660                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     52322301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        52322301                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     52322301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     46792660                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    287365094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       386480055                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                15162                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2356                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1140                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          868                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          973                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          961                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          951                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          791                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          839                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          880                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1045                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          189                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           62                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           78                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          111                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          230                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          249                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          141                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           66                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          109                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          151                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          330                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          191                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               110770250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              75810000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          395057750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7305.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26055.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13209                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1959                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            87.12                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.15                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   477.207322                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   311.349029                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   365.416968                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          460     19.58%     19.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          436     18.56%     38.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          239     10.17%     48.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          195      8.30%     56.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          147      6.26%     62.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          116      4.94%     67.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          106      4.51%     72.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          347     14.77%     87.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          303     12.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2349                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                970368                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             150784                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              334.025571                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               51.903723                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.61                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.41                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               86.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         8603700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         4569180                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       54820920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       6310980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 229260720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    890697390                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    365486400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1559749290                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   536.905738                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    941656250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     96980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1866434750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         8175300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4345275                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       53435760                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       5987340                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 229260720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    939426690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    324451200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1565082285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.741492                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    834900500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     96980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1973190500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4710                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2375                       # Transaction distribution
system.membus.trans_dist::CleanEvict             4091                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10458                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10458                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4710                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        36802                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        36802                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  36802                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1122752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1122752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1122752                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             15168                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15168    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15168                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             7783500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           18960000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              6571                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        13396                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2075                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            7769                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10713                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10713                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2586                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3985                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         7247                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        43582                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 50829                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       298304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1646016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                1944320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            6979                       # Total snoops (count)
system.tol2bus.snoopTraffic                    152000                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            24263                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.021432                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.144822                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  23743     97.86%     97.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    520      2.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              24263                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   2905071000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy           29868500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3879998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          22047000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
