Simulator report for ALUcontrol
Thu May 09 14:52:15 2019
Quartus II 64-Bit Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 291 nodes    ;
; Simulation Coverage         ;      94.85 % ;
; Total Number of Transitions ; 14695        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      94.85 % ;
; Total nodes checked                                 ; 291          ;
; Total output ports checked                          ; 291          ;
; Total output ports with complete 1/0-value coverage ; 276          ;
; Total output ports with no 1/0-value coverage       ; 15           ;
; Total output ports with no 1-value coverage         ; 15           ;
; Total output ports with no 0-value coverage         ; 15           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                            ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; Node Name                                                        ; Output Port Name                                                 ; Output Port Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+
; |ALUcontrol|opCode[0]                                            ; |ALUcontrol|opCode[0]                                            ; out              ;
; |ALUcontrol|opCode[1]                                            ; |ALUcontrol|opCode[1]                                            ; out              ;
; |ALUcontrol|opCode[2]                                            ; |ALUcontrol|opCode[2]                                            ; out              ;
; |ALUcontrol|opCode[3]                                            ; |ALUcontrol|opCode[3]                                            ; out              ;
; |ALUcontrol|func[0]                                              ; |ALUcontrol|func[0]                                              ; out              ;
; |ALUcontrol|func[1]                                              ; |ALUcontrol|func[1]                                              ; out              ;
; |ALUcontrol|func[2]                                              ; |ALUcontrol|func[2]                                              ; out              ;
; |ALUcontrol|output[0]                                            ; |ALUcontrol|output[0]                                            ; pin_out          ;
; |ALUcontrol|output[1]                                            ; |ALUcontrol|output[1]                                            ; pin_out          ;
; |ALUcontrol|output[2]                                            ; |ALUcontrol|output[2]                                            ; pin_out          ;
; |ALUcontrol|output[3]                                            ; |ALUcontrol|output[3]                                            ; pin_out          ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~0              ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~0              ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~1              ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~1              ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~0 ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~2              ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~2              ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~3              ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~3              ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~1 ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]   ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~8              ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~8              ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~9              ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~9              ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~10             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~10             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~11             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~11             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~1   ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w     ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~12             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~12             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~13             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~13             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~14             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~14             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~15             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~15             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~1   ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w     ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~16             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~16             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~17             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~17             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~18             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~18             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~0   ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~19             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~19             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~1   ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w     ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result145w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~20             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~20             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~21             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~21             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~0    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~22             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~22             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~1    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w      ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result60w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~24             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~24             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~25             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~25             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~0    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~26             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~26             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~1    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w      ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result61w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~28             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~28             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~29             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~29             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~0    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~30             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~30             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~1    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w      ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result62w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~32             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~32             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~33             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~33             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~0    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~34             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~34             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~1    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w      ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result63w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~36             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~36             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~37             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~37             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~38             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~38             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~0    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~39             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~39             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~1    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w      ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result74w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~40             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~40             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~41             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~41             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~42             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~42             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~43             ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~43             ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~1    ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w      ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~0              ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~0              ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~1              ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~1              ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~0 ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~2              ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~2              ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~3              ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~3              ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~1 ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]   ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~8              ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~8              ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~10             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~10             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~11             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~11             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~1   ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w     ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~12             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~12             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~14             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~14             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~15             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~15             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~1   ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w     ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~16             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~16             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~17             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~17             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~18             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~18             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~0   ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~19             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~19             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~1   ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w     ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result145w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~20             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~20             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~21             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~21             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~0    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~22             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~22             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~23             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~23             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~1    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w      ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result60w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~24             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~24             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~25             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~25             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~0    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~26             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~26             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~27             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~27             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~1    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w      ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result61w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~28             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~28             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~29             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~29             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~0    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~30             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~30             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~31             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~31             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~1    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w      ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result62w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~32             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~32             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~33             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~33             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~0    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~34             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~34             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~35             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~35             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~1    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w      ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result63w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~36             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~36             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~37             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~37             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~38             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~38             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~0    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~39             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~39             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~1    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w      ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result74w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~40             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~40             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~42             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~42             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~43             ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~43             ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~1    ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w      ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~0              ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~0              ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~1              ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~1              ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~0 ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~2              ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~2              ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~3              ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~3              ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~1 ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]   ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~8              ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~8              ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~9              ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~9              ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~10             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~10             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~0   ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~11             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~11             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~1   ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w     ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result112w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~12             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~12             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~13             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~13             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~14             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~14             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w~0   ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~15             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~15             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w~1   ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w     ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result129w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~16             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~16             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~17             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~17             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~18             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~18             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~0   ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~19             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~19             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~1   ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w     ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result145w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~20             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~20             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~21             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~21             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~0    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~22             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~22             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~23             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~23             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~1    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w      ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result60w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~24             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~24             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~25             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~25             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~0    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~26             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~26             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~27             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~27             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~1    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w      ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result61w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~28             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~28             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~29             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~29             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~0    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~30             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~30             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~31             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~31             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~1    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w      ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result62w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~32             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~32             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~33             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~33             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~0    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~34             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~34             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~35             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~35             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~1    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w      ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result63w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~36             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~36             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~37             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~37             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~38             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~38             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~0    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~39             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~39             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~1    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w      ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result74w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~40             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~40             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~41             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~41             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~42             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~42             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~0    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~43             ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|_~43             ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~1    ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w      ; |ALUcontrol|lpm_mux:Mux1|mux_joc:auto_generated|w_result95w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~0              ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~0              ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~1              ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~1              ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~0 ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~2              ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~2              ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~3              ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~3              ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~1 ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]~1 ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]   ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|result_node[0]   ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~8              ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~8              ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~9              ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~9              ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~10             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~10             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~0   ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~0   ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~11             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~11             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~1   ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w     ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result112w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~12             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~12             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~13             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~13             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~14             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~14             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~0   ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~0   ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~15             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~15             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~1   ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w     ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result129w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~16             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~16             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~17             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~17             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~18             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~18             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~0   ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~0   ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~19             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~19             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~1   ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w~1   ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w     ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result145w     ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~20             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~20             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~21             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~21             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~0    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~22             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~22             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~23             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~23             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~1    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w      ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result60w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~24             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~24             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~25             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~25             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~0    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~26             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~26             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~27             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~27             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~1    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w      ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result61w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~28             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~28             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~29             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~29             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~0    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~30             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~30             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~31             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~31             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~1    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w      ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result62w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~32             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~32             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~33             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~33             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~0    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~34             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~34             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~35             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~35             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~1    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w      ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result63w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~36             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~36             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~38             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~38             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~39             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~39             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~1    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w      ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w      ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~40             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~40             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~41             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~41             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~42             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~42             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~0    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~0    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~43             ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~43             ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~1    ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w~1    ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w      ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result95w      ; out0             ;
+------------------------------------------------------------------+------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~0 ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~0 ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~23           ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~23           ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~27           ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~27           ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~31           ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~31           ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~35           ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~35           ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~0  ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~0  ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~9            ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~9            ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~0 ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~13           ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~13           ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~0 ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~41           ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~41           ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~0  ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~0  ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~37           ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~37           ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~0  ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~0  ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                           ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; Node Name                                                      ; Output Port Name                                               ; Output Port Type ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~0 ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result112w~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~0 ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result129w~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~23           ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~23           ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~27           ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~27           ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~31           ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~31           ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~35           ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|_~35           ; out0             ;
; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~0  ; |ALUcontrol|lpm_mux:Mux3|mux_joc:auto_generated|w_result95w~0  ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~9            ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~9            ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~0 ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result112w~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~13           ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~13           ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~0 ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result129w~0 ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~41           ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|_~41           ; out0             ;
; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~0  ; |ALUcontrol|lpm_mux:Mux2|mux_joc:auto_generated|w_result95w~0  ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~37           ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|_~37           ; out0             ;
; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~0  ; |ALUcontrol|lpm_mux:Mux0|mux_joc:auto_generated|w_result74w~0  ; out0             ;
+----------------------------------------------------------------+----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 7.2 Build 207 03/18/2008 Service Pack 3 SJ Full Version
    Info: Processing started: Thu May 09 14:51:58 2019
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off ALUcontrol -c ALUcontrol
Info: Using vector source file "C:/Users/p3130141/Desktop/NEW/ALUcontrol/ALUcontrol.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      94.85 %
Info: Number of transitions in simulation is 14695
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Allocated 4323 megabytes of memory during processing
    Info: Processing ended: Thu May 09 14:52:31 2019
    Info: Elapsed time: 00:00:33


