# Loading project CA2
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 00:52:02 on Dec 11,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'mips_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb/CPU File: /home/daneshvar/Desktop/CA2/mips_single_cycle.v
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'data_mem' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb/DM File: /home/daneshvar/Desktop/CA2/data_mem.v
# Error loading design
# End time: 00:52:03 on Dec 11,2020, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 00:52:26 on Dec 11,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'mips_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb/CPU File: /home/daneshvar/Desktop/CA2/mips_single_cycle.v
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'data_mem' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb/DM File: /home/daneshvar/Desktop/CA2/data_mem.v
# Error loading design
# End time: 00:52:26 on Dec 11,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 00:53:03 on Dec 11,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'mips_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb/CPU File: /home/daneshvar/Desktop/CA2/mips_single_cycle.v
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
# Error loading design
# End time: 00:53:04 on Dec 11,2020, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.mips_tb
# vsim work.mips_tb 
# Start time: 00:53:58 on Dec 11,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
add wave sim:/mips_tb/*
run -all
# The content of mem[2000] =         25
# The content of mem[2004] =         17
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
restart -f
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
run -all
# The content of mem[2000] = 4294967271
# The content of mem[2004] =          0
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
restart -f
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
run -all
# The content of mem[2000] =          0
# The content of mem[2004] =          0
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.mips_tb
# End time: 01:11:23 on Dec 11,2020, Elapsed time: 0:17:25
# Errors: 0, Warnings: 0
# vsim work.mips_tb 
# Start time: 01:11:23 on Dec 11,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
add wave sim:/mips_tb/*
run -all
# The content of mem[2000] = 4294967271
# The content of mem[2004] =          0
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
restart -f
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
run -all
# The content of mem[2000] =          0
# The content of mem[2004] =          0
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.mips_tb
# End time: 01:31:08 on Dec 11,2020, Elapsed time: 0:19:45
# Errors: 0, Warnings: 0
# vsim work.mips_tb 
# Start time: 01:31:08 on Dec 11,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
add wave sim:/mips_tb/*
run -all
# The content of mem[2000] =          0
# The content of mem[2004] =          0
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.mips_tb
# End time: 01:31:44 on Dec 11,2020, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# vsim work.mips_tb 
# Start time: 01:31:44 on Dec 11,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
run -all
# The content of mem[2000] = 2147483623
# The content of mem[2004] =          0
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
add wave sim:/mips_tb/*
restart -f
run -all
# The content of mem[2000] = 2147483623
# The content of mem[2004] =          0
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
# Compile of adder_32b.v was successful.
# Compile of alu.v failed with 1 errors.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 1 failed with 1 error.
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
vsim work.mips_tb
# End time: 01:41:41 on Dec 11,2020, Elapsed time: 0:09:57
# Errors: 0, Warnings: 0
# vsim work.mips_tb 
# Start time: 01:41:41 on Dec 11,2020
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
run -all
# The content of mem[2000] =         25
# The content of mem[2004] =         17
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
add wave sim:/mips_tb/*
restart -f
run -all
# The content of mem[2000] =         25
# The content of mem[2004] =         17
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
restart -f
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
run -all
# The content of mem[2000] = 4294967259
# The content of mem[2004] =         16
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
# Compile of adder_32b.v was successful.
# Compile of alu.v was successful.
# Compile of alu_controller.v was successful.
# Compile of controller.v was successful.
# Compile of data_mem.v was successful with warnings.
# Compile of datapath.v was successful.
# Compile of inst_mem.v was successful.
# Compile of mips_single_cycle.v was successful.
# Compile of mips_tb.v was successful with warnings.
# Compile of mux2to1_5b.v was successful.
# Compile of mux2to1_32b.v was successful.
# Compile of mux3to1_5b.v was successful.
# Compile of mux3to1_32b.v was successful.
# Compile of reg_32b.v was successful.
# Compile of reg_file.v was successful.
# Compile of shl2.v was successful.
# Compile of shl2_26b.v was successful.
# Compile of sign_ext.v was successful.
# Compile of sign_ext_10b.v was successful.
# 19 compiles, 0 failed with no errors.
restart -f
# Loading work.mips_tb
# Loading work.mips_single_cycle
# Loading work.datapath
# Loading work.reg_32b
# Loading work.adder_32b
# Loading work.mux3to1_5b
# Loading work.mux3to1_32b
# Loading work.reg_file
# Loading work.sign_ext
# Loading work.mux2to1_32b
# Loading work.alu
# Loading work.shl2
# Loading work.shl2_26b
# Loading work.controller
# Loading work.alu_controller
# Loading work.inst_mem
# Loading work.data_mem
run -all
# The content of mem[2000] = 4294967255
# The content of mem[2004] =         12
# ** Note: $stop    : /home/daneshvar/Desktop/CA2/mips_tb.v(21)
#    Time: 5020 ns  Iteration: 0  Instance: /mips_tb
# Break in Module mips_tb at /home/daneshvar/Desktop/CA2/mips_tb.v line 21
