Version 4.1
SHEET 1 972 680
WIRE 272 128 192 128
WIRE 16 144 -16 144
WIRE 48 144 16 144
WIRE 192 144 192 128
WIRE 192 144 160 144
WIRE 512 144 480 144
WIRE 272 160 224 160
WIRE 48 176 16 176
WIRE 192 176 160 176
WIRE 512 176 480 176
WIRE 192 192 192 176
WIRE 272 192 192 192
WIRE 16 240 16 176
WIRE 144 240 16 240
WIRE 224 240 224 160
WIRE 16 288 16 240
FLAG 512 144 Q
FLAG 512 176 Qn
FLAG 16 368 0
FLAG -96 144 0
FLAG 16 144 D
FLAG 16 240 Clk
FLAG 192 128 Q1
SYMBOL DLatch 96 160 R0
SYMATTR InstName X1
SYMBOL RSlatch 368 160 R0
SYMATTR InstName X2
SYMBOL voltage 0 144 R90
WINDOW 0 -32 56 VBottom 2
WINDOW 3 32 56 Invisible 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V1
SYMATTR Value PWL file="C:\Users\neilt\Documents\Vivado-Projects\Week7\Lab 5\4_D.txt"
SYMBOL voltage 16 272 R0
WINDOW 3 24 96 Invisible 2
WINDOW 123 0 0 Left 0
WINDOW 39 0 0 Left 0
SYMATTR InstName V2
SYMATTR Value PWL file="C:\Users\neilt\Documents\Vivado-Projects\Week7\Lab 5\4_clk.txt"
SYMBOL ELEC2141\\NOT_2141 176 240 R0
SYMATTR InstName X3
TEXT -112 392 Left 2 !.tran 1000ms
