#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xded3d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xded560 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0xddc8d0 .functor NOT 1, L_0xe1e0c0, C4<0>, C4<0>, C4<0>;
L_0xddced0 .functor XOR 8, L_0xe1ddf0, L_0xe1de90, C4<00000000>, C4<00000000>;
L_0xddd1d0 .functor XOR 8, L_0xddced0, L_0xe1df80, C4<00000000>, C4<00000000>;
v0xe1ba40_0 .net *"_ivl_10", 7 0, L_0xe1df80;  1 drivers
v0xe1bb40_0 .net *"_ivl_12", 7 0, L_0xddd1d0;  1 drivers
v0xe1bc20_0 .net *"_ivl_2", 7 0, L_0xe1dd50;  1 drivers
v0xe1bce0_0 .net *"_ivl_4", 7 0, L_0xe1ddf0;  1 drivers
v0xe1bdc0_0 .net *"_ivl_6", 7 0, L_0xe1de90;  1 drivers
v0xe1bef0_0 .net *"_ivl_8", 7 0, L_0xddced0;  1 drivers
v0xe1bfd0_0 .var "clk", 0 0;
v0xe1c070_0 .net "in", 7 0, v0xe1a990_0;  1 drivers
v0xe1c110_0 .net "out_dut", 7 0, L_0xe1d8f0;  1 drivers
v0xe1c260_0 .net "out_ref", 7 0, L_0xe1c830;  1 drivers
v0xe1c330_0 .var/2u "stats1", 159 0;
v0xe1c3f0_0 .var/2u "strobe", 0 0;
v0xe1c4b0_0 .net "tb_match", 0 0, L_0xe1e0c0;  1 drivers
v0xe1c570_0 .net "tb_mismatch", 0 0, L_0xddc8d0;  1 drivers
v0xe1c630_0 .net "wavedrom_enable", 0 0, v0xe1aa50_0;  1 drivers
v0xe1c700_0 .net "wavedrom_title", 511 0, v0xe1aaf0_0;  1 drivers
L_0xe1dd50 .concat [ 8 0 0 0], L_0xe1c830;
L_0xe1ddf0 .concat [ 8 0 0 0], L_0xe1c830;
L_0xe1de90 .concat [ 8 0 0 0], L_0xe1d8f0;
L_0xe1df80 .concat [ 8 0 0 0], L_0xe1c830;
L_0xe1e0c0 .cmp/eeq 8, L_0xe1dd50, L_0xddd1d0;
S_0xdf1d60 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0xded560;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0xddcbd0 .functor BUFZ 8, v0xe1a990_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0xddc9e0_0 .net *"_ivl_0", 0 0, L_0xe1ca70;  1 drivers
v0xddcce0_0 .net *"_ivl_10", 0 0, L_0xe1d020;  1 drivers
v0xddcfe0_0 .net *"_ivl_12", 0 0, L_0xe1d110;  1 drivers
v0xddd2e0_0 .net *"_ivl_14", 0 0, L_0xe1d250;  1 drivers
v0xddd5e0_0 .net *"_ivl_2", 0 0, L_0xe1cb60;  1 drivers
v0xde1ac0_0 .net *"_ivl_27", 7 0, L_0xddcbd0;  1 drivers
v0xde1410_0 .net *"_ivl_4", 0 0, L_0xe1cca0;  1 drivers
v0xe19d70_0 .net *"_ivl_6", 0 0, L_0xe1cdc0;  1 drivers
v0xe19e50_0 .net *"_ivl_8", 0 0, L_0xe1cf40;  1 drivers
v0xe19f30_0 .net "in", 7 0, v0xe1a990_0;  alias, 1 drivers
v0xe1a010_0 .net "out", 7 0, L_0xe1c830;  alias, 1 drivers
LS_0xe1c830_0_0 .concat8 [ 1 1 1 1], L_0xe1ca70, L_0xe1cb60, L_0xe1cca0, L_0xe1cdc0;
LS_0xe1c830_0_4 .concat8 [ 1 1 1 1], L_0xe1cf40, L_0xe1d020, L_0xe1d110, L_0xe1d250;
L_0xe1c830 .concat8 [ 4 4 0 0], LS_0xe1c830_0_0, LS_0xe1c830_0_4;
L_0xe1ca70 .part L_0xddcbd0, 7, 1;
L_0xe1cb60 .part L_0xddcbd0, 6, 1;
L_0xe1cca0 .part L_0xddcbd0, 5, 1;
L_0xe1cdc0 .part L_0xddcbd0, 4, 1;
L_0xe1cf40 .part L_0xddcbd0, 3, 1;
L_0xe1d020 .part L_0xddcbd0, 2, 1;
L_0xe1d110 .part L_0xddcbd0, 1, 1;
L_0xe1d250 .part L_0xddcbd0, 0, 1;
S_0xe1a150 .scope module, "stim1" "stimulus_gen" 3 91, 3 14 0, S_0xded560;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0xe1a8d0_0 .net "clk", 0 0, v0xe1bfd0_0;  1 drivers
v0xe1a990_0 .var "in", 7 0;
v0xe1aa50_0 .var "wavedrom_enable", 0 0;
v0xe1aaf0_0 .var "wavedrom_title", 511 0;
E_0xdec3b0/0 .event negedge, v0xe1a8d0_0;
E_0xdec3b0/1 .event posedge, v0xe1a8d0_0;
E_0xdec3b0 .event/or E_0xdec3b0/0, E_0xdec3b0/1;
E_0xdec020 .event negedge, v0xe1a8d0_0;
E_0xdec3f0 .event posedge, v0xe1a8d0_0;
S_0xe1a3d0 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0xe1a150;
 .timescale -12 -12;
v0xe1a5d0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe1a6d0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0xe1a150;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe1ac30 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0xded560;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
v0xe1ae60_0 .net *"_ivl_11", 0 0, L_0xe1d480;  1 drivers
v0xe1af60_0 .net *"_ivl_15", 0 0, L_0xe1d520;  1 drivers
v0xe1b040_0 .net *"_ivl_19", 0 0, L_0xe1d6d0;  1 drivers
v0xe1b100_0 .net *"_ivl_23", 0 0, L_0xe1d770;  1 drivers
v0xe1b1e0_0 .net *"_ivl_27", 0 0, L_0xe1d850;  1 drivers
v0xe1b310_0 .net *"_ivl_3", 0 0, L_0xe1d340;  1 drivers
v0xe1b3f0_0 .net *"_ivl_32", 0 0, L_0xe1dc60;  1 drivers
v0xe1b4d0_0 .net *"_ivl_7", 0 0, L_0xe1d3e0;  1 drivers
v0xe1b5b0_0 .net "in", 7 0, v0xe1a990_0;  alias, 1 drivers
v0xe1b700_0 .net "out", 7 0, L_0xe1d8f0;  alias, 1 drivers
L_0xe1d340 .part v0xe1a990_0, 7, 1;
L_0xe1d3e0 .part v0xe1a990_0, 6, 1;
L_0xe1d480 .part v0xe1a990_0, 5, 1;
L_0xe1d520 .part v0xe1a990_0, 4, 1;
L_0xe1d6d0 .part v0xe1a990_0, 3, 1;
L_0xe1d770 .part v0xe1a990_0, 2, 1;
L_0xe1d850 .part v0xe1a990_0, 1, 1;
LS_0xe1d8f0_0_0 .concat8 [ 1 1 1 1], L_0xe1d340, L_0xe1d3e0, L_0xe1d480, L_0xe1d520;
LS_0xe1d8f0_0_4 .concat8 [ 1 1 1 1], L_0xe1d6d0, L_0xe1d770, L_0xe1d850, L_0xe1dc60;
L_0xe1d8f0 .concat8 [ 4 4 0 0], LS_0xe1d8f0_0_0, LS_0xe1d8f0_0_4;
L_0xe1dc60 .part v0xe1a990_0, 0, 1;
S_0xe1b840 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0xded560;
 .timescale -12 -12;
E_0xdd69f0 .event anyedge, v0xe1c3f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe1c3f0_0;
    %nor/r;
    %assign/vec4 v0xe1c3f0_0, 0;
    %wait E_0xdd69f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe1a150;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0xe1a990_0, 0;
    %wait E_0xdec020;
    %wait E_0xdec3f0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0xe1a990_0, 0;
    %wait E_0xdec3f0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0xe1a990_0, 0;
    %wait E_0xdec3f0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0xe1a990_0, 0;
    %wait E_0xdec3f0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0xe1a990_0, 0;
    %wait E_0xdec3f0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0xe1a990_0, 0;
    %wait E_0xdec3f0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0xe1a990_0, 0;
    %wait E_0xdec3f0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0xe1a990_0, 0;
    %wait E_0xdec3f0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0xe1a990_0, 0;
    %wait E_0xdec020;
    %fork TD_tb.stim1.wavedrom_stop, S_0xe1a6d0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdec3b0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0xe1a990_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0xded560;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1bfd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe1c3f0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0xded560;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0xe1bfd0_0;
    %inv;
    %store/vec4 v0xe1bfd0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0xded560;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe1a8d0_0, v0xe1c570_0, v0xe1c070_0, v0xe1c260_0, v0xe1c110_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0xded560;
T_7 ;
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0xded560;
T_8 ;
    %wait E_0xdec3b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe1c330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1c330_0, 4, 32;
    %load/vec4 v0xe1c4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1c330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe1c330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1c330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0xe1c260_0;
    %load/vec4 v0xe1c260_0;
    %load/vec4 v0xe1c110_0;
    %xor;
    %load/vec4 v0xe1c260_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1c330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0xe1c330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe1c330_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vectorr/vectorr_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can5_depth5/human/vectorr/iter0/response4/top_module.sv";
