# VLSI-SoC-Design-and-Planning-Training---VSD

## #**Day 1 Labs**
Synthesis of picorv32a completed: 

![image alt](https://github.com/brett3182/VLSI-SoC-Design-and-Planning-Training---VSD/blob/main/images/Synthesis%20Successful.png?raw=true) 

Report and Flop-ratio: 
![image alt](https://github.com/brett3182/VLSI-SoC-Design-and-Planning-Training---VSD/blob/main/images/Flop%20ratio.png?raw=true) 

**Flop Ratio** = Number of D Flip Flops / Number of Cells  
= 1613 / 14876  
= 0.1084

Hence, the flop ratio is 10.84% 

## #**Day 2 Labs** 
Floorplan of picorv32a completed:

![image alt](https://github.com/brett3182/VLSI-SoC-Design-and-Planning-Training---VSD/blob/main/images/Floorplan%20successful.png?raw=true) 

Dimensions of the die: 
![image alt](https://github.com/brett3182/VLSI-SoC-Design-and-Planning-Training---VSD/blob/main/images/Dimensions%20of%20the%20die.png?raw=true) 

Height = 660.685um, Width = 671.405um
Area = 660.685um x 671.405um = 0.443mmÂ²

