

================================================================
== Vivado HLS Report for 'nodeDetector'
================================================================
* Date:           Thu May 23 21:23:35 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        NodeDetector
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   7.50|     6.407|        0.94|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  921605|  921605|  921605|  921605|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  921603|  921603|         5|          1|          1|  921600|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.07>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pos_6_V), !map !85"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pos_5_V), !map !91"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pos_4_V), !map !97"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pos_3_V), !map !103"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pos_2_V), !map !109"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pos_1_V), !map !115"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %pos_0_V), !map !121"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out2_6_V), !map !127"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out2_5_V), !map !131"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out2_4_V), !map !135"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out2_3_V), !map !139"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out2_2_V), !map !143"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out2_1_V), !map !147"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out2_0_V), !map !151"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_6_V), !map !155"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_5_V), !map !159"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_4_V), !map !163"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_3_V), !map !167"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_2_V), !map !171"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_1_V), !map !175"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_0_V), !map !179"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %inStream_V_data_V), !map !183"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %inStream_V_keep_V), !map !189"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %inStream_V_strb_V), !map !193"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %inStream_V_user_V), !map !197"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %inStream_V_last_V), !map !201"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %inStream_V_id_V), !map !205"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %inStream_V_dest_V), !map !209"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %outStream_V_data_V), !map !213"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %outStream_V_keep_V), !map !217"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %outStream_V_strb_V), !map !221"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i2* %outStream_V_user_V), !map !225"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %outStream_V_last_V), !map !229"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %outStream_V_id_V), !map !233"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i6* %outStream_V_dest_V), !map !237"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8 %enable_V), !map !241"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %horizontalPos_V), !map !247"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @nodeDetector_str) nounwind"   --->   Operation 45 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.00ns)   --->   "%horizontalPos_V_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %horizontalPos_V)"   --->   Operation 46 'read' 'horizontalPos_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 47 [1/1] (1.00ns)   --->   "%enable_V_read = call i8 @_ssdm_op_Read.s_axilite.i8(i8 %enable_V)"   --->   Operation 47 'read' 'enable_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %outStream_V_data_V, i3* %outStream_V_keep_V, i3* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:21]   --->   Operation 48 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %inStream_V_data_V, i3* %inStream_V_keep_V, i3* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V, [5 x i8]* @p_str2, i32 1, i32 1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:22]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %pos_0_V, i16* %pos_1_V, i16* %pos_2_V, i16* %pos_3_V, i16* %pos_4_V, i16* %pos_5_V, i16* %pos_6_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:23]   --->   Operation 50 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8 %enable_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:24]   --->   Operation 51 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %horizontalPos_V, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:25]   --->   Operation 52 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str5, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:26]   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str7, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:27]   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out_0_V, i1* %out_1_V, i1* %out_2_V, i1* %out_3_V, i1* %out_4_V, i1* %out_5_V, i1* %out_6_V, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:28]   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1* %out2_0_V, i1* %out2_1_V, i1* %out2_2_V, i1* %out2_3_V, i1* %out2_4_V, i1* %out2_5_V, i1* %out2_6_V, [8 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:29]   --->   Operation 56 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %enable_V_read, i32 1)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 57 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_19 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %enable_V_read, i32 2)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 58 'bitselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %enable_V_read, i32 3)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 59 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.97ns)   --->   "%rev9 = xor i1 %tmp_23, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 60 'xor' 'rev9' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_24 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %enable_V_read, i32 4)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 61 'bitselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.97ns)   --->   "%rev = xor i1 %tmp_24, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 62 'xor' 'rev' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %enable_V_read, i32 5)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 63 'bitselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.97ns)   --->   "%rev1 = xor i1 %tmp_25, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 64 'xor' 'rev1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %enable_V_read, i32 6)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 65 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.97ns)   --->   "%rev2 = xor i1 %tmp_26, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 66 'xor' 'rev2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %enable_V_read, i32 7)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 67 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.97ns)   --->   "%rev3 = xor i1 %tmp_30, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 68 'xor' 'rev3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_31 = trunc i8 %enable_V_read to i1" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 69 'trunc' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_15 = sext i16 %horizontalPos_V_read to i32" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 70 'sext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%lhs_V_cast = sext i16 %horizontalPos_V_read to i17" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 71 'sext' 'lhs_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (2.07ns)   --->   "%ret_V = add i17 1, %lhs_V_cast" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 72 'add' 'ret_V' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%ret_V_cast = sext i17 %ret_V to i32" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 73 'sext' 'ret_V_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_32 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %enable_V_read, i32 1, i32 7)"   --->   Operation 74 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.48ns)   --->   "%icmp = icmp eq i7 %tmp_32, 0"   --->   Operation 75 'icmp' 'icmp' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_33 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %enable_V_read, i32 1, i32 6)"   --->   Operation 76 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.42ns)   --->   "%icmp1 = icmp eq i6 %tmp_33, 0"   --->   Operation 77 'icmp' 'icmp1' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_34 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %enable_V_read, i32 1, i32 5)"   --->   Operation 78 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (1.36ns)   --->   "%icmp2 = icmp eq i5 %tmp_34, 0"   --->   Operation 79 'icmp' 'icmp2' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_35 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %enable_V_read, i32 1, i32 4)"   --->   Operation 80 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.30ns)   --->   "%icmp3 = icmp eq i4 %tmp_35, 0"   --->   Operation 81 'icmp' 'icmp3' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_36 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %enable_V_read, i32 1, i32 3)"   --->   Operation 82 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (1.13ns)   --->   "%icmp4 = icmp eq i3 %tmp_36, 0"   --->   Operation 83 'icmp' 'icmp4' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_37 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %enable_V_read, i32 1, i32 2)"   --->   Operation 84 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.95ns)   --->   "%icmp5 = icmp eq i2 %tmp_37, 0"   --->   Operation 85 'icmp' 'icmp5' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (1.76ns)   --->   "br label %1" [NodeDetector/src/nodedetector.cpp:39]   --->   Operation 86 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.90>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%rowCnt = phi i32 [ 0, %0 ], [ %rowCnt_2, %.preheader.7 ]"   --->   Operation 87 'phi' 'rowCnt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%columnCnt = phi i32 [ 0, %0 ], [ %columnCnt_2, %.preheader.7 ]"   --->   Operation 88 'phi' 'columnCnt' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%i = phi i20 [ 0, %0 ], [ %i_1, %.preheader.7 ]"   --->   Operation 89 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.44ns)   --->   "%exitcond1 = icmp eq i20 %i, -126976" [NodeDetector/src/nodedetector.cpp:39]   --->   Operation 90 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 921600, i64 921600, i64 921600)"   --->   Operation 91 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.19ns)   --->   "%i_1 = add i20 %i, 1" [NodeDetector/src/nodedetector.cpp:39]   --->   Operation 92 'add' 'i_1' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %30, label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit_ifconv" [NodeDetector/src/nodedetector.cpp:39]   --->   Operation 93 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%empty_16 = call { i24, i3, i3, i2, i1, i5, i6 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i2P.i1P.i5P.i6P(i24* %inStream_V_data_V, i3* %inStream_V_keep_V, i3* %inStream_V_strb_V, i2* %inStream_V_user_V, i1* %inStream_V_last_V, i5* %inStream_V_id_V, i6* %inStream_V_dest_V)" [NodeDetector/src/nodedetector.cpp:42]   --->   Operation 94 'read' 'empty_16' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i2, i1, i5, i6 } %empty_16, 0" [NodeDetector/src/nodedetector.cpp:42]   --->   Operation 95 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_keep_V = extractvalue { i24, i3, i3, i2, i1, i5, i6 } %empty_16, 1" [NodeDetector/src/nodedetector.cpp:42]   --->   Operation 96 'extractvalue' 'tmp_keep_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_strb_V = extractvalue { i24, i3, i3, i2, i1, i5, i6 } %empty_16, 2" [NodeDetector/src/nodedetector.cpp:42]   --->   Operation 97 'extractvalue' 'tmp_strb_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_user_V = extractvalue { i24, i3, i3, i2, i1, i5, i6 } %empty_16, 3" [NodeDetector/src/nodedetector.cpp:42]   --->   Operation 98 'extractvalue' 'tmp_user_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_last_V = extractvalue { i24, i3, i3, i2, i1, i5, i6 } %empty_16, 4" [NodeDetector/src/nodedetector.cpp:42]   --->   Operation 99 'extractvalue' 'tmp_last_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_id_V = extractvalue { i24, i3, i3, i2, i1, i5, i6 } %empty_16, 5" [NodeDetector/src/nodedetector.cpp:42]   --->   Operation 100 'extractvalue' 'tmp_id_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_dest_V = extractvalue { i24, i3, i3, i2, i1, i5, i6 } %empty_16, 6" [NodeDetector/src/nodedetector.cpp:42]   --->   Operation 101 'extractvalue' 'tmp_dest_V' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (0.95ns)   --->   "%tmp_1 = icmp eq i2 %tmp_user_V, 1" [NodeDetector/src/nodedetector.cpp:46]   --->   Operation 102 'icmp' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.69ns)   --->   "%i_op_assign_1 = select i1 %tmp_1, i32 0, i32 %rowCnt" [NodeDetector/src/nodedetector.cpp:46]   --->   Operation 103 'select' 'i_op_assign_1' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (0.69ns)   --->   "%i_op_assign = select i1 %tmp_1, i32 0, i32 %columnCnt" [NodeDetector/src/nodedetector.cpp:46]   --->   Operation 104 'select' 'i_op_assign' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (2.47ns)   --->   "%tmp_16 = icmp eq i32 %i_op_assign_1, %tmp_15" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 105 'icmp' 'tmp_16' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (2.47ns)   --->   "%tmp_17 = icmp eq i32 %i_op_assign_1, %ret_V_cast" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 106 'icmp' 'tmp_17' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (2.45ns)   --->   "%tmp_20 = icmp ugt i24 %tmp_data_V_1, 6619135" [NodeDetector/src/nodedetector.cpp:70]   --->   Operation 107 'icmp' 'tmp_20' <Predicate = (!exitcond1)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_127 = trunc i24 %tmp_data_V_1 to i8" [NodeDetector/src/nodedetector.cpp:70]   --->   Operation 108 'trunc' 'tmp_127' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] (1.55ns)   --->   "%tmp_21 = icmp ugt i8 %tmp_127, 100" [NodeDetector/src/nodedetector.cpp:70]   --->   Operation 109 'icmp' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%lhs_V_3_cast = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 8, i32 15)" [NodeDetector/src/nodedetector.cpp:70]   --->   Operation 110 'partselect' 'lhs_V_3_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (1.55ns)   --->   "%tmp_22 = icmp ugt i8 %lhs_V_3_cast, 100" [NodeDetector/src/nodedetector.cpp:70]   --->   Operation 111 'icmp' 'tmp_22' <Predicate = (!exitcond1)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_28 = or i1 %tmp_21, %tmp_22" [NodeDetector/src/nodedetector.cpp:70]   --->   Operation 112 'or' 'tmp_28' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_29 = or i1 %tmp_28, %tmp_20" [NodeDetector/src/nodedetector.cpp:70]   --->   Operation 113 'or' 'tmp_29' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.1" [NodeDetector/src/nodedetector.cpp:78]   --->   Operation 114 'br' <Predicate = (!exitcond1 & tmp_18)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.2" [NodeDetector/src/nodedetector.cpp:78]   --->   Operation 115 'br' <Predicate = (!exitcond1 & tmp_19)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.3" [NodeDetector/src/nodedetector.cpp:78]   --->   Operation 116 'br' <Predicate = (!exitcond1 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.4" [NodeDetector/src/nodedetector.cpp:78]   --->   Operation 117 'br' <Predicate = (!exitcond1 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.5" [NodeDetector/src/nodedetector.cpp:78]   --->   Operation 118 'br' <Predicate = (!exitcond1 & tmp_25)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.6" [NodeDetector/src/nodedetector.cpp:78]   --->   Operation 119 'br' <Predicate = (!exitcond1 & tmp_26)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "br label %.preheader.preheader" [NodeDetector/src/nodedetector.cpp:78]   --->   Operation 120 'br' <Predicate = (!exitcond1 & tmp_30)> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader.1" [NodeDetector/src/nodedetector.cpp:97]   --->   Operation 121 'br' <Predicate = (!exitcond1 & tmp_18)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "br label %.preheader.2" [NodeDetector/src/nodedetector.cpp:97]   --->   Operation 122 'br' <Predicate = (!exitcond1 & tmp_19)> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader.3" [NodeDetector/src/nodedetector.cpp:97]   --->   Operation 123 'br' <Predicate = (!exitcond1 & tmp_23)> <Delay = 0.00>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader.4" [NodeDetector/src/nodedetector.cpp:97]   --->   Operation 124 'br' <Predicate = (!exitcond1 & tmp_24)> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "br label %.preheader.5" [NodeDetector/src/nodedetector.cpp:97]   --->   Operation 125 'br' <Predicate = (!exitcond1 & tmp_25)> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "br label %.preheader.6" [NodeDetector/src/nodedetector.cpp:97]   --->   Operation 126 'br' <Predicate = (!exitcond1 & tmp_26)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "br label %.preheader.7" [NodeDetector/src/nodedetector.cpp:97]   --->   Operation 127 'br' <Predicate = (!exitcond1 & tmp_30)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (2.55ns)   --->   "%rowCnt_1 = add nsw i32 %i_op_assign_1, 1" [NodeDetector/src/nodedetector.cpp:107]   --->   Operation 128 'add' 'rowCnt_1' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (2.55ns)   --->   "%columnCnt_1 = add nsw i32 %i_op_assign, 1" [NodeDetector/src/nodedetector.cpp:110]   --->   Operation 129 'add' 'columnCnt_1' <Predicate = (!exitcond1)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (0.69ns)   --->   "%rowCnt_2 = select i1 %tmp_last_V, i32 %rowCnt_1, i32 %i_op_assign_1" [NodeDetector/src/nodedetector.cpp:105]   --->   Operation 130 'select' 'rowCnt_2' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.69ns)   --->   "%columnCnt_2 = select i1 %tmp_last_V, i32 0, i32 %columnCnt_1" [NodeDetector/src/nodedetector.cpp:105]   --->   Operation 131 'select' 'columnCnt_2' <Predicate = (!exitcond1)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.40>
ST_3 : Operation 132 [1/1] (1.00ns)   --->   "%pos_0_V_read = call i16 @_ssdm_op_Read.s_axilite.i16P(i16* %pos_0_V)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 132 'read' 'pos_0_V_read' <Predicate = (!exitcond1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 133 [1/1] (1.00ns)   --->   "%pos_1_V_read = call i16 @_ssdm_op_Read.s_axilite.i16P(i16* %pos_1_V)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 133 'read' 'pos_1_V_read' <Predicate = (!exitcond1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 134 [1/1] (1.00ns)   --->   "%pos_2_V_read = call i16 @_ssdm_op_Read.s_axilite.i16P(i16* %pos_2_V)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 134 'read' 'pos_2_V_read' <Predicate = (!exitcond1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 135 [1/1] (1.00ns)   --->   "%pos_3_V_read = call i16 @_ssdm_op_Read.s_axilite.i16P(i16* %pos_3_V)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 135 'read' 'pos_3_V_read' <Predicate = (!exitcond1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 136 [1/1] (1.00ns)   --->   "%pos_4_V_read = call i16 @_ssdm_op_Read.s_axilite.i16P(i16* %pos_4_V)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 136 'read' 'pos_4_V_read' <Predicate = (!exitcond1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 137 [1/1] (1.00ns)   --->   "%pos_5_V_read = call i16 @_ssdm_op_Read.s_axilite.i16P(i16* %pos_5_V)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 137 'read' 'pos_5_V_read' <Predicate = (!exitcond1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 138 [1/1] (1.00ns)   --->   "%pos_6_V_read = call i16 @_ssdm_op_Read.s_axilite.i16P(i16* %pos_6_V)" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 138 'read' 'pos_6_V_read' <Predicate = (!exitcond1)> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_2 = sext i16 %pos_0_V_read to i32" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 139 'sext' 'tmp_2' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (2.47ns)   --->   "%tmp_3 = icmp eq i32 %i_op_assign, %tmp_2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 140 'icmp' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%tmp_4 = sext i16 %pos_1_V_read to i32" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 141 'sext' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (2.47ns)   --->   "%tmp_5 = icmp eq i32 %i_op_assign, %tmp_4" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 142 'icmp' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_6 = sext i16 %pos_2_V_read to i32" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 143 'sext' 'tmp_6' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (2.47ns)   --->   "%tmp_7 = icmp eq i32 %i_op_assign, %tmp_6" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 144 'icmp' 'tmp_7' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_8 = sext i16 %pos_3_V_read to i32" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 145 'sext' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 146 [1/1] (2.47ns)   --->   "%tmp_9 = icmp eq i32 %i_op_assign, %tmp_8" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 146 'icmp' 'tmp_9' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_s = sext i16 %pos_4_V_read to i32" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 147 'sext' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.47ns)   --->   "%tmp_10 = icmp eq i32 %i_op_assign, %tmp_s" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 148 'icmp' 'tmp_10' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_11 = sext i16 %pos_5_V_read to i32" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 149 'sext' 'tmp_11' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (2.47ns)   --->   "%tmp_12 = icmp eq i32 %i_op_assign, %tmp_11" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 150 'icmp' 'tmp_12' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_13 = sext i16 %pos_6_V_read to i32" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 151 'sext' 'tmp_13' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (2.47ns)   --->   "%tmp_14 = icmp eq i32 %i_op_assign, %tmp_13" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 152 'icmp' 'tmp_14' <Predicate = (!exitcond1)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%sel_tmp1 = and i1 %tmp_3, %tmp_18" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 153 'and' 'sel_tmp1' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%sel_tmp3 = and i1 %tmp_5, %tmp_19" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 154 'and' 'sel_tmp3' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%sel_tmp6 = and i1 %tmp_7, %tmp_23" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 155 'and' 'sel_tmp6' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%sel_tmp9 = and i1 %tmp_9, %tmp_24" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 156 'and' 'sel_tmp9' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node tmp3)   --->   "%sel_tmp7 = and i1 %tmp_10, %tmp_25" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 157 'and' 'sel_tmp7' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp = and i1 %tmp_12, %tmp_26" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 158 'and' 'sel_tmp' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp2 = and i1 %tmp_14, %tmp_30" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 159 'and' 'sel_tmp2' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%tmp1 = or i1 %sel_tmp3, %sel_tmp6" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 160 'or' 'tmp1' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 161 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp2 = or i1 %tmp1, %sel_tmp1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 161 'or' 'tmp2' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp3 = or i1 %sel_tmp9, %sel_tmp7" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 162 'or' 'tmp3' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp4 = or i1 %sel_tmp, %sel_tmp2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 163 'or' 'tmp4' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%tmp5 = or i1 %tmp4, %tmp3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 164 'or' 'tmp5' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = or i1 %tmp5, %tmp2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 165 'or' 'sel_tmp4' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.97ns)   --->   "%sel_tmp12 = xor i1 %tmp_10, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 166 'xor' 'sel_tmp12' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.97ns)   --->   "%sel_tmp15 = xor i1 %tmp_9, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 167 'xor' 'sel_tmp15' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 168 [1/1] (0.97ns)   --->   "%sel_tmp16 = and i1 %icmp4, %sel_tmp15" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 168 'and' 'sel_tmp16' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.97ns)   --->   "%sel_tmp19 = xor i1 %tmp_7, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 169 'xor' 'sel_tmp19' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.97ns)   --->   "%sel_tmp20 = and i1 %icmp5, %sel_tmp19" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 170 'and' 'sel_tmp20' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.97ns)   --->   "%sel_tmp21 = and i1 %sel_tmp20, %rev" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 171 'and' 'sel_tmp21' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp24)   --->   "%sel_tmp32_demorgan = or i1 %tmp_18, %tmp_5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 172 'or' 'sel_tmp32_demorgan' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 173 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp24 = xor i1 %sel_tmp32_demorgan, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 173 'xor' 'sel_tmp24' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 174 [1/1] (0.97ns)   --->   "%sel_tmp25 = and i1 %sel_tmp24, %rev9" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 174 'and' 'sel_tmp25' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp29)   --->   "%sel_tmp38_demorgan = or i1 %tmp_19, %tmp_3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 175 'or' 'sel_tmp38_demorgan' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp29 = xor i1 %sel_tmp38_demorgan, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 176 'xor' 'sel_tmp29' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (0.97ns)   --->   "%sel_tmp30 = and i1 %sel_tmp29, %rev9" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 177 'and' 'sel_tmp30' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.97ns)   --->   "%sel_tmp45 = and i1 %sel_tmp20, %sel_tmp15" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 178 'and' 'sel_tmp45' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.97ns)   --->   "%sel_tmp56 = and i1 %sel_tmp24, %sel_tmp19" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 179 'and' 'sel_tmp56' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (0.97ns)   --->   "%sel_tmp68 = and i1 %sel_tmp29, %sel_tmp19" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 180 'and' 'sel_tmp68' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (0.97ns)   --->   "%sel_tmp267_demorgan = or i1 %tmp_3, %tmp_5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 181 'or' 'sel_tmp267_demorgan' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp73)   --->   "%sel_tmp72 = xor i1 %sel_tmp267_demorgan, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 182 'xor' 'sel_tmp72' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp73 = and i1 %rev9, %sel_tmp72" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 183 'and' 'sel_tmp73' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.97ns)   --->   "%sel_tmp618_demorgan = or i1 %sel_tmp267_demorgan, %tmp_7" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 184 'or' 'sel_tmp618_demorgan' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %2, label %3" [NodeDetector/src/nodedetector.cpp:67]   --->   Operation 185 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections_0, align 1" [NodeDetector/src/nodedetector.cpp:80]   --->   Operation 186 'store' <Predicate = (!tmp_18)> <Delay = 1.76>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.1"   --->   Operation 187 'br' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.97ns)   --->   "%brmerge1368_demorgan = and i1 %tmp_16, %tmp_3" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 188 'and' 'brmerge1368_demorgan' <Predicate = (tmp_18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %brmerge1368_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit37.0, label %._crit_edge1268.0" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 189 'br' <Predicate = (tmp_18)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections_0, align 1" [NodeDetector/src/nodedetector.cpp:71]   --->   Operation 190 'store' <Predicate = (tmp_18 & brmerge1368_demorgan)> <Delay = 1.76>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "br label %._crit_edge1268.0" [NodeDetector/src/nodedetector.cpp:77]   --->   Operation 191 'br' <Predicate = (tmp_18 & brmerge1368_demorgan)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %4, label %5" [NodeDetector/src/nodedetector.cpp:67]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections_1, align 1" [NodeDetector/src/nodedetector.cpp:80]   --->   Operation 193 'store' <Predicate = (!tmp_19)> <Delay = 1.76>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.2"   --->   Operation 194 'br' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (0.97ns)   --->   "%brmerge1370_demorgan = and i1 %tmp_16, %tmp_5" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 195 'and' 'brmerge1370_demorgan' <Predicate = (tmp_19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "br i1 %brmerge1370_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit37.1, label %._crit_edge1268.1" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 196 'br' <Predicate = (tmp_19)> <Delay = 0.00>
ST_3 : Operation 197 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections_1, align 1" [NodeDetector/src/nodedetector.cpp:71]   --->   Operation 197 'store' <Predicate = (tmp_19 & brmerge1370_demorgan)> <Delay = 1.76>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "br label %._crit_edge1268.1" [NodeDetector/src/nodedetector.cpp:77]   --->   Operation 198 'br' <Predicate = (tmp_19 & brmerge1370_demorgan)> <Delay = 0.00>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %6, label %7" [NodeDetector/src/nodedetector.cpp:67]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections_2, align 1" [NodeDetector/src/nodedetector.cpp:80]   --->   Operation 200 'store' <Predicate = (!tmp_23)> <Delay = 1.76>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.3"   --->   Operation 201 'br' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.97ns)   --->   "%brmerge1372_demorgan = and i1 %tmp_16, %tmp_7" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 202 'and' 'brmerge1372_demorgan' <Predicate = (tmp_23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.00ns)   --->   "br i1 %brmerge1372_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit37.2, label %._crit_edge1268.2" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 203 'br' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 204 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections_2, align 1" [NodeDetector/src/nodedetector.cpp:71]   --->   Operation 204 'store' <Predicate = (tmp_23 & brmerge1372_demorgan)> <Delay = 1.76>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge1268.2" [NodeDetector/src/nodedetector.cpp:77]   --->   Operation 205 'br' <Predicate = (tmp_23 & brmerge1372_demorgan)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "br i1 %tmp_24, label %8, label %9" [NodeDetector/src/nodedetector.cpp:67]   --->   Operation 206 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections_3, align 1" [NodeDetector/src/nodedetector.cpp:80]   --->   Operation 207 'store' <Predicate = (!tmp_24)> <Delay = 1.76>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.4"   --->   Operation 208 'br' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.97ns)   --->   "%brmerge1374_demorgan = and i1 %tmp_16, %tmp_9" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 209 'and' 'brmerge1374_demorgan' <Predicate = (tmp_24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %brmerge1374_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit37.3, label %._crit_edge1268.3" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 210 'br' <Predicate = (tmp_24)> <Delay = 0.00>
ST_3 : Operation 211 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections_3, align 1" [NodeDetector/src/nodedetector.cpp:71]   --->   Operation 211 'store' <Predicate = (tmp_24 & brmerge1374_demorgan)> <Delay = 1.76>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "br label %._crit_edge1268.3" [NodeDetector/src/nodedetector.cpp:77]   --->   Operation 212 'br' <Predicate = (tmp_24 & brmerge1374_demorgan)> <Delay = 0.00>
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %10, label %11" [NodeDetector/src/nodedetector.cpp:67]   --->   Operation 213 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections_4, align 1" [NodeDetector/src/nodedetector.cpp:80]   --->   Operation 214 'store' <Predicate = (!tmp_25)> <Delay = 1.76>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.5"   --->   Operation 215 'br' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.97ns)   --->   "%brmerge1376_demorgan = and i1 %tmp_16, %tmp_10" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 216 'and' 'brmerge1376_demorgan' <Predicate = (tmp_25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (0.00ns)   --->   "br i1 %brmerge1376_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit37.4, label %._crit_edge1268.4" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 217 'br' <Predicate = (tmp_25)> <Delay = 0.00>
ST_3 : Operation 218 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections_4, align 1" [NodeDetector/src/nodedetector.cpp:71]   --->   Operation 218 'store' <Predicate = (tmp_25 & brmerge1376_demorgan)> <Delay = 1.76>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "br label %._crit_edge1268.4" [NodeDetector/src/nodedetector.cpp:77]   --->   Operation 219 'br' <Predicate = (tmp_25 & brmerge1376_demorgan)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %12, label %13" [NodeDetector/src/nodedetector.cpp:67]   --->   Operation 220 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections_5, align 1" [NodeDetector/src/nodedetector.cpp:80]   --->   Operation 221 'store' <Predicate = (!tmp_26)> <Delay = 1.76>
ST_3 : Operation 222 [1/1] (0.00ns)   --->   "br label %_ZrsILi8ELb1EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit42.6"   --->   Operation 222 'br' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_3 : Operation 223 [1/1] (0.97ns)   --->   "%brmerge1378_demorgan = and i1 %tmp_16, %tmp_12" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 223 'and' 'brmerge1378_demorgan' <Predicate = (tmp_26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "br i1 %brmerge1378_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit37.5, label %._crit_edge1268.5" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 224 'br' <Predicate = (tmp_26)> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections_5, align 1" [NodeDetector/src/nodedetector.cpp:71]   --->   Operation 225 'store' <Predicate = (tmp_26 & brmerge1378_demorgan)> <Delay = 1.76>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "br label %._crit_edge1268.5" [NodeDetector/src/nodedetector.cpp:77]   --->   Operation 226 'br' <Predicate = (tmp_26 & brmerge1378_demorgan)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %14, label %15" [NodeDetector/src/nodedetector.cpp:67]   --->   Operation 227 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections_6, align 1" [NodeDetector/src/nodedetector.cpp:80]   --->   Operation 228 'store' <Predicate = (!tmp_30)> <Delay = 1.76>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "br label %.preheader.preheader"   --->   Operation 229 'br' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.97ns)   --->   "%brmerge1380_demorgan = and i1 %tmp_16, %tmp_14" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 230 'and' 'brmerge1380_demorgan' <Predicate = (tmp_30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "br i1 %brmerge1380_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit37.6, label %._crit_edge1268.6" [NodeDetector/src/nodedetector.cpp:68]   --->   Operation 231 'br' <Predicate = (tmp_30)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections_6, align 1" [NodeDetector/src/nodedetector.cpp:71]   --->   Operation 232 'store' <Predicate = (tmp_30 & brmerge1380_demorgan)> <Delay = 1.76>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "br label %._crit_edge1268.6" [NodeDetector/src/nodedetector.cpp:77]   --->   Operation 233 'br' <Predicate = (tmp_30 & brmerge1380_demorgan)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "br i1 %tmp_18, label %16, label %17" [NodeDetector/src/nodedetector.cpp:86]   --->   Operation 234 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections2_0, align 1" [NodeDetector/src/nodedetector.cpp:99]   --->   Operation 235 'store' <Predicate = (!tmp_18)> <Delay = 1.76>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "br label %.preheader.1"   --->   Operation 236 'br' <Predicate = (!tmp_18)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.97ns)   --->   "%brmerge1382_demorgan = and i1 %tmp_17, %tmp_3" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 237 'and' 'brmerge1382_demorgan' <Predicate = (tmp_18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "br i1 %brmerge1382_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.0, label %._crit_edge1270.0" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 238 'br' <Predicate = (tmp_18)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections2_0, align 1" [NodeDetector/src/nodedetector.cpp:90]   --->   Operation 239 'store' <Predicate = (tmp_18 & brmerge1382_demorgan)> <Delay = 1.76>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "br label %._crit_edge1270.0" [NodeDetector/src/nodedetector.cpp:96]   --->   Operation 240 'br' <Predicate = (tmp_18 & brmerge1382_demorgan)> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "br i1 %tmp_19, label %18, label %19" [NodeDetector/src/nodedetector.cpp:86]   --->   Operation 241 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections2_1, align 1" [NodeDetector/src/nodedetector.cpp:99]   --->   Operation 242 'store' <Predicate = (!tmp_19)> <Delay = 1.76>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "br label %.preheader.2"   --->   Operation 243 'br' <Predicate = (!tmp_19)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.97ns)   --->   "%brmerge1385_demorgan = and i1 %tmp_17, %tmp_5" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 244 'and' 'brmerge1385_demorgan' <Predicate = (tmp_19)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "br i1 %brmerge1385_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.1, label %._crit_edge1270.1" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 245 'br' <Predicate = (tmp_19)> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections2_1, align 1" [NodeDetector/src/nodedetector.cpp:90]   --->   Operation 246 'store' <Predicate = (tmp_19 & brmerge1385_demorgan)> <Delay = 1.76>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "br label %._crit_edge1270.1" [NodeDetector/src/nodedetector.cpp:96]   --->   Operation 247 'br' <Predicate = (tmp_19 & brmerge1385_demorgan)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %tmp_23, label %20, label %21" [NodeDetector/src/nodedetector.cpp:86]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections2_2, align 1" [NodeDetector/src/nodedetector.cpp:99]   --->   Operation 249 'store' <Predicate = (!tmp_23)> <Delay = 1.76>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "br label %.preheader.3"   --->   Operation 250 'br' <Predicate = (!tmp_23)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.97ns)   --->   "%brmerge1388_demorgan = and i1 %tmp_17, %tmp_7" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 251 'and' 'brmerge1388_demorgan' <Predicate = (tmp_23)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "br i1 %brmerge1388_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.2, label %._crit_edge1270.2" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 252 'br' <Predicate = (tmp_23)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections2_2, align 1" [NodeDetector/src/nodedetector.cpp:90]   --->   Operation 253 'store' <Predicate = (tmp_23 & brmerge1388_demorgan)> <Delay = 1.76>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "br label %._crit_edge1270.2" [NodeDetector/src/nodedetector.cpp:96]   --->   Operation 254 'br' <Predicate = (tmp_23 & brmerge1388_demorgan)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "br i1 %tmp_24, label %22, label %23" [NodeDetector/src/nodedetector.cpp:86]   --->   Operation 255 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections2_3, align 1" [NodeDetector/src/nodedetector.cpp:99]   --->   Operation 256 'store' <Predicate = (!tmp_24)> <Delay = 1.76>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "br label %.preheader.4"   --->   Operation 257 'br' <Predicate = (!tmp_24)> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.97ns)   --->   "%brmerge1391_demorgan = and i1 %tmp_17, %tmp_9" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 258 'and' 'brmerge1391_demorgan' <Predicate = (tmp_24)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "br i1 %brmerge1391_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.3, label %._crit_edge1270.3" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 259 'br' <Predicate = (tmp_24)> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections2_3, align 1" [NodeDetector/src/nodedetector.cpp:90]   --->   Operation 260 'store' <Predicate = (tmp_24 & brmerge1391_demorgan)> <Delay = 1.76>
ST_3 : Operation 261 [1/1] (0.00ns)   --->   "br label %._crit_edge1270.3" [NodeDetector/src/nodedetector.cpp:96]   --->   Operation 261 'br' <Predicate = (tmp_24 & brmerge1391_demorgan)> <Delay = 0.00>
ST_3 : Operation 262 [1/1] (0.00ns)   --->   "br i1 %tmp_25, label %24, label %25" [NodeDetector/src/nodedetector.cpp:86]   --->   Operation 262 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 263 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections2_4, align 1" [NodeDetector/src/nodedetector.cpp:99]   --->   Operation 263 'store' <Predicate = (!tmp_25)> <Delay = 1.76>
ST_3 : Operation 264 [1/1] (0.00ns)   --->   "br label %.preheader.5"   --->   Operation 264 'br' <Predicate = (!tmp_25)> <Delay = 0.00>
ST_3 : Operation 265 [1/1] (0.97ns)   --->   "%brmerge1394_demorgan = and i1 %tmp_17, %tmp_10" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 265 'and' 'brmerge1394_demorgan' <Predicate = (tmp_25)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 266 [1/1] (0.00ns)   --->   "br i1 %brmerge1394_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.4, label %._crit_edge1270.4" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 266 'br' <Predicate = (tmp_25)> <Delay = 0.00>
ST_3 : Operation 267 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections2_4, align 1" [NodeDetector/src/nodedetector.cpp:90]   --->   Operation 267 'store' <Predicate = (tmp_25 & brmerge1394_demorgan)> <Delay = 1.76>
ST_3 : Operation 268 [1/1] (0.00ns)   --->   "br label %._crit_edge1270.4" [NodeDetector/src/nodedetector.cpp:96]   --->   Operation 268 'br' <Predicate = (tmp_25 & brmerge1394_demorgan)> <Delay = 0.00>
ST_3 : Operation 269 [1/1] (0.00ns)   --->   "br i1 %tmp_26, label %26, label %27" [NodeDetector/src/nodedetector.cpp:86]   --->   Operation 269 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 270 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections2_5, align 1" [NodeDetector/src/nodedetector.cpp:99]   --->   Operation 270 'store' <Predicate = (!tmp_26)> <Delay = 1.76>
ST_3 : Operation 271 [1/1] (0.00ns)   --->   "br label %.preheader.6"   --->   Operation 271 'br' <Predicate = (!tmp_26)> <Delay = 0.00>
ST_3 : Operation 272 [1/1] (0.97ns)   --->   "%brmerge1397_demorgan = and i1 %tmp_17, %tmp_12" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 272 'and' 'brmerge1397_demorgan' <Predicate = (tmp_26)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 273 [1/1] (0.00ns)   --->   "br i1 %brmerge1397_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.5, label %._crit_edge1270.5" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 273 'br' <Predicate = (tmp_26)> <Delay = 0.00>
ST_3 : Operation 274 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections2_5, align 1" [NodeDetector/src/nodedetector.cpp:90]   --->   Operation 274 'store' <Predicate = (tmp_26 & brmerge1397_demorgan)> <Delay = 1.76>
ST_3 : Operation 275 [1/1] (0.00ns)   --->   "br label %._crit_edge1270.5" [NodeDetector/src/nodedetector.cpp:96]   --->   Operation 275 'br' <Predicate = (tmp_26 & brmerge1397_demorgan)> <Delay = 0.00>
ST_3 : Operation 276 [1/1] (0.00ns)   --->   "br i1 %tmp_30, label %28, label %29" [NodeDetector/src/nodedetector.cpp:86]   --->   Operation 276 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 277 [1/1] (1.76ns)   --->   "store i1 false, i1* @detections2_6, align 1" [NodeDetector/src/nodedetector.cpp:99]   --->   Operation 277 'store' <Predicate = (!tmp_30)> <Delay = 1.76>
ST_3 : Operation 278 [1/1] (0.00ns)   --->   "br label %.preheader.7"   --->   Operation 278 'br' <Predicate = (!tmp_30)> <Delay = 0.00>
ST_3 : Operation 279 [1/1] (0.97ns)   --->   "%brmerge1400_demorgan = and i1 %tmp_17, %tmp_14" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 279 'and' 'brmerge1400_demorgan' <Predicate = (tmp_30)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 280 [1/1] (0.00ns)   --->   "br i1 %brmerge1400_demorgan, label %_ZrsILi24ELb0EEN11ap_int_baseIXT_EXT0_EE5RTypeIXT_EXT0_EE4arg1ERKS1_i.exit14.6, label %._crit_edge1270.6" [NodeDetector/src/nodedetector.cpp:87]   --->   Operation 280 'br' <Predicate = (tmp_30)> <Delay = 0.00>
ST_3 : Operation 281 [1/1] (1.76ns)   --->   "store i1 %tmp_29, i1* @detections2_6, align 1" [NodeDetector/src/nodedetector.cpp:90]   --->   Operation 281 'store' <Predicate = (tmp_30 & brmerge1400_demorgan)> <Delay = 1.76>
ST_3 : Operation 282 [1/1] (0.00ns)   --->   "br label %._crit_edge1270.6" [NodeDetector/src/nodedetector.cpp:96]   --->   Operation 282 'br' <Predicate = (tmp_30 & brmerge1400_demorgan)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.86>
ST_4 : Operation 283 [1/1] (0.97ns)   --->   "%sel_tmp5 = xor i1 %tmp_14, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 283 'xor' 'sel_tmp5' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node tmp8)   --->   "%sel_tmp8 = and i1 %icmp1, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 284 'and' 'sel_tmp8' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/1] (0.97ns)   --->   "%sel_tmp10 = xor i1 %tmp_12, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 285 'xor' 'sel_tmp10' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp203)   --->   "%sel_tmp11 = and i1 %icmp2, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 286 'and' 'sel_tmp11' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/1] (0.97ns)   --->   "%sel_tmp13 = and i1 %icmp3, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 287 'and' 'sel_tmp13' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp203)   --->   "%sel_tmp14 = and i1 %sel_tmp13, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 288 'and' 'sel_tmp14' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/1] (0.97ns)   --->   "%sel_tmp17 = and i1 %sel_tmp16, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 289 'and' 'sel_tmp17' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 290 [1/1] (0.97ns)   --->   "%sel_tmp18 = and i1 %sel_tmp17, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 290 'and' 'sel_tmp18' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.97ns)   --->   "%sel_tmp22 = and i1 %sel_tmp21, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 291 'and' 'sel_tmp22' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 292 [1/1] (0.97ns)   --->   "%sel_tmp23 = and i1 %sel_tmp22, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 292 'and' 'sel_tmp23' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 293 [1/1] (0.97ns)   --->   "%sel_tmp26 = and i1 %sel_tmp25, %rev" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 293 'and' 'sel_tmp26' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 294 [1/1] (0.97ns)   --->   "%sel_tmp27 = and i1 %sel_tmp26, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 294 'and' 'sel_tmp27' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 295 [1/1] (0.97ns)   --->   "%sel_tmp28 = and i1 %sel_tmp27, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 295 'and' 'sel_tmp28' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 296 [1/1] (0.97ns)   --->   "%sel_tmp31 = and i1 %sel_tmp30, %rev" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 296 'and' 'sel_tmp31' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 297 [1/1] (0.97ns)   --->   "%sel_tmp32 = and i1 %sel_tmp31, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 297 'and' 'sel_tmp32' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 298 [1/1] (0.97ns)   --->   "%sel_tmp33 = and i1 %sel_tmp32, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 298 'and' 'sel_tmp33' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 299 [1/1] (0.97ns)   --->   "%sel_tmp34 = and i1 %sel_tmp13, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 299 'and' 'sel_tmp34' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node tmp14)   --->   "%sel_tmp35 = and i1 %sel_tmp34, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 300 'and' 'sel_tmp35' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node tmp14)   --->   "%sel_tmp36 = and i1 %sel_tmp18, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 301 'and' 'sel_tmp36' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp206)   --->   "%sel_tmp37 = and i1 %sel_tmp17, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 302 'and' 'sel_tmp37' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 303 [1/1] (0.97ns)   --->   "%sel_tmp38 = and i1 %sel_tmp16, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 303 'and' 'sel_tmp38' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp206)   --->   "%sel_tmp39 = and i1 %sel_tmp38, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 304 'and' 'sel_tmp39' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node tmp17)   --->   "%sel_tmp40 = and i1 %sel_tmp23, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 305 'and' 'sel_tmp40' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 306 [1/1] (0.97ns)   --->   "%sel_tmp41 = and i1 %sel_tmp22, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 306 'and' 'sel_tmp41' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node tmp17)   --->   "%sel_tmp42 = and i1 %sel_tmp41, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 307 'and' 'sel_tmp42' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 308 [1/1] (0.97ns)   --->   "%sel_tmp43 = and i1 %sel_tmp21, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 308 'and' 'sel_tmp43' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 309 [1/1] (0.97ns)   --->   "%sel_tmp44 = and i1 %sel_tmp43, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 309 'and' 'sel_tmp44' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 310 [1/1] (0.97ns)   --->   "%sel_tmp46 = and i1 %sel_tmp45, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 310 'and' 'sel_tmp46' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 311 [1/1] (0.97ns)   --->   "%sel_tmp47 = and i1 %sel_tmp46, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 311 'and' 'sel_tmp47' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node tmp22)   --->   "%sel_tmp48 = and i1 %sel_tmp28, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 312 'and' 'sel_tmp48' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 313 [1/1] (0.97ns)   --->   "%sel_tmp49 = and i1 %sel_tmp27, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 313 'and' 'sel_tmp49' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node tmp22)   --->   "%sel_tmp50 = and i1 %sel_tmp49, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 314 'and' 'sel_tmp50' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 315 [1/1] (0.97ns)   --->   "%sel_tmp51 = and i1 %sel_tmp26, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 315 'and' 'sel_tmp51' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 316 [1/1] (0.97ns)   --->   "%sel_tmp52 = and i1 %sel_tmp51, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 316 'and' 'sel_tmp52' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 317 [1/1] (0.97ns)   --->   "%sel_tmp53 = and i1 %sel_tmp25, %sel_tmp15" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 317 'and' 'sel_tmp53' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 318 [1/1] (0.97ns)   --->   "%sel_tmp54 = and i1 %sel_tmp53, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 318 'and' 'sel_tmp54' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 319 [1/1] (0.97ns)   --->   "%sel_tmp55 = and i1 %sel_tmp54, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 319 'and' 'sel_tmp55' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 320 [1/1] (0.97ns)   --->   "%sel_tmp57 = and i1 %sel_tmp56, %rev" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 320 'and' 'sel_tmp57' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 321 [1/1] (0.97ns)   --->   "%sel_tmp58 = and i1 %sel_tmp57, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 321 'and' 'sel_tmp58' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 322 [1/1] (0.97ns)   --->   "%sel_tmp59 = and i1 %sel_tmp58, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 322 'and' 'sel_tmp59' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node tmp26)   --->   "%sel_tmp60 = and i1 %sel_tmp59, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 323 'and' 'sel_tmp60' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node tmp26)   --->   "%sel_tmp61 = and i1 %sel_tmp33, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 324 'and' 'sel_tmp61' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 325 [1/1] (0.97ns)   --->   "%sel_tmp62 = and i1 %sel_tmp32, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 325 'and' 'sel_tmp62' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 326 [1/1] (0.97ns)   --->   "%sel_tmp63 = and i1 %sel_tmp31, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 326 'and' 'sel_tmp63' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 327 [1/1] (0.97ns)   --->   "%sel_tmp64 = and i1 %sel_tmp63, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 327 'and' 'sel_tmp64' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 328 [1/1] (0.97ns)   --->   "%sel_tmp65 = and i1 %sel_tmp30, %sel_tmp15" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 328 'and' 'sel_tmp65' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 329 [1/1] (0.97ns)   --->   "%sel_tmp66 = and i1 %sel_tmp65, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 329 'and' 'sel_tmp66' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 330 [1/1] (0.97ns)   --->   "%sel_tmp67 = and i1 %sel_tmp66, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 330 'and' 'sel_tmp67' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 331 [1/1] (0.97ns)   --->   "%sel_tmp69 = and i1 %sel_tmp68, %rev" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 331 'and' 'sel_tmp69' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 332 [1/1] (0.97ns)   --->   "%sel_tmp70 = and i1 %sel_tmp69, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 332 'and' 'sel_tmp70' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 333 [1/1] (0.97ns)   --->   "%sel_tmp71 = and i1 %sel_tmp70, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 333 'and' 'sel_tmp71' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 334 [1/1] (0.97ns)   --->   "%sel_tmp74 = and i1 %sel_tmp73, %rev" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 334 'and' 'sel_tmp74' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 335 [1/1] (0.97ns)   --->   "%sel_tmp75 = and i1 %sel_tmp74, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 335 'and' 'sel_tmp75' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 336 [1/1] (0.97ns)   --->   "%sel_tmp76 = and i1 %sel_tmp75, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 336 'and' 'sel_tmp76' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node tmp31)   --->   "%sel_tmp77 = and i1 %sel_tmp76, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 337 'and' 'sel_tmp77' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node tmp31)   --->   "%sel_tmp78 = and i1 %sel_tmp34, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 338 'and' 'sel_tmp78' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 339 [1/1] (0.97ns)   --->   "%sel_tmp79 = and i1 %sel_tmp38, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 339 'and' 'sel_tmp79' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node tmp35)   --->   "%sel_tmp80 = and i1 %sel_tmp79, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 340 'and' 'sel_tmp80' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node tmp35)   --->   "%sel_tmp81 = and i1 %sel_tmp41, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 341 'and' 'sel_tmp81' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node tmp37)   --->   "%sel_tmp82 = and i1 %sel_tmp44, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 342 'and' 'sel_tmp82' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 343 [1/1] (0.97ns)   --->   "%sel_tmp83 = and i1 %sel_tmp43, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 343 'and' 'sel_tmp83' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node tmp37)   --->   "%sel_tmp84 = and i1 %sel_tmp83, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 344 'and' 'sel_tmp84' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node tmp38)   --->   "%sel_tmp85 = and i1 %sel_tmp47, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 345 'and' 'sel_tmp85' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 346 [1/1] (0.97ns)   --->   "%sel_tmp86 = and i1 %sel_tmp46, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 346 'and' 'sel_tmp86' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node tmp38)   --->   "%sel_tmp87 = and i1 %sel_tmp86, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 347 'and' 'sel_tmp87' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 348 [1/1] (0.97ns)   --->   "%sel_tmp88 = and i1 %sel_tmp45, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 348 'and' 'sel_tmp88' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 349 [1/1] (0.97ns)   --->   "%sel_tmp89 = and i1 %sel_tmp88, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 349 'and' 'sel_tmp89' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node tmp41)   --->   "%sel_tmp90 = and i1 %sel_tmp89, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 350 'and' 'sel_tmp90' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node tmp41)   --->   "%sel_tmp91 = and i1 %sel_tmp49, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 351 'and' 'sel_tmp91' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node tmp42)   --->   "%sel_tmp92 = and i1 %sel_tmp52, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 352 'and' 'sel_tmp92' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 353 [1/1] (0.97ns)   --->   "%sel_tmp93 = and i1 %sel_tmp51, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 353 'and' 'sel_tmp93' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node tmp42)   --->   "%sel_tmp94 = and i1 %sel_tmp93, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 354 'and' 'sel_tmp94' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node tmp44)   --->   "%sel_tmp95 = and i1 %sel_tmp55, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 355 'and' 'sel_tmp95' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 356 [1/1] (0.97ns)   --->   "%sel_tmp96 = and i1 %sel_tmp54, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 356 'and' 'sel_tmp96' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node tmp44)   --->   "%sel_tmp97 = and i1 %sel_tmp96, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 357 'and' 'sel_tmp97' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 358 [1/1] (0.97ns)   --->   "%sel_tmp98 = and i1 %sel_tmp53, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 358 'and' 'sel_tmp98' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 359 [1/1] (0.97ns)   --->   "%sel_tmp99 = and i1 %sel_tmp98, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 359 'and' 'sel_tmp99' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node tmp45)   --->   "%sel_tmp100 = and i1 %sel_tmp99, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 360 'and' 'sel_tmp100' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node tmp45)   --->   "%sel_tmp101 = and i1 %sel_tmp59, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 361 'and' 'sel_tmp101' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 362 [1/1] (0.97ns)   --->   "%sel_tmp102 = and i1 %sel_tmp58, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 362 'and' 'sel_tmp102' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 363 [1/1] (0.97ns)   --->   "%sel_tmp103 = and i1 %sel_tmp57, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 363 'and' 'sel_tmp103' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 364 [1/1] (0.97ns)   --->   "%sel_tmp104 = and i1 %sel_tmp103, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 364 'and' 'sel_tmp104' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 365 [1/1] (0.97ns)   --->   "%sel_tmp105 = and i1 %sel_tmp56, %sel_tmp15" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 365 'and' 'sel_tmp105' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 366 [1/1] (0.97ns)   --->   "%sel_tmp106 = and i1 %sel_tmp105, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 366 'and' 'sel_tmp106' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 367 [1/1] (0.97ns)   --->   "%sel_tmp107 = and i1 %sel_tmp106, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 367 'and' 'sel_tmp107' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node tmp50)   --->   "%sel_tmp108 = and i1 %sel_tmp107, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 368 'and' 'sel_tmp108' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node tmp50)   --->   "%sel_tmp109 = and i1 %sel_tmp62, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 369 'and' 'sel_tmp109' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node tmp52)   --->   "%sel_tmp110 = and i1 %sel_tmp64, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 370 'and' 'sel_tmp110' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 371 [1/1] (0.97ns)   --->   "%sel_tmp111 = and i1 %sel_tmp63, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 371 'and' 'sel_tmp111' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node tmp52)   --->   "%sel_tmp112 = and i1 %sel_tmp111, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 372 'and' 'sel_tmp112' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node tmp53)   --->   "%sel_tmp113 = and i1 %sel_tmp67, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 373 'and' 'sel_tmp113' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 374 [1/1] (0.97ns)   --->   "%sel_tmp114 = and i1 %sel_tmp66, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 374 'and' 'sel_tmp114' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node tmp53)   --->   "%sel_tmp115 = and i1 %sel_tmp114, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 375 'and' 'sel_tmp115' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 376 [1/1] (0.97ns)   --->   "%sel_tmp116 = and i1 %sel_tmp65, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 376 'and' 'sel_tmp116' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 377 [1/1] (0.97ns)   --->   "%sel_tmp117 = and i1 %sel_tmp116, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 377 'and' 'sel_tmp117' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node tmp56)   --->   "%sel_tmp118 = and i1 %sel_tmp117, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 378 'and' 'sel_tmp118' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node tmp56)   --->   "%sel_tmp119 = and i1 %sel_tmp71, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 379 'and' 'sel_tmp119' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 380 [1/1] (0.97ns)   --->   "%sel_tmp120 = and i1 %sel_tmp70, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 380 'and' 'sel_tmp120' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 381 [1/1] (0.97ns)   --->   "%sel_tmp121 = and i1 %sel_tmp69, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 381 'and' 'sel_tmp121' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 382 [1/1] (0.97ns)   --->   "%sel_tmp122 = and i1 %sel_tmp121, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 382 'and' 'sel_tmp122' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.97ns)   --->   "%sel_tmp123 = and i1 %sel_tmp68, %sel_tmp15" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 383 'and' 'sel_tmp123' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.97ns)   --->   "%sel_tmp124 = and i1 %sel_tmp123, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 384 'and' 'sel_tmp124' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 385 [1/1] (0.97ns)   --->   "%sel_tmp125 = and i1 %sel_tmp124, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 385 'and' 'sel_tmp125' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node tmp59)   --->   "%sel_tmp126 = and i1 %sel_tmp125, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 386 'and' 'sel_tmp126' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node tmp59)   --->   "%sel_tmp127 = and i1 %sel_tmp76, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 387 'and' 'sel_tmp127' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 388 [1/1] (0.97ns)   --->   "%sel_tmp128 = and i1 %sel_tmp75, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 388 'and' 'sel_tmp128' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 389 [1/1] (0.97ns)   --->   "%sel_tmp129 = and i1 %sel_tmp74, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 389 'and' 'sel_tmp129' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 390 [1/1] (0.97ns)   --->   "%sel_tmp130 = and i1 %sel_tmp129, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 390 'and' 'sel_tmp130' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 391 [1/1] (0.97ns)   --->   "%sel_tmp131 = and i1 %sel_tmp73, %sel_tmp15" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 391 'and' 'sel_tmp131' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 392 [1/1] (0.97ns)   --->   "%sel_tmp132 = and i1 %sel_tmp131, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 392 'and' 'sel_tmp132' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 393 [1/1] (0.97ns)   --->   "%sel_tmp133 = and i1 %sel_tmp132, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 393 'and' 'sel_tmp133' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp135)   --->   "%sel_tmp134 = xor i1 %sel_tmp618_demorgan, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 394 'xor' 'sel_tmp134' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp135 = and i1 %rev, %sel_tmp134" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 395 'and' 'sel_tmp135' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 396 [1/1] (0.97ns)   --->   "%sel_tmp136 = and i1 %sel_tmp135, %rev1" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 396 'and' 'sel_tmp136' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 397 [1/1] (0.97ns)   --->   "%sel_tmp137 = and i1 %sel_tmp136, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 397 'and' 'sel_tmp137' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 398 [1/1] (0.97ns)   --->   "%sel_tmp138 = and i1 %sel_tmp88, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 398 'and' 'sel_tmp138' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node tmp68)   --->   "%sel_tmp139 = and i1 %sel_tmp138, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 399 'and' 'sel_tmp139' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node tmp68)   --->   "%sel_tmp140 = and i1 %sel_tmp93, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 400 'and' 'sel_tmp140' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 401 [1/1] (0.97ns)   --->   "%sel_tmp141 = and i1 %sel_tmp98, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 401 'and' 'sel_tmp141' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node tmp72)   --->   "%sel_tmp142 = and i1 %sel_tmp141, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 402 'and' 'sel_tmp142' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node tmp72)   --->   "%sel_tmp143 = and i1 %sel_tmp102, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 403 'and' 'sel_tmp143' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node tmp74)   --->   "%sel_tmp144 = and i1 %sel_tmp104, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 404 'and' 'sel_tmp144' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 405 [1/1] (0.97ns)   --->   "%sel_tmp145 = and i1 %sel_tmp103, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 405 'and' 'sel_tmp145' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node tmp74)   --->   "%sel_tmp146 = and i1 %sel_tmp145, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 406 'and' 'sel_tmp146' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node tmp75)   --->   "%sel_tmp147 = and i1 %sel_tmp107, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 407 'and' 'sel_tmp147' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 408 [1/1] (0.97ns)   --->   "%sel_tmp148 = and i1 %sel_tmp106, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 408 'and' 'sel_tmp148' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node tmp75)   --->   "%sel_tmp149 = and i1 %sel_tmp148, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 409 'and' 'sel_tmp149' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 410 [1/1] (0.97ns)   --->   "%sel_tmp150 = and i1 %sel_tmp105, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 410 'and' 'sel_tmp150' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 411 [1/1] (0.97ns)   --->   "%sel_tmp151 = and i1 %sel_tmp150, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 411 'and' 'sel_tmp151' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node tmp78)   --->   "%sel_tmp152 = and i1 %sel_tmp151, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 412 'and' 'sel_tmp152' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node tmp78)   --->   "%sel_tmp153 = and i1 %sel_tmp111, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 413 'and' 'sel_tmp153' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 414 [1/1] (0.97ns)   --->   "%sel_tmp154 = and i1 %sel_tmp116, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 414 'and' 'sel_tmp154' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node tmp82)   --->   "%sel_tmp155 = and i1 %sel_tmp154, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 415 'and' 'sel_tmp155' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node tmp82)   --->   "%sel_tmp156 = and i1 %sel_tmp120, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 416 'and' 'sel_tmp156' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node tmp83)   --->   "%sel_tmp157 = and i1 %sel_tmp122, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 417 'and' 'sel_tmp157' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 418 [1/1] (0.97ns)   --->   "%sel_tmp158 = and i1 %sel_tmp121, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 418 'and' 'sel_tmp158' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node tmp83)   --->   "%sel_tmp159 = and i1 %sel_tmp158, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 419 'and' 'sel_tmp159' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node tmp86)   --->   "%sel_tmp160 = and i1 %sel_tmp125, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 420 'and' 'sel_tmp160' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 421 [1/1] (0.97ns)   --->   "%sel_tmp161 = and i1 %sel_tmp124, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 421 'and' 'sel_tmp161' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node tmp86)   --->   "%sel_tmp162 = and i1 %sel_tmp161, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 422 'and' 'sel_tmp162' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 423 [1/1] (0.97ns)   --->   "%sel_tmp163 = and i1 %sel_tmp123, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 423 'and' 'sel_tmp163' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 424 [1/1] (0.97ns)   --->   "%sel_tmp164 = and i1 %sel_tmp163, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 424 'and' 'sel_tmp164' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node tmp87)   --->   "%sel_tmp165 = and i1 %sel_tmp164, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 425 'and' 'sel_tmp165' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node tmp87)   --->   "%sel_tmp166 = and i1 %sel_tmp128, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 426 'and' 'sel_tmp166' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node tmp89)   --->   "%sel_tmp167 = and i1 %sel_tmp130, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 427 'and' 'sel_tmp167' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 428 [1/1] (0.97ns)   --->   "%sel_tmp168 = and i1 %sel_tmp129, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 428 'and' 'sel_tmp168' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node tmp89)   --->   "%sel_tmp169 = and i1 %sel_tmp168, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 429 'and' 'sel_tmp169' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node tmp90)   --->   "%sel_tmp170 = and i1 %sel_tmp133, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 430 'and' 'sel_tmp170' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 431 [1/1] (0.97ns)   --->   "%sel_tmp171 = and i1 %sel_tmp132, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 431 'and' 'sel_tmp171' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 432 [1/1] (0.00ns) (grouped into LUT with out node tmp90)   --->   "%sel_tmp172 = and i1 %sel_tmp171, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 432 'and' 'sel_tmp172' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 433 [1/1] (0.97ns)   --->   "%sel_tmp173 = and i1 %sel_tmp131, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 433 'and' 'sel_tmp173' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 434 [1/1] (0.97ns)   --->   "%sel_tmp174 = and i1 %sel_tmp173, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 434 'and' 'sel_tmp174' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%sel_tmp175 = and i1 %sel_tmp174, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 435 'and' 'sel_tmp175' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%sel_tmp176 = and i1 %sel_tmp137, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 436 'and' 'sel_tmp176' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp219)   --->   "%sel_tmp177 = and i1 %sel_tmp136, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 437 'and' 'sel_tmp177' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 438 [1/1] (0.97ns)   --->   "%sel_tmp178 = and i1 %sel_tmp135, %sel_tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 438 'and' 'sel_tmp178' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp219)   --->   "%sel_tmp179 = and i1 %sel_tmp178, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 439 'and' 'sel_tmp179' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 440 [1/1] (0.97ns)   --->   "%sel_tmp1004_demorgan = or i1 %sel_tmp618_demorgan, %tmp_9" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 440 'or' 'sel_tmp1004_demorgan' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp181)   --->   "%sel_tmp180 = xor i1 %sel_tmp1004_demorgan, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 441 'xor' 'sel_tmp180' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 442 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp181 = and i1 %rev1, %sel_tmp180" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 442 'and' 'sel_tmp181' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 443 [1/1] (0.97ns)   --->   "%sel_tmp182 = and i1 %sel_tmp181, %rev2" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 443 'and' 'sel_tmp182' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node tmp98)   --->   "%sel_tmp183 = and i1 %sel_tmp182, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 444 'and' 'sel_tmp183' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node tmp98)   --->   "%sel_tmp184 = and i1 %sel_tmp138, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 445 'and' 'sel_tmp184' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 446 [1/1] (0.97ns)   --->   "%sel_tmp185 = and i1 %sel_tmp150, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 446 'and' 'sel_tmp185' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node tmp102)   --->   "%sel_tmp186 = and i1 %sel_tmp185, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 447 'and' 'sel_tmp186' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node tmp102)   --->   "%sel_tmp187 = and i1 %sel_tmp154, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 448 'and' 'sel_tmp187' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node tmp105)   --->   "%sel_tmp188 = and i1 %sel_tmp164, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 449 'and' 'sel_tmp188' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 450 [1/1] (0.97ns)   --->   "%sel_tmp189 = and i1 %sel_tmp163, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 450 'and' 'sel_tmp189' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node tmp105)   --->   "%sel_tmp190 = and i1 %sel_tmp189, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 451 'and' 'sel_tmp190' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node tmp112)   --->   "%sel_tmp191 = and i1 %sel_tmp174, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 452 'and' 'sel_tmp191' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 453 [1/1] (0.97ns)   --->   "%sel_tmp192 = and i1 %sel_tmp173, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 453 'and' 'sel_tmp192' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node tmp112)   --->   "%sel_tmp193 = and i1 %sel_tmp192, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 454 'and' 'sel_tmp193' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 455 [1/1] (0.97ns)   --->   "%sel_tmp194 = and i1 %sel_tmp178, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 455 'and' 'sel_tmp194' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node tmp115)   --->   "%sel_tmp195 = and i1 %sel_tmp194, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 456 'and' 'sel_tmp195' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node tmp115)   --->   "%sel_tmp196 = and i1 %sel_tmp182, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 457 'and' 'sel_tmp196' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp224)   --->   "%sel_tmp197 = and i1 %sel_tmp181, %sel_tmp10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 458 'and' 'sel_tmp197' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 459 [1/1] (0.97ns)   --->   "%sel_tmp1257_demorgan = or i1 %sel_tmp1004_demorgan, %tmp_10" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 459 'or' 'sel_tmp1257_demorgan' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp224)   --->   "%sel_tmp198 = xor i1 %sel_tmp1257_demorgan, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 460 'xor' 'sel_tmp198' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 461 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp224)   --->   "%sel_tmp199 = and i1 %rev2, %sel_tmp198" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 461 'and' 'sel_tmp199' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 462 [1/1] (0.97ns)   --->   "%sel_tmp1349_demorgan = or i1 %sel_tmp1257_demorgan, %tmp_12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 462 'or' 'sel_tmp1349_demorgan' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node tmp121)   --->   "%sel_tmp200 = xor i1 %sel_tmp1349_demorgan, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 463 'xor' 'sel_tmp200' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node tmp121)   --->   "%sel_tmp201 = and i1 %rev3, %sel_tmp200" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 464 'and' 'sel_tmp201' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node tmp121)   --->   "%sel_tmp1364_demorgan = or i1 %sel_tmp1349_demorgan, %tmp_14" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 465 'or' 'sel_tmp1364_demorgan' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node tmp121)   --->   "%sel_tmp202 = xor i1 %sel_tmp1364_demorgan, true" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 466 'xor' 'sel_tmp202' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node tmp8)   --->   "%tmp6 = or i1 %icmp, %sel_tmp8" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 467 'or' 'tmp6' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 468 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp203 = or i1 %sel_tmp11, %sel_tmp14" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 468 'or' 'sel_tmp203' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node tmp8)   --->   "%tmp7 = and i1 %sel_tmp203, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 469 'and' 'tmp7' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 470 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp8 = or i1 %tmp7, %tmp6" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 470 'or' 'tmp8' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node tmp11)   --->   "%sel_tmp204 = or i1 %sel_tmp18, %sel_tmp23" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 471 'or' 'sel_tmp204' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node tmp11)   --->   "%sel_tmp205 = or i1 %sel_tmp28, %sel_tmp33" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 472 'or' 'sel_tmp205' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node tmp11)   --->   "%tmp9 = or i1 %sel_tmp205, %sel_tmp204" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 473 'or' 'tmp9' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node tmp11)   --->   "%tmp10 = and i1 %tmp9, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 474 'and' 'tmp10' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 475 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp11 = or i1 %tmp10, %tmp8" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 475 'or' 'tmp11' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node tmp14)   --->   "%tmp12 = and i1 %sel_tmp203, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 476 'and' 'tmp12' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node tmp14)   --->   "%tmp13 = or i1 %sel_tmp35, %sel_tmp36" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 477 'or' 'tmp13' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 478 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp14 = or i1 %tmp13, %tmp12" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 478 'or' 'tmp14' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 479 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp206 = or i1 %sel_tmp37, %sel_tmp39" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 479 'or' 'sel_tmp206' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node tmp17)   --->   "%tmp15 = and i1 %sel_tmp206, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 480 'and' 'tmp15' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node tmp17)   --->   "%tmp16 = or i1 %sel_tmp40, %sel_tmp42" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 481 'or' 'tmp16' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 482 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp17 = or i1 %tmp16, %tmp15" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 482 'or' 'tmp17' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node tmp34)   --->   "%tmp18 = or i1 %tmp17, %tmp14" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 483 'or' 'tmp18' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node tmp34)   --->   "%tmp19 = or i1 %tmp18, %tmp11" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 484 'or' 'tmp19' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node tmp20)   --->   "%sel_tmp207 = or i1 %sel_tmp44, %sel_tmp47" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 485 'or' 'sel_tmp207' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 486 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp20 = and i1 %sel_tmp207, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 486 'and' 'tmp20' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node tmp22)   --->   "%tmp21 = or i1 %sel_tmp48, %sel_tmp50" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 487 'or' 'tmp21' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 488 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp22 = or i1 %tmp21, %tmp20" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 488 'or' 'tmp22' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node tmp23)   --->   "%sel_tmp208 = or i1 %sel_tmp52, %sel_tmp55" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 489 'or' 'sel_tmp208' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 490 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp23 = and i1 %sel_tmp208, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 490 'and' 'tmp23' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node tmp26)   --->   "%tmp24 = or i1 %sel_tmp60, %sel_tmp61" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 491 'or' 'tmp24' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node tmp26)   --->   "%tmp25 = or i1 %tmp24, %tmp23" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 492 'or' 'tmp25' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 493 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp26 = or i1 %tmp25, %tmp22" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 493 'or' 'tmp26' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node tmp28)   --->   "%sel_tmp209 = or i1 %sel_tmp62, %sel_tmp64" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 494 'or' 'sel_tmp209' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node tmp28)   --->   "%sel_tmp210 = or i1 %sel_tmp67, %sel_tmp71" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 495 'or' 'sel_tmp210' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node tmp28)   --->   "%tmp27 = or i1 %sel_tmp210, %sel_tmp209" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 496 'or' 'tmp27' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 497 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp28 = and i1 %tmp27, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 497 'and' 'tmp28' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node tmp31)   --->   "%tmp29 = or i1 %sel_tmp77, %sel_tmp78" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 498 'or' 'tmp29' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node tmp31)   --->   "%tmp30 = and i1 %sel_tmp206, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 499 'and' 'tmp30' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 500 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp31 = or i1 %tmp30, %tmp29" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 500 'or' 'tmp31' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node tmp34)   --->   "%tmp32 = or i1 %tmp31, %tmp28" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 501 'or' 'tmp32' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node tmp34)   --->   "%tmp33 = or i1 %tmp32, %tmp26" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 502 'or' 'tmp33' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 503 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp34 = or i1 %tmp33, %tmp19" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 503 'or' 'tmp34' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 504 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp35 = or i1 %sel_tmp80, %sel_tmp81" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 504 'or' 'tmp35' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node tmp37)   --->   "%tmp36 = or i1 %sel_tmp82, %sel_tmp84" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 505 'or' 'tmp36' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 506 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp37 = or i1 %tmp36, %tmp35" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 506 'or' 'tmp37' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 507 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp38 = or i1 %sel_tmp85, %sel_tmp87" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 507 'or' 'tmp38' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node tmp41)   --->   "%tmp39 = or i1 %sel_tmp90, %sel_tmp91" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 508 'or' 'tmp39' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node tmp41)   --->   "%tmp40 = or i1 %tmp39, %tmp38" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 509 'or' 'tmp40' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 510 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp41 = or i1 %tmp40, %tmp37" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 510 'or' 'tmp41' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 511 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp42 = or i1 %sel_tmp92, %sel_tmp94" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 511 'or' 'tmp42' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node tmp44)   --->   "%tmp43 = or i1 %sel_tmp95, %sel_tmp97" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 512 'or' 'tmp43' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 513 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp44 = or i1 %tmp43, %tmp42" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 513 'or' 'tmp44' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 514 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp45 = or i1 %sel_tmp100, %sel_tmp101" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 514 'or' 'tmp45' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node tmp49)   --->   "%sel_tmp211 = or i1 %sel_tmp102, %sel_tmp104" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 515 'or' 'sel_tmp211' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node tmp49)   --->   "%tmp46 = and i1 %sel_tmp211, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 516 'and' 'tmp46' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node tmp49)   --->   "%tmp47 = or i1 %tmp46, %tmp45" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 517 'or' 'tmp47' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node tmp49)   --->   "%tmp48 = or i1 %tmp47, %tmp44" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 518 'or' 'tmp48' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 519 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp49 = or i1 %tmp48, %tmp41" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 519 'or' 'tmp49' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 520 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp50 = or i1 %sel_tmp108, %sel_tmp109" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 520 'or' 'tmp50' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node tmp52)   --->   "%tmp51 = or i1 %sel_tmp110, %sel_tmp112" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 521 'or' 'tmp51' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 522 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp52 = or i1 %tmp51, %tmp50" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 522 'or' 'tmp52' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 523 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp53 = or i1 %sel_tmp113, %sel_tmp115" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 523 'or' 'tmp53' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node tmp56)   --->   "%tmp54 = or i1 %sel_tmp118, %sel_tmp119" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 524 'or' 'tmp54' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node tmp56)   --->   "%tmp55 = or i1 %tmp54, %tmp53" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 525 'or' 'tmp55' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 526 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp56 = or i1 %tmp55, %tmp52" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 526 'or' 'tmp56' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node tmp57)   --->   "%sel_tmp212 = or i1 %sel_tmp120, %sel_tmp122" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 527 'or' 'sel_tmp212' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 528 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp57 = and i1 %sel_tmp212, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 528 'and' 'tmp57' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node tmp59)   --->   "%tmp58 = or i1 %sel_tmp126, %sel_tmp127" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 529 'or' 'tmp58' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 530 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp59 = or i1 %tmp58, %tmp57" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 530 'or' 'tmp59' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node tmp62)   --->   "%sel_tmp213 = or i1 %sel_tmp128, %sel_tmp130" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 531 'or' 'sel_tmp213' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node tmp62)   --->   "%sel_tmp214 = or i1 %sel_tmp133, %sel_tmp137" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 532 'or' 'sel_tmp214' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node tmp62)   --->   "%tmp60 = or i1 %sel_tmp214, %sel_tmp213" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 533 'or' 'tmp60' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node tmp62)   --->   "%tmp61 = and i1 %tmp60, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 534 'and' 'tmp61' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 535 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp62 = or i1 %tmp61, %tmp59" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 535 'or' 'tmp62' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node tmp67)   --->   "%sel_tmp215 = or i1 %sel_tmp79, %sel_tmp83" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 536 'or' 'sel_tmp215' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node tmp67)   --->   "%sel_tmp216 = or i1 %sel_tmp86, %sel_tmp89" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 537 'or' 'sel_tmp216' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node tmp67)   --->   "%tmp66 = or i1 %sel_tmp216, %sel_tmp215" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 538 'or' 'tmp66' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 539 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp67 = and i1 %tmp66, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 539 'and' 'tmp67' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 540 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp68 = or i1 %sel_tmp139, %sel_tmp140" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 540 'or' 'tmp68' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node tmp71)   --->   "%sel_tmp217 = or i1 %sel_tmp96, %sel_tmp99" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 541 'or' 'sel_tmp217' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node tmp71)   --->   "%tmp69 = and i1 %sel_tmp217, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 542 'and' 'tmp69' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node tmp71)   --->   "%tmp70 = or i1 %tmp69, %tmp68" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 543 'or' 'tmp70' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 544 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp71 = or i1 %tmp70, %tmp67" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 544 'or' 'tmp71' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 545 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp72 = or i1 %sel_tmp142, %sel_tmp143" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 545 'or' 'tmp72' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node tmp74)   --->   "%tmp73 = or i1 %sel_tmp144, %sel_tmp146" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 546 'or' 'tmp73' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 547 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp74 = or i1 %tmp73, %tmp72" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 547 'or' 'tmp74' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 548 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp75 = or i1 %sel_tmp147, %sel_tmp149" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 548 'or' 'tmp75' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node tmp78)   --->   "%tmp76 = or i1 %sel_tmp152, %sel_tmp153" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 549 'or' 'tmp76' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node tmp78)   --->   "%tmp77 = or i1 %tmp76, %tmp75" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 550 'or' 'tmp77' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 551 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp78 = or i1 %tmp77, %tmp74" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 551 'or' 'tmp78' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node tmp80)   --->   "%sel_tmp218 = or i1 %sel_tmp114, %sel_tmp117" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 552 'or' 'sel_tmp218' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 553 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp80 = and i1 %sel_tmp218, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 553 'and' 'tmp80' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node tmp82)   --->   "%tmp81 = or i1 %sel_tmp155, %sel_tmp156" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 554 'or' 'tmp81' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 555 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp82 = or i1 %tmp81, %tmp80" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 555 'or' 'tmp82' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 556 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp83 = or i1 %sel_tmp157, %sel_tmp159" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 556 'or' 'tmp83' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node tmp86)   --->   "%tmp84 = or i1 %sel_tmp160, %sel_tmp162" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 557 'or' 'tmp84' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node tmp86)   --->   "%tmp85 = or i1 %tmp84, %tmp83" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 558 'or' 'tmp85' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 559 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp86 = or i1 %tmp85, %tmp82" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 559 'or' 'tmp86' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 560 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp87 = or i1 %sel_tmp165, %sel_tmp166" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 560 'or' 'tmp87' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node tmp89)   --->   "%tmp88 = or i1 %sel_tmp167, %sel_tmp169" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 561 'or' 'tmp88' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp89 = or i1 %tmp88, %tmp87" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 562 'or' 'tmp89' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp90 = or i1 %sel_tmp170, %sel_tmp172" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 563 'or' 'tmp90' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%tmp91 = or i1 %sel_tmp175, %sel_tmp176" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 564 'or' 'tmp91' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node tmp93)   --->   "%tmp92 = or i1 %tmp91, %tmp90" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 565 'or' 'tmp92' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 566 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp93 = or i1 %tmp92, %tmp89" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 566 'or' 'tmp93' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp219 = or i1 %sel_tmp177, %sel_tmp179" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 567 'or' 'sel_tmp219' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node tmp98)   --->   "%tmp96 = and i1 %sel_tmp219, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 568 'and' 'tmp96' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node tmp98)   --->   "%tmp97 = or i1 %sel_tmp183, %sel_tmp184" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 569 'or' 'tmp97' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 570 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp98 = or i1 %tmp97, %tmp96" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 570 'or' 'tmp98' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node tmp101)   --->   "%sel_tmp220 = or i1 %sel_tmp141, %sel_tmp145" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 571 'or' 'sel_tmp220' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node tmp101)   --->   "%sel_tmp221 = or i1 %sel_tmp148, %sel_tmp151" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 572 'or' 'sel_tmp221' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node tmp101)   --->   "%tmp99 = or i1 %sel_tmp221, %sel_tmp220" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 573 'or' 'tmp99' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node tmp101)   --->   "%tmp100 = and i1 %tmp99, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 574 'and' 'tmp100' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 575 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp101 = or i1 %tmp100, %tmp98" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 575 'or' 'tmp101' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 576 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp102 = or i1 %sel_tmp186, %sel_tmp187" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 576 'or' 'tmp102' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node tmp104)   --->   "%sel_tmp222 = or i1 %sel_tmp158, %sel_tmp161" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 577 'or' 'sel_tmp222' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node tmp104)   --->   "%tmp103 = and i1 %sel_tmp222, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 578 'and' 'tmp103' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp104 = or i1 %tmp103, %tmp102" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 579 'or' 'tmp104' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 580 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp105 = or i1 %sel_tmp188, %sel_tmp190" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 580 'or' 'tmp105' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node tmp109)   --->   "%sel_tmp223 = or i1 %sel_tmp168, %sel_tmp171" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 581 'or' 'sel_tmp223' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node tmp109)   --->   "%tmp106 = and i1 %sel_tmp223, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 582 'and' 'tmp106' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node tmp109)   --->   "%tmp107 = or i1 %tmp106, %tmp105" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 583 'or' 'tmp107' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node tmp109)   --->   "%tmp108 = or i1 %tmp107, %tmp104" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 584 'or' 'tmp108' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp109 = or i1 %tmp108, %tmp101" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 585 'or' 'tmp109' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node tmp112)   --->   "%tmp110 = or i1 %sel_tmp191, %sel_tmp193" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 586 'or' 'tmp110' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node tmp112)   --->   "%tmp111 = and i1 %sel_tmp219, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 587 'and' 'tmp111' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp112 = or i1 %tmp111, %tmp110" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 588 'or' 'tmp112' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node tmp115)   --->   "%tmp113 = or i1 %sel_tmp195, %sel_tmp196" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 589 'or' 'tmp113' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp224 = or i1 %sel_tmp197, %sel_tmp199" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 590 'or' 'sel_tmp224' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node tmp115)   --->   "%tmp114 = and i1 %sel_tmp224, %rev3" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 591 'and' 'tmp114' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp115 = or i1 %tmp114, %tmp113" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 592 'or' 'tmp115' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node tmp122)   --->   "%sel_tmp225 = or i1 %sel_tmp185, %sel_tmp189" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 593 'or' 'sel_tmp225' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node tmp122)   --->   "%sel_tmp226 = or i1 %sel_tmp192, %sel_tmp194" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 594 'or' 'sel_tmp226' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node tmp122)   --->   "%tmp117 = or i1 %sel_tmp226, %sel_tmp225" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 595 'or' 'tmp117' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node tmp122)   --->   "%tmp118 = and i1 %tmp117, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 596 'and' 'tmp118' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node tmp121)   --->   "%tmp119 = and i1 %sel_tmp224, %sel_tmp5" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 597 'and' 'tmp119' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node tmp121)   --->   "%tmp120 = or i1 %sel_tmp201, %sel_tmp202" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 598 'or' 'tmp120' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp121 = or i1 %tmp120, %tmp119" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 599 'or' 'tmp121' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp122 = or i1 %tmp121, %tmp118" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 600 'or' 'tmp122' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 601 [1/1] (0.00ns)   --->   "%detections_0_load = load i1* @detections_0, align 1" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 601 'load' 'detections_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 602 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out_0_V, i1 %detections_0_load)" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 602 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 603 [1/1] (0.00ns)   --->   "%detections_1_load = load i1* @detections_1, align 1" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 603 'load' 'detections_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 604 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out_1_V, i1 %detections_1_load)" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 604 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%detections_2_load = load i1* @detections_2, align 1" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 605 'load' 'detections_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out_2_V, i1 %detections_2_load)" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 606 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 607 [1/1] (0.00ns)   --->   "%detections_3_load = load i1* @detections_3, align 1" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 607 'load' 'detections_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 608 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out_3_V, i1 %detections_3_load)" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 608 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 609 [1/1] (0.00ns)   --->   "%detections_4_load = load i1* @detections_4, align 1" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 609 'load' 'detections_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out_4_V, i1 %detections_4_load)" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 610 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.00ns)   --->   "%detections_5_load = load i1* @detections_5, align 1" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 611 'load' 'detections_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 612 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out_5_V, i1 %detections_5_load)" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 612 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 613 [1/1] (0.00ns)   --->   "%detections_6_load = load i1* @detections_6, align 1" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 613 'load' 'detections_6_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 614 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out_6_V, i1 %detections_6_load)" [NodeDetector/src/nodedetector.cpp:82]   --->   Operation 614 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%detections2_0_load = load i1* @detections2_0, align 1" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 615 'load' 'detections2_0_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out2_0_V, i1 %detections2_0_load)" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 616 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 617 [1/1] (0.00ns)   --->   "%detections2_1_load = load i1* @detections2_1, align 1" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 617 'load' 'detections2_1_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 618 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out2_1_V, i1 %detections2_1_load)" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 618 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 619 [1/1] (0.00ns)   --->   "%detections2_2_load = load i1* @detections2_2, align 1" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 619 'load' 'detections2_2_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out2_2_V, i1 %detections2_2_load)" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 620 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.00ns)   --->   "%detections2_3_load = load i1* @detections2_3, align 1" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 621 'load' 'detections2_3_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 622 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out2_3_V, i1 %detections2_3_load)" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 622 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 623 [1/1] (0.00ns)   --->   "%detections2_4_load = load i1* @detections2_4, align 1" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 623 'load' 'detections2_4_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 624 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out2_4_V, i1 %detections2_4_load)" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 624 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%detections2_5_load = load i1* @detections2_5, align 1" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 625 'load' 'detections2_5_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out2_5_V, i1 %detections2_5_load)" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 626 'write' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 627 [1/1] (0.00ns)   --->   "%detections2_6_load = load i1* @detections2_6, align 1" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 627 'load' 'detections2_6_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 628 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_none.i1P(i1* %out2_6_V, i1 %detections2_6_load)" [NodeDetector/src/nodedetector.cpp:101]   --->   Operation 628 'write' <Predicate = (!exitcond1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.91>
ST_5 : Operation 629 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str9)" [NodeDetector/src/nodedetector.cpp:39]   --->   Operation 629 'specregionbegin' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 630 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [NodeDetector/src/nodedetector.cpp:40]   --->   Operation 630 'specpipeline' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp228)   --->   "%or_cond = or i1 %tmp_16, %tmp_17" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 631 'or' 'or_cond' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node tmp65)   --->   "%tmp63 = or i1 %tmp62, %tmp56" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 632 'or' 'tmp63' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node tmp65)   --->   "%tmp64 = or i1 %tmp63, %tmp49" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 633 'or' 'tmp64' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 634 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp65 = or i1 %tmp64, %tmp34" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 634 'or' 'tmp65' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node tmp95)   --->   "%tmp79 = or i1 %tmp78, %tmp71" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 635 'or' 'tmp79' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node tmp95)   --->   "%tmp94 = or i1 %tmp93, %tmp86" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 636 'or' 'tmp94' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 637 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp95 = or i1 %tmp94, %tmp79" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 637 'or' 'tmp95' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp227)   --->   "%tmp116 = or i1 %tmp115, %tmp112" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 638 'or' 'tmp116' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp227)   --->   "%tmp123 = or i1 %tmp122, %tmp116" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 639 'or' 'tmp123' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp227)   --->   "%tmp124 = or i1 %tmp123, %tmp109" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 640 'or' 'tmp124' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp227)   --->   "%tmp125 = or i1 %tmp124, %tmp95" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 641 'or' 'tmp125' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 642 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp227 = or i1 %tmp125, %tmp65" [NodeDetector/src/nodedetector.cpp:56]   --->   Operation 642 'or' 'sel_tmp227' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp228)   --->   "%tmp126 = and i1 %or_cond, %sel_tmp227" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 643 'and' 'tmp126' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 644 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp228 = and i1 %tmp126, %tmp_31" [NodeDetector/src/nodedetector.cpp:58]   --->   Operation 644 'and' 'sel_tmp228' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_V)   --->   "%tmp_27 = or i1 %sel_tmp228, %sel_tmp4" [NodeDetector/src/nodedetector.cpp:63]   --->   Operation 645 'or' 'tmp_27' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 646 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_data_V = select i1 %tmp_27, i24 65280, i24 %tmp_data_V_1" [NodeDetector/src/nodedetector.cpp:63]   --->   Operation 646 'select' 'tmp_data_V' <Predicate = (!exitcond1)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 647 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i2P.i1P.i5P.i6P(i24* %outStream_V_data_V, i3* %outStream_V_keep_V, i3* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i24 %tmp_data_V, i3 %tmp_keep_V, i3 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [NodeDetector/src/nodedetector.cpp:120]   --->   Operation 647 'write' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 648 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i2P.i1P.i5P.i6P(i24* %outStream_V_data_V, i3* %outStream_V_keep_V, i3* %outStream_V_strb_V, i2* %outStream_V_user_V, i1* %outStream_V_last_V, i5* %outStream_V_id_V, i6* %outStream_V_dest_V, i24 %tmp_data_V, i3 %tmp_keep_V, i3 %tmp_strb_V, i2 %tmp_user_V, i1 %tmp_last_V, i5 %tmp_id_V, i6 %tmp_dest_V)" [NodeDetector/src/nodedetector.cpp:120]   --->   Operation 648 'write' <Predicate = (!exitcond1)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 649 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str9, i32 %tmp)" [NodeDetector/src/nodedetector.cpp:121]   --->   Operation 649 'specregionend' 'empty_17' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_6 : Operation 650 [1/1] (0.00ns)   --->   "br label %1" [NodeDetector/src/nodedetector.cpp:39]   --->   Operation 650 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 651 [1/1] (0.00ns)   --->   "ret void" [NodeDetector/src/nodedetector.cpp:122]   --->   Operation 651 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 7.5ns, clock uncertainty: 0.938ns.

 <State 1>: 3.08ns
The critical path consists of the following:
	s_axi read on port 'horizontalPos_V' [90]  (1 ns)
	'add' operation ('ret.V', NodeDetector/src/nodedetector.cpp:58) [116]  (2.08 ns)

 <State 2>: 4.91ns
The critical path consists of the following:
	axis read on port 'inStream_V_data_V' (NodeDetector/src/nodedetector.cpp:42) [142]  (0 ns)
	'icmp' operation ('tmp_1', NodeDetector/src/nodedetector.cpp:46) [150]  (0.959 ns)
	'select' operation ('i_op', NodeDetector/src/nodedetector.cpp:46) [151]  (0.698 ns)
	'add' operation ('rowCnt', NodeDetector/src/nodedetector.cpp:107) [759]  (2.55 ns)
	'select' operation ('rowCnt', NodeDetector/src/nodedetector.cpp:105) [761]  (0.698 ns)

 <State 3>: 6.41ns
The critical path consists of the following:
	s_axi read on port 'pos_2_V' (NodeDetector/src/nodedetector.cpp:56) [155]  (1 ns)
	'icmp' operation ('tmp_7', NodeDetector/src/nodedetector.cpp:56) [165]  (2.47 ns)
	'xor' operation ('sel_tmp19', NodeDetector/src/nodedetector.cpp:56) [201]  (0.978 ns)
	'and' operation ('sel_tmp20', NodeDetector/src/nodedetector.cpp:56) [202]  (0.978 ns)
	'and' operation ('sel_tmp21', NodeDetector/src/nodedetector.cpp:56) [203]  (0.978 ns)

 <State 4>: 5.87ns
The critical path consists of the following:
	'xor' operation ('sel_tmp10', NodeDetector/src/nodedetector.cpp:56) [192]  (0.978 ns)
	'and' operation ('sel_tmp79', NodeDetector/src/nodedetector.cpp:56) [264]  (0.978 ns)
	'and' operation ('sel_tmp80', NodeDetector/src/nodedetector.cpp:56) [265]  (0 ns)
	'or' operation ('tmp35', NodeDetector/src/nodedetector.cpp:56) [430]  (0.978 ns)
	'or' operation ('tmp37', NodeDetector/src/nodedetector.cpp:56) [432]  (0.978 ns)
	'or' operation ('tmp41', NodeDetector/src/nodedetector.cpp:56) [436]  (0.978 ns)
	'or' operation ('tmp49', NodeDetector/src/nodedetector.cpp:56) [445]  (0.978 ns)

 <State 5>: 3.91ns
The critical path consists of the following:
	'or' operation ('tmp63', NodeDetector/src/nodedetector.cpp:56) [462]  (0 ns)
	'or' operation ('tmp64', NodeDetector/src/nodedetector.cpp:56) [463]  (0 ns)
	'or' operation ('tmp65', NodeDetector/src/nodedetector.cpp:56) [464]  (0.978 ns)
	'or' operation ('sel_tmp227', NodeDetector/src/nodedetector.cpp:56) [537]  (0.978 ns)
	'and' operation ('tmp126', NodeDetector/src/nodedetector.cpp:58) [538]  (0 ns)
	'and' operation ('sel_tmp228', NodeDetector/src/nodedetector.cpp:58) [539]  (0.978 ns)
	'or' operation ('tmp_27', NodeDetector/src/nodedetector.cpp:63) [540]  (0 ns)
	'select' operation ('tmp.data.V', NodeDetector/src/nodedetector.cpp:63) [541]  (0.978 ns)
	axis write on port 'outStream_V_data_V' (NodeDetector/src/nodedetector.cpp:120) [763]  (0 ns)

 <State 6>: 0ns
The critical path consists of the following:

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
