[2025-09-18 04:28:44] START suite=qualcomm_srv trace=srv8_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv8_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2635305 heartbeat IPC: 3.795 cumulative IPC: 3.795 (Simulation time: 00 hr 00 min 39 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5071352 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 15 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5071352 cumulative IPC: 3.944 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5071353 heartbeat IPC: 4.105 cumulative IPC: 5 (Simulation time: 00 hr 01 min 15 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13890564 heartbeat IPC: 1.134 cumulative IPC: 1.134 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000009 cycles: 22703585 heartbeat IPC: 1.135 cumulative IPC: 1.134 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000009 cycles: 31388218 heartbeat IPC: 1.151 cumulative IPC: 1.14 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000009 cycles: 40180825 heartbeat IPC: 1.137 cumulative IPC: 1.139 (Simulation time: 00 hr 05 min 55 sec)
Heartbeat CPU 0 instructions: 70000013 cycles: 49098484 heartbeat IPC: 1.121 cumulative IPC: 1.136 (Simulation time: 00 hr 07 min 03 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 57989764 heartbeat IPC: 1.125 cumulative IPC: 1.134 (Simulation time: 00 hr 08 min 12 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv8_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 66898470 heartbeat IPC: 1.122 cumulative IPC: 1.132 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000017 cycles: 75643556 heartbeat IPC: 1.143 cumulative IPC: 1.134 (Simulation time: 00 hr 10 min 28 sec)
Heartbeat CPU 0 instructions: 110000017 cycles: 84382727 heartbeat IPC: 1.144 cumulative IPC: 1.135 (Simulation time: 00 hr 11 min 42 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 88087464 cumulative IPC: 1.135 (Simulation time: 00 hr 12 min 50 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 88087464 cumulative IPC: 1.135 (Simulation time: 00 hr 12 min 50 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv8_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.135 instructions: 100000002 cycles: 88087464
CPU 0 Branch Prediction Accuracy: 92.35% MPKI: 13.73 Average ROB Occupancy at Mispredict: 27.55
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1506
BRANCH_INDIRECT: 0.3619
BRANCH_CONDITIONAL: 11.74
BRANCH_DIRECT_CALL: 0.5166
BRANCH_INDIRECT_CALL: 0.5172
BRANCH_RETURN: 0.4393


====Backend Stall Breakdown====
ROB_STALL: 66223
LQ_STALL: 0
SQ_STALL: 416128


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 191.14546
REPLAY_LOAD: 29.935251
NON_REPLAY_LOAD: 9.35852

== Total ==
ADDR_TRANS: 10513
REPLAY_LOAD: 12483
NON_REPLAY_LOAD: 43227

== Counts ==
ADDR_TRANS: 55
REPLAY_LOAD: 417
NON_REPLAY_LOAD: 4619

cpu0->cpu0_STLB TOTAL        ACCESS:    2045575 HIT:    2031824 MISS:      13751 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2045575 HIT:    2031824 MISS:      13751 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 97.23 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:   10017717 HIT:    8779832 MISS:    1237885 MSHR_MERGE:      69976
cpu0->cpu0_L2C LOAD         ACCESS:    7741713 HIT:    6749455 MISS:     992258 MSHR_MERGE:       9543
cpu0->cpu0_L2C RFO          ACCESS:     594421 HIT:     480385 MISS:     114036 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     507730 HIT:     397749 MISS:     109981 MSHR_MERGE:      60433
cpu0->cpu0_L2C WRITE        ACCESS:    1150775 HIT:    1141258 MISS:       9517 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      23078 HIT:      10985 MISS:      12093 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     817514 ISSUED:     277241 USEFUL:       4126 USELESS:      12125
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.35 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15143524 HIT:    7689858 MISS:    7453666 MSHR_MERGE:    1783157
cpu0->cpu0_L1I LOAD         ACCESS:   15143524 HIT:    7689858 MISS:    7453666 MSHR_MERGE:    1783157
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.88 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30543408 HIT:   25664388 MISS:    4879020 MSHR_MERGE:    1868461
cpu0->cpu0_L1D LOAD         ACCESS:   16645418 HIT:   14041115 MISS:    2604303 MSHR_MERGE:     533095
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     700439 HIT:     233010 MISS:     467429 MSHR_MERGE:     145578
cpu0->cpu0_L1D WRITE        ACCESS:   13169734 HIT:   11385663 MISS:    1784071 MSHR_MERGE:    1189649
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27817 HIT:       4600 MISS:      23217 MSHR_MERGE:        139
cpu0->cpu0_L1D PREFETCH REQUESTED:     850551 ISSUED:     700439 USEFUL:      85387 USELESS:      39994
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 18.15 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12450790 HIT:   10362271 MISS:    2088519 MSHR_MERGE:    1047751
cpu0->cpu0_ITLB LOAD         ACCESS:   12450790 HIT:   10362271 MISS:    2088519 MSHR_MERGE:    1047751
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.387 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28393966 HIT:   27048355 MISS:    1345611 MSHR_MERGE:     340806
cpu0->cpu0_DTLB LOAD         ACCESS:   28393966 HIT:   27048355 MISS:    1345611 MSHR_MERGE:     340806
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.911 cycles
cpu0->LLC TOTAL        ACCESS:    1361151 HIT:    1324728 MISS:      36423 MSHR_MERGE:       1817
cpu0->LLC LOAD         ACCESS:     982715 HIT:     964720 MISS:      17995 MSHR_MERGE:        159
cpu0->LLC RFO          ACCESS:     114036 HIT:     107994 MISS:       6042 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      49548 HIT:      40593 MISS:       8955 MSHR_MERGE:       1658
cpu0->LLC WRITE        ACCESS:     202759 HIT:     202608 MISS:        151 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      12093 HIT:       8813 MISS:       3280 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 105.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1061
  ROW_BUFFER_MISS:      33394
  AVG DBUS CONGESTED CYCLE: 3.258
Channel 0 WQ ROW_BUFFER_HIT:        177
  ROW_BUFFER_MISS:       3472
  FULL:          0
Channel 0 REFRESHES ISSUED:       7341

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       495222       547304        93129         2164
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           55         2025         1089          290
  STLB miss resolved @ L2C                0         1877         2303         1324          120
  STLB miss resolved @ LLC                0          510         1414         3221          679
  STLB miss resolved @ MEM                0            1          479         2452         1454

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             184556        51139      1379356       148146          309
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1         1057          613           49
  STLB miss resolved @ L2C                0          826         6321         2089            5
  STLB miss resolved @ LLC                0          562         2499         1829           40
  STLB miss resolved @ MEM                0            0           71          160          160
[2025-09-18 04:41:35] END   suite=qualcomm_srv trace=srv8_ap (rc=0)
