#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001e149baee20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001e149d5ba80 .scope function.vec4.u32, "bit_reverse" "bit_reverse" 3 101, 3 101 0, S_000001e149baee20;
 .timescale 0 0;
; Variable bit_reverse is vec4 return value of scope S_000001e149d5ba80
v000001e149d32ad0_0 .var/i "j", 31 0;
v000001e149d31a90_0 .var/i "val", 31 0;
v000001e149d31090_0 .var/i "width", 31 0;
TD_$unit.bit_reverse ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to bit_reverse (store_vec4_to_lval)
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e149d32ad0_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001e149d32ad0_0;
    %load/vec4 v000001e149d31090_0;
    %cmp/s;
    %jmp/0xz T_0.1, 5;
    %retload/vec4 0; Load bit_reverse (draw_signal_vec4)
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v000001e149d31a90_0;
    %pushi/vec4 1, 0, 32;
    %and;
    %or;
    %ret/vec4 0, 0, 32;  Assign to bit_reverse (store_vec4_to_lval)
    %load/vec4 v000001e149d31a90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001e149d31a90_0, 0, 32;
    %load/vec4 v000001e149d32ad0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e149d32ad0_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_000001e149d5b8f0 .scope module, "FFT_Testbench" "FFT_Testbench" 4 8;
 .timescale 0 0;
P_000001e149cc80a0 .param/l "N" 0 4 10, +C4<00000000000000000000000000010000>;
P_000001e149cc80d8 .param/l "W" 0 4 11, +C4<00000000000000000000000000010000>;
P_000001e149cc8110 .param/l "fraction" 0 4 12, +C4<00000000000000000000000000001000>;
L_000001e149e9fa70 .functor BUFZ 16, L_000001e149ea1670, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f220 .functor BUFZ 16, L_000001e149ea20f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f760 .functor BUFZ 16, L_000001e149ea0d40, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea0410 .functor BUFZ 16, L_000001e149ea1c20, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f7d0 .functor BUFZ 16, L_000001e149ea12f0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f290 .functor BUFZ 16, L_000001e149ea1050, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea03a0 .functor BUFZ 16, L_000001e149ea11a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f0d0 .functor BUFZ 16, L_000001e149ea05d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9ec70 .functor BUFZ 16, L_000001e149ea0f70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9fae0 .functor BUFZ 16, L_000001e149ea0a30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea0090 .functor BUFZ 16, L_000001e149ea14b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f300 .functor BUFZ 16, L_000001e149ea10c0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9ffb0 .functor BUFZ 16, L_000001e149ea1f30, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f370 .functor BUFZ 16, L_000001e149ea0790, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9ff40 .functor BUFZ 16, L_000001e149ea1520, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f3e0 .functor BUFZ 16, L_000001e149ea2160, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9fb50 .functor BUFZ 16, L_000001e149ea0b10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9fed0 .functor BUFZ 16, L_000001e149ea13d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f8b0 .functor BUFZ 16, L_000001e149ea0f00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9eb90 .functor BUFZ 16, L_000001e149ea0cd0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f530 .functor BUFZ 16, L_000001e149ea1bb0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9eab0 .functor BUFZ 16, L_000001e149ea1c90, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f990 .functor BUFZ 16, L_000001e149ea1d00, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9fbc0 .functor BUFZ 16, L_000001e149ea1d70, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f450 .functor BUFZ 16, L_000001e149ea1de0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f1b0 .functor BUFZ 16, L_000001e149ea1e50, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9fc30 .functor BUFZ 16, L_000001e149ea0db0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9fca0 .functor BUFZ 16, L_000001e149ea1ec0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea02c0 .functor BUFZ 16, L_000001e149ea1fa0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9fd10 .functor BUFZ 16, L_000001e149ea2080, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9fe60 .functor BUFZ 16, L_000001e149ea1130, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149e9f5a0 .functor BUFZ 16, L_000001e149ea0bf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001e149e1b730 .array "X_im", 15 0;
v000001e149e1b730_0 .net/s v000001e149e1b730 0, 15 0, L_000001e149e9fb50; 1 drivers
v000001e149e1b730_1 .net/s v000001e149e1b730 1, 15 0, L_000001e149e9fed0; 1 drivers
v000001e149e1b730_2 .net/s v000001e149e1b730 2, 15 0, L_000001e149e9f8b0; 1 drivers
v000001e149e1b730_3 .net/s v000001e149e1b730 3, 15 0, L_000001e149e9eb90; 1 drivers
v000001e149e1b730_4 .net/s v000001e149e1b730 4, 15 0, L_000001e149e9f530; 1 drivers
v000001e149e1b730_5 .net/s v000001e149e1b730 5, 15 0, L_000001e149e9eab0; 1 drivers
v000001e149e1b730_6 .net/s v000001e149e1b730 6, 15 0, L_000001e149e9f990; 1 drivers
v000001e149e1b730_7 .net/s v000001e149e1b730 7, 15 0, L_000001e149e9fbc0; 1 drivers
v000001e149e1b730_8 .net/s v000001e149e1b730 8, 15 0, L_000001e149e9f450; 1 drivers
v000001e149e1b730_9 .net/s v000001e149e1b730 9, 15 0, L_000001e149e9f1b0; 1 drivers
v000001e149e1b730_10 .net/s v000001e149e1b730 10, 15 0, L_000001e149e9fc30; 1 drivers
v000001e149e1b730_11 .net/s v000001e149e1b730 11, 15 0, L_000001e149e9fca0; 1 drivers
v000001e149e1b730_12 .net/s v000001e149e1b730 12, 15 0, L_000001e149ea02c0; 1 drivers
v000001e149e1b730_13 .net/s v000001e149e1b730 13, 15 0, L_000001e149e9fd10; 1 drivers
v000001e149e1b730_14 .net/s v000001e149e1b730 14, 15 0, L_000001e149e9fe60; 1 drivers
v000001e149e1b730_15 .net/s v000001e149e1b730 15, 15 0, L_000001e149e9f5a0; 1 drivers
v000001e149e1b7d0 .array "X_real", 15 0;
v000001e149e1b7d0_0 .net/s v000001e149e1b7d0 0, 15 0, L_000001e149e9fa70; 1 drivers
v000001e149e1b7d0_1 .net/s v000001e149e1b7d0 1, 15 0, L_000001e149e9f220; 1 drivers
v000001e149e1b7d0_2 .net/s v000001e149e1b7d0 2, 15 0, L_000001e149e9f760; 1 drivers
v000001e149e1b7d0_3 .net/s v000001e149e1b7d0 3, 15 0, L_000001e149ea0410; 1 drivers
v000001e149e1b7d0_4 .net/s v000001e149e1b7d0 4, 15 0, L_000001e149e9f7d0; 1 drivers
v000001e149e1b7d0_5 .net/s v000001e149e1b7d0 5, 15 0, L_000001e149e9f290; 1 drivers
v000001e149e1b7d0_6 .net/s v000001e149e1b7d0 6, 15 0, L_000001e149ea03a0; 1 drivers
v000001e149e1b7d0_7 .net/s v000001e149e1b7d0 7, 15 0, L_000001e149e9f0d0; 1 drivers
v000001e149e1b7d0_8 .net/s v000001e149e1b7d0 8, 15 0, L_000001e149e9ec70; 1 drivers
v000001e149e1b7d0_9 .net/s v000001e149e1b7d0 9, 15 0, L_000001e149e9fae0; 1 drivers
v000001e149e1b7d0_10 .net/s v000001e149e1b7d0 10, 15 0, L_000001e149ea0090; 1 drivers
v000001e149e1b7d0_11 .net/s v000001e149e1b7d0 11, 15 0, L_000001e149e9f300; 1 drivers
v000001e149e1b7d0_12 .net/s v000001e149e1b7d0 12, 15 0, L_000001e149e9ffb0; 1 drivers
v000001e149e1b7d0_13 .net/s v000001e149e1b7d0 13, 15 0, L_000001e149e9f370; 1 drivers
v000001e149e1b7d0_14 .net/s v000001e149e1b7d0 14, 15 0, L_000001e149e9ff40; 1 drivers
v000001e149e1b7d0_15 .net/s v000001e149e1b7d0 15, 15 0, L_000001e149e9f3e0; 1 drivers
v000001e149e1a3d0_0 .var "clk", 0 0;
v000001e149e1a470_0 .var/i "i", 31 0;
v000001e149e1a510_0 .var/i "input_file", 31 0;
v000001e149e19430_0 .var/str "str_value";
v000001e149e1b870_0 .var/real "temp", 0 0;
v000001e149e1a650 .array/s "x_im", 15 0, 15 0;
v000001e149e19c50 .array/s "x_real", 15 0, 15 0;
S_000001e149af9930 .scope module, "dut" "fft" 4 37, 3 1 0, S_000001e149d5b8f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 256 "x_real";
    .port_info 2 /INPUT 256 "x_im";
    .port_info 3 /OUTPUT 256 "X_real";
    .port_info 4 /OUTPUT 256 "X_im";
P_000001e149d5bc10 .param/l "N" 0 3 2, +C4<00000000000000000000000000010000>;
P_000001e149d5bc48 .param/l "STAGES" 0 3 4, +C4<00000000000000000000000000000100>;
P_000001e149d5bc80 .param/l "TW" 1 3 23, +C4<00000000000000000000000000001000>;
P_000001e149d5bcb8 .param/l "W" 0 3 3, +C4<00000000000000000000000000010000>;
L_000001e149e47b58 .functor BUFT 1, C4<01111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e19890 .array "W_LUT", 7 0;
v000001e149e19890_0 .net/s v000001e149e19890 0, 31 0, L_000001e149e47b58; 1 drivers
L_000001e149e47ba0 .functor BUFT 1, C4<01110110010000101100111100000100>, C4<0>, C4<0>, C4<0>;
v000001e149e19890_1 .net/s v000001e149e19890 1, 31 0, L_000001e149e47ba0; 1 drivers
L_000001e149e47be8 .functor BUFT 1, C4<01011010100000101010010101111110>, C4<0>, C4<0>, C4<0>;
v000001e149e19890_2 .net/s v000001e149e19890 2, 31 0, L_000001e149e47be8; 1 drivers
L_000001e149e47c30 .functor BUFT 1, C4<00110000111111001000100110111110>, C4<0>, C4<0>, C4<0>;
v000001e149e19890_3 .net/s v000001e149e19890 3, 31 0, L_000001e149e47c30; 1 drivers
L_000001e149e47c78 .functor BUFT 1, C4<00000000000000001000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e19890_4 .net/s v000001e149e19890 4, 31 0, L_000001e149e47c78; 1 drivers
L_000001e149e47cc0 .functor BUFT 1, C4<11001111000001001000100110111110>, C4<0>, C4<0>, C4<0>;
v000001e149e19890_5 .net/s v000001e149e19890 5, 31 0, L_000001e149e47cc0; 1 drivers
L_000001e149e47d08 .functor BUFT 1, C4<10100101011111101010010101111110>, C4<0>, C4<0>, C4<0>;
v000001e149e19890_6 .net/s v000001e149e19890 6, 31 0, L_000001e149e47d08; 1 drivers
L_000001e149e47d50 .functor BUFT 1, C4<10001001101111101100111100000100>, C4<0>, C4<0>, C4<0>;
v000001e149e19890_7 .net/s v000001e149e19890 7, 31 0, L_000001e149e47d50; 1 drivers
v000001e149e194d0 .array "X_im", 15 0;
v000001e149e194d0_0 .net/s v000001e149e194d0 0, 15 0, L_000001e149ea0b10; 1 drivers
v000001e149e194d0_1 .net/s v000001e149e194d0 1, 15 0, L_000001e149ea13d0; 1 drivers
v000001e149e194d0_2 .net/s v000001e149e194d0 2, 15 0, L_000001e149ea0f00; 1 drivers
v000001e149e194d0_3 .net/s v000001e149e194d0 3, 15 0, L_000001e149ea0cd0; 1 drivers
v000001e149e194d0_4 .net/s v000001e149e194d0 4, 15 0, L_000001e149ea1bb0; 1 drivers
v000001e149e194d0_5 .net/s v000001e149e194d0 5, 15 0, L_000001e149ea1c90; 1 drivers
v000001e149e194d0_6 .net/s v000001e149e194d0 6, 15 0, L_000001e149ea1d00; 1 drivers
v000001e149e194d0_7 .net/s v000001e149e194d0 7, 15 0, L_000001e149ea1d70; 1 drivers
v000001e149e194d0_8 .net/s v000001e149e194d0 8, 15 0, L_000001e149ea1de0; 1 drivers
v000001e149e194d0_9 .net/s v000001e149e194d0 9, 15 0, L_000001e149ea1e50; 1 drivers
v000001e149e194d0_10 .net/s v000001e149e194d0 10, 15 0, L_000001e149ea0db0; 1 drivers
v000001e149e194d0_11 .net/s v000001e149e194d0 11, 15 0, L_000001e149ea1ec0; 1 drivers
v000001e149e194d0_12 .net/s v000001e149e194d0 12, 15 0, L_000001e149ea1fa0; 1 drivers
v000001e149e194d0_13 .net/s v000001e149e194d0 13, 15 0, L_000001e149ea2080; 1 drivers
v000001e149e194d0_14 .net/s v000001e149e194d0 14, 15 0, L_000001e149ea1130; 1 drivers
v000001e149e194d0_15 .net/s v000001e149e194d0 15, 15 0, L_000001e149ea0bf0; 1 drivers
v000001e149e1b410 .array "X_real", 15 0;
v000001e149e1b410_0 .net/s v000001e149e1b410 0, 15 0, L_000001e149ea1670; 1 drivers
v000001e149e1b410_1 .net/s v000001e149e1b410 1, 15 0, L_000001e149ea20f0; 1 drivers
v000001e149e1b410_2 .net/s v000001e149e1b410 2, 15 0, L_000001e149ea0d40; 1 drivers
v000001e149e1b410_3 .net/s v000001e149e1b410 3, 15 0, L_000001e149ea1c20; 1 drivers
v000001e149e1b410_4 .net/s v000001e149e1b410 4, 15 0, L_000001e149ea12f0; 1 drivers
v000001e149e1b410_5 .net/s v000001e149e1b410 5, 15 0, L_000001e149ea1050; 1 drivers
v000001e149e1b410_6 .net/s v000001e149e1b410 6, 15 0, L_000001e149ea11a0; 1 drivers
v000001e149e1b410_7 .net/s v000001e149e1b410 7, 15 0, L_000001e149ea05d0; 1 drivers
v000001e149e1b410_8 .net/s v000001e149e1b410 8, 15 0, L_000001e149ea0f70; 1 drivers
v000001e149e1b410_9 .net/s v000001e149e1b410 9, 15 0, L_000001e149ea0a30; 1 drivers
v000001e149e1b410_10 .net/s v000001e149e1b410 10, 15 0, L_000001e149ea14b0; 1 drivers
v000001e149e1b410_11 .net/s v000001e149e1b410 11, 15 0, L_000001e149ea10c0; 1 drivers
v000001e149e1b410_12 .net/s v000001e149e1b410 12, 15 0, L_000001e149ea1f30; 1 drivers
v000001e149e1b410_13 .net/s v000001e149e1b410 13, 15 0, L_000001e149ea0790; 1 drivers
v000001e149e1b410_14 .net/s v000001e149e1b410 14, 15 0, L_000001e149ea1520; 1 drivers
v000001e149e1b410_15 .net/s v000001e149e1b410 15, 15 0, L_000001e149ea2160; 1 drivers
v000001e149e1b4b0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  1 drivers
v000001e149e1a150 .array "stage_im", 79 0;
v000001e149e1a150_0 .net/s v000001e149e1a150 0, 15 0, L_000001e149dfc480; 1 drivers
v000001e149e1a150_1 .net/s v000001e149e1a150 1, 15 0, L_000001e149dfaff0; 1 drivers
v000001e149e1a150_2 .net/s v000001e149e1a150 2, 15 0, L_000001e149dfb6f0; 1 drivers
v000001e149e1a150_3 .net/s v000001e149e1a150 3, 15 0, L_000001e149dfb1b0; 1 drivers
v000001e149e1a150_4 .net/s v000001e149e1a150 4, 15 0, L_000001e149dfb920; 1 drivers
v000001e149e1a150_5 .net/s v000001e149e1a150 5, 15 0, L_000001e149dfac70; 1 drivers
v000001e149e1a150_6 .net/s v000001e149e1a150 6, 15 0, L_000001e149dfaf80; 1 drivers
v000001e149e1a150_7 .net/s v000001e149e1a150 7, 15 0, L_000001e149dfc790; 1 drivers
v000001e149e1a150_8 .net/s v000001e149e1a150 8, 15 0, L_000001e149dfb5a0; 1 drivers
v000001e149e1a150_9 .net/s v000001e149e1a150 9, 15 0, L_000001e149dfb680; 1 drivers
v000001e149e1a150_10 .net/s v000001e149e1a150 10, 15 0, L_000001e149dfc3a0; 1 drivers
v000001e149e1a150_11 .net/s v000001e149e1a150 11, 15 0, L_000001e149dfb450; 1 drivers
v000001e149e1a150_12 .net/s v000001e149e1a150 12, 15 0, L_000001e149dfb990; 1 drivers
v000001e149e1a150_13 .net/s v000001e149e1a150 13, 15 0, L_000001e149dfad50; 1 drivers
v000001e149e1a150_14 .net/s v000001e149e1a150 14, 15 0, L_000001e149dfb610; 1 drivers
v000001e149e1a150_15 .net/s v000001e149e1a150 15, 15 0, L_000001e149dfc870; 1 drivers
v000001e149e1a150_16 .net/s v000001e149e1a150 16, 15 0, v000001e149dab790_0; 1 drivers
v000001e149e1a150_17 .net/s v000001e149e1a150 17, 15 0, v000001e149dab150_0; 1 drivers
v000001e149e1a150_18 .net/s v000001e149e1a150 18, 15 0, v000001e149db83f0_0; 1 drivers
v000001e149e1a150_19 .net/s v000001e149e1a150 19, 15 0, v000001e149dbab50_0; 1 drivers
v000001e149e1a150_20 .net/s v000001e149e1a150 20, 15 0, v000001e149db8e90_0; 1 drivers
v000001e149e1a150_21 .net/s v000001e149e1a150 21, 15 0, v000001e149db9cf0_0; 1 drivers
v000001e149e1a150_22 .net/s v000001e149e1a150 22, 15 0, v000001e149dbc130_0; 1 drivers
v000001e149e1a150_23 .net/s v000001e149e1a150 23, 15 0, v000001e149dbede0_0; 1 drivers
v000001e149e1a150_24 .net/s v000001e149e1a150 24, 15 0, v000001e149dbc720_0; 1 drivers
v000001e149e1a150_25 .net/s v000001e149e1a150 25, 15 0, v000001e149dbc400_0; 1 drivers
v000001e149e1a150_26 .net/s v000001e149e1a150 26, 15 0, v000001e149dbcf40_0; 1 drivers
v000001e149e1a150_27 .net/s v000001e149e1a150 27, 15 0, v000001e149dbe980_0; 1 drivers
v000001e149e1a150_28 .net/s v000001e149e1a150 28, 15 0, v000001e149dc5410_0; 1 drivers
v000001e149e1a150_29 .net/s v000001e149e1a150 29, 15 0, v000001e149dc3ed0_0; 1 drivers
v000001e149e1a150_30 .net/s v000001e149e1a150 30, 15 0, v000001e149dc5eb0_0; 1 drivers
v000001e149e1a150_31 .net/s v000001e149e1a150 31, 15 0, v000001e149dc72b0_0; 1 drivers
v000001e149e1a150_32 .net/s v000001e149e1a150 32, 15 0, v000001e149dd29a0_0; 1 drivers
v000001e149e1a150_33 .net/s v000001e149e1a150 33, 15 0, v000001e149dd4200_0; 1 drivers
v000001e149e1a150_34 .net/s v000001e149e1a150 34, 15 0, v000001e149dd3620_0; 1 drivers
v000001e149e1a150_35 .net/s v000001e149e1a150 35, 15 0, v000001e149dd4ac0_0; 1 drivers
v000001e149e1a150_36 .net/s v000001e149e1a150 36, 15 0, v000001e149dd8d80_0; 1 drivers
v000001e149e1a150_37 .net/s v000001e149e1a150 37, 15 0, v000001e149dda9a0_0; 1 drivers
v000001e149e1a150_38 .net/s v000001e149e1a150 38, 15 0, v000001e149dd7980_0; 1 drivers
v000001e149e1a150_39 .net/s v000001e149e1a150 39, 15 0, v000001e149ddaea0_0; 1 drivers
v000001e149e1a150_40 .net/s v000001e149e1a150 40, 15 0, v000001e149dda360_0; 1 drivers
v000001e149e1a150_41 .net/s v000001e149e1a150 41, 15 0, v000001e149dde460_0; 1 drivers
v000001e149e1a150_42 .net/s v000001e149e1a150 42, 15 0, v000001e149dddb00_0; 1 drivers
v000001e149e1a150_43 .net/s v000001e149e1a150 43, 15 0, v000001e149ddd9c0_0; 1 drivers
v000001e149e1a150_44 .net/s v000001e149e1a150 44, 15 0, v000001e149dec670_0; 1 drivers
v000001e149e1a150_45 .net/s v000001e149e1a150 45, 15 0, v000001e149decfd0_0; 1 drivers
v000001e149e1a150_46 .net/s v000001e149e1a150 46, 15 0, v000001e149deacd0_0; 1 drivers
v000001e149e1a150_47 .net/s v000001e149e1a150 47, 15 0, v000001e149ded390_0; 1 drivers
v000001e149e1a150_48 .net/s v000001e149e1a150 48, 15 0, v000001e149de66d0_0; 1 drivers
v000001e149e1a150_49 .net/s v000001e149e1a150 49, 15 0, v000001e149de86b0_0; 1 drivers
v000001e149e1a150_50 .net/s v000001e149e1a150 50, 15 0, v000001e149df16e0_0; 1 drivers
v000001e149e1a150_51 .net/s v000001e149e1a150 51, 15 0, v000001e149df0d80_0; 1 drivers
v000001e149e1a150_52 .net/s v000001e149e1a150 52, 15 0, v000001e149de6310_0; 1 drivers
v000001e149e1a150_53 .net/s v000001e149e1a150 53, 15 0, v000001e149de7fd0_0; 1 drivers
v000001e149e1a150_54 .net/s v000001e149e1a150 54, 15 0, v000001e149df24a0_0; 1 drivers
v000001e149e1a150_55 .net/s v000001e149e1a150 55, 15 0, v000001e149df0ec0_0; 1 drivers
v000001e149e1a150_56 .net/s v000001e149e1a150 56, 15 0, v000001e149df5560_0; 1 drivers
v000001e149e1a150_57 .net/s v000001e149e1a150 57, 15 0, v000001e149df6320_0; 1 drivers
v000001e149e1a150_58 .net/s v000001e149e1a150 58, 15 0, v000001e149df8620_0; 1 drivers
v000001e149e1a150_59 .net/s v000001e149e1a150 59, 15 0, v000001e149e00800_0; 1 drivers
v000001e149e1a150_60 .net/s v000001e149e1a150 60, 15 0, v000001e149df52e0_0; 1 drivers
v000001e149e1a150_61 .net/s v000001e149e1a150 61, 15 0, v000001e149df7ea0_0; 1 drivers
v000001e149e1a150_62 .net/s v000001e149e1a150 62, 15 0, v000001e149df8440_0; 1 drivers
v000001e149e1a150_63 .net/s v000001e149e1a150 63, 15 0, v000001e149e00b20_0; 1 drivers
v000001e149e1a150_64 .net/s v000001e149e1a150 64, 15 0, v000001e149e03780_0; 1 drivers
v000001e149e1a150_65 .net/s v000001e149e1a150 65, 15 0, v000001e149e03f00_0; 1 drivers
v000001e149e1a150_66 .net/s v000001e149e1a150 66, 15 0, v000001e149e040e0_0; 1 drivers
v000001e149e1a150_67 .net/s v000001e149e1a150 67, 15 0, v000001e149e13710_0; 1 drivers
v000001e149e1a150_68 .net/s v000001e149e1a150 68, 15 0, v000001e149e15bf0_0; 1 drivers
v000001e149e1a150_69 .net/s v000001e149e1a150 69, 15 0, v000001e149e15470_0; 1 drivers
v000001e149e1a150_70 .net/s v000001e149e1a150 70, 15 0, v000001e149e16d70_0; 1 drivers
v000001e149e1a150_71 .net/s v000001e149e1a150 71, 15 0, v000001e149e1b050_0; 1 drivers
v000001e149e1a150_72 .net/s v000001e149e1a150 72, 15 0, v000001e149e03960_0; 1 drivers
v000001e149e1a150_73 .net/s v000001e149e1a150 73, 15 0, v000001e149e042c0_0; 1 drivers
v000001e149e1a150_74 .net/s v000001e149e1a150 74, 15 0, v000001e149e04400_0; 1 drivers
v000001e149e1a150_75 .net/s v000001e149e1a150 75, 15 0, v000001e149e13e90_0; 1 drivers
v000001e149e1a150_76 .net/s v000001e149e1a150 76, 15 0, v000001e149e150b0_0; 1 drivers
v000001e149e1a150_77 .net/s v000001e149e1a150 77, 15 0, v000001e149e18cb0_0; 1 drivers
v000001e149e1a150_78 .net/s v000001e149e1a150 78, 15 0, v000001e149e18530_0; 1 drivers
v000001e149e1a150_79 .net/s v000001e149e1a150 79, 15 0, v000001e149e1a6f0_0; 1 drivers
v000001e149e1a1f0 .array "stage_real", 79 0;
v000001e149e1a1f0_0 .net/s v000001e149e1a1f0 0, 15 0, L_000001e149dfc330; 1 drivers
v000001e149e1a1f0_1 .net/s v000001e149e1a1f0 1, 15 0, L_000001e149dfaa40; 1 drivers
v000001e149e1a1f0_2 .net/s v000001e149e1a1f0 2, 15 0, L_000001e149dfba70; 1 drivers
v000001e149e1a1f0_3 .net/s v000001e149e1a1f0 3, 15 0, L_000001e149dfb140; 1 drivers
v000001e149e1a1f0_4 .net/s v000001e149e1a1f0 4, 15 0, L_000001e149dfc250; 1 drivers
v000001e149e1a1f0_5 .net/s v000001e149e1a1f0 5, 15 0, L_000001e149dfba00; 1 drivers
v000001e149e1a1f0_6 .net/s v000001e149e1a1f0 6, 15 0, L_000001e149dfa9d0; 1 drivers
v000001e149e1a1f0_7 .net/s v000001e149e1a1f0 7, 15 0, L_000001e149dfc640; 1 drivers
v000001e149e1a1f0_8 .net/s v000001e149e1a1f0 8, 15 0, L_000001e149dfac00; 1 drivers
v000001e149e1a1f0_9 .net/s v000001e149e1a1f0 9, 15 0, L_000001e149dfab20; 1 drivers
v000001e149e1a1f0_10 .net/s v000001e149e1a1f0 10, 15 0, L_000001e149dfbfb0; 1 drivers
v000001e149e1a1f0_11 .net/s v000001e149e1a1f0 11, 15 0, L_000001e149dfb3e0; 1 drivers
v000001e149e1a1f0_12 .net/s v000001e149e1a1f0 12, 15 0, L_000001e149dfbf40; 1 drivers
v000001e149e1a1f0_13 .net/s v000001e149e1a1f0 13, 15 0, L_000001e149dfb0d0; 1 drivers
v000001e149e1a1f0_14 .net/s v000001e149e1a1f0 14, 15 0, L_000001e149dfaea0; 1 drivers
v000001e149e1a1f0_15 .net/s v000001e149e1a1f0 15, 15 0, L_000001e149dfc800; 1 drivers
v000001e149e1a1f0_16 .net/s v000001e149e1a1f0 16, 15 0, v000001e149dab0b0_0; 1 drivers
v000001e149e1a1f0_17 .net/s v000001e149e1a1f0 17, 15 0, v000001e149daa1b0_0; 1 drivers
v000001e149e1a1f0_18 .net/s v000001e149e1a1f0 18, 15 0, v000001e149dba470_0; 1 drivers
v000001e149e1a1f0_19 .net/s v000001e149e1a1f0 19, 15 0, v000001e149db9570_0; 1 drivers
v000001e149e1a1f0_20 .net/s v000001e149e1a1f0 20, 15 0, v000001e149db9e30_0; 1 drivers
v000001e149e1a1f0_21 .net/s v000001e149e1a1f0 21, 15 0, v000001e149db9d90_0; 1 drivers
v000001e149e1a1f0_22 .net/s v000001e149e1a1f0 22, 15 0, v000001e149dbc1d0_0; 1 drivers
v000001e149e1a1f0_23 .net/s v000001e149e1a1f0 23, 15 0, v000001e149dbff60_0; 1 drivers
v000001e149e1a1f0_24 .net/s v000001e149e1a1f0 24, 15 0, v000001e149dbeac0_0; 1 drivers
v000001e149e1a1f0_25 .net/s v000001e149e1a1f0 25, 15 0, v000001e149dbd1c0_0; 1 drivers
v000001e149e1a1f0_26 .net/s v000001e149e1a1f0 26, 15 0, v000001e149dbd800_0; 1 drivers
v000001e149e1a1f0_27 .net/s v000001e149e1a1f0 27, 15 0, v000001e149dbeb60_0; 1 drivers
v000001e149e1a1f0_28 .net/s v000001e149e1a1f0 28, 15 0, v000001e149dc5a50_0; 1 drivers
v000001e149e1a1f0_29 .net/s v000001e149e1a1f0 29, 15 0, v000001e149dc34d0_0; 1 drivers
v000001e149e1a1f0_30 .net/s v000001e149e1a1f0 30, 15 0, v000001e149dc68b0_0; 1 drivers
v000001e149e1a1f0_31 .net/s v000001e149e1a1f0 31, 15 0, v000001e149dc6590_0; 1 drivers
v000001e149e1a1f0_32 .net/s v000001e149e1a1f0 32, 15 0, v000001e149dd3580_0; 1 drivers
v000001e149e1a1f0_33 .net/s v000001e149e1a1f0 33, 15 0, v000001e149dd4160_0; 1 drivers
v000001e149e1a1f0_34 .net/s v000001e149e1a1f0 34, 15 0, v000001e149dd36c0_0; 1 drivers
v000001e149e1a1f0_35 .net/s v000001e149e1a1f0 35, 15 0, v000001e149dd5100_0; 1 drivers
v000001e149e1a1f0_36 .net/s v000001e149e1a1f0 36, 15 0, v000001e149dd7b60_0; 1 drivers
v000001e149e1a1f0_37 .net/s v000001e149e1a1f0 37, 15 0, v000001e149dda040_0; 1 drivers
v000001e149e1a1f0_38 .net/s v000001e149e1a1f0 38, 15 0, v000001e149dd7de0_0; 1 drivers
v000001e149e1a1f0_39 .net/s v000001e149e1a1f0 39, 15 0, v000001e149ddb580_0; 1 drivers
v000001e149e1a1f0_40 .net/s v000001e149e1a1f0 40, 15 0, v000001e149dddec0_0; 1 drivers
v000001e149e1a1f0_41 .net/s v000001e149e1a1f0 41, 15 0, v000001e149ddcde0_0; 1 drivers
v000001e149e1a1f0_42 .net/s v000001e149e1a1f0 42, 15 0, v000001e149dddba0_0; 1 drivers
v000001e149e1a1f0_43 .net/s v000001e149e1a1f0 43, 15 0, v000001e149dde960_0; 1 drivers
v000001e149e1a1f0_44 .net/s v000001e149e1a1f0 44, 15 0, v000001e149debe50_0; 1 drivers
v000001e149e1a1f0_45 .net/s v000001e149e1a1f0 45, 15 0, v000001e149ded570_0; 1 drivers
v000001e149e1a1f0_46 .net/s v000001e149e1a1f0 46, 15 0, v000001e149dea870_0; 1 drivers
v000001e149e1a1f0_47 .net/s v000001e149e1a1f0 47, 15 0, v000001e149ded430_0; 1 drivers
v000001e149e1a1f0_48 .net/s v000001e149e1a1f0 48, 15 0, v000001e149de59b0_0; 1 drivers
v000001e149e1a1f0_49 .net/s v000001e149e1a1f0 49, 15 0, v000001e149de8930_0; 1 drivers
v000001e149e1a1f0_50 .net/s v000001e149e1a1f0 50, 15 0, v000001e149df2ae0_0; 1 drivers
v000001e149e1a1f0_51 .net/s v000001e149e1a1f0 51, 15 0, v000001e149df0e20_0; 1 drivers
v000001e149e1a1f0_52 .net/s v000001e149e1a1f0 52, 15 0, v000001e149de5690_0; 1 drivers
v000001e149e1a1f0_53 .net/s v000001e149e1a1f0 53, 15 0, v000001e149de91f0_0; 1 drivers
v000001e149e1a1f0_54 .net/s v000001e149e1a1f0 54, 15 0, v000001e149df11e0_0; 1 drivers
v000001e149e1a1f0_55 .net/s v000001e149e1a1f0 55, 15 0, v000001e149df13c0_0; 1 drivers
v000001e149e1a1f0_56 .net/s v000001e149e1a1f0 56, 15 0, v000001e149df5240_0; 1 drivers
v000001e149e1a1f0_57 .net/s v000001e149e1a1f0 57, 15 0, v000001e149df6780_0; 1 drivers
v000001e149e1a1f0_58 .net/s v000001e149e1a1f0 58, 15 0, v000001e149df8800_0; 1 drivers
v000001e149e1a1f0_59 .net/s v000001e149e1a1f0 59, 15 0, v000001e149dff900_0; 1 drivers
v000001e149e1a1f0_60 .net/s v000001e149e1a1f0 60, 15 0, v000001e149df4160_0; 1 drivers
v000001e149e1a1f0_61 .net/s v000001e149e1a1f0 61, 15 0, v000001e149df66e0_0; 1 drivers
v000001e149e1a1f0_62 .net/s v000001e149e1a1f0 62, 15 0, v000001e149df8760_0; 1 drivers
v000001e149e1a1f0_63 .net/s v000001e149e1a1f0 63, 15 0, v000001e149e01020_0; 1 drivers
v000001e149e1a1f0_64 .net/s v000001e149e1a1f0 64, 15 0, v000001e149e02a60_0; 1 drivers
v000001e149e1a1f0_65 .net/s v000001e149e1a1f0 65, 15 0, v000001e149e05e40_0; 1 drivers
v000001e149e1a1f0_66 .net/s v000001e149e1a1f0 66, 15 0, v000001e149e05260_0; 1 drivers
v000001e149e1a1f0_67 .net/s v000001e149e1a1f0 67, 15 0, v000001e149e12c70_0; 1 drivers
v000001e149e1a1f0_68 .net/s v000001e149e1a1f0 68, 15 0, v000001e149e14e30_0; 1 drivers
v000001e149e1a1f0_69 .net/s v000001e149e1a1f0 69, 15 0, v000001e149e17310_0; 1 drivers
v000001e149e1a1f0_70 .net/s v000001e149e1a1f0 70, 15 0, v000001e149e16eb0_0; 1 drivers
v000001e149e1a1f0_71 .net/s v000001e149e1a1f0 71, 15 0, v000001e149e19930_0; 1 drivers
v000001e149e1a1f0_72 .net/s v000001e149e1a1f0 72, 15 0, v000001e149e01980_0; 1 drivers
v000001e149e1a1f0_73 .net/s v000001e149e1a1f0 73, 15 0, v000001e149e05760_0; 1 drivers
v000001e149e1a1f0_74 .net/s v000001e149e1a1f0 74, 15 0, v000001e149e044a0_0; 1 drivers
v000001e149e1a1f0_75 .net/s v000001e149e1a1f0 75, 15 0, v000001e149e13d50_0; 1 drivers
v000001e149e1a1f0_76 .net/s v000001e149e1a1f0 76, 15 0, v000001e149e16190_0; 1 drivers
v000001e149e1a1f0_77 .net/s v000001e149e1a1f0 77, 15 0, v000001e149e18fd0_0; 1 drivers
v000001e149e1a1f0_78 .net/s v000001e149e1a1f0 78, 15 0, v000001e149e182b0_0; 1 drivers
v000001e149e1a1f0_79 .net/s v000001e149e1a1f0 79, 15 0, v000001e149e19ed0_0; 1 drivers
v000001e149e1a650_0 .array/port v000001e149e1a650, 0;
v000001e149e1b550 .array "x_im", 15 0;
v000001e149e1b550_0 .net/s v000001e149e1b550 0, 15 0, v000001e149e1a650_0; 1 drivers
v000001e149e1a650_1 .array/port v000001e149e1a650, 1;
v000001e149e1b550_1 .net/s v000001e149e1b550 1, 15 0, v000001e149e1a650_1; 1 drivers
v000001e149e1a650_2 .array/port v000001e149e1a650, 2;
v000001e149e1b550_2 .net/s v000001e149e1b550 2, 15 0, v000001e149e1a650_2; 1 drivers
v000001e149e1a650_3 .array/port v000001e149e1a650, 3;
v000001e149e1b550_3 .net/s v000001e149e1b550 3, 15 0, v000001e149e1a650_3; 1 drivers
v000001e149e1a650_4 .array/port v000001e149e1a650, 4;
v000001e149e1b550_4 .net/s v000001e149e1b550 4, 15 0, v000001e149e1a650_4; 1 drivers
v000001e149e1a650_5 .array/port v000001e149e1a650, 5;
v000001e149e1b550_5 .net/s v000001e149e1b550 5, 15 0, v000001e149e1a650_5; 1 drivers
v000001e149e1a650_6 .array/port v000001e149e1a650, 6;
v000001e149e1b550_6 .net/s v000001e149e1b550 6, 15 0, v000001e149e1a650_6; 1 drivers
v000001e149e1a650_7 .array/port v000001e149e1a650, 7;
v000001e149e1b550_7 .net/s v000001e149e1b550 7, 15 0, v000001e149e1a650_7; 1 drivers
v000001e149e1a650_8 .array/port v000001e149e1a650, 8;
v000001e149e1b550_8 .net/s v000001e149e1b550 8, 15 0, v000001e149e1a650_8; 1 drivers
v000001e149e1a650_9 .array/port v000001e149e1a650, 9;
v000001e149e1b550_9 .net/s v000001e149e1b550 9, 15 0, v000001e149e1a650_9; 1 drivers
v000001e149e1a650_10 .array/port v000001e149e1a650, 10;
v000001e149e1b550_10 .net/s v000001e149e1b550 10, 15 0, v000001e149e1a650_10; 1 drivers
v000001e149e1a650_11 .array/port v000001e149e1a650, 11;
v000001e149e1b550_11 .net/s v000001e149e1b550 11, 15 0, v000001e149e1a650_11; 1 drivers
v000001e149e1a650_12 .array/port v000001e149e1a650, 12;
v000001e149e1b550_12 .net/s v000001e149e1b550 12, 15 0, v000001e149e1a650_12; 1 drivers
v000001e149e1a650_13 .array/port v000001e149e1a650, 13;
v000001e149e1b550_13 .net/s v000001e149e1b550 13, 15 0, v000001e149e1a650_13; 1 drivers
v000001e149e1a650_14 .array/port v000001e149e1a650, 14;
v000001e149e1b550_14 .net/s v000001e149e1b550 14, 15 0, v000001e149e1a650_14; 1 drivers
v000001e149e1a650_15 .array/port v000001e149e1a650, 15;
v000001e149e1b550_15 .net/s v000001e149e1b550 15, 15 0, v000001e149e1a650_15; 1 drivers
v000001e149e19c50_0 .array/port v000001e149e19c50, 0;
v000001e149e1b5f0 .array "x_real", 15 0;
v000001e149e1b5f0_0 .net/s v000001e149e1b5f0 0, 15 0, v000001e149e19c50_0; 1 drivers
v000001e149e19c50_1 .array/port v000001e149e19c50, 1;
v000001e149e1b5f0_1 .net/s v000001e149e1b5f0 1, 15 0, v000001e149e19c50_1; 1 drivers
v000001e149e19c50_2 .array/port v000001e149e19c50, 2;
v000001e149e1b5f0_2 .net/s v000001e149e1b5f0 2, 15 0, v000001e149e19c50_2; 1 drivers
v000001e149e19c50_3 .array/port v000001e149e19c50, 3;
v000001e149e1b5f0_3 .net/s v000001e149e1b5f0 3, 15 0, v000001e149e19c50_3; 1 drivers
v000001e149e19c50_4 .array/port v000001e149e19c50, 4;
v000001e149e1b5f0_4 .net/s v000001e149e1b5f0 4, 15 0, v000001e149e19c50_4; 1 drivers
v000001e149e19c50_5 .array/port v000001e149e19c50, 5;
v000001e149e1b5f0_5 .net/s v000001e149e1b5f0 5, 15 0, v000001e149e19c50_5; 1 drivers
v000001e149e19c50_6 .array/port v000001e149e19c50, 6;
v000001e149e1b5f0_6 .net/s v000001e149e1b5f0 6, 15 0, v000001e149e19c50_6; 1 drivers
v000001e149e19c50_7 .array/port v000001e149e19c50, 7;
v000001e149e1b5f0_7 .net/s v000001e149e1b5f0 7, 15 0, v000001e149e19c50_7; 1 drivers
v000001e149e19c50_8 .array/port v000001e149e19c50, 8;
v000001e149e1b5f0_8 .net/s v000001e149e1b5f0 8, 15 0, v000001e149e19c50_8; 1 drivers
v000001e149e19c50_9 .array/port v000001e149e19c50, 9;
v000001e149e1b5f0_9 .net/s v000001e149e1b5f0 9, 15 0, v000001e149e19c50_9; 1 drivers
v000001e149e19c50_10 .array/port v000001e149e19c50, 10;
v000001e149e1b5f0_10 .net/s v000001e149e1b5f0 10, 15 0, v000001e149e19c50_10; 1 drivers
v000001e149e19c50_11 .array/port v000001e149e19c50, 11;
v000001e149e1b5f0_11 .net/s v000001e149e1b5f0 11, 15 0, v000001e149e19c50_11; 1 drivers
v000001e149e19c50_12 .array/port v000001e149e19c50, 12;
v000001e149e1b5f0_12 .net/s v000001e149e1b5f0 12, 15 0, v000001e149e19c50_12; 1 drivers
v000001e149e19c50_13 .array/port v000001e149e19c50, 13;
v000001e149e1b5f0_13 .net/s v000001e149e1b5f0 13, 15 0, v000001e149e19c50_13; 1 drivers
v000001e149e19c50_14 .array/port v000001e149e19c50, 14;
v000001e149e1b5f0_14 .net/s v000001e149e1b5f0 14, 15 0, v000001e149e19c50_14; 1 drivers
v000001e149e19c50_15 .array/port v000001e149e19c50, 15;
v000001e149e1b5f0_15 .net/s v000001e149e1b5f0 15, 15 0, v000001e149e19c50_15; 1 drivers
S_000001e149af9ac0 .scope generate, "INPUT_MAP[0]" "INPUT_MAP[0]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b507d0 .param/l "REV" 1 3 51, +C4<00000000000000000000000000000000>;
P_000001e149b50808 .param/l "i" 0 3 50, +C4<00>;
L_000001e149dfc330 .functor BUFZ 16, v000001e149e19c50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfc480 .functor BUFZ 16, v000001e149e1a650_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149b15000 .scope generate, "INPUT_MAP[1]" "INPUT_MAP[1]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4f8d0 .param/l "REV" 1 3 51, +C4<00000000000000000000000000001000>;
P_000001e149b4f908 .param/l "i" 0 3 50, +C4<01>;
L_000001e149dfac00 .functor BUFZ 16, v000001e149e19c50_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfb5a0 .functor BUFZ 16, v000001e149e1a650_1, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149b15190 .scope generate, "INPUT_MAP[2]" "INPUT_MAP[2]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4fbd0 .param/l "REV" 1 3 51, +C4<00000000000000000000000000000100>;
P_000001e149b4fc08 .param/l "i" 0 3 50, +C4<010>;
L_000001e149dfc250 .functor BUFZ 16, v000001e149e19c50_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfb920 .functor BUFZ 16, v000001e149e1a650_2, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149aae420 .scope generate, "INPUT_MAP[3]" "INPUT_MAP[3]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b50250 .param/l "REV" 1 3 51, +C4<00000000000000000000000000001100>;
P_000001e149b50288 .param/l "i" 0 3 50, +C4<011>;
L_000001e149dfbf40 .functor BUFZ 16, v000001e149e19c50_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfb990 .functor BUFZ 16, v000001e149e1a650_3, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149aae5b0 .scope generate, "INPUT_MAP[4]" "INPUT_MAP[4]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b500d0 .param/l "REV" 1 3 51, +C4<00000000000000000000000000000010>;
P_000001e149b50108 .param/l "i" 0 3 50, +C4<0100>;
L_000001e149dfba70 .functor BUFZ 16, v000001e149e19c50_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfb6f0 .functor BUFZ 16, v000001e149e1a650_4, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149ac2d20 .scope generate, "INPUT_MAP[5]" "INPUT_MAP[5]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b50350 .param/l "REV" 1 3 51, +C4<00000000000000000000000000001010>;
P_000001e149b50388 .param/l "i" 0 3 50, +C4<0101>;
L_000001e149dfbfb0 .functor BUFZ 16, v000001e149e19c50_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfc3a0 .functor BUFZ 16, v000001e149e1a650_5, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149ac2eb0 .scope generate, "INPUT_MAP[6]" "INPUT_MAP[6]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4fcd0 .param/l "REV" 1 3 51, +C4<00000000000000000000000000000110>;
P_000001e149b4fd08 .param/l "i" 0 3 50, +C4<0110>;
L_000001e149dfa9d0 .functor BUFZ 16, v000001e149e19c50_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfaf80 .functor BUFZ 16, v000001e149e1a650_6, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149ac3040 .scope generate, "INPUT_MAP[7]" "INPUT_MAP[7]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b503d0 .param/l "REV" 1 3 51, +C4<00000000000000000000000000001110>;
P_000001e149b50408 .param/l "i" 0 3 50, +C4<0111>;
L_000001e149dfaea0 .functor BUFZ 16, v000001e149e19c50_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfb610 .functor BUFZ 16, v000001e149e1a650_7, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da63d0 .scope generate, "INPUT_MAP[8]" "INPUT_MAP[8]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4f050 .param/l "REV" 1 3 51, +C4<00000000000000000000000000000001>;
P_000001e149b4f088 .param/l "i" 0 3 50, +C4<01000>;
L_000001e149dfaa40 .functor BUFZ 16, v000001e149e19c50_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfaff0 .functor BUFZ 16, v000001e149e1a650_8, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da6560 .scope generate, "INPUT_MAP[9]" "INPUT_MAP[9]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4fd50 .param/l "REV" 1 3 51, +C4<00000000000000000000000000001001>;
P_000001e149b4fd88 .param/l "i" 0 3 50, +C4<01001>;
L_000001e149dfab20 .functor BUFZ 16, v000001e149e19c50_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfb680 .functor BUFZ 16, v000001e149e1a650_9, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da66f0 .scope generate, "INPUT_MAP[10]" "INPUT_MAP[10]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b50450 .param/l "REV" 1 3 51, +C4<00000000000000000000000000000101>;
P_000001e149b50488 .param/l "i" 0 3 50, +C4<01010>;
L_000001e149dfba00 .functor BUFZ 16, v000001e149e19c50_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfac70 .functor BUFZ 16, v000001e149e1a650_10, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da6880 .scope generate, "INPUT_MAP[11]" "INPUT_MAP[11]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4fe50 .param/l "REV" 1 3 51, +C4<00000000000000000000000000001101>;
P_000001e149b4fe88 .param/l "i" 0 3 50, +C4<01011>;
L_000001e149dfb0d0 .functor BUFZ 16, v000001e149e19c50_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfad50 .functor BUFZ 16, v000001e149e1a650_11, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da6a10 .scope generate, "INPUT_MAP[12]" "INPUT_MAP[12]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b50550 .param/l "REV" 1 3 51, +C4<00000000000000000000000000000011>;
P_000001e149b50588 .param/l "i" 0 3 50, +C4<01100>;
L_000001e149dfb140 .functor BUFZ 16, v000001e149e19c50_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfb1b0 .functor BUFZ 16, v000001e149e1a650_12, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da76e0 .scope generate, "INPUT_MAP[13]" "INPUT_MAP[13]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b50650 .param/l "REV" 1 3 51, +C4<00000000000000000000000000001011>;
P_000001e149b50688 .param/l "i" 0 3 50, +C4<01101>;
L_000001e149dfb3e0 .functor BUFZ 16, v000001e149e19c50_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfb450 .functor BUFZ 16, v000001e149e1a650_13, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da7870 .scope generate, "INPUT_MAP[14]" "INPUT_MAP[14]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4f150 .param/l "REV" 1 3 51, +C4<00000000000000000000000000000111>;
P_000001e149b4f188 .param/l "i" 0 3 50, +C4<01110>;
L_000001e149dfc640 .functor BUFZ 16, v000001e149e19c50_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfc790 .functor BUFZ 16, v000001e149e1a650_14, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da7a00 .scope generate, "INPUT_MAP[15]" "INPUT_MAP[15]" 3 50, 3 50 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b506d0 .param/l "REV" 1 3 51, +C4<00000000000000000000000000001111>;
P_000001e149b50708 .param/l "i" 0 3 50, +C4<01111>;
L_000001e149dfc800 .functor BUFZ 16, v000001e149e19c50_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149dfc870 .functor BUFZ 16, v000001e149e1a650_15, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da6bf0 .scope generate, "OUTPUT_MAP[0]" "OUTPUT_MAP[0]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d410 .param/l "i" 0 3 90, +C4<00>;
L_000001e149ea1670 .functor BUFZ 16, v000001e149e02a60_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea0b10 .functor BUFZ 16, v000001e149e03780_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da7230 .scope generate, "OUTPUT_MAP[1]" "OUTPUT_MAP[1]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3dc50 .param/l "i" 0 3 90, +C4<01>;
L_000001e149ea20f0 .functor BUFZ 16, v000001e149e05e40_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea13d0 .functor BUFZ 16, v000001e149e03f00_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da7550 .scope generate, "OUTPUT_MAP[2]" "OUTPUT_MAP[2]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d510 .param/l "i" 0 3 90, +C4<010>;
L_000001e149ea0d40 .functor BUFZ 16, v000001e149e05260_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea0f00 .functor BUFZ 16, v000001e149e040e0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da6d80 .scope generate, "OUTPUT_MAP[3]" "OUTPUT_MAP[3]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d550 .param/l "i" 0 3 90, +C4<011>;
L_000001e149ea1c20 .functor BUFZ 16, v000001e149e12c70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea0cd0 .functor BUFZ 16, v000001e149e13710_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da6f10 .scope generate, "OUTPUT_MAP[4]" "OUTPUT_MAP[4]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3dcd0 .param/l "i" 0 3 90, +C4<0100>;
L_000001e149ea12f0 .functor BUFZ 16, v000001e149e14e30_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea1bb0 .functor BUFZ 16, v000001e149e15bf0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da70a0 .scope generate, "OUTPUT_MAP[5]" "OUTPUT_MAP[5]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d5d0 .param/l "i" 0 3 90, +C4<0101>;
L_000001e149ea1050 .functor BUFZ 16, v000001e149e17310_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea1c90 .functor BUFZ 16, v000001e149e15470_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da73c0 .scope generate, "OUTPUT_MAP[6]" "OUTPUT_MAP[6]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d010 .param/l "i" 0 3 90, +C4<0110>;
L_000001e149ea11a0 .functor BUFZ 16, v000001e149e16eb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea1d00 .functor BUFZ 16, v000001e149e16d70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da86f0 .scope generate, "OUTPUT_MAP[7]" "OUTPUT_MAP[7]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d610 .param/l "i" 0 3 90, +C4<0111>;
L_000001e149ea05d0 .functor BUFZ 16, v000001e149e19930_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea1d70 .functor BUFZ 16, v000001e149e1b050_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da83d0 .scope generate, "OUTPUT_MAP[8]" "OUTPUT_MAP[8]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d650 .param/l "i" 0 3 90, +C4<01000>;
L_000001e149ea0f70 .functor BUFZ 16, v000001e149e01980_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea1de0 .functor BUFZ 16, v000001e149e03960_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da80b0 .scope generate, "OUTPUT_MAP[9]" "OUTPUT_MAP[9]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d6d0 .param/l "i" 0 3 90, +C4<01001>;
L_000001e149ea0a30 .functor BUFZ 16, v000001e149e05760_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea1e50 .functor BUFZ 16, v000001e149e042c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da9500 .scope generate, "OUTPUT_MAP[10]" "OUTPUT_MAP[10]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d710 .param/l "i" 0 3 90, +C4<01010>;
L_000001e149ea14b0 .functor BUFZ 16, v000001e149e044a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea0db0 .functor BUFZ 16, v000001e149e04400_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da8240 .scope generate, "OUTPUT_MAP[11]" "OUTPUT_MAP[11]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d750 .param/l "i" 0 3 90, +C4<01011>;
L_000001e149ea10c0 .functor BUFZ 16, v000001e149e13d50_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea1ec0 .functor BUFZ 16, v000001e149e13e90_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da8560 .scope generate, "OUTPUT_MAP[12]" "OUTPUT_MAP[12]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d7d0 .param/l "i" 0 3 90, +C4<01100>;
L_000001e149ea1f30 .functor BUFZ 16, v000001e149e16190_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea1fa0 .functor BUFZ 16, v000001e149e150b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da9820 .scope generate, "OUTPUT_MAP[13]" "OUTPUT_MAP[13]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d850 .param/l "i" 0 3 90, +C4<01101>;
L_000001e149ea0790 .functor BUFZ 16, v000001e149e18fd0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea2080 .functor BUFZ 16, v000001e149e18cb0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da8880 .scope generate, "OUTPUT_MAP[14]" "OUTPUT_MAP[14]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d8d0 .param/l "i" 0 3 90, +C4<01110>;
L_000001e149ea1520 .functor BUFZ 16, v000001e149e182b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea1130 .functor BUFZ 16, v000001e149e18530_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da8a10 .scope generate, "OUTPUT_MAP[15]" "OUTPUT_MAP[15]" 3 90, 3 90 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149d3d950 .param/l "i" 0 3 90, +C4<01111>;
L_000001e149ea2160 .functor BUFZ 16, v000001e149e19ed0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001e149ea0bf0 .functor BUFZ 16, v000001e149e1a6f0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
S_000001e149da9690 .scope generate, "STAGE_LOOP[0]" "STAGE_LOOP[0]" 3 57, 3 57 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b50750 .param/l "GROUP" 1 3 59, +C4<00000000000000000000000000001000>;
P_000001e149b50788 .param/l "s" 0 3 57, +C4<00>;
S_000001e149da8ba0 .scope generate, "GROUP_LOOP[0]" "GROUP_LOOP[0]" 3 61, 3 61 0, S_000001e149da9690;
 .timescale 0 0;
P_000001e149d3ea10 .param/l "j" 0 3 61, +C4<00>;
S_000001e149da7d90 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149da8ba0;
 .timescale 0 0;
P_000001e149aae740 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000000>;
P_000001e149aae778 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000001>;
P_000001e149aae7b0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149aae7e8 .param/l "b" 0 3 64, +C4<00>;
S_000001e149da8d30 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149da7d90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3e4d0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149cef940_0 .net/s "A_Im_c", 15 0, v000001e149d31f90_0;  1 drivers
v000001e149cefee0_0 .net/s "A_Real_c", 15 0, v000001e149d32030_0;  1 drivers
v000001e149b62fe0_0 .net/s "B_Im_c", 15 0, v000001e149cc5c80_0;  1 drivers
v000001e149b62400_0 .net/s "B_Real_c", 15 0, v000001e149cc6040_0;  1 drivers
v000001e149b63940_0 .net/s "Data_A_Im", 15 0, L_000001e149dfc480;  alias, 1 drivers
v000001e149daa570_0 .net/s "Data_A_Real", 15 0, L_000001e149dfc330;  alias, 1 drivers
v000001e149dab650_0 .net/s "Data_B_Im", 15 0, L_000001e149dfaff0;  alias, 1 drivers
v000001e149da9d50_0 .net/s "Data_B_Real", 15 0, L_000001e149dfaa40;  alias, 1 drivers
v000001e149daa430_0 .net/s "Inter_Im", 15 0, v000001e149c5e170_0;  1 drivers
v000001e149daac50_0 .net/s "Inter_Real", 15 0, v000001e149c5d3b0_0;  1 drivers
v000001e149dab790_0 .var/s "O_A_Im", 15 0;
v000001e149dab0b0_0 .var/s "O_A_Real", 15 0;
v000001e149dab150_0 .var/s "O_B_Im", 15 0;
v000001e149daa1b0_0 .var/s "O_B_Real", 15 0;
v000001e149daabb0_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e46958 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149daa4d0_0 .net *"_ivl_4", 15 0, L_000001e149e46958;  1 drivers
L_000001e149e469a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149daa2f0_0 .net *"_ivl_8", 15 0, L_000001e149e469a0;  1 drivers
v000001e149daacf0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
E_000001e149d3df50 .event posedge, v000001e149daacf0_0;
L_000001e149e1beb0 .part L_000001e149e47b58, 16, 16;
L_000001e149e1bd70 .part L_000001e149e47b58, 0, 16;
L_000001e149e1c270 .arith/sub 16, L_000001e149e46958, v000001e149c5d3b0_0;
L_000001e149e1c310 .arith/sub 16, L_000001e149e469a0, v000001e149c5e170_0;
S_000001e149da8ec0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149da8d30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149d30ff0_0 .net/s "A_Im", 15 0, L_000001e149dfc480;  alias, 1 drivers
v000001e149d31130_0 .net/s "A_Real", 15 0, L_000001e149dfc330;  alias, 1 drivers
v000001e149d31630_0 .net/s "B_Im", 15 0, v000001e149c5e170_0;  alias, 1 drivers
v000001e149d31770_0 .net/s "B_Real", 15 0, v000001e149c5d3b0_0;  alias, 1 drivers
v000001e149d31f90_0 .var/s "O_Im", 15 0;
v000001e149d32030_0 .var/s "O_Real", 15 0;
E_000001e149d3e650 .event anyedge, v000001e149d31130_0, v000001e149d31770_0, v000001e149d30ff0_0, v000001e149d31630_0;
S_000001e149da9050 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149da8d30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149d320d0_0 .net/s "A_Im", 15 0, L_000001e149dfc480;  alias, 1 drivers
v000001e149cc5640_0 .net/s "A_Real", 15 0, L_000001e149dfc330;  alias, 1 drivers
v000001e149cc56e0_0 .net/s "B_Im", 15 0, L_000001e149e1c310;  1 drivers
v000001e149cc4a60_0 .net/s "B_Real", 15 0, L_000001e149e1c270;  1 drivers
v000001e149cc5c80_0 .var/s "O_Im", 15 0;
v000001e149cc6040_0 .var/s "O_Real", 15 0;
E_000001e149d3de10 .event anyedge, v000001e149d31130_0, v000001e149cc4a60_0, v000001e149d30ff0_0, v000001e149cc56e0_0;
S_000001e149da91e0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149da8d30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3e510 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149c43ab0_0 .net/s "A_Im", 15 0, L_000001e149e1bd70;  1 drivers
v000001e149c440f0_0 .net/s "A_Real", 15 0, L_000001e149e1beb0;  1 drivers
v000001e149c44690_0 .net/s "B_Im", 15 0, L_000001e149dfaff0;  alias, 1 drivers
v000001e149c43290_0 .net/s "B_Real", 15 0, L_000001e149dfaa40;  alias, 1 drivers
v000001e149c5e170_0 .var/s "O_Im", 15 0;
v000001e149c5d3b0_0 .var/s "O_Real", 15 0;
v000001e149c5e5d0_0 .net/s *"_ivl_0", 31 0, L_000001e149e1b910;  1 drivers
v000001e149c5e8f0_0 .net/s *"_ivl_12", 31 0, L_000001e149e199d0;  1 drivers
v000001e149c8c630_0 .net/s *"_ivl_14", 31 0, L_000001e149e19cf0;  1 drivers
v000001e149c8cef0_0 .net/s *"_ivl_18", 31 0, L_000001e149e1c590;  1 drivers
v000001e149c8c810_0 .net/s *"_ivl_2", 31 0, L_000001e149e19570;  1 drivers
v000001e149c8d350_0 .net/s *"_ivl_20", 31 0, L_000001e149e1c1d0;  1 drivers
v000001e149c9e260_0 .net/s *"_ivl_6", 31 0, L_000001e149e19610;  1 drivers
v000001e149c9dea0_0 .net/s *"_ivl_8", 31 0, L_000001e149e196b0;  1 drivers
v000001e149c9e3a0_0 .net "temp_i_i", 31 0, L_000001e149e19750;  1 drivers
v000001e149c9dd60_0 .net "temp_i_r", 31 0, L_000001e149e1c770;  1 drivers
v000001e149ceee00_0 .net "temp_r_i", 31 0, L_000001e149e1be10;  1 drivers
v000001e149cef3a0_0 .net "temp_r_r", 31 0, L_000001e149e19390;  1 drivers
E_000001e149d3e8d0 .event anyedge, v000001e149cef3a0_0, v000001e149c9e3a0_0, v000001e149ceee00_0, v000001e149c9dd60_0;
L_000001e149e1b910 .extend/s 32, L_000001e149e1beb0;
L_000001e149e19570 .extend/s 32, L_000001e149dfaa40;
L_000001e149e19390 .arith/mult 32, L_000001e149e1b910, L_000001e149e19570;
L_000001e149e19610 .extend/s 32, L_000001e149e1bd70;
L_000001e149e196b0 .extend/s 32, L_000001e149dfaff0;
L_000001e149e19750 .arith/mult 32, L_000001e149e19610, L_000001e149e196b0;
L_000001e149e199d0 .extend/s 32, L_000001e149e1beb0;
L_000001e149e19cf0 .extend/s 32, L_000001e149dfaff0;
L_000001e149e1be10 .arith/mult 32, L_000001e149e199d0, L_000001e149e19cf0;
L_000001e149e1c590 .extend/s 32, L_000001e149e1bd70;
L_000001e149e1c1d0 .extend/s 32, L_000001e149dfaa40;
L_000001e149e1c770 .arith/mult 32, L_000001e149e1c590, L_000001e149e1c1d0;
S_000001e149da9370 .scope generate, "GROUP_LOOP[1]" "GROUP_LOOP[1]" 3 61, 3 61 0, S_000001e149da9690;
 .timescale 0 0;
P_000001e149d3ec90 .param/l "j" 0 3 61, +C4<01>;
S_000001e149da99b0 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149da9370;
 .timescale 0 0;
P_000001e149db82a0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000010>;
P_000001e149db82d8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000011>;
P_000001e149db8310 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149db8348 .param/l "b" 0 3 64, +C4<00>;
S_000001e149da7c00 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149da99b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3e690 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149daa070_0 .net/s "A_Im_c", 15 0, v000001e149dab6f0_0;  1 drivers
v000001e149daa110_0 .net/s "A_Real_c", 15 0, v000001e149daab10_0;  1 drivers
v000001e149daa930_0 .net/s "B_Im_c", 15 0, v000001e149daad90_0;  1 drivers
v000001e149dab010_0 .net/s "B_Real_c", 15 0, v000001e149dab3d0_0;  1 drivers
v000001e149daa390_0 .net/s "Data_A_Im", 15 0, L_000001e149dfb6f0;  alias, 1 drivers
v000001e149daa250_0 .net/s "Data_A_Real", 15 0, L_000001e149dfba70;  alias, 1 drivers
v000001e149dab1f0_0 .net/s "Data_B_Im", 15 0, L_000001e149dfb1b0;  alias, 1 drivers
v000001e149db94d0_0 .net/s "Data_B_Real", 15 0, L_000001e149dfb140;  alias, 1 drivers
v000001e149dba290_0 .net/s "Inter_Im", 15 0, v000001e149dab510_0;  1 drivers
v000001e149db9070_0 .net/s "Inter_Real", 15 0, v000001e149dab8d0_0;  1 drivers
v000001e149db83f0_0 .var/s "O_A_Im", 15 0;
v000001e149dba470_0 .var/s "O_A_Real", 15 0;
v000001e149dbab50_0 .var/s "O_B_Im", 15 0;
v000001e149db9570_0 .var/s "O_B_Real", 15 0;
v000001e149db88f0_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e469e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149db87b0_0 .net *"_ivl_4", 15 0, L_000001e149e469e8;  1 drivers
L_000001e149e46a30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149db8ad0_0 .net *"_ivl_8", 15 0, L_000001e149e46a30;  1 drivers
v000001e149db91b0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149e1ba50 .part L_000001e149e47b58, 16, 16;
L_000001e149e1baf0 .part L_000001e149e47b58, 0, 16;
L_000001e149e1bc30 .arith/sub 16, L_000001e149e469e8, v000001e149dab8d0_0;
L_000001e149e1c090 .arith/sub 16, L_000001e149e46a30, v000001e149dab510_0;
S_000001e149da7f20 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149da7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149daa6b0_0 .net/s "A_Im", 15 0, L_000001e149dfb6f0;  alias, 1 drivers
v000001e149dab290_0 .net/s "A_Real", 15 0, L_000001e149dfba70;  alias, 1 drivers
v000001e149dab330_0 .net/s "B_Im", 15 0, v000001e149dab510_0;  alias, 1 drivers
v000001e149dab830_0 .net/s "B_Real", 15 0, v000001e149dab8d0_0;  alias, 1 drivers
v000001e149dab6f0_0 .var/s "O_Im", 15 0;
v000001e149daab10_0 .var/s "O_Real", 15 0;
E_000001e149d3e7d0 .event anyedge, v000001e149dab290_0, v000001e149dab830_0, v000001e149daa6b0_0, v000001e149dab330_0;
S_000001e149dabc20 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149da7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149da9df0_0 .net/s "A_Im", 15 0, L_000001e149dfb6f0;  alias, 1 drivers
v000001e149daaf70_0 .net/s "A_Real", 15 0, L_000001e149dfba70;  alias, 1 drivers
v000001e149da9c10_0 .net/s "B_Im", 15 0, L_000001e149e1c090;  1 drivers
v000001e149da9cb0_0 .net/s "B_Real", 15 0, L_000001e149e1bc30;  1 drivers
v000001e149daad90_0 .var/s "O_Im", 15 0;
v000001e149dab3d0_0 .var/s "O_Real", 15 0;
E_000001e149d3e410 .event anyedge, v000001e149dab290_0, v000001e149da9cb0_0, v000001e149daa6b0_0, v000001e149da9c10_0;
S_000001e149dac260 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149da7c00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3e550 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dab470_0 .net/s "A_Im", 15 0, L_000001e149e1baf0;  1 drivers
v000001e149da9e90_0 .net/s "A_Real", 15 0, L_000001e149e1ba50;  1 drivers
v000001e149daa9d0_0 .net/s "B_Im", 15 0, L_000001e149dfb1b0;  alias, 1 drivers
v000001e149daa750_0 .net/s "B_Real", 15 0, L_000001e149dfb140;  alias, 1 drivers
v000001e149dab510_0 .var/s "O_Im", 15 0;
v000001e149dab8d0_0 .var/s "O_Real", 15 0;
v000001e149dab5b0_0 .net/s *"_ivl_0", 31 0, L_000001e149e1c630;  1 drivers
v000001e149daae30_0 .net/s *"_ivl_12", 31 0, L_000001e149e1bf50;  1 drivers
v000001e149dab970_0 .net/s *"_ivl_14", 31 0, L_000001e149e1bcd0;  1 drivers
v000001e149daba10_0 .net/s *"_ivl_18", 31 0, L_000001e149e1c450;  1 drivers
v000001e149daaed0_0 .net/s *"_ivl_2", 31 0, L_000001e149e1c6d0;  1 drivers
v000001e149da9f30_0 .net/s *"_ivl_20", 31 0, L_000001e149e1bb90;  1 drivers
v000001e149dabab0_0 .net/s *"_ivl_6", 31 0, L_000001e149e1c4f0;  1 drivers
v000001e149daa7f0_0 .net/s *"_ivl_8", 31 0, L_000001e149e1c810;  1 drivers
v000001e149daa610_0 .net "temp_i_i", 31 0, L_000001e149e1c130;  1 drivers
v000001e149daa890_0 .net "temp_i_r", 31 0, L_000001e149e1bff0;  1 drivers
v000001e149daaa70_0 .net "temp_r_i", 31 0, L_000001e149e1c8b0;  1 drivers
v000001e149da9fd0_0 .net "temp_r_r", 31 0, L_000001e149e1c3b0;  1 drivers
E_000001e149d3e3d0 .event anyedge, v000001e149da9fd0_0, v000001e149daa610_0, v000001e149daaa70_0, v000001e149daa890_0;
L_000001e149e1c630 .extend/s 32, L_000001e149e1ba50;
L_000001e149e1c6d0 .extend/s 32, L_000001e149dfb140;
L_000001e149e1c3b0 .arith/mult 32, L_000001e149e1c630, L_000001e149e1c6d0;
L_000001e149e1c4f0 .extend/s 32, L_000001e149e1baf0;
L_000001e149e1c810 .extend/s 32, L_000001e149dfb1b0;
L_000001e149e1c130 .arith/mult 32, L_000001e149e1c4f0, L_000001e149e1c810;
L_000001e149e1bf50 .extend/s 32, L_000001e149e1ba50;
L_000001e149e1bcd0 .extend/s 32, L_000001e149dfb1b0;
L_000001e149e1c8b0 .arith/mult 32, L_000001e149e1bf50, L_000001e149e1bcd0;
L_000001e149e1c450 .extend/s 32, L_000001e149e1baf0;
L_000001e149e1bb90 .extend/s 32, L_000001e149dfb140;
L_000001e149e1bff0 .arith/mult 32, L_000001e149e1c450, L_000001e149e1bb90;
S_000001e149daca30 .scope generate, "GROUP_LOOP[2]" "GROUP_LOOP[2]" 3 61, 3 61 0, S_000001e149da9690;
 .timescale 0 0;
P_000001e149d3e0d0 .param/l "j" 0 3 61, +C4<010>;
S_000001e149dac580 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149daca30;
 .timescale 0 0;
P_000001e149dade00 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000100>;
P_000001e149dade38 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000101>;
P_000001e149dade70 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149dadea8 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dacd50 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dac580;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3e6d0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dbaa10_0 .net/s "A_Im_c", 15 0, v000001e149db9250_0;  1 drivers
v000001e149dbaab0_0 .net/s "A_Real_c", 15 0, v000001e149db9a70_0;  1 drivers
v000001e149db85d0_0 .net/s "B_Im_c", 15 0, v000001e149db9f70_0;  1 drivers
v000001e149db8850_0 .net/s "B_Real_c", 15 0, v000001e149db8530_0;  1 drivers
v000001e149db8a30_0 .net/s "Data_A_Im", 15 0, L_000001e149dfb920;  alias, 1 drivers
v000001e149dba150_0 .net/s "Data_A_Real", 15 0, L_000001e149dfc250;  alias, 1 drivers
v000001e149db9930_0 .net/s "Data_B_Im", 15 0, L_000001e149dfac70;  alias, 1 drivers
v000001e149db8cb0_0 .net/s "Data_B_Real", 15 0, L_000001e149dfba00;  alias, 1 drivers
v000001e149db9ed0_0 .net/s "Inter_Im", 15 0, v000001e149db9bb0_0;  1 drivers
v000001e149db8df0_0 .net/s "Inter_Real", 15 0, v000001e149dba790_0;  1 drivers
v000001e149db8e90_0 .var/s "O_A_Im", 15 0;
v000001e149db9e30_0 .var/s "O_A_Real", 15 0;
v000001e149db9cf0_0 .var/s "O_B_Im", 15 0;
v000001e149db9d90_0 .var/s "O_B_Real", 15 0;
v000001e149db8f30_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e46a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149db9390_0 .net *"_ivl_4", 15 0, L_000001e149e46a78;  1 drivers
L_000001e149e46ac0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149db9110_0 .net *"_ivl_8", 15 0, L_000001e149e46ac0;  1 drivers
v000001e149db9430_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149e0d950 .part L_000001e149e47b58, 16, 16;
L_000001e149e0d9f0 .part L_000001e149e47b58, 0, 16;
L_000001e149e0f110 .arith/sub 16, L_000001e149e46a78, v000001e149dba790_0;
L_000001e149e0ecb0 .arith/sub 16, L_000001e149e46ac0, v000001e149db9bb0_0;
S_000001e149dacbc0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dacd50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dba6f0_0 .net/s "A_Im", 15 0, L_000001e149dfb920;  alias, 1 drivers
v000001e149db8d50_0 .net/s "A_Real", 15 0, L_000001e149dfc250;  alias, 1 drivers
v000001e149dba3d0_0 .net/s "B_Im", 15 0, v000001e149db9bb0_0;  alias, 1 drivers
v000001e149db9c50_0 .net/s "B_Real", 15 0, v000001e149dba790_0;  alias, 1 drivers
v000001e149db9250_0 .var/s "O_Im", 15 0;
v000001e149db9a70_0 .var/s "O_Real", 15 0;
E_000001e149d3ebd0 .event anyedge, v000001e149db8d50_0, v000001e149db9c50_0, v000001e149dba6f0_0, v000001e149dba3d0_0;
S_000001e149dad6b0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dacd50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dba510_0 .net/s "A_Im", 15 0, L_000001e149dfb920;  alias, 1 drivers
v000001e149db8b70_0 .net/s "A_Real", 15 0, L_000001e149dfc250;  alias, 1 drivers
v000001e149db8990_0 .net/s "B_Im", 15 0, L_000001e149e0ecb0;  1 drivers
v000001e149db8490_0 .net/s "B_Real", 15 0, L_000001e149e0f110;  1 drivers
v000001e149db9f70_0 .var/s "O_Im", 15 0;
v000001e149db8530_0 .var/s "O_Real", 15 0;
E_000001e149d3e2d0 .event anyedge, v000001e149db8d50_0, v000001e149db8490_0, v000001e149dba6f0_0, v000001e149db8990_0;
S_000001e149dad840 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dacd50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3ed10 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149db9b10_0 .net/s "A_Im", 15 0, L_000001e149e0d9f0;  1 drivers
v000001e149db8670_0 .net/s "A_Real", 15 0, L_000001e149e0d950;  1 drivers
v000001e149dba5b0_0 .net/s "B_Im", 15 0, L_000001e149dfac70;  alias, 1 drivers
v000001e149dba650_0 .net/s "B_Real", 15 0, L_000001e149dfba00;  alias, 1 drivers
v000001e149db9bb0_0 .var/s "O_Im", 15 0;
v000001e149dba790_0 .var/s "O_Real", 15 0;
v000001e149db92f0_0 .net/s *"_ivl_0", 31 0, L_000001e149e0ea30;  1 drivers
v000001e149dba830_0 .net/s *"_ivl_12", 31 0, L_000001e149e0e710;  1 drivers
v000001e149db8710_0 .net/s *"_ivl_14", 31 0, L_000001e149e0d4f0;  1 drivers
v000001e149db9610_0 .net/s *"_ivl_18", 31 0, L_000001e149e0ef30;  1 drivers
v000001e149dba330_0 .net/s *"_ivl_2", 31 0, L_000001e149e0dbd0;  1 drivers
v000001e149db8c10_0 .net/s *"_ivl_20", 31 0, L_000001e149e0e350;  1 drivers
v000001e149db8fd0_0 .net/s *"_ivl_6", 31 0, L_000001e149e0cd70;  1 drivers
v000001e149dba010_0 .net/s *"_ivl_8", 31 0, L_000001e149e0cff0;  1 drivers
v000001e149dba8d0_0 .net "temp_i_i", 31 0, L_000001e149e0d310;  1 drivers
v000001e149db96b0_0 .net "temp_i_r", 31 0, L_000001e149e0caf0;  1 drivers
v000001e149dba0b0_0 .net "temp_r_i", 31 0, L_000001e149e0eb70;  1 drivers
v000001e149dba970_0 .net "temp_r_r", 31 0, L_000001e149e0e2b0;  1 drivers
E_000001e149d3e350 .event anyedge, v000001e149dba970_0, v000001e149dba8d0_0, v000001e149dba0b0_0, v000001e149db96b0_0;
L_000001e149e0ea30 .extend/s 32, L_000001e149e0d950;
L_000001e149e0dbd0 .extend/s 32, L_000001e149dfba00;
L_000001e149e0e2b0 .arith/mult 32, L_000001e149e0ea30, L_000001e149e0dbd0;
L_000001e149e0cd70 .extend/s 32, L_000001e149e0d9f0;
L_000001e149e0cff0 .extend/s 32, L_000001e149dfac70;
L_000001e149e0d310 .arith/mult 32, L_000001e149e0cd70, L_000001e149e0cff0;
L_000001e149e0e710 .extend/s 32, L_000001e149e0d950;
L_000001e149e0d4f0 .extend/s 32, L_000001e149dfac70;
L_000001e149e0eb70 .arith/mult 32, L_000001e149e0e710, L_000001e149e0d4f0;
L_000001e149e0ef30 .extend/s 32, L_000001e149e0d9f0;
L_000001e149e0e350 .extend/s 32, L_000001e149dfba00;
L_000001e149e0caf0 .arith/mult 32, L_000001e149e0ef30, L_000001e149e0e350;
S_000001e149dad390 .scope generate, "GROUP_LOOP[3]" "GROUP_LOOP[3]" 3 61, 3 61 0, S_000001e149da9690;
 .timescale 0 0;
P_000001e149d3e090 .param/l "j" 0 3 61, +C4<011>;
S_000001e149dad200 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149dad390;
 .timescale 0 0;
P_000001e149dae110 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000110>;
P_000001e149dae148 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000111>;
P_000001e149dae180 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149dae1b8 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dac710 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dad200;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3e1d0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dbaf10_0 .net/s "A_Im_c", 15 0, v000001e149db99d0_0;  1 drivers
v000001e149dbbcd0_0 .net/s "A_Real_c", 15 0, v000001e149dbbaf0_0;  1 drivers
v000001e149dbafb0_0 .net/s "B_Im_c", 15 0, v000001e149dbbf50_0;  1 drivers
v000001e149dbbb90_0 .net/s "B_Real_c", 15 0, v000001e149dbb550_0;  1 drivers
v000001e149dbb410_0 .net/s "Data_A_Im", 15 0, L_000001e149dfaf80;  alias, 1 drivers
v000001e149dbb910_0 .net/s "Data_A_Real", 15 0, L_000001e149dfa9d0;  alias, 1 drivers
v000001e149dbba50_0 .net/s "Data_B_Im", 15 0, L_000001e149dfc790;  alias, 1 drivers
v000001e149dbbd70_0 .net/s "Data_B_Real", 15 0, L_000001e149dfc640;  alias, 1 drivers
v000001e149dbbc30_0 .net/s "Inter_Im", 15 0, v000001e149dbbff0_0;  1 drivers
v000001e149dbbeb0_0 .net/s "Inter_Real", 15 0, v000001e149dbc270_0;  1 drivers
v000001e149dbc130_0 .var/s "O_A_Im", 15 0;
v000001e149dbc1d0_0 .var/s "O_A_Real", 15 0;
v000001e149dbede0_0 .var/s "O_B_Im", 15 0;
v000001e149dbff60_0 .var/s "O_B_Real", 15 0;
v000001e149dbf2e0_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e46b08 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dbf9c0_0 .net *"_ivl_4", 15 0, L_000001e149e46b08;  1 drivers
L_000001e149e46b50 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dbfec0_0 .net *"_ivl_8", 15 0, L_000001e149e46b50;  1 drivers
v000001e149dbeca0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149e0e3f0 .part L_000001e149e47b58, 16, 16;
L_000001e149e0ec10 .part L_000001e149e47b58, 0, 16;
L_000001e149e0df90 .arith/sub 16, L_000001e149e46b08, v000001e149dbc270_0;
L_000001e149e0e490 .arith/sub 16, L_000001e149e46b50, v000001e149dbbff0_0;
S_000001e149dad520 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dac710;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149db9750_0 .net/s "A_Im", 15 0, L_000001e149dfaf80;  alias, 1 drivers
v000001e149db97f0_0 .net/s "A_Real", 15 0, L_000001e149dfa9d0;  alias, 1 drivers
v000001e149db9890_0 .net/s "B_Im", 15 0, v000001e149dbbff0_0;  alias, 1 drivers
v000001e149dba1f0_0 .net/s "B_Real", 15 0, v000001e149dbc270_0;  alias, 1 drivers
v000001e149db99d0_0 .var/s "O_Im", 15 0;
v000001e149dbbaf0_0 .var/s "O_Real", 15 0;
E_000001e149d3e610 .event anyedge, v000001e149db97f0_0, v000001e149dba1f0_0, v000001e149db9750_0, v000001e149db9890_0;
S_000001e149dac8a0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dac710;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dbb050_0 .net/s "A_Im", 15 0, L_000001e149dfaf80;  alias, 1 drivers
v000001e149dbb7d0_0 .net/s "A_Real", 15 0, L_000001e149dfa9d0;  alias, 1 drivers
v000001e149dbb190_0 .net/s "B_Im", 15 0, L_000001e149e0e490;  1 drivers
v000001e149dbb4b0_0 .net/s "B_Real", 15 0, L_000001e149e0df90;  1 drivers
v000001e149dbbf50_0 .var/s "O_Im", 15 0;
v000001e149dbb550_0 .var/s "O_Real", 15 0;
E_000001e149d3e250 .event anyedge, v000001e149db97f0_0, v000001e149dbb4b0_0, v000001e149db9750_0, v000001e149dbb190_0;
S_000001e149dacee0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dac710;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3e390 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dbabf0_0 .net/s "A_Im", 15 0, L_000001e149e0ec10;  1 drivers
v000001e149dbb5f0_0 .net/s "A_Real", 15 0, L_000001e149e0e3f0;  1 drivers
v000001e149dbac90_0 .net/s "B_Im", 15 0, L_000001e149dfc790;  alias, 1 drivers
v000001e149dbb230_0 .net/s "B_Real", 15 0, L_000001e149dfc640;  alias, 1 drivers
v000001e149dbbff0_0 .var/s "O_Im", 15 0;
v000001e149dbc270_0 .var/s "O_Real", 15 0;
v000001e149dbb0f0_0 .net/s *"_ivl_0", 31 0, L_000001e149e0d810;  1 drivers
v000001e149dbc090_0 .net/s *"_ivl_12", 31 0, L_000001e149e0ead0;  1 drivers
v000001e149dbadd0_0 .net/s *"_ivl_14", 31 0, L_000001e149e0d8b0;  1 drivers
v000001e149dbb2d0_0 .net/s *"_ivl_18", 31 0, L_000001e149e0d630;  1 drivers
v000001e149dbb730_0 .net/s *"_ivl_2", 31 0, L_000001e149e0d770;  1 drivers
v000001e149dbad30_0 .net/s *"_ivl_20", 31 0, L_000001e149e0e8f0;  1 drivers
v000001e149dbbe10_0 .net/s *"_ivl_6", 31 0, L_000001e149e0e7b0;  1 drivers
v000001e149dbb370_0 .net/s *"_ivl_8", 31 0, L_000001e149e0d1d0;  1 drivers
v000001e149dbb690_0 .net "temp_i_i", 31 0, L_000001e149e0d090;  1 drivers
v000001e149dbb9b0_0 .net "temp_i_r", 31 0, L_000001e149e0d270;  1 drivers
v000001e149dbb870_0 .net "temp_r_i", 31 0, L_000001e149e0e850;  1 drivers
v000001e149dbae70_0 .net "temp_r_r", 31 0, L_000001e149e0cf50;  1 drivers
E_000001e149d3de50 .event anyedge, v000001e149dbae70_0, v000001e149dbb690_0, v000001e149dbb870_0, v000001e149dbb9b0_0;
L_000001e149e0d810 .extend/s 32, L_000001e149e0e3f0;
L_000001e149e0d770 .extend/s 32, L_000001e149dfc640;
L_000001e149e0cf50 .arith/mult 32, L_000001e149e0d810, L_000001e149e0d770;
L_000001e149e0e7b0 .extend/s 32, L_000001e149e0ec10;
L_000001e149e0d1d0 .extend/s 32, L_000001e149dfc790;
L_000001e149e0d090 .arith/mult 32, L_000001e149e0e7b0, L_000001e149e0d1d0;
L_000001e149e0ead0 .extend/s 32, L_000001e149e0e3f0;
L_000001e149e0d8b0 .extend/s 32, L_000001e149dfc790;
L_000001e149e0e850 .arith/mult 32, L_000001e149e0ead0, L_000001e149e0d8b0;
L_000001e149e0d630 .extend/s 32, L_000001e149e0ec10;
L_000001e149e0e8f0 .extend/s 32, L_000001e149dfc640;
L_000001e149e0d270 .arith/mult 32, L_000001e149e0d630, L_000001e149e0e8f0;
S_000001e149dabdb0 .scope generate, "GROUP_LOOP[4]" "GROUP_LOOP[4]" 3 61, 3 61 0, S_000001e149da9690;
 .timescale 0 0;
P_000001e149d3e910 .param/l "j" 0 3 61, +C4<0100>;
S_000001e149dad070 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149dabdb0;
 .timescale 0 0;
P_000001e149dae310 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001000>;
P_000001e149dae348 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001001>;
P_000001e149dae380 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149dae3b8 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dad9d0 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dad070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3ec50 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dbf600_0 .net/s "A_Im_c", 15 0, v000001e149dbf6a0_0;  1 drivers
v000001e149dbd8a0_0 .net/s "A_Real_c", 15 0, v000001e149dbf740_0;  1 drivers
v000001e149dbce00_0 .net/s "B_Im_c", 15 0, v000001e149dbfd80_0;  1 drivers
v000001e149dbd3a0_0 .net/s "B_Real_c", 15 0, v000001e149dbfa60_0;  1 drivers
v000001e149dbe660_0 .net/s "Data_A_Im", 15 0, L_000001e149dfb5a0;  alias, 1 drivers
v000001e149dbd300_0 .net/s "Data_A_Real", 15 0, L_000001e149dfac00;  alias, 1 drivers
v000001e149dbcd60_0 .net/s "Data_B_Im", 15 0, L_000001e149dfb680;  alias, 1 drivers
v000001e149dbd6c0_0 .net/s "Data_B_Real", 15 0, L_000001e149dfab20;  alias, 1 drivers
v000001e149dbe2a0_0 .net/s "Inter_Im", 15 0, v000001e149dbf7e0_0;  1 drivers
v000001e149dbd120_0 .net/s "Inter_Real", 15 0, v000001e149dbf880_0;  1 drivers
v000001e149dbc720_0 .var/s "O_A_Im", 15 0;
v000001e149dbeac0_0 .var/s "O_A_Real", 15 0;
v000001e149dbc400_0 .var/s "O_B_Im", 15 0;
v000001e149dbd1c0_0 .var/s "O_B_Real", 15 0;
v000001e149dbe520_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e46b98 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dbdee0_0 .net *"_ivl_4", 15 0, L_000001e149e46b98;  1 drivers
L_000001e149e46be0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dbcc20_0 .net *"_ivl_8", 15 0, L_000001e149e46be0;  1 drivers
v000001e149dbe340_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149e0e0d0 .part L_000001e149e47b58, 16, 16;
L_000001e149e0d6d0 .part L_000001e149e47b58, 0, 16;
L_000001e149e0da90 .arith/sub 16, L_000001e149e46b98, v000001e149dbf880_0;
L_000001e149e0db30 .arith/sub 16, L_000001e149e46be0, v000001e149dbf7e0_0;
S_000001e149dabf40 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dad9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dbf920_0 .net/s "A_Im", 15 0, L_000001e149dfb5a0;  alias, 1 drivers
v000001e149dc0000_0 .net/s "A_Real", 15 0, L_000001e149dfac00;  alias, 1 drivers
v000001e149dbf380_0 .net/s "B_Im", 15 0, v000001e149dbf7e0_0;  alias, 1 drivers
v000001e149dbfe20_0 .net/s "B_Real", 15 0, v000001e149dbf880_0;  alias, 1 drivers
v000001e149dbf6a0_0 .var/s "O_Im", 15 0;
v000001e149dbf740_0 .var/s "O_Real", 15 0;
E_000001e149d3ead0 .event anyedge, v000001e149dc0000_0, v000001e149dbfe20_0, v000001e149dbf920_0, v000001e149dbf380_0;
S_000001e149dac0d0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dad9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dbed40_0 .net/s "A_Im", 15 0, L_000001e149dfb5a0;  alias, 1 drivers
v000001e149dc00a0_0 .net/s "A_Real", 15 0, L_000001e149dfac00;  alias, 1 drivers
v000001e149dbefc0_0 .net/s "B_Im", 15 0, L_000001e149e0db30;  1 drivers
v000001e149dbee80_0 .net/s "B_Real", 15 0, L_000001e149e0da90;  1 drivers
v000001e149dbfd80_0 .var/s "O_Im", 15 0;
v000001e149dbfa60_0 .var/s "O_Real", 15 0;
E_000001e149d3ded0 .event anyedge, v000001e149dc0000_0, v000001e149dbee80_0, v000001e149dbf920_0, v000001e149dbefc0_0;
S_000001e149dac3f0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dad9d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3e450 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dbf420_0 .net/s "A_Im", 15 0, L_000001e149e0d6d0;  1 drivers
v000001e149dbfba0_0 .net/s "A_Real", 15 0, L_000001e149e0e0d0;  1 drivers
v000001e149dc0140_0 .net/s "B_Im", 15 0, L_000001e149dfb680;  alias, 1 drivers
v000001e149dbfb00_0 .net/s "B_Real", 15 0, L_000001e149dfab20;  alias, 1 drivers
v000001e149dbf7e0_0 .var/s "O_Im", 15 0;
v000001e149dbf880_0 .var/s "O_Real", 15 0;
v000001e149dc01e0_0 .net/s *"_ivl_0", 31 0, L_000001e149e0de50;  1 drivers
v000001e149dbfc40_0 .net/s *"_ivl_12", 31 0, L_000001e149e0d450;  1 drivers
v000001e149dbfce0_0 .net/s *"_ivl_14", 31 0, L_000001e149e0def0;  1 drivers
v000001e149dc0280_0 .net/s *"_ivl_18", 31 0, L_000001e149e0ed50;  1 drivers
v000001e149dbec00_0 .net/s *"_ivl_2", 31 0, L_000001e149e0cb90;  1 drivers
v000001e149dbf240_0 .net/s *"_ivl_20", 31 0, L_000001e149e0d590;  1 drivers
v000001e149dbef20_0 .net/s *"_ivl_6", 31 0, L_000001e149e0e530;  1 drivers
v000001e149dbf060_0 .net/s *"_ivl_8", 31 0, L_000001e149e0d3b0;  1 drivers
v000001e149dbf560_0 .net "temp_i_i", 31 0, L_000001e149e0ee90;  1 drivers
v000001e149dbf100_0 .net "temp_i_r", 31 0, L_000001e149e0edf0;  1 drivers
v000001e149dbf4c0_0 .net "temp_r_i", 31 0, L_000001e149e0e5d0;  1 drivers
v000001e149dbf1a0_0 .net "temp_r_r", 31 0, L_000001e149e0efd0;  1 drivers
E_000001e149d3e490 .event anyedge, v000001e149dbf1a0_0, v000001e149dbf560_0, v000001e149dbf4c0_0, v000001e149dbf100_0;
L_000001e149e0de50 .extend/s 32, L_000001e149e0e0d0;
L_000001e149e0cb90 .extend/s 32, L_000001e149dfab20;
L_000001e149e0efd0 .arith/mult 32, L_000001e149e0de50, L_000001e149e0cb90;
L_000001e149e0e530 .extend/s 32, L_000001e149e0d6d0;
L_000001e149e0d3b0 .extend/s 32, L_000001e149dfb680;
L_000001e149e0ee90 .arith/mult 32, L_000001e149e0e530, L_000001e149e0d3b0;
L_000001e149e0d450 .extend/s 32, L_000001e149e0e0d0;
L_000001e149e0def0 .extend/s 32, L_000001e149dfb680;
L_000001e149e0e5d0 .arith/mult 32, L_000001e149e0d450, L_000001e149e0def0;
L_000001e149e0ed50 .extend/s 32, L_000001e149e0d6d0;
L_000001e149e0d590 .extend/s 32, L_000001e149dfab20;
L_000001e149e0edf0 .arith/mult 32, L_000001e149e0ed50, L_000001e149e0d590;
S_000001e149dc18c0 .scope generate, "GROUP_LOOP[5]" "GROUP_LOOP[5]" 3 61, 3 61 0, S_000001e149da9690;
 .timescale 0 0;
P_000001e149d3e5d0 .param/l "j" 0 3 61, +C4<0101>;
S_000001e149dc29f0 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149dc18c0;
 .timescale 0 0;
P_000001e149dae400 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001010>;
P_000001e149dae438 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001011>;
P_000001e149dae470 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149dae4a8 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dc1a50 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dc29f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3ec10 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dbc680_0 .net/s "A_Im_c", 15 0, v000001e149dbdd00_0;  1 drivers
v000001e149dbd440_0 .net/s "A_Real_c", 15 0, v000001e149dbc5e0_0;  1 drivers
v000001e149dbc7c0_0 .net/s "B_Im_c", 15 0, v000001e149dbc900_0;  1 drivers
v000001e149dbe700_0 .net/s "B_Real_c", 15 0, v000001e149dbd940_0;  1 drivers
v000001e149dbd4e0_0 .net/s "Data_A_Im", 15 0, L_000001e149dfc3a0;  alias, 1 drivers
v000001e149dbe7a0_0 .net/s "Data_A_Real", 15 0, L_000001e149dfbfb0;  alias, 1 drivers
v000001e149dbe840_0 .net/s "Data_B_Im", 15 0, L_000001e149dfb450;  alias, 1 drivers
v000001e149dbd580_0 .net/s "Data_B_Real", 15 0, L_000001e149dfb3e0;  alias, 1 drivers
v000001e149dbe8e0_0 .net/s "Inter_Im", 15 0, v000001e149dbdc60_0;  1 drivers
v000001e149dbd620_0 .net/s "Inter_Real", 15 0, v000001e149dbe200_0;  1 drivers
v000001e149dbcf40_0 .var/s "O_A_Im", 15 0;
v000001e149dbd800_0 .var/s "O_A_Real", 15 0;
v000001e149dbe980_0 .var/s "O_B_Im", 15 0;
v000001e149dbeb60_0 .var/s "O_B_Real", 15 0;
v000001e149dbcfe0_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e46c28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dbc860_0 .net *"_ivl_4", 15 0, L_000001e149e46c28;  1 drivers
L_000001e149e46c70 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dbca40_0 .net *"_ivl_8", 15 0, L_000001e149e46c70;  1 drivers
v000001e149dc3b10_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149e0cc30 .part L_000001e149e47b58, 16, 16;
L_000001e149e0ccd0 .part L_000001e149e47b58, 0, 16;
L_000001e149e0ce10 .arith/sub 16, L_000001e149e46c28, v000001e149dbe200_0;
L_000001e149e0ceb0 .arith/sub 16, L_000001e149e46c70, v000001e149dbdc60_0;
S_000001e149dc2d10 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dc1a50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dbcae0_0 .net/s "A_Im", 15 0, L_000001e149dfc3a0;  alias, 1 drivers
v000001e149dbe3e0_0 .net/s "A_Real", 15 0, L_000001e149dfbfb0;  alias, 1 drivers
v000001e149dbe160_0 .net/s "B_Im", 15 0, v000001e149dbdc60_0;  alias, 1 drivers
v000001e149dbc9a0_0 .net/s "B_Real", 15 0, v000001e149dbe200_0;  alias, 1 drivers
v000001e149dbdd00_0 .var/s "O_Im", 15 0;
v000001e149dbc5e0_0 .var/s "O_Real", 15 0;
E_000001e149d3e850 .event anyedge, v000001e149dbe3e0_0, v000001e149dbc9a0_0, v000001e149dbcae0_0, v000001e149dbe160_0;
S_000001e149dc1d70 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dc1a50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dbd080_0 .net/s "A_Im", 15 0, L_000001e149dfc3a0;  alias, 1 drivers
v000001e149dbdda0_0 .net/s "A_Real", 15 0, L_000001e149dfbfb0;  alias, 1 drivers
v000001e149dbd260_0 .net/s "B_Im", 15 0, L_000001e149e0ceb0;  1 drivers
v000001e149dbdb20_0 .net/s "B_Real", 15 0, L_000001e149e0ce10;  1 drivers
v000001e149dbc900_0 .var/s "O_Im", 15 0;
v000001e149dbd940_0 .var/s "O_Real", 15 0;
E_000001e149d3de90 .event anyedge, v000001e149dbe3e0_0, v000001e149dbdb20_0, v000001e149dbcae0_0, v000001e149dbd260_0;
S_000001e149dc1be0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dc1a50;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3e950 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dbcb80_0 .net/s "A_Im", 15 0, L_000001e149e0ccd0;  1 drivers
v000001e149dbcea0_0 .net/s "A_Real", 15 0, L_000001e149e0cc30;  1 drivers
v000001e149dbd9e0_0 .net/s "B_Im", 15 0, L_000001e149dfb450;  alias, 1 drivers
v000001e149dbdbc0_0 .net/s "B_Real", 15 0, L_000001e149dfb3e0;  alias, 1 drivers
v000001e149dbdc60_0 .var/s "O_Im", 15 0;
v000001e149dbe200_0 .var/s "O_Real", 15 0;
v000001e149dbc4a0_0 .net/s *"_ivl_0", 31 0, L_000001e149e0d130;  1 drivers
v000001e149dbdf80_0 .net/s *"_ivl_12", 31 0, L_000001e149e0e170;  1 drivers
v000001e149dbda80_0 .net/s *"_ivl_14", 31 0, L_000001e149e0f1b0;  1 drivers
v000001e149dbde40_0 .net/s *"_ivl_18", 31 0, L_000001e149e0ca50;  1 drivers
v000001e149dbe480_0 .net/s *"_ivl_2", 31 0, L_000001e149e0dc70;  1 drivers
v000001e149dbe020_0 .net/s *"_ivl_20", 31 0, L_000001e149e0e210;  1 drivers
v000001e149dbe5c0_0 .net/s *"_ivl_6", 31 0, L_000001e149e0f070;  1 drivers
v000001e149dbea20_0 .net/s *"_ivl_8", 31 0, L_000001e149e0e990;  1 drivers
v000001e149dbccc0_0 .net "temp_i_i", 31 0, L_000001e149e0ddb0;  1 drivers
v000001e149dbc540_0 .net "temp_i_r", 31 0, L_000001e149e0e670;  1 drivers
v000001e149dbd760_0 .net "temp_r_i", 31 0, L_000001e149e0e030;  1 drivers
v000001e149dbe0c0_0 .net "temp_r_r", 31 0, L_000001e149e0dd10;  1 drivers
E_000001e149d3e990 .event anyedge, v000001e149dbe0c0_0, v000001e149dbccc0_0, v000001e149dbd760_0, v000001e149dbc540_0;
L_000001e149e0d130 .extend/s 32, L_000001e149e0cc30;
L_000001e149e0dc70 .extend/s 32, L_000001e149dfb3e0;
L_000001e149e0dd10 .arith/mult 32, L_000001e149e0d130, L_000001e149e0dc70;
L_000001e149e0f070 .extend/s 32, L_000001e149e0ccd0;
L_000001e149e0e990 .extend/s 32, L_000001e149dfb450;
L_000001e149e0ddb0 .arith/mult 32, L_000001e149e0f070, L_000001e149e0e990;
L_000001e149e0e170 .extend/s 32, L_000001e149e0cc30;
L_000001e149e0f1b0 .extend/s 32, L_000001e149dfb450;
L_000001e149e0e030 .arith/mult 32, L_000001e149e0e170, L_000001e149e0f1b0;
L_000001e149e0ca50 .extend/s 32, L_000001e149e0ccd0;
L_000001e149e0e210 .extend/s 32, L_000001e149dfb3e0;
L_000001e149e0e670 .arith/mult 32, L_000001e149e0ca50, L_000001e149e0e210;
S_000001e149dc2ea0 .scope generate, "GROUP_LOOP[6]" "GROUP_LOOP[6]" 3 61, 3 61 0, S_000001e149da9690;
 .timescale 0 0;
P_000001e149d3e150 .param/l "j" 0 3 61, +C4<0110>;
S_000001e149dc1f00 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149dc2ea0;
 .timescale 0 0;
P_000001e149dae4f0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001100>;
P_000001e149dae528 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001101>;
P_000001e149dae560 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149dae598 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dc2090 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dc1f00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3e9d0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dc36b0_0 .net/s "A_Im_c", 15 0, v000001e149dc4010_0;  1 drivers
v000001e149dc4650_0 .net/s "A_Real_c", 15 0, v000001e149dc54b0_0;  1 drivers
v000001e149dc5050_0 .net/s "B_Im_c", 15 0, v000001e149dc41f0_0;  1 drivers
v000001e149dc3e30_0 .net/s "B_Real_c", 15 0, v000001e149dc4150_0;  1 drivers
v000001e149dc57d0_0 .net/s "Data_A_Im", 15 0, L_000001e149dfb990;  alias, 1 drivers
v000001e149dc50f0_0 .net/s "Data_A_Real", 15 0, L_000001e149dfbf40;  alias, 1 drivers
v000001e149dc4a10_0 .net/s "Data_B_Im", 15 0, L_000001e149dfad50;  alias, 1 drivers
v000001e149dc5870_0 .net/s "Data_B_Real", 15 0, L_000001e149dfb0d0;  alias, 1 drivers
v000001e149dc4c90_0 .net/s "Inter_Im", 15 0, v000001e149dc4830_0;  1 drivers
v000001e149dc52d0_0 .net/s "Inter_Real", 15 0, v000001e149dc3c50_0;  1 drivers
v000001e149dc5410_0 .var/s "O_A_Im", 15 0;
v000001e149dc5a50_0 .var/s "O_A_Real", 15 0;
v000001e149dc3ed0_0 .var/s "O_B_Im", 15 0;
v000001e149dc34d0_0 .var/s "O_B_Real", 15 0;
v000001e149dc46f0_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e46cb8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dc55f0_0 .net *"_ivl_4", 15 0, L_000001e149e46cb8;  1 drivers
L_000001e149e46d00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dc3a70_0 .net *"_ivl_8", 15 0, L_000001e149e46d00;  1 drivers
v000001e149dc4e70_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149e10d30 .part L_000001e149e47b58, 16, 16;
L_000001e149e108d0 .part L_000001e149e47b58, 0, 16;
L_000001e149e10970 .arith/sub 16, L_000001e149e46cb8, v000001e149dc3c50_0;
L_000001e149e10150 .arith/sub 16, L_000001e149e46d00, v000001e149dc4830_0;
S_000001e149dc2540 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dc2090;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dc4ab0_0 .net/s "A_Im", 15 0, L_000001e149dfb990;  alias, 1 drivers
v000001e149dc4970_0 .net/s "A_Real", 15 0, L_000001e149dfbf40;  alias, 1 drivers
v000001e149dc4470_0 .net/s "B_Im", 15 0, v000001e149dc4830_0;  alias, 1 drivers
v000001e149dc5af0_0 .net/s "B_Real", 15 0, v000001e149dc3c50_0;  alias, 1 drivers
v000001e149dc4010_0 .var/s "O_Im", 15 0;
v000001e149dc54b0_0 .var/s "O_Real", 15 0;
E_000001e149d3e190 .event anyedge, v000001e149dc4970_0, v000001e149dc5af0_0, v000001e149dc4ab0_0, v000001e149dc4470_0;
S_000001e149dc3030 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dc2090;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dc43d0_0 .net/s "A_Im", 15 0, L_000001e149dfb990;  alias, 1 drivers
v000001e149dc5190_0 .net/s "A_Real", 15 0, L_000001e149dfbf40;  alias, 1 drivers
v000001e149dc4f10_0 .net/s "B_Im", 15 0, L_000001e149e10150;  1 drivers
v000001e149dc3bb0_0 .net/s "B_Real", 15 0, L_000001e149e10970;  1 drivers
v000001e149dc41f0_0 .var/s "O_Im", 15 0;
v000001e149dc4150_0 .var/s "O_Real", 15 0;
E_000001e149d3e710 .event anyedge, v000001e149dc4970_0, v000001e149dc3bb0_0, v000001e149dc4ab0_0, v000001e149dc4f10_0;
S_000001e149dc2220 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dc2090;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3ed50 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dc5550_0 .net/s "A_Im", 15 0, L_000001e149e108d0;  1 drivers
v000001e149dc4290_0 .net/s "A_Real", 15 0, L_000001e149e10d30;  1 drivers
v000001e149dc5370_0 .net/s "B_Im", 15 0, L_000001e149dfad50;  alias, 1 drivers
v000001e149dc40b0_0 .net/s "B_Real", 15 0, L_000001e149dfb0d0;  alias, 1 drivers
v000001e149dc4830_0 .var/s "O_Im", 15 0;
v000001e149dc3c50_0 .var/s "O_Real", 15 0;
v000001e149dc4330_0 .net/s *"_ivl_0", 31 0, L_000001e149e0f4d0;  1 drivers
v000001e149dc4fb0_0 .net/s *"_ivl_12", 31 0, L_000001e149e10dd0;  1 drivers
v000001e149dc4510_0 .net/s *"_ivl_14", 31 0, L_000001e149e119b0;  1 drivers
v000001e149dc4b50_0 .net/s *"_ivl_18", 31 0, L_000001e149e100b0;  1 drivers
v000001e149dc3930_0 .net/s *"_ivl_2", 31 0, L_000001e149e101f0;  1 drivers
v000001e149dc37f0_0 .net/s *"_ivl_20", 31 0, L_000001e149e10e70;  1 drivers
v000001e149dc3cf0_0 .net/s *"_ivl_6", 31 0, L_000001e149e10a10;  1 drivers
v000001e149dc5230_0 .net/s *"_ivl_8", 31 0, L_000001e149e10330;  1 drivers
v000001e149dc3d90_0 .net "temp_i_i", 31 0, L_000001e149e112d0;  1 drivers
v000001e149dc3610_0 .net "temp_i_r", 31 0, L_000001e149e0f930;  1 drivers
v000001e149dc5730_0 .net "temp_r_i", 31 0, L_000001e149e10790;  1 drivers
v000001e149dc45b0_0 .net "temp_r_r", 31 0, L_000001e149e0f2f0;  1 drivers
E_000001e149d3e010 .event anyedge, v000001e149dc45b0_0, v000001e149dc3d90_0, v000001e149dc5730_0, v000001e149dc3610_0;
L_000001e149e0f4d0 .extend/s 32, L_000001e149e10d30;
L_000001e149e101f0 .extend/s 32, L_000001e149dfb0d0;
L_000001e149e0f2f0 .arith/mult 32, L_000001e149e0f4d0, L_000001e149e101f0;
L_000001e149e10a10 .extend/s 32, L_000001e149e108d0;
L_000001e149e10330 .extend/s 32, L_000001e149dfad50;
L_000001e149e112d0 .arith/mult 32, L_000001e149e10a10, L_000001e149e10330;
L_000001e149e10dd0 .extend/s 32, L_000001e149e10d30;
L_000001e149e119b0 .extend/s 32, L_000001e149dfad50;
L_000001e149e10790 .arith/mult 32, L_000001e149e10dd0, L_000001e149e119b0;
L_000001e149e100b0 .extend/s 32, L_000001e149e108d0;
L_000001e149e10e70 .extend/s 32, L_000001e149dfb0d0;
L_000001e149e0f930 .arith/mult 32, L_000001e149e100b0, L_000001e149e10e70;
S_000001e149dc23b0 .scope generate, "GROUP_LOOP[7]" "GROUP_LOOP[7]" 3 61, 3 61 0, S_000001e149da9690;
 .timescale 0 0;
P_000001e149d3e050 .param/l "j" 0 3 61, +C4<0111>;
S_000001e149dc26d0 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149dc23b0;
 .timescale 0 0;
P_000001e149dae5e0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001110>;
P_000001e149dae618 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001111>;
P_000001e149dae650 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149dae688 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dc15a0 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dc26d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3fc50 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dc7030_0 .net/s "A_Im_c", 15 0, v000001e149dc4bf0_0;  1 drivers
v000001e149dc64f0_0 .net/s "A_Real_c", 15 0, v000001e149dc5b90_0;  1 drivers
v000001e149dc6130_0 .net/s "B_Im_c", 15 0, v000001e149dc59b0_0;  1 drivers
v000001e149dc70d0_0 .net/s "B_Real_c", 15 0, v000001e149dc3430_0;  1 drivers
v000001e149dc6090_0 .net/s "Data_A_Im", 15 0, L_000001e149dfb610;  alias, 1 drivers
v000001e149dc6810_0 .net/s "Data_A_Real", 15 0, L_000001e149dfaea0;  alias, 1 drivers
v000001e149dc5d70_0 .net/s "Data_B_Im", 15 0, L_000001e149dfc870;  alias, 1 drivers
v000001e149dc7170_0 .net/s "Data_B_Real", 15 0, L_000001e149dfc800;  alias, 1 drivers
v000001e149dc6770_0 .net/s "Inter_Im", 15 0, v000001e149dc6db0_0;  1 drivers
v000001e149dc7210_0 .net/s "Inter_Real", 15 0, v000001e149dc5c30_0;  1 drivers
v000001e149dc5eb0_0 .var/s "O_A_Im", 15 0;
v000001e149dc68b0_0 .var/s "O_A_Real", 15 0;
v000001e149dc72b0_0 .var/s "O_B_Im", 15 0;
v000001e149dc6590_0 .var/s "O_B_Real", 15 0;
v000001e149dc6950_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e46d48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dc6ef0_0 .net *"_ivl_4", 15 0, L_000001e149e46d48;  1 drivers
L_000001e149e46d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dc5f50_0 .net *"_ivl_8", 15 0, L_000001e149e46d90;  1 drivers
v000001e149dc5ff0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149e0f430 .part L_000001e149e47b58, 16, 16;
L_000001e149e10830 .part L_000001e149e47b58, 0, 16;
L_000001e149e115f0 .arith/sub 16, L_000001e149e46d48, v000001e149dc5c30_0;
L_000001e149e10f10 .arith/sub 16, L_000001e149e46d90, v000001e149dc6db0_0;
S_000001e149dc2860 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dc15a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dc5690_0 .net/s "A_Im", 15 0, L_000001e149dfb610;  alias, 1 drivers
v000001e149dc3f70_0 .net/s "A_Real", 15 0, L_000001e149dfaea0;  alias, 1 drivers
v000001e149dc4790_0 .net/s "B_Im", 15 0, v000001e149dc6db0_0;  alias, 1 drivers
v000001e149dc48d0_0 .net/s "B_Real", 15 0, v000001e149dc5c30_0;  alias, 1 drivers
v000001e149dc4bf0_0 .var/s "O_Im", 15 0;
v000001e149dc5b90_0 .var/s "O_Real", 15 0;
E_000001e149d3ee50 .event anyedge, v000001e149dc3f70_0, v000001e149dc48d0_0, v000001e149dc5690_0, v000001e149dc4790_0;
S_000001e149dc31c0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dc15a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dc5910_0 .net/s "A_Im", 15 0, L_000001e149dfb610;  alias, 1 drivers
v000001e149dc3570_0 .net/s "A_Real", 15 0, L_000001e149dfaea0;  alias, 1 drivers
v000001e149dc4d30_0 .net/s "B_Im", 15 0, L_000001e149e10f10;  1 drivers
v000001e149dc4dd0_0 .net/s "B_Real", 15 0, L_000001e149e115f0;  1 drivers
v000001e149dc59b0_0 .var/s "O_Im", 15 0;
v000001e149dc3430_0 .var/s "O_Real", 15 0;
E_000001e149d3ef10 .event anyedge, v000001e149dc3f70_0, v000001e149dc4dd0_0, v000001e149dc5690_0, v000001e149dc4d30_0;
S_000001e149dc2b80 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dc15a0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3f8d0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dc3750_0 .net/s "A_Im", 15 0, L_000001e149e10830;  1 drivers
v000001e149dc3890_0 .net/s "A_Real", 15 0, L_000001e149e0f430;  1 drivers
v000001e149dc39d0_0 .net/s "B_Im", 15 0, L_000001e149dfc870;  alias, 1 drivers
v000001e149dc5e10_0 .net/s "B_Real", 15 0, L_000001e149dfc800;  alias, 1 drivers
v000001e149dc6db0_0 .var/s "O_Im", 15 0;
v000001e149dc5c30_0 .var/s "O_Real", 15 0;
v000001e149dc6630_0 .net/s *"_ivl_0", 31 0, L_000001e149e0f6b0;  1 drivers
v000001e149dc6270_0 .net/s *"_ivl_12", 31 0, L_000001e149e103d0;  1 drivers
v000001e149dc6b30_0 .net/s *"_ivl_14", 31 0, L_000001e149e10470;  1 drivers
v000001e149dc6f90_0 .net/s *"_ivl_18", 31 0, L_000001e149e10ab0;  1 drivers
v000001e149dc6e50_0 .net/s *"_ivl_2", 31 0, L_000001e149e11410;  1 drivers
v000001e149dc66d0_0 .net/s *"_ivl_20", 31 0, L_000001e149e0f390;  1 drivers
v000001e149dc6bd0_0 .net/s *"_ivl_6", 31 0, L_000001e149e11870;  1 drivers
v000001e149dc5cd0_0 .net/s *"_ivl_8", 31 0, L_000001e149e0f890;  1 drivers
v000001e149dc6310_0 .net "temp_i_i", 31 0, L_000001e149e114b0;  1 drivers
v000001e149dc61d0_0 .net "temp_i_r", 31 0, L_000001e149e10290;  1 drivers
v000001e149dc6450_0 .net "temp_r_i", 31 0, L_000001e149e105b0;  1 drivers
v000001e149dc63b0_0 .net "temp_r_r", 31 0, L_000001e149e11690;  1 drivers
E_000001e149d3f4d0 .event anyedge, v000001e149dc63b0_0, v000001e149dc6310_0, v000001e149dc6450_0, v000001e149dc61d0_0;
L_000001e149e0f6b0 .extend/s 32, L_000001e149e0f430;
L_000001e149e11410 .extend/s 32, L_000001e149dfc800;
L_000001e149e11690 .arith/mult 32, L_000001e149e0f6b0, L_000001e149e11410;
L_000001e149e11870 .extend/s 32, L_000001e149e10830;
L_000001e149e0f890 .extend/s 32, L_000001e149dfc870;
L_000001e149e114b0 .arith/mult 32, L_000001e149e11870, L_000001e149e0f890;
L_000001e149e103d0 .extend/s 32, L_000001e149e0f430;
L_000001e149e10470 .extend/s 32, L_000001e149dfc870;
L_000001e149e105b0 .arith/mult 32, L_000001e149e103d0, L_000001e149e10470;
L_000001e149e10ab0 .extend/s 32, L_000001e149e10830;
L_000001e149e0f390 .extend/s 32, L_000001e149dfc800;
L_000001e149e10290 .arith/mult 32, L_000001e149e10ab0, L_000001e149e0f390;
S_000001e149dc1410 .scope generate, "STAGE_LOOP[1]" "STAGE_LOOP[1]" 3 57, 3 57 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4f1d0 .param/l "GROUP" 1 3 59, +C4<00000000000000000000000000000100>;
P_000001e149b4f208 .param/l "s" 0 3 57, +C4<01>;
S_000001e149dc1730 .scope generate, "GROUP_LOOP[0]" "GROUP_LOOP[0]" 3 61, 3 61 0, S_000001e149dc1410;
 .timescale 0 0;
P_000001e149d3f710 .param/l "j" 0 3 61, +C4<00>;
S_000001e149dd0ed0 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149dc1730;
 .timescale 0 0;
P_000001e149dae6d0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000000>;
P_000001e149dae708 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000010>;
P_000001e149dae740 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149dae778 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dcff30 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dd0ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3fbd0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dd1a00_0 .net/s "A_Im_c", 15 0, v000001e149dd1960_0;  1 drivers
v000001e149dd22c0_0 .net/s "A_Real_c", 15 0, v000001e149dd3b20_0;  1 drivers
v000001e149dd2c20_0 .net/s "B_Im_c", 15 0, v000001e149dd2f40_0;  1 drivers
v000001e149dd3800_0 .net/s "B_Real_c", 15 0, v000001e149dd1c80_0;  1 drivers
v000001e149dd3080_0 .net/s "Data_A_Im", 15 0, v000001e149dab790_0;  alias, 1 drivers
v000001e149dd3120_0 .net/s "Data_A_Real", 15 0, v000001e149dab0b0_0;  alias, 1 drivers
v000001e149dd31c0_0 .net/s "Data_B_Im", 15 0, v000001e149db83f0_0;  alias, 1 drivers
v000001e149dd15a0_0 .net/s "Data_B_Real", 15 0, v000001e149dba470_0;  alias, 1 drivers
v000001e149dd3300_0 .net/s "Inter_Im", 15 0, v000001e149dd33a0_0;  1 drivers
v000001e149dd1dc0_0 .net/s "Inter_Real", 15 0, v000001e149dd2040_0;  1 drivers
v000001e149dd29a0_0 .var/s "O_A_Im", 15 0;
v000001e149dd3580_0 .var/s "O_A_Real", 15 0;
v000001e149dd3620_0 .var/s "O_B_Im", 15 0;
v000001e149dd36c0_0 .var/s "O_B_Real", 15 0;
v000001e149dd3bc0_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e46dd8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dd1f00_0 .net *"_ivl_4", 15 0, L_000001e149e46dd8;  1 drivers
L_000001e149e46e20 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dd16e0_0 .net *"_ivl_8", 15 0, L_000001e149e46e20;  1 drivers
v000001e149dd1460_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149e11730 .part L_000001e149e47b58, 16, 16;
L_000001e149e106f0 .part L_000001e149e47b58, 0, 16;
L_000001e149e0f7f0 .arith/sub 16, L_000001e149e46dd8, v000001e149dd2040_0;
L_000001e149e10bf0 .arith/sub 16, L_000001e149e46e20, v000001e149dd33a0_0;
S_000001e149dd0250 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dcff30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dc69f0_0 .net/s "A_Im", 15 0, v000001e149dab790_0;  alias, 1 drivers
v000001e149dc6a90_0 .net/s "A_Real", 15 0, v000001e149dab0b0_0;  alias, 1 drivers
v000001e149dc6c70_0 .net/s "B_Im", 15 0, v000001e149dd33a0_0;  alias, 1 drivers
v000001e149dc6d10_0 .net/s "B_Real", 15 0, v000001e149dd2040_0;  alias, 1 drivers
v000001e149dd1960_0 .var/s "O_Im", 15 0;
v000001e149dd3b20_0 .var/s "O_Real", 15 0;
E_000001e149d3fad0 .event anyedge, v000001e149dab0b0_0, v000001e149dc6d10_0, v000001e149dab790_0, v000001e149dc6c70_0;
S_000001e149dcf8f0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dcff30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dd1500_0 .net/s "A_Im", 15 0, v000001e149dab790_0;  alias, 1 drivers
v000001e149dd1be0_0 .net/s "A_Real", 15 0, v000001e149dab0b0_0;  alias, 1 drivers
v000001e149dd2860_0 .net/s "B_Im", 15 0, L_000001e149e10bf0;  1 drivers
v000001e149dd39e0_0 .net/s "B_Real", 15 0, L_000001e149e0f7f0;  1 drivers
v000001e149dd2f40_0 .var/s "O_Im", 15 0;
v000001e149dd1c80_0 .var/s "O_Real", 15 0;
E_000001e149d3f810 .event anyedge, v000001e149dab0b0_0, v000001e149dd39e0_0, v000001e149dab790_0, v000001e149dd2860_0;
S_000001e149dd0570 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dcff30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3f910 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dd3440_0 .net/s "A_Im", 15 0, L_000001e149e106f0;  1 drivers
v000001e149dd3a80_0 .net/s "A_Real", 15 0, L_000001e149e11730;  1 drivers
v000001e149dd2e00_0 .net/s "B_Im", 15 0, v000001e149db83f0_0;  alias, 1 drivers
v000001e149dd3260_0 .net/s "B_Real", 15 0, v000001e149dba470_0;  alias, 1 drivers
v000001e149dd33a0_0 .var/s "O_Im", 15 0;
v000001e149dd2040_0 .var/s "O_Real", 15 0;
v000001e149dd2900_0 .net/s *"_ivl_0", 31 0, L_000001e149e0f570;  1 drivers
v000001e149dd2d60_0 .net/s *"_ivl_12", 31 0, L_000001e149e10fb0;  1 drivers
v000001e149dd1d20_0 .net/s *"_ivl_14", 31 0, L_000001e149e11550;  1 drivers
v000001e149dd2fe0_0 .net/s *"_ivl_18", 31 0, L_000001e149e0f9d0;  1 drivers
v000001e149dd2220_0 .net/s *"_ivl_2", 31 0, L_000001e149e0fd90;  1 drivers
v000001e149dd3760_0 .net/s *"_ivl_20", 31 0, L_000001e149e10510;  1 drivers
v000001e149dd1780_0 .net/s *"_ivl_6", 31 0, L_000001e149e11190;  1 drivers
v000001e149dd34e0_0 .net/s *"_ivl_8", 31 0, L_000001e149e11230;  1 drivers
v000001e149dd2400_0 .net "temp_i_i", 31 0, L_000001e149e10c90;  1 drivers
v000001e149dd2a40_0 .net "temp_i_r", 31 0, L_000001e149e10650;  1 drivers
v000001e149dd1e60_0 .net "temp_r_i", 31 0, L_000001e149e11050;  1 drivers
v000001e149dd1640_0 .net "temp_r_r", 31 0, L_000001e149e10b50;  1 drivers
E_000001e149d3f010 .event anyedge, v000001e149dd1640_0, v000001e149dd2400_0, v000001e149dd1e60_0, v000001e149dd2a40_0;
L_000001e149e0f570 .extend/s 32, L_000001e149e11730;
L_000001e149e0fd90 .extend/s 32, v000001e149dba470_0;
L_000001e149e10b50 .arith/mult 32, L_000001e149e0f570, L_000001e149e0fd90;
L_000001e149e11190 .extend/s 32, L_000001e149e106f0;
L_000001e149e11230 .extend/s 32, v000001e149db83f0_0;
L_000001e149e10c90 .arith/mult 32, L_000001e149e11190, L_000001e149e11230;
L_000001e149e10fb0 .extend/s 32, L_000001e149e11730;
L_000001e149e11550 .extend/s 32, v000001e149db83f0_0;
L_000001e149e11050 .arith/mult 32, L_000001e149e10fb0, L_000001e149e11550;
L_000001e149e0f9d0 .extend/s 32, L_000001e149e106f0;
L_000001e149e10510 .extend/s 32, v000001e149dba470_0;
L_000001e149e10650 .arith/mult 32, L_000001e149e0f9d0, L_000001e149e10510;
S_000001e149dcf440 .scope generate, "BF[1]" "BF[1]" 3 64, 3 64 0, S_000001e149dc1730;
 .timescale 0 0;
P_000001e149daebc0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000001>;
P_000001e149daebf8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000011>;
P_000001e149daec30 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000100>;
P_000001e149daec68 .param/l "b" 0 3 64, +C4<01>;
S_000001e149dcf5d0 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dcf440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3fc90 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dd45c0_0 .net/s "A_Im_c", 15 0, v000001e149dd1aa0_0;  1 drivers
v000001e149dd3d00_0 .net/s "A_Real_c", 15 0, v000001e149dd2360_0;  1 drivers
v000001e149dd40c0_0 .net/s "B_Im_c", 15 0, v000001e149dd1b40_0;  1 drivers
v000001e149dd4ca0_0 .net/s "B_Real_c", 15 0, v000001e149dd2ea0_0;  1 drivers
v000001e149dd4660_0 .net/s "Data_A_Im", 15 0, v000001e149dab150_0;  alias, 1 drivers
v000001e149dd5060_0 .net/s "Data_A_Real", 15 0, v000001e149daa1b0_0;  alias, 1 drivers
v000001e149dd3da0_0 .net/s "Data_B_Im", 15 0, v000001e149dbab50_0;  alias, 1 drivers
v000001e149dd3e40_0 .net/s "Data_B_Real", 15 0, v000001e149db9570_0;  alias, 1 drivers
v000001e149dd4b60_0 .net/s "Inter_Im", 15 0, v000001e149dd27c0_0;  1 drivers
v000001e149dd4a20_0 .net/s "Inter_Real", 15 0, v000001e149dd2b80_0;  1 drivers
v000001e149dd4200_0 .var/s "O_A_Im", 15 0;
v000001e149dd4160_0 .var/s "O_A_Real", 15 0;
v000001e149dd4ac0_0 .var/s "O_B_Im", 15 0;
v000001e149dd5100_0 .var/s "O_B_Real", 15 0;
v000001e149dd4d40_0 .net/s "Win", 31 0, L_000001e149e47c78;  alias, 1 drivers
L_000001e149e46e68 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dd4340_0 .net *"_ivl_4", 15 0, L_000001e149e46e68;  1 drivers
L_000001e149e46eb0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dd4700_0 .net *"_ivl_8", 15 0, L_000001e149e46eb0;  1 drivers
v000001e149dd4840_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149e0fe30 .part L_000001e149e47c78, 16, 16;
L_000001e149e0fed0 .part L_000001e149e47c78, 0, 16;
L_000001e149e0ff70 .arith/sub 16, L_000001e149e46e68, v000001e149dd2b80_0;
L_000001e149e10010 .arith/sub 16, L_000001e149e46eb0, v000001e149dd27c0_0;
S_000001e149dd0d40 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dcf5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dd1fa0_0 .net/s "A_Im", 15 0, v000001e149dab150_0;  alias, 1 drivers
v000001e149dd1820_0 .net/s "A_Real", 15 0, v000001e149daa1b0_0;  alias, 1 drivers
v000001e149dd2180_0 .net/s "B_Im", 15 0, v000001e149dd27c0_0;  alias, 1 drivers
v000001e149dd18c0_0 .net/s "B_Real", 15 0, v000001e149dd2b80_0;  alias, 1 drivers
v000001e149dd1aa0_0 .var/s "O_Im", 15 0;
v000001e149dd2360_0 .var/s "O_Real", 15 0;
E_000001e149d3f110 .event anyedge, v000001e149daa1b0_0, v000001e149dd18c0_0, v000001e149dab150_0, v000001e149dd2180_0;
S_000001e149dd03e0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dcf5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dd2540_0 .net/s "A_Im", 15 0, v000001e149dab150_0;  alias, 1 drivers
v000001e149dd20e0_0 .net/s "A_Real", 15 0, v000001e149daa1b0_0;  alias, 1 drivers
v000001e149dd38a0_0 .net/s "B_Im", 15 0, L_000001e149e10010;  1 drivers
v000001e149dd24a0_0 .net/s "B_Real", 15 0, L_000001e149e0ff70;  1 drivers
v000001e149dd1b40_0 .var/s "O_Im", 15 0;
v000001e149dd2ea0_0 .var/s "O_Real", 15 0;
E_000001e149d3ef50 .event anyedge, v000001e149daa1b0_0, v000001e149dd24a0_0, v000001e149dab150_0, v000001e149dd38a0_0;
S_000001e149dcf760 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dcf5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3f310 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dd25e0_0 .net/s "A_Im", 15 0, L_000001e149e0fed0;  1 drivers
v000001e149dd2ae0_0 .net/s "A_Real", 15 0, L_000001e149e0fe30;  1 drivers
v000001e149dd2680_0 .net/s "B_Im", 15 0, v000001e149dbab50_0;  alias, 1 drivers
v000001e149dd2720_0 .net/s "B_Real", 15 0, v000001e149db9570_0;  alias, 1 drivers
v000001e149dd27c0_0 .var/s "O_Im", 15 0;
v000001e149dd2b80_0 .var/s "O_Real", 15 0;
v000001e149dd2cc0_0 .net/s *"_ivl_0", 31 0, L_000001e149e110f0;  1 drivers
v000001e149dd3940_0 .net/s *"_ivl_12", 31 0, L_000001e149e0f610;  1 drivers
v000001e149dd4480_0 .net/s *"_ivl_14", 31 0, L_000001e149e0fa70;  1 drivers
v000001e149dd43e0_0 .net/s *"_ivl_18", 31 0, L_000001e149e0fb10;  1 drivers
v000001e149dd48e0_0 .net/s *"_ivl_2", 31 0, L_000001e149e0fcf0;  1 drivers
v000001e149dd4c00_0 .net/s *"_ivl_20", 31 0, L_000001e149e0fbb0;  1 drivers
v000001e149dd4e80_0 .net/s *"_ivl_6", 31 0, L_000001e149e117d0;  1 drivers
v000001e149dd3f80_0 .net/s *"_ivl_8", 31 0, L_000001e149e11910;  1 drivers
v000001e149dd4f20_0 .net "temp_i_i", 31 0, L_000001e149e0f250;  1 drivers
v000001e149dd4980_0 .net "temp_i_r", 31 0, L_000001e149e0fc50;  1 drivers
v000001e149dd3ee0_0 .net "temp_r_i", 31 0, L_000001e149e0f750;  1 drivers
v000001e149dd4520_0 .net "temp_r_r", 31 0, L_000001e149e11370;  1 drivers
E_000001e149d3f9d0 .event anyedge, v000001e149dd4520_0, v000001e149dd4f20_0, v000001e149dd3ee0_0, v000001e149dd4980_0;
L_000001e149e110f0 .extend/s 32, L_000001e149e0fe30;
L_000001e149e0fcf0 .extend/s 32, v000001e149db9570_0;
L_000001e149e11370 .arith/mult 32, L_000001e149e110f0, L_000001e149e0fcf0;
L_000001e149e117d0 .extend/s 32, L_000001e149e0fed0;
L_000001e149e11910 .extend/s 32, v000001e149dbab50_0;
L_000001e149e0f250 .arith/mult 32, L_000001e149e117d0, L_000001e149e11910;
L_000001e149e0f610 .extend/s 32, L_000001e149e0fe30;
L_000001e149e0fa70 .extend/s 32, v000001e149dbab50_0;
L_000001e149e0f750 .arith/mult 32, L_000001e149e0f610, L_000001e149e0fa70;
L_000001e149e0fb10 .extend/s 32, L_000001e149e0fed0;
L_000001e149e0fbb0 .extend/s 32, v000001e149db9570_0;
L_000001e149e0fc50 .arith/mult 32, L_000001e149e0fb10, L_000001e149e0fbb0;
S_000001e149dd00c0 .scope generate, "GROUP_LOOP[1]" "GROUP_LOOP[1]" 3 61, 3 61 0, S_000001e149dc1410;
 .timescale 0 0;
P_000001e149d3f890 .param/l "j" 0 3 61, +C4<01>;
S_000001e149dd0a20 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149dd00c0;
 .timescale 0 0;
P_000001e149daecb0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000100>;
P_000001e149daece8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000110>;
P_000001e149daed20 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149daed58 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dcfa80 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dd0a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3fa90 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dd90a0_0 .net/s "A_Im_c", 15 0, v000001e149dd51a0_0;  1 drivers
v000001e149dd8600_0 .net/s "A_Real_c", 15 0, v000001e149dd5240_0;  1 drivers
v000001e149dd8f60_0 .net/s "B_Im_c", 15 0, v000001e149dd8560_0;  1 drivers
v000001e149dd9960_0 .net/s "B_Real_c", 15 0, v000001e149dd9780_0;  1 drivers
v000001e149dd87e0_0 .net/s "Data_A_Im", 15 0, v000001e149db8e90_0;  alias, 1 drivers
v000001e149dd7ca0_0 .net/s "Data_A_Real", 15 0, v000001e149db9e30_0;  alias, 1 drivers
v000001e149dd9460_0 .net/s "Data_B_Im", 15 0, v000001e149dbc130_0;  alias, 1 drivers
v000001e149dd8c40_0 .net/s "Data_B_Real", 15 0, v000001e149dbc1d0_0;  alias, 1 drivers
v000001e149dd81a0_0 .net/s "Inter_Im", 15 0, v000001e149dd8ce0_0;  1 drivers
v000001e149dd8e20_0 .net/s "Inter_Real", 15 0, v000001e149dd9000_0;  1 drivers
v000001e149dd8d80_0 .var/s "O_A_Im", 15 0;
v000001e149dd7b60_0 .var/s "O_A_Real", 15 0;
v000001e149dd7980_0 .var/s "O_B_Im", 15 0;
v000001e149dd7de0_0 .var/s "O_B_Real", 15 0;
v000001e149dd8ec0_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e46ef8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dd7f20_0 .net *"_ivl_4", 15 0, L_000001e149e46ef8;  1 drivers
L_000001e149e46f40 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dd9500_0 .net *"_ivl_8", 15 0, L_000001e149e46f40;  1 drivers
v000001e149dd9a00_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149ea61f0 .part L_000001e149e47b58, 16, 16;
L_000001e149ea6470 .part L_000001e149e47b58, 0, 16;
L_000001e149ea56b0 .arith/sub 16, L_000001e149e46ef8, v000001e149dd9000_0;
L_000001e149ea5610 .arith/sub 16, L_000001e149e46f40, v000001e149dd8ce0_0;
S_000001e149dcfc10 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dcfa80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dd4de0_0 .net/s "A_Im", 15 0, v000001e149db8e90_0;  alias, 1 drivers
v000001e149dd4fc0_0 .net/s "A_Real", 15 0, v000001e149db9e30_0;  alias, 1 drivers
v000001e149dd4020_0 .net/s "B_Im", 15 0, v000001e149dd8ce0_0;  alias, 1 drivers
v000001e149dd47a0_0 .net/s "B_Real", 15 0, v000001e149dd9000_0;  alias, 1 drivers
v000001e149dd51a0_0 .var/s "O_Im", 15 0;
v000001e149dd5240_0 .var/s "O_Real", 15 0;
E_000001e149d3f850 .event anyedge, v000001e149db9e30_0, v000001e149dd47a0_0, v000001e149db8e90_0, v000001e149dd4020_0;
S_000001e149dd0700 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dcfa80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dd52e0_0 .net/s "A_Im", 15 0, v000001e149db8e90_0;  alias, 1 drivers
v000001e149dd3c60_0 .net/s "A_Real", 15 0, v000001e149db9e30_0;  alias, 1 drivers
v000001e149dd42a0_0 .net/s "B_Im", 15 0, L_000001e149ea5610;  1 drivers
v000001e149dd9820_0 .net/s "B_Real", 15 0, L_000001e149ea56b0;  1 drivers
v000001e149dd8560_0 .var/s "O_Im", 15 0;
v000001e149dd9780_0 .var/s "O_Real", 15 0;
E_000001e149d3f1d0 .event anyedge, v000001e149db9e30_0, v000001e149dd9820_0, v000001e149db8e90_0, v000001e149dd42a0_0;
S_000001e149dd1060 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dcfa80;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3f490 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dd91e0_0 .net/s "A_Im", 15 0, L_000001e149ea6470;  1 drivers
v000001e149dd8920_0 .net/s "A_Real", 15 0, L_000001e149ea61f0;  1 drivers
v000001e149dd8b00_0 .net/s "B_Im", 15 0, v000001e149dbc130_0;  alias, 1 drivers
v000001e149dd98c0_0 .net/s "B_Real", 15 0, v000001e149dbc1d0_0;  alias, 1 drivers
v000001e149dd8ce0_0 .var/s "O_Im", 15 0;
v000001e149dd9000_0 .var/s "O_Real", 15 0;
v000001e149dd9280_0 .net/s *"_ivl_0", 31 0, L_000001e149ea7190;  1 drivers
v000001e149dd9aa0_0 .net/s *"_ivl_12", 31 0, L_000001e149ea6010;  1 drivers
v000001e149dd7d40_0 .net/s *"_ivl_14", 31 0, L_000001e149ea59d0;  1 drivers
v000001e149dd7a20_0 .net/s *"_ivl_18", 31 0, L_000001e149ea7730;  1 drivers
v000001e149dd9b40_0 .net/s *"_ivl_2", 31 0, L_000001e149ea5ed0;  1 drivers
v000001e149dd8ba0_0 .net/s *"_ivl_20", 31 0, L_000001e149ea6330;  1 drivers
v000001e149dd7c00_0 .net/s *"_ivl_6", 31 0, L_000001e149ea7690;  1 drivers
v000001e149dd7e80_0 .net/s *"_ivl_8", 31 0, L_000001e149ea7870;  1 drivers
v000001e149dd75c0_0 .net "temp_i_i", 31 0, L_000001e149ea75f0;  1 drivers
v000001e149dd82e0_0 .net "temp_i_r", 31 0, L_000001e149ea7410;  1 drivers
v000001e149dd8380_0 .net "temp_r_i", 31 0, L_000001e149ea5bb0;  1 drivers
v000001e149dd77a0_0 .net "temp_r_r", 31 0, L_000001e149ea5cf0;  1 drivers
E_000001e149d3f250 .event anyedge, v000001e149dd77a0_0, v000001e149dd75c0_0, v000001e149dd8380_0, v000001e149dd82e0_0;
L_000001e149ea7190 .extend/s 32, L_000001e149ea61f0;
L_000001e149ea5ed0 .extend/s 32, v000001e149dbc1d0_0;
L_000001e149ea5cf0 .arith/mult 32, L_000001e149ea7190, L_000001e149ea5ed0;
L_000001e149ea7690 .extend/s 32, L_000001e149ea6470;
L_000001e149ea7870 .extend/s 32, v000001e149dbc130_0;
L_000001e149ea75f0 .arith/mult 32, L_000001e149ea7690, L_000001e149ea7870;
L_000001e149ea6010 .extend/s 32, L_000001e149ea61f0;
L_000001e149ea59d0 .extend/s 32, v000001e149dbc130_0;
L_000001e149ea5bb0 .arith/mult 32, L_000001e149ea6010, L_000001e149ea59d0;
L_000001e149ea7730 .extend/s 32, L_000001e149ea6470;
L_000001e149ea6330 .extend/s 32, v000001e149dbc1d0_0;
L_000001e149ea7410 .arith/mult 32, L_000001e149ea7730, L_000001e149ea6330;
S_000001e149dd0890 .scope generate, "BF[1]" "BF[1]" 3 64, 3 64 0, S_000001e149dd00c0;
 .timescale 0 0;
P_000001e149daeda0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000101>;
P_000001e149daedd8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000111>;
P_000001e149daee10 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000100>;
P_000001e149daee48 .param/l "b" 0 3 64, +C4<01>;
S_000001e149dd0bb0 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dd0890;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3f5d0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149ddb4e0_0 .net/s "A_Im_c", 15 0, v000001e149dd7700_0;  1 drivers
v000001e149dd9d20_0 .net/s "A_Real_c", 15 0, v000001e149dd86a0_0;  1 drivers
v000001e149ddc340_0 .net/s "B_Im_c", 15 0, v000001e149dd8060_0;  1 drivers
v000001e149ddb620_0 .net/s "B_Real_c", 15 0, v000001e149dd7840_0;  1 drivers
v000001e149ddb760_0 .net/s "Data_A_Im", 15 0, v000001e149db9cf0_0;  alias, 1 drivers
v000001e149dd9fa0_0 .net/s "Data_A_Real", 15 0, v000001e149db9d90_0;  alias, 1 drivers
v000001e149ddab80_0 .net/s "Data_B_Im", 15 0, v000001e149dbede0_0;  alias, 1 drivers
v000001e149dda5e0_0 .net/s "Data_B_Real", 15 0, v000001e149dbff60_0;  alias, 1 drivers
v000001e149ddaf40_0 .net/s "Inter_Im", 15 0, v000001e149dd96e0_0;  1 drivers
v000001e149ddb3a0_0 .net/s "Inter_Real", 15 0, v000001e149dd7480_0;  1 drivers
v000001e149dda9a0_0 .var/s "O_A_Im", 15 0;
v000001e149dda040_0 .var/s "O_A_Real", 15 0;
v000001e149ddaea0_0 .var/s "O_B_Im", 15 0;
v000001e149ddb580_0 .var/s "O_B_Real", 15 0;
v000001e149ddae00_0 .net/s "Win", 31 0, L_000001e149e47c78;  alias, 1 drivers
L_000001e149e46f88 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149ddbda0_0 .net *"_ivl_4", 15 0, L_000001e149e46f88;  1 drivers
L_000001e149e46fd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149ddb800_0 .net *"_ivl_8", 15 0, L_000001e149e46fd0;  1 drivers
v000001e149ddb8a0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149ea5930 .part L_000001e149e47c78, 16, 16;
L_000001e149ea77d0 .part L_000001e149e47c78, 0, 16;
L_000001e149ea6bf0 .arith/sub 16, L_000001e149e46f88, v000001e149dd7480_0;
L_000001e149ea5a70 .arith/sub 16, L_000001e149e46fd0, v000001e149dd96e0_0;
S_000001e149dcfda0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dd0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dd8740_0 .net/s "A_Im", 15 0, v000001e149db9cf0_0;  alias, 1 drivers
v000001e149dd9140_0 .net/s "A_Real", 15 0, v000001e149db9d90_0;  alias, 1 drivers
v000001e149dd7660_0 .net/s "B_Im", 15 0, v000001e149dd96e0_0;  alias, 1 drivers
v000001e149dd95a0_0 .net/s "B_Real", 15 0, v000001e149dd7480_0;  alias, 1 drivers
v000001e149dd7700_0 .var/s "O_Im", 15 0;
v000001e149dd86a0_0 .var/s "O_Real", 15 0;
E_000001e149d3fa10 .event anyedge, v000001e149db9d90_0, v000001e149dd95a0_0, v000001e149db9cf0_0, v000001e149dd7660_0;
S_000001e149dd11f0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dd0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dd9be0_0 .net/s "A_Im", 15 0, v000001e149db9cf0_0;  alias, 1 drivers
v000001e149dd7fc0_0 .net/s "A_Real", 15 0, v000001e149db9d90_0;  alias, 1 drivers
v000001e149dd9320_0 .net/s "B_Im", 15 0, L_000001e149ea5a70;  1 drivers
v000001e149dd8a60_0 .net/s "B_Real", 15 0, L_000001e149ea6bf0;  1 drivers
v000001e149dd8060_0 .var/s "O_Im", 15 0;
v000001e149dd7840_0 .var/s "O_Real", 15 0;
E_000001e149d3f3d0 .event anyedge, v000001e149db9d90_0, v000001e149dd8a60_0, v000001e149db9cf0_0, v000001e149dd9320_0;
S_000001e149ddfde0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dd0bb0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3f950 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dd93c0_0 .net/s "A_Im", 15 0, L_000001e149ea77d0;  1 drivers
v000001e149dd8100_0 .net/s "A_Real", 15 0, L_000001e149ea5930;  1 drivers
v000001e149dd8240_0 .net/s "B_Im", 15 0, v000001e149dbede0_0;  alias, 1 drivers
v000001e149dd9640_0 .net/s "B_Real", 15 0, v000001e149dbff60_0;  alias, 1 drivers
v000001e149dd96e0_0 .var/s "O_Im", 15 0;
v000001e149dd7480_0 .var/s "O_Real", 15 0;
v000001e149dd7520_0 .net/s *"_ivl_0", 31 0, L_000001e149ea74b0;  1 drivers
v000001e149dd8420_0 .net/s *"_ivl_12", 31 0, L_000001e149ea6150;  1 drivers
v000001e149dd8880_0 .net/s *"_ivl_14", 31 0, L_000001e149ea6290;  1 drivers
v000001e149dd78e0_0 .net/s *"_ivl_18", 31 0, L_000001e149ea7d70;  1 drivers
v000001e149dd84c0_0 .net/s *"_ivl_2", 31 0, L_000001e149ea6b50;  1 drivers
v000001e149dd7ac0_0 .net/s *"_ivl_20", 31 0, L_000001e149ea6510;  1 drivers
v000001e149dd89c0_0 .net/s *"_ivl_6", 31 0, L_000001e149ea60b0;  1 drivers
v000001e149ddafe0_0 .net/s *"_ivl_8", 31 0, L_000001e149ea5c50;  1 drivers
v000001e149dd9f00_0 .net "temp_i_i", 31 0, L_000001e149ea6dd0;  1 drivers
v000001e149ddb6c0_0 .net "temp_i_r", 31 0, L_000001e149ea6970;  1 drivers
v000001e149dda680_0 .net "temp_r_i", 31 0, L_000001e149ea63d0;  1 drivers
v000001e149ddaae0_0 .net "temp_r_r", 31 0, L_000001e149ea5890;  1 drivers
E_000001e149d3f690 .event anyedge, v000001e149ddaae0_0, v000001e149dd9f00_0, v000001e149dda680_0, v000001e149ddb6c0_0;
L_000001e149ea74b0 .extend/s 32, L_000001e149ea5930;
L_000001e149ea6b50 .extend/s 32, v000001e149dbff60_0;
L_000001e149ea5890 .arith/mult 32, L_000001e149ea74b0, L_000001e149ea6b50;
L_000001e149ea60b0 .extend/s 32, L_000001e149ea77d0;
L_000001e149ea5c50 .extend/s 32, v000001e149dbede0_0;
L_000001e149ea6dd0 .arith/mult 32, L_000001e149ea60b0, L_000001e149ea5c50;
L_000001e149ea6150 .extend/s 32, L_000001e149ea5930;
L_000001e149ea6290 .extend/s 32, v000001e149dbede0_0;
L_000001e149ea63d0 .arith/mult 32, L_000001e149ea6150, L_000001e149ea6290;
L_000001e149ea7d70 .extend/s 32, L_000001e149ea77d0;
L_000001e149ea6510 .extend/s 32, v000001e149dbff60_0;
L_000001e149ea6970 .arith/mult 32, L_000001e149ea7d70, L_000001e149ea6510;
S_000001e149de0d80 .scope generate, "GROUP_LOOP[2]" "GROUP_LOOP[2]" 3 61, 3 61 0, S_000001e149dc1410;
 .timescale 0 0;
P_000001e149d3f210 .param/l "j" 0 3 61, +C4<010>;
S_000001e149ddff70 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149de0d80;
 .timescale 0 0;
P_000001e149daee90 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001000>;
P_000001e149daeec8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001010>;
P_000001e149daef00 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149daef38 .param/l "b" 0 3 64, +C4<00>;
S_000001e149de0f10 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149ddff70;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3f450 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dda540_0 .net/s "A_Im_c", 15 0, v000001e149dda400_0;  1 drivers
v000001e149ddbee0_0 .net/s "A_Real_c", 15 0, v000001e149ddb120_0;  1 drivers
v000001e149ddbf80_0 .net/s "B_Im_c", 15 0, v000001e149dda4a0_0;  1 drivers
v000001e149dda860_0 .net/s "B_Real_c", 15 0, v000001e149ddb1c0_0;  1 drivers
v000001e149ddc0c0_0 .net/s "Data_A_Im", 15 0, v000001e149dbc720_0;  alias, 1 drivers
v000001e149dda0e0_0 .net/s "Data_A_Real", 15 0, v000001e149dbeac0_0;  alias, 1 drivers
v000001e149ddc200_0 .net/s "Data_B_Im", 15 0, v000001e149dbcf40_0;  alias, 1 drivers
v000001e149dda220_0 .net/s "Data_B_Real", 15 0, v000001e149dbd800_0;  alias, 1 drivers
v000001e149dda2c0_0 .net/s "Inter_Im", 15 0, v000001e149ddc2a0_0;  1 drivers
v000001e149dda7c0_0 .net/s "Inter_Real", 15 0, v000001e149ddbb20_0;  1 drivers
v000001e149dda360_0 .var/s "O_A_Im", 15 0;
v000001e149dddec0_0 .var/s "O_A_Real", 15 0;
v000001e149dddb00_0 .var/s "O_B_Im", 15 0;
v000001e149dddba0_0 .var/s "O_B_Real", 15 0;
v000001e149ddcfc0_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e47018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dde3c0_0 .net *"_ivl_4", 15 0, L_000001e149e47018;  1 drivers
L_000001e149e47060 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dde000_0 .net *"_ivl_8", 15 0, L_000001e149e47060;  1 drivers
v000001e149dde500_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149ea72d0 .part L_000001e149e47b58, 16, 16;
L_000001e149ea6e70 .part L_000001e149e47b58, 0, 16;
L_000001e149ea70f0 .arith/sub 16, L_000001e149e47018, v000001e149ddbb20_0;
L_000001e149ea6650 .arith/sub 16, L_000001e149e47060, v000001e149ddc2a0_0;
S_000001e149de08d0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149de0f10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149ddac20_0 .net/s "A_Im", 15 0, v000001e149dbc720_0;  alias, 1 drivers
v000001e149ddb9e0_0 .net/s "A_Real", 15 0, v000001e149dbeac0_0;  alias, 1 drivers
v000001e149ddb080_0 .net/s "B_Im", 15 0, v000001e149ddc2a0_0;  alias, 1 drivers
v000001e149ddc3e0_0 .net/s "B_Real", 15 0, v000001e149ddbb20_0;  alias, 1 drivers
v000001e149dda400_0 .var/s "O_Im", 15 0;
v000001e149ddb120_0 .var/s "O_Real", 15 0;
E_000001e149d3fd10 .event anyedge, v000001e149dbeac0_0, v000001e149ddc3e0_0, v000001e149dbc720_0, v000001e149ddb080_0;
S_000001e149ddfac0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149de0f10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149ddbd00_0 .net/s "A_Im", 15 0, v000001e149dbc720_0;  alias, 1 drivers
v000001e149ddc160_0 .net/s "A_Real", 15 0, v000001e149dbeac0_0;  alias, 1 drivers
v000001e149ddb940_0 .net/s "B_Im", 15 0, L_000001e149ea6650;  1 drivers
v000001e149ddba80_0 .net/s "B_Real", 15 0, L_000001e149ea70f0;  1 drivers
v000001e149dda4a0_0 .var/s "O_Im", 15 0;
v000001e149ddb1c0_0 .var/s "O_Real", 15 0;
E_000001e149d3f150 .event anyedge, v000001e149dbeac0_0, v000001e149ddba80_0, v000001e149dbc720_0, v000001e149ddb940_0;
S_000001e149ddf7a0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149de0f10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3f290 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149ddc020_0 .net/s "A_Im", 15 0, L_000001e149ea6e70;  1 drivers
v000001e149ddad60_0 .net/s "A_Real", 15 0, L_000001e149ea72d0;  1 drivers
v000001e149dda180_0 .net/s "B_Im", 15 0, v000001e149dbcf40_0;  alias, 1 drivers
v000001e149ddb260_0 .net/s "B_Real", 15 0, v000001e149dbd800_0;  alias, 1 drivers
v000001e149ddc2a0_0 .var/s "O_Im", 15 0;
v000001e149ddbb20_0 .var/s "O_Real", 15 0;
v000001e149ddaa40_0 .net/s *"_ivl_0", 31 0, L_000001e149ea7c30;  1 drivers
v000001e149ddbbc0_0 .net/s *"_ivl_12", 31 0, L_000001e149ea57f0;  1 drivers
v000001e149dd9dc0_0 .net/s *"_ivl_14", 31 0, L_000001e149ea7910;  1 drivers
v000001e149ddacc0_0 .net/s *"_ivl_18", 31 0, L_000001e149ea5f70;  1 drivers
v000001e149dd9e60_0 .net/s *"_ivl_2", 31 0, L_000001e149ea6fb0;  1 drivers
v000001e149dda900_0 .net/s *"_ivl_20", 31 0, L_000001e149ea7050;  1 drivers
v000001e149dd9c80_0 .net/s *"_ivl_6", 31 0, L_000001e149ea5750;  1 drivers
v000001e149ddbe40_0 .net/s *"_ivl_8", 31 0, L_000001e149ea65b0;  1 drivers
v000001e149ddb300_0 .net "temp_i_i", 31 0, L_000001e149ea6f10;  1 drivers
v000001e149ddb440_0 .net "temp_i_r", 31 0, L_000001e149ea6a10;  1 drivers
v000001e149dda720_0 .net "temp_r_i", 31 0, L_000001e149ea5b10;  1 drivers
v000001e149ddbc60_0 .net "temp_r_r", 31 0, L_000001e149ea7550;  1 drivers
E_000001e149d3f510 .event anyedge, v000001e149ddbc60_0, v000001e149ddb300_0, v000001e149dda720_0, v000001e149ddb440_0;
L_000001e149ea7c30 .extend/s 32, L_000001e149ea72d0;
L_000001e149ea6fb0 .extend/s 32, v000001e149dbd800_0;
L_000001e149ea7550 .arith/mult 32, L_000001e149ea7c30, L_000001e149ea6fb0;
L_000001e149ea5750 .extend/s 32, L_000001e149ea6e70;
L_000001e149ea65b0 .extend/s 32, v000001e149dbcf40_0;
L_000001e149ea6f10 .arith/mult 32, L_000001e149ea5750, L_000001e149ea65b0;
L_000001e149ea57f0 .extend/s 32, L_000001e149ea72d0;
L_000001e149ea7910 .extend/s 32, v000001e149dbcf40_0;
L_000001e149ea5b10 .arith/mult 32, L_000001e149ea57f0, L_000001e149ea7910;
L_000001e149ea5f70 .extend/s 32, L_000001e149ea6e70;
L_000001e149ea7050 .extend/s 32, v000001e149dbd800_0;
L_000001e149ea6a10 .arith/mult 32, L_000001e149ea5f70, L_000001e149ea7050;
S_000001e149de0a60 .scope generate, "BF[1]" "BF[1]" 3 64, 3 64 0, S_000001e149de0d80;
 .timescale 0 0;
P_000001e149de5450 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001001>;
P_000001e149de5488 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001011>;
P_000001e149de54c0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000100>;
P_000001e149de54f8 .param/l "b" 0 3 64, +C4<01>;
S_000001e149de0100 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149de0a60;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3f550 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149ddc840_0 .net/s "A_Im_c", 15 0, v000001e149ddcf20_0;  1 drivers
v000001e149ddde20_0 .net/s "A_Real_c", 15 0, v000001e149ddc660_0;  1 drivers
v000001e149ddd600_0 .net/s "B_Im_c", 15 0, v000001e149ddc520_0;  1 drivers
v000001e149dde5a0_0 .net/s "B_Real_c", 15 0, v000001e149ddd060_0;  1 drivers
v000001e149dddf60_0 .net/s "Data_A_Im", 15 0, v000001e149dbc400_0;  alias, 1 drivers
v000001e149ddcd40_0 .net/s "Data_A_Real", 15 0, v000001e149dbd1c0_0;  alias, 1 drivers
v000001e149dde640_0 .net/s "Data_B_Im", 15 0, v000001e149dbe980_0;  alias, 1 drivers
v000001e149dde320_0 .net/s "Data_B_Real", 15 0, v000001e149dbeb60_0;  alias, 1 drivers
v000001e149ddd6a0_0 .net/s "Inter_Im", 15 0, v000001e149ddd100_0;  1 drivers
v000001e149ddd920_0 .net/s "Inter_Real", 15 0, v000001e149ddc5c0_0;  1 drivers
v000001e149dde460_0 .var/s "O_A_Im", 15 0;
v000001e149ddcde0_0 .var/s "O_A_Real", 15 0;
v000001e149ddd9c0_0 .var/s "O_B_Im", 15 0;
v000001e149dde960_0 .var/s "O_B_Real", 15 0;
v000001e149ddd240_0 .net/s "Win", 31 0, L_000001e149e47c78;  alias, 1 drivers
L_000001e149e470a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149ddca20_0 .net *"_ivl_4", 15 0, L_000001e149e470a8;  1 drivers
L_000001e149e470f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149ddd2e0_0 .net *"_ivl_8", 15 0, L_000001e149e470f0;  1 drivers
v000001e149ddea00_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149ea7b90 .part L_000001e149e47c78, 16, 16;
L_000001e149ea7cd0 .part L_000001e149e47c78, 0, 16;
L_000001e149ea5e30 .arith/sub 16, L_000001e149e470a8, v000001e149ddc5c0_0;
L_000001e149ea68d0 .arith/sub 16, L_000001e149e470f0, v000001e149ddd100_0;
S_000001e149ddfc50 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149de0100;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149ddce80_0 .net/s "A_Im", 15 0, v000001e149dbc400_0;  alias, 1 drivers
v000001e149ddd420_0 .net/s "A_Real", 15 0, v000001e149dbd1c0_0;  alias, 1 drivers
v000001e149dde280_0 .net/s "B_Im", 15 0, v000001e149ddd100_0;  alias, 1 drivers
v000001e149ddda60_0 .net/s "B_Real", 15 0, v000001e149ddc5c0_0;  alias, 1 drivers
v000001e149ddcf20_0 .var/s "O_Im", 15 0;
v000001e149ddc660_0 .var/s "O_Real", 15 0;
E_000001e149d3fdd0 .event anyedge, v000001e149dbd1c0_0, v000001e149ddda60_0, v000001e149dbc400_0, v000001e149dde280_0;
S_000001e149de0290 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149de0100;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dddc40_0 .net/s "A_Im", 15 0, v000001e149dbc400_0;  alias, 1 drivers
v000001e149dde820_0 .net/s "A_Real", 15 0, v000001e149dbd1c0_0;  alias, 1 drivers
v000001e149dddce0_0 .net/s "B_Im", 15 0, L_000001e149ea68d0;  1 drivers
v000001e149dde1e0_0 .net/s "B_Real", 15 0, L_000001e149ea5e30;  1 drivers
v000001e149ddc520_0 .var/s "O_Im", 15 0;
v000001e149ddd060_0 .var/s "O_Real", 15 0;
E_000001e149d3ee90 .event anyedge, v000001e149dbd1c0_0, v000001e149dde1e0_0, v000001e149dbc400_0, v000001e149dddce0_0;
S_000001e149de0420 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149de0100;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3f590 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dde0a0_0 .net/s "A_Im", 15 0, L_000001e149ea7cd0;  1 drivers
v000001e149dde6e0_0 .net/s "A_Real", 15 0, L_000001e149ea7b90;  1 drivers
v000001e149ddd7e0_0 .net/s "B_Im", 15 0, v000001e149dbe980_0;  alias, 1 drivers
v000001e149ddcc00_0 .net/s "B_Real", 15 0, v000001e149dbeb60_0;  alias, 1 drivers
v000001e149ddd100_0 .var/s "O_Im", 15 0;
v000001e149ddc5c0_0 .var/s "O_Real", 15 0;
v000001e149ddd560_0 .net/s *"_ivl_0", 31 0, L_000001e149ea66f0;  1 drivers
v000001e149ddd1a0_0 .net/s *"_ivl_12", 31 0, L_000001e149ea6c90;  1 drivers
v000001e149ddc7a0_0 .net/s *"_ivl_14", 31 0, L_000001e149ea7230;  1 drivers
v000001e149ddcca0_0 .net/s *"_ivl_18", 31 0, L_000001e149ea7a50;  1 drivers
v000001e149ddc700_0 .net/s *"_ivl_2", 31 0, L_000001e149ea5d90;  1 drivers
v000001e149dde140_0 .net/s *"_ivl_20", 31 0, L_000001e149ea7af0;  1 drivers
v000001e149dddd80_0 .net/s *"_ivl_6", 31 0, L_000001e149ea6d30;  1 drivers
v000001e149ddd4c0_0 .net/s *"_ivl_8", 31 0, L_000001e149ea7370;  1 drivers
v000001e149dde780_0 .net "temp_i_i", 31 0, L_000001e149ea6ab0;  1 drivers
v000001e149dde8c0_0 .net "temp_i_r", 31 0, L_000001e149ea6830;  1 drivers
v000001e149ddd880_0 .net "temp_r_i", 31 0, L_000001e149ea79b0;  1 drivers
v000001e149ddd740_0 .net "temp_r_r", 31 0, L_000001e149ea6790;  1 drivers
E_000001e149d3f090 .event anyedge, v000001e149ddd740_0, v000001e149dde780_0, v000001e149ddd880_0, v000001e149dde8c0_0;
L_000001e149ea66f0 .extend/s 32, L_000001e149ea7b90;
L_000001e149ea5d90 .extend/s 32, v000001e149dbeb60_0;
L_000001e149ea6790 .arith/mult 32, L_000001e149ea66f0, L_000001e149ea5d90;
L_000001e149ea6d30 .extend/s 32, L_000001e149ea7cd0;
L_000001e149ea7370 .extend/s 32, v000001e149dbe980_0;
L_000001e149ea6ab0 .arith/mult 32, L_000001e149ea6d30, L_000001e149ea7370;
L_000001e149ea6c90 .extend/s 32, L_000001e149ea7b90;
L_000001e149ea7230 .extend/s 32, v000001e149dbe980_0;
L_000001e149ea79b0 .arith/mult 32, L_000001e149ea6c90, L_000001e149ea7230;
L_000001e149ea7a50 .extend/s 32, L_000001e149ea7cd0;
L_000001e149ea7af0 .extend/s 32, v000001e149dbeb60_0;
L_000001e149ea6830 .arith/mult 32, L_000001e149ea7a50, L_000001e149ea7af0;
S_000001e149de0bf0 .scope generate, "GROUP_LOOP[3]" "GROUP_LOOP[3]" 3 61, 3 61 0, S_000001e149dc1410;
 .timescale 0 0;
P_000001e149d3f750 .param/l "j" 0 3 61, +C4<011>;
S_000001e149de05b0 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149de0bf0;
 .timescale 0 0;
P_000001e149de5540 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001100>;
P_000001e149de5578 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001110>;
P_000001e149de55b0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149de55e8 .param/l "b" 0 3 64, +C4<00>;
S_000001e149ddf480 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149de05b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3f790 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149debb30_0 .net/s "A_Im_c", 15 0, v000001e149ddc480_0;  1 drivers
v000001e149decc10_0 .net/s "A_Real_c", 15 0, v000001e149ddc8e0_0;  1 drivers
v000001e149deac30_0 .net/s "B_Im_c", 15 0, v000001e149ddee60_0;  1 drivers
v000001e149deccb0_0 .net/s "B_Real_c", 15 0, v000001e149ddef00_0;  1 drivers
v000001e149dec710_0 .net/s "Data_A_Im", 15 0, v000001e149dc5410_0;  alias, 1 drivers
v000001e149deb3b0_0 .net/s "Data_A_Real", 15 0, v000001e149dc5a50_0;  alias, 1 drivers
v000001e149debdb0_0 .net/s "Data_B_Im", 15 0, v000001e149dc5eb0_0;  alias, 1 drivers
v000001e149dead70_0 .net/s "Data_B_Real", 15 0, v000001e149dc68b0_0;  alias, 1 drivers
v000001e149deb770_0 .net/s "Inter_Im", 15 0, v000001e149ddf040_0;  1 drivers
v000001e149deab90_0 .net/s "Inter_Real", 15 0, v000001e149ddf220_0;  1 drivers
v000001e149dec670_0 .var/s "O_A_Im", 15 0;
v000001e149debe50_0 .var/s "O_A_Real", 15 0;
v000001e149deacd0_0 .var/s "O_B_Im", 15 0;
v000001e149dea870_0 .var/s "O_B_Real", 15 0;
v000001e149dec490_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e47138 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dec530_0 .net *"_ivl_4", 15 0, L_000001e149e47138;  1 drivers
L_000001e149e47180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dea730_0 .net *"_ivl_8", 15 0, L_000001e149e47180;  1 drivers
v000001e149deb4f0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eaa2f0 .part L_000001e149e47b58, 16, 16;
L_000001e149eaa570 .part L_000001e149e47b58, 0, 16;
L_000001e149ea86d0 .arith/sub 16, L_000001e149e47138, v000001e149ddf220_0;
L_000001e149ea97b0 .arith/sub 16, L_000001e149e47180, v000001e149ddf040_0;
S_000001e149de0740 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149ddf480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149ddeaa0_0 .net/s "A_Im", 15 0, v000001e149dc5410_0;  alias, 1 drivers
v000001e149ddeb40_0 .net/s "A_Real", 15 0, v000001e149dc5a50_0;  alias, 1 drivers
v000001e149ddd380_0 .net/s "B_Im", 15 0, v000001e149ddf040_0;  alias, 1 drivers
v000001e149ddebe0_0 .net/s "B_Real", 15 0, v000001e149ddf220_0;  alias, 1 drivers
v000001e149ddc480_0 .var/s "O_Im", 15 0;
v000001e149ddc8e0_0 .var/s "O_Real", 15 0;
E_000001e149d3efd0 .event anyedge, v000001e149dc5a50_0, v000001e149ddebe0_0, v000001e149dc5410_0, v000001e149ddd380_0;
S_000001e149de1230 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149ddf480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149ddc980_0 .net/s "A_Im", 15 0, v000001e149dc5410_0;  alias, 1 drivers
v000001e149ddcac0_0 .net/s "A_Real", 15 0, v000001e149dc5a50_0;  alias, 1 drivers
v000001e149ddcb60_0 .net/s "B_Im", 15 0, L_000001e149ea97b0;  1 drivers
v000001e149ddedc0_0 .net/s "B_Real", 15 0, L_000001e149ea86d0;  1 drivers
v000001e149ddee60_0 .var/s "O_Im", 15 0;
v000001e149ddef00_0 .var/s "O_Real", 15 0;
E_000001e149d408d0 .event anyedge, v000001e149dc5a50_0, v000001e149ddedc0_0, v000001e149dc5410_0, v000001e149ddcb60_0;
S_000001e149ddf930 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149ddf480;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d3eed0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149ddf360_0 .net/s "A_Im", 15 0, L_000001e149eaa570;  1 drivers
v000001e149ddf0e0_0 .net/s "A_Real", 15 0, L_000001e149eaa2f0;  1 drivers
v000001e149ddf2c0_0 .net/s "B_Im", 15 0, v000001e149dc5eb0_0;  alias, 1 drivers
v000001e149ddefa0_0 .net/s "B_Real", 15 0, v000001e149dc68b0_0;  alias, 1 drivers
v000001e149ddf040_0 .var/s "O_Im", 15 0;
v000001e149ddf220_0 .var/s "O_Real", 15 0;
v000001e149ddf180_0 .net/s *"_ivl_0", 31 0, L_000001e149eaa110;  1 drivers
v000001e149ddec80_0 .net/s *"_ivl_12", 31 0, L_000001e149ea90d0;  1 drivers
v000001e149dded20_0 .net/s *"_ivl_14", 31 0, L_000001e149ea8b30;  1 drivers
v000001e149decad0_0 .net/s *"_ivl_18", 31 0, L_000001e149ea8f90;  1 drivers
v000001e149debbd0_0 .net/s *"_ivl_2", 31 0, L_000001e149eaa1b0;  1 drivers
v000001e149deaaf0_0 .net/s *"_ivl_20", 31 0, L_000001e149ea9670;  1 drivers
v000001e149decd50_0 .net/s *"_ivl_6", 31 0, L_000001e149ea92b0;  1 drivers
v000001e149deb270_0 .net/s *"_ivl_8", 31 0, L_000001e149eaa250;  1 drivers
v000001e149dec7b0_0 .net "temp_i_i", 31 0, L_000001e149ea8db0;  1 drivers
v000001e149dec3f0_0 .net "temp_i_r", 31 0, L_000001e149ea8c70;  1 drivers
v000001e149deb810_0 .net "temp_r_i", 31 0, L_000001e149ea7eb0;  1 drivers
v000001e149deba90_0 .net "temp_r_r", 31 0, L_000001e149ea9b70;  1 drivers
E_000001e149d40650 .event anyedge, v000001e149deba90_0, v000001e149dec7b0_0, v000001e149deb810_0, v000001e149dec3f0_0;
L_000001e149eaa110 .extend/s 32, L_000001e149eaa2f0;
L_000001e149eaa1b0 .extend/s 32, v000001e149dc68b0_0;
L_000001e149ea9b70 .arith/mult 32, L_000001e149eaa110, L_000001e149eaa1b0;
L_000001e149ea92b0 .extend/s 32, L_000001e149eaa570;
L_000001e149eaa250 .extend/s 32, v000001e149dc5eb0_0;
L_000001e149ea8db0 .arith/mult 32, L_000001e149ea92b0, L_000001e149eaa250;
L_000001e149ea90d0 .extend/s 32, L_000001e149eaa2f0;
L_000001e149ea8b30 .extend/s 32, v000001e149dc5eb0_0;
L_000001e149ea7eb0 .arith/mult 32, L_000001e149ea90d0, L_000001e149ea8b30;
L_000001e149ea8f90 .extend/s 32, L_000001e149eaa570;
L_000001e149ea9670 .extend/s 32, v000001e149dc68b0_0;
L_000001e149ea8c70 .arith/mult 32, L_000001e149ea8f90, L_000001e149ea9670;
S_000001e149de10a0 .scope generate, "BF[1]" "BF[1]" 3 64, 3 64 0, S_000001e149de0bf0;
 .timescale 0 0;
P_000001e149ded640 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001101>;
P_000001e149ded678 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001111>;
P_000001e149ded6b0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000100>;
P_000001e149ded6e8 .param/l "b" 0 3 64, +C4<01>;
S_000001e149ddf610 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149de10a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3ffd0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149deb090_0 .net/s "A_Im_c", 15 0, v000001e149dec170_0;  1 drivers
v000001e149dea9b0_0 .net/s "A_Real_c", 15 0, v000001e149deaeb0_0;  1 drivers
v000001e149dec350_0 .net/s "B_Im_c", 15 0, v000001e149dec0d0_0;  1 drivers
v000001e149decdf0_0 .net/s "B_Real_c", 15 0, v000001e149deb590_0;  1 drivers
v000001e149deaa50_0 .net/s "Data_A_Im", 15 0, v000001e149dc3ed0_0;  alias, 1 drivers
v000001e149deaff0_0 .net/s "Data_A_Real", 15 0, v000001e149dc34d0_0;  alias, 1 drivers
v000001e149deb130_0 .net/s "Data_B_Im", 15 0, v000001e149dc72b0_0;  alias, 1 drivers
v000001e149ded250_0 .net/s "Data_B_Real", 15 0, v000001e149dc6590_0;  alias, 1 drivers
v000001e149ded4d0_0 .net/s "Inter_Im", 15 0, v000001e149deb950_0;  1 drivers
v000001e149ded2f0_0 .net/s "Inter_Real", 15 0, v000001e149dec030_0;  1 drivers
v000001e149decfd0_0 .var/s "O_A_Im", 15 0;
v000001e149ded570_0 .var/s "O_A_Real", 15 0;
v000001e149ded390_0 .var/s "O_B_Im", 15 0;
v000001e149ded430_0 .var/s "O_B_Real", 15 0;
v000001e149dece90_0 .net/s "Win", 31 0, L_000001e149e47c78;  alias, 1 drivers
L_000001e149e471c8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149decf30_0 .net *"_ivl_4", 15 0, L_000001e149e471c8;  1 drivers
L_000001e149e47210 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149ded070_0 .net *"_ivl_8", 15 0, L_000001e149e47210;  1 drivers
v000001e149ded110_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149ea8e50 .part L_000001e149e47c78, 16, 16;
L_000001e149ea9210 .part L_000001e149e47c78, 0, 16;
L_000001e149ea83b0 .arith/sub 16, L_000001e149e471c8, v000001e149dec030_0;
L_000001e149ea9170 .arith/sub 16, L_000001e149e47210, v000001e149deb950_0;
S_000001e149deea40 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149ddf610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149deb1d0_0 .net/s "A_Im", 15 0, v000001e149dc3ed0_0;  alias, 1 drivers
v000001e149debf90_0 .net/s "A_Real", 15 0, v000001e149dc34d0_0;  alias, 1 drivers
v000001e149debef0_0 .net/s "B_Im", 15 0, v000001e149deb950_0;  alias, 1 drivers
v000001e149deca30_0 .net/s "B_Real", 15 0, v000001e149dec030_0;  alias, 1 drivers
v000001e149dec170_0 .var/s "O_Im", 15 0;
v000001e149deaeb0_0 .var/s "O_Real", 15 0;
E_000001e149d40b10 .event anyedge, v000001e149dc34d0_0, v000001e149deca30_0, v000001e149dc3ed0_0, v000001e149debef0_0;
S_000001e149dee8b0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149ddf610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149deaf50_0 .net/s "A_Im", 15 0, v000001e149dc3ed0_0;  alias, 1 drivers
v000001e149dec5d0_0 .net/s "A_Real", 15 0, v000001e149dc34d0_0;  alias, 1 drivers
v000001e149deb8b0_0 .net/s "B_Im", 15 0, L_000001e149ea9170;  1 drivers
v000001e149debc70_0 .net/s "B_Real", 15 0, L_000001e149ea83b0;  1 drivers
v000001e149dec0d0_0 .var/s "O_Im", 15 0;
v000001e149deb590_0 .var/s "O_Real", 15 0;
E_000001e149d40910 .event anyedge, v000001e149dc34d0_0, v000001e149debc70_0, v000001e149dc3ed0_0, v000001e149deb8b0_0;
S_000001e149deebd0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149ddf610;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d40010 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149deb450_0 .net/s "A_Im", 15 0, L_000001e149ea9210;  1 drivers
v000001e149deae10_0 .net/s "A_Real", 15 0, L_000001e149ea8e50;  1 drivers
v000001e149dec850_0 .net/s "B_Im", 15 0, v000001e149dc72b0_0;  alias, 1 drivers
v000001e149dec8f0_0 .net/s "B_Real", 15 0, v000001e149dc6590_0;  alias, 1 drivers
v000001e149deb950_0 .var/s "O_Im", 15 0;
v000001e149dec030_0 .var/s "O_Real", 15 0;
v000001e149dec210_0 .net/s *"_ivl_0", 31 0, L_000001e149ea9850;  1 drivers
v000001e149deb630_0 .net/s *"_ivl_12", 31 0, L_000001e149ea88b0;  1 drivers
v000001e149dec990_0 .net/s *"_ivl_14", 31 0, L_000001e149eaa070;  1 drivers
v000001e149deb9f0_0 .net/s *"_ivl_18", 31 0, L_000001e149ea9cb0;  1 drivers
v000001e149deb6d0_0 .net/s *"_ivl_2", 31 0, L_000001e149ea9c10;  1 drivers
v000001e149dea7d0_0 .net/s *"_ivl_20", 31 0, L_000001e149ea9350;  1 drivers
v000001e149deb310_0 .net/s *"_ivl_6", 31 0, L_000001e149ea7f50;  1 drivers
v000001e149dea690_0 .net/s *"_ivl_8", 31 0, L_000001e149ea93f0;  1 drivers
v000001e149decb70_0 .net "temp_i_i", 31 0, L_000001e149ea9530;  1 drivers
v000001e149debd10_0 .net "temp_i_r", 31 0, L_000001e149ea8770;  1 drivers
v000001e149dec2b0_0 .net "temp_r_i", 31 0, L_000001e149ea7e10;  1 drivers
v000001e149dea910_0 .net "temp_r_r", 31 0, L_000001e149ea95d0;  1 drivers
E_000001e149d405d0 .event anyedge, v000001e149dea910_0, v000001e149decb70_0, v000001e149dec2b0_0, v000001e149debd10_0;
L_000001e149ea9850 .extend/s 32, L_000001e149ea8e50;
L_000001e149ea9c10 .extend/s 32, v000001e149dc6590_0;
L_000001e149ea95d0 .arith/mult 32, L_000001e149ea9850, L_000001e149ea9c10;
L_000001e149ea7f50 .extend/s 32, L_000001e149ea9210;
L_000001e149ea93f0 .extend/s 32, v000001e149dc72b0_0;
L_000001e149ea9530 .arith/mult 32, L_000001e149ea7f50, L_000001e149ea93f0;
L_000001e149ea88b0 .extend/s 32, L_000001e149ea8e50;
L_000001e149eaa070 .extend/s 32, v000001e149dc72b0_0;
L_000001e149ea7e10 .arith/mult 32, L_000001e149ea88b0, L_000001e149eaa070;
L_000001e149ea9cb0 .extend/s 32, L_000001e149ea9210;
L_000001e149ea9350 .extend/s 32, v000001e149dc6590_0;
L_000001e149ea8770 .arith/mult 32, L_000001e149ea9cb0, L_000001e149ea9350;
S_000001e149dedaa0 .scope generate, "STAGE_LOOP[2]" "STAGE_LOOP[2]" 3 57, 3 57 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4ead0 .param/l "GROUP" 1 3 59, +C4<00000000000000000000000000000010>;
P_000001e149b4eb08 .param/l "s" 0 3 57, +C4<010>;
S_000001e149deddc0 .scope generate, "GROUP_LOOP[0]" "GROUP_LOOP[0]" 3 61, 3 61 0, S_000001e149dedaa0;
 .timescale 0 0;
P_000001e149d40210 .param/l "j" 0 3 61, +C4<00>;
S_000001e149dee270 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149deddc0;
 .timescale 0 0;
P_000001e149defe20 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000000>;
P_000001e149defe58 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000100>;
P_000001e149defe90 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149defec8 .param/l "b" 0 3 64, +C4<00>;
S_000001e149def530 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dee270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d40510 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149de6e50_0 .net/s "A_Im_c", 15 0, v000001e149de70d0_0;  1 drivers
v000001e149de5910_0 .net/s "A_Real_c", 15 0, v000001e149de5730_0;  1 drivers
v000001e149de7710_0 .net/s "B_Im_c", 15 0, v000001e149de57d0_0;  1 drivers
v000001e149de7670_0 .net/s "B_Real_c", 15 0, v000001e149de7d50_0;  1 drivers
v000001e149de6ef0_0 .net/s "Data_A_Im", 15 0, v000001e149dd29a0_0;  alias, 1 drivers
v000001e149de5af0_0 .net/s "Data_A_Real", 15 0, v000001e149dd3580_0;  alias, 1 drivers
v000001e149de7490_0 .net/s "Data_B_Im", 15 0, v000001e149dd8d80_0;  alias, 1 drivers
v000001e149de6630_0 .net/s "Data_B_Real", 15 0, v000001e149dd7b60_0;  alias, 1 drivers
v000001e149de77b0_0 .net/s "Inter_Im", 15 0, v000001e149de6590_0;  1 drivers
v000001e149de69f0_0 .net/s "Inter_Real", 15 0, v000001e149de5ff0_0;  1 drivers
v000001e149de66d0_0 .var/s "O_A_Im", 15 0;
v000001e149de59b0_0 .var/s "O_A_Real", 15 0;
v000001e149de6310_0 .var/s "O_B_Im", 15 0;
v000001e149de5690_0 .var/s "O_B_Real", 15 0;
v000001e149de7850_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e47258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149de6770_0 .net *"_ivl_4", 15 0, L_000001e149e47258;  1 drivers
L_000001e149e472a0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149de7990_0 .net *"_ivl_8", 15 0, L_000001e149e472a0;  1 drivers
v000001e149de6130_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149ea9fd0 .part L_000001e149e47b58, 16, 16;
L_000001e149ea8810 .part L_000001e149e47b58, 0, 16;
L_000001e149ea7ff0 .arith/sub 16, L_000001e149e47258, v000001e149de5ff0_0;
L_000001e149ea9d50 .arith/sub 16, L_000001e149e472a0, v000001e149de6590_0;
S_000001e149deeef0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149def530;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149ded1b0_0 .net/s "A_Im", 15 0, v000001e149dd29a0_0;  alias, 1 drivers
v000001e149de7530_0 .net/s "A_Real", 15 0, v000001e149dd3580_0;  alias, 1 drivers
v000001e149de63b0_0 .net/s "B_Im", 15 0, v000001e149de6590_0;  alias, 1 drivers
v000001e149de7030_0 .net/s "B_Real", 15 0, v000001e149de5ff0_0;  alias, 1 drivers
v000001e149de70d0_0 .var/s "O_Im", 15 0;
v000001e149de5730_0 .var/s "O_Real", 15 0;
E_000001e149d40690 .event anyedge, v000001e149dd3580_0, v000001e149de7030_0, v000001e149dd29a0_0, v000001e149de63b0_0;
S_000001e149dedc30 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149def530;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149de72b0_0 .net/s "A_Im", 15 0, v000001e149dd29a0_0;  alias, 1 drivers
v000001e149de7a30_0 .net/s "A_Real", 15 0, v000001e149dd3580_0;  alias, 1 drivers
v000001e149de73f0_0 .net/s "B_Im", 15 0, L_000001e149ea9d50;  1 drivers
v000001e149de5eb0_0 .net/s "B_Real", 15 0, L_000001e149ea7ff0;  1 drivers
v000001e149de57d0_0 .var/s "O_Im", 15 0;
v000001e149de7d50_0 .var/s "O_Real", 15 0;
E_000001e149d40290 .event anyedge, v000001e149dd3580_0, v000001e149de5eb0_0, v000001e149dd29a0_0, v000001e149de73f0_0;
S_000001e149ded910 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149def530;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d404d0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149de6db0_0 .net/s "A_Im", 15 0, L_000001e149ea8810;  1 drivers
v000001e149de64f0_0 .net/s "A_Real", 15 0, L_000001e149ea9fd0;  1 drivers
v000001e149de6d10_0 .net/s "B_Im", 15 0, v000001e149dd8d80_0;  alias, 1 drivers
v000001e149de6450_0 .net/s "B_Real", 15 0, v000001e149dd7b60_0;  alias, 1 drivers
v000001e149de6590_0 .var/s "O_Im", 15 0;
v000001e149de5ff0_0 .var/s "O_Real", 15 0;
v000001e149de6f90_0 .net/s *"_ivl_0", 31 0, L_000001e149ea8d10;  1 drivers
v000001e149de7170_0 .net/s *"_ivl_12", 31 0, L_000001e149eaa390;  1 drivers
v000001e149de75d0_0 .net/s *"_ivl_14", 31 0, L_000001e149ea9990;  1 drivers
v000001e149de6810_0 .net/s *"_ivl_18", 31 0, L_000001e149ea8a90;  1 drivers
v000001e149de7210_0 .net/s *"_ivl_2", 31 0, L_000001e149ea8950;  1 drivers
v000001e149de5870_0 .net/s *"_ivl_20", 31 0, L_000001e149ea8bd0;  1 drivers
v000001e149de6090_0 .net/s *"_ivl_6", 31 0, L_000001e149ea9490;  1 drivers
v000001e149de5f50_0 .net/s *"_ivl_8", 31 0, L_000001e149ea98f0;  1 drivers
v000001e149de6270_0 .net "temp_i_i", 31 0, L_000001e149ea89f0;  1 drivers
v000001e149de7c10_0 .net "temp_i_r", 31 0, L_000001e149ea9ad0;  1 drivers
v000001e149de7350_0 .net "temp_r_i", 31 0, L_000001e149ea9a30;  1 drivers
v000001e149de5e10_0 .net "temp_r_r", 31 0, L_000001e149ea9710;  1 drivers
E_000001e149d40ad0 .event anyedge, v000001e149de5e10_0, v000001e149de6270_0, v000001e149de7350_0, v000001e149de7c10_0;
L_000001e149ea8d10 .extend/s 32, L_000001e149ea9fd0;
L_000001e149ea8950 .extend/s 32, v000001e149dd7b60_0;
L_000001e149ea9710 .arith/mult 32, L_000001e149ea8d10, L_000001e149ea8950;
L_000001e149ea9490 .extend/s 32, L_000001e149ea8810;
L_000001e149ea98f0 .extend/s 32, v000001e149dd8d80_0;
L_000001e149ea89f0 .arith/mult 32, L_000001e149ea9490, L_000001e149ea98f0;
L_000001e149eaa390 .extend/s 32, L_000001e149ea9fd0;
L_000001e149ea9990 .extend/s 32, v000001e149dd8d80_0;
L_000001e149ea9a30 .arith/mult 32, L_000001e149eaa390, L_000001e149ea9990;
L_000001e149ea8a90 .extend/s 32, L_000001e149ea8810;
L_000001e149ea8bd0 .extend/s 32, v000001e149dd7b60_0;
L_000001e149ea9ad0 .arith/mult 32, L_000001e149ea8a90, L_000001e149ea8bd0;
S_000001e149dedf50 .scope generate, "BF[1]" "BF[1]" 3 64, 3 64 0, S_000001e149deddc0;
 .timescale 0 0;
P_000001e149deff10 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000001>;
P_000001e149deff48 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000101>;
P_000001e149deff80 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000010>;
P_000001e149deffb8 .param/l "b" 0 3 64, +C4<01>;
S_000001e149deed60 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dedf50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3fed0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149de9510_0 .net/s "A_Im_c", 15 0, v000001e149de7ad0_0;  1 drivers
v000001e149dea2d0_0 .net/s "A_Real_c", 15 0, v000001e149de68b0_0;  1 drivers
v000001e149de9dd0_0 .net/s "B_Im_c", 15 0, v000001e149de5c30_0;  1 drivers
v000001e149de9010_0 .net/s "B_Real_c", 15 0, v000001e149de5b90_0;  1 drivers
v000001e149de90b0_0 .net/s "Data_A_Im", 15 0, v000001e149dd4200_0;  alias, 1 drivers
v000001e149de8390_0 .net/s "Data_A_Real", 15 0, v000001e149dd4160_0;  alias, 1 drivers
v000001e149de8750_0 .net/s "Data_B_Im", 15 0, v000001e149dda9a0_0;  alias, 1 drivers
v000001e149de7f30_0 .net/s "Data_B_Real", 15 0, v000001e149dda040_0;  alias, 1 drivers
v000001e149de9150_0 .net/s "Inter_Im", 15 0, v000001e149de6b30_0;  1 drivers
v000001e149de95b0_0 .net/s "Inter_Real", 15 0, v000001e149de8e30_0;  1 drivers
v000001e149de86b0_0 .var/s "O_A_Im", 15 0;
v000001e149de8930_0 .var/s "O_A_Real", 15 0;
v000001e149de7fd0_0 .var/s "O_B_Im", 15 0;
v000001e149de91f0_0 .var/s "O_B_Real", 15 0;
v000001e149dea230_0 .net/s "Win", 31 0, L_000001e149e47be8;  alias, 1 drivers
L_000001e149e472e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149de9290_0 .net *"_ivl_4", 15 0, L_000001e149e472e8;  1 drivers
L_000001e149e47330 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149de8430_0 .net *"_ivl_8", 15 0, L_000001e149e47330;  1 drivers
v000001e149de8c50_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149ea8270 .part L_000001e149e47be8, 16, 16;
L_000001e149ea8590 .part L_000001e149e47be8, 0, 16;
L_000001e149ea8310 .arith/sub 16, L_000001e149e472e8, v000001e149de8e30_0;
L_000001e149ea84f0 .arith/sub 16, L_000001e149e47330, v000001e149de6b30_0;
S_000001e149def080 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149deed60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149de5d70_0 .net/s "A_Im", 15 0, v000001e149dd4200_0;  alias, 1 drivers
v000001e149de78f0_0 .net/s "A_Real", 15 0, v000001e149dd4160_0;  alias, 1 drivers
v000001e149de6bd0_0 .net/s "B_Im", 15 0, v000001e149de6b30_0;  alias, 1 drivers
v000001e149de6c70_0 .net/s "B_Real", 15 0, v000001e149de8e30_0;  alias, 1 drivers
v000001e149de7ad0_0 .var/s "O_Im", 15 0;
v000001e149de68b0_0 .var/s "O_Real", 15 0;
E_000001e149d409d0 .event anyedge, v000001e149dd4160_0, v000001e149de6c70_0, v000001e149dd4200_0, v000001e149de6bd0_0;
S_000001e149def3a0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149deed60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149de7b70_0 .net/s "A_Im", 15 0, v000001e149dd4200_0;  alias, 1 drivers
v000001e149de7cb0_0 .net/s "A_Real", 15 0, v000001e149dd4160_0;  alias, 1 drivers
v000001e149de61d0_0 .net/s "B_Im", 15 0, L_000001e149ea84f0;  1 drivers
v000001e149de7df0_0 .net/s "B_Real", 15 0, L_000001e149ea8310;  1 drivers
v000001e149de5c30_0 .var/s "O_Im", 15 0;
v000001e149de5b90_0 .var/s "O_Real", 15 0;
E_000001e149d40c10 .event anyedge, v000001e149dd4160_0, v000001e149de7df0_0, v000001e149dd4200_0, v000001e149de61d0_0;
S_000001e149dee0e0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149deed60;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d402d0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149de6950_0 .net/s "A_Im", 15 0, L_000001e149ea8590;  1 drivers
v000001e149de5a50_0 .net/s "A_Real", 15 0, L_000001e149ea8270;  1 drivers
v000001e149de6a90_0 .net/s "B_Im", 15 0, v000001e149dda9a0_0;  alias, 1 drivers
v000001e149de5cd0_0 .net/s "B_Real", 15 0, v000001e149dda040_0;  alias, 1 drivers
v000001e149de6b30_0 .var/s "O_Im", 15 0;
v000001e149de8e30_0 .var/s "O_Real", 15 0;
v000001e149de9470_0 .net/s *"_ivl_0", 31 0, L_000001e149ea8630;  1 drivers
v000001e149de8890_0 .net/s *"_ivl_12", 31 0, L_000001e149ea9f30;  1 drivers
v000001e149de8610_0 .net/s *"_ivl_14", 31 0, L_000001e149ea8090;  1 drivers
v000001e149de8f70_0 .net/s *"_ivl_18", 31 0, L_000001e149eaa4d0;  1 drivers
v000001e149de8d90_0 .net/s *"_ivl_2", 31 0, L_000001e149ea8ef0;  1 drivers
v000001e149de7e90_0 .net/s *"_ivl_20", 31 0, L_000001e149ea8130;  1 drivers
v000001e149de9a10_0 .net/s *"_ivl_6", 31 0, L_000001e149ea9e90;  1 drivers
v000001e149de9d30_0 .net/s *"_ivl_8", 31 0, L_000001e149ea8450;  1 drivers
v000001e149de9650_0 .net "temp_i_i", 31 0, L_000001e149ea9030;  1 drivers
v000001e149de8ed0_0 .net "temp_i_r", 31 0, L_000001e149ea81d0;  1 drivers
v000001e149de8cf0_0 .net "temp_r_i", 31 0, L_000001e149eaa430;  1 drivers
v000001e149de9ab0_0 .net "temp_r_r", 31 0, L_000001e149ea9df0;  1 drivers
E_000001e149d40810 .event anyedge, v000001e149de9ab0_0, v000001e149de9650_0, v000001e149de8cf0_0, v000001e149de8ed0_0;
L_000001e149ea8630 .extend/s 32, L_000001e149ea8270;
L_000001e149ea8ef0 .extend/s 32, v000001e149dda040_0;
L_000001e149ea9df0 .arith/mult 32, L_000001e149ea8630, L_000001e149ea8ef0;
L_000001e149ea9e90 .extend/s 32, L_000001e149ea8590;
L_000001e149ea8450 .extend/s 32, v000001e149dda9a0_0;
L_000001e149ea9030 .arith/mult 32, L_000001e149ea9e90, L_000001e149ea8450;
L_000001e149ea9f30 .extend/s 32, L_000001e149ea8270;
L_000001e149ea8090 .extend/s 32, v000001e149dda9a0_0;
L_000001e149eaa430 .arith/mult 32, L_000001e149ea9f30, L_000001e149ea8090;
L_000001e149eaa4d0 .extend/s 32, L_000001e149ea8590;
L_000001e149ea8130 .extend/s 32, v000001e149dda040_0;
L_000001e149ea81d0 .arith/mult 32, L_000001e149eaa4d0, L_000001e149ea8130;
S_000001e149def210 .scope generate, "BF[2]" "BF[2]" 3 64, 3 64 0, S_000001e149deddc0;
 .timescale 0 0;
P_000001e149df04b0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000010>;
P_000001e149df04e8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000110>;
P_000001e149df0520 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000100>;
P_000001e149df0558 .param/l "b" 0 3 64, +C4<010>;
S_000001e149ded780 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149def210;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d40110 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149de81b0_0 .net/s "A_Im_c", 15 0, v000001e149de84d0_0;  1 drivers
v000001e149de8250_0 .net/s "A_Real_c", 15 0, v000001e149de8070_0;  1 drivers
v000001e149de82f0_0 .net/s "B_Im_c", 15 0, v000001e149de8b10_0;  1 drivers
v000001e149df1e60_0 .net/s "B_Real_c", 15 0, v000001e149de9bf0_0;  1 drivers
v000001e149df1b40_0 .net/s "Data_A_Im", 15 0, v000001e149dd3620_0;  alias, 1 drivers
v000001e149df2860_0 .net/s "Data_A_Real", 15 0, v000001e149dd36c0_0;  alias, 1 drivers
v000001e149df3120_0 .net/s "Data_B_Im", 15 0, v000001e149dd7980_0;  alias, 1 drivers
v000001e149df1140_0 .net/s "Data_B_Real", 15 0, v000001e149dd7de0_0;  alias, 1 drivers
v000001e149df2040_0 .net/s "Inter_Im", 15 0, v000001e149dea4b0_0;  1 drivers
v000001e149df1780_0 .net/s "Inter_Real", 15 0, v000001e149de9830_0;  1 drivers
v000001e149df16e0_0 .var/s "O_A_Im", 15 0;
v000001e149df2ae0_0 .var/s "O_A_Real", 15 0;
v000001e149df24a0_0 .var/s "O_B_Im", 15 0;
v000001e149df11e0_0 .var/s "O_B_Real", 15 0;
v000001e149df2a40_0 .net/s "Win", 31 0, L_000001e149e47c78;  alias, 1 drivers
L_000001e149e47378 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149df1280_0 .net *"_ivl_4", 15 0, L_000001e149e47378;  1 drivers
L_000001e149e473c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149df2b80_0 .net *"_ivl_8", 15 0, L_000001e149e473c0;  1 drivers
v000001e149df2c20_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eac5f0 .part L_000001e149e47c78, 16, 16;
L_000001e149eaca50 .part L_000001e149e47c78, 0, 16;
L_000001e149eab010 .arith/sub 16, L_000001e149e47378, v000001e149de9830_0;
L_000001e149eabab0 .arith/sub 16, L_000001e149e473c0, v000001e149dea4b0_0;
S_000001e149dee400 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149ded780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149de87f0_0 .net/s "A_Im", 15 0, v000001e149dd3620_0;  alias, 1 drivers
v000001e149de8a70_0 .net/s "A_Real", 15 0, v000001e149dd36c0_0;  alias, 1 drivers
v000001e149de9f10_0 .net/s "B_Im", 15 0, v000001e149dea4b0_0;  alias, 1 drivers
v000001e149dea370_0 .net/s "B_Real", 15 0, v000001e149de9830_0;  alias, 1 drivers
v000001e149de84d0_0 .var/s "O_Im", 15 0;
v000001e149de8070_0 .var/s "O_Real", 15 0;
E_000001e149d40750 .event anyedge, v000001e149dd36c0_0, v000001e149dea370_0, v000001e149dd3620_0, v000001e149de9f10_0;
S_000001e149dee590 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149ded780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149de96f0_0 .net/s "A_Im", 15 0, v000001e149dd3620_0;  alias, 1 drivers
v000001e149de89d0_0 .net/s "A_Real", 15 0, v000001e149dd36c0_0;  alias, 1 drivers
v000001e149de9330_0 .net/s "B_Im", 15 0, L_000001e149eabab0;  1 drivers
v000001e149de9b50_0 .net/s "B_Real", 15 0, L_000001e149eab010;  1 drivers
v000001e149de8b10_0 .var/s "O_Im", 15 0;
v000001e149de9bf0_0 .var/s "O_Real", 15 0;
E_000001e149d40a10 .event anyedge, v000001e149dd36c0_0, v000001e149de9b50_0, v000001e149dd3620_0, v000001e149de9330_0;
S_000001e149dee720 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149ded780;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d40a90 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149de93d0_0 .net/s "A_Im", 15 0, L_000001e149eaca50;  1 drivers
v000001e149de9790_0 .net/s "A_Real", 15 0, L_000001e149eac5f0;  1 drivers
v000001e149dea410_0 .net/s "B_Im", 15 0, v000001e149dd7980_0;  alias, 1 drivers
v000001e149de9e70_0 .net/s "B_Real", 15 0, v000001e149dd7de0_0;  alias, 1 drivers
v000001e149dea4b0_0 .var/s "O_Im", 15 0;
v000001e149de9830_0 .var/s "O_Real", 15 0;
v000001e149de8570_0 .net/s *"_ivl_0", 31 0, L_000001e149eac2d0;  1 drivers
v000001e149de9c90_0 .net/s *"_ivl_12", 31 0, L_000001e149eacb90;  1 drivers
v000001e149de8bb0_0 .net/s *"_ivl_14", 31 0, L_000001e149eaccd0;  1 drivers
v000001e149de9fb0_0 .net/s *"_ivl_18", 31 0, L_000001e149eaad90;  1 drivers
v000001e149de98d0_0 .net/s *"_ivl_2", 31 0, L_000001e149eab0b0;  1 drivers
v000001e149de9970_0 .net/s *"_ivl_20", 31 0, L_000001e149eac730;  1 drivers
v000001e149dea050_0 .net/s *"_ivl_6", 31 0, L_000001e149eab790;  1 drivers
v000001e149de8110_0 .net/s *"_ivl_8", 31 0, L_000001e149eaaa70;  1 drivers
v000001e149dea0f0_0 .net "temp_i_i", 31 0, L_000001e149eab5b0;  1 drivers
v000001e149dea190_0 .net "temp_i_r", 31 0, L_000001e149eab330;  1 drivers
v000001e149dea550_0 .net "temp_r_i", 31 0, L_000001e149eaaed0;  1 drivers
v000001e149dea5f0_0 .net "temp_r_r", 31 0, L_000001e149eac690;  1 drivers
E_000001e149d40190 .event anyedge, v000001e149dea5f0_0, v000001e149dea0f0_0, v000001e149dea550_0, v000001e149dea190_0;
L_000001e149eac2d0 .extend/s 32, L_000001e149eac5f0;
L_000001e149eab0b0 .extend/s 32, v000001e149dd7de0_0;
L_000001e149eac690 .arith/mult 32, L_000001e149eac2d0, L_000001e149eab0b0;
L_000001e149eab790 .extend/s 32, L_000001e149eaca50;
L_000001e149eaaa70 .extend/s 32, v000001e149dd7980_0;
L_000001e149eab5b0 .arith/mult 32, L_000001e149eab790, L_000001e149eaaa70;
L_000001e149eacb90 .extend/s 32, L_000001e149eac5f0;
L_000001e149eaccd0 .extend/s 32, v000001e149dd7980_0;
L_000001e149eaaed0 .arith/mult 32, L_000001e149eacb90, L_000001e149eaccd0;
L_000001e149eaad90 .extend/s 32, L_000001e149eaca50;
L_000001e149eac730 .extend/s 32, v000001e149dd7de0_0;
L_000001e149eab330 .arith/mult 32, L_000001e149eaad90, L_000001e149eac730;
S_000001e149df9320 .scope generate, "BF[3]" "BF[3]" 3 64, 3 64 0, S_000001e149deddc0;
 .timescale 0 0;
P_000001e149defd30 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000011>;
P_000001e149defd68 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000000111>;
P_000001e149defda0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000110>;
P_000001e149defdd8 .param/l "b" 0 3 64, +C4<011>;
S_000001e149df9af0 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149df9320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d40150 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149df2ea0_0 .net/s "A_Im_c", 15 0, v000001e149df15a0_0;  1 drivers
v000001e149df2f40_0 .net/s "A_Real_c", 15 0, v000001e149df2900_0;  1 drivers
v000001e149df1320_0 .net/s "B_Im_c", 15 0, v000001e149df1960_0;  1 drivers
v000001e149df1fa0_0 .net/s "B_Real_c", 15 0, v000001e149df29a0_0;  1 drivers
v000001e149df3080_0 .net/s "Data_A_Im", 15 0, v000001e149dd4ac0_0;  alias, 1 drivers
v000001e149df1c80_0 .net/s "Data_A_Real", 15 0, v000001e149dd5100_0;  alias, 1 drivers
v000001e149df1a00_0 .net/s "Data_B_Im", 15 0, v000001e149ddaea0_0;  alias, 1 drivers
v000001e149df0a60_0 .net/s "Data_B_Real", 15 0, v000001e149ddb580_0;  alias, 1 drivers
v000001e149df0b00_0 .net/s "Inter_Im", 15 0, v000001e149df10a0_0;  1 drivers
v000001e149df0ba0_0 .net/s "Inter_Real", 15 0, v000001e149df2400_0;  1 drivers
v000001e149df0d80_0 .var/s "O_A_Im", 15 0;
v000001e149df0e20_0 .var/s "O_A_Real", 15 0;
v000001e149df0ec0_0 .var/s "O_B_Im", 15 0;
v000001e149df13c0_0 .var/s "O_B_Real", 15 0;
v000001e149df0f60_0 .net/s "Win", 31 0, L_000001e149e47d08;  alias, 1 drivers
L_000001e149e47408 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149df1460_0 .net *"_ivl_4", 15 0, L_000001e149e47408;  1 drivers
L_000001e149e47450 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149df1640_0 .net *"_ivl_8", 15 0, L_000001e149e47450;  1 drivers
v000001e149df1aa0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eab510 .part L_000001e149e47d08, 16, 16;
L_000001e149eab3d0 .part L_000001e149e47d08, 0, 16;
L_000001e149eac370 .arith/sub 16, L_000001e149e47408, v000001e149df2400_0;
L_000001e149eac0f0 .arith/sub 16, L_000001e149e47450, v000001e149df10a0_0;
S_000001e149dfa2c0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149df9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149df2fe0_0 .net/s "A_Im", 15 0, v000001e149dd4ac0_0;  alias, 1 drivers
v000001e149df2360_0 .net/s "A_Real", 15 0, v000001e149dd5100_0;  alias, 1 drivers
v000001e149df27c0_0 .net/s "B_Im", 15 0, v000001e149df10a0_0;  alias, 1 drivers
v000001e149df0c40_0 .net/s "B_Real", 15 0, v000001e149df2400_0;  alias, 1 drivers
v000001e149df15a0_0 .var/s "O_Im", 15 0;
v000001e149df2900_0 .var/s "O_Real", 15 0;
E_000001e149d406d0 .event anyedge, v000001e149dd5100_0, v000001e149df0c40_0, v000001e149dd4ac0_0, v000001e149df27c0_0;
S_000001e149dfa450 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149df9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149df0ce0_0 .net/s "A_Im", 15 0, v000001e149dd4ac0_0;  alias, 1 drivers
v000001e149df22c0_0 .net/s "A_Real", 15 0, v000001e149dd5100_0;  alias, 1 drivers
v000001e149df1dc0_0 .net/s "B_Im", 15 0, L_000001e149eac0f0;  1 drivers
v000001e149df2cc0_0 .net/s "B_Real", 15 0, L_000001e149eac370;  1 drivers
v000001e149df1960_0 .var/s "O_Im", 15 0;
v000001e149df29a0_0 .var/s "O_Real", 15 0;
E_000001e149d40cd0 .event anyedge, v000001e149dd5100_0, v000001e149df2cc0_0, v000001e149dd4ac0_0, v000001e149df1dc0_0;
S_000001e149df9190 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149df9af0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d40b50 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149df09c0_0 .net/s "A_Im", 15 0, L_000001e149eab3d0;  1 drivers
v000001e149df1f00_0 .net/s "A_Real", 15 0, L_000001e149eab510;  1 drivers
v000001e149df1820_0 .net/s "B_Im", 15 0, v000001e149ddaea0_0;  alias, 1 drivers
v000001e149df2540_0 .net/s "B_Real", 15 0, v000001e149ddb580_0;  alias, 1 drivers
v000001e149df10a0_0 .var/s "O_Im", 15 0;
v000001e149df2400_0 .var/s "O_Real", 15 0;
v000001e149df20e0_0 .net/s *"_ivl_0", 31 0, L_000001e149eaab10;  1 drivers
v000001e149df2180_0 .net/s *"_ivl_12", 31 0, L_000001e149eaae30;  1 drivers
v000001e149df1500_0 .net/s *"_ivl_14", 31 0, L_000001e149eab150;  1 drivers
v000001e149df18c0_0 .net/s *"_ivl_18", 31 0, L_000001e149eac190;  1 drivers
v000001e149df2220_0 .net/s *"_ivl_2", 31 0, L_000001e149eab470;  1 drivers
v000001e149df25e0_0 .net/s *"_ivl_20", 31 0, L_000001e149eacd70;  1 drivers
v000001e149df1be0_0 .net/s *"_ivl_6", 31 0, L_000001e149eab1f0;  1 drivers
v000001e149df2e00_0 .net/s *"_ivl_8", 31 0, L_000001e149eac4b0;  1 drivers
v000001e149df2d60_0 .net "temp_i_i", 31 0, L_000001e149eab290;  1 drivers
v000001e149df2680_0 .net "temp_i_r", 31 0, L_000001e149eabb50;  1 drivers
v000001e149df1000_0 .net "temp_r_i", 31 0, L_000001e149eac7d0;  1 drivers
v000001e149df2720_0 .net "temp_r_r", 31 0, L_000001e149eac410;  1 drivers
E_000001e149d403d0 .event anyedge, v000001e149df2720_0, v000001e149df2d60_0, v000001e149df1000_0, v000001e149df2680_0;
L_000001e149eaab10 .extend/s 32, L_000001e149eab510;
L_000001e149eab470 .extend/s 32, v000001e149ddb580_0;
L_000001e149eac410 .arith/mult 32, L_000001e149eaab10, L_000001e149eab470;
L_000001e149eab1f0 .extend/s 32, L_000001e149eab3d0;
L_000001e149eac4b0 .extend/s 32, v000001e149ddaea0_0;
L_000001e149eab290 .arith/mult 32, L_000001e149eab1f0, L_000001e149eac4b0;
L_000001e149eaae30 .extend/s 32, L_000001e149eab510;
L_000001e149eab150 .extend/s 32, v000001e149ddaea0_0;
L_000001e149eac7d0 .arith/mult 32, L_000001e149eaae30, L_000001e149eab150;
L_000001e149eac190 .extend/s 32, L_000001e149eab3d0;
L_000001e149eacd70 .extend/s 32, v000001e149ddb580_0;
L_000001e149eabb50 .arith/mult 32, L_000001e149eac190, L_000001e149eacd70;
S_000001e149df8e70 .scope generate, "GROUP_LOOP[1]" "GROUP_LOOP[1]" 3 61, 3 61 0, S_000001e149dedaa0;
 .timescale 0 0;
P_000001e149d40050 .param/l "j" 0 3 61, +C4<01>;
S_000001e149df89c0 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149df8e70;
 .timescale 0 0;
P_000001e149defa60 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001000>;
P_000001e149defa98 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001100>;
P_000001e149defad0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149defb08 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dfa5e0 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149df89c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d40d10 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149df4340_0 .net/s "A_Im_c", 15 0, v000001e149df33a0_0;  1 drivers
v000001e149df42a0_0 .net/s "A_Real_c", 15 0, v000001e149df51a0_0;  1 drivers
v000001e149df4b60_0 .net/s "B_Im_c", 15 0, v000001e149df4c00_0;  1 drivers
v000001e149df3260_0 .net/s "B_Real_c", 15 0, v000001e149df47a0_0;  1 drivers
v000001e149df4d40_0 .net/s "Data_A_Im", 15 0, v000001e149dda360_0;  alias, 1 drivers
v000001e149df4ca0_0 .net/s "Data_A_Real", 15 0, v000001e149dddec0_0;  alias, 1 drivers
v000001e149df4e80_0 .net/s "Data_B_Im", 15 0, v000001e149dec670_0;  alias, 1 drivers
v000001e149df5100_0 .net/s "Data_B_Real", 15 0, v000001e149debe50_0;  alias, 1 drivers
v000001e149df34e0_0 .net/s "Inter_Im", 15 0, v000001e149df4fc0_0;  1 drivers
v000001e149df4520_0 .net/s "Inter_Real", 15 0, v000001e149df4660_0;  1 drivers
v000001e149df5560_0 .var/s "O_A_Im", 15 0;
v000001e149df5240_0 .var/s "O_A_Real", 15 0;
v000001e149df52e0_0 .var/s "O_B_Im", 15 0;
v000001e149df4160_0 .var/s "O_B_Real", 15 0;
v000001e149df5380_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e47498 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149df38a0_0 .net *"_ivl_4", 15 0, L_000001e149e47498;  1 drivers
L_000001e149e474e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149df43e0_0 .net *"_ivl_8", 15 0, L_000001e149e474e0;  1 drivers
v000001e149df5420_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eab830 .part L_000001e149e47b58, 16, 16;
L_000001e149eab8d0 .part L_000001e149e47b58, 0, 16;
L_000001e149eacc30 .arith/sub 16, L_000001e149e47498, v000001e149df4660_0;
L_000001e149eaa6b0 .arith/sub 16, L_000001e149e474e0, v000001e149df4fc0_0;
S_000001e149df94b0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dfa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149df1d20_0 .net/s "A_Im", 15 0, v000001e149dda360_0;  alias, 1 drivers
v000001e149df4f20_0 .net/s "A_Real", 15 0, v000001e149dddec0_0;  alias, 1 drivers
v000001e149df3760_0 .net/s "B_Im", 15 0, v000001e149df4fc0_0;  alias, 1 drivers
v000001e149df3620_0 .net/s "B_Real", 15 0, v000001e149df4660_0;  alias, 1 drivers
v000001e149df33a0_0 .var/s "O_Im", 15 0;
v000001e149df51a0_0 .var/s "O_Real", 15 0;
E_000001e149d40d50 .event anyedge, v000001e149dddec0_0, v000001e149df3620_0, v000001e149dda360_0, v000001e149df3760_0;
S_000001e149dfa770 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dfa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149df4ac0_0 .net/s "A_Im", 15 0, v000001e149dda360_0;  alias, 1 drivers
v000001e149df3f80_0 .net/s "A_Real", 15 0, v000001e149dddec0_0;  alias, 1 drivers
v000001e149df48e0_0 .net/s "B_Im", 15 0, L_000001e149eaa6b0;  1 drivers
v000001e149df3440_0 .net/s "B_Real", 15 0, L_000001e149eacc30;  1 drivers
v000001e149df4c00_0 .var/s "O_Im", 15 0;
v000001e149df47a0_0 .var/s "O_Real", 15 0;
E_000001e149d40450 .event anyedge, v000001e149dddec0_0, v000001e149df3440_0, v000001e149dda360_0, v000001e149df48e0_0;
S_000001e149df97d0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dfa5e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d40790 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149df5060_0 .net/s "A_Im", 15 0, L_000001e149eab8d0;  1 drivers
v000001e149df4700_0 .net/s "A_Real", 15 0, L_000001e149eab830;  1 drivers
v000001e149df4980_0 .net/s "B_Im", 15 0, v000001e149dec670_0;  alias, 1 drivers
v000001e149df3c60_0 .net/s "B_Real", 15 0, v000001e149debe50_0;  alias, 1 drivers
v000001e149df4fc0_0 .var/s "O_Im", 15 0;
v000001e149df4660_0 .var/s "O_Real", 15 0;
v000001e149df3d00_0 .net/s *"_ivl_0", 31 0, L_000001e149eabd30;  1 drivers
v000001e149df3b20_0 .net/s *"_ivl_12", 31 0, L_000001e149eab970;  1 drivers
v000001e149df4840_0 .net/s *"_ivl_14", 31 0, L_000001e149eab650;  1 drivers
v000001e149df4020_0 .net/s *"_ivl_18", 31 0, L_000001e149eac910;  1 drivers
v000001e149df40c0_0 .net/s *"_ivl_2", 31 0, L_000001e149eabe70;  1 drivers
v000001e149df4200_0 .net/s *"_ivl_20", 31 0, L_000001e149eacaf0;  1 drivers
v000001e149df36c0_0 .net/s *"_ivl_6", 31 0, L_000001e149eac050;  1 drivers
v000001e149df4de0_0 .net/s *"_ivl_8", 31 0, L_000001e149eaaf70;  1 drivers
v000001e149df3800_0 .net "temp_i_i", 31 0, L_000001e149eaabb0;  1 drivers
v000001e149df57e0_0 .net "temp_i_r", 31 0, L_000001e149eab6f0;  1 drivers
v000001e149df4a20_0 .net "temp_r_i", 31 0, L_000001e149eaa610;  1 drivers
v000001e149df39e0_0 .net "temp_r_r", 31 0, L_000001e149eac9b0;  1 drivers
E_000001e149d40b90 .event anyedge, v000001e149df39e0_0, v000001e149df3800_0, v000001e149df4a20_0, v000001e149df57e0_0;
L_000001e149eabd30 .extend/s 32, L_000001e149eab830;
L_000001e149eabe70 .extend/s 32, v000001e149debe50_0;
L_000001e149eac9b0 .arith/mult 32, L_000001e149eabd30, L_000001e149eabe70;
L_000001e149eac050 .extend/s 32, L_000001e149eab8d0;
L_000001e149eaaf70 .extend/s 32, v000001e149dec670_0;
L_000001e149eaabb0 .arith/mult 32, L_000001e149eac050, L_000001e149eaaf70;
L_000001e149eab970 .extend/s 32, L_000001e149eab830;
L_000001e149eab650 .extend/s 32, v000001e149dec670_0;
L_000001e149eaa610 .arith/mult 32, L_000001e149eab970, L_000001e149eab650;
L_000001e149eac910 .extend/s 32, L_000001e149eab8d0;
L_000001e149eacaf0 .extend/s 32, v000001e149debe50_0;
L_000001e149eab6f0 .arith/mult 32, L_000001e149eac910, L_000001e149eacaf0;
S_000001e149df8b50 .scope generate, "BF[1]" "BF[1]" 3 64, 3 64 0, S_000001e149df8e70;
 .timescale 0 0;
P_000001e149df0000 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001001>;
P_000001e149df0038 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001101>;
P_000001e149df0070 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000010>;
P_000001e149df00a8 .param/l "b" 0 3 64, +C4<01>;
S_000001e149df9960 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149df8b50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d40d90 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149df61e0_0 .net/s "A_Im_c", 15 0, v000001e149df54c0_0;  1 drivers
v000001e149df7900_0 .net/s "A_Real_c", 15 0, v000001e149df3940_0;  1 drivers
v000001e149df6b40_0 .net/s "B_Im_c", 15 0, v000001e149df5740_0;  1 drivers
v000001e149df6dc0_0 .net/s "B_Real_c", 15 0, v000001e149df5880_0;  1 drivers
v000001e149df7680_0 .net/s "Data_A_Im", 15 0, v000001e149dde460_0;  alias, 1 drivers
v000001e149df6140_0 .net/s "Data_A_Real", 15 0, v000001e149ddcde0_0;  alias, 1 drivers
v000001e149df6280_0 .net/s "Data_B_Im", 15 0, v000001e149decfd0_0;  alias, 1 drivers
v000001e149df65a0_0 .net/s "Data_B_Real", 15 0, v000001e149ded570_0;  alias, 1 drivers
v000001e149df6640_0 .net/s "Inter_Im", 15 0, v000001e149df31c0_0;  1 drivers
v000001e149df6e60_0 .net/s "Inter_Real", 15 0, v000001e149df7cc0_0;  1 drivers
v000001e149df6320_0 .var/s "O_A_Im", 15 0;
v000001e149df6780_0 .var/s "O_A_Real", 15 0;
v000001e149df7ea0_0 .var/s "O_B_Im", 15 0;
v000001e149df66e0_0 .var/s "O_B_Real", 15 0;
v000001e149df79a0_0 .net/s "Win", 31 0, L_000001e149e47be8;  alias, 1 drivers
L_000001e149e47528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149df6fa0_0 .net *"_ivl_4", 15 0, L_000001e149e47528;  1 drivers
L_000001e149e47570 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149df7a40_0 .net *"_ivl_8", 15 0, L_000001e149e47570;  1 drivers
v000001e149df7ae0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eaa930 .part L_000001e149e47be8, 16, 16;
L_000001e149eaa9d0 .part L_000001e149e47be8, 0, 16;
L_000001e149eaac50 .arith/sub 16, L_000001e149e47528, v000001e149df7cc0_0;
L_000001e149eaacf0 .arith/sub 16, L_000001e149e47570, v000001e149df31c0_0;
S_000001e149df9c80 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149df9960;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149df45c0_0 .net/s "A_Im", 15 0, v000001e149dde460_0;  alias, 1 drivers
v000001e149df3da0_0 .net/s "A_Real", 15 0, v000001e149ddcde0_0;  alias, 1 drivers
v000001e149df56a0_0 .net/s "B_Im", 15 0, v000001e149df31c0_0;  alias, 1 drivers
v000001e149df3a80_0 .net/s "B_Real", 15 0, v000001e149df7cc0_0;  alias, 1 drivers
v000001e149df54c0_0 .var/s "O_Im", 15 0;
v000001e149df3940_0 .var/s "O_Real", 15 0;
E_000001e149d40850 .event anyedge, v000001e149ddcde0_0, v000001e149df3a80_0, v000001e149dde460_0, v000001e149df56a0_0;
S_000001e149df8ce0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149df9960;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149df4480_0 .net/s "A_Im", 15 0, v000001e149dde460_0;  alias, 1 drivers
v000001e149df3300_0 .net/s "A_Real", 15 0, v000001e149ddcde0_0;  alias, 1 drivers
v000001e149df3bc0_0 .net/s "B_Im", 15 0, L_000001e149eaacf0;  1 drivers
v000001e149df5600_0 .net/s "B_Real", 15 0, L_000001e149eaac50;  1 drivers
v000001e149df5740_0 .var/s "O_Im", 15 0;
v000001e149df5880_0 .var/s "O_Real", 15 0;
E_000001e149d3fe90 .event anyedge, v000001e149ddcde0_0, v000001e149df5600_0, v000001e149dde460_0, v000001e149df3bc0_0;
S_000001e149df9000 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149df9960;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d40dd0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149df3580_0 .net/s "A_Im", 15 0, L_000001e149eaa9d0;  1 drivers
v000001e149df3ee0_0 .net/s "A_Real", 15 0, L_000001e149eaa930;  1 drivers
v000001e149df5920_0 .net/s "B_Im", 15 0, v000001e149decfd0_0;  alias, 1 drivers
v000001e149df3e40_0 .net/s "B_Real", 15 0, v000001e149ded570_0;  alias, 1 drivers
v000001e149df31c0_0 .var/s "O_Im", 15 0;
v000001e149df7cc0_0 .var/s "O_Real", 15 0;
v000001e149df63c0_0 .net/s *"_ivl_0", 31 0, L_000001e149eaba10;  1 drivers
v000001e149df7360_0 .net/s *"_ivl_12", 31 0, L_000001e149eabf10;  1 drivers
v000001e149df74a0_0 .net/s *"_ivl_14", 31 0, L_000001e149eabfb0;  1 drivers
v000001e149df7d60_0 .net/s *"_ivl_18", 31 0, L_000001e149eac870;  1 drivers
v000001e149df6d20_0 .net/s *"_ivl_2", 31 0, L_000001e149eabbf0;  1 drivers
v000001e149df7e00_0 .net/s *"_ivl_20", 31 0, L_000001e149eaa7f0;  1 drivers
v000001e149df7400_0 .net/s *"_ivl_6", 31 0, L_000001e149eac550;  1 drivers
v000001e149df7220_0 .net/s *"_ivl_8", 31 0, L_000001e149eabc90;  1 drivers
v000001e149df6820_0 .net "temp_i_i", 31 0, L_000001e149eabdd0;  1 drivers
v000001e149df7540_0 .net "temp_i_r", 31 0, L_000001e149eaa890;  1 drivers
v000001e149df75e0_0 .net "temp_r_i", 31 0, L_000001e149eac230;  1 drivers
v000001e149df6f00_0 .net "temp_r_r", 31 0, L_000001e149eaa750;  1 drivers
E_000001e149d3ff90 .event anyedge, v000001e149df6f00_0, v000001e149df6820_0, v000001e149df75e0_0, v000001e149df7540_0;
L_000001e149eaba10 .extend/s 32, L_000001e149eaa930;
L_000001e149eabbf0 .extend/s 32, v000001e149ded570_0;
L_000001e149eaa750 .arith/mult 32, L_000001e149eaba10, L_000001e149eabbf0;
L_000001e149eac550 .extend/s 32, L_000001e149eaa9d0;
L_000001e149eabc90 .extend/s 32, v000001e149decfd0_0;
L_000001e149eabdd0 .arith/mult 32, L_000001e149eac550, L_000001e149eabc90;
L_000001e149eabf10 .extend/s 32, L_000001e149eaa930;
L_000001e149eabfb0 .extend/s 32, v000001e149decfd0_0;
L_000001e149eac230 .arith/mult 32, L_000001e149eabf10, L_000001e149eabfb0;
L_000001e149eac870 .extend/s 32, L_000001e149eaa9d0;
L_000001e149eaa7f0 .extend/s 32, v000001e149ded570_0;
L_000001e149eaa890 .arith/mult 32, L_000001e149eac870, L_000001e149eaa7f0;
S_000001e149df9640 .scope generate, "BF[2]" "BF[2]" 3 64, 3 64 0, S_000001e149df8e70;
 .timescale 0 0;
P_000001e149def880 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001010>;
P_000001e149def8b8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001110>;
P_000001e149def8f0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000100>;
P_000001e149def928 .param/l "b" 0 3 64, +C4<010>;
S_000001e149df9e10 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149df9640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d3fe10 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149df5f60_0 .net/s "A_Im_c", 15 0, v000001e149df6500_0;  1 drivers
v000001e149df6000_0 .net/s "A_Real_c", 15 0, v000001e149df68c0_0;  1 drivers
v000001e149df60a0_0 .net/s "B_Im_c", 15 0, v000001e149df7b80_0;  1 drivers
v000001e149df86c0_0 .net/s "B_Real_c", 15 0, v000001e149df7c20_0;  1 drivers
v000001e149df84e0_0 .net/s "Data_A_Im", 15 0, v000001e149dddb00_0;  alias, 1 drivers
v000001e149df88a0_0 .net/s "Data_A_Real", 15 0, v000001e149dddba0_0;  alias, 1 drivers
v000001e149df8260_0 .net/s "Data_B_Im", 15 0, v000001e149deacd0_0;  alias, 1 drivers
v000001e149df81c0_0 .net/s "Data_B_Real", 15 0, v000001e149dea870_0;  alias, 1 drivers
v000001e149df8300_0 .net/s "Inter_Im", 15 0, v000001e149df6be0_0;  1 drivers
v000001e149df83a0_0 .net/s "Inter_Real", 15 0, v000001e149df5e20_0;  1 drivers
v000001e149df8620_0 .var/s "O_A_Im", 15 0;
v000001e149df8800_0 .var/s "O_A_Real", 15 0;
v000001e149df8440_0 .var/s "O_B_Im", 15 0;
v000001e149df8760_0 .var/s "O_B_Real", 15 0;
v000001e149df8580_0 .net/s "Win", 31 0, L_000001e149e47c78;  alias, 1 drivers
L_000001e149e475b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dfeb40_0 .net *"_ivl_4", 15 0, L_000001e149e475b8;  1 drivers
L_000001e149e47600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e00260_0 .net *"_ivl_8", 15 0, L_000001e149e47600;  1 drivers
v000001e149e009e0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eaceb0 .part L_000001e149e47c78, 16, 16;
L_000001e149ead630 .part L_000001e149e47c78, 0, 16;
L_000001e149eadb30 .arith/sub 16, L_000001e149e475b8, v000001e149df5e20_0;
L_000001e149eaecb0 .arith/sub 16, L_000001e149e47600, v000001e149df6be0_0;
S_000001e149df9fa0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149df9e10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149df7720_0 .net/s "A_Im", 15 0, v000001e149dddb00_0;  alias, 1 drivers
v000001e149df7040_0 .net/s "A_Real", 15 0, v000001e149dddba0_0;  alias, 1 drivers
v000001e149df6460_0 .net/s "B_Im", 15 0, v000001e149df6be0_0;  alias, 1 drivers
v000001e149df70e0_0 .net/s "B_Real", 15 0, v000001e149df5e20_0;  alias, 1 drivers
v000001e149df6500_0 .var/s "O_Im", 15 0;
v000001e149df68c0_0 .var/s "O_Real", 15 0;
E_000001e149d40f10 .event anyedge, v000001e149dddba0_0, v000001e149df70e0_0, v000001e149dddb00_0, v000001e149df6460_0;
S_000001e149dfa130 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149df9e10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149df7180_0 .net/s "A_Im", 15 0, v000001e149dddb00_0;  alias, 1 drivers
v000001e149df77c0_0 .net/s "A_Real", 15 0, v000001e149dddba0_0;  alias, 1 drivers
v000001e149df72c0_0 .net/s "B_Im", 15 0, L_000001e149eaecb0;  1 drivers
v000001e149df7860_0 .net/s "B_Real", 15 0, L_000001e149eadb30;  1 drivers
v000001e149df7b80_0 .var/s "O_Im", 15 0;
v000001e149df7c20_0 .var/s "O_Real", 15 0;
E_000001e149d41750 .event anyedge, v000001e149dddba0_0, v000001e149df7860_0, v000001e149dddb00_0, v000001e149df72c0_0;
S_000001e149dfe470 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149df9e10;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d41c10 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149df7f40_0 .net/s "A_Im", 15 0, L_000001e149ead630;  1 drivers
v000001e149df8120_0 .net/s "A_Real", 15 0, L_000001e149eaceb0;  1 drivers
v000001e149df5ce0_0 .net/s "B_Im", 15 0, v000001e149deacd0_0;  alias, 1 drivers
v000001e149df7fe0_0 .net/s "B_Real", 15 0, v000001e149dea870_0;  alias, 1 drivers
v000001e149df6be0_0 .var/s "O_Im", 15 0;
v000001e149df5e20_0 .var/s "O_Real", 15 0;
v000001e149df8080_0 .net/s *"_ivl_0", 31 0, L_000001e149eade50;  1 drivers
v000001e149df6960_0 .net/s *"_ivl_12", 31 0, L_000001e149eae030;  1 drivers
v000001e149df59c0_0 .net/s *"_ivl_14", 31 0, L_000001e149eaf430;  1 drivers
v000001e149df6a00_0 .net/s *"_ivl_18", 31 0, L_000001e149eaec10;  1 drivers
v000001e149df5a60_0 .net/s *"_ivl_2", 31 0, L_000001e149ead590;  1 drivers
v000001e149df5b00_0 .net/s *"_ivl_20", 31 0, L_000001e149ead090;  1 drivers
v000001e149df5ba0_0 .net/s *"_ivl_6", 31 0, L_000001e149ead9f0;  1 drivers
v000001e149df6aa0_0 .net/s *"_ivl_8", 31 0, L_000001e149eaf2f0;  1 drivers
v000001e149df6c80_0 .net "temp_i_i", 31 0, L_000001e149ead810;  1 drivers
v000001e149df5c40_0 .net "temp_i_r", 31 0, L_000001e149eada90;  1 drivers
v000001e149df5d80_0 .net "temp_r_i", 31 0, L_000001e149eaef30;  1 drivers
v000001e149df5ec0_0 .net "temp_r_r", 31 0, L_000001e149eaee90;  1 drivers
E_000001e149d41c50 .event anyedge, v000001e149df5ec0_0, v000001e149df6c80_0, v000001e149df5d80_0, v000001e149df5c40_0;
L_000001e149eade50 .extend/s 32, L_000001e149eaceb0;
L_000001e149ead590 .extend/s 32, v000001e149dea870_0;
L_000001e149eaee90 .arith/mult 32, L_000001e149eade50, L_000001e149ead590;
L_000001e149ead9f0 .extend/s 32, L_000001e149ead630;
L_000001e149eaf2f0 .extend/s 32, v000001e149deacd0_0;
L_000001e149ead810 .arith/mult 32, L_000001e149ead9f0, L_000001e149eaf2f0;
L_000001e149eae030 .extend/s 32, L_000001e149eaceb0;
L_000001e149eaf430 .extend/s 32, v000001e149deacd0_0;
L_000001e149eaef30 .arith/mult 32, L_000001e149eae030, L_000001e149eaf430;
L_000001e149eaec10 .extend/s 32, L_000001e149ead630;
L_000001e149ead090 .extend/s 32, v000001e149dea870_0;
L_000001e149eada90 .arith/mult 32, L_000001e149eaec10, L_000001e149ead090;
S_000001e149dfd1b0 .scope generate, "BF[3]" "BF[3]" 3 64, 3 64 0, S_000001e149df8e70;
 .timescale 0 0;
P_000001e149defb50 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000001011>;
P_000001e149defb88 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001111>;
P_000001e149defbc0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000110>;
P_000001e149defbf8 .param/l "b" 0 3 64, +C4<011>;
S_000001e149dfde30 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dfd1b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d41a50 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149dff4a0_0 .net/s "A_Im_c", 15 0, v000001e149dff5e0_0;  1 drivers
v000001e149dfed20_0 .net/s "A_Real_c", 15 0, v000001e149dff7c0_0;  1 drivers
v000001e149dffc20_0 .net/s "B_Im_c", 15 0, v000001e149dff720_0;  1 drivers
v000001e149dffa40_0 .net/s "B_Real_c", 15 0, v000001e149dffd60_0;  1 drivers
v000001e149dfefa0_0 .net/s "Data_A_Im", 15 0, v000001e149ddd9c0_0;  alias, 1 drivers
v000001e149dffea0_0 .net/s "Data_A_Real", 15 0, v000001e149dde960_0;  alias, 1 drivers
v000001e149dfedc0_0 .net/s "Data_B_Im", 15 0, v000001e149ded390_0;  alias, 1 drivers
v000001e149e006c0_0 .net/s "Data_B_Real", 15 0, v000001e149ded430_0;  alias, 1 drivers
v000001e149e003a0_0 .net/s "Inter_Im", 15 0, v000001e149e00da0_0;  1 drivers
v000001e149e00760_0 .net/s "Inter_Real", 15 0, v000001e149e001c0_0;  1 drivers
v000001e149e00800_0 .var/s "O_A_Im", 15 0;
v000001e149dff900_0 .var/s "O_A_Real", 15 0;
v000001e149e00b20_0 .var/s "O_B_Im", 15 0;
v000001e149e01020_0 .var/s "O_B_Real", 15 0;
v000001e149e00940_0 .net/s "Win", 31 0, L_000001e149e47d08;  alias, 1 drivers
L_000001e149e47648 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e01160_0 .net *"_ivl_4", 15 0, L_000001e149e47648;  1 drivers
L_000001e149e47690 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149dff180_0 .net *"_ivl_8", 15 0, L_000001e149e47690;  1 drivers
v000001e149dfef00_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eae5d0 .part L_000001e149e47d08, 16, 16;
L_000001e149eae670 .part L_000001e149e47d08, 0, 16;
L_000001e149eacf50 .arith/sub 16, L_000001e149e47648, v000001e149e001c0_0;
L_000001e149ead6d0 .arith/sub 16, L_000001e149e47690, v000001e149e00da0_0;
S_000001e149dfd660 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dfde30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149dff220_0 .net/s "A_Im", 15 0, v000001e149ddd9c0_0;  alias, 1 drivers
v000001e149dfeaa0_0 .net/s "A_Real", 15 0, v000001e149dde960_0;  alias, 1 drivers
v000001e149dff540_0 .net/s "B_Im", 15 0, v000001e149e00da0_0;  alias, 1 drivers
v000001e149e00120_0 .net/s "B_Real", 15 0, v000001e149e001c0_0;  alias, 1 drivers
v000001e149dff5e0_0 .var/s "O_Im", 15 0;
v000001e149dff7c0_0 .var/s "O_Real", 15 0;
E_000001e149d41790 .event anyedge, v000001e149dde960_0, v000001e149e00120_0, v000001e149ddd9c0_0, v000001e149dff540_0;
S_000001e149dfd020 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dfde30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e00620_0 .net/s "A_Im", 15 0, v000001e149ddd9c0_0;  alias, 1 drivers
v000001e149dfec80_0 .net/s "A_Real", 15 0, v000001e149dde960_0;  alias, 1 drivers
v000001e149dff400_0 .net/s "B_Im", 15 0, L_000001e149ead6d0;  1 drivers
v000001e149dfebe0_0 .net/s "B_Real", 15 0, L_000001e149eacf50;  1 drivers
v000001e149dff720_0 .var/s "O_Im", 15 0;
v000001e149dffd60_0 .var/s "O_Real", 15 0;
E_000001e149d41bd0 .event anyedge, v000001e149dde960_0, v000001e149dfebe0_0, v000001e149ddd9c0_0, v000001e149dff400_0;
S_000001e149dfd980 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dfde30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d41d90 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149e00a80_0 .net/s "A_Im", 15 0, L_000001e149eae670;  1 drivers
v000001e149dff680_0 .net/s "A_Real", 15 0, L_000001e149eae5d0;  1 drivers
v000001e149e008a0_0 .net/s "B_Im", 15 0, v000001e149ded390_0;  alias, 1 drivers
v000001e149dfff40_0 .net/s "B_Real", 15 0, v000001e149ded430_0;  alias, 1 drivers
v000001e149e00da0_0 .var/s "O_Im", 15 0;
v000001e149e001c0_0 .var/s "O_Real", 15 0;
v000001e149dff2c0_0 .net/s *"_ivl_0", 31 0, L_000001e149eadbd0;  1 drivers
v000001e149e00e40_0 .net/s *"_ivl_12", 31 0, L_000001e149eaf250;  1 drivers
v000001e149e00440_0 .net/s *"_ivl_14", 31 0, L_000001e149eadd10;  1 drivers
v000001e149dfffe0_0 .net/s *"_ivl_18", 31 0, L_000001e149eae850;  1 drivers
v000001e149e00ee0_0 .net/s *"_ivl_2", 31 0, L_000001e149eaefd0;  1 drivers
v000001e149e00300_0 .net/s *"_ivl_20", 31 0, L_000001e149eae8f0;  1 drivers
v000001e149dff860_0 .net/s *"_ivl_6", 31 0, L_000001e149eaf390;  1 drivers
v000001e149e004e0_0 .net/s *"_ivl_8", 31 0, L_000001e149eaed50;  1 drivers
v000001e149e00580_0 .net "temp_i_i", 31 0, L_000001e149eadc70;  1 drivers
v000001e149dffb80_0 .net "temp_i_r", 31 0, L_000001e149eaedf0;  1 drivers
v000001e149e00f80_0 .net "temp_r_i", 31 0, L_000001e149eaf070;  1 drivers
v000001e149dffcc0_0 .net "temp_r_r", 31 0, L_000001e149ead8b0;  1 drivers
E_000001e149d41990 .event anyedge, v000001e149dffcc0_0, v000001e149e00580_0, v000001e149e00f80_0, v000001e149dffb80_0;
L_000001e149eadbd0 .extend/s 32, L_000001e149eae5d0;
L_000001e149eaefd0 .extend/s 32, v000001e149ded430_0;
L_000001e149ead8b0 .arith/mult 32, L_000001e149eadbd0, L_000001e149eaefd0;
L_000001e149eaf390 .extend/s 32, L_000001e149eae670;
L_000001e149eaed50 .extend/s 32, v000001e149ded390_0;
L_000001e149eadc70 .arith/mult 32, L_000001e149eaf390, L_000001e149eaed50;
L_000001e149eaf250 .extend/s 32, L_000001e149eae5d0;
L_000001e149eadd10 .extend/s 32, v000001e149ded390_0;
L_000001e149eaf070 .arith/mult 32, L_000001e149eaf250, L_000001e149eadd10;
L_000001e149eae850 .extend/s 32, L_000001e149eae670;
L_000001e149eae8f0 .extend/s 32, v000001e149ded430_0;
L_000001e149eaedf0 .arith/mult 32, L_000001e149eae850, L_000001e149eae8f0;
S_000001e149dfdfc0 .scope generate, "STAGE_LOOP[3]" "STAGE_LOOP[3]" 3 57, 3 57 0, S_000001e149af9930;
 .timescale 0 0;
P_000001e149b4f2d0 .param/l "GROUP" 1 3 59, +C4<00000000000000000000000000000001>;
P_000001e149b4f308 .param/l "s" 0 3 57, +C4<011>;
S_000001e149dfe600 .scope generate, "GROUP_LOOP[0]" "GROUP_LOOP[0]" 3 61, 3 61 0, S_000001e149dfdfc0;
 .timescale 0 0;
P_000001e149d41810 .param/l "j" 0 3 61, +C4<00>;
S_000001e149dfe150 .scope generate, "BF[0]" "BF[0]" 3 64, 3 64 0, S_000001e149dfe600;
 .timescale 0 0;
P_000001e149df00f0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000000>;
P_000001e149df0128 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001000>;
P_000001e149df0160 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000000>;
P_000001e149df0198 .param/l "b" 0 3 64, +C4<00>;
S_000001e149dfce90 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dfe150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d41250 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149e035a0_0 .net/s "A_Im_c", 15 0, v000001e149dff0e0_0;  1 drivers
v000001e149e03000_0 .net/s "A_Real_c", 15 0, v000001e149e00d00_0;  1 drivers
v000001e149e01a20_0 .net/s "B_Im_c", 15 0, v000001e149dfea00_0;  1 drivers
v000001e149e026a0_0 .net/s "B_Real_c", 15 0, v000001e149e00080_0;  1 drivers
v000001e149e038c0_0 .net/s "Data_A_Im", 15 0, v000001e149de66d0_0;  alias, 1 drivers
v000001e149e02420_0 .net/s "Data_A_Real", 15 0, v000001e149de59b0_0;  alias, 1 drivers
v000001e149e021a0_0 .net/s "Data_B_Im", 15 0, v000001e149df5560_0;  alias, 1 drivers
v000001e149e03500_0 .net/s "Data_B_Real", 15 0, v000001e149df5240_0;  alias, 1 drivers
v000001e149e036e0_0 .net/s "Inter_Im", 15 0, v000001e149e018e0_0;  1 drivers
v000001e149e031e0_0 .net/s "Inter_Real", 15 0, v000001e149e02c40_0;  1 drivers
v000001e149e03780_0 .var/s "O_A_Im", 15 0;
v000001e149e02a60_0 .var/s "O_A_Real", 15 0;
v000001e149e03960_0 .var/s "O_B_Im", 15 0;
v000001e149e01980_0 .var/s "O_B_Real", 15 0;
v000001e149e029c0_0 .net/s "Win", 31 0, L_000001e149e47b58;  alias, 1 drivers
L_000001e149e476d8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e02ba0_0 .net *"_ivl_4", 15 0, L_000001e149e476d8;  1 drivers
L_000001e149e47720 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e024c0_0 .net *"_ivl_8", 15 0, L_000001e149e47720;  1 drivers
v000001e149e03320_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eadf90 .part L_000001e149e47b58, 16, 16;
L_000001e149eae2b0 .part L_000001e149e47b58, 0, 16;
L_000001e149eae710 .arith/sub 16, L_000001e149e476d8, v000001e149e02c40_0;
L_000001e149eae990 .arith/sub 16, L_000001e149e47720, v000001e149e018e0_0;
S_000001e149dfe790 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dfce90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e00bc0_0 .net/s "A_Im", 15 0, v000001e149de66d0_0;  alias, 1 drivers
v000001e149e00c60_0 .net/s "A_Real", 15 0, v000001e149de59b0_0;  alias, 1 drivers
v000001e149dff040_0 .net/s "B_Im", 15 0, v000001e149e018e0_0;  alias, 1 drivers
v000001e149dfee60_0 .net/s "B_Real", 15 0, v000001e149e02c40_0;  alias, 1 drivers
v000001e149dff0e0_0 .var/s "O_Im", 15 0;
v000001e149e00d00_0 .var/s "O_Real", 15 0;
E_000001e149d41cd0 .event anyedge, v000001e149de59b0_0, v000001e149dfee60_0, v000001e149de66d0_0, v000001e149dff040_0;
S_000001e149dfe2e0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dfce90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e010c0_0 .net/s "A_Im", 15 0, v000001e149de66d0_0;  alias, 1 drivers
v000001e149dff360_0 .net/s "A_Real", 15 0, v000001e149de59b0_0;  alias, 1 drivers
v000001e149dff9a0_0 .net/s "B_Im", 15 0, L_000001e149eae990;  1 drivers
v000001e149dffae0_0 .net/s "B_Real", 15 0, L_000001e149eae710;  1 drivers
v000001e149dfea00_0 .var/s "O_Im", 15 0;
v000001e149e00080_0 .var/s "O_Real", 15 0;
E_000001e149d41110 .event anyedge, v000001e149de59b0_0, v000001e149dffae0_0, v000001e149de66d0_0, v000001e149dff9a0_0;
S_000001e149dfd7f0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dfce90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d41410 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149dffe00_0 .net/s "A_Im", 15 0, L_000001e149eae2b0;  1 drivers
v000001e149e02740_0 .net/s "A_Real", 15 0, L_000001e149eadf90;  1 drivers
v000001e149e02060_0 .net/s "B_Im", 15 0, v000001e149df5560_0;  alias, 1 drivers
v000001e149e02d80_0 .net/s "B_Real", 15 0, v000001e149df5240_0;  alias, 1 drivers
v000001e149e018e0_0 .var/s "O_Im", 15 0;
v000001e149e02c40_0 .var/s "O_Real", 15 0;
v000001e149e02880_0 .net/s *"_ivl_0", 31 0, L_000001e149eaf4d0;  1 drivers
v000001e149e02920_0 .net/s *"_ivl_12", 31 0, L_000001e149eae0d0;  1 drivers
v000001e149e01d40_0 .net/s *"_ivl_14", 31 0, L_000001e149eae210;  1 drivers
v000001e149e01fc0_0 .net/s *"_ivl_18", 31 0, L_000001e149eae7b0;  1 drivers
v000001e149e02ce0_0 .net/s *"_ivl_2", 31 0, L_000001e149eadef0;  1 drivers
v000001e149e02e20_0 .net/s *"_ivl_20", 31 0, L_000001e149eaf110;  1 drivers
v000001e149e02380_0 .net/s *"_ivl_6", 31 0, L_000001e149eae170;  1 drivers
v000001e149e03640_0 .net/s *"_ivl_8", 31 0, L_000001e149eaddb0;  1 drivers
v000001e149e03460_0 .net "temp_i_i", 31 0, L_000001e149eaf570;  1 drivers
v000001e149e02ec0_0 .net "temp_i_r", 31 0, L_000001e149eaf1b0;  1 drivers
v000001e149e01840_0 .net "temp_r_i", 31 0, L_000001e149eae530;  1 drivers
v000001e149e02f60_0 .net "temp_r_r", 31 0, L_000001e149ead770;  1 drivers
E_000001e149d41350 .event anyedge, v000001e149e02f60_0, v000001e149e03460_0, v000001e149e01840_0, v000001e149e02ec0_0;
L_000001e149eaf4d0 .extend/s 32, L_000001e149eadf90;
L_000001e149eadef0 .extend/s 32, v000001e149df5240_0;
L_000001e149ead770 .arith/mult 32, L_000001e149eaf4d0, L_000001e149eadef0;
L_000001e149eae170 .extend/s 32, L_000001e149eae2b0;
L_000001e149eaddb0 .extend/s 32, v000001e149df5560_0;
L_000001e149eaf570 .arith/mult 32, L_000001e149eae170, L_000001e149eaddb0;
L_000001e149eae0d0 .extend/s 32, L_000001e149eadf90;
L_000001e149eae210 .extend/s 32, v000001e149df5560_0;
L_000001e149eae530 .arith/mult 32, L_000001e149eae0d0, L_000001e149eae210;
L_000001e149eae7b0 .extend/s 32, L_000001e149eae2b0;
L_000001e149eaf110 .extend/s 32, v000001e149df5240_0;
L_000001e149eaf1b0 .arith/mult 32, L_000001e149eae7b0, L_000001e149eaf110;
S_000001e149dfd340 .scope generate, "BF[1]" "BF[1]" 3 64, 3 64 0, S_000001e149dfe600;
 .timescale 0 0;
P_000001e149def970 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000001>;
P_000001e149def9a8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001001>;
P_000001e149def9e0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000001>;
P_000001e149defa18 .param/l "b" 0 3 64, +C4<01>;
S_000001e149dfd4d0 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dfd340;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d41310 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149e05300_0 .net/s "A_Im_c", 15 0, v000001e149e03280_0;  1 drivers
v000001e149e054e0_0 .net/s "A_Real_c", 15 0, v000001e149e03820_0;  1 drivers
v000001e149e04900_0 .net/s "B_Im_c", 15 0, v000001e149e02b00_0;  1 drivers
v000001e149e045e0_0 .net/s "B_Real_c", 15 0, v000001e149e033c0_0;  1 drivers
v000001e149e04680_0 .net/s "Data_A_Im", 15 0, v000001e149de86b0_0;  alias, 1 drivers
v000001e149e04a40_0 .net/s "Data_A_Real", 15 0, v000001e149de8930_0;  alias, 1 drivers
v000001e149e05c60_0 .net/s "Data_B_Im", 15 0, v000001e149df6320_0;  alias, 1 drivers
v000001e149e05f80_0 .net/s "Data_B_Real", 15 0, v000001e149df6780_0;  alias, 1 drivers
v000001e149e05a80_0 .net/s "Inter_Im", 15 0, v000001e149e02240_0;  1 drivers
v000001e149e05d00_0 .net/s "Inter_Real", 15 0, v000001e149e013e0_0;  1 drivers
v000001e149e03f00_0 .var/s "O_A_Im", 15 0;
v000001e149e05e40_0 .var/s "O_A_Real", 15 0;
v000001e149e042c0_0 .var/s "O_B_Im", 15 0;
v000001e149e05760_0 .var/s "O_B_Real", 15 0;
v000001e149e04cc0_0 .net/s "Win", 31 0, L_000001e149e47ba0;  alias, 1 drivers
L_000001e149e47768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e06020_0 .net *"_ivl_4", 15 0, L_000001e149e47768;  1 drivers
L_000001e149e477b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e05b20_0 .net *"_ivl_8", 15 0, L_000001e149e477b0;  1 drivers
v000001e149e04720_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149ead310 .part L_000001e149e47ba0, 16, 16;
L_000001e149ead3b0 .part L_000001e149e47ba0, 0, 16;
L_000001e149ead450 .arith/sub 16, L_000001e149e47768, v000001e149e013e0_0;
L_000001e149ead4f0 .arith/sub 16, L_000001e149e477b0, v000001e149e02240_0;
S_000001e149dfdb10 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dfd4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e01f20_0 .net/s "A_Im", 15 0, v000001e149de86b0_0;  alias, 1 drivers
v000001e149e01700_0 .net/s "A_Real", 15 0, v000001e149de8930_0;  alias, 1 drivers
v000001e149e027e0_0 .net/s "B_Im", 15 0, v000001e149e02240_0;  alias, 1 drivers
v000001e149e017a0_0 .net/s "B_Real", 15 0, v000001e149e013e0_0;  alias, 1 drivers
v000001e149e03280_0 .var/s "O_Im", 15 0;
v000001e149e03820_0 .var/s "O_Real", 15 0;
E_000001e149d41b10 .event anyedge, v000001e149de8930_0, v000001e149e017a0_0, v000001e149de86b0_0, v000001e149e027e0_0;
S_000001e149dfc9e0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dfd4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e02600_0 .net/s "A_Im", 15 0, v000001e149de86b0_0;  alias, 1 drivers
v000001e149e01ac0_0 .net/s "A_Real", 15 0, v000001e149de8930_0;  alias, 1 drivers
v000001e149e01200_0 .net/s "B_Im", 15 0, L_000001e149ead4f0;  1 drivers
v000001e149e01340_0 .net/s "B_Real", 15 0, L_000001e149ead450;  1 drivers
v000001e149e02b00_0 .var/s "O_Im", 15 0;
v000001e149e033c0_0 .var/s "O_Real", 15 0;
E_000001e149d413d0 .event anyedge, v000001e149de8930_0, v000001e149e01340_0, v000001e149de86b0_0, v000001e149e01200_0;
S_000001e149dfcb70 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dfd4d0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d41150 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149e02100_0 .net/s "A_Im", 15 0, L_000001e149ead3b0;  1 drivers
v000001e149e030a0_0 .net/s "A_Real", 15 0, L_000001e149ead310;  1 drivers
v000001e149e012a0_0 .net/s "B_Im", 15 0, v000001e149df6320_0;  alias, 1 drivers
v000001e149e03140_0 .net/s "B_Real", 15 0, v000001e149df6780_0;  alias, 1 drivers
v000001e149e02240_0 .var/s "O_Im", 15 0;
v000001e149e013e0_0 .var/s "O_Real", 15 0;
v000001e149e022e0_0 .net/s *"_ivl_0", 31 0, L_000001e149ead950;  1 drivers
v000001e149e01480_0 .net/s *"_ivl_12", 31 0, L_000001e149eaead0;  1 drivers
v000001e149e01520_0 .net/s *"_ivl_14", 31 0, L_000001e149eacff0;  1 drivers
v000001e149e015c0_0 .net/s *"_ivl_18", 31 0, L_000001e149ead130;  1 drivers
v000001e149e02560_0 .net/s *"_ivl_2", 31 0, L_000001e149eae350;  1 drivers
v000001e149e01660_0 .net/s *"_ivl_20", 31 0, L_000001e149ead1d0;  1 drivers
v000001e149e01b60_0 .net/s *"_ivl_6", 31 0, L_000001e149eae3f0;  1 drivers
v000001e149e01de0_0 .net/s *"_ivl_8", 31 0, L_000001e149eae490;  1 drivers
v000001e149e01c00_0 .net "temp_i_i", 31 0, L_000001e149eaea30;  1 drivers
v000001e149e01ca0_0 .net "temp_i_r", 31 0, L_000001e149ead270;  1 drivers
v000001e149e01e80_0 .net "temp_r_i", 31 0, L_000001e149eaeb70;  1 drivers
v000001e149e05440_0 .net "temp_r_r", 31 0, L_000001e149eace10;  1 drivers
E_000001e149d414d0 .event anyedge, v000001e149e05440_0, v000001e149e01c00_0, v000001e149e01e80_0, v000001e149e01ca0_0;
L_000001e149ead950 .extend/s 32, L_000001e149ead310;
L_000001e149eae350 .extend/s 32, v000001e149df6780_0;
L_000001e149eace10 .arith/mult 32, L_000001e149ead950, L_000001e149eae350;
L_000001e149eae3f0 .extend/s 32, L_000001e149ead3b0;
L_000001e149eae490 .extend/s 32, v000001e149df6320_0;
L_000001e149eaea30 .arith/mult 32, L_000001e149eae3f0, L_000001e149eae490;
L_000001e149eaead0 .extend/s 32, L_000001e149ead310;
L_000001e149eacff0 .extend/s 32, v000001e149df6320_0;
L_000001e149eaeb70 .arith/mult 32, L_000001e149eaead0, L_000001e149eacff0;
L_000001e149ead130 .extend/s 32, L_000001e149ead3b0;
L_000001e149ead1d0 .extend/s 32, v000001e149df6780_0;
L_000001e149ead270 .arith/mult 32, L_000001e149ead130, L_000001e149ead1d0;
S_000001e149dfcd00 .scope generate, "BF[2]" "BF[2]" 3 64, 3 64 0, S_000001e149dfe600;
 .timescale 0 0;
P_000001e149defc40 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000010>;
P_000001e149defc78 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001010>;
P_000001e149defcb0 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000010>;
P_000001e149defce8 .param/l "b" 0 3 64, +C4<010>;
S_000001e149dfdca0 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149dfcd00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d40fd0 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149e03d20_0 .net/s "A_Im_c", 15 0, v000001e149e06160_0;  1 drivers
v000001e149e03dc0_0 .net/s "A_Real_c", 15 0, v000001e149e04f40_0;  1 drivers
v000001e149e04ea0_0 .net/s "B_Im_c", 15 0, v000001e149e05620_0;  1 drivers
v000001e149e053a0_0 .net/s "B_Real_c", 15 0, v000001e149e04b80_0;  1 drivers
v000001e149e04360_0 .net/s "Data_A_Im", 15 0, v000001e149df16e0_0;  alias, 1 drivers
v000001e149e058a0_0 .net/s "Data_A_Real", 15 0, v000001e149df2ae0_0;  alias, 1 drivers
v000001e149e03e60_0 .net/s "Data_B_Im", 15 0, v000001e149df8620_0;  alias, 1 drivers
v000001e149e051c0_0 .net/s "Data_B_Real", 15 0, v000001e149df8800_0;  alias, 1 drivers
v000001e149e03fa0_0 .net/s "Inter_Im", 15 0, v000001e149e03be0_0;  1 drivers
v000001e149e04040_0 .net/s "Inter_Real", 15 0, v000001e149e04220_0;  1 drivers
v000001e149e040e0_0 .var/s "O_A_Im", 15 0;
v000001e149e05260_0 .var/s "O_A_Real", 15 0;
v000001e149e04400_0 .var/s "O_B_Im", 15 0;
v000001e149e044a0_0 .var/s "O_B_Real", 15 0;
v000001e149e04540_0 .net/s "Win", 31 0, L_000001e149e47be8;  alias, 1 drivers
L_000001e149e477f8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e063e0_0 .net *"_ivl_4", 15 0, L_000001e149e477f8;  1 drivers
L_000001e149e47840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e067a0_0 .net *"_ivl_8", 15 0, L_000001e149e47840;  1 drivers
v000001e149e06480_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eb19b0 .part L_000001e149e47be8, 16, 16;
L_000001e149eb12d0 .part L_000001e149e47be8, 0, 16;
L_000001e149eb1d70 .arith/sub 16, L_000001e149e477f8, v000001e149e04220_0;
L_000001e149eb0a10 .arith/sub 16, L_000001e149e47840, v000001e149e03be0_0;
S_000001e149e091e0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149dfdca0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e04d60_0 .net/s "A_Im", 15 0, v000001e149df16e0_0;  alias, 1 drivers
v000001e149e05580_0 .net/s "A_Real", 15 0, v000001e149df2ae0_0;  alias, 1 drivers
v000001e149e03a00_0 .net/s "B_Im", 15 0, v000001e149e03be0_0;  alias, 1 drivers
v000001e149e047c0_0 .net/s "B_Real", 15 0, v000001e149e04220_0;  alias, 1 drivers
v000001e149e06160_0 .var/s "O_Im", 15 0;
v000001e149e04f40_0 .var/s "O_Real", 15 0;
E_000001e149d41710 .event anyedge, v000001e149df2ae0_0, v000001e149e047c0_0, v000001e149df16e0_0, v000001e149e03a00_0;
S_000001e149e0b760 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149dfdca0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e05080_0 .net/s "A_Im", 15 0, v000001e149df16e0_0;  alias, 1 drivers
v000001e149e05ee0_0 .net/s "A_Real", 15 0, v000001e149df2ae0_0;  alias, 1 drivers
v000001e149e05940_0 .net/s "B_Im", 15 0, L_000001e149eb0a10;  1 drivers
v000001e149e059e0_0 .net/s "B_Real", 15 0, L_000001e149eb1d70;  1 drivers
v000001e149e05620_0 .var/s "O_Im", 15 0;
v000001e149e04b80_0 .var/s "O_Real", 15 0;
E_000001e149d41890 .event anyedge, v000001e149df2ae0_0, v000001e149e059e0_0, v000001e149df16e0_0, v000001e149e05940_0;
S_000001e149e0a7c0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149dfdca0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d41010 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149e056c0_0 .net/s "A_Im", 15 0, L_000001e149eb12d0;  1 drivers
v000001e149e05da0_0 .net/s "A_Real", 15 0, L_000001e149eb19b0;  1 drivers
v000001e149e05800_0 .net/s "B_Im", 15 0, v000001e149df8620_0;  alias, 1 drivers
v000001e149e05bc0_0 .net/s "B_Real", 15 0, v000001e149df8800_0;  alias, 1 drivers
v000001e149e03be0_0 .var/s "O_Im", 15 0;
v000001e149e04220_0 .var/s "O_Real", 15 0;
v000001e149e04860_0 .net/s *"_ivl_0", 31 0, L_000001e149eb1550;  1 drivers
v000001e149e049a0_0 .net/s *"_ivl_12", 31 0, L_000001e149eafe30;  1 drivers
v000001e149e04ae0_0 .net/s *"_ivl_14", 31 0, L_000001e149eafed0;  1 drivers
v000001e149e04180_0 .net/s *"_ivl_18", 31 0, L_000001e149eb0d30;  1 drivers
v000001e149e04c20_0 .net/s *"_ivl_2", 31 0, L_000001e149eb15f0;  1 drivers
v000001e149e060c0_0 .net/s *"_ivl_20", 31 0, L_000001e149eaf9d0;  1 drivers
v000001e149e04e00_0 .net/s *"_ivl_6", 31 0, L_000001e149eb1230;  1 drivers
v000001e149e03aa0_0 .net/s *"_ivl_8", 31 0, L_000001e149eb1870;  1 drivers
v000001e149e04fe0_0 .net "temp_i_i", 31 0, L_000001e149eb0970;  1 drivers
v000001e149e03b40_0 .net "temp_i_r", 31 0, L_000001e149eaff70;  1 drivers
v000001e149e03c80_0 .net "temp_r_i", 31 0, L_000001e149eb1910;  1 drivers
v000001e149e05120_0 .net "temp_r_r", 31 0, L_000001e149eb1050;  1 drivers
E_000001e149d41490 .event anyedge, v000001e149e05120_0, v000001e149e04fe0_0, v000001e149e03c80_0, v000001e149e03b40_0;
L_000001e149eb1550 .extend/s 32, L_000001e149eb19b0;
L_000001e149eb15f0 .extend/s 32, v000001e149df8800_0;
L_000001e149eb1050 .arith/mult 32, L_000001e149eb1550, L_000001e149eb15f0;
L_000001e149eb1230 .extend/s 32, L_000001e149eb12d0;
L_000001e149eb1870 .extend/s 32, v000001e149df8620_0;
L_000001e149eb0970 .arith/mult 32, L_000001e149eb1230, L_000001e149eb1870;
L_000001e149eafe30 .extend/s 32, L_000001e149eb19b0;
L_000001e149eafed0 .extend/s 32, v000001e149df8620_0;
L_000001e149eb1910 .arith/mult 32, L_000001e149eafe30, L_000001e149eafed0;
L_000001e149eb0d30 .extend/s 32, L_000001e149eb12d0;
L_000001e149eaf9d0 .extend/s 32, v000001e149df8800_0;
L_000001e149eaff70 .arith/mult 32, L_000001e149eb0d30, L_000001e149eaf9d0;
S_000001e149e0ae00 .scope generate, "BF[3]" "BF[3]" 3 64, 3 64 0, S_000001e149dfe600;
 .timescale 0 0;
P_000001e149df01e0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000011>;
P_000001e149df0218 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001011>;
P_000001e149df0250 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000011>;
P_000001e149df0288 .param/l "b" 0 3 64, +C4<011>;
S_000001e149e0aae0 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149e0ae00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d41d50 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149e12a90_0 .net/s "A_Im_c", 15 0, v000001e149e06340_0;  1 drivers
v000001e149e13530_0 .net/s "A_Real_c", 15 0, v000001e149e06660_0;  1 drivers
v000001e149e12270_0 .net/s "B_Im_c", 15 0, v000001e149e13fd0_0;  1 drivers
v000001e149e11af0_0 .net/s "B_Real_c", 15 0, v000001e149e13a30_0;  1 drivers
v000001e149e135d0_0 .net/s "Data_A_Im", 15 0, v000001e149df0d80_0;  alias, 1 drivers
v000001e149e13030_0 .net/s "Data_A_Real", 15 0, v000001e149df0e20_0;  alias, 1 drivers
v000001e149e13170_0 .net/s "Data_B_Im", 15 0, v000001e149e00800_0;  alias, 1 drivers
v000001e149e12770_0 .net/s "Data_B_Real", 15 0, v000001e149dff900_0;  alias, 1 drivers
v000001e149e128b0_0 .net/s "Inter_Im", 15 0, v000001e149e121d0_0;  1 drivers
v000001e149e13670_0 .net/s "Inter_Real", 15 0, v000001e149e11ff0_0;  1 drivers
v000001e149e13710_0 .var/s "O_A_Im", 15 0;
v000001e149e12c70_0 .var/s "O_A_Real", 15 0;
v000001e149e13e90_0 .var/s "O_B_Im", 15 0;
v000001e149e13d50_0 .var/s "O_B_Real", 15 0;
v000001e149e137b0_0 .net/s "Win", 31 0, L_000001e149e47c30;  alias, 1 drivers
L_000001e149e47888 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e12130_0 .net *"_ivl_4", 15 0, L_000001e149e47888;  1 drivers
L_000001e149e478d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e12310_0 .net *"_ivl_8", 15 0, L_000001e149e478d0;  1 drivers
v000001e149e12450_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eb1730 .part L_000001e149e47c30, 16, 16;
L_000001e149eb1af0 .part L_000001e149e47c30, 0, 16;
L_000001e149eafa70 .arith/sub 16, L_000001e149e47888, v000001e149e11ff0_0;
L_000001e149eb00b0 .arith/sub 16, L_000001e149e478d0, v000001e149e121d0_0;
S_000001e149e09e60 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149e0aae0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e06840_0 .net/s "A_Im", 15 0, v000001e149df0d80_0;  alias, 1 drivers
v000001e149e068e0_0 .net/s "A_Real", 15 0, v000001e149df0e20_0;  alias, 1 drivers
v000001e149e06520_0 .net/s "B_Im", 15 0, v000001e149e121d0_0;  alias, 1 drivers
v000001e149e065c0_0 .net/s "B_Real", 15 0, v000001e149e11ff0_0;  alias, 1 drivers
v000001e149e06340_0 .var/s "O_Im", 15 0;
v000001e149e06660_0 .var/s "O_Real", 15 0;
E_000001e149d41950 .event anyedge, v000001e149df0e20_0, v000001e149e065c0_0, v000001e149df0d80_0, v000001e149e06520_0;
S_000001e149e0a950 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149e0aae0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e06700_0 .net/s "A_Im", 15 0, v000001e149df0d80_0;  alias, 1 drivers
v000001e149e06200_0 .net/s "A_Real", 15 0, v000001e149df0e20_0;  alias, 1 drivers
v000001e149e062a0_0 .net/s "B_Im", 15 0, L_000001e149eb00b0;  1 drivers
v000001e149e13cb0_0 .net/s "B_Real", 15 0, L_000001e149eafa70;  1 drivers
v000001e149e13fd0_0 .var/s "O_Im", 15 0;
v000001e149e13a30_0 .var/s "O_Real", 15 0;
E_000001e149d41850 .event anyedge, v000001e149df0e20_0, v000001e149e13cb0_0, v000001e149df0d80_0, v000001e149e062a0_0;
S_000001e149e09ff0 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149e0aae0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d41090 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149e12bd0_0 .net/s "A_Im", 15 0, L_000001e149eb1af0;  1 drivers
v000001e149e123b0_0 .net/s "A_Real", 15 0, L_000001e149eb1730;  1 drivers
v000001e149e12630_0 .net/s "B_Im", 15 0, v000001e149e00800_0;  alias, 1 drivers
v000001e149e13ad0_0 .net/s "B_Real", 15 0, v000001e149dff900_0;  alias, 1 drivers
v000001e149e121d0_0 .var/s "O_Im", 15 0;
v000001e149e11ff0_0 .var/s "O_Real", 15 0;
v000001e149e13b70_0 .net/s *"_ivl_0", 31 0, L_000001e149eb1690;  1 drivers
v000001e149e12f90_0 .net/s *"_ivl_12", 31 0, L_000001e149eb1a50;  1 drivers
v000001e149e11e10_0 .net/s *"_ivl_14", 31 0, L_000001e149eb0dd0;  1 drivers
v000001e149e11cd0_0 .net/s *"_ivl_18", 31 0, L_000001e149eb0ab0;  1 drivers
v000001e149e13490_0 .net/s *"_ivl_2", 31 0, L_000001e149eafd90;  1 drivers
v000001e149e12e50_0 .net/s *"_ivl_20", 31 0, L_000001e149eb0c90;  1 drivers
v000001e149e12090_0 .net/s *"_ivl_6", 31 0, L_000001e149eaf610;  1 drivers
v000001e149e130d0_0 .net/s *"_ivl_8", 31 0, L_000001e149eb0330;  1 drivers
v000001e149e12db0_0 .net "temp_i_i", 31 0, L_000001e149eaf7f0;  1 drivers
v000001e149e12590_0 .net "temp_i_r", 31 0, L_000001e149eb0e70;  1 drivers
v000001e149e13c10_0 .net "temp_r_i", 31 0, L_000001e149eb0010;  1 drivers
v000001e149e126d0_0 .net "temp_r_r", 31 0, L_000001e149eb0150;  1 drivers
E_000001e149d41450 .event anyedge, v000001e149e126d0_0, v000001e149e12db0_0, v000001e149e13c10_0, v000001e149e12590_0;
L_000001e149eb1690 .extend/s 32, L_000001e149eb1730;
L_000001e149eafd90 .extend/s 32, v000001e149dff900_0;
L_000001e149eb0150 .arith/mult 32, L_000001e149eb1690, L_000001e149eafd90;
L_000001e149eaf610 .extend/s 32, L_000001e149eb1af0;
L_000001e149eb0330 .extend/s 32, v000001e149e00800_0;
L_000001e149eaf7f0 .arith/mult 32, L_000001e149eaf610, L_000001e149eb0330;
L_000001e149eb1a50 .extend/s 32, L_000001e149eb1730;
L_000001e149eb0dd0 .extend/s 32, v000001e149e00800_0;
L_000001e149eb0010 .arith/mult 32, L_000001e149eb1a50, L_000001e149eb0dd0;
L_000001e149eb0ab0 .extend/s 32, L_000001e149eb1af0;
L_000001e149eb0c90 .extend/s 32, v000001e149dff900_0;
L_000001e149eb0e70 .arith/mult 32, L_000001e149eb0ab0, L_000001e149eb0c90;
S_000001e149e08ec0 .scope generate, "BF[4]" "BF[4]" 3 64, 3 64 0, S_000001e149dfe600;
 .timescale 0 0;
P_000001e149df02d0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000100>;
P_000001e149df0308 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001100>;
P_000001e149df0340 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000100>;
P_000001e149df0378 .param/l "b" 0 3 64, +C4<0100>;
S_000001e149e09b40 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149e08ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d40e10 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149e14d90_0 .net/s "A_Im_c", 15 0, v000001e149e13df0_0;  1 drivers
v000001e149e15dd0_0 .net/s "A_Real_c", 15 0, v000001e149e13350_0;  1 drivers
v000001e149e169b0_0 .net/s "B_Im_c", 15 0, v000001e149e14070_0;  1 drivers
v000001e149e15790_0 .net/s "B_Real_c", 15 0, v000001e149e129f0_0;  1 drivers
v000001e149e15970_0 .net/s "Data_A_Im", 15 0, v000001e149de6310_0;  alias, 1 drivers
v000001e149e15a10_0 .net/s "Data_A_Real", 15 0, v000001e149de5690_0;  alias, 1 drivers
v000001e149e15e70_0 .net/s "Data_B_Im", 15 0, v000001e149df52e0_0;  alias, 1 drivers
v000001e149e14930_0 .net/s "Data_B_Real", 15 0, v000001e149df4160_0;  alias, 1 drivers
v000001e149e156f0_0 .net/s "Inter_Im", 15 0, v000001e149e11b90_0;  1 drivers
v000001e149e15ab0_0 .net/s "Inter_Real", 15 0, v000001e149e13210_0;  1 drivers
v000001e149e15bf0_0 .var/s "O_A_Im", 15 0;
v000001e149e14e30_0 .var/s "O_A_Real", 15 0;
v000001e149e150b0_0 .var/s "O_B_Im", 15 0;
v000001e149e16190_0 .var/s "O_B_Real", 15 0;
v000001e149e15f10_0 .net/s "Win", 31 0, L_000001e149e47c78;  alias, 1 drivers
L_000001e149e47918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e15c90_0 .net *"_ivl_4", 15 0, L_000001e149e47918;  1 drivers
L_000001e149e47960 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e14b10_0 .net *"_ivl_8", 15 0, L_000001e149e47960;  1 drivers
v000001e149e147f0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eb1cd0 .part L_000001e149e47c78, 16, 16;
L_000001e149eaf6b0 .part L_000001e149e47c78, 0, 16;
L_000001e149eb0fb0 .arith/sub 16, L_000001e149e47918, v000001e149e13210_0;
L_000001e149eb0470 .arith/sub 16, L_000001e149e47960, v000001e149e11b90_0;
S_000001e149e0c250 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149e09b40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e12810_0 .net/s "A_Im", 15 0, v000001e149de6310_0;  alias, 1 drivers
v000001e149e133f0_0 .net/s "A_Real", 15 0, v000001e149de5690_0;  alias, 1 drivers
v000001e149e141b0_0 .net/s "B_Im", 15 0, v000001e149e11b90_0;  alias, 1 drivers
v000001e149e12d10_0 .net/s "B_Real", 15 0, v000001e149e13210_0;  alias, 1 drivers
v000001e149e13df0_0 .var/s "O_Im", 15 0;
v000001e149e13350_0 .var/s "O_Real", 15 0;
E_000001e149d41ad0 .event anyedge, v000001e149de5690_0, v000001e149e12d10_0, v000001e149de6310_0, v000001e149e141b0_0;
S_000001e149e0a4a0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149e09b40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e11c30_0 .net/s "A_Im", 15 0, v000001e149de6310_0;  alias, 1 drivers
v000001e149e124f0_0 .net/s "A_Real", 15 0, v000001e149de5690_0;  alias, 1 drivers
v000001e149e13f30_0 .net/s "B_Im", 15 0, L_000001e149eb0470;  1 drivers
v000001e149e12950_0 .net/s "B_Real", 15 0, L_000001e149eb0fb0;  1 drivers
v000001e149e14070_0 .var/s "O_Im", 15 0;
v000001e149e129f0_0 .var/s "O_Real", 15 0;
E_000001e149d40e50 .event anyedge, v000001e149de5690_0, v000001e149e12950_0, v000001e149de6310_0, v000001e149e13f30_0;
S_000001e149e0bc10 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149e09b40;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d41690 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149e12b30_0 .net/s "A_Im", 15 0, L_000001e149eaf6b0;  1 drivers
v000001e149e11eb0_0 .net/s "A_Real", 15 0, L_000001e149eb1cd0;  1 drivers
v000001e149e12ef0_0 .net/s "B_Im", 15 0, v000001e149df52e0_0;  alias, 1 drivers
v000001e149e13850_0 .net/s "B_Real", 15 0, v000001e149df4160_0;  alias, 1 drivers
v000001e149e11b90_0 .var/s "O_Im", 15 0;
v000001e149e13210_0 .var/s "O_Real", 15 0;
v000001e149e11d70_0 .net/s *"_ivl_0", 31 0, L_000001e149eb1b90;  1 drivers
v000001e149e132b0_0 .net/s *"_ivl_12", 31 0, L_000001e149eafbb0;  1 drivers
v000001e149e11a50_0 .net/s *"_ivl_14", 31 0, L_000001e149eb03d0;  1 drivers
v000001e149e11f50_0 .net/s *"_ivl_18", 31 0, L_000001e149eaf750;  1 drivers
v000001e149e14110_0 .net/s *"_ivl_2", 31 0, L_000001e149eb0b50;  1 drivers
v000001e149e138f0_0 .net/s *"_ivl_20", 31 0, L_000001e149eb08d0;  1 drivers
v000001e149e13990_0 .net/s *"_ivl_6", 31 0, L_000001e149eb0290;  1 drivers
v000001e149e14bb0_0 .net/s *"_ivl_8", 31 0, L_000001e149eb17d0;  1 drivers
v000001e149e15b50_0 .net "temp_i_i", 31 0, L_000001e149eb0f10;  1 drivers
v000001e149e14cf0_0 .net "temp_i_r", 31 0, L_000001e149eb0bf0;  1 drivers
v000001e149e142f0_0 .net "temp_r_i", 31 0, L_000001e149eb1c30;  1 drivers
v000001e149e158d0_0 .net "temp_r_r", 31 0, L_000001e149eb01f0;  1 drivers
E_000001e149d40ed0 .event anyedge, v000001e149e158d0_0, v000001e149e15b50_0, v000001e149e142f0_0, v000001e149e14cf0_0;
L_000001e149eb1b90 .extend/s 32, L_000001e149eb1cd0;
L_000001e149eb0b50 .extend/s 32, v000001e149df4160_0;
L_000001e149eb01f0 .arith/mult 32, L_000001e149eb1b90, L_000001e149eb0b50;
L_000001e149eb0290 .extend/s 32, L_000001e149eaf6b0;
L_000001e149eb17d0 .extend/s 32, v000001e149df52e0_0;
L_000001e149eb0f10 .arith/mult 32, L_000001e149eb0290, L_000001e149eb17d0;
L_000001e149eafbb0 .extend/s 32, L_000001e149eb1cd0;
L_000001e149eb03d0 .extend/s 32, v000001e149df52e0_0;
L_000001e149eb1c30 .arith/mult 32, L_000001e149eafbb0, L_000001e149eb03d0;
L_000001e149eaf750 .extend/s 32, L_000001e149eaf6b0;
L_000001e149eb08d0 .extend/s 32, v000001e149df4160_0;
L_000001e149eb0bf0 .arith/mult 32, L_000001e149eaf750, L_000001e149eb08d0;
S_000001e149e099b0 .scope generate, "BF[5]" "BF[5]" 3 64, 3 64 0, S_000001e149dfe600;
 .timescale 0 0;
P_000001e149def790 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000101>;
P_000001e149def7c8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001101>;
P_000001e149def800 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000101>;
P_000001e149def838 .param/l "b" 0 3 64, +C4<0101>;
S_000001e149e0af90 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149e099b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d41510 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149e16870_0 .net/s "A_Im_c", 15 0, v000001e149e14250_0;  1 drivers
v000001e149e16910_0 .net/s "A_Real_c", 15 0, v000001e149e14570_0;  1 drivers
v000001e149e14c50_0 .net/s "B_Im_c", 15 0, v000001e149e15fb0_0;  1 drivers
v000001e149e144d0_0 .net/s "B_Real_c", 15 0, v000001e149e151f0_0;  1 drivers
v000001e149e146b0_0 .net/s "Data_A_Im", 15 0, v000001e149de7fd0_0;  alias, 1 drivers
v000001e149e14890_0 .net/s "Data_A_Real", 15 0, v000001e149de91f0_0;  alias, 1 drivers
v000001e149e15830_0 .net/s "Data_B_Im", 15 0, v000001e149df7ea0_0;  alias, 1 drivers
v000001e149e14750_0 .net/s "Data_B_Real", 15 0, v000001e149df66e0_0;  alias, 1 drivers
v000001e149e149d0_0 .net/s "Inter_Im", 15 0, v000001e149e15510_0;  1 drivers
v000001e149e15010_0 .net/s "Inter_Real", 15 0, v000001e149e160f0_0;  1 drivers
v000001e149e15470_0 .var/s "O_A_Im", 15 0;
v000001e149e17310_0 .var/s "O_A_Real", 15 0;
v000001e149e18cb0_0 .var/s "O_B_Im", 15 0;
v000001e149e18fd0_0 .var/s "O_B_Real", 15 0;
v000001e149e18ad0_0 .net/s "Win", 31 0, L_000001e149e47cc0;  alias, 1 drivers
L_000001e149e479a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e17770_0 .net *"_ivl_4", 15 0, L_000001e149e479a8;  1 drivers
L_000001e149e479f0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e16cd0_0 .net *"_ivl_8", 15 0, L_000001e149e479f0;  1 drivers
v000001e149e18e90_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eb0790 .part L_000001e149e47cc0, 16, 16;
L_000001e149eafc50 .part L_000001e149e47cc0, 0, 16;
L_000001e149eafcf0 .arith/sub 16, L_000001e149e479a8, v000001e149e160f0_0;
L_000001e149eb0830 .arith/sub 16, L_000001e149e479f0, v000001e149e15510_0;
S_000001e149e09cd0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149e0af90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e15330_0 .net/s "A_Im", 15 0, v000001e149de7fd0_0;  alias, 1 drivers
v000001e149e15150_0 .net/s "A_Real", 15 0, v000001e149de91f0_0;  alias, 1 drivers
v000001e149e165f0_0 .net/s "B_Im", 15 0, v000001e149e15510_0;  alias, 1 drivers
v000001e149e15d30_0 .net/s "B_Real", 15 0, v000001e149e160f0_0;  alias, 1 drivers
v000001e149e14250_0 .var/s "O_Im", 15 0;
v000001e149e14570_0 .var/s "O_Real", 15 0;
E_000001e149d410d0 .event anyedge, v000001e149de91f0_0, v000001e149e15d30_0, v000001e149de7fd0_0, v000001e149e165f0_0;
S_000001e149e0bda0 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149e0af90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e14a70_0 .net/s "A_Im", 15 0, v000001e149de7fd0_0;  alias, 1 drivers
v000001e149e16230_0 .net/s "A_Real", 15 0, v000001e149de91f0_0;  alias, 1 drivers
v000001e149e153d0_0 .net/s "B_Im", 15 0, L_000001e149eb0830;  1 drivers
v000001e149e15650_0 .net/s "B_Real", 15 0, L_000001e149eafcf0;  1 drivers
v000001e149e15fb0_0 .var/s "O_Im", 15 0;
v000001e149e151f0_0 .var/s "O_Real", 15 0;
E_000001e149d419d0 .event anyedge, v000001e149de91f0_0, v000001e149e15650_0, v000001e149de7fd0_0, v000001e149e153d0_0;
S_000001e149e0a310 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149e0af90;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d411d0 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149e164b0_0 .net/s "A_Im", 15 0, L_000001e149eafc50;  1 drivers
v000001e149e162d0_0 .net/s "A_Real", 15 0, L_000001e149eb0790;  1 drivers
v000001e149e16370_0 .net/s "B_Im", 15 0, v000001e149df7ea0_0;  alias, 1 drivers
v000001e149e16050_0 .net/s "B_Real", 15 0, v000001e149df66e0_0;  alias, 1 drivers
v000001e149e15510_0 .var/s "O_Im", 15 0;
v000001e149e160f0_0 .var/s "O_Real", 15 0;
v000001e149e16410_0 .net/s *"_ivl_0", 31 0, L_000001e149eaf890;  1 drivers
v000001e149e14f70_0 .net/s *"_ivl_12", 31 0, L_000001e149eb1190;  1 drivers
v000001e149e16550_0 .net/s *"_ivl_14", 31 0, L_000001e149eb1370;  1 drivers
v000001e149e155b0_0 .net/s *"_ivl_18", 31 0, L_000001e149eafb10;  1 drivers
v000001e149e15290_0 .net/s *"_ivl_2", 31 0, L_000001e149eb0510;  1 drivers
v000001e149e14390_0 .net/s *"_ivl_20", 31 0, L_000001e149eb06f0;  1 drivers
v000001e149e14ed0_0 .net/s *"_ivl_6", 31 0, L_000001e149eb05b0;  1 drivers
v000001e149e16690_0 .net/s *"_ivl_8", 31 0, L_000001e149eaf930;  1 drivers
v000001e149e167d0_0 .net "temp_i_i", 31 0, L_000001e149eb0650;  1 drivers
v000001e149e16730_0 .net "temp_i_r", 31 0, L_000001e149eb14b0;  1 drivers
v000001e149e14430_0 .net "temp_r_i", 31 0, L_000001e149eb1410;  1 drivers
v000001e149e14610_0 .net "temp_r_r", 31 0, L_000001e149eb10f0;  1 drivers
E_000001e149d41590 .event anyedge, v000001e149e14610_0, v000001e149e167d0_0, v000001e149e14430_0, v000001e149e16730_0;
L_000001e149eaf890 .extend/s 32, L_000001e149eb0790;
L_000001e149eb0510 .extend/s 32, v000001e149df66e0_0;
L_000001e149eb10f0 .arith/mult 32, L_000001e149eaf890, L_000001e149eb0510;
L_000001e149eb05b0 .extend/s 32, L_000001e149eafc50;
L_000001e149eaf930 .extend/s 32, v000001e149df7ea0_0;
L_000001e149eb0650 .arith/mult 32, L_000001e149eb05b0, L_000001e149eaf930;
L_000001e149eb1190 .extend/s 32, L_000001e149eb0790;
L_000001e149eb1370 .extend/s 32, v000001e149df7ea0_0;
L_000001e149eb1410 .arith/mult 32, L_000001e149eb1190, L_000001e149eb1370;
L_000001e149eafb10 .extend/s 32, L_000001e149eafc50;
L_000001e149eb06f0 .extend/s 32, v000001e149df66e0_0;
L_000001e149eb14b0 .arith/mult 32, L_000001e149eafb10, L_000001e149eb06f0;
S_000001e149e0b120 .scope generate, "BF[6]" "BF[6]" 3 64, 3 64 0, S_000001e149dfe600;
 .timescale 0 0;
P_000001e149df03c0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000110>;
P_000001e149df03f8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001110>;
P_000001e149df0430 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000110>;
P_000001e149df0468 .param/l "b" 0 3 64, +C4<0110>;
S_000001e149e0a180 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149e0b120;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d41550 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149e18f30_0 .net/s "A_Im_c", 15 0, v000001e149e178b0_0;  1 drivers
v000001e149e16a50_0 .net/s "A_Real_c", 15 0, v000001e149e171d0_0;  1 drivers
v000001e149e18850_0 .net/s "B_Im_c", 15 0, v000001e149e16af0_0;  1 drivers
v000001e149e174f0_0 .net/s "B_Real_c", 15 0, v000001e149e17590_0;  1 drivers
v000001e149e16c30_0 .net/s "Data_A_Im", 15 0, v000001e149df24a0_0;  alias, 1 drivers
v000001e149e185d0_0 .net/s "Data_A_Real", 15 0, v000001e149df11e0_0;  alias, 1 drivers
v000001e149e17630_0 .net/s "Data_B_Im", 15 0, v000001e149df8440_0;  alias, 1 drivers
v000001e149e183f0_0 .net/s "Data_B_Real", 15 0, v000001e149df8760_0;  alias, 1 drivers
v000001e149e17d10_0 .net/s "Inter_Im", 15 0, v000001e149e17450_0;  1 drivers
v000001e149e17810_0 .net/s "Inter_Real", 15 0, v000001e149e16b90_0;  1 drivers
v000001e149e16d70_0 .var/s "O_A_Im", 15 0;
v000001e149e16eb0_0 .var/s "O_A_Real", 15 0;
v000001e149e18530_0 .var/s "O_B_Im", 15 0;
v000001e149e182b0_0 .var/s "O_B_Real", 15 0;
v000001e149e17950_0 .net/s "Win", 31 0, L_000001e149e47d08;  alias, 1 drivers
L_000001e149e47a38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e188f0_0 .net *"_ivl_4", 15 0, L_000001e149e47a38;  1 drivers
L_000001e149e47a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e16ff0_0 .net *"_ivl_8", 15 0, L_000001e149e47a80;  1 drivers
v000001e149e176d0_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149eb2450 .part L_000001e149e47d08, 16, 16;
L_000001e149eb2090 .part L_000001e149e47d08, 0, 16;
L_000001e149eb23b0 .arith/sub 16, L_000001e149e47a38, v000001e149e16b90_0;
L_000001e149eb2b30 .arith/sub 16, L_000001e149e47a80, v000001e149e17450_0;
S_000001e149e08a10 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149e0a180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e19110_0 .net/s "A_Im", 15 0, v000001e149df24a0_0;  alias, 1 drivers
v000001e149e173b0_0 .net/s "A_Real", 15 0, v000001e149df11e0_0;  alias, 1 drivers
v000001e149e18490_0 .net/s "B_Im", 15 0, v000001e149e17450_0;  alias, 1 drivers
v000001e149e16f50_0 .net/s "B_Real", 15 0, v000001e149e16b90_0;  alias, 1 drivers
v000001e149e178b0_0 .var/s "O_Im", 15 0;
v000001e149e171d0_0 .var/s "O_Real", 15 0;
E_000001e149d42010 .event anyedge, v000001e149df11e0_0, v000001e149e16f50_0, v000001e149df24a0_0, v000001e149e18490_0;
S_000001e149e0a630 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149e0a180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e18210_0 .net/s "A_Im", 15 0, v000001e149df24a0_0;  alias, 1 drivers
v000001e149e18df0_0 .net/s "A_Real", 15 0, v000001e149df11e0_0;  alias, 1 drivers
v000001e149e18170_0 .net/s "B_Im", 15 0, L_000001e149eb2b30;  1 drivers
v000001e149e187b0_0 .net/s "B_Real", 15 0, L_000001e149eb23b0;  1 drivers
v000001e149e16af0_0 .var/s "O_Im", 15 0;
v000001e149e17590_0 .var/s "O_Real", 15 0;
E_000001e149d42a50 .event anyedge, v000001e149df11e0_0, v000001e149e187b0_0, v000001e149df24a0_0, v000001e149e18170_0;
S_000001e149e0ac70 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149e0a180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d42a90 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149e18670_0 .net/s "A_Im", 15 0, L_000001e149eb2090;  1 drivers
v000001e149e18d50_0 .net/s "A_Real", 15 0, L_000001e149eb2450;  1 drivers
v000001e149e17db0_0 .net/s "B_Im", 15 0, v000001e149df8440_0;  alias, 1 drivers
v000001e149e17270_0 .net/s "B_Real", 15 0, v000001e149df8760_0;  alias, 1 drivers
v000001e149e17450_0 .var/s "O_Im", 15 0;
v000001e149e16b90_0 .var/s "O_Real", 15 0;
v000001e149e17bd0_0 .net/s *"_ivl_0", 31 0, L_000001e149eb2630;  1 drivers
v000001e149e17e50_0 .net/s *"_ivl_12", 31 0, L_000001e149eb29f0;  1 drivers
v000001e149e16e10_0 .net/s *"_ivl_14", 31 0, L_000001e149eb2270;  1 drivers
v000001e149e17ef0_0 .net/s *"_ivl_18", 31 0, L_000001e149eb2a90;  1 drivers
v000001e149e17f90_0 .net/s *"_ivl_2", 31 0, L_000001e149eb2590;  1 drivers
v000001e149e191b0_0 .net/s *"_ivl_20", 31 0, L_000001e149eb26d0;  1 drivers
v000001e149e17c70_0 .net/s *"_ivl_6", 31 0, L_000001e149eb2310;  1 drivers
v000001e149e18710_0 .net/s *"_ivl_8", 31 0, L_000001e149eb2950;  1 drivers
v000001e149e17b30_0 .net "temp_i_i", 31 0, L_000001e149eb24f0;  1 drivers
v000001e149e18990_0 .net "temp_i_r", 31 0, L_000001e149eb21d0;  1 drivers
v000001e149e19070_0 .net "temp_r_i", 31 0, L_000001e149eb1e10;  1 drivers
v000001e149e17090_0 .net "temp_r_r", 31 0, L_000001e149eb2770;  1 drivers
E_000001e149d42b90 .event anyedge, v000001e149e17090_0, v000001e149e17b30_0, v000001e149e19070_0, v000001e149e18990_0;
L_000001e149eb2630 .extend/s 32, L_000001e149eb2450;
L_000001e149eb2590 .extend/s 32, v000001e149df8760_0;
L_000001e149eb2770 .arith/mult 32, L_000001e149eb2630, L_000001e149eb2590;
L_000001e149eb2310 .extend/s 32, L_000001e149eb2090;
L_000001e149eb2950 .extend/s 32, v000001e149df8440_0;
L_000001e149eb24f0 .arith/mult 32, L_000001e149eb2310, L_000001e149eb2950;
L_000001e149eb29f0 .extend/s 32, L_000001e149eb2450;
L_000001e149eb2270 .extend/s 32, v000001e149df8440_0;
L_000001e149eb1e10 .arith/mult 32, L_000001e149eb29f0, L_000001e149eb2270;
L_000001e149eb2a90 .extend/s 32, L_000001e149eb2090;
L_000001e149eb26d0 .extend/s 32, v000001e149df8760_0;
L_000001e149eb21d0 .arith/mult 32, L_000001e149eb2a90, L_000001e149eb26d0;
S_000001e149e0bf30 .scope generate, "BF[7]" "BF[7]" 3 64, 3 64 0, S_000001e149dfe600;
 .timescale 0 0;
P_000001e149df05a0 .param/l "IDX_A" 1 3 66, +C4<00000000000000000000000000000111>;
P_000001e149df05d8 .param/l "IDX_B" 1 3 67, +C4<00000000000000000000000000001111>;
P_000001e149df0610 .param/l "KVAL" 1 3 68, +C4<00000000000000000000000000000111>;
P_000001e149df0648 .param/l "b" 0 3 64, +C4<0111>;
S_000001e149e09690 .scope module, "bf" "butterfly" 3 70, 5 1 0, S_000001e149e0bf30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 16 "Data_A_Real";
    .port_info 2 /INPUT 16 "Data_A_Im";
    .port_info 3 /INPUT 16 "Data_B_Real";
    .port_info 4 /INPUT 16 "Data_B_Im";
    .port_info 5 /INPUT 32 "Win";
    .port_info 6 /OUTPUT 16 "O_A_Real";
    .port_info 7 /OUTPUT 16 "O_A_Im";
    .port_info 8 /OUTPUT 16 "O_B_Real";
    .port_info 9 /OUTPUT 16 "O_B_Im";
P_000001e149d42450 .param/l "W" 0 5 2, +C4<00000000000000000000000000010000>;
v000001e149e197f0_0 .net/s "A_Im_c", 15 0, v000001e149e180d0_0;  1 drivers
v000001e149e1ab50_0 .net/s "A_Real_c", 15 0, v000001e149e18350_0;  1 drivers
v000001e149e1a330_0 .net/s "B_Im_c", 15 0, v000001e149e1add0_0;  1 drivers
v000001e149e1b2d0_0 .net/s "B_Real_c", 15 0, v000001e149e1a790_0;  1 drivers
v000001e149e19d90_0 .net/s "Data_A_Im", 15 0, v000001e149df0ec0_0;  alias, 1 drivers
v000001e149e1a0b0_0 .net/s "Data_A_Real", 15 0, v000001e149df13c0_0;  alias, 1 drivers
v000001e149e1b0f0_0 .net/s "Data_B_Im", 15 0, v000001e149e00b20_0;  alias, 1 drivers
v000001e149e1abf0_0 .net/s "Data_B_Real", 15 0, v000001e149e01020_0;  alias, 1 drivers
v000001e149e1a290_0 .net/s "Inter_Im", 15 0, v000001e149e1b9b0_0;  1 drivers
v000001e149e1afb0_0 .net/s "Inter_Real", 15 0, v000001e149e1a830_0;  1 drivers
v000001e149e1b050_0 .var/s "O_A_Im", 15 0;
v000001e149e19930_0 .var/s "O_A_Real", 15 0;
v000001e149e1a6f0_0 .var/s "O_B_Im", 15 0;
v000001e149e19ed0_0 .var/s "O_B_Real", 15 0;
v000001e149e19bb0_0 .net/s "Win", 31 0, L_000001e149e47d50;  alias, 1 drivers
L_000001e149e47ac8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e1b190_0 .net *"_ivl_4", 15 0, L_000001e149e47ac8;  1 drivers
L_000001e149e47b10 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e149e1b230_0 .net *"_ivl_8", 15 0, L_000001e149e47b10;  1 drivers
v000001e149e1b370_0 .net "clk", 0 0, v000001e149e1a3d0_0;  alias, 1 drivers
L_000001e149ea3db0 .part L_000001e149e47d50, 16, 16;
L_000001e149ea4850 .part L_000001e149e47d50, 0, 16;
L_000001e149ea4d50 .arith/sub 16, L_000001e149e47ac8, v000001e149e1a830_0;
L_000001e149ea4f30 .arith/sub 16, L_000001e149e47b10, v000001e149e1b9b0_0;
S_000001e149e0b2b0 .scope module, "Added_A" "ComplexAdd" 5 43, 6 3 0, S_000001e149e09690;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e179f0_0 .net/s "A_Im", 15 0, v000001e149df0ec0_0;  alias, 1 drivers
v000001e149e17130_0 .net/s "A_Real", 15 0, v000001e149df13c0_0;  alias, 1 drivers
v000001e149e17a90_0 .net/s "B_Im", 15 0, v000001e149e1b9b0_0;  alias, 1 drivers
v000001e149e18030_0 .net/s "B_Real", 15 0, v000001e149e1a830_0;  alias, 1 drivers
v000001e149e180d0_0 .var/s "O_Im", 15 0;
v000001e149e18350_0 .var/s "O_Real", 15 0;
E_000001e149d420d0 .event anyedge, v000001e149df13c0_0, v000001e149e18030_0, v000001e149df0ec0_0, v000001e149e17a90_0;
S_000001e149e09050 .scope module, "Added_B" "ComplexAdd" 5 52, 6 3 0, S_000001e149e09690;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
v000001e149e18a30_0 .net/s "A_Im", 15 0, v000001e149df0ec0_0;  alias, 1 drivers
v000001e149e18b70_0 .net/s "A_Real", 15 0, v000001e149df13c0_0;  alias, 1 drivers
v000001e149e18c10_0 .net/s "B_Im", 15 0, L_000001e149ea4f30;  1 drivers
v000001e149e19e30_0 .net/s "B_Real", 15 0, L_000001e149ea4d50;  1 drivers
v000001e149e1add0_0 .var/s "O_Im", 15 0;
v000001e149e1a790_0 .var/s "O_Real", 15 0;
E_000001e149d42ad0 .event anyedge, v000001e149df13c0_0, v000001e149e19e30_0, v000001e149df0ec0_0, v000001e149e18c10_0;
S_000001e149e0b440 .scope module, "Mul" "ComplexMul" 5 31, 7 1 0, S_000001e149e09690;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "A_Real";
    .port_info 1 /INPUT 16 "B_Real";
    .port_info 2 /INPUT 16 "A_Im";
    .port_info 3 /INPUT 16 "B_Im";
    .port_info 4 /OUTPUT 16 "O_Real";
    .port_info 5 /OUTPUT 16 "O_Im";
P_000001e149d42610 .param/l "fraction" 0 7 10, +C4<00000000000000000000000000001111>;
v000001e149e1a5b0_0 .net/s "A_Im", 15 0, L_000001e149ea4850;  1 drivers
v000001e149e1ae70_0 .net/s "A_Real", 15 0, L_000001e149ea3db0;  1 drivers
v000001e149e19250_0 .net/s "B_Im", 15 0, v000001e149e00b20_0;  alias, 1 drivers
v000001e149e19f70_0 .net/s "B_Real", 15 0, v000001e149e01020_0;  alias, 1 drivers
v000001e149e1b9b0_0 .var/s "O_Im", 15 0;
v000001e149e1a830_0 .var/s "O_Real", 15 0;
v000001e149e1a970_0 .net/s *"_ivl_0", 31 0, L_000001e149eb2810;  1 drivers
v000001e149e1aa10_0 .net/s *"_ivl_12", 31 0, L_000001e149eb1ff0;  1 drivers
v000001e149e19a70_0 .net/s *"_ivl_14", 31 0, L_000001e149eb2130;  1 drivers
v000001e149e192f0_0 .net/s *"_ivl_18", 31 0, L_000001e149ea33b0;  1 drivers
v000001e149e1ad30_0 .net/s *"_ivl_2", 31 0, L_000001e149eb2bd0;  1 drivers
v000001e149e1a8d0_0 .net/s *"_ivl_20", 31 0, L_000001e149ea36d0;  1 drivers
v000001e149e1b690_0 .net/s *"_ivl_6", 31 0, L_000001e149eb2c70;  1 drivers
v000001e149e1aab0_0 .net/s *"_ivl_8", 31 0, L_000001e149eb1eb0;  1 drivers
v000001e149e1a010_0 .net "temp_i_i", 31 0, L_000001e149eb1f50;  1 drivers
v000001e149e1af10_0 .net "temp_i_r", 31 0, L_000001e149ea4490;  1 drivers
v000001e149e1ac90_0 .net "temp_r_i", 31 0, L_000001e149ea3590;  1 drivers
v000001e149e19b10_0 .net "temp_r_r", 31 0, L_000001e149eb28b0;  1 drivers
E_000001e149d42710 .event anyedge, v000001e149e19b10_0, v000001e149e1a010_0, v000001e149e1ac90_0, v000001e149e1af10_0;
L_000001e149eb2810 .extend/s 32, L_000001e149ea3db0;
L_000001e149eb2bd0 .extend/s 32, v000001e149e01020_0;
L_000001e149eb28b0 .arith/mult 32, L_000001e149eb2810, L_000001e149eb2bd0;
L_000001e149eb2c70 .extend/s 32, L_000001e149ea4850;
L_000001e149eb1eb0 .extend/s 32, v000001e149e00b20_0;
L_000001e149eb1f50 .arith/mult 32, L_000001e149eb2c70, L_000001e149eb1eb0;
L_000001e149eb1ff0 .extend/s 32, L_000001e149ea3db0;
L_000001e149eb2130 .extend/s 32, v000001e149e00b20_0;
L_000001e149ea3590 .arith/mult 32, L_000001e149eb1ff0, L_000001e149eb2130;
L_000001e149ea33b0 .extend/s 32, L_000001e149ea4850;
L_000001e149ea36d0 .extend/s 32, v000001e149e01020_0;
L_000001e149ea4490 .arith/mult 32, L_000001e149ea33b0, L_000001e149ea36d0;
    .scope S_000001e149da91e0;
T_1 ;
    %wait E_000001e149d3e8d0;
    %load/vec4 v000001e149cef3a0_0;
    %load/vec4 v000001e149c9e3a0_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149c5d3b0_0, 0;
    %load/vec4 v000001e149ceee00_0;
    %load/vec4 v000001e149c9dd60_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149c5e170_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001e149da8ec0;
T_2 ;
    %wait E_000001e149d3e650;
    %load/vec4 v000001e149d31130_0;
    %load/vec4 v000001e149d31770_0;
    %add;
    %assign/vec4 v000001e149d32030_0, 0;
    %load/vec4 v000001e149d30ff0_0;
    %load/vec4 v000001e149d31630_0;
    %add;
    %assign/vec4 v000001e149d31f90_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001e149da9050;
T_3 ;
    %wait E_000001e149d3de10;
    %load/vec4 v000001e149cc5640_0;
    %load/vec4 v000001e149cc4a60_0;
    %add;
    %assign/vec4 v000001e149cc6040_0, 0;
    %load/vec4 v000001e149d320d0_0;
    %load/vec4 v000001e149cc56e0_0;
    %add;
    %assign/vec4 v000001e149cc5c80_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e149da8d30;
T_4 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149cefee0_0;
    %assign/vec4 v000001e149dab0b0_0, 0;
    %load/vec4 v000001e149cef940_0;
    %assign/vec4 v000001e149dab790_0, 0;
    %load/vec4 v000001e149b62400_0;
    %assign/vec4 v000001e149daa1b0_0, 0;
    %load/vec4 v000001e149b62fe0_0;
    %assign/vec4 v000001e149dab150_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e149dac260;
T_5 ;
    %wait E_000001e149d3e3d0;
    %load/vec4 v000001e149da9fd0_0;
    %load/vec4 v000001e149daa610_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dab8d0_0, 0;
    %load/vec4 v000001e149daaa70_0;
    %load/vec4 v000001e149daa890_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dab510_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e149da7f20;
T_6 ;
    %wait E_000001e149d3e7d0;
    %load/vec4 v000001e149dab290_0;
    %load/vec4 v000001e149dab830_0;
    %add;
    %assign/vec4 v000001e149daab10_0, 0;
    %load/vec4 v000001e149daa6b0_0;
    %load/vec4 v000001e149dab330_0;
    %add;
    %assign/vec4 v000001e149dab6f0_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e149dabc20;
T_7 ;
    %wait E_000001e149d3e410;
    %load/vec4 v000001e149daaf70_0;
    %load/vec4 v000001e149da9cb0_0;
    %add;
    %assign/vec4 v000001e149dab3d0_0, 0;
    %load/vec4 v000001e149da9df0_0;
    %load/vec4 v000001e149da9c10_0;
    %add;
    %assign/vec4 v000001e149daad90_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e149da7c00;
T_8 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149daa110_0;
    %assign/vec4 v000001e149dba470_0, 0;
    %load/vec4 v000001e149daa070_0;
    %assign/vec4 v000001e149db83f0_0, 0;
    %load/vec4 v000001e149dab010_0;
    %assign/vec4 v000001e149db9570_0, 0;
    %load/vec4 v000001e149daa930_0;
    %assign/vec4 v000001e149dbab50_0, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_000001e149dad840;
T_9 ;
    %wait E_000001e149d3e350;
    %load/vec4 v000001e149dba970_0;
    %load/vec4 v000001e149dba8d0_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dba790_0, 0;
    %load/vec4 v000001e149dba0b0_0;
    %load/vec4 v000001e149db96b0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149db9bb0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e149dacbc0;
T_10 ;
    %wait E_000001e149d3ebd0;
    %load/vec4 v000001e149db8d50_0;
    %load/vec4 v000001e149db9c50_0;
    %add;
    %assign/vec4 v000001e149db9a70_0, 0;
    %load/vec4 v000001e149dba6f0_0;
    %load/vec4 v000001e149dba3d0_0;
    %add;
    %assign/vec4 v000001e149db9250_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e149dad6b0;
T_11 ;
    %wait E_000001e149d3e2d0;
    %load/vec4 v000001e149db8b70_0;
    %load/vec4 v000001e149db8490_0;
    %add;
    %assign/vec4 v000001e149db8530_0, 0;
    %load/vec4 v000001e149dba510_0;
    %load/vec4 v000001e149db8990_0;
    %add;
    %assign/vec4 v000001e149db9f70_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e149dacd50;
T_12 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dbaab0_0;
    %assign/vec4 v000001e149db9e30_0, 0;
    %load/vec4 v000001e149dbaa10_0;
    %assign/vec4 v000001e149db8e90_0, 0;
    %load/vec4 v000001e149db8850_0;
    %assign/vec4 v000001e149db9d90_0, 0;
    %load/vec4 v000001e149db85d0_0;
    %assign/vec4 v000001e149db9cf0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e149dacee0;
T_13 ;
    %wait E_000001e149d3de50;
    %load/vec4 v000001e149dbae70_0;
    %load/vec4 v000001e149dbb690_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dbc270_0, 0;
    %load/vec4 v000001e149dbb870_0;
    %load/vec4 v000001e149dbb9b0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dbbff0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001e149dad520;
T_14 ;
    %wait E_000001e149d3e610;
    %load/vec4 v000001e149db97f0_0;
    %load/vec4 v000001e149dba1f0_0;
    %add;
    %assign/vec4 v000001e149dbbaf0_0, 0;
    %load/vec4 v000001e149db9750_0;
    %load/vec4 v000001e149db9890_0;
    %add;
    %assign/vec4 v000001e149db99d0_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_000001e149dac8a0;
T_15 ;
    %wait E_000001e149d3e250;
    %load/vec4 v000001e149dbb7d0_0;
    %load/vec4 v000001e149dbb4b0_0;
    %add;
    %assign/vec4 v000001e149dbb550_0, 0;
    %load/vec4 v000001e149dbb050_0;
    %load/vec4 v000001e149dbb190_0;
    %add;
    %assign/vec4 v000001e149dbbf50_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_000001e149dac710;
T_16 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dbbcd0_0;
    %assign/vec4 v000001e149dbc1d0_0, 0;
    %load/vec4 v000001e149dbaf10_0;
    %assign/vec4 v000001e149dbc130_0, 0;
    %load/vec4 v000001e149dbbb90_0;
    %assign/vec4 v000001e149dbff60_0, 0;
    %load/vec4 v000001e149dbafb0_0;
    %assign/vec4 v000001e149dbede0_0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_000001e149dac3f0;
T_17 ;
    %wait E_000001e149d3e490;
    %load/vec4 v000001e149dbf1a0_0;
    %load/vec4 v000001e149dbf560_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dbf880_0, 0;
    %load/vec4 v000001e149dbf4c0_0;
    %load/vec4 v000001e149dbf100_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dbf7e0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_000001e149dabf40;
T_18 ;
    %wait E_000001e149d3ead0;
    %load/vec4 v000001e149dc0000_0;
    %load/vec4 v000001e149dbfe20_0;
    %add;
    %assign/vec4 v000001e149dbf740_0, 0;
    %load/vec4 v000001e149dbf920_0;
    %load/vec4 v000001e149dbf380_0;
    %add;
    %assign/vec4 v000001e149dbf6a0_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000001e149dac0d0;
T_19 ;
    %wait E_000001e149d3ded0;
    %load/vec4 v000001e149dc00a0_0;
    %load/vec4 v000001e149dbee80_0;
    %add;
    %assign/vec4 v000001e149dbfa60_0, 0;
    %load/vec4 v000001e149dbed40_0;
    %load/vec4 v000001e149dbefc0_0;
    %add;
    %assign/vec4 v000001e149dbfd80_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_000001e149dad9d0;
T_20 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dbd8a0_0;
    %assign/vec4 v000001e149dbeac0_0, 0;
    %load/vec4 v000001e149dbf600_0;
    %assign/vec4 v000001e149dbc720_0, 0;
    %load/vec4 v000001e149dbd3a0_0;
    %assign/vec4 v000001e149dbd1c0_0, 0;
    %load/vec4 v000001e149dbce00_0;
    %assign/vec4 v000001e149dbc400_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_000001e149dc1be0;
T_21 ;
    %wait E_000001e149d3e990;
    %load/vec4 v000001e149dbe0c0_0;
    %load/vec4 v000001e149dbccc0_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dbe200_0, 0;
    %load/vec4 v000001e149dbd760_0;
    %load/vec4 v000001e149dbc540_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dbdc60_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_000001e149dc2d10;
T_22 ;
    %wait E_000001e149d3e850;
    %load/vec4 v000001e149dbe3e0_0;
    %load/vec4 v000001e149dbc9a0_0;
    %add;
    %assign/vec4 v000001e149dbc5e0_0, 0;
    %load/vec4 v000001e149dbcae0_0;
    %load/vec4 v000001e149dbe160_0;
    %add;
    %assign/vec4 v000001e149dbdd00_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_000001e149dc1d70;
T_23 ;
    %wait E_000001e149d3de90;
    %load/vec4 v000001e149dbdda0_0;
    %load/vec4 v000001e149dbdb20_0;
    %add;
    %assign/vec4 v000001e149dbd940_0, 0;
    %load/vec4 v000001e149dbd080_0;
    %load/vec4 v000001e149dbd260_0;
    %add;
    %assign/vec4 v000001e149dbc900_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_000001e149dc1a50;
T_24 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dbd440_0;
    %assign/vec4 v000001e149dbd800_0, 0;
    %load/vec4 v000001e149dbc680_0;
    %assign/vec4 v000001e149dbcf40_0, 0;
    %load/vec4 v000001e149dbe700_0;
    %assign/vec4 v000001e149dbeb60_0, 0;
    %load/vec4 v000001e149dbc7c0_0;
    %assign/vec4 v000001e149dbe980_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_000001e149dc2220;
T_25 ;
    %wait E_000001e149d3e010;
    %load/vec4 v000001e149dc45b0_0;
    %load/vec4 v000001e149dc3d90_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dc3c50_0, 0;
    %load/vec4 v000001e149dc5730_0;
    %load/vec4 v000001e149dc3610_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dc4830_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_000001e149dc2540;
T_26 ;
    %wait E_000001e149d3e190;
    %load/vec4 v000001e149dc4970_0;
    %load/vec4 v000001e149dc5af0_0;
    %add;
    %assign/vec4 v000001e149dc54b0_0, 0;
    %load/vec4 v000001e149dc4ab0_0;
    %load/vec4 v000001e149dc4470_0;
    %add;
    %assign/vec4 v000001e149dc4010_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_000001e149dc3030;
T_27 ;
    %wait E_000001e149d3e710;
    %load/vec4 v000001e149dc5190_0;
    %load/vec4 v000001e149dc3bb0_0;
    %add;
    %assign/vec4 v000001e149dc4150_0, 0;
    %load/vec4 v000001e149dc43d0_0;
    %load/vec4 v000001e149dc4f10_0;
    %add;
    %assign/vec4 v000001e149dc41f0_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_000001e149dc2090;
T_28 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dc4650_0;
    %assign/vec4 v000001e149dc5a50_0, 0;
    %load/vec4 v000001e149dc36b0_0;
    %assign/vec4 v000001e149dc5410_0, 0;
    %load/vec4 v000001e149dc3e30_0;
    %assign/vec4 v000001e149dc34d0_0, 0;
    %load/vec4 v000001e149dc5050_0;
    %assign/vec4 v000001e149dc3ed0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_000001e149dc2b80;
T_29 ;
    %wait E_000001e149d3f4d0;
    %load/vec4 v000001e149dc63b0_0;
    %load/vec4 v000001e149dc6310_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dc5c30_0, 0;
    %load/vec4 v000001e149dc6450_0;
    %load/vec4 v000001e149dc61d0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dc6db0_0, 0;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_000001e149dc2860;
T_30 ;
    %wait E_000001e149d3ee50;
    %load/vec4 v000001e149dc3f70_0;
    %load/vec4 v000001e149dc48d0_0;
    %add;
    %assign/vec4 v000001e149dc5b90_0, 0;
    %load/vec4 v000001e149dc5690_0;
    %load/vec4 v000001e149dc4790_0;
    %add;
    %assign/vec4 v000001e149dc4bf0_0, 0;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_000001e149dc31c0;
T_31 ;
    %wait E_000001e149d3ef10;
    %load/vec4 v000001e149dc3570_0;
    %load/vec4 v000001e149dc4dd0_0;
    %add;
    %assign/vec4 v000001e149dc3430_0, 0;
    %load/vec4 v000001e149dc5910_0;
    %load/vec4 v000001e149dc4d30_0;
    %add;
    %assign/vec4 v000001e149dc59b0_0, 0;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_000001e149dc15a0;
T_32 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dc64f0_0;
    %assign/vec4 v000001e149dc68b0_0, 0;
    %load/vec4 v000001e149dc7030_0;
    %assign/vec4 v000001e149dc5eb0_0, 0;
    %load/vec4 v000001e149dc70d0_0;
    %assign/vec4 v000001e149dc6590_0, 0;
    %load/vec4 v000001e149dc6130_0;
    %assign/vec4 v000001e149dc72b0_0, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_000001e149dd0570;
T_33 ;
    %wait E_000001e149d3f010;
    %load/vec4 v000001e149dd1640_0;
    %load/vec4 v000001e149dd2400_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dd2040_0, 0;
    %load/vec4 v000001e149dd1e60_0;
    %load/vec4 v000001e149dd2a40_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dd33a0_0, 0;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000001e149dd0250;
T_34 ;
    %wait E_000001e149d3fad0;
    %load/vec4 v000001e149dc6a90_0;
    %load/vec4 v000001e149dc6d10_0;
    %add;
    %assign/vec4 v000001e149dd3b20_0, 0;
    %load/vec4 v000001e149dc69f0_0;
    %load/vec4 v000001e149dc6c70_0;
    %add;
    %assign/vec4 v000001e149dd1960_0, 0;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_000001e149dcf8f0;
T_35 ;
    %wait E_000001e149d3f810;
    %load/vec4 v000001e149dd1be0_0;
    %load/vec4 v000001e149dd39e0_0;
    %add;
    %assign/vec4 v000001e149dd1c80_0, 0;
    %load/vec4 v000001e149dd1500_0;
    %load/vec4 v000001e149dd2860_0;
    %add;
    %assign/vec4 v000001e149dd2f40_0, 0;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000001e149dcff30;
T_36 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dd22c0_0;
    %assign/vec4 v000001e149dd3580_0, 0;
    %load/vec4 v000001e149dd1a00_0;
    %assign/vec4 v000001e149dd29a0_0, 0;
    %load/vec4 v000001e149dd3800_0;
    %assign/vec4 v000001e149dd36c0_0, 0;
    %load/vec4 v000001e149dd2c20_0;
    %assign/vec4 v000001e149dd3620_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_000001e149dcf760;
T_37 ;
    %wait E_000001e149d3f9d0;
    %load/vec4 v000001e149dd4520_0;
    %load/vec4 v000001e149dd4f20_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dd2b80_0, 0;
    %load/vec4 v000001e149dd3ee0_0;
    %load/vec4 v000001e149dd4980_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dd27c0_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000001e149dd0d40;
T_38 ;
    %wait E_000001e149d3f110;
    %load/vec4 v000001e149dd1820_0;
    %load/vec4 v000001e149dd18c0_0;
    %add;
    %assign/vec4 v000001e149dd2360_0, 0;
    %load/vec4 v000001e149dd1fa0_0;
    %load/vec4 v000001e149dd2180_0;
    %add;
    %assign/vec4 v000001e149dd1aa0_0, 0;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000001e149dd03e0;
T_39 ;
    %wait E_000001e149d3ef50;
    %load/vec4 v000001e149dd20e0_0;
    %load/vec4 v000001e149dd24a0_0;
    %add;
    %assign/vec4 v000001e149dd2ea0_0, 0;
    %load/vec4 v000001e149dd2540_0;
    %load/vec4 v000001e149dd38a0_0;
    %add;
    %assign/vec4 v000001e149dd1b40_0, 0;
    %jmp T_39;
    .thread T_39, $push;
    .scope S_000001e149dcf5d0;
T_40 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dd3d00_0;
    %assign/vec4 v000001e149dd4160_0, 0;
    %load/vec4 v000001e149dd45c0_0;
    %assign/vec4 v000001e149dd4200_0, 0;
    %load/vec4 v000001e149dd4ca0_0;
    %assign/vec4 v000001e149dd5100_0, 0;
    %load/vec4 v000001e149dd40c0_0;
    %assign/vec4 v000001e149dd4ac0_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_000001e149dd1060;
T_41 ;
    %wait E_000001e149d3f250;
    %load/vec4 v000001e149dd77a0_0;
    %load/vec4 v000001e149dd75c0_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dd9000_0, 0;
    %load/vec4 v000001e149dd8380_0;
    %load/vec4 v000001e149dd82e0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dd8ce0_0, 0;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_000001e149dcfc10;
T_42 ;
    %wait E_000001e149d3f850;
    %load/vec4 v000001e149dd4fc0_0;
    %load/vec4 v000001e149dd47a0_0;
    %add;
    %assign/vec4 v000001e149dd5240_0, 0;
    %load/vec4 v000001e149dd4de0_0;
    %load/vec4 v000001e149dd4020_0;
    %add;
    %assign/vec4 v000001e149dd51a0_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000001e149dd0700;
T_43 ;
    %wait E_000001e149d3f1d0;
    %load/vec4 v000001e149dd3c60_0;
    %load/vec4 v000001e149dd9820_0;
    %add;
    %assign/vec4 v000001e149dd9780_0, 0;
    %load/vec4 v000001e149dd52e0_0;
    %load/vec4 v000001e149dd42a0_0;
    %add;
    %assign/vec4 v000001e149dd8560_0, 0;
    %jmp T_43;
    .thread T_43, $push;
    .scope S_000001e149dcfa80;
T_44 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dd8600_0;
    %assign/vec4 v000001e149dd7b60_0, 0;
    %load/vec4 v000001e149dd90a0_0;
    %assign/vec4 v000001e149dd8d80_0, 0;
    %load/vec4 v000001e149dd9960_0;
    %assign/vec4 v000001e149dd7de0_0, 0;
    %load/vec4 v000001e149dd8f60_0;
    %assign/vec4 v000001e149dd7980_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_000001e149ddfde0;
T_45 ;
    %wait E_000001e149d3f690;
    %load/vec4 v000001e149ddaae0_0;
    %load/vec4 v000001e149dd9f00_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dd7480_0, 0;
    %load/vec4 v000001e149dda680_0;
    %load/vec4 v000001e149ddb6c0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dd96e0_0, 0;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_000001e149dcfda0;
T_46 ;
    %wait E_000001e149d3fa10;
    %load/vec4 v000001e149dd9140_0;
    %load/vec4 v000001e149dd95a0_0;
    %add;
    %assign/vec4 v000001e149dd86a0_0, 0;
    %load/vec4 v000001e149dd8740_0;
    %load/vec4 v000001e149dd7660_0;
    %add;
    %assign/vec4 v000001e149dd7700_0, 0;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_000001e149dd11f0;
T_47 ;
    %wait E_000001e149d3f3d0;
    %load/vec4 v000001e149dd7fc0_0;
    %load/vec4 v000001e149dd8a60_0;
    %add;
    %assign/vec4 v000001e149dd7840_0, 0;
    %load/vec4 v000001e149dd9be0_0;
    %load/vec4 v000001e149dd9320_0;
    %add;
    %assign/vec4 v000001e149dd8060_0, 0;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_000001e149dd0bb0;
T_48 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dd9d20_0;
    %assign/vec4 v000001e149dda040_0, 0;
    %load/vec4 v000001e149ddb4e0_0;
    %assign/vec4 v000001e149dda9a0_0, 0;
    %load/vec4 v000001e149ddb620_0;
    %assign/vec4 v000001e149ddb580_0, 0;
    %load/vec4 v000001e149ddc340_0;
    %assign/vec4 v000001e149ddaea0_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_000001e149ddf7a0;
T_49 ;
    %wait E_000001e149d3f510;
    %load/vec4 v000001e149ddbc60_0;
    %load/vec4 v000001e149ddb300_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149ddbb20_0, 0;
    %load/vec4 v000001e149dda720_0;
    %load/vec4 v000001e149ddb440_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149ddc2a0_0, 0;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000001e149de08d0;
T_50 ;
    %wait E_000001e149d3fd10;
    %load/vec4 v000001e149ddb9e0_0;
    %load/vec4 v000001e149ddc3e0_0;
    %add;
    %assign/vec4 v000001e149ddb120_0, 0;
    %load/vec4 v000001e149ddac20_0;
    %load/vec4 v000001e149ddb080_0;
    %add;
    %assign/vec4 v000001e149dda400_0, 0;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000001e149ddfac0;
T_51 ;
    %wait E_000001e149d3f150;
    %load/vec4 v000001e149ddc160_0;
    %load/vec4 v000001e149ddba80_0;
    %add;
    %assign/vec4 v000001e149ddb1c0_0, 0;
    %load/vec4 v000001e149ddbd00_0;
    %load/vec4 v000001e149ddb940_0;
    %add;
    %assign/vec4 v000001e149dda4a0_0, 0;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000001e149de0f10;
T_52 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149ddbee0_0;
    %assign/vec4 v000001e149dddec0_0, 0;
    %load/vec4 v000001e149dda540_0;
    %assign/vec4 v000001e149dda360_0, 0;
    %load/vec4 v000001e149dda860_0;
    %assign/vec4 v000001e149dddba0_0, 0;
    %load/vec4 v000001e149ddbf80_0;
    %assign/vec4 v000001e149dddb00_0, 0;
    %jmp T_52;
    .thread T_52;
    .scope S_000001e149de0420;
T_53 ;
    %wait E_000001e149d3f090;
    %load/vec4 v000001e149ddd740_0;
    %load/vec4 v000001e149dde780_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149ddc5c0_0, 0;
    %load/vec4 v000001e149ddd880_0;
    %load/vec4 v000001e149dde8c0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149ddd100_0, 0;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_000001e149ddfc50;
T_54 ;
    %wait E_000001e149d3fdd0;
    %load/vec4 v000001e149ddd420_0;
    %load/vec4 v000001e149ddda60_0;
    %add;
    %assign/vec4 v000001e149ddc660_0, 0;
    %load/vec4 v000001e149ddce80_0;
    %load/vec4 v000001e149dde280_0;
    %add;
    %assign/vec4 v000001e149ddcf20_0, 0;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000001e149de0290;
T_55 ;
    %wait E_000001e149d3ee90;
    %load/vec4 v000001e149dde820_0;
    %load/vec4 v000001e149dde1e0_0;
    %add;
    %assign/vec4 v000001e149ddd060_0, 0;
    %load/vec4 v000001e149dddc40_0;
    %load/vec4 v000001e149dddce0_0;
    %add;
    %assign/vec4 v000001e149ddc520_0, 0;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_000001e149de0100;
T_56 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149ddde20_0;
    %assign/vec4 v000001e149ddcde0_0, 0;
    %load/vec4 v000001e149ddc840_0;
    %assign/vec4 v000001e149dde460_0, 0;
    %load/vec4 v000001e149dde5a0_0;
    %assign/vec4 v000001e149dde960_0, 0;
    %load/vec4 v000001e149ddd600_0;
    %assign/vec4 v000001e149ddd9c0_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_000001e149ddf930;
T_57 ;
    %wait E_000001e149d40650;
    %load/vec4 v000001e149deba90_0;
    %load/vec4 v000001e149dec7b0_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149ddf220_0, 0;
    %load/vec4 v000001e149deb810_0;
    %load/vec4 v000001e149dec3f0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149ddf040_0, 0;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001e149de0740;
T_58 ;
    %wait E_000001e149d3efd0;
    %load/vec4 v000001e149ddeb40_0;
    %load/vec4 v000001e149ddebe0_0;
    %add;
    %assign/vec4 v000001e149ddc8e0_0, 0;
    %load/vec4 v000001e149ddeaa0_0;
    %load/vec4 v000001e149ddd380_0;
    %add;
    %assign/vec4 v000001e149ddc480_0, 0;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000001e149de1230;
T_59 ;
    %wait E_000001e149d408d0;
    %load/vec4 v000001e149ddcac0_0;
    %load/vec4 v000001e149ddedc0_0;
    %add;
    %assign/vec4 v000001e149ddef00_0, 0;
    %load/vec4 v000001e149ddc980_0;
    %load/vec4 v000001e149ddcb60_0;
    %add;
    %assign/vec4 v000001e149ddee60_0, 0;
    %jmp T_59;
    .thread T_59, $push;
    .scope S_000001e149ddf480;
T_60 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149decc10_0;
    %assign/vec4 v000001e149debe50_0, 0;
    %load/vec4 v000001e149debb30_0;
    %assign/vec4 v000001e149dec670_0, 0;
    %load/vec4 v000001e149deccb0_0;
    %assign/vec4 v000001e149dea870_0, 0;
    %load/vec4 v000001e149deac30_0;
    %assign/vec4 v000001e149deacd0_0, 0;
    %jmp T_60;
    .thread T_60;
    .scope S_000001e149deebd0;
T_61 ;
    %wait E_000001e149d405d0;
    %load/vec4 v000001e149dea910_0;
    %load/vec4 v000001e149decb70_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dec030_0, 0;
    %load/vec4 v000001e149dec2b0_0;
    %load/vec4 v000001e149debd10_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149deb950_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_000001e149deea40;
T_62 ;
    %wait E_000001e149d40b10;
    %load/vec4 v000001e149debf90_0;
    %load/vec4 v000001e149deca30_0;
    %add;
    %assign/vec4 v000001e149deaeb0_0, 0;
    %load/vec4 v000001e149deb1d0_0;
    %load/vec4 v000001e149debef0_0;
    %add;
    %assign/vec4 v000001e149dec170_0, 0;
    %jmp T_62;
    .thread T_62, $push;
    .scope S_000001e149dee8b0;
T_63 ;
    %wait E_000001e149d40910;
    %load/vec4 v000001e149dec5d0_0;
    %load/vec4 v000001e149debc70_0;
    %add;
    %assign/vec4 v000001e149deb590_0, 0;
    %load/vec4 v000001e149deaf50_0;
    %load/vec4 v000001e149deb8b0_0;
    %add;
    %assign/vec4 v000001e149dec0d0_0, 0;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_000001e149ddf610;
T_64 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dea9b0_0;
    %assign/vec4 v000001e149ded570_0, 0;
    %load/vec4 v000001e149deb090_0;
    %assign/vec4 v000001e149decfd0_0, 0;
    %load/vec4 v000001e149decdf0_0;
    %assign/vec4 v000001e149ded430_0, 0;
    %load/vec4 v000001e149dec350_0;
    %assign/vec4 v000001e149ded390_0, 0;
    %jmp T_64;
    .thread T_64;
    .scope S_000001e149ded910;
T_65 ;
    %wait E_000001e149d40ad0;
    %load/vec4 v000001e149de5e10_0;
    %load/vec4 v000001e149de6270_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149de5ff0_0, 0;
    %load/vec4 v000001e149de7350_0;
    %load/vec4 v000001e149de7c10_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149de6590_0, 0;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_000001e149deeef0;
T_66 ;
    %wait E_000001e149d40690;
    %load/vec4 v000001e149de7530_0;
    %load/vec4 v000001e149de7030_0;
    %add;
    %assign/vec4 v000001e149de5730_0, 0;
    %load/vec4 v000001e149ded1b0_0;
    %load/vec4 v000001e149de63b0_0;
    %add;
    %assign/vec4 v000001e149de70d0_0, 0;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_000001e149dedc30;
T_67 ;
    %wait E_000001e149d40290;
    %load/vec4 v000001e149de7a30_0;
    %load/vec4 v000001e149de5eb0_0;
    %add;
    %assign/vec4 v000001e149de7d50_0, 0;
    %load/vec4 v000001e149de72b0_0;
    %load/vec4 v000001e149de73f0_0;
    %add;
    %assign/vec4 v000001e149de57d0_0, 0;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_000001e149def530;
T_68 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149de5910_0;
    %assign/vec4 v000001e149de59b0_0, 0;
    %load/vec4 v000001e149de6e50_0;
    %assign/vec4 v000001e149de66d0_0, 0;
    %load/vec4 v000001e149de7670_0;
    %assign/vec4 v000001e149de5690_0, 0;
    %load/vec4 v000001e149de7710_0;
    %assign/vec4 v000001e149de6310_0, 0;
    %jmp T_68;
    .thread T_68;
    .scope S_000001e149dee0e0;
T_69 ;
    %wait E_000001e149d40810;
    %load/vec4 v000001e149de9ab0_0;
    %load/vec4 v000001e149de9650_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149de8e30_0, 0;
    %load/vec4 v000001e149de8cf0_0;
    %load/vec4 v000001e149de8ed0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149de6b30_0, 0;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_000001e149def080;
T_70 ;
    %wait E_000001e149d409d0;
    %load/vec4 v000001e149de78f0_0;
    %load/vec4 v000001e149de6c70_0;
    %add;
    %assign/vec4 v000001e149de68b0_0, 0;
    %load/vec4 v000001e149de5d70_0;
    %load/vec4 v000001e149de6bd0_0;
    %add;
    %assign/vec4 v000001e149de7ad0_0, 0;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_000001e149def3a0;
T_71 ;
    %wait E_000001e149d40c10;
    %load/vec4 v000001e149de7cb0_0;
    %load/vec4 v000001e149de7df0_0;
    %add;
    %assign/vec4 v000001e149de5b90_0, 0;
    %load/vec4 v000001e149de7b70_0;
    %load/vec4 v000001e149de61d0_0;
    %add;
    %assign/vec4 v000001e149de5c30_0, 0;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_000001e149deed60;
T_72 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dea2d0_0;
    %assign/vec4 v000001e149de8930_0, 0;
    %load/vec4 v000001e149de9510_0;
    %assign/vec4 v000001e149de86b0_0, 0;
    %load/vec4 v000001e149de9010_0;
    %assign/vec4 v000001e149de91f0_0, 0;
    %load/vec4 v000001e149de9dd0_0;
    %assign/vec4 v000001e149de7fd0_0, 0;
    %jmp T_72;
    .thread T_72;
    .scope S_000001e149dee720;
T_73 ;
    %wait E_000001e149d40190;
    %load/vec4 v000001e149dea5f0_0;
    %load/vec4 v000001e149dea0f0_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149de9830_0, 0;
    %load/vec4 v000001e149dea550_0;
    %load/vec4 v000001e149dea190_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149dea4b0_0, 0;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000001e149dee400;
T_74 ;
    %wait E_000001e149d40750;
    %load/vec4 v000001e149de8a70_0;
    %load/vec4 v000001e149dea370_0;
    %add;
    %assign/vec4 v000001e149de8070_0, 0;
    %load/vec4 v000001e149de87f0_0;
    %load/vec4 v000001e149de9f10_0;
    %add;
    %assign/vec4 v000001e149de84d0_0, 0;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_000001e149dee590;
T_75 ;
    %wait E_000001e149d40a10;
    %load/vec4 v000001e149de89d0_0;
    %load/vec4 v000001e149de9b50_0;
    %add;
    %assign/vec4 v000001e149de9bf0_0, 0;
    %load/vec4 v000001e149de96f0_0;
    %load/vec4 v000001e149de9330_0;
    %add;
    %assign/vec4 v000001e149de8b10_0, 0;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_000001e149ded780;
T_76 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149de8250_0;
    %assign/vec4 v000001e149df2ae0_0, 0;
    %load/vec4 v000001e149de81b0_0;
    %assign/vec4 v000001e149df16e0_0, 0;
    %load/vec4 v000001e149df1e60_0;
    %assign/vec4 v000001e149df11e0_0, 0;
    %load/vec4 v000001e149de82f0_0;
    %assign/vec4 v000001e149df24a0_0, 0;
    %jmp T_76;
    .thread T_76;
    .scope S_000001e149df9190;
T_77 ;
    %wait E_000001e149d403d0;
    %load/vec4 v000001e149df2720_0;
    %load/vec4 v000001e149df2d60_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149df2400_0, 0;
    %load/vec4 v000001e149df1000_0;
    %load/vec4 v000001e149df2680_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149df10a0_0, 0;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_000001e149dfa2c0;
T_78 ;
    %wait E_000001e149d406d0;
    %load/vec4 v000001e149df2360_0;
    %load/vec4 v000001e149df0c40_0;
    %add;
    %assign/vec4 v000001e149df2900_0, 0;
    %load/vec4 v000001e149df2fe0_0;
    %load/vec4 v000001e149df27c0_0;
    %add;
    %assign/vec4 v000001e149df15a0_0, 0;
    %jmp T_78;
    .thread T_78, $push;
    .scope S_000001e149dfa450;
T_79 ;
    %wait E_000001e149d40cd0;
    %load/vec4 v000001e149df22c0_0;
    %load/vec4 v000001e149df2cc0_0;
    %add;
    %assign/vec4 v000001e149df29a0_0, 0;
    %load/vec4 v000001e149df0ce0_0;
    %load/vec4 v000001e149df1dc0_0;
    %add;
    %assign/vec4 v000001e149df1960_0, 0;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_000001e149df9af0;
T_80 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149df2f40_0;
    %assign/vec4 v000001e149df0e20_0, 0;
    %load/vec4 v000001e149df2ea0_0;
    %assign/vec4 v000001e149df0d80_0, 0;
    %load/vec4 v000001e149df1fa0_0;
    %assign/vec4 v000001e149df13c0_0, 0;
    %load/vec4 v000001e149df1320_0;
    %assign/vec4 v000001e149df0ec0_0, 0;
    %jmp T_80;
    .thread T_80;
    .scope S_000001e149df97d0;
T_81 ;
    %wait E_000001e149d40b90;
    %load/vec4 v000001e149df39e0_0;
    %load/vec4 v000001e149df3800_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149df4660_0, 0;
    %load/vec4 v000001e149df4a20_0;
    %load/vec4 v000001e149df57e0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149df4fc0_0, 0;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_000001e149df94b0;
T_82 ;
    %wait E_000001e149d40d50;
    %load/vec4 v000001e149df4f20_0;
    %load/vec4 v000001e149df3620_0;
    %add;
    %assign/vec4 v000001e149df51a0_0, 0;
    %load/vec4 v000001e149df1d20_0;
    %load/vec4 v000001e149df3760_0;
    %add;
    %assign/vec4 v000001e149df33a0_0, 0;
    %jmp T_82;
    .thread T_82, $push;
    .scope S_000001e149dfa770;
T_83 ;
    %wait E_000001e149d40450;
    %load/vec4 v000001e149df3f80_0;
    %load/vec4 v000001e149df3440_0;
    %add;
    %assign/vec4 v000001e149df47a0_0, 0;
    %load/vec4 v000001e149df4ac0_0;
    %load/vec4 v000001e149df48e0_0;
    %add;
    %assign/vec4 v000001e149df4c00_0, 0;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_000001e149dfa5e0;
T_84 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149df42a0_0;
    %assign/vec4 v000001e149df5240_0, 0;
    %load/vec4 v000001e149df4340_0;
    %assign/vec4 v000001e149df5560_0, 0;
    %load/vec4 v000001e149df3260_0;
    %assign/vec4 v000001e149df4160_0, 0;
    %load/vec4 v000001e149df4b60_0;
    %assign/vec4 v000001e149df52e0_0, 0;
    %jmp T_84;
    .thread T_84;
    .scope S_000001e149df9000;
T_85 ;
    %wait E_000001e149d3ff90;
    %load/vec4 v000001e149df6f00_0;
    %load/vec4 v000001e149df6820_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149df7cc0_0, 0;
    %load/vec4 v000001e149df75e0_0;
    %load/vec4 v000001e149df7540_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149df31c0_0, 0;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_000001e149df9c80;
T_86 ;
    %wait E_000001e149d40850;
    %load/vec4 v000001e149df3da0_0;
    %load/vec4 v000001e149df3a80_0;
    %add;
    %assign/vec4 v000001e149df3940_0, 0;
    %load/vec4 v000001e149df45c0_0;
    %load/vec4 v000001e149df56a0_0;
    %add;
    %assign/vec4 v000001e149df54c0_0, 0;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_000001e149df8ce0;
T_87 ;
    %wait E_000001e149d3fe90;
    %load/vec4 v000001e149df3300_0;
    %load/vec4 v000001e149df5600_0;
    %add;
    %assign/vec4 v000001e149df5880_0, 0;
    %load/vec4 v000001e149df4480_0;
    %load/vec4 v000001e149df3bc0_0;
    %add;
    %assign/vec4 v000001e149df5740_0, 0;
    %jmp T_87;
    .thread T_87, $push;
    .scope S_000001e149df9960;
T_88 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149df7900_0;
    %assign/vec4 v000001e149df6780_0, 0;
    %load/vec4 v000001e149df61e0_0;
    %assign/vec4 v000001e149df6320_0, 0;
    %load/vec4 v000001e149df6dc0_0;
    %assign/vec4 v000001e149df66e0_0, 0;
    %load/vec4 v000001e149df6b40_0;
    %assign/vec4 v000001e149df7ea0_0, 0;
    %jmp T_88;
    .thread T_88;
    .scope S_000001e149dfe470;
T_89 ;
    %wait E_000001e149d41c50;
    %load/vec4 v000001e149df5ec0_0;
    %load/vec4 v000001e149df6c80_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149df5e20_0, 0;
    %load/vec4 v000001e149df5d80_0;
    %load/vec4 v000001e149df5c40_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149df6be0_0, 0;
    %jmp T_89;
    .thread T_89, $push;
    .scope S_000001e149df9fa0;
T_90 ;
    %wait E_000001e149d40f10;
    %load/vec4 v000001e149df7040_0;
    %load/vec4 v000001e149df70e0_0;
    %add;
    %assign/vec4 v000001e149df68c0_0, 0;
    %load/vec4 v000001e149df7720_0;
    %load/vec4 v000001e149df6460_0;
    %add;
    %assign/vec4 v000001e149df6500_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_000001e149dfa130;
T_91 ;
    %wait E_000001e149d41750;
    %load/vec4 v000001e149df77c0_0;
    %load/vec4 v000001e149df7860_0;
    %add;
    %assign/vec4 v000001e149df7c20_0, 0;
    %load/vec4 v000001e149df7180_0;
    %load/vec4 v000001e149df72c0_0;
    %add;
    %assign/vec4 v000001e149df7b80_0, 0;
    %jmp T_91;
    .thread T_91, $push;
    .scope S_000001e149df9e10;
T_92 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149df6000_0;
    %assign/vec4 v000001e149df8800_0, 0;
    %load/vec4 v000001e149df5f60_0;
    %assign/vec4 v000001e149df8620_0, 0;
    %load/vec4 v000001e149df86c0_0;
    %assign/vec4 v000001e149df8760_0, 0;
    %load/vec4 v000001e149df60a0_0;
    %assign/vec4 v000001e149df8440_0, 0;
    %jmp T_92;
    .thread T_92;
    .scope S_000001e149dfd980;
T_93 ;
    %wait E_000001e149d41990;
    %load/vec4 v000001e149dffcc0_0;
    %load/vec4 v000001e149e00580_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e001c0_0, 0;
    %load/vec4 v000001e149e00f80_0;
    %load/vec4 v000001e149dffb80_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e00da0_0, 0;
    %jmp T_93;
    .thread T_93, $push;
    .scope S_000001e149dfd660;
T_94 ;
    %wait E_000001e149d41790;
    %load/vec4 v000001e149dfeaa0_0;
    %load/vec4 v000001e149e00120_0;
    %add;
    %assign/vec4 v000001e149dff7c0_0, 0;
    %load/vec4 v000001e149dff220_0;
    %load/vec4 v000001e149dff540_0;
    %add;
    %assign/vec4 v000001e149dff5e0_0, 0;
    %jmp T_94;
    .thread T_94, $push;
    .scope S_000001e149dfd020;
T_95 ;
    %wait E_000001e149d41bd0;
    %load/vec4 v000001e149dfec80_0;
    %load/vec4 v000001e149dfebe0_0;
    %add;
    %assign/vec4 v000001e149dffd60_0, 0;
    %load/vec4 v000001e149e00620_0;
    %load/vec4 v000001e149dff400_0;
    %add;
    %assign/vec4 v000001e149dff720_0, 0;
    %jmp T_95;
    .thread T_95, $push;
    .scope S_000001e149dfde30;
T_96 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149dfed20_0;
    %assign/vec4 v000001e149dff900_0, 0;
    %load/vec4 v000001e149dff4a0_0;
    %assign/vec4 v000001e149e00800_0, 0;
    %load/vec4 v000001e149dffa40_0;
    %assign/vec4 v000001e149e01020_0, 0;
    %load/vec4 v000001e149dffc20_0;
    %assign/vec4 v000001e149e00b20_0, 0;
    %jmp T_96;
    .thread T_96;
    .scope S_000001e149dfd7f0;
T_97 ;
    %wait E_000001e149d41350;
    %load/vec4 v000001e149e02f60_0;
    %load/vec4 v000001e149e03460_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e02c40_0, 0;
    %load/vec4 v000001e149e01840_0;
    %load/vec4 v000001e149e02ec0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e018e0_0, 0;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_000001e149dfe790;
T_98 ;
    %wait E_000001e149d41cd0;
    %load/vec4 v000001e149e00c60_0;
    %load/vec4 v000001e149dfee60_0;
    %add;
    %assign/vec4 v000001e149e00d00_0, 0;
    %load/vec4 v000001e149e00bc0_0;
    %load/vec4 v000001e149dff040_0;
    %add;
    %assign/vec4 v000001e149dff0e0_0, 0;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_000001e149dfe2e0;
T_99 ;
    %wait E_000001e149d41110;
    %load/vec4 v000001e149dff360_0;
    %load/vec4 v000001e149dffae0_0;
    %add;
    %assign/vec4 v000001e149e00080_0, 0;
    %load/vec4 v000001e149e010c0_0;
    %load/vec4 v000001e149dff9a0_0;
    %add;
    %assign/vec4 v000001e149dfea00_0, 0;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_000001e149dfce90;
T_100 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149e03000_0;
    %assign/vec4 v000001e149e02a60_0, 0;
    %load/vec4 v000001e149e035a0_0;
    %assign/vec4 v000001e149e03780_0, 0;
    %load/vec4 v000001e149e026a0_0;
    %assign/vec4 v000001e149e01980_0, 0;
    %load/vec4 v000001e149e01a20_0;
    %assign/vec4 v000001e149e03960_0, 0;
    %jmp T_100;
    .thread T_100;
    .scope S_000001e149dfcb70;
T_101 ;
    %wait E_000001e149d414d0;
    %load/vec4 v000001e149e05440_0;
    %load/vec4 v000001e149e01c00_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e013e0_0, 0;
    %load/vec4 v000001e149e01e80_0;
    %load/vec4 v000001e149e01ca0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e02240_0, 0;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_000001e149dfdb10;
T_102 ;
    %wait E_000001e149d41b10;
    %load/vec4 v000001e149e01700_0;
    %load/vec4 v000001e149e017a0_0;
    %add;
    %assign/vec4 v000001e149e03820_0, 0;
    %load/vec4 v000001e149e01f20_0;
    %load/vec4 v000001e149e027e0_0;
    %add;
    %assign/vec4 v000001e149e03280_0, 0;
    %jmp T_102;
    .thread T_102, $push;
    .scope S_000001e149dfc9e0;
T_103 ;
    %wait E_000001e149d413d0;
    %load/vec4 v000001e149e01ac0_0;
    %load/vec4 v000001e149e01340_0;
    %add;
    %assign/vec4 v000001e149e033c0_0, 0;
    %load/vec4 v000001e149e02600_0;
    %load/vec4 v000001e149e01200_0;
    %add;
    %assign/vec4 v000001e149e02b00_0, 0;
    %jmp T_103;
    .thread T_103, $push;
    .scope S_000001e149dfd4d0;
T_104 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149e054e0_0;
    %assign/vec4 v000001e149e05e40_0, 0;
    %load/vec4 v000001e149e05300_0;
    %assign/vec4 v000001e149e03f00_0, 0;
    %load/vec4 v000001e149e045e0_0;
    %assign/vec4 v000001e149e05760_0, 0;
    %load/vec4 v000001e149e04900_0;
    %assign/vec4 v000001e149e042c0_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_000001e149e0a7c0;
T_105 ;
    %wait E_000001e149d41490;
    %load/vec4 v000001e149e05120_0;
    %load/vec4 v000001e149e04fe0_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e04220_0, 0;
    %load/vec4 v000001e149e03c80_0;
    %load/vec4 v000001e149e03b40_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e03be0_0, 0;
    %jmp T_105;
    .thread T_105, $push;
    .scope S_000001e149e091e0;
T_106 ;
    %wait E_000001e149d41710;
    %load/vec4 v000001e149e05580_0;
    %load/vec4 v000001e149e047c0_0;
    %add;
    %assign/vec4 v000001e149e04f40_0, 0;
    %load/vec4 v000001e149e04d60_0;
    %load/vec4 v000001e149e03a00_0;
    %add;
    %assign/vec4 v000001e149e06160_0, 0;
    %jmp T_106;
    .thread T_106, $push;
    .scope S_000001e149e0b760;
T_107 ;
    %wait E_000001e149d41890;
    %load/vec4 v000001e149e05ee0_0;
    %load/vec4 v000001e149e059e0_0;
    %add;
    %assign/vec4 v000001e149e04b80_0, 0;
    %load/vec4 v000001e149e05080_0;
    %load/vec4 v000001e149e05940_0;
    %add;
    %assign/vec4 v000001e149e05620_0, 0;
    %jmp T_107;
    .thread T_107, $push;
    .scope S_000001e149dfdca0;
T_108 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149e03dc0_0;
    %assign/vec4 v000001e149e05260_0, 0;
    %load/vec4 v000001e149e03d20_0;
    %assign/vec4 v000001e149e040e0_0, 0;
    %load/vec4 v000001e149e053a0_0;
    %assign/vec4 v000001e149e044a0_0, 0;
    %load/vec4 v000001e149e04ea0_0;
    %assign/vec4 v000001e149e04400_0, 0;
    %jmp T_108;
    .thread T_108;
    .scope S_000001e149e09ff0;
T_109 ;
    %wait E_000001e149d41450;
    %load/vec4 v000001e149e126d0_0;
    %load/vec4 v000001e149e12db0_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e11ff0_0, 0;
    %load/vec4 v000001e149e13c10_0;
    %load/vec4 v000001e149e12590_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e121d0_0, 0;
    %jmp T_109;
    .thread T_109, $push;
    .scope S_000001e149e09e60;
T_110 ;
    %wait E_000001e149d41950;
    %load/vec4 v000001e149e068e0_0;
    %load/vec4 v000001e149e065c0_0;
    %add;
    %assign/vec4 v000001e149e06660_0, 0;
    %load/vec4 v000001e149e06840_0;
    %load/vec4 v000001e149e06520_0;
    %add;
    %assign/vec4 v000001e149e06340_0, 0;
    %jmp T_110;
    .thread T_110, $push;
    .scope S_000001e149e0a950;
T_111 ;
    %wait E_000001e149d41850;
    %load/vec4 v000001e149e06200_0;
    %load/vec4 v000001e149e13cb0_0;
    %add;
    %assign/vec4 v000001e149e13a30_0, 0;
    %load/vec4 v000001e149e06700_0;
    %load/vec4 v000001e149e062a0_0;
    %add;
    %assign/vec4 v000001e149e13fd0_0, 0;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_000001e149e0aae0;
T_112 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149e13530_0;
    %assign/vec4 v000001e149e12c70_0, 0;
    %load/vec4 v000001e149e12a90_0;
    %assign/vec4 v000001e149e13710_0, 0;
    %load/vec4 v000001e149e11af0_0;
    %assign/vec4 v000001e149e13d50_0, 0;
    %load/vec4 v000001e149e12270_0;
    %assign/vec4 v000001e149e13e90_0, 0;
    %jmp T_112;
    .thread T_112;
    .scope S_000001e149e0bc10;
T_113 ;
    %wait E_000001e149d40ed0;
    %load/vec4 v000001e149e158d0_0;
    %load/vec4 v000001e149e15b50_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e13210_0, 0;
    %load/vec4 v000001e149e142f0_0;
    %load/vec4 v000001e149e14cf0_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e11b90_0, 0;
    %jmp T_113;
    .thread T_113, $push;
    .scope S_000001e149e0c250;
T_114 ;
    %wait E_000001e149d41ad0;
    %load/vec4 v000001e149e133f0_0;
    %load/vec4 v000001e149e12d10_0;
    %add;
    %assign/vec4 v000001e149e13350_0, 0;
    %load/vec4 v000001e149e12810_0;
    %load/vec4 v000001e149e141b0_0;
    %add;
    %assign/vec4 v000001e149e13df0_0, 0;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_000001e149e0a4a0;
T_115 ;
    %wait E_000001e149d40e50;
    %load/vec4 v000001e149e124f0_0;
    %load/vec4 v000001e149e12950_0;
    %add;
    %assign/vec4 v000001e149e129f0_0, 0;
    %load/vec4 v000001e149e11c30_0;
    %load/vec4 v000001e149e13f30_0;
    %add;
    %assign/vec4 v000001e149e14070_0, 0;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_000001e149e09b40;
T_116 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149e15dd0_0;
    %assign/vec4 v000001e149e14e30_0, 0;
    %load/vec4 v000001e149e14d90_0;
    %assign/vec4 v000001e149e15bf0_0, 0;
    %load/vec4 v000001e149e15790_0;
    %assign/vec4 v000001e149e16190_0, 0;
    %load/vec4 v000001e149e169b0_0;
    %assign/vec4 v000001e149e150b0_0, 0;
    %jmp T_116;
    .thread T_116;
    .scope S_000001e149e0a310;
T_117 ;
    %wait E_000001e149d41590;
    %load/vec4 v000001e149e14610_0;
    %load/vec4 v000001e149e167d0_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e160f0_0, 0;
    %load/vec4 v000001e149e14430_0;
    %load/vec4 v000001e149e16730_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e15510_0, 0;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_000001e149e09cd0;
T_118 ;
    %wait E_000001e149d410d0;
    %load/vec4 v000001e149e15150_0;
    %load/vec4 v000001e149e15d30_0;
    %add;
    %assign/vec4 v000001e149e14570_0, 0;
    %load/vec4 v000001e149e15330_0;
    %load/vec4 v000001e149e165f0_0;
    %add;
    %assign/vec4 v000001e149e14250_0, 0;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_000001e149e0bda0;
T_119 ;
    %wait E_000001e149d419d0;
    %load/vec4 v000001e149e16230_0;
    %load/vec4 v000001e149e15650_0;
    %add;
    %assign/vec4 v000001e149e151f0_0, 0;
    %load/vec4 v000001e149e14a70_0;
    %load/vec4 v000001e149e153d0_0;
    %add;
    %assign/vec4 v000001e149e15fb0_0, 0;
    %jmp T_119;
    .thread T_119, $push;
    .scope S_000001e149e0af90;
T_120 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149e16910_0;
    %assign/vec4 v000001e149e17310_0, 0;
    %load/vec4 v000001e149e16870_0;
    %assign/vec4 v000001e149e15470_0, 0;
    %load/vec4 v000001e149e144d0_0;
    %assign/vec4 v000001e149e18fd0_0, 0;
    %load/vec4 v000001e149e14c50_0;
    %assign/vec4 v000001e149e18cb0_0, 0;
    %jmp T_120;
    .thread T_120;
    .scope S_000001e149e0ac70;
T_121 ;
    %wait E_000001e149d42b90;
    %load/vec4 v000001e149e17090_0;
    %load/vec4 v000001e149e17b30_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e16b90_0, 0;
    %load/vec4 v000001e149e19070_0;
    %load/vec4 v000001e149e18990_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e17450_0, 0;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_000001e149e08a10;
T_122 ;
    %wait E_000001e149d42010;
    %load/vec4 v000001e149e173b0_0;
    %load/vec4 v000001e149e16f50_0;
    %add;
    %assign/vec4 v000001e149e171d0_0, 0;
    %load/vec4 v000001e149e19110_0;
    %load/vec4 v000001e149e18490_0;
    %add;
    %assign/vec4 v000001e149e178b0_0, 0;
    %jmp T_122;
    .thread T_122, $push;
    .scope S_000001e149e0a630;
T_123 ;
    %wait E_000001e149d42a50;
    %load/vec4 v000001e149e18df0_0;
    %load/vec4 v000001e149e187b0_0;
    %add;
    %assign/vec4 v000001e149e17590_0, 0;
    %load/vec4 v000001e149e18210_0;
    %load/vec4 v000001e149e18170_0;
    %add;
    %assign/vec4 v000001e149e16af0_0, 0;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_000001e149e0a180;
T_124 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149e16a50_0;
    %assign/vec4 v000001e149e16eb0_0, 0;
    %load/vec4 v000001e149e18f30_0;
    %assign/vec4 v000001e149e16d70_0, 0;
    %load/vec4 v000001e149e174f0_0;
    %assign/vec4 v000001e149e182b0_0, 0;
    %load/vec4 v000001e149e18850_0;
    %assign/vec4 v000001e149e18530_0, 0;
    %jmp T_124;
    .thread T_124;
    .scope S_000001e149e0b440;
T_125 ;
    %wait E_000001e149d42710;
    %load/vec4 v000001e149e19b10_0;
    %load/vec4 v000001e149e1a010_0;
    %sub;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e1a830_0, 0;
    %load/vec4 v000001e149e1ac90_0;
    %load/vec4 v000001e149e1af10_0;
    %add;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %assign/vec4 v000001e149e1b9b0_0, 0;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_000001e149e0b2b0;
T_126 ;
    %wait E_000001e149d420d0;
    %load/vec4 v000001e149e17130_0;
    %load/vec4 v000001e149e18030_0;
    %add;
    %assign/vec4 v000001e149e18350_0, 0;
    %load/vec4 v000001e149e179f0_0;
    %load/vec4 v000001e149e17a90_0;
    %add;
    %assign/vec4 v000001e149e180d0_0, 0;
    %jmp T_126;
    .thread T_126, $push;
    .scope S_000001e149e09050;
T_127 ;
    %wait E_000001e149d42ad0;
    %load/vec4 v000001e149e18b70_0;
    %load/vec4 v000001e149e19e30_0;
    %add;
    %assign/vec4 v000001e149e1a790_0, 0;
    %load/vec4 v000001e149e18a30_0;
    %load/vec4 v000001e149e18c10_0;
    %add;
    %assign/vec4 v000001e149e1add0_0, 0;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_000001e149e09690;
T_128 ;
    %wait E_000001e149d3df50;
    %load/vec4 v000001e149e1ab50_0;
    %assign/vec4 v000001e149e19930_0, 0;
    %load/vec4 v000001e149e197f0_0;
    %assign/vec4 v000001e149e1b050_0, 0;
    %load/vec4 v000001e149e1b2d0_0;
    %assign/vec4 v000001e149e19ed0_0, 0;
    %load/vec4 v000001e149e1a330_0;
    %assign/vec4 v000001e149e1a6f0_0, 0;
    %jmp T_128;
    .thread T_128;
    .scope S_000001e149d5b8f0;
T_129 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e149e1a3d0_0, 0, 1;
    %end;
    .thread T_129, $init;
    .scope S_000001e149d5b8f0;
T_130 ;
    %delay 5, 0;
    %load/vec4 v000001e149e1a3d0_0;
    %inv;
    %store/vec4 v000001e149e1a3d0_0, 0, 1;
    %jmp T_130;
    .thread T_130;
    .scope S_000001e149d5b8f0;
T_131 ;
    %vpi_call/w 4 46 "$dumpfile", "Outputs/Waveforms.vcd" {0 0 0};
    %vpi_call/w 4 47 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001e149d5b8f0 {0 0 0};
    %vpi_func 4 50 "$fopen" 32, "Signal.txt", "r" {0 0 0};
    %store/vec4 v000001e149e1a510_0, 0, 32;
    %load/vec4 v000001e149e1a510_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_131.0, 4;
    %vpi_call/w 4 52 "$display", "ERROR: Could not open Signal.txt" {0 0 0};
    %vpi_call/w 4 53 "$finish" {0 0 0};
T_131.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e149e1a470_0, 0, 32;
T_131.2 ;
    %load/vec4 v000001e149e1a470_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_131.3, 5;
    %vpi_call/w 4 58 "$fscanf", v000001e149e1a510_0, "%s", v000001e149e19430_0 {0 0 0};
    %vpi_call/w 4 59 "$sscanf", v000001e149e19430_0, "%f", v000001e149e1b870_0 {0 0 0};
    %load/real v000001e149e1b870_0;
    %pushi/vec4 256, 0, 32;
    %cvt/rv/s;
    %mul/wr;
    %cvt/vr 16;
    %ix/getv/s 4, v000001e149e1a470_0;
    %store/vec4a v000001e149e19c50, 4, 0;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001e149e1a470_0;
    %store/vec4a v000001e149e1a650, 4, 0;
    %load/vec4 v000001e149e1a470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e149e1a470_0, 0, 32;
    %jmp T_131.2;
T_131.3 ;
    %vpi_call/w 4 63 "$fclose", v000001e149e1a510_0 {0 0 0};
    %delay 200, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e149e1a470_0, 0, 32;
T_131.4 ;
    %load/vec4 v000001e149e1a470_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_131.5, 5;
    %ix/getv/s 4, v000001e149e1a470_0;
    %load/vec4a v000001e149e1b7d0, 4;
    %cvt/rv/s;
    %pushi/real 1073741824, 4058; load=0.00390625
    %mul/wr;
    %ix/getv/s 4, v000001e149e1a470_0;
    %load/vec4a v000001e149e1b730, 4;
    %cvt/rv/s;
    %pushi/real 1073741824, 4058; load=0.00390625
    %mul/wr;
    %vpi_call/w 4 70 "$display", "X[%0d] = %f + j%f", v000001e149e1a470_0, W<1,r>, W<0,r> {0 2 0};
    %load/vec4 v000001e149e1a470_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e149e1a470_0, 0, 32;
    %jmp T_131.4;
T_131.5 ;
    %vpi_call/w 4 78 "$finish" {0 0 0};
    %end;
    .thread T_131;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "-";
    "./parametrized_fft.sv";
    "testbench.sv";
    "./butterfly.sv";
    "./ComplexAdd.sv";
    "./ComplexMul.sv";
