# systemverilog-homework-private
SystemVerilog language-oriented exercises
