
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Stream Prefetcher Initialized
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000003 cycles: 3642289 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 0 min 35 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284431 heartbeat IPC: 2.74564 cumulative IPC: 2.74558 (Simulation time: 0 hr 1 min 11 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 1 min 28 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 17362178 heartbeat IPC: 0.992285 cumulative IPC: 0.60557 (Simulation time: 0 hr 2 min 9 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 33881372 heartbeat IPC: 0.605356 cumulative IPC: 0.605427 (Simulation time: 0 hr 3 min 32 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 50405251 heartbeat IPC: 0.605185 cumulative IPC: 0.60533 (Simulation time: 0 hr 5 min 0 sec) 
Finished CPU 0 instructions: 25000001 cycles: 41299763 cumulative IPC: 0.60533 (Simulation time: 0 hr 5 min 0 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.60533 instructions: 25000001 cycles: 41299763
cpu0_DTLB TOTAL     ACCESS:    7900152  HIT:    7871020  MISS:      29132
cpu0_DTLB LOAD      ACCESS:    7332178  HIT:    7307922  MISS:      24256
cpu0_DTLB RFO       ACCESS:     567974  HIT:     563098  MISS:       4876
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.6194 cycles
cpu0_ITLB TOTAL     ACCESS:    2214672  HIT:    2214672  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2214672  HIT:    2214672  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29132  HIT:      21708  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24256  HIT:      17022  MISS:       7234
cpu0_STLB RFO       ACCESS:       4876  HIT:       4686  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 252.803 cycles
cpu0_L1D TOTAL     ACCESS:    8146090  HIT:    7643129  MISS:     502961
cpu0_L1D LOAD      ACCESS:    6702528  HIT:    6214897  MISS:     487631
cpu0_L1D RFO       ACCESS:    1369617  HIT:    1357436  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:      66521  HIT:      63910  MISS:       2611
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6886  MISS:        538
cpu0_L1D PREFETCH  REQUESTED:     181941  ISSUED:      66832  USEFUL:       2437  USELESS:        172
cpu0_L1D AVERAGE MISS LATENCY: 391.244 cycles
cpu0_L2C TOTAL     ACCESS:     815791  HIT:     340477  MISS:     475314
cpu0_L2C LOAD      ACCESS:     487631  HIT:     180280  MISS:     307351
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:     303075  HIT:     147325  MISS:     155750
cpu0_L2C WRITEBACK ACCESS:      12366  HIT:      12366  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        538  HIT:        506  MISS:         32
cpu0_L2C PREFETCH  REQUESTED:     810140  ISSUED:     780355  USEFUL:     376986  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 453.025 cycles
LLC TOTAL     ACCESS:     546343  HIT:      71216  MISS:     475127
LLC LOAD      ACCESS:      86019  HIT:      31008  MISS:      55011
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     435898  HIT:      27986  MISS:     407912
LLC WRITEBACK ACCESS:      12213  HIT:      12211  MISS:          2
LLC TRANSLATION ACCESS:         32  HIT:         11  MISS:         21
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1137.92 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       3299  ROW_BUFFER_MISS:     471826
 DBUS AVG_CONGESTED_CYCLE:    3.99788
 WQ ROW_BUFFER_HIT:       3986  ROW_BUFFER_MISS:       8435  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 292.366
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

