// Seed: 3446922063
module module_0;
  wire id_1;
  assign id_1 = id_1;
  assign module_1.id_3 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd3
) (
    _id_1,
    id_2,
    id_3
);
  output wand id_3;
  output wire id_2;
  inout wire _id_1;
  module_0 modCall_1 ();
  logic [7:0][1 : -1] id_4;
  assign id_1 = id_4[id_1];
  assign id_4 = id_4;
  assign id_3 = (id_1 ? 1'b0 : id_1);
endmodule
module module_2 #(
    parameter id_12 = 32'd52,
    parameter id_20 = 32'd49
) (
    input tri id_0,
    input wand id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri id_4,
    input supply0 id_5,
    input supply1 id_6,
    input wire id_7,
    output tri0 id_8,
    output supply0 id_9,
    output tri0 id_10,
    output wor id_11,
    output tri0 _id_12,
    input wand id_13
);
  localparam id_15 = 1;
  wire id_16;
  assign id_9 = id_6;
  struct packed {
    logic [-1  -  id_12 : 1] id_17;
    id_18 id_19;
  }
      _id_20, id_21, id_22, id_23, id_24, id_25, id_26, id_27, id_28, id_29;
  id_30 :
  assert property (@(negedge id_28) id_5)
  else $unsigned(39);
  ;
  module_0 modCall_1 ();
  assign id_28 = id_16;
  wire id_31;
  wire id_32;
endmodule
