// Seed: 844690878
module module_0 (
    input uwire id_0
    , id_16,
    output wire id_1,
    input wand id_2,
    input tri1 id_3,
    input tri id_4,
    input wand id_5,
    input tri0 id_6,
    input supply1 id_7,
    output tri id_8,
    input uwire id_9,
    output supply0 id_10,
    output supply0 id_11,
    output supply1 id_12,
    input wor id_13,
    output tri0 id_14
);
  wire id_17 = id_3;
  assign module_1.id_4 = 0;
  logic [1 : -1] id_18;
endmodule
module module_1 (
    input wand id_0,
    output logic id_1,
    input wor id_2,
    output supply0 id_3
    , id_7,
    output uwire id_4,
    output tri0 id_5
    , id_8, id_9
);
  assign id_7[-1] = 1;
  wire [-1 : 1] id_10;
  logic id_11;
  ;
  module_0 modCall_1 (
      id_0,
      id_5,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0,
      id_0,
      id_3,
      id_0,
      id_3,
      id_4,
      id_5,
      id_2,
      id_3
  );
  initial begin : LABEL_0
    id_1 = "";
  end
endmodule
