<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3296" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3296{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_3296{left:103px;bottom:68px;letter-spacing:0.1px;}
#t3_3296{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3296{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t5_3296{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t6_3296{left:69px;bottom:1012px;letter-spacing:0.12px;}
#t7_3296{left:151px;bottom:1012px;letter-spacing:0.15px;word-spacing:-0.03px;}
#t8_3296{left:69px;bottom:988px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_3296{left:69px;bottom:962px;}
#ta_3296{left:95px;bottom:965px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tb_3296{left:95px;bottom:949px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tc_3296{left:95px;bottom:932px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#td_3296{left:95px;bottom:915px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3296{left:95px;bottom:898px;letter-spacing:-0.13px;}
#tf_3296{left:69px;bottom:872px;}
#tg_3296{left:95px;bottom:875px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#th_3296{left:95px;bottom:859px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ti_3296{left:95px;bottom:842px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_3296{left:95px;bottom:825px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tk_3296{left:69px;bottom:766px;letter-spacing:0.12px;}
#tl_3296{left:151px;bottom:766px;letter-spacing:0.15px;word-spacing:-0.03px;}
#tm_3296{left:69px;bottom:742px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tn_3296{left:69px;bottom:726px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#to_3296{left:69px;bottom:709px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tp_3296{left:69px;bottom:684px;letter-spacing:-0.13px;}
#tq_3296{left:95px;bottom:684px;letter-spacing:-0.16px;word-spacing:-0.86px;}
#tr_3296{left:95px;bottom:668px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#ts_3296{left:95px;bottom:651px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tt_3296{left:69px;bottom:626px;letter-spacing:-0.13px;}
#tu_3296{left:95px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#tv_3296{left:69px;bottom:602px;letter-spacing:-0.13px;}
#tw_3296{left:95px;bottom:602px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#tx_3296{left:95px;bottom:585px;letter-spacing:-0.12px;}
#ty_3296{left:69px;bottom:561px;letter-spacing:-0.14px;}
#tz_3296{left:95px;bottom:561px;letter-spacing:-0.16px;word-spacing:-0.67px;}
#t10_3296{left:95px;bottom:544px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#t11_3296{left:95px;bottom:527px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#t12_3296{left:95px;bottom:503px;}
#t13_3296{left:121px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t14_3296{left:121px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_3296{left:121px;bottom:469px;letter-spacing:-0.16px;}
#t16_3296{left:121px;bottom:442px;}
#t17_3296{left:147px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t18_3296{left:146px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t19_3296{left:121px;bottom:401px;}
#t1a_3296{left:147px;bottom:403px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#t1b_3296{left:146px;bottom:386px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t1c_3296{left:146px;bottom:370px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1d_3296{left:121px;bottom:343px;}
#t1e_3296{left:147px;bottom:345px;letter-spacing:-0.14px;word-spacing:-1.23px;}
#t1f_3296{left:146px;bottom:328px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1g_3296{left:95px;bottom:304px;}
#t1h_3296{left:121px;bottom:304px;letter-spacing:-0.15px;word-spacing:-0.58px;}
#t1i_3296{left:121px;bottom:287px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1j_3296{left:121px;bottom:270px;letter-spacing:-0.18px;}
#t1k_3296{left:121px;bottom:244px;}
#t1l_3296{left:147px;bottom:246px;letter-spacing:-0.14px;word-spacing:-0.61px;}
#t1m_3296{left:146px;bottom:229px;letter-spacing:-0.13px;word-spacing:-1.15px;}
#t1n_3296{left:146px;bottom:212px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1o_3296{left:146px;bottom:195px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1p_3296{left:121px;bottom:169px;}
#t1q_3296{left:147px;bottom:171px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t1r_3296{left:146px;bottom:154px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1s_3296{left:121px;bottom:128px;}
#t1t_3296{left:147px;bottom:130px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1u_3296{left:146px;bottom:113px;letter-spacing:-0.14px;word-spacing:-0.44px;}

.s1_3296{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3296{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3296{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3296{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_3296{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3296{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3296" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3296Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3296" style="-webkit-user-select: none;"><object width="935" height="1210" data="3296/3296.svg" type="image/svg+xml" id="pdf3296" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3296" class="t s1_3296">9-20 </span><span id="t2_3296" class="t s1_3296">Vol. 3A </span>
<span id="t3_3296" class="t s2_3296">MULTIPLE-PROCESSOR MANAGEMENT </span>
<span id="t4_3296" class="t s3_3296">APIC ID). During boot-up, one of the logical processors is selected as the BSP and the remainder of the logical </span>
<span id="t5_3296" class="t s3_3296">processors are designated as APs. </span>
<span id="t6_3296" class="t s4_3296">9.4.2 </span><span id="t7_3296" class="t s4_3296">MP Initialization Protocol Requirements and Restrictions </span>
<span id="t8_3296" class="t s3_3296">The MP initialization protocol imposes the following requirements and restrictions on the system: </span>
<span id="t9_3296" class="t s5_3296">• </span><span id="ta_3296" class="t s3_3296">The MP protocol is executed only after a power-up or RESET. If the MP protocol has completed and a BSP is </span>
<span id="tb_3296" class="t s3_3296">chosen, subsequent INITs (either to a specific processor or system wide) do not cause the MP protocol to be </span>
<span id="tc_3296" class="t s3_3296">repeated. Instead, each logical processor examines its BSP flag (in the IA32_APIC_BASE MSR) to determine </span>
<span id="td_3296" class="t s3_3296">whether it should execute the BIOS boot-strap code (if it is the BSP) or enter a wait-for-SIPI state (if it is an </span>
<span id="te_3296" class="t s3_3296">AP). </span>
<span id="tf_3296" class="t s5_3296">• </span><span id="tg_3296" class="t s3_3296">All devices in the system that are capable of delivering interrupts to the processors must be inhibited from </span>
<span id="th_3296" class="t s3_3296">doing so for the duration of the MP initialization protocol. The time during which interrupts must be inhibited </span>
<span id="ti_3296" class="t s3_3296">includes the window between when the BSP issues an INIT-SIPI-SIPI sequence to an AP and when the AP </span>
<span id="tj_3296" class="t s3_3296">responds to the last SIPI in the sequence. </span>
<span id="tk_3296" class="t s4_3296">9.4.3 </span><span id="tl_3296" class="t s4_3296">MP Initialization Protocol Algorithm for MP Systems </span>
<span id="tm_3296" class="t s3_3296">Following a power-up or RESET of an MP system, the processors in the system execute the MP initialization protocol </span>
<span id="tn_3296" class="t s3_3296">algorithm to initialize each of the logical processors on the system bus or coherent link domain. In the course of </span>
<span id="to_3296" class="t s3_3296">executing this algorithm, the following boot-up and initialization operations are carried out: </span>
<span id="tp_3296" class="t s3_3296">1. </span><span id="tq_3296" class="t s3_3296">Each logical processor is assigned a unique APIC ID, based on system topology. The unique ID is a 32-bit value </span>
<span id="tr_3296" class="t s3_3296">if the processor supports CPUID leaf 0BH, otherwise the unique ID is an 8-bit value. (see Section 9.4.5, “Identi- </span>
<span id="ts_3296" class="t s3_3296">fying Logical Processors in an MP System”). </span>
<span id="tt_3296" class="t s3_3296">2. </span><span id="tu_3296" class="t s3_3296">Each logical processor is assigned a unique arbitration priority based on its APIC ID. </span>
<span id="tv_3296" class="t s3_3296">3. </span><span id="tw_3296" class="t s3_3296">Each logical processor executes its internal BIST simultaneously with the other logical processors in the </span>
<span id="tx_3296" class="t s3_3296">system. </span>
<span id="ty_3296" class="t s3_3296">4. </span><span id="tz_3296" class="t s3_3296">Upon completion of the BIST, the logical processors use a hardware-defined selection mechanism to select the </span>
<span id="t10_3296" class="t s3_3296">BSP and the APs from the available logical processors on the system bus. The BSP selection mechanism differs </span>
<span id="t11_3296" class="t s3_3296">depending on the family, model, and stepping IDs of the processors, as follows: </span>
<span id="t12_3296" class="t s3_3296">— </span><span id="t13_3296" class="t s3_3296">Later generations of IA processors within family 0FH (see Section 9.4), IA processors with system bus </span>
<span id="t14_3296" class="t s3_3296">(family=06H, extended_model=0, model&gt;=0EH), or all other modern Intel processors (family=06H, </span>
<span id="t15_3296" class="t s3_3296">extended_model&gt;0): </span>
<span id="t16_3296" class="t s6_3296">• </span><span id="t17_3296" class="t s3_3296">The logical processors begin monitoring the BNR# signal, which is toggling. When the BNR# pin stops </span>
<span id="t18_3296" class="t s3_3296">toggling, each processor attempts to issue a NOP special cycle on the system bus. </span>
<span id="t19_3296" class="t s6_3296">• </span><span id="t1a_3296" class="t s3_3296">The logical processor with the highest arbitration priority succeeds in issuing a NOP special cycle and is </span>
<span id="t1b_3296" class="t s3_3296">nominated the BSP. This processor sets the BSP flag in its IA32_APIC_BASE MSR, then fetches and </span>
<span id="t1c_3296" class="t s3_3296">begins executing BIOS boot-strap code, beginning at the reset vector (physical address FFFF FFF0H). </span>
<span id="t1d_3296" class="t s6_3296">• </span><span id="t1e_3296" class="t s3_3296">The remaining logical processors (that failed in issuing a NOP special cycle) are designated as APs. They </span>
<span id="t1f_3296" class="t s3_3296">leave their BSP flags in the clear state and enter a “wait-for-SIPI state.” </span>
<span id="t1g_3296" class="t s3_3296">— </span><span id="t1h_3296" class="t s3_3296">Early generations of IA processors within family 0FH (family=0FH, model=0H, stepping&lt;=09H), P6 family </span>
<span id="t1i_3296" class="t s3_3296">or older processors supporting MP operations (family=06H, extended_model=0, model&lt;=0DH; or family </span>
<span id="t1j_3296" class="t s3_3296">&lt;06H): </span>
<span id="t1k_3296" class="t s6_3296">• </span><span id="t1l_3296" class="t s3_3296">Each processor broadcasts a BIPI to “all including self.” The first processor that broadcasts a BIPI (and </span>
<span id="t1m_3296" class="t s3_3296">thus receives its own BIPI vector), selects itself as the BSP and sets the BSP flag in its IA32_APIC_BASE </span>
<span id="t1n_3296" class="t s3_3296">MSR. (See Section 9.11.1, “Overview of the MP Initialization Process for P6 Family Processors,” for a </span>
<span id="t1o_3296" class="t s3_3296">description of the BIPI, FIPI, and SIPI messages.) </span>
<span id="t1p_3296" class="t s6_3296">• </span><span id="t1q_3296" class="t s3_3296">The remainder of the processors (which were not selected as the BSP) are designated as APs. They </span>
<span id="t1r_3296" class="t s3_3296">leave their BSP flags in the clear state and enter a “wait-for-SIPI state.” </span>
<span id="t1s_3296" class="t s6_3296">• </span><span id="t1t_3296" class="t s3_3296">The newly established BSP broadcasts an FIPI message to “all including self,” which the BSP and APs </span>
<span id="t1u_3296" class="t s3_3296">treat as an end of MP initialization signal. Only the processor with its BSP flag set responds to the FIPI </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
