+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|       Launch Clock       |      Capture Clock       |                                                 Pin                                                      |
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |design_1_i/ila_1/U0/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[2].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                        design_1_i/ila_1/U0/ila_core_inst/shifted_data_in_reg[7][2]_srl8/D|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_bp_reg/D|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                             design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/fivid_reset_full_frame_reg/D|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_error_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[13]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[21]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[17]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[24]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_vsync_dly_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[25]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[18]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[5]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[9]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore_reg/D|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_dly_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[0]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[12]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[11]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[10]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[6]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[7]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[1]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state_dly_reg[0]/CE|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state_dly_reg[1]/CE|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state_dly_reg[3]/CE|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/state_dly_reg[2]/CE|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[8]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[4]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[3]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                           design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[2]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_de_dly_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_error_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                            design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_dly_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[14]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[16]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[22]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[23]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[20]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/status_reg_reg[19]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[0]/S|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[1]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[2]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                 design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/FSM_sequential_state_reg[3]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[28]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[29]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[31]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[30]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[25]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[26]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[27]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[24]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[10]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[0]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[9]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[5]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[4]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[2]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[11]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[6]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[4]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[3]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[0]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[7]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[6]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[3]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[12]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[1]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[15]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[14]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[13]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[12]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[8]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[7]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[6]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[4]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[1]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[12]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[11]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[10]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[20]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[23]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[22]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[21]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[9]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[8]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[11]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[10]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[18]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[19]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[17]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                             design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[16]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt_reg[6]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt_reg[5]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt_reg[4]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt_reg[1]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[7]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[2]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[1]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt_reg[7]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt_reg[0]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt_reg[5]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt_reg[3]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt_reg[2]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[9]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[5]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[0]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[2]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_dly_reg[3]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_dly_reg[8]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[5]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[6]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[4]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[7]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[21]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[31]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[8]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[23]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[35]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[33]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[11]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[10]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[22]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[28]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[29]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[5]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[6]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[34]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[30]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[16]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[1]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[3]/S|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[2]/S|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                              design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag_reg[0]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[4]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[9]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[17]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[32]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                     design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[7]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[20]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[19]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                    design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_data_mux_reg[18]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                       design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_vsync_mux_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                          design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_de_mux_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                       design_1_i/v_axi4s_vid_out_0/inst/FORMATTER_INST/in_hsync_mux_reg/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[4]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[3]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[2]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[1]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[6]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[7]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[5]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[0]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[8]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                        design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[12]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                        design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[11]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                        design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[10]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_pix_cnt_reg[9]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[9]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                        design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[10]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                        design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[11]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                        design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[12]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[2]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[4]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[3]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[1]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[5]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[8]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[0]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[7]/R|
|                 clk_pl_0 |clk_out1_design_1_clk_wiz_0_0 |                                         design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt_reg[6]/R|
+--------------------------+--------------------------+----------------------------------------------------------------------------------------------------------+
