#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14f3fb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14f4140 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x14e52d0 .functor NOT 1, L_0x1550130, C4<0>, C4<0>, C4<0>;
L_0x154ff10 .functor XOR 2, L_0x154fdb0, L_0x154fe70, C4<00>, C4<00>;
L_0x1550020 .functor XOR 2, L_0x154ff10, L_0x154ff80, C4<00>, C4<00>;
v0x1547e20_0 .net *"_ivl_10", 1 0, L_0x154ff80;  1 drivers
v0x1547f20_0 .net *"_ivl_12", 1 0, L_0x1550020;  1 drivers
v0x1548000_0 .net *"_ivl_2", 1 0, L_0x154b190;  1 drivers
v0x15480c0_0 .net *"_ivl_4", 1 0, L_0x154fdb0;  1 drivers
v0x15481a0_0 .net *"_ivl_6", 1 0, L_0x154fe70;  1 drivers
v0x15482d0_0 .net *"_ivl_8", 1 0, L_0x154ff10;  1 drivers
v0x15483b0_0 .net "a", 0 0, v0x1542ca0_0;  1 drivers
v0x1548450_0 .net "b", 0 0, v0x1542d40_0;  1 drivers
v0x15484f0_0 .net "c", 0 0, v0x1542de0_0;  1 drivers
v0x1548590_0 .var "clk", 0 0;
v0x1548630_0 .net "d", 0 0, v0x1542f20_0;  1 drivers
v0x15486d0_0 .net "out_pos_dut", 0 0, L_0x154fa10;  1 drivers
v0x1548770_0 .net "out_pos_ref", 0 0, L_0x1549ca0;  1 drivers
v0x1548810_0 .net "out_sop_dut", 0 0, L_0x154ac00;  1 drivers
v0x15488b0_0 .net "out_sop_ref", 0 0, L_0x151d450;  1 drivers
v0x1548950_0 .var/2u "stats1", 223 0;
v0x15489f0_0 .var/2u "strobe", 0 0;
v0x1548a90_0 .net "tb_match", 0 0, L_0x1550130;  1 drivers
v0x1548b60_0 .net "tb_mismatch", 0 0, L_0x14e52d0;  1 drivers
v0x1548c00_0 .net "wavedrom_enable", 0 0, v0x15431f0_0;  1 drivers
v0x1548cd0_0 .net "wavedrom_title", 511 0, v0x1543290_0;  1 drivers
L_0x154b190 .concat [ 1 1 0 0], L_0x1549ca0, L_0x151d450;
L_0x154fdb0 .concat [ 1 1 0 0], L_0x1549ca0, L_0x151d450;
L_0x154fe70 .concat [ 1 1 0 0], L_0x154fa10, L_0x154ac00;
L_0x154ff80 .concat [ 1 1 0 0], L_0x1549ca0, L_0x151d450;
L_0x1550130 .cmp/eeq 2, L_0x154b190, L_0x1550020;
S_0x14f42d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x14f4140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x14e56b0 .functor AND 1, v0x1542de0_0, v0x1542f20_0, C4<1>, C4<1>;
L_0x14e5a90 .functor NOT 1, v0x1542ca0_0, C4<0>, C4<0>, C4<0>;
L_0x14e5e70 .functor NOT 1, v0x1542d40_0, C4<0>, C4<0>, C4<0>;
L_0x14e60f0 .functor AND 1, L_0x14e5a90, L_0x14e5e70, C4<1>, C4<1>;
L_0x14feb40 .functor AND 1, L_0x14e60f0, v0x1542de0_0, C4<1>, C4<1>;
L_0x151d450 .functor OR 1, L_0x14e56b0, L_0x14feb40, C4<0>, C4<0>;
L_0x1549120 .functor NOT 1, v0x1542d40_0, C4<0>, C4<0>, C4<0>;
L_0x1549190 .functor OR 1, L_0x1549120, v0x1542f20_0, C4<0>, C4<0>;
L_0x15492a0 .functor AND 1, v0x1542de0_0, L_0x1549190, C4<1>, C4<1>;
L_0x1549360 .functor NOT 1, v0x1542ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1549430 .functor OR 1, L_0x1549360, v0x1542d40_0, C4<0>, C4<0>;
L_0x15494a0 .functor AND 1, L_0x15492a0, L_0x1549430, C4<1>, C4<1>;
L_0x1549620 .functor NOT 1, v0x1542d40_0, C4<0>, C4<0>, C4<0>;
L_0x1549690 .functor OR 1, L_0x1549620, v0x1542f20_0, C4<0>, C4<0>;
L_0x15495b0 .functor AND 1, v0x1542de0_0, L_0x1549690, C4<1>, C4<1>;
L_0x1549820 .functor NOT 1, v0x1542ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1549920 .functor OR 1, L_0x1549820, v0x1542f20_0, C4<0>, C4<0>;
L_0x15499e0 .functor AND 1, L_0x15495b0, L_0x1549920, C4<1>, C4<1>;
L_0x1549b90 .functor XNOR 1, L_0x15494a0, L_0x15499e0, C4<0>, C4<0>;
v0x14e4c00_0 .net *"_ivl_0", 0 0, L_0x14e56b0;  1 drivers
v0x14e5000_0 .net *"_ivl_12", 0 0, L_0x1549120;  1 drivers
v0x14e53e0_0 .net *"_ivl_14", 0 0, L_0x1549190;  1 drivers
v0x14e57c0_0 .net *"_ivl_16", 0 0, L_0x15492a0;  1 drivers
v0x14e5ba0_0 .net *"_ivl_18", 0 0, L_0x1549360;  1 drivers
v0x14e5f80_0 .net *"_ivl_2", 0 0, L_0x14e5a90;  1 drivers
v0x14e6200_0 .net *"_ivl_20", 0 0, L_0x1549430;  1 drivers
v0x1541210_0 .net *"_ivl_24", 0 0, L_0x1549620;  1 drivers
v0x15412f0_0 .net *"_ivl_26", 0 0, L_0x1549690;  1 drivers
v0x15413d0_0 .net *"_ivl_28", 0 0, L_0x15495b0;  1 drivers
v0x15414b0_0 .net *"_ivl_30", 0 0, L_0x1549820;  1 drivers
v0x1541590_0 .net *"_ivl_32", 0 0, L_0x1549920;  1 drivers
v0x1541670_0 .net *"_ivl_36", 0 0, L_0x1549b90;  1 drivers
L_0x7f7640db1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1541730_0 .net *"_ivl_38", 0 0, L_0x7f7640db1018;  1 drivers
v0x1541810_0 .net *"_ivl_4", 0 0, L_0x14e5e70;  1 drivers
v0x15418f0_0 .net *"_ivl_6", 0 0, L_0x14e60f0;  1 drivers
v0x15419d0_0 .net *"_ivl_8", 0 0, L_0x14feb40;  1 drivers
v0x1541ab0_0 .net "a", 0 0, v0x1542ca0_0;  alias, 1 drivers
v0x1541b70_0 .net "b", 0 0, v0x1542d40_0;  alias, 1 drivers
v0x1541c30_0 .net "c", 0 0, v0x1542de0_0;  alias, 1 drivers
v0x1541cf0_0 .net "d", 0 0, v0x1542f20_0;  alias, 1 drivers
v0x1541db0_0 .net "out_pos", 0 0, L_0x1549ca0;  alias, 1 drivers
v0x1541e70_0 .net "out_sop", 0 0, L_0x151d450;  alias, 1 drivers
v0x1541f30_0 .net "pos0", 0 0, L_0x15494a0;  1 drivers
v0x1541ff0_0 .net "pos1", 0 0, L_0x15499e0;  1 drivers
L_0x1549ca0 .functor MUXZ 1, L_0x7f7640db1018, L_0x15494a0, L_0x1549b90, C4<>;
S_0x1542170 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x14f4140;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1542ca0_0 .var "a", 0 0;
v0x1542d40_0 .var "b", 0 0;
v0x1542de0_0 .var "c", 0 0;
v0x1542e80_0 .net "clk", 0 0, v0x1548590_0;  1 drivers
v0x1542f20_0 .var "d", 0 0;
v0x1543010_0 .var/2u "fail", 0 0;
v0x15430b0_0 .var/2u "fail1", 0 0;
v0x1543150_0 .net "tb_match", 0 0, L_0x1550130;  alias, 1 drivers
v0x15431f0_0 .var "wavedrom_enable", 0 0;
v0x1543290_0 .var "wavedrom_title", 511 0;
E_0x14f2920/0 .event negedge, v0x1542e80_0;
E_0x14f2920/1 .event posedge, v0x1542e80_0;
E_0x14f2920 .event/or E_0x14f2920/0, E_0x14f2920/1;
S_0x15424a0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1542170;
 .timescale -12 -12;
v0x15426e0_0 .var/2s "i", 31 0;
E_0x14f27c0 .event posedge, v0x1542e80_0;
S_0x15427e0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1542170;
 .timescale -12 -12;
v0x15429e0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1542ac0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1542170;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1543470 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x14f4140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1549e50 .functor NOT 1, v0x1542ca0_0, C4<0>, C4<0>, C4<0>;
L_0x1549ee0 .functor NOT 1, v0x1542d40_0, C4<0>, C4<0>, C4<0>;
L_0x154a080 .functor AND 1, L_0x1549e50, L_0x1549ee0, C4<1>, C4<1>;
L_0x154a190 .functor AND 1, L_0x154a080, v0x1542de0_0, C4<1>, C4<1>;
L_0x154a390 .functor NOT 1, v0x1542f20_0, C4<0>, C4<0>, C4<0>;
L_0x154a510 .functor AND 1, L_0x154a190, L_0x154a390, C4<1>, C4<1>;
L_0x154a660 .functor NOT 1, v0x1542ca0_0, C4<0>, C4<0>, C4<0>;
L_0x154a7e0 .functor AND 1, L_0x154a660, v0x1542d40_0, C4<1>, C4<1>;
L_0x154a8f0 .functor AND 1, L_0x154a7e0, v0x1542de0_0, C4<1>, C4<1>;
L_0x154a9b0 .functor AND 1, L_0x154a8f0, v0x1542f20_0, C4<1>, C4<1>;
L_0x154aad0 .functor OR 1, L_0x154a510, L_0x154a9b0, C4<0>, C4<0>;
L_0x154ab90 .functor AND 1, v0x1542ca0_0, v0x1542d40_0, C4<1>, C4<1>;
L_0x154ac70 .functor AND 1, L_0x154ab90, v0x1542de0_0, C4<1>, C4<1>;
L_0x154ad30 .functor AND 1, L_0x154ac70, v0x1542f20_0, C4<1>, C4<1>;
L_0x154ac00 .functor OR 1, L_0x154aad0, L_0x154ad30, C4<0>, C4<0>;
L_0x154af60 .functor OR 1, v0x1542ca0_0, v0x1542d40_0, C4<0>, C4<0>;
L_0x154b060 .functor OR 1, L_0x154af60, v0x1542de0_0, C4<0>, C4<0>;
L_0x154b120 .functor NOT 1, v0x1542f20_0, C4<0>, C4<0>, C4<0>;
L_0x154b230 .functor OR 1, L_0x154b060, L_0x154b120, C4<0>, C4<0>;
L_0x154b340 .functor OR 1, v0x1542ca0_0, v0x1542d40_0, C4<0>, C4<0>;
L_0x154b460 .functor NOT 1, v0x1542de0_0, C4<0>, C4<0>, C4<0>;
L_0x154b4d0 .functor OR 1, L_0x154b340, L_0x154b460, C4<0>, C4<0>;
L_0x154b6a0 .functor OR 1, L_0x154b4d0, v0x1542f20_0, C4<0>, C4<0>;
L_0x154b760 .functor AND 1, L_0x154b230, L_0x154b6a0, C4<1>, C4<1>;
L_0x154b940 .functor NOT 1, v0x1542d40_0, C4<0>, C4<0>, C4<0>;
L_0x154b9b0 .functor OR 1, v0x1542ca0_0, L_0x154b940, C4<0>, C4<0>;
L_0x154bb50 .functor NOT 1, v0x1542de0_0, C4<0>, C4<0>, C4<0>;
L_0x154bbc0 .functor OR 1, L_0x154b9b0, L_0x154bb50, C4<0>, C4<0>;
L_0x154bdc0 .functor NOT 1, v0x1542f20_0, C4<0>, C4<0>, C4<0>;
L_0x154be30 .functor OR 1, L_0x154bbc0, L_0x154bdc0, C4<0>, C4<0>;
L_0x154c040 .functor AND 1, L_0x154b760, L_0x154be30, C4<1>, C4<1>;
L_0x154c150 .functor NOT 1, v0x1542d40_0, C4<0>, C4<0>, C4<0>;
L_0x154c2d0 .functor OR 1, v0x1542ca0_0, L_0x154c150, C4<0>, C4<0>;
L_0x154c390 .functor NOT 1, v0x1542de0_0, C4<0>, C4<0>, C4<0>;
L_0x154c520 .functor OR 1, L_0x154c2d0, L_0x154c390, C4<0>, C4<0>;
L_0x154c630 .functor OR 1, L_0x154c520, v0x1542f20_0, C4<0>, C4<0>;
L_0x154c820 .functor AND 1, L_0x154c040, L_0x154c630, C4<1>, C4<1>;
L_0x154c930 .functor NOT 1, v0x1542d40_0, C4<0>, C4<0>, C4<0>;
L_0x154c6f0 .functor OR 1, v0x1542ca0_0, L_0x154c930, C4<0>, C4<0>;
L_0x154c7b0 .functor OR 1, L_0x154c6f0, v0x1542de0_0, C4<0>, C4<0>;
L_0x154cc80 .functor NOT 1, v0x1542f20_0, C4<0>, C4<0>, C4<0>;
L_0x154ccf0 .functor OR 1, L_0x154c7b0, L_0x154cc80, C4<0>, C4<0>;
L_0x154cf60 .functor AND 1, L_0x154c820, L_0x154ccf0, C4<1>, C4<1>;
L_0x154d070 .functor NOT 1, v0x1542ca0_0, C4<0>, C4<0>, C4<0>;
L_0x154d250 .functor OR 1, L_0x154d070, v0x1542d40_0, C4<0>, C4<0>;
L_0x154d310 .functor NOT 1, v0x1542de0_0, C4<0>, C4<0>, C4<0>;
L_0x154d710 .functor OR 1, L_0x154d250, L_0x154d310, C4<0>, C4<0>;
L_0x154d820 .functor OR 1, L_0x154d710, v0x1542f20_0, C4<0>, C4<0>;
L_0x154dc80 .functor AND 1, L_0x154cf60, L_0x154d820, C4<1>, C4<1>;
L_0x154dd90 .functor NOT 1, v0x1542ca0_0, C4<0>, C4<0>, C4<0>;
L_0x154e1b0 .functor OR 1, L_0x154dd90, v0x1542d40_0, C4<0>, C4<0>;
L_0x154e270 .functor OR 1, L_0x154e1b0, v0x1542de0_0, C4<0>, C4<0>;
L_0x154e4e0 .functor NOT 1, v0x1542f20_0, C4<0>, C4<0>, C4<0>;
L_0x154e550 .functor OR 1, L_0x154e270, L_0x154e4e0, C4<0>, C4<0>;
L_0x154e820 .functor AND 1, L_0x154dc80, L_0x154e550, C4<1>, C4<1>;
L_0x154e930 .functor NOT 1, v0x1542ca0_0, C4<0>, C4<0>, C4<0>;
L_0x154eb70 .functor NOT 1, v0x1542d40_0, C4<0>, C4<0>, C4<0>;
L_0x154ebe0 .functor OR 1, L_0x154e930, L_0x154eb70, C4<0>, C4<0>;
L_0x154eed0 .functor OR 1, L_0x154ebe0, v0x1542de0_0, C4<0>, C4<0>;
L_0x154ef90 .functor OR 1, L_0x154eed0, v0x1542f20_0, C4<0>, C4<0>;
L_0x154f240 .functor AND 1, L_0x154e820, L_0x154ef90, C4<1>, C4<1>;
L_0x154f350 .functor NOT 1, v0x1542d40_0, C4<0>, C4<0>, C4<0>;
L_0x154f5c0 .functor OR 1, v0x1542ca0_0, L_0x154f350, C4<0>, C4<0>;
L_0x154f680 .functor OR 1, L_0x154f5c0, v0x1542de0_0, C4<0>, C4<0>;
L_0x154f950 .functor OR 1, L_0x154f680, v0x1542f20_0, C4<0>, C4<0>;
L_0x154fa10 .functor AND 1, L_0x154f240, L_0x154f950, C4<1>, C4<1>;
v0x1543630_0 .net *"_ivl_0", 0 0, L_0x1549e50;  1 drivers
v0x1543710_0 .net *"_ivl_10", 0 0, L_0x154a510;  1 drivers
v0x15437f0_0 .net *"_ivl_100", 0 0, L_0x154e1b0;  1 drivers
v0x15438e0_0 .net *"_ivl_102", 0 0, L_0x154e270;  1 drivers
v0x15439c0_0 .net *"_ivl_104", 0 0, L_0x154e4e0;  1 drivers
v0x1543af0_0 .net *"_ivl_106", 0 0, L_0x154e550;  1 drivers
v0x1543bd0_0 .net *"_ivl_108", 0 0, L_0x154e820;  1 drivers
v0x1543cb0_0 .net *"_ivl_110", 0 0, L_0x154e930;  1 drivers
v0x1543d90_0 .net *"_ivl_112", 0 0, L_0x154eb70;  1 drivers
v0x1543f00_0 .net *"_ivl_114", 0 0, L_0x154ebe0;  1 drivers
v0x1543fe0_0 .net *"_ivl_116", 0 0, L_0x154eed0;  1 drivers
v0x15440c0_0 .net *"_ivl_118", 0 0, L_0x154ef90;  1 drivers
v0x15441a0_0 .net *"_ivl_12", 0 0, L_0x154a660;  1 drivers
v0x1544280_0 .net *"_ivl_120", 0 0, L_0x154f240;  1 drivers
v0x1544360_0 .net *"_ivl_122", 0 0, L_0x154f350;  1 drivers
v0x1544440_0 .net *"_ivl_124", 0 0, L_0x154f5c0;  1 drivers
v0x1544520_0 .net *"_ivl_126", 0 0, L_0x154f680;  1 drivers
v0x1544710_0 .net *"_ivl_128", 0 0, L_0x154f950;  1 drivers
v0x15447f0_0 .net *"_ivl_14", 0 0, L_0x154a7e0;  1 drivers
v0x15448d0_0 .net *"_ivl_16", 0 0, L_0x154a8f0;  1 drivers
v0x15449b0_0 .net *"_ivl_18", 0 0, L_0x154a9b0;  1 drivers
v0x1544a90_0 .net *"_ivl_2", 0 0, L_0x1549ee0;  1 drivers
v0x1544b70_0 .net *"_ivl_20", 0 0, L_0x154aad0;  1 drivers
v0x1544c50_0 .net *"_ivl_22", 0 0, L_0x154ab90;  1 drivers
v0x1544d30_0 .net *"_ivl_24", 0 0, L_0x154ac70;  1 drivers
v0x1544e10_0 .net *"_ivl_26", 0 0, L_0x154ad30;  1 drivers
v0x1544ef0_0 .net *"_ivl_30", 0 0, L_0x154af60;  1 drivers
v0x1544fd0_0 .net *"_ivl_32", 0 0, L_0x154b060;  1 drivers
v0x15450b0_0 .net *"_ivl_34", 0 0, L_0x154b120;  1 drivers
v0x1545190_0 .net *"_ivl_36", 0 0, L_0x154b230;  1 drivers
v0x1545270_0 .net *"_ivl_38", 0 0, L_0x154b340;  1 drivers
v0x1545350_0 .net *"_ivl_4", 0 0, L_0x154a080;  1 drivers
v0x1545430_0 .net *"_ivl_40", 0 0, L_0x154b460;  1 drivers
v0x1545720_0 .net *"_ivl_42", 0 0, L_0x154b4d0;  1 drivers
v0x1545800_0 .net *"_ivl_44", 0 0, L_0x154b6a0;  1 drivers
v0x15458e0_0 .net *"_ivl_46", 0 0, L_0x154b760;  1 drivers
v0x15459c0_0 .net *"_ivl_48", 0 0, L_0x154b940;  1 drivers
v0x1545aa0_0 .net *"_ivl_50", 0 0, L_0x154b9b0;  1 drivers
v0x1545b80_0 .net *"_ivl_52", 0 0, L_0x154bb50;  1 drivers
v0x1545c60_0 .net *"_ivl_54", 0 0, L_0x154bbc0;  1 drivers
v0x1545d40_0 .net *"_ivl_56", 0 0, L_0x154bdc0;  1 drivers
v0x1545e20_0 .net *"_ivl_58", 0 0, L_0x154be30;  1 drivers
v0x1545f00_0 .net *"_ivl_6", 0 0, L_0x154a190;  1 drivers
v0x1545fe0_0 .net *"_ivl_60", 0 0, L_0x154c040;  1 drivers
v0x15460c0_0 .net *"_ivl_62", 0 0, L_0x154c150;  1 drivers
v0x15461a0_0 .net *"_ivl_64", 0 0, L_0x154c2d0;  1 drivers
v0x1546280_0 .net *"_ivl_66", 0 0, L_0x154c390;  1 drivers
v0x1546360_0 .net *"_ivl_68", 0 0, L_0x154c520;  1 drivers
v0x1546440_0 .net *"_ivl_70", 0 0, L_0x154c630;  1 drivers
v0x1546520_0 .net *"_ivl_72", 0 0, L_0x154c820;  1 drivers
v0x1546600_0 .net *"_ivl_74", 0 0, L_0x154c930;  1 drivers
v0x15466e0_0 .net *"_ivl_76", 0 0, L_0x154c6f0;  1 drivers
v0x15467c0_0 .net *"_ivl_78", 0 0, L_0x154c7b0;  1 drivers
v0x15468a0_0 .net *"_ivl_8", 0 0, L_0x154a390;  1 drivers
v0x1546980_0 .net *"_ivl_80", 0 0, L_0x154cc80;  1 drivers
v0x1546a60_0 .net *"_ivl_82", 0 0, L_0x154ccf0;  1 drivers
v0x1546b40_0 .net *"_ivl_84", 0 0, L_0x154cf60;  1 drivers
v0x1546c20_0 .net *"_ivl_86", 0 0, L_0x154d070;  1 drivers
v0x1546d00_0 .net *"_ivl_88", 0 0, L_0x154d250;  1 drivers
v0x1546de0_0 .net *"_ivl_90", 0 0, L_0x154d310;  1 drivers
v0x1546ec0_0 .net *"_ivl_92", 0 0, L_0x154d710;  1 drivers
v0x1546fa0_0 .net *"_ivl_94", 0 0, L_0x154d820;  1 drivers
v0x1547080_0 .net *"_ivl_96", 0 0, L_0x154dc80;  1 drivers
v0x1547160_0 .net *"_ivl_98", 0 0, L_0x154dd90;  1 drivers
v0x1547240_0 .net "a", 0 0, v0x1542ca0_0;  alias, 1 drivers
v0x15476f0_0 .net "b", 0 0, v0x1542d40_0;  alias, 1 drivers
v0x15477e0_0 .net "c", 0 0, v0x1542de0_0;  alias, 1 drivers
v0x15478d0_0 .net "d", 0 0, v0x1542f20_0;  alias, 1 drivers
v0x15479c0_0 .net "out_pos", 0 0, L_0x154fa10;  alias, 1 drivers
v0x1547a80_0 .net "out_sop", 0 0, L_0x154ac00;  alias, 1 drivers
S_0x1547c00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x14f4140;
 .timescale -12 -12;
E_0x14da9f0 .event anyedge, v0x15489f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x15489f0_0;
    %nor/r;
    %assign/vec4 v0x15489f0_0, 0;
    %wait E_0x14da9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1542170;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1543010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15430b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1542170;
T_4 ;
    %wait E_0x14f2920;
    %load/vec4 v0x1543150_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1543010_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1542170;
T_5 ;
    %wait E_0x14f27c0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %wait E_0x14f27c0;
    %load/vec4 v0x1543010_0;
    %store/vec4 v0x15430b0_0, 0, 1;
    %fork t_1, S_0x15424a0;
    %jmp t_0;
    .scope S_0x15424a0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x15426e0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x15426e0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x14f27c0;
    %load/vec4 v0x15426e0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x15426e0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x15426e0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1542170;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14f2920;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1542f20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1542d40_0, 0;
    %assign/vec4 v0x1542ca0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1543010_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x15430b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x14f4140;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1548590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x15489f0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x14f4140;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1548590_0;
    %inv;
    %store/vec4 v0x1548590_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x14f4140;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1542e80_0, v0x1548b60_0, v0x15483b0_0, v0x1548450_0, v0x15484f0_0, v0x1548630_0, v0x15488b0_0, v0x1548810_0, v0x1548770_0, v0x15486d0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x14f4140;
T_9 ;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1548950_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x14f4140;
T_10 ;
    %wait E_0x14f2920;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1548950_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1548950_0, 4, 32;
    %load/vec4 v0x1548a90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1548950_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1548950_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1548950_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x15488b0_0;
    %load/vec4 v0x15488b0_0;
    %load/vec4 v0x1548810_0;
    %xor;
    %load/vec4 v0x15488b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1548950_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1548950_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1548770_0;
    %load/vec4 v0x1548770_0;
    %load/vec4 v0x15486d0_0;
    %xor;
    %load/vec4 v0x1548770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1548950_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1548950_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1548950_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/human/ece241_2013_q2/iter0/response5/top_module.sv";
