#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Nov 17 17:57:24 2023
# Process ID: 12612
# Current directory: D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1
# Command line: vivado.exe -log processor.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source processor.tcl -notrace
# Log file: D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor.vdi
# Journal file: D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1\vivado.jou
# Running On: Ganesh, OS: Windows, CPU Frequency: 1190 MHz, CPU Physical cores: 4, Host memory: 8341 MB
#-----------------------------------------------------------
source processor.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 431.691 ; gain = 164.660
Command: link_design -top processor -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z010clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 840.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1065 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc]
WARNING: [Vivado 12-507] No nets matched 'ps2c_IBUF'. [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [D:/semester/7th sem/davinci/testing/IO/Processor.srcs/constrs_1/new/zybo.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 996.258 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 644 instances were transformed.
  OBUFDS => OBUFDS: 4 instances
  RAM128X1D => RAM128X1D (MUXF7(x2), RAMD64E(x4)): 576 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 32 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 32 instances

7 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 996.258 ; gain = 559.707
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1019.262 ; gain = 23.004

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: 217eda6a7

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1564.473 ; gain = 545.211

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 217eda6a7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.648 . Memory (MB): peak = 1901.934 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 15e21f1af

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.701 . Memory (MB): peak = 1901.934 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 2002dcf9e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.814 . Memory (MB): peak = 1901.934 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Sweep, 32 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 2002dcf9e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.934 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 158d96e39

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.934 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 2014f2c22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.934 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               4  |               0  |                                             32  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1901.934 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2014f2c22

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.934 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 16 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 16 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 16 Total Ports: 32
Ending PowerOpt Patch Enables Task | Checksum: 18421bf7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.102 . Memory (MB): peak = 2034.301 ; gain = 0.000
Ending Power Optimization Task | Checksum: 18421bf7d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2034.301 ; gain = 132.367

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18421bf7d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2034.301 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2034.301 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 14cf925a2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2034.301 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
31 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 2034.301 ; gain = 1038.043
INFO: [runtcl-4] Executing : report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
Command: report_drc -file processor_drc_opted.rpt -pb processor_drc_opted.pb -rpx processor_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.154 . Memory (MB): peak = 2034.301 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 21 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2034.301 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 113ed81b5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2034.301 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13dc92dda

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1678a9449

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1678a9449

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2034.301 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1678a9449

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 15a6c18ce

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 17236347e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 17236347e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1e7307045

Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 2 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 3, two critical 14, total 17, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 18 nets or LUTs. Breaked 17 LUTs, combined 1 existing LUT and moved 0 existing LUT
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/CounterY_reg[-1111111103]_0[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1216 to 641 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 641.
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/CounterY_reg[-1111111103]_0[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1216 to 641 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 641.
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/CounterY_reg[-1111111103]_0[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1216 to 641 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 641.
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/CounterY_reg[-1111111103]_0[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1216 to 641 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 641.
INFO: [Physopt 32-1132] Very high fanout net 'dispDriver/CounterY_reg[-1111111103]_0[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1217 to 642 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 642.
INFO: [Physopt 32-1132] Very high fanout net 'mux_1/Addr[8]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 2887 to 584 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 584.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-76] Pass 1. Identified 8 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[2].reg1/d/Q_reg_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[1].reg1/d/Q_reg_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[5].reg1/d/Q_reg_0. Replicated 4 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[0].reg1/d/Q_reg_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[4].reg1/d/Q_reg_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[6].reg1/d/Q_reg_0. Replicated 6 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[3].reg1/d/Q_reg_0. Replicated 5 times.
INFO: [Physopt 32-81] Processed net buf_reg_6/genblk1[7].reg1/d/Q_reg_0. Replicated 5 times.
INFO: [Physopt 32-232] Optimized 8 nets. Created 39 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 8 nets or cells. Created 39 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 2034.301 ; gain = 0.000
INFO: [Physopt 32-46] Identified 24 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2034.301 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |              1  |                    18  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Fanout                                           |           39  |              0  |                     8  |           0  |           1  |  00:00:02  |
|  Critical Cell                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           56  |              1  |                    26  |           0  |          11  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 13a0ba683

Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 2034.301 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 6988d846

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2034.301 ; gain = 0.000
Phase 2 Global Placement | Checksum: 6988d846

Time (s): cpu = 00:00:12 ; elapsed = 00:00:20 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c249fc17

Time (s): cpu = 00:00:13 ; elapsed = 00:00:20 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1e8ff647a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11daeb953

Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1107c54d8

Time (s): cpu = 00:00:18 ; elapsed = 00:00:29 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1d7360dce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:37 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14bbfc766

Time (s): cpu = 00:00:23 ; elapsed = 00:00:40 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1d99100e3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:40 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1ea44936c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:41 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 139766fa7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 2034.301 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 139766fa7

Time (s): cpu = 00:00:31 ; elapsed = 00:00:55 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ee020c41

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-12.305 | TNS=-126918.632 |
Phase 1 Physical Synthesis Initialization | Checksum: 1029951c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.697 . Memory (MB): peak = 2034.301 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1029951c7

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.879 . Memory (MB): peak = 2034.301 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: ee020c41

Time (s): cpu = 00:00:34 ; elapsed = 00:00:59 . Memory (MB): peak = 2034.301 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-9.777. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1b06024b3

Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2348.258 ; gain = 313.957

Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2348.258 ; gain = 313.957
Phase 4.1 Post Commit Optimization | Checksum: 1b06024b3

Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2348.258 ; gain = 313.957

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b06024b3

Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2348.258 ; gain = 313.957

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1b06024b3

Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2348.258 ; gain = 313.957
Phase 4.3 Placer Reporting | Checksum: 1b06024b3

Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2348.258 ; gain = 313.957

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2348.258 ; gain = 0.000

Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2348.258 ; gain = 313.957
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 204f1580c

Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2348.258 ; gain = 313.957
Ending Placer Task | Checksum: 1548fd5f8

Time (s): cpu = 00:00:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2348.258 ; gain = 313.957
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:53 ; elapsed = 00:01:38 . Memory (MB): peak = 2348.258 ; gain = 313.957
INFO: [runtcl-4] Executing : report_io -file processor_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.113 . Memory (MB): peak = 2348.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_placed.rpt -pb processor_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file processor_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.097 . Memory (MB): peak = 2348.258 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2348.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2348.258 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 2.00s |  WALL: 2.49s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2348.258 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.777 | TNS=-106509.309 |
Phase 1 Physical Synthesis Initialization | Checksum: 20e00a80f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2348.258 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.777 | TNS=-106509.309 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 20e00a80f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2348.258 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.777 | TNS=-106509.309 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1536_1663_16_16/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state_reg[3]_0[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state_reg[3]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.767 | TNS=-106307.802 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state_reg[3]_0[0]_repN. Replicated 7 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state_reg[3]_0[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.764 | TNS=-106251.166 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state_reg[3]_0[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state_reg[3]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.759 | TNS=-106139.407 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state_reg[3]_0[2]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state_reg[3]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.751 | TNS=-105572.377 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state_reg[3]_0[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state_reg[3]_0[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.750 | TNS=-105552.470 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state_reg[3]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_384_511_16_16_i_2_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_384_511_16_16_i_2
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_16_16_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.720 | TNS=-105541.927 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[12]_11. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1536_1663_16_16_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_16_16_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.624 | TNS=-105529.449 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_31_0_0__14/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[12]_12. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_31_0_0__7_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.623 | TNS=-105526.138 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1152_1279_1_1/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_384_511_0_0_i_5
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.616 | TNS=-105494.059 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_14_14/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_12. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_896_1023_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.614 | TNS=-105497.900 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/register[1][0]_i_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.607 | TNS=-105366.518 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_384_511_1_1/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_384_511_0_0_i_5
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.601 | TNS=-105338.535 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1280_1407_12_12/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[12]_16. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1280_1407_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.568 | TNS=-105341.693 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/ALUResult[26].  Re-placed instance control_unit/mainDecoder/Q_i_1__94
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[26]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.568 | TNS=-105088.533 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2048_2175_28_28/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_comp.
INFO: [Physopt 32-735] Processed net mux_4/wd3[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.562 | TNS=-105079.074 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.560 | TNS=-105078.769 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_24_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_24
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.553 | TNS=-105068.691 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net mux_4/wd3[24] was not replicated.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_19_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_19_comp.
INFO: [Physopt 32-735] Processed net mux_4/wd3[24]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.541 | TNS=-105051.142 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_17_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_17_comp.
INFO: [Physopt 32-735] Processed net mux_4/wd3[27]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.528 | TNS=-105002.706 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_640_767_3_3/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_384_511_0_0_i_5
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.502 | TNS=-105033.250 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net mux_4/wd3[30] was not replicated.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp.
INFO: [Physopt 32-735] Processed net mux_4/wd3[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.498 | TNS=-105004.103 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.489 | TNS=-105000.792 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[12]_20. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1152_1279_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.481 | TNS=-104998.362 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[26]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__94_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_26. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.477 | TNS=-104978.812 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_34_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/ALUResult[19].  Re-placed instance control_unit/mainDecoder/Q_i_1__87
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[19]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.469 | TNS=-104939.420 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/mem/displayIsWrite. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_2.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_24_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.468 | TNS=-104907.915 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/ALUResult[25]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.467 | TNS=-104909.035 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[25]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__93_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.464 | TNS=-104890.401 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/ALUResult[18]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.462 | TNS=-104890.511 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[12]_16. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1280_1407_8_8_i_1_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.462 | TNS=-104889.419 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/ALUResult[30]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[30]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.458 | TNS=-104891.253 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[18]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[18]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__86_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_18. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.456 | TNS=-104892.199 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[24]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__92_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_24. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.438 | TNS=-104818.915 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0_repN.  Re-placed instance control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_replica
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.436 | TNS=-104818.850 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[21]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[21]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__89_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.432 | TNS=-104628.780 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.424 | TNS=-104627.245 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/Q_reg_38. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/Q_reg_38. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/register[1][31]_i_8_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.413 | TNS=-104602.943 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_256_383_7_7/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[10]_2. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_256_383_0_0_i_1_comp.
INFO: [Physopt 32-735] Processed net mux_1/Addr[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.398 | TNS=-104598.592 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp.
INFO: [Physopt 32-735] Processed net mux_4/wd3[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.397 | TNS=-104597.966 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_15_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_15_comp.
INFO: [Physopt 32-735] Processed net mux_4/wd3[28]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.393 | TNS=-104590.996 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_comp.
INFO: [Physopt 32-735] Processed net mux_4/wd3[29]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.389 | TNS=-104595.478 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[29]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__97_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_29. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.385 | TNS=-104476.392 |
INFO: [Physopt 32-702] Processed net mux_4/wd3[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_4/wd3[0]. Critical path length was reduced through logic transformation on cell mux_4/register[1][0]_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/Q_reg_36. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.378 | TNS=-104427.418 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_18_comp_1.
INFO: [Physopt 32-735] Processed net mux_4/wd3[18]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.361 | TNS=-104410.770 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1.
INFO: [Physopt 32-735] Processed net mux_4/wd3[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.353 | TNS=-104378.523 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[20]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[20]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__88_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_20. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.332 | TNS=-104302.766 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[30]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[30]_repN. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__98_replica_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_30. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.331 | TNS=-104299.688 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[20]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__88_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.321 | TNS=-104243.860 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[16]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__84_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_16. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.321 | TNS=-104210.500 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/ALUResult[22]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.319 | TNS=-104213.759 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_22. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_4__32_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_21. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.308 | TNS=-104173.625 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[26]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__94_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.298 | TNS=-104122.177 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_27. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_4__27_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_25. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.294 | TNS=-104011.910 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[24]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__92_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.287 | TNS=-103939.034 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/ALUResult[23]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUResult[23]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.271 | TNS=-103892.518 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[23]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__91_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.253 | TNS=-103822.327 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[25]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__93_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.232 | TNS=-103724.335 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[19]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[19]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__87_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_19. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.169 | TNS=-103481.208 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_17. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_4__37_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.148 | TNS=-103247.090 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[16]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__84_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_15. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-9.033 | TNS=-102797.378 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_17. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_4__37_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_13. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.986 | TNS=-101566.657 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.861 | TNS=-101291.793 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.666 | TNS=-100994.243 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net control_unit/mainDecoder/ALU/as1/temp_2__0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/ALU/as1/temp_2__0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/temp_2__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.648 | TNS=-100631.994 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state_reg[3]_0[3]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state_reg[3]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.643 | TNS=-100488.360 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/state_reg[3]_0[0]_repN_1.  Re-placed instance control_unit/mainDecoder/state_reg[0]_replica_1
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state_reg[3]_0[0]_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.641 | TNS=-100483.012 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state_reg[3]_0[3]_repN. Replicated 7 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state_reg[3]_0[3]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.637 | TNS=-100403.966 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state_reg[3]_0[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_3. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_4__45_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/temp_2__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.618 | TNS=-100044.563 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state_reg[3]_0[3]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mux_2/SrcA[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mux_2/SrcA[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.612 | TNS=-99889.410 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_13_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/ALU/as1/c_15_repN_1.  Re-placed instance control_unit/mainDecoder/Q_i_4__39_comp_1
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_15_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.608 | TNS=-99858.822 |
INFO: [Physopt 32-702] Processed net mux_2/SrcA[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUSrcA[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.572 | TNS=-99254.379 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/ALU/as1/temp_2__0.  Re-placed instance control_unit/mainDecoder/Q_i_2__1_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/temp_2__0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.546 | TNS=-98438.744 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/ALU/as1/c_15_repN.  Re-placed instance control_unit/mainDecoder/Q_i_4__39_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_15_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.518 | TNS=-98301.171 |
INFO: [Physopt 32-81] Processed net mux_2/SrcA[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net mux_2/SrcA[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.500 | TNS=-98093.362 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALUControl[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.478 | TNS=-97749.726 |
INFO: [Physopt 32-601] Processed net control_unit/mainDecoder/ALU/as1/c_15_repN_1. Net driver control_unit/mainDecoder/Q_i_4__39_comp_1 was replaced.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_15_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.477 | TNS=-97744.822 |
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/state_reg[3]_0[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/state_reg[3]_0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.454 | TNS=-97309.370 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_15_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.444 | TNS=-97259.821 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUSrcA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/PC1_reg[13]_12. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/genblk1.TMDS_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_63_0_0__14/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.444 | TNS=-97259.239 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_31_0_0__30/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.444 | TNS=-97258.555 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_69_n_0.  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[0]_i_69
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.444 | TNS=-97258.184 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_0_31_0_0__1/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_18_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_36_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0.  Re-placed instance dispDriver/encode_R/genblk1.balance_acc[0]_i_78
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.444 | TNS=-97257.638 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_256_383_2_2/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[0]_i_181_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net mem/disMem/genblk1.balance_acc[0]_i_180_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.444 | TNS=-97257.282 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_69_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.444 | TNS=-97257.122 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_78_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.444 | TNS=-97256.750 |
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_27_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_53_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.444 | TNS=-97256.670 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_31_31/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[0]_i_165_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[0]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_31_31/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_14_14/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state_reg[3]_0[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/register[1][0]_i_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_32
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.443 | TNS=-96836.498 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2048_2175_28_28/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.420 | TNS=-96795.928 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_23. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_2/SrcA[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUSrcA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/PC1_reg[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/genblk1.TMDS_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_31_31/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[0]_i_165_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[0]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_31_31/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.420 | TNS=-96795.928 |
Phase 3 Critical Path Optimization | Checksum: 198f3a1a0

Time (s): cpu = 00:01:29 ; elapsed = 00:02:54 . Memory (MB): peak = 7371.016 ; gain = 5022.758

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.420 | TNS=-96795.928 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2048_2175_28_28/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state_reg[3]_0[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_2048_2175_24_24_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.417 | TNS=-96803.255 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_384_511_11_11/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_11. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_384_511_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.402 | TNS=-96805.852 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1408_1535_10_10/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[0]_7. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1408_1535_8_8_i_1_comp.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.401 | TNS=-96806.063 |
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2048_2175_8_8/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/mem/displayIsWrite. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_27. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_27. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_4__27_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/ALU/as1/c_23. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.377 | TNS=-96668.293 |
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_14_comp_1.
INFO: [Physopt 32-735] Processed net mux_4/wd3[25]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.377 | TNS=-96668.526 |
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_15_n_0.  Re-placed instance control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_15_comp
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.337 | TNS=-96606.913 |
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net mux_1/Addr[12]. Replicated 9 times.
INFO: [Physopt 32-735] Processed net mux_1/Addr[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.333 | TNS=-96596.072 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/mem/displayIsWrite. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_7.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_2048_2175_24_24_i_1_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_14_14/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[13]_12. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_896_1023_8_8_i_1_comp_1.
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_768_895_13_13/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_384_511_8_8_i_2
INFO: [Physopt 32-735] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net mux_1/Addr[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[13]. Critical path length was reduced through logic transformation on cell mux_1/memory_reg_0_127_0_0_i_15_comp.
INFO: [Physopt 32-735] Processed net mux_4/wd3[13]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2176_2303_31_31/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net control_unit/mainDecoder/register[1][0]_i_2_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/register[1][0]_i_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0. Replicated 2 times.
INFO: [Physopt 32-81] Processed net mux_1/Addr[12]. Replicated 1 times.
INFO: [Physopt 32-702] Processed net mux_1/Addr[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net mux_1/Addr[12]. Critical path length was reduced through logic transformation on cell mux_1/memory_reg_1024_1151_0_0_i_2_comp.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[24]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__92_comp.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/readKeyboard_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/readKeyboard_i_3_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/readKeyboard_i_3_comp.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_9.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALUResult[26]. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_1__94_comp.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0_repN.  Re-placed instance control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_comp_1_replica
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/ALUResult[25]. Replicated 1 times.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN_4.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_6
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/ALU/as1/c_22. Replicated 1 times.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/readKeyboard_i_3_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/readKeyboard_i_3_comp_1.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_22. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_22. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_4__32_comp_1.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_n_0_repN_2. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_384_511_8_8_i_2_comp_4.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_1280_1407_12_12/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/mem/displayIsWrite_repN_1.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_14_comp_3
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/PC1_reg[12]_16. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/memory_reg_1280_1407_8_8_i_1_comp.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_21. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/ALU/as1/c_21. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/Q_i_4__33_comp_6.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_16_n_0_repN.  Re-placed instance control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_16_comp
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_19_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_19_n_0. Critical path length was reduced through logic transformation on cell control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_19_comp_1.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_16_n_0.  Re-placed instance control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_16_comp_1
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_23_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_0_127_0_0_i_23
INFO: [Physopt 32-81] Processed net control_unit/mainDecoder/RAM_mux_sel_b_pos_3_i_13_n_0. Replicated 1 times.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_2/SrcA[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUSrcA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net buf_reg_6/genblk1[7].reg1/d/p_1_in[2].  Re-placed instance buf_reg_6/genblk1[7].reg1/d/memory_reg_0_127_31_31_i_1
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_640_767_3_3/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net control_unit/mainDecoder/memory_reg_384_511_0_0_i_5_n_0.  Re-placed instance control_unit/mainDecoder/memory_reg_384_511_0_0_i_5
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2048_2175_30_30/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buf_reg_6/genblk1[6].reg1/d/p_1_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/genblk1.TMDS_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_31_31/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[0]_i_165_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[0]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_31_31/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_2048_2175_30_30/DPO1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/state_reg[3]_0[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/register[1][0]_i_2_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/memory_reg_0_127_0_0_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUResult[24]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_19. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_17. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_11. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_9. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALU/as1/c_3. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mux_2/SrcA[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net control_unit/mainDecoder/ALUSrcA[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net buf_reg_6/genblk1[6].reg1/d/p_1_in[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/genblk1.TMDS_reg_n_0_[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_31_31/DPO0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/CounterX_reg[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc_reg[0]_i_17_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_R/genblk1.balance_acc[0]_i_33_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[0]_i_165_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/genblk1.balance_acc[0]_i_165_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net mem/disMem/memory_reg_896_1023_31_31/DPO. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net dispDriver/encode_G/genblk1.TMDS[2]_i_1__0_n_0. Optimizations did not improve timing on the net.
Phase 4 Critical Path Optimization | Checksum: 198f3a1a0

Time (s): cpu = 00:02:01 ; elapsed = 00:04:00 . Memory (MB): peak = 9144.699 ; gain = 6796.441
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.159 . Memory (MB): peak = 9144.699 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-7.917 | TNS=-94843.359 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.860  |      11665.950  |           47  |              0  |                   126  |           0  |           2  |  00:03:58  |
|  Total          |          1.860  |      11665.950  |           47  |              0  |                   126  |           0  |           3  |  00:03:58  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 9144.699 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1cf455a12

Time (s): cpu = 00:02:01 ; elapsed = 00:04:00 . Memory (MB): peak = 9144.699 ; gain = 6796.441
INFO: [Common 17-83] Releasing license: Implementation
635 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:02:03 ; elapsed = 00:04:03 . Memory (MB): peak = 9144.699 ; gain = 6796.441
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 9168.250 ; gain = 23.551
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a0ef7341 ConstDB: 0 ShapeSum: 323d5367 RouteDB: 0
Post Restoration Checksum: NetGraph: f81c8a72 | NumContArr: 3b42fa68 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 14c69da87

Time (s): cpu = 00:04:12 ; elapsed = 00:06:46 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 14c69da87

Time (s): cpu = 00:04:12 ; elapsed = 00:06:46 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 14c69da87

Time (s): cpu = 00:04:12 ; elapsed = 00:06:46 . Memory (MB): peak = 9214.719 ; gain = 31.336
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1342f9412

Time (s): cpu = 00:04:14 ; elapsed = 00:06:50 . Memory (MB): peak = 9214.719 ; gain = 31.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.627 | TNS=-87384.498| WHS=-0.357 | THS=-19.398|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3936
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3936
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1db3fcb24

Time (s): cpu = 00:04:15 ; elapsed = 00:06:52 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1db3fcb24

Time (s): cpu = 00:04:15 ; elapsed = 00:06:52 . Memory (MB): peak = 9214.719 ; gain = 31.336
Phase 3 Initial Routing | Checksum: 183505d52

Time (s): cpu = 00:04:29 ; elapsed = 00:07:05 . Memory (MB): peak = 9214.719 ; gain = 31.336
INFO: [Route 35-580] Design has 3 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+==================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                              |
+====================+===================+==================================================+
| clk_pin            | clk_pin           | mem/ram/RAM_reg_bram_8/ADDRARDADDR[8]            |
| clk_pin            | clk_pin           | mem/ram/RAM_reg_bram_8/ADDRBWRADDR[8]            |
| clk_pin            | MMCM_pix_clock    | dispDriver/encode_R/genblk1.balance_acc_reg[0]/D |
+--------------------+-------------------+--------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1073
 Number of Nodes with overlaps = 216
 Number of Nodes with overlaps = 82
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.446 | TNS=-118321.754| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 28973cf42

Time (s): cpu = 00:04:43 ; elapsed = 00:07:26 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 733
 Number of Nodes with overlaps = 304
 Number of Nodes with overlaps = 156
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 44
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.219 | TNS=-121431.411| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 14c74c061

Time (s): cpu = 00:05:02 ; elapsed = 00:07:56 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 530
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.200 | TNS=-119169.337| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 101d98d82

Time (s): cpu = 00:05:14 ; elapsed = 00:08:15 . Memory (MB): peak = 9214.719 ; gain = 31.336
Phase 4 Rip-up And Reroute | Checksum: 101d98d82

Time (s): cpu = 00:05:14 ; elapsed = 00:08:15 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11c71109b

Time (s): cpu = 00:05:14 ; elapsed = 00:08:16 . Memory (MB): peak = 9214.719 ; gain = 31.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.187 | TNS=-117896.641| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1aee4c753

Time (s): cpu = 00:05:15 ; elapsed = 00:08:16 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1aee4c753

Time (s): cpu = 00:05:15 ; elapsed = 00:08:16 . Memory (MB): peak = 9214.719 ; gain = 31.336
Phase 5 Delay and Skew Optimization | Checksum: 1aee4c753

Time (s): cpu = 00:05:15 ; elapsed = 00:08:16 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 188e83b2b

Time (s): cpu = 00:05:15 ; elapsed = 00:08:18 . Memory (MB): peak = 9214.719 ; gain = 31.336
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-9.084 | TNS=-117059.019| WHS=0.050  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 188e83b2b

Time (s): cpu = 00:05:15 ; elapsed = 00:08:18 . Memory (MB): peak = 9214.719 ; gain = 31.336
Phase 6 Post Hold Fix | Checksum: 188e83b2b

Time (s): cpu = 00:05:15 ; elapsed = 00:08:18 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 11.6546 %
  Global Horizontal Routing Utilization  = 11.9216 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 80.1802%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 99.0991%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X15Y21 -> INT_R_X15Y21
   INT_R_X13Y17 -> INT_R_X13Y17
East Dir 1x1 Area, Max Cong = 92.6471%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X15Y19 -> INT_R_X15Y19
   INT_R_X13Y16 -> INT_R_X13Y16
West Dir 1x1 Area, Max Cong = 91.1765%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X17Y25 -> INT_R_X17Y25
   INT_L_X20Y24 -> INT_L_X20Y24
   INT_R_X19Y23 -> INT_R_X19Y23
   INT_R_X13Y16 -> INT_R_X13Y16
   INT_R_X19Y9 -> INT_R_X19Y9

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5

Phase 7 Route finalize | Checksum: 18572fcda

Time (s): cpu = 00:05:15 ; elapsed = 00:08:18 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 18572fcda

Time (s): cpu = 00:05:15 ; elapsed = 00:08:18 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 19a14cfc0

Time (s): cpu = 00:05:16 ; elapsed = 00:08:18 . Memory (MB): peak = 9214.719 ; gain = 31.336

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-9.084 | TNS=-117059.019| WHS=0.050  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 19a14cfc0

Time (s): cpu = 00:05:16 ; elapsed = 00:08:19 . Memory (MB): peak = 9214.719 ; gain = 31.336
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 66b36807

Time (s): cpu = 00:05:16 ; elapsed = 00:08:19 . Memory (MB): peak = 9214.719 ; gain = 31.336

Time (s): cpu = 00:05:16 ; elapsed = 00:08:19 . Memory (MB): peak = 9214.719 ; gain = 31.336

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
655 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:17 ; elapsed = 00:08:22 . Memory (MB): peak = 9214.719 ; gain = 46.469
INFO: [runtcl-4] Executing : report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
Command: report_drc -file processor_drc_routed.rpt -pb processor_drc_routed.pb -rpx processor_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
Command: report_methodology -file processor_methodology_drc_routed.rpt -pb processor_methodology_drc_routed.pb -rpx processor_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 9214.719 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
Command: report_power -file processor_power_routed.rpt -pb processor_power_summary_routed.pb -rpx processor_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
665 Infos, 2 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file processor_route_status.rpt -pb processor_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file processor_timing_summary_routed.rpt -pb processor_timing_summary_routed.pb -rpx processor_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file processor_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file processor_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file processor_bus_skew_routed.rpt -pb processor_bus_skew_routed.pb -rpx processor_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 9214.719 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/semester/7th sem/davinci/testing/IO/Processor.runs/impl_1/processor_routed.dcp' has been generated.
Command: write_bitstream -force processor.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC CHECK-3] Report rule limit reached: REQP-1839 rule limit reached: 20 violations have been found.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[0]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[0]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[0]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[1]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[3]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[3]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[13] (net: mem/ram/ramAddress[4]) which is driven by a register (control_unit/mainDecoder/state_reg[3]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[0]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[0]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[0]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[1]_replica) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[2]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[3]_replica_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[3]_replica_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC REQP-1839] RAMB36 async control check: The RAMB36E1 mem/ram/RAM_reg_bram_0 has an input control pin mem/ram/RAM_reg_bram_0/ADDRARDADDR[14] (net: mem/ram/ramAddress[5]) which is driven by a register (control_unit/mainDecoder/state_reg[3]_replica_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 22 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./processor.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 9214.719 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 18:13:07 2023...
