ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 1


   1              		.cpu cortex-m33
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"main.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.NonSecure_Init,"ax",%progbits
  18              		.align	1
  19              		.arch armv8-m.main
  20              		.arch_extension dsp
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	NonSecure_Init:
  27              	.LFB1085:
  28              		.file 1 "../../Secure/Core/Src/main.c"
   1:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:../../Secure/Core/Src/main.c **** /**
   3:../../Secure/Core/Src/main.c ****   ******************************************************************************
   4:../../Secure/Core/Src/main.c ****   * @file           : main.c
   5:../../Secure/Core/Src/main.c ****   * @brief          : Main program body
   6:../../Secure/Core/Src/main.c ****   ******************************************************************************
   7:../../Secure/Core/Src/main.c ****   * @attention
   8:../../Secure/Core/Src/main.c ****   *
   9:../../Secure/Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:../../Secure/Core/Src/main.c ****   * All rights reserved.
  11:../../Secure/Core/Src/main.c ****   *
  12:../../Secure/Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:../../Secure/Core/Src/main.c ****   * in the root directory of this software component.
  14:../../Secure/Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:../../Secure/Core/Src/main.c ****   *
  16:../../Secure/Core/Src/main.c ****   ******************************************************************************
  17:../../Secure/Core/Src/main.c ****   */
  18:../../Secure/Core/Src/main.c **** /* USER CODE END Header */
  19:../../Secure/Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:../../Secure/Core/Src/main.c **** #include "main.h"
  21:../../Secure/Core/Src/main.c **** 
  22:../../Secure/Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  23:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN Includes */
  24:../../Secure/Core/Src/main.c **** 
  25:../../Secure/Core/Src/main.c **** /* USER CODE END Includes */
  26:../../Secure/Core/Src/main.c **** 
  27:../../Secure/Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  28:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN PTD */
  29:../../Secure/Core/Src/main.c **** 
  30:../../Secure/Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 2


  31:../../Secure/Core/Src/main.c **** 
  32:../../Secure/Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  33:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN PD */
  34:../../Secure/Core/Src/main.c **** 
  35:../../Secure/Core/Src/main.c **** /* Non-secure Vector table to jump to (internal Flash Bank2 here)             */
  36:../../Secure/Core/Src/main.c **** /* Caution: address must correspond to non-secure internal Flash where is     */
  37:../../Secure/Core/Src/main.c **** /*          mapped in the non-secure vector table                             */
  38:../../Secure/Core/Src/main.c **** #define VTOR_TABLE_NS_START_ADDR  0x08040000UL
  39:../../Secure/Core/Src/main.c **** 
  40:../../Secure/Core/Src/main.c **** /* USER CODE END PD */
  41:../../Secure/Core/Src/main.c **** 
  42:../../Secure/Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:../../Secure/Core/Src/main.c **** 
  45:../../Secure/Core/Src/main.c **** /* USER CODE END PM */
  46:../../Secure/Core/Src/main.c **** 
  47:../../Secure/Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:../../Secure/Core/Src/main.c **** 
  49:../../Secure/Core/Src/main.c **** UART_HandleTypeDef hlpuart1;
  50:../../Secure/Core/Src/main.c **** 
  51:../../Secure/Core/Src/main.c **** RTC_HandleTypeDef hrtc;
  52:../../Secure/Core/Src/main.c **** 
  53:../../Secure/Core/Src/main.c **** PCD_HandleTypeDef hpcd_USB_FS;
  54:../../Secure/Core/Src/main.c **** 
  55:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN PV */
  56:../../Secure/Core/Src/main.c **** 
  57:../../Secure/Core/Src/main.c **** /* USER CODE END PV */
  58:../../Secure/Core/Src/main.c **** 
  59:../../Secure/Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  60:../../Secure/Core/Src/main.c **** static void NonSecure_Init(void);
  61:../../Secure/Core/Src/main.c **** void SystemClock_Config(void);
  62:../../Secure/Core/Src/main.c **** static void MX_GPIO_Init(void);
  63:../../Secure/Core/Src/main.c **** static void MX_GTZC_S_Init(void);
  64:../../Secure/Core/Src/main.c **** static void MX_ICACHE_Init(void);
  65:../../Secure/Core/Src/main.c **** static void MX_LPUART1_UART_Init(void);
  66:../../Secure/Core/Src/main.c **** static void MX_RTC_Init(void);
  67:../../Secure/Core/Src/main.c **** static void MX_UCPD1_Init(void);
  68:../../Secure/Core/Src/main.c **** static void MX_USB_PCD_Init(void);
  69:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN PFP */
  70:../../Secure/Core/Src/main.c **** 
  71:../../Secure/Core/Src/main.c **** /* USER CODE END PFP */
  72:../../Secure/Core/Src/main.c **** 
  73:../../Secure/Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  74:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN 0 */
  75:../../Secure/Core/Src/main.c **** 
  76:../../Secure/Core/Src/main.c **** /* USER CODE END 0 */
  77:../../Secure/Core/Src/main.c **** 
  78:../../Secure/Core/Src/main.c **** /**
  79:../../Secure/Core/Src/main.c ****   * @brief  The application entry point.
  80:../../Secure/Core/Src/main.c ****   * @retval int
  81:../../Secure/Core/Src/main.c ****   */
  82:../../Secure/Core/Src/main.c **** int main(void)
  83:../../Secure/Core/Src/main.c **** {
  84:../../Secure/Core/Src/main.c ****   /* SAU/IDAU, FPU and interrupts secure/non-secure allocation setup done */
  85:../../Secure/Core/Src/main.c ****   /* in SystemInit() based on partition_stm32l552xx.h file's definitions. */
  86:../../Secure/Core/Src/main.c **** 
  87:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 3


  88:../../Secure/Core/Src/main.c **** 
  89:../../Secure/Core/Src/main.c ****   /* USER CODE END 1 */
  90:../../Secure/Core/Src/main.c **** 
  91:../../Secure/Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  92:../../Secure/Core/Src/main.c **** 
  93:../../Secure/Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  94:../../Secure/Core/Src/main.c ****   HAL_Init();
  95:../../Secure/Core/Src/main.c **** 
  96:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN Init */
  97:../../Secure/Core/Src/main.c **** 
  98:../../Secure/Core/Src/main.c ****   /* USER CODE END Init */
  99:../../Secure/Core/Src/main.c **** 
 100:../../Secure/Core/Src/main.c ****   /* Configure the system clock */
 101:../../Secure/Core/Src/main.c ****   SystemClock_Config();
 102:../../Secure/Core/Src/main.c ****   /* GTZC initialisation */
 103:../../Secure/Core/Src/main.c ****   MX_GTZC_S_Init();
 104:../../Secure/Core/Src/main.c **** 
 105:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 106:../../Secure/Core/Src/main.c **** 
 107:../../Secure/Core/Src/main.c ****   /* USER CODE END SysInit */
 108:../../Secure/Core/Src/main.c **** 
 109:../../Secure/Core/Src/main.c ****   /* Initialize all configured peripherals */
 110:../../Secure/Core/Src/main.c ****   MX_GPIO_Init();
 111:../../Secure/Core/Src/main.c ****   MX_ICACHE_Init();
 112:../../Secure/Core/Src/main.c ****   MX_LPUART1_UART_Init();
 113:../../Secure/Core/Src/main.c ****   MX_RTC_Init();
 114:../../Secure/Core/Src/main.c ****   MX_UCPD1_Init();
 115:../../Secure/Core/Src/main.c ****   MX_USB_PCD_Init();
 116:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 117:../../Secure/Core/Src/main.c **** 
 118:../../Secure/Core/Src/main.c ****   /* USER CODE END 2 */
 119:../../Secure/Core/Src/main.c **** 
 120:../../Secure/Core/Src/main.c ****   /*************** Setup and jump to non-secure *******************************/
 121:../../Secure/Core/Src/main.c **** 
 122:../../Secure/Core/Src/main.c ****   NonSecure_Init();
 123:../../Secure/Core/Src/main.c **** 
 124:../../Secure/Core/Src/main.c ****   /* Non-secure software does not return, this code is not executed */
 125:../../Secure/Core/Src/main.c **** 
 126:../../Secure/Core/Src/main.c ****   /* Infinite loop */
 127:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 128:../../Secure/Core/Src/main.c ****   while (1)
 129:../../Secure/Core/Src/main.c ****   {
 130:../../Secure/Core/Src/main.c ****     /* USER CODE END WHILE */
 131:../../Secure/Core/Src/main.c **** 
 132:../../Secure/Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 133:../../Secure/Core/Src/main.c ****   }
 134:../../Secure/Core/Src/main.c ****   /* USER CODE END 3 */
 135:../../Secure/Core/Src/main.c **** }
 136:../../Secure/Core/Src/main.c **** 
 137:../../Secure/Core/Src/main.c **** /**
 138:../../Secure/Core/Src/main.c ****   * @brief  Non-secure call function
 139:../../Secure/Core/Src/main.c ****   *         This function is responsible for Non-secure initialization and switch
 140:../../Secure/Core/Src/main.c ****   *         to non-secure state
 141:../../Secure/Core/Src/main.c ****   * @retval None
 142:../../Secure/Core/Src/main.c ****   */
 143:../../Secure/Core/Src/main.c **** static void NonSecure_Init(void)
 144:../../Secure/Core/Src/main.c **** {
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 4


  29              		.loc 1 144 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
 145:../../Secure/Core/Src/main.c ****   funcptr_NS NonSecure_ResetHandler;
  38              		.loc 1 145 3 view .LVU1
 146:../../Secure/Core/Src/main.c **** 
 147:../../Secure/Core/Src/main.c ****   SCB_NS->VTOR = VTOR_TABLE_NS_START_ADDR;
  39              		.loc 1 147 3 view .LVU2
  40              		.loc 1 147 16 is_stmt 0 view .LVU3
  41 0002 184B     		ldr	r3, .L3
  42 0004 184A     		ldr	r2, .L3+4
  43 0006 9360     		str	r3, [r2, #8]
 148:../../Secure/Core/Src/main.c **** 
 149:../../Secure/Core/Src/main.c ****   /* Set non-secure main stack (MSP_NS) */
 150:../../Secure/Core/Src/main.c ****   __TZ_set_MSP_NS((*(uint32_t *)VTOR_TABLE_NS_START_ADDR));
  44              		.loc 1 150 3 is_stmt 1 view .LVU4
  45 0008 1A68     		ldr	r2, [r3]
  46              	.LVL0:
  47              	.LBB12:
  48              	.LBI12:
  49              		.file 2 "../../Drivers/CMSIS/Include/cmsis_gcc.h"
   1:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 5


  31:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 6


  88:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 7


 145:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:../../Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:../../Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 8


 202:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:../../Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 211:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 212:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 213:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 214:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Control Register value
 217:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 218:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 220:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 221:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 222:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 224:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 225:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 226:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 227:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 229:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 233:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 235:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 236:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 239:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 240:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 241:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 242:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 243:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 244:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 248:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 250:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 252:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 253:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 254:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 256:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 9


 259:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 260:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 262:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 264:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 265:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 266:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 267:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 268:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 272:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 274:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 275:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 276:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 278:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 279:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 280:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 281:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 282:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               APSR Register value
 285:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 286:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 288:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 289:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 290:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 292:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 293:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 294:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 295:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 296:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 300:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 302:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 303:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 306:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 307:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 308:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 309:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 310:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 313:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 314:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 10


 316:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 317:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 318:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 320:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 321:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 322:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 323:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 325:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               PSP Register value
 328:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 329:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 331:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 332:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 335:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 336:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 337:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 344:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 346:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 348:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 349:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 350:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 352:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 356:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 358:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 360:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 361:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 362:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 363:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 364:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 367:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 368:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 371:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 372:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 11


 373:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 374:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 375:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 376:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 379:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               MSP Register value
 382:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 383:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 385:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 386:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 387:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 389:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 390:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 391:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 392:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 393:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 394:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 398:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 400:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 402:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 403:../../Drivers/CMSIS/Include/cmsis_gcc.h **** 
 404:../../Drivers/CMSIS/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:../../Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 406:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:../../Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 410:../../Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
  50              		.loc 2 410 27 view .LVU5
  51              	.LBB13:
 411:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 412:../../Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
  52              		.loc 2 412 3 view .LVU6
  53              		.syntax unified
  54              	@ 412 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
  55 000a 82F38888 		MSR msp_ns, r2
  56              	@ 0 "" 2
  57              	.LVL1:
  58              		.loc 2 412 3 is_stmt 0 view .LVU7
  59              		.thumb
  60              		.syntax unified
  61              	.LBE13:
  62              	.LBE12:
 151:../../Secure/Core/Src/main.c **** 
 152:../../Secure/Core/Src/main.c ****   /* Get non-secure reset handler */
 153:../../Secure/Core/Src/main.c ****   NonSecure_ResetHandler = (funcptr_NS)(*((uint32_t *)((VTOR_TABLE_NS_START_ADDR) + 4U)));
  63              		.loc 1 153 3 is_stmt 1 view .LVU8
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 12


 154:../../Secure/Core/Src/main.c **** 
 155:../../Secure/Core/Src/main.c ****   /* Start non-secure state software application */
 156:../../Secure/Core/Src/main.c ****   NonSecure_ResetHandler();
  64              		.loc 1 156 3 view .LVU9
  65 000e 5C68     		ldr	r4, [r3, #4]
  66 0010 6408     		lsrs	r4, r4, #1
  67 0012 6400     		lsls	r4, r4, #1
  68 0014 2046     		mov	r0, r4
  69 0016 2146     		mov	r1, r4
  70 0018 2246     		mov	r2, r4
  71 001a 2346     		mov	r3, r4
  72 001c B7EE000A 		vmov.f32	s0, #1.0e+0
  73 0020 F7EE000A 		vmov.f32	s1, #1.0e+0
  74 0024 B7EE001A 		vmov.f32	s2, #1.0e+0
  75 0028 F7EE001A 		vmov.f32	s3, #1.0e+0
  76 002c B7EE002A 		vmov.f32	s4, #1.0e+0
  77 0030 F7EE002A 		vmov.f32	s5, #1.0e+0
  78 0034 B7EE003A 		vmov.f32	s6, #1.0e+0
  79 0038 F7EE003A 		vmov.f32	s7, #1.0e+0
  80 003c B7EE004A 		vmov.f32	s8, #1.0e+0
  81 0040 F7EE004A 		vmov.f32	s9, #1.0e+0
  82 0044 B7EE005A 		vmov.f32	s10, #1.0e+0
  83 0048 F7EE005A 		vmov.f32	s11, #1.0e+0
  84 004c B7EE006A 		vmov.f32	s12, #1.0e+0
  85 0050 F7EE006A 		vmov.f32	s13, #1.0e+0
  86 0054 B7EE007A 		vmov.f32	s14, #1.0e+0
  87 0058 F7EE007A 		vmov.f32	s15, #1.0e+0
  88 005c FFF7FEFF 		bl	__gnu_cmse_nonsecure_call
  89              	.LVL2:
 157:../../Secure/Core/Src/main.c **** }
  90              		.loc 1 157 1 is_stmt 0 view .LVU10
  91 0060 10BD     		pop	{r4, pc}
  92              	.LVL3:
  93              	.L4:
  94              		.loc 1 157 1 view .LVU11
  95 0062 00BF     		.align	2
  96              	.L3:
  97 0064 00000408 		.word	134479872
  98 0068 00ED02E0 		.word	-536679168
  99              		.cfi_endproc
 100              	.LFE1085:
 102              		.section	.text.MX_GPIO_Init,"ax",%progbits
 103              		.align	1
 104              		.syntax unified
 105              		.thumb
 106              		.thumb_func
 107              		.fpu fpv4-sp-d16
 109              	MX_GPIO_Init:
 110              	.LFB1093:
 158:../../Secure/Core/Src/main.c **** 
 159:../../Secure/Core/Src/main.c **** /**
 160:../../Secure/Core/Src/main.c ****   * @brief System Clock Configuration
 161:../../Secure/Core/Src/main.c ****   * @retval None
 162:../../Secure/Core/Src/main.c ****   */
 163:../../Secure/Core/Src/main.c **** void SystemClock_Config(void)
 164:../../Secure/Core/Src/main.c **** {
 165:../../Secure/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 13


 166:../../Secure/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 167:../../Secure/Core/Src/main.c **** 
 168:../../Secure/Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 169:../../Secure/Core/Src/main.c ****   */
 170:../../Secure/Core/Src/main.c ****   if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 171:../../Secure/Core/Src/main.c ****   {
 172:../../Secure/Core/Src/main.c ****     Error_Handler();
 173:../../Secure/Core/Src/main.c ****   }
 174:../../Secure/Core/Src/main.c **** 
 175:../../Secure/Core/Src/main.c ****   /** Configure LSE Drive Capability
 176:../../Secure/Core/Src/main.c ****   */
 177:../../Secure/Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 178:../../Secure/Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 179:../../Secure/Core/Src/main.c **** 
 180:../../Secure/Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 181:../../Secure/Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 182:../../Secure/Core/Src/main.c ****   */
 183:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 184:../../Secure/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 185:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 186:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 187:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 188:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 189:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 190:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 191:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 192:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 193:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 194:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 195:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 55;
 196:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 197:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 198:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 199:../../Secure/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 200:../../Secure/Core/Src/main.c ****   {
 201:../../Secure/Core/Src/main.c ****     Error_Handler();
 202:../../Secure/Core/Src/main.c ****   }
 203:../../Secure/Core/Src/main.c **** 
 204:../../Secure/Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 205:../../Secure/Core/Src/main.c ****   */
 206:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 207:../../Secure/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 208:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 209:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 210:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 211:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 212:../../Secure/Core/Src/main.c **** 
 213:../../Secure/Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 214:../../Secure/Core/Src/main.c ****   {
 215:../../Secure/Core/Src/main.c ****     Error_Handler();
 216:../../Secure/Core/Src/main.c ****   }
 217:../../Secure/Core/Src/main.c **** }
 218:../../Secure/Core/Src/main.c **** 
 219:../../Secure/Core/Src/main.c **** /**
 220:../../Secure/Core/Src/main.c ****   * @brief GTZC_S Initialization Function
 221:../../Secure/Core/Src/main.c ****   * @param None
 222:../../Secure/Core/Src/main.c ****   * @retval None
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 14


 223:../../Secure/Core/Src/main.c ****   */
 224:../../Secure/Core/Src/main.c **** static void MX_GTZC_S_Init(void)
 225:../../Secure/Core/Src/main.c **** {
 226:../../Secure/Core/Src/main.c **** 
 227:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN GTZC_S_Init 0 */
 228:../../Secure/Core/Src/main.c **** 
 229:../../Secure/Core/Src/main.c ****   /* USER CODE END GTZC_S_Init 0 */
 230:../../Secure/Core/Src/main.c **** 
 231:../../Secure/Core/Src/main.c ****   MPCBB_ConfigTypeDef MPCBB_NonSecureArea_Desc = {0};
 232:../../Secure/Core/Src/main.c **** 
 233:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN GTZC_S_Init 1 */
 234:../../Secure/Core/Src/main.c **** 
 235:../../Secure/Core/Src/main.c ****   /* USER CODE END GTZC_S_Init 1 */
 236:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_IWDG, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_
 237:../../Secure/Core/Src/main.c ****   {
 238:../../Secure/Core/Src/main.c ****     Error_Handler();
 239:../../Secure/Core/Src/main.c ****   }
 240:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_LPUART1, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERI
 241:../../Secure/Core/Src/main.c ****   {
 242:../../Secure/Core/Src/main.c ****     Error_Handler();
 243:../../Secure/Core/Src/main.c ****   }
 244:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_USBFS, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH
 245:../../Secure/Core/Src/main.c ****   {
 246:../../Secure/Core/Src/main.c ****     Error_Handler();
 247:../../Secure/Core/Src/main.c ****   }
 248:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_UCPD1, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH
 249:../../Secure/Core/Src/main.c ****   {
 250:../../Secure/Core/Src/main.c ****     Error_Handler();
 251:../../Secure/Core/Src/main.c ****   }
 252:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_VREFBUF, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERI
 253:../../Secure/Core/Src/main.c ****   {
 254:../../Secure/Core/Src/main.c ****     Error_Handler();
 255:../../Secure/Core/Src/main.c ****   }
 256:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_HASH, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_
 257:../../Secure/Core/Src/main.c ****   {
 258:../../Secure/Core/Src/main.c ****     Error_Handler();
 259:../../Secure/Core/Src/main.c ****   }
 260:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_TZSC_ConfigPeriphAttributes(GTZC_PERIPH_RNG, GTZC_TZSC_PERIPH_SEC|GTZC_TZSC_PERIPH_N
 261:../../Secure/Core/Src/main.c ****   {
 262:../../Secure/Core/Src/main.c ****     Error_Handler();
 263:../../Secure/Core/Src/main.c ****   }
 264:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.SecureRWIllegalMode = GTZC_MPCBB_SRWILADIS_ENABLE;
 265:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 266:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 267:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 268:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0xFFFFFFFF;
 269:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 270:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0xFFFFFFFF;
 271:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 272:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0xFFFFFFFF;
 273:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 274:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0xFFFFFFFF;
 275:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 276:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0xFFFFFFFF;
 277:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 278:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 279:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 15


 280:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 281:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 282:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 283:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 284:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 285:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 286:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
 287:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 288:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 289:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 290:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 291:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 292:../../Secure/Core/Src/main.c ****   {
 293:../../Secure/Core/Src/main.c ****     Error_Handler();
 294:../../Secure/Core/Src/main.c ****   }
 295:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0x00000000;
 296:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 297:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 298:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 299:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 300:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 301:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 302:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 303:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 304:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 305:../../Secure/Core/Src/main.c ****   {
 306:../../Secure/Core/Src/main.c ****     Error_Handler();
 307:../../Secure/Core/Src/main.c ****   }
 308:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN GTZC_S_Init 2 */
 309:../../Secure/Core/Src/main.c **** 
 310:../../Secure/Core/Src/main.c ****   /* USER CODE END GTZC_S_Init 2 */
 311:../../Secure/Core/Src/main.c **** 
 312:../../Secure/Core/Src/main.c **** }
 313:../../Secure/Core/Src/main.c **** 
 314:../../Secure/Core/Src/main.c **** /**
 315:../../Secure/Core/Src/main.c ****   * @brief ICACHE Initialization Function
 316:../../Secure/Core/Src/main.c ****   * @param None
 317:../../Secure/Core/Src/main.c ****   * @retval None
 318:../../Secure/Core/Src/main.c ****   */
 319:../../Secure/Core/Src/main.c **** static void MX_ICACHE_Init(void)
 320:../../Secure/Core/Src/main.c **** {
 321:../../Secure/Core/Src/main.c **** 
 322:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 0 */
 323:../../Secure/Core/Src/main.c **** 
 324:../../Secure/Core/Src/main.c ****   /* USER CODE END ICACHE_Init 0 */
 325:../../Secure/Core/Src/main.c **** 
 326:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 1 */
 327:../../Secure/Core/Src/main.c **** 
 328:../../Secure/Core/Src/main.c ****   /* USER CODE END ICACHE_Init 1 */
 329:../../Secure/Core/Src/main.c **** 
 330:../../Secure/Core/Src/main.c ****   /** Enable instruction cache in 1-way (direct mapped cache)
 331:../../Secure/Core/Src/main.c ****   */
 332:../../Secure/Core/Src/main.c ****   if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 333:../../Secure/Core/Src/main.c ****   {
 334:../../Secure/Core/Src/main.c ****     Error_Handler();
 335:../../Secure/Core/Src/main.c ****   }
 336:../../Secure/Core/Src/main.c ****   if (HAL_ICACHE_Enable() != HAL_OK)
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 16


 337:../../Secure/Core/Src/main.c ****   {
 338:../../Secure/Core/Src/main.c ****     Error_Handler();
 339:../../Secure/Core/Src/main.c ****   }
 340:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN ICACHE_Init 2 */
 341:../../Secure/Core/Src/main.c **** 
 342:../../Secure/Core/Src/main.c ****   /* USER CODE END ICACHE_Init 2 */
 343:../../Secure/Core/Src/main.c **** 
 344:../../Secure/Core/Src/main.c **** }
 345:../../Secure/Core/Src/main.c **** 
 346:../../Secure/Core/Src/main.c **** /**
 347:../../Secure/Core/Src/main.c ****   * @brief LPUART1 Initialization Function
 348:../../Secure/Core/Src/main.c ****   * @param None
 349:../../Secure/Core/Src/main.c ****   * @retval None
 350:../../Secure/Core/Src/main.c ****   */
 351:../../Secure/Core/Src/main.c **** static void MX_LPUART1_UART_Init(void)
 352:../../Secure/Core/Src/main.c **** {
 353:../../Secure/Core/Src/main.c **** 
 354:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 0 */
 355:../../Secure/Core/Src/main.c **** 
 356:../../Secure/Core/Src/main.c ****   /* USER CODE END LPUART1_Init 0 */
 357:../../Secure/Core/Src/main.c **** 
 358:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 1 */
 359:../../Secure/Core/Src/main.c **** 
 360:../../Secure/Core/Src/main.c ****   /* USER CODE END LPUART1_Init 1 */
 361:../../Secure/Core/Src/main.c ****   hlpuart1.Instance = LPUART1;
 362:../../Secure/Core/Src/main.c ****   hlpuart1.Init.BaudRate = 209700;
 363:../../Secure/Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 364:../../Secure/Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 365:../../Secure/Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 366:../../Secure/Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 367:../../Secure/Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 368:../../Secure/Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 369:../../Secure/Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 370:../../Secure/Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 371:../../Secure/Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 372:../../Secure/Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 373:../../Secure/Core/Src/main.c ****   {
 374:../../Secure/Core/Src/main.c ****     Error_Handler();
 375:../../Secure/Core/Src/main.c ****   }
 376:../../Secure/Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 377:../../Secure/Core/Src/main.c ****   {
 378:../../Secure/Core/Src/main.c ****     Error_Handler();
 379:../../Secure/Core/Src/main.c ****   }
 380:../../Secure/Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 381:../../Secure/Core/Src/main.c ****   {
 382:../../Secure/Core/Src/main.c ****     Error_Handler();
 383:../../Secure/Core/Src/main.c ****   }
 384:../../Secure/Core/Src/main.c ****   if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 385:../../Secure/Core/Src/main.c ****   {
 386:../../Secure/Core/Src/main.c ****     Error_Handler();
 387:../../Secure/Core/Src/main.c ****   }
 388:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN LPUART1_Init 2 */
 389:../../Secure/Core/Src/main.c **** 
 390:../../Secure/Core/Src/main.c ****   /* USER CODE END LPUART1_Init 2 */
 391:../../Secure/Core/Src/main.c **** 
 392:../../Secure/Core/Src/main.c **** }
 393:../../Secure/Core/Src/main.c **** 
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 17


 394:../../Secure/Core/Src/main.c **** /**
 395:../../Secure/Core/Src/main.c ****   * @brief RTC Initialization Function
 396:../../Secure/Core/Src/main.c ****   * @param None
 397:../../Secure/Core/Src/main.c ****   * @retval None
 398:../../Secure/Core/Src/main.c ****   */
 399:../../Secure/Core/Src/main.c **** static void MX_RTC_Init(void)
 400:../../Secure/Core/Src/main.c **** {
 401:../../Secure/Core/Src/main.c **** 
 402:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 0 */
 403:../../Secure/Core/Src/main.c **** 
 404:../../Secure/Core/Src/main.c ****   /* USER CODE END RTC_Init 0 */
 405:../../Secure/Core/Src/main.c **** 
 406:../../Secure/Core/Src/main.c ****   RTC_PrivilegeStateTypeDef privilegeState = {0};
 407:../../Secure/Core/Src/main.c ****   RTC_SecureStateTypeDef secureState = {0};
 408:../../Secure/Core/Src/main.c **** 
 409:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 1 */
 410:../../Secure/Core/Src/main.c **** 
 411:../../Secure/Core/Src/main.c ****   /* USER CODE END RTC_Init 1 */
 412:../../Secure/Core/Src/main.c **** 
 413:../../Secure/Core/Src/main.c ****   /** Initialize RTC Only
 414:../../Secure/Core/Src/main.c ****   */
 415:../../Secure/Core/Src/main.c ****   hrtc.Instance = RTC;
 416:../../Secure/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 417:../../Secure/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 418:../../Secure/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 419:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 420:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 421:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 422:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 423:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 424:../../Secure/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 425:../../Secure/Core/Src/main.c ****   {
 426:../../Secure/Core/Src/main.c ****     Error_Handler();
 427:../../Secure/Core/Src/main.c ****   }
 428:../../Secure/Core/Src/main.c ****   privilegeState.rtcPrivilegeFull = RTC_PRIVILEGE_FULL_NO;
 429:../../Secure/Core/Src/main.c ****   privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 430:../../Secure/Core/Src/main.c ****   privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 431:../../Secure/Core/Src/main.c ****   privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 432:../../Secure/Core/Src/main.c ****   if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 433:../../Secure/Core/Src/main.c ****   {
 434:../../Secure/Core/Src/main.c ****     Error_Handler();
 435:../../Secure/Core/Src/main.c ****   }
 436:../../Secure/Core/Src/main.c ****   secureState.rtcSecureFull = RTC_SECURE_FULL_YES;
 437:../../Secure/Core/Src/main.c ****   secureState.backupRegisterStartZone2 = RTC_BKP_DR0;
 438:../../Secure/Core/Src/main.c ****   secureState.backupRegisterStartZone3 = RTC_BKP_DR0;
 439:../../Secure/Core/Src/main.c ****   if (HAL_RTCEx_SecureModeSet(&hrtc, &secureState) != HAL_OK)
 440:../../Secure/Core/Src/main.c ****   {
 441:../../Secure/Core/Src/main.c ****     Error_Handler();
 442:../../Secure/Core/Src/main.c ****   }
 443:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN RTC_Init 2 */
 444:../../Secure/Core/Src/main.c **** 
 445:../../Secure/Core/Src/main.c ****   /* USER CODE END RTC_Init 2 */
 446:../../Secure/Core/Src/main.c **** 
 447:../../Secure/Core/Src/main.c **** }
 448:../../Secure/Core/Src/main.c **** 
 449:../../Secure/Core/Src/main.c **** /**
 450:../../Secure/Core/Src/main.c ****   * @brief UCPD1 Initialization Function
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 18


 451:../../Secure/Core/Src/main.c ****   * @param None
 452:../../Secure/Core/Src/main.c ****   * @retval None
 453:../../Secure/Core/Src/main.c ****   */
 454:../../Secure/Core/Src/main.c **** static void MX_UCPD1_Init(void)
 455:../../Secure/Core/Src/main.c **** {
 456:../../Secure/Core/Src/main.c **** 
 457:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN UCPD1_Init 0 */
 458:../../Secure/Core/Src/main.c **** 
 459:../../Secure/Core/Src/main.c ****   /* USER CODE END UCPD1_Init 0 */
 460:../../Secure/Core/Src/main.c **** 
 461:../../Secure/Core/Src/main.c ****   LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 462:../../Secure/Core/Src/main.c **** 
 463:../../Secure/Core/Src/main.c ****   /* Peripheral clock enable */
 464:../../Secure/Core/Src/main.c ****   LL_APB1_GRP2_EnableClock(LL_APB1_GRP2_PERIPH_UCPD1);
 465:../../Secure/Core/Src/main.c **** 
 466:../../Secure/Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 467:../../Secure/Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 468:../../Secure/Core/Src/main.c ****   /**UCPD1 GPIO Configuration
 469:../../Secure/Core/Src/main.c ****   PB15   ------> UCPD1_CC2
 470:../../Secure/Core/Src/main.c ****   PA15 (JTDI)   ------> UCPD1_CC1
 471:../../Secure/Core/Src/main.c ****   */
 472:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 473:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 474:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 475:../../Secure/Core/Src/main.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 476:../../Secure/Core/Src/main.c **** 
 477:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 478:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 479:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 480:../../Secure/Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 481:../../Secure/Core/Src/main.c **** 
 482:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN UCPD1_Init 1 */
 483:../../Secure/Core/Src/main.c **** 
 484:../../Secure/Core/Src/main.c ****   /* USER CODE END UCPD1_Init 1 */
 485:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN UCPD1_Init 2 */
 486:../../Secure/Core/Src/main.c **** 
 487:../../Secure/Core/Src/main.c ****   /* USER CODE END UCPD1_Init 2 */
 488:../../Secure/Core/Src/main.c **** 
 489:../../Secure/Core/Src/main.c **** }
 490:../../Secure/Core/Src/main.c **** 
 491:../../Secure/Core/Src/main.c **** /**
 492:../../Secure/Core/Src/main.c ****   * @brief USB Initialization Function
 493:../../Secure/Core/Src/main.c ****   * @param None
 494:../../Secure/Core/Src/main.c ****   * @retval None
 495:../../Secure/Core/Src/main.c ****   */
 496:../../Secure/Core/Src/main.c **** static void MX_USB_PCD_Init(void)
 497:../../Secure/Core/Src/main.c **** {
 498:../../Secure/Core/Src/main.c **** 
 499:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 0 */
 500:../../Secure/Core/Src/main.c **** 
 501:../../Secure/Core/Src/main.c ****   /* USER CODE END USB_Init 0 */
 502:../../Secure/Core/Src/main.c **** 
 503:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 1 */
 504:../../Secure/Core/Src/main.c **** 
 505:../../Secure/Core/Src/main.c ****   /* USER CODE END USB_Init 1 */
 506:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Instance = USB;
 507:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 19


 508:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 509:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 510:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.Sof_enable = DISABLE;
 511:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 512:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
 513:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 514:../../Secure/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 515:../../Secure/Core/Src/main.c ****   {
 516:../../Secure/Core/Src/main.c ****     Error_Handler();
 517:../../Secure/Core/Src/main.c ****   }
 518:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN USB_Init 2 */
 519:../../Secure/Core/Src/main.c **** 
 520:../../Secure/Core/Src/main.c ****   /* USER CODE END USB_Init 2 */
 521:../../Secure/Core/Src/main.c **** 
 522:../../Secure/Core/Src/main.c **** }
 523:../../Secure/Core/Src/main.c **** 
 524:../../Secure/Core/Src/main.c **** /**
 525:../../Secure/Core/Src/main.c ****   * @brief GPIO Initialization Function
 526:../../Secure/Core/Src/main.c ****   * @param None
 527:../../Secure/Core/Src/main.c ****   * @retval None
 528:../../Secure/Core/Src/main.c ****   */
 529:../../Secure/Core/Src/main.c **** static void MX_GPIO_Init(void)
 530:../../Secure/Core/Src/main.c **** {
 111              		.loc 1 530 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 16
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 10B5     		push	{r4, lr}
 116              	.LCFI1:
 117              		.cfi_def_cfa_offset 8
 118              		.cfi_offset 4, -8
 119              		.cfi_offset 14, -4
 120 0002 84B0     		sub	sp, sp, #16
 121              	.LCFI2:
 122              		.cfi_def_cfa_offset 24
 531:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_1 */
 532:../../Secure/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_1 */
 533:../../Secure/Core/Src/main.c **** 
 534:../../Secure/Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 535:../../Secure/Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 123              		.loc 1 535 3 view .LVU13
 124              	.LBB14:
 125              		.loc 1 535 3 view .LVU14
 126              		.loc 1 535 3 view .LVU15
 127 0004 164C     		ldr	r4, .L7
 128 0006 E36C     		ldr	r3, [r4, #76]
 129 0008 43F00403 		orr	r3, r3, #4
 130 000c E364     		str	r3, [r4, #76]
 131              		.loc 1 535 3 view .LVU16
 132 000e E36C     		ldr	r3, [r4, #76]
 133 0010 03F00403 		and	r3, r3, #4
 134 0014 0093     		str	r3, [sp]
 135              		.loc 1 535 3 view .LVU17
 136 0016 009B     		ldr	r3, [sp]
 137              	.LBE14:
 138              		.loc 1 535 3 view .LVU18
 536:../../Secure/Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 20


 139              		.loc 1 536 3 view .LVU19
 140              	.LBB15:
 141              		.loc 1 536 3 view .LVU20
 142              		.loc 1 536 3 view .LVU21
 143 0018 E36C     		ldr	r3, [r4, #76]
 144 001a 43F00203 		orr	r3, r3, #2
 145 001e E364     		str	r3, [r4, #76]
 146              		.loc 1 536 3 view .LVU22
 147 0020 E36C     		ldr	r3, [r4, #76]
 148 0022 03F00203 		and	r3, r3, #2
 149 0026 0193     		str	r3, [sp, #4]
 150              		.loc 1 536 3 view .LVU23
 151 0028 019B     		ldr	r3, [sp, #4]
 152              	.LBE15:
 153              		.loc 1 536 3 view .LVU24
 537:../../Secure/Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 154              		.loc 1 537 3 view .LVU25
 155              	.LBB16:
 156              		.loc 1 537 3 view .LVU26
 157              		.loc 1 537 3 view .LVU27
 158 002a E36C     		ldr	r3, [r4, #76]
 159 002c 43F04003 		orr	r3, r3, #64
 160 0030 E364     		str	r3, [r4, #76]
 161              		.loc 1 537 3 view .LVU28
 162 0032 E36C     		ldr	r3, [r4, #76]
 163 0034 03F04003 		and	r3, r3, #64
 164 0038 0293     		str	r3, [sp, #8]
 165              		.loc 1 537 3 view .LVU29
 166 003a 029B     		ldr	r3, [sp, #8]
 167              	.LBE16:
 168              		.loc 1 537 3 view .LVU30
 538:../../Secure/Core/Src/main.c ****   HAL_PWREx_EnableVddIO2();
 169              		.loc 1 538 3 view .LVU31
 170 003c FFF7FEFF 		bl	HAL_PWREx_EnableVddIO2
 171              	.LVL4:
 539:../../Secure/Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 172              		.loc 1 539 3 view .LVU32
 173              	.LBB17:
 174              		.loc 1 539 3 view .LVU33
 175              		.loc 1 539 3 view .LVU34
 176 0040 E36C     		ldr	r3, [r4, #76]
 177 0042 43F00103 		orr	r3, r3, #1
 178 0046 E364     		str	r3, [r4, #76]
 179              		.loc 1 539 3 view .LVU35
 180 0048 E36C     		ldr	r3, [r4, #76]
 181 004a 03F00103 		and	r3, r3, #1
 182 004e 0393     		str	r3, [sp, #12]
 183              		.loc 1 539 3 view .LVU36
 184 0050 039B     		ldr	r3, [sp, #12]
 185              	.LBE17:
 186              		.loc 1 539 3 view .LVU37
 540:../../Secure/Core/Src/main.c **** 
 541:../../Secure/Core/Src/main.c ****   /*IO attributes management functions */
 542:../../Secure/Core/Src/main.c ****   HAL_GPIO_ConfigPinAttributes(VBUS_SENSE_GPIO_Port, VBUS_SENSE_Pin, GPIO_PIN_NSEC);
 187              		.loc 1 542 3 view .LVU38
 188 0052 0022     		movs	r2, #0
 189 0054 0421     		movs	r1, #4
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 21


 190 0056 0348     		ldr	r0, .L7+4
 191 0058 FFF7FEFF 		bl	HAL_GPIO_ConfigPinAttributes
 192              	.LVL5:
 543:../../Secure/Core/Src/main.c **** 
 544:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN MX_GPIO_Init_2 */
 545:../../Secure/Core/Src/main.c **** /* USER CODE END MX_GPIO_Init_2 */
 546:../../Secure/Core/Src/main.c **** }
 193              		.loc 1 546 1 is_stmt 0 view .LVU39
 194 005c 04B0     		add	sp, sp, #16
 195              	.LCFI3:
 196              		.cfi_def_cfa_offset 8
 197              		@ sp needed
 198 005e 10BD     		pop	{r4, pc}
 199              	.L8:
 200              		.align	2
 201              	.L7:
 202 0060 00100250 		.word	1342312448
 203 0064 00080252 		.word	1375864832
 204              		.cfi_endproc
 205              	.LFE1093:
 207              		.section	.text.MX_UCPD1_Init,"ax",%progbits
 208              		.align	1
 209              		.syntax unified
 210              		.thumb
 211              		.thumb_func
 212              		.fpu fpv4-sp-d16
 214              	MX_UCPD1_Init:
 215              	.LFB1091:
 455:../../Secure/Core/Src/main.c **** 
 216              		.loc 1 455 1 is_stmt 1 view -0
 217              		.cfi_startproc
 218              		@ args = 0, pretend = 0, frame = 40
 219              		@ frame_needed = 0, uses_anonymous_args = 0
 220 0000 70B5     		push	{r4, r5, r6, lr}
 221              	.LCFI4:
 222              		.cfi_def_cfa_offset 16
 223              		.cfi_offset 4, -16
 224              		.cfi_offset 5, -12
 225              		.cfi_offset 6, -8
 226              		.cfi_offset 14, -4
 227 0002 8AB0     		sub	sp, sp, #40
 228              	.LCFI5:
 229              		.cfi_def_cfa_offset 56
 461:../../Secure/Core/Src/main.c **** 
 230              		.loc 1 461 3 view .LVU41
 461:../../Secure/Core/Src/main.c **** 
 231              		.loc 1 461 23 is_stmt 0 view .LVU42
 232 0004 0024     		movs	r4, #0
 233 0006 0494     		str	r4, [sp, #16]
 234 0008 0594     		str	r4, [sp, #20]
 235 000a 0694     		str	r4, [sp, #24]
 236 000c 0794     		str	r4, [sp, #28]
 237 000e 0894     		str	r4, [sp, #32]
 238 0010 0994     		str	r4, [sp, #36]
 464:../../Secure/Core/Src/main.c **** 
 239              		.loc 1 464 3 is_stmt 1 view .LVU43
 240              	.LVL6:
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 22


 241              	.LBB18:
 242              	.LBI18:
 243              		.file 3 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h"
   1:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
   2:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   ******************************************************************************
   3:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @file    stm32l5xx_ll_bus.h
   4:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @author  MCD Application Team
   5:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief   Header file of BUS LL module.
   6:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
   7:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   @verbatim
   8:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****                       ##### RCC Limitations #####
   9:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   ==============================================================================
  10:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****     [..]
  11:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****       A delay between an RCC peripheral clock enable and the effective peripheral
  12:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****       enabling should be taken into account in order to manage the peripheral read/write
  13:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****       from/to registers.
  14:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****       (+) This delay depends on the peripheral mapping.
  15:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****         (++) AHB & APB peripherals, 1 dummy read is necessary
  16:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  17:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****     [..]
  18:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****       Workarounds:
  19:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****       (#) For AHB & APB peripherals, a dummy read to the peripheral register has been
  20:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****           inserted in each LL_{BUS}_GRP{x}_EnableClock() function.
  21:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  22:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   @endverbatim
  23:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   ******************************************************************************
  24:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @attention
  25:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *
  26:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * Copyright (c) 2019 STMicroelectronics.
  27:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * All rights reserved.
  28:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *
  29:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * This software is licensed under terms that can be found in the LICENSE file in
  30:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * the root directory of this software component.
  31:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  32:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   ******************************************************************************
  33:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
  34:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  35:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Define to prevent recursive inclusion -------------------------------------*/
  36:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #ifndef STM32L5xx_LL_BUS_H
  37:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define STM32L5xx_LL_BUS_H
  38:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  39:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #ifdef __cplusplus
  40:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** extern "C" {
  41:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #endif
  42:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  43:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Includes ------------------------------------------------------------------*/
  44:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #include "stm32l5xx.h"
  45:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  46:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @addtogroup STM32L5xx_LL_Driver
  47:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
  48:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
  49:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  50:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #if defined(RCC)
  51:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  52:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL BUS
  53:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
  54:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 23


  55:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  56:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Private types -------------------------------------------------------------*/
  57:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Private variables ---------------------------------------------------------*/
  58:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Private constants ---------------------------------------------------------*/
  59:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Private macros ------------------------------------------------------------*/
  60:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  61:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Exported types ------------------------------------------------------------*/
  62:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Exported constants --------------------------------------------------------*/
  63:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Constants BUS Exported Constants
  64:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
  65:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
  66:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  67:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB1_GRP1_PERIPH  AHB1 GRP1 PERIPH
  68:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
  69:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
  70:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
  71:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA1           RCC_AHB1ENR_DMA1EN
  72:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMA2           RCC_AHB1ENR_DMA2EN
  73:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_DMAMUX1        RCC_AHB1ENR_DMAMUX1EN
  74:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_FLASH          RCC_AHB1ENR_FLASHEN
  75:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_CRC            RCC_AHB1ENR_CRCEN
  76:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_TSC            RCC_AHB1ENR_TSCEN
  77:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_GTZC           RCC_AHB1ENR_GTZCEN
  78:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_SRAM1          RCC_AHB1SMENR_SRAM1SMEN
  79:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB1_GRP1_PERIPH_ICACHE         RCC_AHB1SMENR_ICACHESMEN
  80:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
  81:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
  82:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
  83:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
  84:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB2_GRP1_PERIPH  AHB2 GRP1 PERIPH
  85:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
  86:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
  87:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
  88:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOA          RCC_AHB2ENR_GPIOAEN
  89:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOB          RCC_AHB2ENR_GPIOBEN
  90:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOC          RCC_AHB2ENR_GPIOCEN
  91:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOD          RCC_AHB2ENR_GPIODEN
  92:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOE          RCC_AHB2ENR_GPIOEEN
  93:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOF          RCC_AHB2ENR_GPIOFEN
  94:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOG          RCC_AHB2ENR_GPIOGEN
  95:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_GPIOH          RCC_AHB2ENR_GPIOHEN
  96:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_ADC            RCC_AHB2ENR_ADCEN
  97:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #if defined(AES)
  98:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_AES            RCC_AHB2ENR_AESEN
  99:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #endif /* AES */
 100:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #if defined(HASH)
 101:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_HASH           RCC_AHB2ENR_HASHEN
 102:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #endif /* HASH */
 103:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_RNG            RCC_AHB2ENR_RNGEN
 104:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_PKA            RCC_AHB2ENR_PKAEN
 105:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_OTFDEC1        RCC_AHB2ENR_OTFDEC1EN
 106:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SDMMC1         RCC_AHB2ENR_SDMMC1EN
 107:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB2_GRP1_PERIPH_SRAM2          RCC_AHB2SMENR_SRAM2SMEN
 108:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 109:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
 110:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 111:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 24


 112:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_AHB3_GRP1_PERIPH  AHB3 GRP1 PERIPH
 113:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
 114:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 115:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_ALL            0xFFFFFFFFU
 116:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_FMC            RCC_AHB3ENR_FMCEN
 117:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_AHB3_GRP1_PERIPH_OSPI1          RCC_AHB3ENR_OSPI1EN
 118:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 119:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
 120:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 121:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 122:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP1_PERIPH  APB1 GRP1 PERIPH
 123:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
 124:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 125:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_ALL            0xFFFFFFFFU
 126:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM2           RCC_APB1ENR1_TIM2EN
 127:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM3           RCC_APB1ENR1_TIM3EN
 128:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM4           RCC_APB1ENR1_TIM4EN
 129:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM5           RCC_APB1ENR1_TIM5EN
 130:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM6           RCC_APB1ENR1_TIM6EN
 131:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_TIM7           RCC_APB1ENR1_TIM7EN
 132:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_RTCAPB         RCC_APB1ENR1_RTCAPBEN
 133:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_WWDG           RCC_APB1ENR1_WWDGEN
 134:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI2           RCC_APB1ENR1_SPI2EN
 135:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_SPI3           RCC_APB1ENR1_SPI3EN
 136:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART2         RCC_APB1ENR1_USART2EN
 137:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_USART3         RCC_APB1ENR1_USART3EN
 138:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART4          RCC_APB1ENR1_UART4EN
 139:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_UART5          RCC_APB1ENR1_UART5EN
 140:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C1           RCC_APB1ENR1_I2C1EN
 141:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C2           RCC_APB1ENR1_I2C2EN
 142:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_I2C3           RCC_APB1ENR1_I2C3EN
 143:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_CRS            RCC_APB1ENR1_CRSEN
 144:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_PWR            RCC_APB1ENR1_PWREN
 145:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_DAC1           RCC_APB1ENR1_DAC1EN
 146:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_OPAMP          RCC_APB1ENR1_OPAMPEN
 147:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP1_PERIPH_LPTIM1         RCC_APB1ENR1_LPTIM1EN
 148:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 149:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
 150:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 151:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 152:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 153:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB1_GRP2_PERIPH  APB1 GRP2 PERIPH
 154:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
 155:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 156:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_ALL            0xFFFFFFFFU
 157:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPUART1        RCC_APB1ENR2_LPUART1EN
 158:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_I2C4           RCC_APB1ENR2_I2C4EN
 159:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM2         RCC_APB1ENR2_LPTIM2EN
 160:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_LPTIM3         RCC_APB1ENR2_LPTIM3EN
 161:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_FDCAN1         RCC_APB1ENR2_FDCAN1EN
 162:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_USB            RCC_APB1ENR2_USBFSEN
 163:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB1_GRP2_PERIPH_UCPD1          RCC_APB1ENR2_UCPD1EN
 164:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 165:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
 166:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 167:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 168:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EC_APB2_GRP1_PERIPH  APB2 GRP1 PERIPH
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 25


 169:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
 170:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 171:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_ALL            0xFFFFFFFFU
 172:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SYSCFG         RCC_APB2ENR_SYSCFGEN
 173:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM1           RCC_APB2ENR_TIM1EN
 174:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SPI1           RCC_APB2ENR_SPI1EN
 175:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM8           RCC_APB2ENR_TIM8EN
 176:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_USART1         RCC_APB2ENR_USART1EN
 177:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM15          RCC_APB2ENR_TIM15EN
 178:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM16          RCC_APB2ENR_TIM16EN
 179:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_TIM17          RCC_APB2ENR_TIM17EN
 180:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI1           RCC_APB2ENR_SAI1EN
 181:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_SAI2           RCC_APB2ENR_SAI2EN
 182:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** #define LL_APB2_GRP1_PERIPH_DFSDM1         RCC_APB2ENR_DFSDM1EN
 183:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 184:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
 185:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 186:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 187:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 188:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
 189:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 190:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 191:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Exported macro ------------------------------------------------------------*/
 192:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /* Exported functions --------------------------------------------------------*/
 193:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_Exported_Functions BUS Exported Functions
 194:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
 195:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 196:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 197:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB1 AHB1
 198:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
 199:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 200:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 201:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 202:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Enable AHB1 peripherals clock.
 203:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_EnableClock\n
 204:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_EnableClock\n
 205:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_EnableClock\n
 206:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_EnableClock\n
 207:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_EnableClock\n
 208:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_EnableClock\n
 209:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      GTZCEN        LL_AHB1_GRP1_EnableClock
 210:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 211:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 212:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 213:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 214:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 215:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 216:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 217:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 218:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC
 219:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 220:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 221:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
 222:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 223:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 224:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB1ENR, Periphs);
 225:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 26


 226:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 227:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 228:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 229:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 230:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 231:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Check if AHB1 peripheral clock is enabled or not
 232:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_IsEnabledClock\n
 233:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_IsEnabledClock\n
 234:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_IsEnabledClock\n
 235:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_IsEnabledClock\n
 236:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_IsEnabledClock\n
 237:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_IsEnabledClock\n
 238:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      GTZCEN        LL_AHB1_GRP1_IsEnabledClock
 239:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 240:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 241:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 242:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 243:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 244:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 245:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 246:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC
 247:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 248:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 249:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB1_GRP1_IsEnabledClock(uint32_t Periphs)
 250:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 251:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB1ENR, Periphs) == Periphs) ? 1UL : 0UL);
 252:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 253:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 254:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 255:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Disable AHB1 peripherals clock.
 256:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB1ENR      DMA1EN        LL_AHB1_GRP1_DisableClock\n
 257:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      DMA2EN        LL_AHB1_GRP1_DisableClock\n
 258:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      DMAMUX1EN     LL_AHB1_GRP1_DisableClock\n
 259:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      FLASHEN       LL_AHB1_GRP1_DisableClock\n
 260:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      CRCEN         LL_AHB1_GRP1_DisableClock\n
 261:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      TSCEN         LL_AHB1_GRP1_DisableClock\n
 262:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1ENR      GTZCEN        LL_AHB1_GRP1_DisableClock
 263:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 264:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 265:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 266:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 267:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 268:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 269:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 270:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 271:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC
 272:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 273:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 274:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClock(uint32_t Periphs)
 275:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 276:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1ENR, Periphs);
 277:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 278:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 279:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 280:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Force AHB1 peripherals reset.
 281:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ForceReset\n
 282:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ForceReset\n
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 27


 283:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST    LL_AHB1_GRP1_ForceReset\n
 284:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ForceReset\n
 285:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ForceReset\n
 286:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ForceReset
 287:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 288:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 289:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 290:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 291:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 292:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 293:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 294:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 295:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 296:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 297:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ForceReset(uint32_t Periphs)
 298:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 299:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB1RSTR, Periphs);
 300:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 301:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 302:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 303:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Release AHB1 peripherals reset.
 304:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB1RSTR     DMA1RST       LL_AHB1_GRP1_ReleaseReset\n
 305:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     DMA2RST       LL_AHB1_GRP1_ReleaseReset\n
 306:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     DMAMUX1RST    LL_AHB1_GRP1_ReleaseReset\n
 307:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     FLASHRST      LL_AHB1_GRP1_ReleaseReset\n
 308:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     CRCRST        LL_AHB1_GRP1_ReleaseReset\n
 309:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1RSTR     TSCRST        LL_AHB1_GRP1_ReleaseReset
 310:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 311:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 312:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 313:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 314:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 315:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 316:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 317:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 318:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 319:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 320:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_ReleaseReset(uint32_t Periphs)
 321:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 322:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 323:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 324:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 325:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 326:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Enable AHB1 peripheral clocks in Sleep and Stop modes
 327:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 328:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 329:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_EnableClockStopSleep\n
 330:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 331:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_EnableClockStopSleep\n
 332:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 333:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_EnableClockStopSleep\n
 334:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    GTZCSMEN      LL_AHB1_GRP1_EnableClockStopSleep\n
 335:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    ICACHESMEN    LL_AHB1_GRP1_EnableClockStopSleep
 336:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 337:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 338:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 339:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 28


 340:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 341:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 342:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 343:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 344:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 345:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC
 346:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ICACHE
 347:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 348:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 349:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_EnableClockStopSleep(uint32_t Periphs)
 350:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 351:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 352:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB1SMENR, Periphs);
 353:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 354:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB1SMENR, Periphs);
 355:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 356:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 357:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 358:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 359:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Disable AHB1 peripheral clocks in Sleep and Stop modes
 360:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB1SMENR    DMA1SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 361:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    DMA2SMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 362:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    DMAMUX1SMEN   LL_AHB1_GRP1_DisableClockStopSleep\n
 363:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    FLASHSMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 364:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    SRAM1SMEN     LL_AHB1_GRP1_DisableClockStopSleep\n
 365:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    CRCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 366:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    TSCSMEN       LL_AHB1_GRP1_DisableClockStopSleep\n
 367:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    GTZCSMEN      LL_AHB1_GRP1_DisableClockStopSleep\n
 368:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB1SMENR    ICACHESMEN    LL_AHB1_GRP1_DisableClockStopSleep
 369:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 370:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ALL
 371:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA1
 372:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMA2
 373:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_DMAMUX1
 374:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_FLASH
 375:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_SRAM1
 376:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_CRC
 377:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_TSC
 378:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_GTZC
 379:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB1_GRP1_PERIPH_ICACHE
 380:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 381:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 382:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB1_GRP1_DisableClockStopSleep(uint32_t Periphs)
 383:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 384:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB1SMENR, Periphs);
 385:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 386:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 387:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 388:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
 389:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 390:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 391:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB2 AHB2
 392:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
 393:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 394:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 395:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 396:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Enable AHB2 peripherals clock.
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 29


 397:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_EnableClock\n
 398:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_EnableClock\n
 399:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_EnableClock\n
 400:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_EnableClock\n
 401:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_EnableClock\n
 402:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_EnableClock\n
 403:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_EnableClock\n
 404:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_EnableClock\n
 405:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_EnableClock\n
 406:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_EnableClock\n
 407:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_EnableClock\n
 408:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_EnableClock\n
 409:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      PKAEN         LL_AHB2_GRP1_EnableClock\n
 410:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      OTFDEC1EN     LL_AHB2_GRP1_EnableClock\n
 411:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_EnableClock
 412:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 413:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 414:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 415:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 416:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 417:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 418:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 419:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 420:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 421:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 422:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 423:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 424:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 425:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 426:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA (*)
 427:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 428:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
 429:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *
 430:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         (*) value not defined in all devices.
 431:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 432:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 433:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
 434:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 435:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 436:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 437:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 438:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 439:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 440:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 441:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 442:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 443:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Check if AHB2 peripheral clock is enabled or not
 444:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_IsEnabledClock\n
 445:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_IsEnabledClock\n
 446:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_IsEnabledClock\n
 447:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_IsEnabledClock\n
 448:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_IsEnabledClock\n
 449:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_IsEnabledClock\n
 450:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_IsEnabledClock\n
 451:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_IsEnabledClock\n
 452:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_IsEnabledClock\n
 453:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_IsEnabledClock\n
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 30


 454:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_IsEnabledClock\n
 455:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_IsEnabledClock\n
 456:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      PKAEN         LL_AHB2_GRP1_IsEnabledClock\n
 457:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      OTFDEC1EN     LL_AHB2_GRP1_IsEnabledClock\n
 458:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_IsEnabledClock
 459:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 460:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 461:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 462:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 463:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 464:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 465:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 466:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 467:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 468:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 469:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 470:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 471:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 472:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA (*)
 473:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 474:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
 475:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *
 476:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         (*) value not defined in all devices.
 477:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 478:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 479:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB2_GRP1_IsEnabledClock(uint32_t Periphs)
 480:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 481:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB2ENR, Periphs) == Periphs) ? 1UL : 0UL);
 482:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 483:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 484:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 485:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Disable AHB2 peripherals clock.
 486:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB2ENR      GPIOAEN       LL_AHB2_GRP1_DisableClock\n
 487:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOBEN       LL_AHB2_GRP1_DisableClock\n
 488:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOCEN       LL_AHB2_GRP1_DisableClock\n
 489:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIODEN       LL_AHB2_GRP1_DisableClock\n
 490:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOEEN       LL_AHB2_GRP1_DisableClock\n
 491:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOFEN       LL_AHB2_GRP1_DisableClock\n
 492:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOGEN       LL_AHB2_GRP1_DisableClock\n
 493:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      GPIOHEN       LL_AHB2_GRP1_DisableClock\n
 494:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      ADCEN         LL_AHB2_GRP1_DisableClock\n
 495:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      AESEN         LL_AHB2_GRP1_DisableClock\n
 496:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      HASHEN        LL_AHB2_GRP1_DisableClock\n
 497:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      RNGEN         LL_AHB2_GRP1_DisableClock\n
 498:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      PKAEN         LL_AHB2_GRP1_DisableClock\n
 499:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      OTFDEC1EN     LL_AHB2_GRP1_DisableClock\n
 500:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2ENR      SDMMC1EN      LL_AHB2_GRP1_DisableClock
 501:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 502:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 503:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 504:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 505:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 506:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 507:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 508:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 509:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 510:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 31


 511:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 512:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 513:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 514:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 515:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA (*)
 516:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 517:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
 518:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *
 519:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         (*) value not defined in all devices.
 520:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 521:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 522:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClock(uint32_t Periphs)
 523:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 524:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2ENR, Periphs);
 525:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 526:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 527:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 528:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Force AHB2 peripherals reset.
 529:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ForceReset\n
 530:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ForceReset\n
 531:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ForceReset\n
 532:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ForceReset\n
 533:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ForceReset\n
 534:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOFRST      LL_AHB2_GRP1_ForceReset\n
 535:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOGRST      LL_AHB2_GRP1_ForceReset\n
 536:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ForceReset\n
 537:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ForceReset\n
 538:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     AESRST        LL_AHB2_GRP1_ForceReset\n
 539:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     HASHRST       LL_AHB2_GRP1_ForceReset\n
 540:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     RNGRST        LL_AHB2_GRP1_ForceReset\n
 541:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     PKARST        LL_AHB2_GRP1_ForceReset\n
 542:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     OTFDEC1RST    LL_AHB2_GRP1_ForceReset\n
 543:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     SDMMC1RST     LL_AHB2_GRP1_ForceReset
 544:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 545:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 546:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 547:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 548:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 549:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 550:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 551:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 552:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 553:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 554:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 555:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 556:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 557:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 558:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA (*)
 559:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 560:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
 561:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *
 562:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         (*) value not defined in all devices.
 563:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 564:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 565:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ForceReset(uint32_t Periphs)
 566:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 567:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB2RSTR, Periphs);
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 32


 568:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 569:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 570:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 571:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Release AHB2 peripherals reset.
 572:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB2RSTR     GPIOARST      LL_AHB2_GRP1_ReleaseReset\n
 573:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOBRST      LL_AHB2_GRP1_ReleaseReset\n
 574:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOCRST      LL_AHB2_GRP1_ReleaseReset\n
 575:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIODRST      LL_AHB2_GRP1_ReleaseReset\n
 576:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOERST      LL_AHB2_GRP1_ReleaseReset\n
 577:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOFRST      LL_AHB2_GRP1_ReleaseReset\n
 578:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOGRST      LL_AHB2_GRP1_ReleaseReset\n
 579:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     GPIOHRST      LL_AHB2_GRP1_ReleaseReset\n
 580:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     ADCRST        LL_AHB2_GRP1_ReleaseReset\n
 581:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     AESRST        LL_AHB2_GRP1_ReleaseReset\n
 582:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     HASHRST       LL_AHB2_GRP1_ReleaseReset\n
 583:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     RNGRST        LL_AHB2_GRP1_ReleaseReset\n
 584:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     PKARST        LL_AHB2_GRP1_ReleaseReset\n
 585:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     OTFDEC1RST    LL_AHB2_GRP1_ReleaseReset\n
 586:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2RSTR     SDMMC1RST     LL_AHB2_GRP1_ReleaseReset
 587:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 588:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 589:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 590:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 591:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 592:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 593:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 594:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 595:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 596:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 597:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 598:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 599:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 600:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 601:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA (*)
 602:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 603:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
 604:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *
 605:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         (*) value not defined in all devices.
 606:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 607:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 608:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_ReleaseReset(uint32_t Periphs)
 609:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 610:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 611:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 612:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 613:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 614:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Enable AHB2 peripheral clocks in Sleep and Stop modes
 615:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 616:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 617:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 618:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 619:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 620:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 621:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 622:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 623:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_EnableClockStopSleep\n
 624:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    ADCSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 33


 625:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 626:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    HASHSMEN      LL_AHB2_GRP1_EnableClockStopSleep\n
 627:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 628:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    PKASMEN       LL_AHB2_GRP1_EnableClockStopSleep\n
 629:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    OTFDEC1SMEN   LL_AHB2_GRP1_EnableClockStopSleep\n
 630:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    SDMMC1SMEN    LL_AHB2_GRP1_EnableClockStopSleep
 631:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 632:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
 633:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 634:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 635:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 636:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 637:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 638:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 639:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 640:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 641:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 642:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 643:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 644:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 645:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 646:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA (*)
 647:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 648:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
 649:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *
 650:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         (*) value not defined in all devices.
 651:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 652:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 653:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_EnableClockStopSleep(uint32_t Periphs)
 654:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 655:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 656:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB2SMENR, Periphs);
 657:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 658:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB2SMENR, Periphs);
 659:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 660:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 661:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 662:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 663:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Disable AHB2 peripheral clocks in Sleep and Stop modes
 664:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB2SMENR    GPIOASMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 665:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOBSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 666:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOCSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 667:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIODSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 668:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOESMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 669:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOFSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 670:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOGSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 671:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    GPIOHSMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 672:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    SRAM2SMEN     LL_AHB2_GRP1_DisableClockStopSleep\n
 673:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    ADCSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 674:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    AESSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 675:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    HASHSMEN      LL_AHB2_GRP1_DisableClockStopSleep\n
 676:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    RNGSMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 677:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    PKASMEN       LL_AHB2_GRP1_DisableClockStopSleep\n
 678:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    OTFDEC1SMEN   LL_AHB2_GRP1_DisableClockStopSleep\n
 679:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB2SMENR    SDMMC1SMEN    LL_AHB2_GRP1_DisableClockStopSleep
 680:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 681:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ALL
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 34


 682:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOA
 683:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOB
 684:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
 685:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOD
 686:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOE
 687:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOF
 688:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOG
 689:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
 690:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SRAM2
 691:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_ADC
 692:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_AES (*)
 693:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_HASH (*)
 694:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_RNG
 695:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_PKA (*)
 696:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_OTFDEC1 (*)
 697:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB2_GRP1_PERIPH_SDMMC1
 698:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *
 699:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         (*) value not defined in all devices.
 700:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 701:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 702:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB2_GRP1_DisableClockStopSleep(uint32_t Periphs)
 703:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 704:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB2SMENR, Periphs);
 705:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 706:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 707:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 708:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
 709:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 710:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 711:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EF_AHB3 AHB3
 712:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
 713:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 714:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 715:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 716:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Enable AHB3 peripherals clock.
 717:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_EnableClock\n
 718:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB3ENR      OSPI1EN       LL_AHB3_GRP1_EnableClock
 719:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 720:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 721:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC
 722:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1
 723:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 724:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 725:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClock(uint32_t Periphs)
 726:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 727:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 728:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB3ENR, Periphs);
 729:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 730:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3ENR, Periphs);
 731:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 732:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 733:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 734:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 735:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Check if AHB3 peripheral clock is enabled or not
 736:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_IsEnabledClock\n
 737:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB3ENR      OSPI1EN       LL_AHB3_GRP1_IsEnabledClock
 738:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 35


 739:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC
 740:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1
 741:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval State of Periphs (1 or 0).
 742:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 743:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE uint32_t LL_AHB3_GRP1_IsEnabledClock(uint32_t Periphs)
 744:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 745:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   return ((READ_BIT(RCC->AHB3ENR, Periphs) == Periphs) ? 1UL : 0UL);
 746:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 747:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 748:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 749:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Disable AHB3 peripherals clock.
 750:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB3ENR      FMCEN         LL_AHB3_GRP1_DisableClock\n
 751:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB3ENR      OSPI1EN       LL_AHB3_GRP1_DisableClock
 752:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 753:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 754:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC
 755:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1
 756:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 757:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 758:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClock(uint32_t Periphs)
 759:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 760:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3ENR, Periphs);
 761:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 762:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 763:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 764:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Force AHB3 peripherals reset.
 765:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ForceReset\n
 766:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB3RSTR     OSPI1RST      LL_AHB3_GRP1_ForceReset
 767:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 768:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 769:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC
 770:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1
 771:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 772:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 773:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ForceReset(uint32_t Periphs)
 774:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 775:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB3RSTR, Periphs);
 776:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 777:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 778:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 779:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Release AHB3 peripherals reset.
 780:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB3RSTR     FMCRST        LL_AHB3_GRP1_ReleaseReset\n
 781:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB3RSTR     OSPI1RST      LL_AHB3_GRP1_ReleaseReset
 782:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 783:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 784:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC
 785:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1
 786:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 787:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 788:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_ReleaseReset(uint32_t Periphs)
 789:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 790:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 791:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 792:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 793:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 794:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Enable AHB3 peripheral clocks in Sleep and Stop modes
 795:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_EnableClockStopSleep\n
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 36


 796:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB3SMENR    OSPI1SMEN     LL_AHB3_GRP1_EnableClockStopSleep
 797:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 798:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 799:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC
 800:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1
 801:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 802:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 803:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_EnableClockStopSleep(uint32_t Periphs)
 804:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 805:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 806:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB3SMENR, Periphs);
 807:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 808:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->AHB3SMENR, Periphs);
 809:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 810:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 811:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 812:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 813:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Disable AHB3 peripheral clocks in Sleep and Stop modes
 814:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll AHB3SMENR    FMCSMEN       LL_AHB3_GRP1_DisableClockStopSleep\n
 815:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         AHB3SMENR    OSPI1SMEN     LL_AHB3_GRP1_DisableClockStopSleep
 816:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 817:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_ALL
 818:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_FMC
 819:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_AHB3_GRP1_PERIPH_OSPI1
 820:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 821:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 822:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_AHB3_GRP1_DisableClockStopSleep(uint32_t Periphs)
 823:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 824:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   CLEAR_BIT(RCC->AHB3SMENR, Periphs);
 825:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 826:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 827:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 828:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @}
 829:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 830:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 831:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /** @defgroup BUS_LL_EF_APB1 APB1
 832:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @{
 833:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 834:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 835:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 836:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 837:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll APB1ENR1     TIM2EN        LL_APB1_GRP1_EnableClock\n
 838:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     TIM3EN        LL_APB1_GRP1_EnableClock\n
 839:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     TIM4EN        LL_APB1_GRP1_EnableClock\n
 840:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     TIM5EN        LL_APB1_GRP1_EnableClock\n
 841:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     TIM6EN        LL_APB1_GRP1_EnableClock\n
 842:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     TIM7EN        LL_APB1_GRP1_EnableClock\n
 843:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     RTCAPBEN      LL_APB1_GRP1_EnableClock\n
 844:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     WWDGEN        LL_APB1_GRP1_EnableClock\n
 845:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     SPI2EN        LL_APB1_GRP1_EnableClock\n
 846:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     SPI3EN        LL_APB1_GRP1_EnableClock\n
 847:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     USART2EN      LL_APB1_GRP1_EnableClock\n
 848:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     USART3EN      LL_APB1_GRP1_EnableClock\n
 849:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     UART4EN       LL_APB1_GRP1_EnableClock\n
 850:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     UART5EN       LL_APB1_GRP1_EnableClock\n
 851:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     I2C1EN        LL_APB1_GRP1_EnableClock\n
 852:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     I2C2EN        LL_APB1_GRP1_EnableClock\n
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 37


 853:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     I2C3EN        LL_APB1_GRP1_EnableClock\n
 854:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     CRSEN         LL_APB1_GRP1_EnableClock\n
 855:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     PWREN         LL_APB1_GRP1_EnableClock\n
 856:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     DAC1EN        LL_APB1_GRP1_EnableClock\n
 857:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     OPAMPEN       LL_APB1_GRP1_EnableClock\n
 858:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR1     LPTIM1EN      LL_APB1_GRP1_EnableClock
 859:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 860:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_ALL
 861:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM2
 862:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM3
 863:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM4
 864:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM5
 865:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM6
 866:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_TIM7
 867:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_RTCAPB
 868:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_WWDG
 869:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI2
 870:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_SPI3
 871:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART2
 872:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_USART3
 873:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART4
 874:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_UART5
 875:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C1
 876:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C2
 877:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_I2C3
 878:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_CRS
 879:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_PWR
 880:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_DAC1
 881:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_OPAMP
 882:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
 883:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 884:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 885:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
 886:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 887:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 888:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR1, Periphs);
 889:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 890:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 891:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 892:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 893:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** 
 894:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** /**
 895:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @brief  Enable APB1 peripherals clock.
 896:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @rmtoll APB1ENR2     LPUART1EN     LL_APB1_GRP2_EnableClock\n
 897:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR2     I2C4EN        LL_APB1_GRP2_EnableClock\n
 898:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR2     LPTIM2EN      LL_APB1_GRP2_EnableClock\n
 899:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR2     LPTIM3EN      LL_APB1_GRP2_EnableClock\n
 900:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR2     FDCAN1EN      LL_APB1_GRP2_EnableClock\n
 901:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR2     USBFSEN       LL_APB1_GRP2_EnableClock\n
 902:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         APB1ENR2     UCPD1EN       LL_APB1_GRP2_EnableClock
 903:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @param  Periphs This parameter can be a combination of the following values:
 904:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_ALL
 905:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPUART1
 906:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_I2C4
 907:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM2
 908:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_LPTIM3
 909:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_FDCAN1
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 38


 910:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_USB
 911:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   *         @arg @ref LL_APB1_GRP2_PERIPH_UCPD1
 912:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   * @retval None
 913:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   */
 914:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** __STATIC_INLINE void LL_APB1_GRP2_EnableClock(uint32_t Periphs)
 244              		.loc 3 914 22 view .LVU44
 245              	.LBB19:
 915:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 916:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   __IO uint32_t tmpreg;
 246              		.loc 3 916 3 view .LVU45
 917:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->APB1ENR2, Periphs);
 247              		.loc 3 917 3 view .LVU46
 248 0012 174B     		ldr	r3, .L11
 249 0014 DA6D     		ldr	r2, [r3, #92]
 250 0016 42F40002 		orr	r2, r2, #8388608
 251 001a DA65     		str	r2, [r3, #92]
 918:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 919:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 252              		.loc 3 919 3 view .LVU47
 253              		.loc 3 919 12 is_stmt 0 view .LVU48
 254 001c DA6D     		ldr	r2, [r3, #92]
 255 001e 02F40002 		and	r2, r2, #8388608
 256              		.loc 3 919 10 view .LVU49
 257 0022 0392     		str	r2, [sp, #12]
 920:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 258              		.loc 3 920 3 is_stmt 1 view .LVU50
 259 0024 039A     		ldr	r2, [sp, #12]
 260              	.LVL7:
 261              		.loc 3 920 3 is_stmt 0 view .LVU51
 262              	.LBE19:
 263              	.LBE18:
 466:../../Secure/Core/Src/main.c ****   LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 264              		.loc 1 466 3 is_stmt 1 view .LVU52
 265              	.LBB20:
 266              	.LBI20:
 433:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 267              		.loc 3 433 22 view .LVU53
 268              	.LBB21:
 435:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 269              		.loc 3 435 3 view .LVU54
 436:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 270              		.loc 3 436 3 view .LVU55
 271 0026 DA6C     		ldr	r2, [r3, #76]
 272 0028 42F00202 		orr	r2, r2, #2
 273 002c DA64     		str	r2, [r3, #76]
 438:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 274              		.loc 3 438 3 view .LVU56
 438:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 275              		.loc 3 438 12 is_stmt 0 view .LVU57
 276 002e DA6C     		ldr	r2, [r3, #76]
 277 0030 02F00202 		and	r2, r2, #2
 438:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 278              		.loc 3 438 10 view .LVU58
 279 0034 0292     		str	r2, [sp, #8]
 439:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 280              		.loc 3 439 3 is_stmt 1 view .LVU59
 281 0036 029A     		ldr	r2, [sp, #8]
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 39


 282              	.LVL8:
 439:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 283              		.loc 3 439 3 is_stmt 0 view .LVU60
 284              	.LBE21:
 285              	.LBE20:
 467:../../Secure/Core/Src/main.c ****   /**UCPD1 GPIO Configuration
 286              		.loc 1 467 3 is_stmt 1 view .LVU61
 287              	.LBB22:
 288              	.LBI22:
 433:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** {
 289              		.loc 3 433 22 view .LVU62
 290              	.LBB23:
 435:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   SET_BIT(RCC->AHB2ENR, Periphs);
 291              		.loc 3 435 3 view .LVU63
 436:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   /* Delay after an RCC peripheral clock enabling */
 292              		.loc 3 436 3 view .LVU64
 293 0038 DA6C     		ldr	r2, [r3, #76]
 294 003a 42F00102 		orr	r2, r2, #1
 295 003e DA64     		str	r2, [r3, #76]
 438:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 296              		.loc 3 438 3 view .LVU65
 438:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 297              		.loc 3 438 12 is_stmt 0 view .LVU66
 298 0040 DB6C     		ldr	r3, [r3, #76]
 299 0042 03F00103 		and	r3, r3, #1
 438:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h ****   (void)tmpreg;
 300              		.loc 3 438 10 view .LVU67
 301 0046 0193     		str	r3, [sp, #4]
 439:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 302              		.loc 3 439 3 is_stmt 1 view .LVU68
 303 0048 019B     		ldr	r3, [sp, #4]
 304              	.LVL9:
 439:../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_bus.h **** }
 305              		.loc 3 439 3 is_stmt 0 view .LVU69
 306              	.LBE23:
 307              	.LBE22:
 472:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 308              		.loc 1 472 3 is_stmt 1 view .LVU70
 472:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 309              		.loc 1 472 23 is_stmt 0 view .LVU71
 310 004a 4FF40046 		mov	r6, #32768
 311 004e 0496     		str	r6, [sp, #16]
 473:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 312              		.loc 1 473 3 is_stmt 1 view .LVU72
 473:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 313              		.loc 1 473 24 is_stmt 0 view .LVU73
 314 0050 0325     		movs	r5, #3
 315 0052 0595     		str	r5, [sp, #20]
 474:../../Secure/Core/Src/main.c ****   LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 316              		.loc 1 474 3 is_stmt 1 view .LVU74
 475:../../Secure/Core/Src/main.c **** 
 317              		.loc 1 475 3 view .LVU75
 318 0054 04A9     		add	r1, sp, #16
 319 0056 0748     		ldr	r0, .L11+4
 320 0058 FFF7FEFF 		bl	LL_GPIO_Init
 321              	.LVL10:
 477:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 40


 322              		.loc 1 477 3 view .LVU76
 477:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 323              		.loc 1 477 23 is_stmt 0 view .LVU77
 324 005c 0496     		str	r6, [sp, #16]
 478:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 325              		.loc 1 478 3 is_stmt 1 view .LVU78
 478:../../Secure/Core/Src/main.c ****   GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 326              		.loc 1 478 24 is_stmt 0 view .LVU79
 327 005e 0595     		str	r5, [sp, #20]
 479:../../Secure/Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 328              		.loc 1 479 3 is_stmt 1 view .LVU80
 479:../../Secure/Core/Src/main.c ****   LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 329              		.loc 1 479 24 is_stmt 0 view .LVU81
 330 0060 0894     		str	r4, [sp, #32]
 480:../../Secure/Core/Src/main.c **** 
 331              		.loc 1 480 3 is_stmt 1 view .LVU82
 332 0062 04A9     		add	r1, sp, #16
 333 0064 0448     		ldr	r0, .L11+8
 334 0066 FFF7FEFF 		bl	LL_GPIO_Init
 335              	.LVL11:
 489:../../Secure/Core/Src/main.c **** 
 336              		.loc 1 489 1 is_stmt 0 view .LVU83
 337 006a 0AB0     		add	sp, sp, #40
 338              	.LCFI6:
 339              		.cfi_def_cfa_offset 16
 340              		@ sp needed
 341 006c 70BD     		pop	{r4, r5, r6, pc}
 342              	.L12:
 343 006e 00BF     		.align	2
 344              	.L11:
 345 0070 00100250 		.word	1342312448
 346 0074 00040252 		.word	1375863808
 347 0078 00000252 		.word	1375862784
 348              		.cfi_endproc
 349              	.LFE1091:
 351              		.section	.text.Error_Handler,"ax",%progbits
 352              		.align	1
 353              		.global	Error_Handler
 354              		.syntax unified
 355              		.thumb
 356              		.thumb_func
 357              		.fpu fpv4-sp-d16
 359              	Error_Handler:
 360              	.LFB1094:
 547:../../Secure/Core/Src/main.c **** 
 548:../../Secure/Core/Src/main.c **** /* USER CODE BEGIN 4 */
 549:../../Secure/Core/Src/main.c **** 
 550:../../Secure/Core/Src/main.c **** /* USER CODE END 4 */
 551:../../Secure/Core/Src/main.c **** 
 552:../../Secure/Core/Src/main.c **** /**
 553:../../Secure/Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 554:../../Secure/Core/Src/main.c ****   * @retval None
 555:../../Secure/Core/Src/main.c ****   */
 556:../../Secure/Core/Src/main.c **** void Error_Handler(void)
 557:../../Secure/Core/Src/main.c **** {
 361              		.loc 1 557 1 is_stmt 1 view -0
 362              		.cfi_startproc
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 41


 363              		@ Volatile: function does not return.
 364              		@ args = 0, pretend = 0, frame = 0
 365              		@ frame_needed = 0, uses_anonymous_args = 0
 366              		@ link register save eliminated.
 558:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 559:../../Secure/Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 560:../../Secure/Core/Src/main.c ****   __disable_irq();
 367              		.loc 1 560 3 view .LVU85
 368              	.LBB24:
 369              	.LBI24:
 207:../../Drivers/CMSIS/Include/cmsis_gcc.h **** {
 370              		.loc 2 207 27 view .LVU86
 371              	.LBB25:
 209:../../Drivers/CMSIS/Include/cmsis_gcc.h **** }
 372              		.loc 2 209 3 view .LVU87
 373              		.syntax unified
 374              	@ 209 "../../Drivers/CMSIS/Include/cmsis_gcc.h" 1
 375 0000 72B6     		cpsid i
 376              	@ 0 "" 2
 377              		.thumb
 378              		.syntax unified
 379              	.L14:
 380              	.LBE25:
 381              	.LBE24:
 561:../../Secure/Core/Src/main.c ****   while (1)
 382              		.loc 1 561 3 discriminator 1 view .LVU88
 562:../../Secure/Core/Src/main.c ****   {
 563:../../Secure/Core/Src/main.c ****   }
 383              		.loc 1 563 3 discriminator 1 view .LVU89
 561:../../Secure/Core/Src/main.c ****   while (1)
 384              		.loc 1 561 9 discriminator 1 view .LVU90
 385 0002 FEE7     		b	.L14
 386              		.cfi_endproc
 387              	.LFE1094:
 389              		.section	.text.MX_GTZC_S_Init,"ax",%progbits
 390              		.align	1
 391              		.syntax unified
 392              		.thumb
 393              		.thumb_func
 394              		.fpu fpv4-sp-d16
 396              	MX_GTZC_S_Init:
 397              	.LFB1087:
 225:../../Secure/Core/Src/main.c **** 
 398              		.loc 1 225 1 view -0
 399              		.cfi_startproc
 400              		@ args = 0, pretend = 0, frame = 112
 401              		@ frame_needed = 0, uses_anonymous_args = 0
 402 0000 00B5     		push	{lr}
 403              	.LCFI7:
 404              		.cfi_def_cfa_offset 4
 405              		.cfi_offset 14, -4
 406 0002 9DB0     		sub	sp, sp, #116
 407              	.LCFI8:
 408              		.cfi_def_cfa_offset 120
 231:../../Secure/Core/Src/main.c **** 
 409              		.loc 1 231 3 view .LVU92
 231:../../Secure/Core/Src/main.c **** 
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 42


 410              		.loc 1 231 23 is_stmt 0 view .LVU93
 411 0004 6C22     		movs	r2, #108
 412 0006 0021     		movs	r1, #0
 413 0008 01A8     		add	r0, sp, #4
 414 000a FFF7FEFF 		bl	memset
 415              	.LVL12:
 236:../../Secure/Core/Src/main.c ****   {
 416              		.loc 1 236 3 is_stmt 1 view .LVU94
 236:../../Secure/Core/Src/main.c ****   {
 417              		.loc 1 236 7 is_stmt 0 view .LVU95
 418 000e 40F20131 		movw	r1, #769
 419 0012 0720     		movs	r0, #7
 420 0014 FFF7FEFF 		bl	HAL_GTZC_TZSC_ConfigPeriphAttributes
 421              	.LVL13:
 236:../../Secure/Core/Src/main.c ****   {
 422              		.loc 1 236 6 view .LVU96
 423 0018 0028     		cmp	r0, #0
 424 001a 5FD1     		bne	.L26
 240:../../Secure/Core/Src/main.c ****   {
 425              		.loc 1 240 3 is_stmt 1 view .LVU97
 240:../../Secure/Core/Src/main.c ****   {
 426              		.loc 1 240 7 is_stmt 0 view .LVU98
 427 001c 40F20131 		movw	r1, #769
 428 0020 1520     		movs	r0, #21
 429 0022 FFF7FEFF 		bl	HAL_GTZC_TZSC_ConfigPeriphAttributes
 430              	.LVL14:
 240:../../Secure/Core/Src/main.c ****   {
 431              		.loc 1 240 6 view .LVU99
 432 0026 0028     		cmp	r0, #0
 433 0028 5AD1     		bne	.L27
 244:../../Secure/Core/Src/main.c ****   {
 434              		.loc 1 244 3 is_stmt 1 view .LVU100
 244:../../Secure/Core/Src/main.c ****   {
 435              		.loc 1 244 7 is_stmt 0 view .LVU101
 436 002a 40F20131 		movw	r1, #769
 437 002e 1A20     		movs	r0, #26
 438 0030 FFF7FEFF 		bl	HAL_GTZC_TZSC_ConfigPeriphAttributes
 439              	.LVL15:
 244:../../Secure/Core/Src/main.c ****   {
 440              		.loc 1 244 6 view .LVU102
 441 0034 0028     		cmp	r0, #0
 442 0036 55D1     		bne	.L28
 248:../../Secure/Core/Src/main.c ****   {
 443              		.loc 1 248 3 is_stmt 1 view .LVU103
 248:../../Secure/Core/Src/main.c ****   {
 444              		.loc 1 248 7 is_stmt 0 view .LVU104
 445 0038 40F20131 		movw	r1, #769
 446 003c 1B20     		movs	r0, #27
 447 003e FFF7FEFF 		bl	HAL_GTZC_TZSC_ConfigPeriphAttributes
 448              	.LVL16:
 248:../../Secure/Core/Src/main.c ****   {
 449              		.loc 1 248 6 view .LVU105
 450 0042 0028     		cmp	r0, #0
 451 0044 50D1     		bne	.L29
 252:../../Secure/Core/Src/main.c ****   {
 452              		.loc 1 252 3 is_stmt 1 view .LVU106
 252:../../Secure/Core/Src/main.c ****   {
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 43


 453              		.loc 1 252 7 is_stmt 0 view .LVU107
 454 0046 40F20131 		movw	r1, #769
 455 004a 1C20     		movs	r0, #28
 456 004c FFF7FEFF 		bl	HAL_GTZC_TZSC_ConfigPeriphAttributes
 457              	.LVL17:
 252:../../Secure/Core/Src/main.c ****   {
 458              		.loc 1 252 6 view .LVU108
 459 0050 0028     		cmp	r0, #0
 460 0052 4BD1     		bne	.L30
 256:../../Secure/Core/Src/main.c ****   {
 461              		.loc 1 256 3 is_stmt 1 view .LVU109
 256:../../Secure/Core/Src/main.c ****   {
 462              		.loc 1 256 7 is_stmt 0 view .LVU110
 463 0054 40F20131 		movw	r1, #769
 464 0058 2948     		ldr	r0, .L35
 465 005a FFF7FEFF 		bl	HAL_GTZC_TZSC_ConfigPeriphAttributes
 466              	.LVL18:
 256:../../Secure/Core/Src/main.c ****   {
 467              		.loc 1 256 6 view .LVU111
 468 005e 0028     		cmp	r0, #0
 469 0060 46D1     		bne	.L31
 260:../../Secure/Core/Src/main.c ****   {
 470              		.loc 1 260 3 is_stmt 1 view .LVU112
 260:../../Secure/Core/Src/main.c ****   {
 471              		.loc 1 260 7 is_stmt 0 view .LVU113
 472 0062 40F20131 		movw	r1, #769
 473 0066 2748     		ldr	r0, .L35+4
 474 0068 FFF7FEFF 		bl	HAL_GTZC_TZSC_ConfigPeriphAttributes
 475              	.LVL19:
 260:../../Secure/Core/Src/main.c ****   {
 476              		.loc 1 260 6 view .LVU114
 477 006c 0028     		cmp	r0, #0
 478 006e 41D1     		bne	.L32
 264:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 479              		.loc 1 264 3 is_stmt 1 view .LVU115
 264:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.InvertSecureState = GTZC_MPCBB_INVSECSTATE_NOT_INVERTED;
 480              		.loc 1 264 48 is_stmt 0 view .LVU116
 481 0070 0023     		movs	r3, #0
 482 0072 0193     		str	r3, [sp, #4]
 265:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 483              		.loc 1 265 3 is_stmt 1 view .LVU117
 265:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[0] =   0xFFFFFFFF;
 484              		.loc 1 265 46 is_stmt 0 view .LVU118
 485 0074 0293     		str	r3, [sp, #8]
 266:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 486              		.loc 1 266 3 is_stmt 1 view .LVU119
 266:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0xFFFFFFFF;
 487              		.loc 1 266 69 is_stmt 0 view .LVU120
 488 0076 4FF0FF32 		mov	r2, #-1
 489 007a 0392     		str	r2, [sp, #12]
 267:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0xFFFFFFFF;
 490              		.loc 1 267 3 is_stmt 1 view .LVU121
 267:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0xFFFFFFFF;
 491              		.loc 1 267 69 is_stmt 0 view .LVU122
 492 007c 0492     		str	r2, [sp, #16]
 268:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 493              		.loc 1 268 3 is_stmt 1 view .LVU123
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 44


 268:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0xFFFFFFFF;
 494              		.loc 1 268 69 is_stmt 0 view .LVU124
 495 007e 0592     		str	r2, [sp, #20]
 269:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0xFFFFFFFF;
 496              		.loc 1 269 3 is_stmt 1 view .LVU125
 269:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0xFFFFFFFF;
 497              		.loc 1 269 69 is_stmt 0 view .LVU126
 498 0080 0692     		str	r2, [sp, #24]
 270:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 499              		.loc 1 270 3 is_stmt 1 view .LVU127
 270:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0xFFFFFFFF;
 500              		.loc 1 270 69 is_stmt 0 view .LVU128
 501 0082 0792     		str	r2, [sp, #28]
 271:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0xFFFFFFFF;
 502              		.loc 1 271 3 is_stmt 1 view .LVU129
 271:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0xFFFFFFFF;
 503              		.loc 1 271 69 is_stmt 0 view .LVU130
 504 0084 0892     		str	r2, [sp, #32]
 272:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 505              		.loc 1 272 3 is_stmt 1 view .LVU131
 272:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0xFFFFFFFF;
 506              		.loc 1 272 69 is_stmt 0 view .LVU132
 507 0086 0992     		str	r2, [sp, #36]
 273:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0xFFFFFFFF;
 508              		.loc 1 273 3 is_stmt 1 view .LVU133
 273:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[8] =   0xFFFFFFFF;
 509              		.loc 1 273 69 is_stmt 0 view .LVU134
 510 0088 0A92     		str	r2, [sp, #40]
 274:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 511              		.loc 1 274 3 is_stmt 1 view .LVU135
 274:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[9] =   0xFFFFFFFF;
 512              		.loc 1 274 69 is_stmt 0 view .LVU136
 513 008a 0B92     		str	r2, [sp, #44]
 275:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0xFFFFFFFF;
 514              		.loc 1 275 3 is_stmt 1 view .LVU137
 275:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[10] =   0xFFFFFFFF;
 515              		.loc 1 275 69 is_stmt 0 view .LVU138
 516 008c 0C92     		str	r2, [sp, #48]
 276:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 517              		.loc 1 276 3 is_stmt 1 view .LVU139
 276:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[11] =   0xFFFFFFFF;
 518              		.loc 1 276 70 is_stmt 0 view .LVU140
 519 008e 0D92     		str	r2, [sp, #52]
 277:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 520              		.loc 1 277 3 is_stmt 1 view .LVU141
 277:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[12] =   0x00000000;
 521              		.loc 1 277 70 is_stmt 0 view .LVU142
 522 0090 0E92     		str	r2, [sp, #56]
 278:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 523              		.loc 1 278 3 is_stmt 1 view .LVU143
 278:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[13] =   0x00000000;
 524              		.loc 1 278 70 is_stmt 0 view .LVU144
 525 0092 0F93     		str	r3, [sp, #60]
 279:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 526              		.loc 1 279 3 is_stmt 1 view .LVU145
 279:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[14] =   0x00000000;
 527              		.loc 1 279 70 is_stmt 0 view .LVU146
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 45


 528 0094 1093     		str	r3, [sp, #64]
 280:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 529              		.loc 1 280 3 is_stmt 1 view .LVU147
 280:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[15] =   0x00000000;
 530              		.loc 1 280 70 is_stmt 0 view .LVU148
 531 0096 1193     		str	r3, [sp, #68]
 281:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 532              		.loc 1 281 3 is_stmt 1 view .LVU149
 281:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[16] =   0x00000000;
 533              		.loc 1 281 70 is_stmt 0 view .LVU150
 534 0098 1293     		str	r3, [sp, #72]
 282:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 535              		.loc 1 282 3 is_stmt 1 view .LVU151
 282:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[17] =   0x00000000;
 536              		.loc 1 282 70 is_stmt 0 view .LVU152
 537 009a 1393     		str	r3, [sp, #76]
 283:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 538              		.loc 1 283 3 is_stmt 1 view .LVU153
 283:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[18] =   0x00000000;
 539              		.loc 1 283 70 is_stmt 0 view .LVU154
 540 009c 1493     		str	r3, [sp, #80]
 284:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 541              		.loc 1 284 3 is_stmt 1 view .LVU155
 284:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[19] =   0x00000000;
 542              		.loc 1 284 70 is_stmt 0 view .LVU156
 543 009e 1593     		str	r3, [sp, #84]
 285:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
 544              		.loc 1 285 3 is_stmt 1 view .LVU157
 285:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[20] =   0x00000000;
 545              		.loc 1 285 70 is_stmt 0 view .LVU158
 546 00a0 1693     		str	r3, [sp, #88]
 286:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 547              		.loc 1 286 3 is_stmt 1 view .LVU159
 286:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[21] =   0x00000000;
 548              		.loc 1 286 70 is_stmt 0 view .LVU160
 549 00a2 1793     		str	r3, [sp, #92]
 287:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 550              		.loc 1 287 3 is_stmt 1 view .LVU161
 287:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[22] =   0x00000000;
 551              		.loc 1 287 70 is_stmt 0 view .LVU162
 552 00a4 1893     		str	r3, [sp, #96]
 288:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 553              		.loc 1 288 3 is_stmt 1 view .LVU163
 288:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[23] =   0x00000000;
 554              		.loc 1 288 70 is_stmt 0 view .LVU164
 555 00a6 1993     		str	r3, [sp, #100]
 289:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 556              		.loc 1 289 3 is_stmt 1 view .LVU165
 289:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 557              		.loc 1 289 70 is_stmt 0 view .LVU166
 558 00a8 1A93     		str	r3, [sp, #104]
 290:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 559              		.loc 1 290 3 is_stmt 1 view .LVU167
 290:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_MPCBB_ConfigMem(SRAM1_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 560              		.loc 1 290 70 is_stmt 0 view .LVU168
 561 00aa 1B93     		str	r3, [sp, #108]
 291:../../Secure/Core/Src/main.c ****   {
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 46


 562              		.loc 1 291 3 is_stmt 1 view .LVU169
 291:../../Secure/Core/Src/main.c ****   {
 563              		.loc 1 291 7 is_stmt 0 view .LVU170
 564 00ac 01A9     		add	r1, sp, #4
 565 00ae 4FF04050 		mov	r0, #805306368
 566 00b2 FFF7FEFF 		bl	HAL_GTZC_MPCBB_ConfigMem
 567              	.LVL20:
 291:../../Secure/Core/Src/main.c ****   {
 568              		.loc 1 291 6 view .LVU171
 569 00b6 F8B9     		cbnz	r0, .L33
 295:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 570              		.loc 1 295 3 is_stmt 1 view .LVU172
 295:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[1] =   0x00000000;
 571              		.loc 1 295 69 is_stmt 0 view .LVU173
 572 00b8 0023     		movs	r3, #0
 573 00ba 0393     		str	r3, [sp, #12]
 296:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 574              		.loc 1 296 3 is_stmt 1 view .LVU174
 296:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[2] =   0x00000000;
 575              		.loc 1 296 69 is_stmt 0 view .LVU175
 576 00bc 0493     		str	r3, [sp, #16]
 297:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 577              		.loc 1 297 3 is_stmt 1 view .LVU176
 297:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[3] =   0x00000000;
 578              		.loc 1 297 69 is_stmt 0 view .LVU177
 579 00be 0593     		str	r3, [sp, #20]
 298:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 580              		.loc 1 298 3 is_stmt 1 view .LVU178
 298:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[4] =   0x00000000;
 581              		.loc 1 298 69 is_stmt 0 view .LVU179
 582 00c0 0693     		str	r3, [sp, #24]
 299:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 583              		.loc 1 299 3 is_stmt 1 view .LVU180
 299:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[5] =   0x00000000;
 584              		.loc 1 299 69 is_stmt 0 view .LVU181
 585 00c2 0793     		str	r3, [sp, #28]
 300:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 586              		.loc 1 300 3 is_stmt 1 view .LVU182
 300:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[6] =   0x00000000;
 587              		.loc 1 300 69 is_stmt 0 view .LVU183
 588 00c4 0893     		str	r3, [sp, #32]
 301:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 589              		.loc 1 301 3 is_stmt 1 view .LVU184
 301:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_SecConfig_array[7] =   0x00000000;
 590              		.loc 1 301 69 is_stmt 0 view .LVU185
 591 00c6 0993     		str	r3, [sp, #36]
 302:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 592              		.loc 1 302 3 is_stmt 1 view .LVU186
 302:../../Secure/Core/Src/main.c ****   MPCBB_NonSecureArea_Desc.AttributeConfig.MPCBB_LockConfig_array[0] =   0x00000000;
 593              		.loc 1 302 69 is_stmt 0 view .LVU187
 594 00c8 0A93     		str	r3, [sp, #40]
 303:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 595              		.loc 1 303 3 is_stmt 1 view .LVU188
 303:../../Secure/Core/Src/main.c ****   if (HAL_GTZC_MPCBB_ConfigMem(SRAM2_BASE, &MPCBB_NonSecureArea_Desc) != HAL_OK)
 596              		.loc 1 303 70 is_stmt 0 view .LVU189
 597 00ca 1B93     		str	r3, [sp, #108]
 304:../../Secure/Core/Src/main.c ****   {
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 47


 598              		.loc 1 304 3 is_stmt 1 view .LVU190
 304:../../Secure/Core/Src/main.c ****   {
 599              		.loc 1 304 7 is_stmt 0 view .LVU191
 600 00cc 01A9     		add	r1, sp, #4
 601 00ce 0E48     		ldr	r0, .L35+8
 602 00d0 FFF7FEFF 		bl	HAL_GTZC_MPCBB_ConfigMem
 603              	.LVL21:
 304:../../Secure/Core/Src/main.c ****   {
 604              		.loc 1 304 6 view .LVU192
 605 00d4 90B9     		cbnz	r0, .L34
 312:../../Secure/Core/Src/main.c **** 
 606              		.loc 1 312 1 view .LVU193
 607 00d6 1DB0     		add	sp, sp, #116
 608              	.LCFI9:
 609              		.cfi_remember_state
 610              		.cfi_def_cfa_offset 4
 611              		@ sp needed
 612 00d8 5DF804FB 		ldr	pc, [sp], #4
 613              	.L26:
 614              	.LCFI10:
 615              		.cfi_restore_state
 238:../../Secure/Core/Src/main.c ****   }
 616              		.loc 1 238 5 is_stmt 1 view .LVU194
 617 00dc FFF7FEFF 		bl	Error_Handler
 618              	.LVL22:
 619              	.L27:
 242:../../Secure/Core/Src/main.c ****   }
 620              		.loc 1 242 5 view .LVU195
 621 00e0 FFF7FEFF 		bl	Error_Handler
 622              	.LVL23:
 623              	.L28:
 246:../../Secure/Core/Src/main.c ****   }
 624              		.loc 1 246 5 view .LVU196
 625 00e4 FFF7FEFF 		bl	Error_Handler
 626              	.LVL24:
 627              	.L29:
 250:../../Secure/Core/Src/main.c ****   }
 628              		.loc 1 250 5 view .LVU197
 629 00e8 FFF7FEFF 		bl	Error_Handler
 630              	.LVL25:
 631              	.L30:
 254:../../Secure/Core/Src/main.c ****   }
 632              		.loc 1 254 5 view .LVU198
 633 00ec FFF7FEFF 		bl	Error_Handler
 634              	.LVL26:
 635              	.L31:
 258:../../Secure/Core/Src/main.c ****   }
 636              		.loc 1 258 5 view .LVU199
 637 00f0 FFF7FEFF 		bl	Error_Handler
 638              	.LVL27:
 639              	.L32:
 262:../../Secure/Core/Src/main.c ****   }
 640              		.loc 1 262 5 view .LVU200
 641 00f4 FFF7FEFF 		bl	Error_Handler
 642              	.LVL28:
 643              	.L33:
 293:../../Secure/Core/Src/main.c ****   }
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 48


 644              		.loc 1 293 5 view .LVU201
 645 00f8 FFF7FEFF 		bl	Error_Handler
 646              	.LVL29:
 647              	.L34:
 306:../../Secure/Core/Src/main.c ****   }
 648              		.loc 1 306 5 view .LVU202
 649 00fc FFF7FEFF 		bl	Error_Handler
 650              	.LVL30:
 651              	.L36:
 652              		.align	2
 653              	.L35:
 654 0100 0D000010 		.word	268435469
 655 0104 0E000010 		.word	268435470
 656 0108 00000330 		.word	805502976
 657              		.cfi_endproc
 658              	.LFE1087:
 660              		.section	.text.MX_ICACHE_Init,"ax",%progbits
 661              		.align	1
 662              		.syntax unified
 663              		.thumb
 664              		.thumb_func
 665              		.fpu fpv4-sp-d16
 667              	MX_ICACHE_Init:
 668              	.LFB1088:
 320:../../Secure/Core/Src/main.c **** 
 669              		.loc 1 320 1 view -0
 670              		.cfi_startproc
 671              		@ args = 0, pretend = 0, frame = 0
 672              		@ frame_needed = 0, uses_anonymous_args = 0
 673 0000 08B5     		push	{r3, lr}
 674              	.LCFI11:
 675              		.cfi_def_cfa_offset 8
 676              		.cfi_offset 3, -8
 677              		.cfi_offset 14, -4
 332:../../Secure/Core/Src/main.c ****   {
 678              		.loc 1 332 3 view .LVU204
 332:../../Secure/Core/Src/main.c ****   {
 679              		.loc 1 332 7 is_stmt 0 view .LVU205
 680 0002 0020     		movs	r0, #0
 681 0004 FFF7FEFF 		bl	HAL_ICACHE_ConfigAssociativityMode
 682              	.LVL31:
 332:../../Secure/Core/Src/main.c ****   {
 683              		.loc 1 332 6 view .LVU206
 684 0008 18B9     		cbnz	r0, .L41
 336:../../Secure/Core/Src/main.c ****   {
 685              		.loc 1 336 3 is_stmt 1 view .LVU207
 336:../../Secure/Core/Src/main.c ****   {
 686              		.loc 1 336 7 is_stmt 0 view .LVU208
 687 000a FFF7FEFF 		bl	HAL_ICACHE_Enable
 688              	.LVL32:
 336:../../Secure/Core/Src/main.c ****   {
 689              		.loc 1 336 6 view .LVU209
 690 000e 10B9     		cbnz	r0, .L42
 344:../../Secure/Core/Src/main.c **** 
 691              		.loc 1 344 1 view .LVU210
 692 0010 08BD     		pop	{r3, pc}
 693              	.L41:
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 49


 334:../../Secure/Core/Src/main.c ****   }
 694              		.loc 1 334 5 is_stmt 1 view .LVU211
 695 0012 FFF7FEFF 		bl	Error_Handler
 696              	.LVL33:
 697              	.L42:
 338:../../Secure/Core/Src/main.c ****   }
 698              		.loc 1 338 5 view .LVU212
 699 0016 FFF7FEFF 		bl	Error_Handler
 700              	.LVL34:
 701              		.cfi_endproc
 702              	.LFE1088:
 704              		.section	.text.MX_LPUART1_UART_Init,"ax",%progbits
 705              		.align	1
 706              		.syntax unified
 707              		.thumb
 708              		.thumb_func
 709              		.fpu fpv4-sp-d16
 711              	MX_LPUART1_UART_Init:
 712              	.LFB1089:
 352:../../Secure/Core/Src/main.c **** 
 713              		.loc 1 352 1 view -0
 714              		.cfi_startproc
 715              		@ args = 0, pretend = 0, frame = 0
 716              		@ frame_needed = 0, uses_anonymous_args = 0
 717 0000 08B5     		push	{r3, lr}
 718              	.LCFI12:
 719              		.cfi_def_cfa_offset 8
 720              		.cfi_offset 3, -8
 721              		.cfi_offset 14, -4
 361:../../Secure/Core/Src/main.c ****   hlpuart1.Init.BaudRate = 209700;
 722              		.loc 1 361 3 view .LVU214
 361:../../Secure/Core/Src/main.c ****   hlpuart1.Init.BaudRate = 209700;
 723              		.loc 1 361 21 is_stmt 0 view .LVU215
 724 0002 1548     		ldr	r0, .L53
 725 0004 154B     		ldr	r3, .L53+4
 726 0006 0360     		str	r3, [r0]
 362:../../Secure/Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 727              		.loc 1 362 3 is_stmt 1 view .LVU216
 362:../../Secure/Core/Src/main.c ****   hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 728              		.loc 1 362 26 is_stmt 0 view .LVU217
 729 0008 154B     		ldr	r3, .L53+8
 730 000a 4360     		str	r3, [r0, #4]
 363:../../Secure/Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 731              		.loc 1 363 3 is_stmt 1 view .LVU218
 363:../../Secure/Core/Src/main.c ****   hlpuart1.Init.StopBits = UART_STOPBITS_1;
 732              		.loc 1 363 28 is_stmt 0 view .LVU219
 733 000c 0023     		movs	r3, #0
 734 000e 8360     		str	r3, [r0, #8]
 364:../../Secure/Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 735              		.loc 1 364 3 is_stmt 1 view .LVU220
 364:../../Secure/Core/Src/main.c ****   hlpuart1.Init.Parity = UART_PARITY_NONE;
 736              		.loc 1 364 26 is_stmt 0 view .LVU221
 737 0010 C360     		str	r3, [r0, #12]
 365:../../Secure/Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 738              		.loc 1 365 3 is_stmt 1 view .LVU222
 365:../../Secure/Core/Src/main.c ****   hlpuart1.Init.Mode = UART_MODE_TX_RX;
 739              		.loc 1 365 24 is_stmt 0 view .LVU223
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 50


 740 0012 0361     		str	r3, [r0, #16]
 366:../../Secure/Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 741              		.loc 1 366 3 is_stmt 1 view .LVU224
 366:../../Secure/Core/Src/main.c ****   hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 742              		.loc 1 366 22 is_stmt 0 view .LVU225
 743 0014 0C22     		movs	r2, #12
 744 0016 4261     		str	r2, [r0, #20]
 367:../../Secure/Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 745              		.loc 1 367 3 is_stmt 1 view .LVU226
 367:../../Secure/Core/Src/main.c ****   hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 746              		.loc 1 367 27 is_stmt 0 view .LVU227
 747 0018 8361     		str	r3, [r0, #24]
 368:../../Secure/Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 748              		.loc 1 368 3 is_stmt 1 view .LVU228
 368:../../Secure/Core/Src/main.c ****   hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 749              		.loc 1 368 32 is_stmt 0 view .LVU229
 750 001a 0362     		str	r3, [r0, #32]
 369:../../Secure/Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 751              		.loc 1 369 3 is_stmt 1 view .LVU230
 369:../../Secure/Core/Src/main.c ****   hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 752              		.loc 1 369 32 is_stmt 0 view .LVU231
 753 001c 4362     		str	r3, [r0, #36]
 370:../../Secure/Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 754              		.loc 1 370 3 is_stmt 1 view .LVU232
 370:../../Secure/Core/Src/main.c ****   hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 755              		.loc 1 370 40 is_stmt 0 view .LVU233
 756 001e 8362     		str	r3, [r0, #40]
 371:../../Secure/Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 757              		.loc 1 371 3 is_stmt 1 view .LVU234
 371:../../Secure/Core/Src/main.c ****   if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 758              		.loc 1 371 21 is_stmt 0 view .LVU235
 759 0020 4366     		str	r3, [r0, #100]
 372:../../Secure/Core/Src/main.c ****   {
 760              		.loc 1 372 3 is_stmt 1 view .LVU236
 372:../../Secure/Core/Src/main.c ****   {
 761              		.loc 1 372 7 is_stmt 0 view .LVU237
 762 0022 FFF7FEFF 		bl	HAL_UART_Init
 763              	.LVL35:
 372:../../Secure/Core/Src/main.c ****   {
 764              		.loc 1 372 6 view .LVU238
 765 0026 70B9     		cbnz	r0, .L49
 376:../../Secure/Core/Src/main.c ****   {
 766              		.loc 1 376 3 is_stmt 1 view .LVU239
 376:../../Secure/Core/Src/main.c ****   {
 767              		.loc 1 376 7 is_stmt 0 view .LVU240
 768 0028 0021     		movs	r1, #0
 769 002a 0B48     		ldr	r0, .L53
 770 002c FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 771              	.LVL36:
 376:../../Secure/Core/Src/main.c ****   {
 772              		.loc 1 376 6 view .LVU241
 773 0030 58B9     		cbnz	r0, .L50
 380:../../Secure/Core/Src/main.c ****   {
 774              		.loc 1 380 3 is_stmt 1 view .LVU242
 380:../../Secure/Core/Src/main.c ****   {
 775              		.loc 1 380 7 is_stmt 0 view .LVU243
 776 0032 0021     		movs	r1, #0
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 51


 777 0034 0848     		ldr	r0, .L53
 778 0036 FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 779              	.LVL37:
 380:../../Secure/Core/Src/main.c ****   {
 780              		.loc 1 380 6 view .LVU244
 781 003a 40B9     		cbnz	r0, .L51
 384:../../Secure/Core/Src/main.c ****   {
 782              		.loc 1 384 3 is_stmt 1 view .LVU245
 384:../../Secure/Core/Src/main.c ****   {
 783              		.loc 1 384 7 is_stmt 0 view .LVU246
 784 003c 0648     		ldr	r0, .L53
 785 003e FFF7FEFF 		bl	HAL_UARTEx_DisableFifoMode
 786              	.LVL38:
 384:../../Secure/Core/Src/main.c ****   {
 787              		.loc 1 384 6 view .LVU247
 788 0042 30B9     		cbnz	r0, .L52
 392:../../Secure/Core/Src/main.c **** 
 789              		.loc 1 392 1 view .LVU248
 790 0044 08BD     		pop	{r3, pc}
 791              	.L49:
 374:../../Secure/Core/Src/main.c ****   }
 792              		.loc 1 374 5 is_stmt 1 view .LVU249
 793 0046 FFF7FEFF 		bl	Error_Handler
 794              	.LVL39:
 795              	.L50:
 378:../../Secure/Core/Src/main.c ****   }
 796              		.loc 1 378 5 view .LVU250
 797 004a FFF7FEFF 		bl	Error_Handler
 798              	.LVL40:
 799              	.L51:
 382:../../Secure/Core/Src/main.c ****   }
 800              		.loc 1 382 5 view .LVU251
 801 004e FFF7FEFF 		bl	Error_Handler
 802              	.LVL41:
 803              	.L52:
 386:../../Secure/Core/Src/main.c ****   }
 804              		.loc 1 386 5 view .LVU252
 805 0052 FFF7FEFF 		bl	Error_Handler
 806              	.LVL42:
 807              	.L54:
 808 0056 00BF     		.align	2
 809              	.L53:
 810 0058 00000000 		.word	.LANCHOR0
 811 005c 00800050 		.word	1342210048
 812 0060 24330300 		.word	209700
 813              		.cfi_endproc
 814              	.LFE1089:
 816              		.section	.text.MX_RTC_Init,"ax",%progbits
 817              		.align	1
 818              		.syntax unified
 819              		.thumb
 820              		.thumb_func
 821              		.fpu fpv4-sp-d16
 823              	MX_RTC_Init:
 824              	.LFB1090:
 400:../../Secure/Core/Src/main.c **** 
 825              		.loc 1 400 1 view -0
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 52


 826              		.cfi_startproc
 827              		@ args = 0, pretend = 0, frame = 48
 828              		@ frame_needed = 0, uses_anonymous_args = 0
 829 0000 00B5     		push	{lr}
 830              	.LCFI13:
 831              		.cfi_def_cfa_offset 4
 832              		.cfi_offset 14, -4
 833 0002 8DB0     		sub	sp, sp, #52
 834              	.LCFI14:
 835              		.cfi_def_cfa_offset 56
 406:../../Secure/Core/Src/main.c ****   RTC_SecureStateTypeDef secureState = {0};
 836              		.loc 1 406 3 view .LVU254
 406:../../Secure/Core/Src/main.c ****   RTC_SecureStateTypeDef secureState = {0};
 837              		.loc 1 406 29 is_stmt 0 view .LVU255
 838 0004 0023     		movs	r3, #0
 839 0006 0693     		str	r3, [sp, #24]
 840 0008 0793     		str	r3, [sp, #28]
 841 000a 0893     		str	r3, [sp, #32]
 842 000c 0993     		str	r3, [sp, #36]
 843 000e 0A93     		str	r3, [sp, #40]
 844 0010 0B93     		str	r3, [sp, #44]
 407:../../Secure/Core/Src/main.c **** 
 845              		.loc 1 407 3 is_stmt 1 view .LVU256
 407:../../Secure/Core/Src/main.c **** 
 846              		.loc 1 407 26 is_stmt 0 view .LVU257
 847 0012 0193     		str	r3, [sp, #4]
 848 0014 0293     		str	r3, [sp, #8]
 849 0016 0393     		str	r3, [sp, #12]
 850 0018 0493     		str	r3, [sp, #16]
 851 001a 0593     		str	r3, [sp, #20]
 415:../../Secure/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 852              		.loc 1 415 3 is_stmt 1 view .LVU258
 415:../../Secure/Core/Src/main.c ****   hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 853              		.loc 1 415 17 is_stmt 0 view .LVU259
 854 001c 1648     		ldr	r0, .L63
 855 001e 174A     		ldr	r2, .L63+4
 856 0020 0260     		str	r2, [r0]
 416:../../Secure/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 857              		.loc 1 416 3 is_stmt 1 view .LVU260
 416:../../Secure/Core/Src/main.c ****   hrtc.Init.AsynchPrediv = 127;
 858              		.loc 1 416 24 is_stmt 0 view .LVU261
 859 0022 4360     		str	r3, [r0, #4]
 417:../../Secure/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 860              		.loc 1 417 3 is_stmt 1 view .LVU262
 417:../../Secure/Core/Src/main.c ****   hrtc.Init.SynchPrediv = 255;
 861              		.loc 1 417 26 is_stmt 0 view .LVU263
 862 0024 7F22     		movs	r2, #127
 863 0026 8260     		str	r2, [r0, #8]
 418:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 864              		.loc 1 418 3 is_stmt 1 view .LVU264
 418:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 865              		.loc 1 418 25 is_stmt 0 view .LVU265
 866 0028 FF22     		movs	r2, #255
 867 002a C260     		str	r2, [r0, #12]
 419:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 868              		.loc 1 419 3 is_stmt 1 view .LVU266
 419:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 53


 869              		.loc 1 419 20 is_stmt 0 view .LVU267
 870 002c 0361     		str	r3, [r0, #16]
 420:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 871              		.loc 1 420 3 is_stmt 1 view .LVU268
 420:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 872              		.loc 1 420 25 is_stmt 0 view .LVU269
 873 002e 4361     		str	r3, [r0, #20]
 421:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 874              		.loc 1 421 3 is_stmt 1 view .LVU270
 421:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 875              		.loc 1 421 28 is_stmt 0 view .LVU271
 876 0030 8361     		str	r3, [r0, #24]
 422:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 877              		.loc 1 422 3 is_stmt 1 view .LVU272
 422:../../Secure/Core/Src/main.c ****   hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 878              		.loc 1 422 24 is_stmt 0 view .LVU273
 879 0032 4FF08042 		mov	r2, #1073741824
 880 0036 C261     		str	r2, [r0, #28]
 423:../../Secure/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 881              		.loc 1 423 3 is_stmt 1 view .LVU274
 423:../../Secure/Core/Src/main.c ****   if (HAL_RTC_Init(&hrtc) != HAL_OK)
 882              		.loc 1 423 26 is_stmt 0 view .LVU275
 883 0038 0362     		str	r3, [r0, #32]
 424:../../Secure/Core/Src/main.c ****   {
 884              		.loc 1 424 3 is_stmt 1 view .LVU276
 424:../../Secure/Core/Src/main.c ****   {
 885              		.loc 1 424 7 is_stmt 0 view .LVU277
 886 003a FFF7FEFF 		bl	HAL_RTC_Init
 887              	.LVL43:
 424:../../Secure/Core/Src/main.c ****   {
 888              		.loc 1 424 6 view .LVU278
 889 003e A8B9     		cbnz	r0, .L60
 428:../../Secure/Core/Src/main.c ****   privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 890              		.loc 1 428 3 is_stmt 1 view .LVU279
 428:../../Secure/Core/Src/main.c ****   privilegeState.backupRegisterPrivZone = RTC_PRIVILEGE_BKUP_ZONE_NONE;
 891              		.loc 1 428 35 is_stmt 0 view .LVU280
 892 0040 0023     		movs	r3, #0
 893 0042 0693     		str	r3, [sp, #24]
 429:../../Secure/Core/Src/main.c ****   privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 894              		.loc 1 429 3 is_stmt 1 view .LVU281
 429:../../Secure/Core/Src/main.c ****   privilegeState.backupRegisterStartZone2 = RTC_BKP_DR0;
 895              		.loc 1 429 41 is_stmt 0 view .LVU282
 896 0044 0993     		str	r3, [sp, #36]
 430:../../Secure/Core/Src/main.c ****   privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 897              		.loc 1 430 3 is_stmt 1 view .LVU283
 430:../../Secure/Core/Src/main.c ****   privilegeState.backupRegisterStartZone3 = RTC_BKP_DR0;
 898              		.loc 1 430 43 is_stmt 0 view .LVU284
 899 0046 0A93     		str	r3, [sp, #40]
 431:../../Secure/Core/Src/main.c ****   if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 900              		.loc 1 431 3 is_stmt 1 view .LVU285
 431:../../Secure/Core/Src/main.c ****   if (HAL_RTCEx_PrivilegeModeSet(&hrtc, &privilegeState) != HAL_OK)
 901              		.loc 1 431 43 is_stmt 0 view .LVU286
 902 0048 0B93     		str	r3, [sp, #44]
 432:../../Secure/Core/Src/main.c ****   {
 903              		.loc 1 432 3 is_stmt 1 view .LVU287
 432:../../Secure/Core/Src/main.c ****   {
 904              		.loc 1 432 7 is_stmt 0 view .LVU288
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 54


 905 004a 06A9     		add	r1, sp, #24
 906 004c 0A48     		ldr	r0, .L63
 907 004e FFF7FEFF 		bl	HAL_RTCEx_PrivilegeModeSet
 908              	.LVL44:
 432:../../Secure/Core/Src/main.c ****   {
 909              		.loc 1 432 6 view .LVU289
 910 0052 68B9     		cbnz	r0, .L61
 436:../../Secure/Core/Src/main.c ****   secureState.backupRegisterStartZone2 = RTC_BKP_DR0;
 911              		.loc 1 436 3 is_stmt 1 view .LVU290
 436:../../Secure/Core/Src/main.c ****   secureState.backupRegisterStartZone2 = RTC_BKP_DR0;
 912              		.loc 1 436 29 is_stmt 0 view .LVU291
 913 0054 0023     		movs	r3, #0
 914 0056 0193     		str	r3, [sp, #4]
 437:../../Secure/Core/Src/main.c ****   secureState.backupRegisterStartZone3 = RTC_BKP_DR0;
 915              		.loc 1 437 3 is_stmt 1 view .LVU292
 437:../../Secure/Core/Src/main.c ****   secureState.backupRegisterStartZone3 = RTC_BKP_DR0;
 916              		.loc 1 437 40 is_stmt 0 view .LVU293
 917 0058 0493     		str	r3, [sp, #16]
 438:../../Secure/Core/Src/main.c ****   if (HAL_RTCEx_SecureModeSet(&hrtc, &secureState) != HAL_OK)
 918              		.loc 1 438 3 is_stmt 1 view .LVU294
 438:../../Secure/Core/Src/main.c ****   if (HAL_RTCEx_SecureModeSet(&hrtc, &secureState) != HAL_OK)
 919              		.loc 1 438 40 is_stmt 0 view .LVU295
 920 005a 0593     		str	r3, [sp, #20]
 439:../../Secure/Core/Src/main.c ****   {
 921              		.loc 1 439 3 is_stmt 1 view .LVU296
 439:../../Secure/Core/Src/main.c ****   {
 922              		.loc 1 439 7 is_stmt 0 view .LVU297
 923 005c 01A9     		add	r1, sp, #4
 924 005e 0648     		ldr	r0, .L63
 925 0060 FFF7FEFF 		bl	HAL_RTCEx_SecureModeSet
 926              	.LVL45:
 439:../../Secure/Core/Src/main.c ****   {
 927              		.loc 1 439 6 view .LVU298
 928 0064 30B9     		cbnz	r0, .L62
 447:../../Secure/Core/Src/main.c **** 
 929              		.loc 1 447 1 view .LVU299
 930 0066 0DB0     		add	sp, sp, #52
 931              	.LCFI15:
 932              		.cfi_remember_state
 933              		.cfi_def_cfa_offset 4
 934              		@ sp needed
 935 0068 5DF804FB 		ldr	pc, [sp], #4
 936              	.L60:
 937              	.LCFI16:
 938              		.cfi_restore_state
 426:../../Secure/Core/Src/main.c ****   }
 939              		.loc 1 426 5 is_stmt 1 view .LVU300
 940 006c FFF7FEFF 		bl	Error_Handler
 941              	.LVL46:
 942              	.L61:
 434:../../Secure/Core/Src/main.c ****   }
 943              		.loc 1 434 5 view .LVU301
 944 0070 FFF7FEFF 		bl	Error_Handler
 945              	.LVL47:
 946              	.L62:
 441:../../Secure/Core/Src/main.c ****   }
 947              		.loc 1 441 5 view .LVU302
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 55


 948 0074 FFF7FEFF 		bl	Error_Handler
 949              	.LVL48:
 950              	.L64:
 951              		.align	2
 952              	.L63:
 953 0078 00000000 		.word	.LANCHOR1
 954 007c 00280050 		.word	1342187520
 955              		.cfi_endproc
 956              	.LFE1090:
 958              		.section	.text.MX_USB_PCD_Init,"ax",%progbits
 959              		.align	1
 960              		.syntax unified
 961              		.thumb
 962              		.thumb_func
 963              		.fpu fpv4-sp-d16
 965              	MX_USB_PCD_Init:
 966              	.LFB1092:
 497:../../Secure/Core/Src/main.c **** 
 967              		.loc 1 497 1 view -0
 968              		.cfi_startproc
 969              		@ args = 0, pretend = 0, frame = 0
 970              		@ frame_needed = 0, uses_anonymous_args = 0
 971 0000 08B5     		push	{r3, lr}
 972              	.LCFI17:
 973              		.cfi_def_cfa_offset 8
 974              		.cfi_offset 3, -8
 975              		.cfi_offset 14, -4
 506:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 976              		.loc 1 506 3 view .LVU304
 506:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.dev_endpoints = 8;
 977              		.loc 1 506 24 is_stmt 0 view .LVU305
 978 0002 0948     		ldr	r0, .L69
 979 0004 094B     		ldr	r3, .L69+4
 980 0006 0360     		str	r3, [r0]
 507:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 981              		.loc 1 507 3 is_stmt 1 view .LVU306
 507:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 982              		.loc 1 507 34 is_stmt 0 view .LVU307
 983 0008 0823     		movs	r3, #8
 984 000a 0371     		strb	r3, [r0, #4]
 508:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 985              		.loc 1 508 3 is_stmt 1 view .LVU308
 508:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 986              		.loc 1 508 26 is_stmt 0 view .LVU309
 987 000c 0223     		movs	r3, #2
 988 000e 4371     		strb	r3, [r0, #5]
 509:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.Sof_enable = DISABLE;
 989              		.loc 1 509 3 is_stmt 1 view .LVU310
 509:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.Sof_enable = DISABLE;
 990              		.loc 1 509 31 is_stmt 0 view .LVU311
 991 0010 C371     		strb	r3, [r0, #7]
 510:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 992              		.loc 1 510 3 is_stmt 1 view .LVU312
 510:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.low_power_enable = DISABLE;
 993              		.loc 1 510 31 is_stmt 0 view .LVU313
 994 0012 0023     		movs	r3, #0
 995 0014 0372     		strb	r3, [r0, #8]
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 56


 511:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
 996              		.loc 1 511 3 is_stmt 1 view .LVU314
 511:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.lpm_enable = DISABLE;
 997              		.loc 1 511 37 is_stmt 0 view .LVU315
 998 0016 4372     		strb	r3, [r0, #9]
 512:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 999              		.loc 1 512 3 is_stmt 1 view .LVU316
 512:../../Secure/Core/Src/main.c ****   hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 1000              		.loc 1 512 31 is_stmt 0 view .LVU317
 1001 0018 8372     		strb	r3, [r0, #10]
 513:../../Secure/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 1002              		.loc 1 513 3 is_stmt 1 view .LVU318
 513:../../Secure/Core/Src/main.c ****   if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 1003              		.loc 1 513 44 is_stmt 0 view .LVU319
 1004 001a C372     		strb	r3, [r0, #11]
 514:../../Secure/Core/Src/main.c ****   {
 1005              		.loc 1 514 3 is_stmt 1 view .LVU320
 514:../../Secure/Core/Src/main.c ****   {
 1006              		.loc 1 514 7 is_stmt 0 view .LVU321
 1007 001c FFF7FEFF 		bl	HAL_PCD_Init
 1008              	.LVL49:
 514:../../Secure/Core/Src/main.c ****   {
 1009              		.loc 1 514 6 view .LVU322
 1010 0020 00B9     		cbnz	r0, .L68
 522:../../Secure/Core/Src/main.c **** 
 1011              		.loc 1 522 1 view .LVU323
 1012 0022 08BD     		pop	{r3, pc}
 1013              	.L68:
 516:../../Secure/Core/Src/main.c ****   }
 1014              		.loc 1 516 5 is_stmt 1 view .LVU324
 1015 0024 FFF7FEFF 		bl	Error_Handler
 1016              	.LVL50:
 1017              	.L70:
 1018              		.align	2
 1019              	.L69:
 1020 0028 00000000 		.word	.LANCHOR2
 1021 002c 00D40050 		.word	1342231552
 1022              		.cfi_endproc
 1023              	.LFE1092:
 1025              		.section	.text.SystemClock_Config,"ax",%progbits
 1026              		.align	1
 1027              		.global	SystemClock_Config
 1028              		.syntax unified
 1029              		.thumb
 1030              		.thumb_func
 1031              		.fpu fpv4-sp-d16
 1033              	SystemClock_Config:
 1034              	.LFB1086:
 164:../../Secure/Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1035              		.loc 1 164 1 view -0
 1036              		.cfi_startproc
 1037              		@ args = 0, pretend = 0, frame = 96
 1038              		@ frame_needed = 0, uses_anonymous_args = 0
 1039 0000 00B5     		push	{lr}
 1040              	.LCFI18:
 1041              		.cfi_def_cfa_offset 4
 1042              		.cfi_offset 14, -4
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 57


 1043 0002 99B0     		sub	sp, sp, #100
 1044              	.LCFI19:
 1045              		.cfi_def_cfa_offset 104
 165:../../Secure/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1046              		.loc 1 165 3 view .LVU326
 165:../../Secure/Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1047              		.loc 1 165 22 is_stmt 0 view .LVU327
 1048 0004 4822     		movs	r2, #72
 1049 0006 0021     		movs	r1, #0
 1050 0008 06A8     		add	r0, sp, #24
 1051 000a FFF7FEFF 		bl	memset
 1052              	.LVL51:
 166:../../Secure/Core/Src/main.c **** 
 1053              		.loc 1 166 3 is_stmt 1 view .LVU328
 166:../../Secure/Core/Src/main.c **** 
 1054              		.loc 1 166 22 is_stmt 0 view .LVU329
 1055 000e 0020     		movs	r0, #0
 1056 0010 0190     		str	r0, [sp, #4]
 1057 0012 0290     		str	r0, [sp, #8]
 1058 0014 0390     		str	r0, [sp, #12]
 1059 0016 0490     		str	r0, [sp, #16]
 1060 0018 0590     		str	r0, [sp, #20]
 170:../../Secure/Core/Src/main.c ****   {
 1061              		.loc 1 170 3 is_stmt 1 view .LVU330
 170:../../Secure/Core/Src/main.c ****   {
 1062              		.loc 1 170 7 is_stmt 0 view .LVU331
 1063 001a FFF7FEFF 		bl	HAL_PWREx_ControlVoltageScaling
 1064              	.LVL52:
 170:../../Secure/Core/Src/main.c ****   {
 1065              		.loc 1 170 6 view .LVU332
 1066 001e 0028     		cmp	r0, #0
 1067 0020 36D1     		bne	.L76
 177:../../Secure/Core/Src/main.c ****   __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 1068              		.loc 1 177 3 is_stmt 1 view .LVU333
 1069 0022 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 1070              	.LVL53:
 178:../../Secure/Core/Src/main.c **** 
 1071              		.loc 1 178 3 view .LVU334
 1072 0026 1D4A     		ldr	r2, .L79
 1073 0028 D2F89030 		ldr	r3, [r2, #144]
 1074 002c 23F01803 		bic	r3, r3, #24
 1075 0030 C2F89030 		str	r3, [r2, #144]
 183:../../Secure/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 1076              		.loc 1 183 3 view .LVU335
 183:../../Secure/Core/Src/main.c ****                               |RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 1077              		.loc 1 183 36 is_stmt 0 view .LVU336
 1078 0034 3623     		movs	r3, #54
 1079 0036 0693     		str	r3, [sp, #24]
 185:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1080              		.loc 1 185 3 is_stmt 1 view .LVU337
 185:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1081              		.loc 1 185 30 is_stmt 0 view .LVU338
 1082 0038 8123     		movs	r3, #129
 1083 003a 0893     		str	r3, [sp, #32]
 186:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 1084              		.loc 1 186 3 is_stmt 1 view .LVU339
 186:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 58


 1085              		.loc 1 186 30 is_stmt 0 view .LVU340
 1086 003c 4FF48073 		mov	r3, #256
 1087 0040 0993     		str	r3, [sp, #36]
 187:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1088              		.loc 1 187 3 is_stmt 1 view .LVU341
 187:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1089              		.loc 1 187 32 is_stmt 0 view .LVU342
 1090 0042 0123     		movs	r3, #1
 1091 0044 1093     		str	r3, [sp, #64]
 188:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1092              		.loc 1 188 3 is_stmt 1 view .LVU343
 188:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 1093              		.loc 1 188 41 is_stmt 0 view .LVU344
 1094 0046 4022     		movs	r2, #64
 1095 0048 0A92     		str	r2, [sp, #40]
 189:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1096              		.loc 1 189 3 is_stmt 1 view .LVU345
 189:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 1097              		.loc 1 189 30 is_stmt 0 view .LVU346
 1098 004a 0D93     		str	r3, [sp, #52]
 190:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1099              		.loc 1 190 3 is_stmt 1 view .LVU347
 190:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 1100              		.loc 1 190 41 is_stmt 0 view .LVU348
 1101 004c 0022     		movs	r2, #0
 1102 004e 0E92     		str	r2, [sp, #56]
 191:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1103              		.loc 1 191 3 is_stmt 1 view .LVU349
 191:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1104              		.loc 1 191 35 is_stmt 0 view .LVU350
 1105 0050 6022     		movs	r2, #96
 1106 0052 0F92     		str	r2, [sp, #60]
 192:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1107              		.loc 1 192 3 is_stmt 1 view .LVU351
 192:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 1108              		.loc 1 192 34 is_stmt 0 view .LVU352
 1109 0054 0222     		movs	r2, #2
 1110 0056 1192     		str	r2, [sp, #68]
 193:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1111              		.loc 1 193 3 is_stmt 1 view .LVU353
 193:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 1;
 1112              		.loc 1 193 35 is_stmt 0 view .LVU354
 1113 0058 1293     		str	r3, [sp, #72]
 194:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 55;
 1114              		.loc 1 194 3 is_stmt 1 view .LVU355
 194:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 55;
 1115              		.loc 1 194 30 is_stmt 0 view .LVU356
 1116 005a 1393     		str	r3, [sp, #76]
 195:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1117              		.loc 1 195 3 is_stmt 1 view .LVU357
 195:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 1118              		.loc 1 195 30 is_stmt 0 view .LVU358
 1119 005c 3723     		movs	r3, #55
 1120 005e 1493     		str	r3, [sp, #80]
 196:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 1121              		.loc 1 196 3 is_stmt 1 view .LVU359
 196:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 59


 1122              		.loc 1 196 30 is_stmt 0 view .LVU360
 1123 0060 0723     		movs	r3, #7
 1124 0062 1593     		str	r3, [sp, #84]
 197:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1125              		.loc 1 197 3 is_stmt 1 view .LVU361
 197:../../Secure/Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 1126              		.loc 1 197 30 is_stmt 0 view .LVU362
 1127 0064 1692     		str	r2, [sp, #88]
 198:../../Secure/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1128              		.loc 1 198 3 is_stmt 1 view .LVU363
 198:../../Secure/Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1129              		.loc 1 198 30 is_stmt 0 view .LVU364
 1130 0066 1792     		str	r2, [sp, #92]
 199:../../Secure/Core/Src/main.c ****   {
 1131              		.loc 1 199 3 is_stmt 1 view .LVU365
 199:../../Secure/Core/Src/main.c ****   {
 1132              		.loc 1 199 7 is_stmt 0 view .LVU366
 1133 0068 06A8     		add	r0, sp, #24
 1134 006a FFF7FEFF 		bl	HAL_RCC_OscConfig
 1135              	.LVL54:
 199:../../Secure/Core/Src/main.c ****   {
 1136              		.loc 1 199 6 view .LVU367
 1137 006e 88B9     		cbnz	r0, .L77
 206:../../Secure/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1138              		.loc 1 206 3 is_stmt 1 view .LVU368
 206:../../Secure/Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1139              		.loc 1 206 31 is_stmt 0 view .LVU369
 1140 0070 0F23     		movs	r3, #15
 1141 0072 0193     		str	r3, [sp, #4]
 208:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1142              		.loc 1 208 3 is_stmt 1 view .LVU370
 208:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1143              		.loc 1 208 34 is_stmt 0 view .LVU371
 1144 0074 0323     		movs	r3, #3
 1145 0076 0293     		str	r3, [sp, #8]
 209:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1146              		.loc 1 209 3 is_stmt 1 view .LVU372
 209:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 1147              		.loc 1 209 35 is_stmt 0 view .LVU373
 1148 0078 0023     		movs	r3, #0
 1149 007a 0393     		str	r3, [sp, #12]
 210:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1150              		.loc 1 210 3 is_stmt 1 view .LVU374
 210:../../Secure/Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1151              		.loc 1 210 36 is_stmt 0 view .LVU375
 1152 007c 0493     		str	r3, [sp, #16]
 211:../../Secure/Core/Src/main.c **** 
 1153              		.loc 1 211 3 is_stmt 1 view .LVU376
 211:../../Secure/Core/Src/main.c **** 
 1154              		.loc 1 211 36 is_stmt 0 view .LVU377
 1155 007e 0593     		str	r3, [sp, #20]
 213:../../Secure/Core/Src/main.c ****   {
 1156              		.loc 1 213 3 is_stmt 1 view .LVU378
 213:../../Secure/Core/Src/main.c ****   {
 1157              		.loc 1 213 7 is_stmt 0 view .LVU379
 1158 0080 0521     		movs	r1, #5
 1159 0082 01A8     		add	r0, sp, #4
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 60


 1160 0084 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1161              	.LVL55:
 213:../../Secure/Core/Src/main.c ****   {
 1162              		.loc 1 213 6 view .LVU380
 1163 0088 30B9     		cbnz	r0, .L78
 217:../../Secure/Core/Src/main.c **** 
 1164              		.loc 1 217 1 view .LVU381
 1165 008a 19B0     		add	sp, sp, #100
 1166              	.LCFI20:
 1167              		.cfi_remember_state
 1168              		.cfi_def_cfa_offset 4
 1169              		@ sp needed
 1170 008c 5DF804FB 		ldr	pc, [sp], #4
 1171              	.L76:
 1172              	.LCFI21:
 1173              		.cfi_restore_state
 172:../../Secure/Core/Src/main.c ****   }
 1174              		.loc 1 172 5 is_stmt 1 view .LVU382
 1175 0090 FFF7FEFF 		bl	Error_Handler
 1176              	.LVL56:
 1177              	.L77:
 201:../../Secure/Core/Src/main.c ****   }
 1178              		.loc 1 201 5 view .LVU383
 1179 0094 FFF7FEFF 		bl	Error_Handler
 1180              	.LVL57:
 1181              	.L78:
 215:../../Secure/Core/Src/main.c ****   }
 1182              		.loc 1 215 5 view .LVU384
 1183 0098 FFF7FEFF 		bl	Error_Handler
 1184              	.LVL58:
 1185              	.L80:
 1186              		.align	2
 1187              	.L79:
 1188 009c 00100250 		.word	1342312448
 1189              		.cfi_endproc
 1190              	.LFE1086:
 1192              		.section	.text.main,"ax",%progbits
 1193              		.align	1
 1194              		.global	main
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1198              		.fpu fpv4-sp-d16
 1200              	main:
 1201              	.LFB1084:
  83:../../Secure/Core/Src/main.c ****   /* SAU/IDAU, FPU and interrupts secure/non-secure allocation setup done */
 1202              		.loc 1 83 1 view -0
 1203              		.cfi_startproc
 1204              		@ Volatile: function does not return.
 1205              		@ args = 0, pretend = 0, frame = 0
 1206              		@ frame_needed = 0, uses_anonymous_args = 0
 1207 0000 08B5     		push	{r3, lr}
 1208              	.LCFI22:
 1209              		.cfi_def_cfa_offset 8
 1210              		.cfi_offset 3, -8
 1211              		.cfi_offset 14, -4
  94:../../Secure/Core/Src/main.c **** 
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 61


 1212              		.loc 1 94 3 view .LVU386
 1213 0002 FFF7FEFF 		bl	HAL_Init
 1214              	.LVL59:
 101:../../Secure/Core/Src/main.c ****   /* GTZC initialisation */
 1215              		.loc 1 101 3 view .LVU387
 1216 0006 FFF7FEFF 		bl	SystemClock_Config
 1217              	.LVL60:
 103:../../Secure/Core/Src/main.c **** 
 1218              		.loc 1 103 3 view .LVU388
 1219 000a FFF7FEFF 		bl	MX_GTZC_S_Init
 1220              	.LVL61:
 110:../../Secure/Core/Src/main.c ****   MX_ICACHE_Init();
 1221              		.loc 1 110 3 view .LVU389
 1222 000e FFF7FEFF 		bl	MX_GPIO_Init
 1223              	.LVL62:
 111:../../Secure/Core/Src/main.c ****   MX_LPUART1_UART_Init();
 1224              		.loc 1 111 3 view .LVU390
 1225 0012 FFF7FEFF 		bl	MX_ICACHE_Init
 1226              	.LVL63:
 112:../../Secure/Core/Src/main.c ****   MX_RTC_Init();
 1227              		.loc 1 112 3 view .LVU391
 1228 0016 FFF7FEFF 		bl	MX_LPUART1_UART_Init
 1229              	.LVL64:
 113:../../Secure/Core/Src/main.c ****   MX_UCPD1_Init();
 1230              		.loc 1 113 3 view .LVU392
 1231 001a FFF7FEFF 		bl	MX_RTC_Init
 1232              	.LVL65:
 114:../../Secure/Core/Src/main.c ****   MX_USB_PCD_Init();
 1233              		.loc 1 114 3 view .LVU393
 1234 001e FFF7FEFF 		bl	MX_UCPD1_Init
 1235              	.LVL66:
 115:../../Secure/Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1236              		.loc 1 115 3 view .LVU394
 1237 0022 FFF7FEFF 		bl	MX_USB_PCD_Init
 1238              	.LVL67:
 122:../../Secure/Core/Src/main.c **** 
 1239              		.loc 1 122 3 view .LVU395
 1240 0026 FFF7FEFF 		bl	NonSecure_Init
 1241              	.LVL68:
 1242              	.L82:
 128:../../Secure/Core/Src/main.c ****   {
 1243              		.loc 1 128 3 discriminator 1 view .LVU396
 133:../../Secure/Core/Src/main.c ****   /* USER CODE END 3 */
 1244              		.loc 1 133 3 discriminator 1 view .LVU397
 128:../../Secure/Core/Src/main.c ****   {
 1245              		.loc 1 128 9 discriminator 1 view .LVU398
 1246 002a FEE7     		b	.L82
 1247              		.cfi_endproc
 1248              	.LFE1084:
 1250              		.global	hpcd_USB_FS
 1251              		.global	hrtc
 1252              		.global	hlpuart1
 1253              		.section	.bss.hlpuart1,"aw",%nobits
 1254              		.align	2
 1255              		.set	.LANCHOR0,. + 0
 1258              	hlpuart1:
 1259 0000 00000000 		.space	148
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 62


 1259      00000000 
 1259      00000000 
 1259      00000000 
 1259      00000000 
 1260              		.section	.bss.hpcd_USB_FS,"aw",%nobits
 1261              		.align	2
 1262              		.set	.LANCHOR2,. + 0
 1265              	hpcd_USB_FS:
 1266 0000 00000000 		.space	732
 1266      00000000 
 1266      00000000 
 1266      00000000 
 1266      00000000 
 1267              		.section	.bss.hrtc,"aw",%nobits
 1268              		.align	2
 1269              		.set	.LANCHOR1,. + 0
 1272              	hrtc:
 1273 0000 00000000 		.space	40
 1273      00000000 
 1273      00000000 
 1273      00000000 
 1273      00000000 
 1274              		.text
 1275              	.Letext0:
 1276              		.file 4 "c:\\opt\\toolchains\\gcc-arm-10.3-2021.07-mingw-w64-i686-arm-none-eabi\\gcc-arm-10.3-2021
 1277              		.file 5 "c:\\opt\\toolchains\\gcc-arm-10.3-2021.07-mingw-w64-i686-arm-none-eabi\\gcc-arm-10.3-2021
 1278              		.file 6 "../../Drivers/CMSIS/Include/core_cm33.h"
 1279              		.file 7 "../../Drivers/CMSIS/Device/ST/STM32L5xx/Include/stm32l552xx.h"
 1280              		.file 8 "../../Drivers/CMSIS/Device/ST/STM32L5xx/Include/stm32l5xx.h"
 1281              		.file 9 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_def.h"
 1282              		.file 10 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_rcc.h"
 1283              		.file 11 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_dma.h"
 1284              		.file 12 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_gtzc.h"
 1285              		.file 13 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_usb.h"
 1286              		.file 14 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_pcd.h"
 1287              		.file 15 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_rtc.h"
 1288              		.file 16 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_rtc_ex.h"
 1289              		.file 17 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_uart.h"
 1290              		.file 18 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_gpio.h"
 1291              		.file 19 "../../Secure/Core/Inc/main.h"
 1292              		.file 20 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_ll_dma.h"
 1293              		.file 21 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_pwr_ex.h"
 1294              		.file 22 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_gpio.h"
 1295              		.file 23 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_uart_ex.h"
 1296              		.file 24 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_icache.h"
 1297              		.file 25 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal_pwr.h"
 1298              		.file 26 "../../Drivers/STM32L5xx_HAL_Driver/Inc/stm32l5xx_hal.h"
 1299              		.file 27 "<built-in>"
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 63


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:18     .text.NonSecure_Init:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:26     .text.NonSecure_Init:00000000 NonSecure_Init
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:97     .text.NonSecure_Init:00000064 $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:103    .text.MX_GPIO_Init:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:109    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:202    .text.MX_GPIO_Init:00000060 $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:208    .text.MX_UCPD1_Init:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:214    .text.MX_UCPD1_Init:00000000 MX_UCPD1_Init
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:345    .text.MX_UCPD1_Init:00000070 $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:352    .text.Error_Handler:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:359    .text.Error_Handler:00000000 Error_Handler
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:390    .text.MX_GTZC_S_Init:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:396    .text.MX_GTZC_S_Init:00000000 MX_GTZC_S_Init
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:654    .text.MX_GTZC_S_Init:00000100 $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:661    .text.MX_ICACHE_Init:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:667    .text.MX_ICACHE_Init:00000000 MX_ICACHE_Init
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:705    .text.MX_LPUART1_UART_Init:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:711    .text.MX_LPUART1_UART_Init:00000000 MX_LPUART1_UART_Init
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:810    .text.MX_LPUART1_UART_Init:00000058 $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:817    .text.MX_RTC_Init:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:823    .text.MX_RTC_Init:00000000 MX_RTC_Init
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:953    .text.MX_RTC_Init:00000078 $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:959    .text.MX_USB_PCD_Init:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:965    .text.MX_USB_PCD_Init:00000000 MX_USB_PCD_Init
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1020   .text.MX_USB_PCD_Init:00000028 $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1026   .text.SystemClock_Config:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1033   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1188   .text.SystemClock_Config:0000009c $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1193   .text.main:00000000 $t
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1200   .text.main:00000000 main
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1265   .bss.hpcd_USB_FS:00000000 hpcd_USB_FS
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1272   .bss.hrtc:00000000 hrtc
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1258   .bss.hlpuart1:00000000 hlpuart1
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1254   .bss.hlpuart1:00000000 $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1261   .bss.hpcd_USB_FS:00000000 $d
C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s:1268   .bss.hrtc:00000000 $d

UNDEFINED SYMBOLS
__gnu_cmse_nonsecure_call
HAL_PWREx_EnableVddIO2
HAL_GPIO_ConfigPinAttributes
LL_GPIO_Init
memset
HAL_GTZC_TZSC_ConfigPeriphAttributes
HAL_GTZC_MPCBB_ConfigMem
HAL_ICACHE_ConfigAssociativityMode
HAL_ICACHE_Enable
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_DisableFifoMode
HAL_RTC_Init
HAL_RTCEx_PrivilegeModeSet
HAL_RTCEx_SecureModeSet
HAL_PCD_Init
ARM GAS  C:\Users\carlos\AppData\Local\Temp\ccPlG9H9.s 			page 64


HAL_PWREx_ControlVoltageScaling
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
