
ubuntu-preinstalled/ul:     file format elf32-littlearm


Disassembly of section .init:

00000814 <.init>:
 814:	push	{r3, lr}
 818:	bl	e28 <abort@plt+0x4a0>
 81c:	pop	{r3, pc}

Disassembly of section .plt:

00000820 <tputs@plt-0x14>:
 820:	push	{lr}		; (str lr, [sp, #-4]!)
 824:	ldr	lr, [pc, #4]	; 830 <tputs@plt-0x4>
 828:	add	lr, pc, lr
 82c:	ldr	pc, [lr, #8]!
 830:	andeq	r1, r1, ip, lsl r7

00000834 <tputs@plt>:
 834:	add	ip, pc, #0, 12
 838:	add	ip, ip, #69632	; 0x11000
 83c:	ldr	pc, [ip, #1820]!	; 0x71c

00000840 <__cxa_finalize@plt>:
 840:	add	ip, pc, #0, 12
 844:	add	ip, ip, #69632	; 0x11000
 848:	ldr	pc, [ip, #1812]!	; 0x714

0000084c <fopen@plt>:
 84c:	add	ip, pc, #0, 12
 850:	add	ip, ip, #69632	; 0x11000
 854:	ldr	pc, [ip, #1804]!	; 0x70c

00000858 <fflush@plt>:
 858:	add	ip, pc, #0, 12
 85c:	add	ip, ip, #69632	; 0x11000
 860:	ldr	pc, [ip, #1796]!	; 0x704

00000864 <wcwidth@plt>:
 864:	add	ip, pc, #0, 12
 868:	add	ip, ip, #69632	; 0x11000
 86c:	ldr	pc, [ip, #1788]!	; 0x6fc

00000870 <free@plt>:
 870:	add	ip, pc, #0, 12
 874:	add	ip, ip, #69632	; 0x11000
 878:	ldr	pc, [ip, #1780]!	; 0x6f4

0000087c <ferror@plt>:
 87c:	add	ip, pc, #0, 12
 880:	add	ip, ip, #69632	; 0x11000
 884:	ldr	pc, [ip, #1772]!	; 0x6ec

00000888 <memcpy@plt>:
 888:	add	ip, pc, #0, 12
 88c:	add	ip, ip, #69632	; 0x11000
 890:	ldr	pc, [ip, #1764]!	; 0x6e4

00000894 <__stack_chk_fail@plt>:
 894:	add	ip, pc, #0, 12
 898:	add	ip, ip, #69632	; 0x11000
 89c:	ldr	pc, [ip, #1756]!	; 0x6dc

000008a0 <realloc@plt>:
 8a0:	add	ip, pc, #0, 12
 8a4:	add	ip, ip, #69632	; 0x11000
 8a8:	ldr	pc, [ip, #1748]!	; 0x6d4

000008ac <err@plt>:
 8ac:	add	ip, pc, #0, 12
 8b0:	add	ip, ip, #69632	; 0x11000
 8b4:	ldr	pc, [ip, #1740]!	; 0x6cc

000008b8 <putwchar@plt>:
 8b8:			; <UNDEFINED> instruction: 0xe7fd4778
 8bc:	add	ip, pc, #0, 12
 8c0:	add	ip, ip, #69632	; 0x11000
 8c4:	ldr	pc, [ip, #1728]!	; 0x6c0

000008c8 <fwrite@plt>:
 8c8:	add	ip, pc, #0, 12
 8cc:	add	ip, ip, #69632	; 0x11000
 8d0:	ldr	pc, [ip, #1720]!	; 0x6b8

000008d4 <getenv@plt>:
 8d4:	add	ip, pc, #0, 12
 8d8:	add	ip, ip, #69632	; 0x11000
 8dc:	ldr	pc, [ip, #1712]!	; 0x6b0

000008e0 <malloc@plt>:
 8e0:	add	ip, pc, #0, 12
 8e4:	add	ip, ip, #69632	; 0x11000
 8e8:	ldr	pc, [ip, #1704]!	; 0x6a8

000008ec <__libc_start_main@plt>:
 8ec:	add	ip, pc, #0, 12
 8f0:	add	ip, ip, #69632	; 0x11000
 8f4:	ldr	pc, [ip, #1696]!	; 0x6a0

000008f8 <__gmon_start__@plt>:
 8f8:	add	ip, pc, #0, 12
 8fc:	add	ip, ip, #69632	; 0x11000
 900:	ldr	pc, [ip, #1688]!	; 0x698

00000904 <exit@plt>:
 904:	add	ip, pc, #0, 12
 908:	add	ip, ip, #69632	; 0x11000
 90c:	ldr	pc, [ip, #1680]!	; 0x690

00000910 <warnx@plt>:
 910:	add	ip, pc, #0, 12
 914:	add	ip, ip, #69632	; 0x11000
 918:	ldr	pc, [ip, #1672]!	; 0x688

0000091c <getopt@plt>:
 91c:	add	ip, pc, #0, 12
 920:	add	ip, ip, #69632	; 0x11000
 924:	ldr	pc, [ip, #1664]!	; 0x680

00000928 <memset@plt>:
 928:	add	ip, pc, #0, 12
 92c:	add	ip, ip, #69632	; 0x11000
 930:	ldr	pc, [ip, #1656]!	; 0x678

00000934 <getwc@plt>:
 934:	add	ip, pc, #0, 12
 938:	add	ip, ip, #69632	; 0x11000
 93c:	ldr	pc, [ip, #1648]!	; 0x670

00000940 <tgetflag@plt>:
 940:	add	ip, pc, #0, 12
 944:	add	ip, ip, #69632	; 0x11000
 948:	ldr	pc, [ip, #1640]!	; 0x668

0000094c <tgetstr@plt>:
 94c:	add	ip, pc, #0, 12
 950:	add	ip, ip, #69632	; 0x11000
 954:	ldr	pc, [ip, #1632]!	; 0x660

00000958 <setlocale@plt>:
 958:	add	ip, pc, #0, 12
 95c:	add	ip, ip, #69632	; 0x11000
 960:	ldr	pc, [ip, #1624]!	; 0x658

00000964 <errx@plt>:
 964:	add	ip, pc, #0, 12
 968:	add	ip, ip, #69632	; 0x11000
 96c:	ldr	pc, [ip, #1616]!	; 0x650

00000970 <isatty@plt>:
 970:	add	ip, pc, #0, 12
 974:	add	ip, ip, #69632	; 0x11000
 978:	ldr	pc, [ip, #1608]!	; 0x648

0000097c <tgetent@plt>:
 97c:	add	ip, pc, #0, 12
 980:	add	ip, ip, #69632	; 0x11000
 984:	ldr	pc, [ip, #1600]!	; 0x640

00000988 <abort@plt>:
 988:	add	ip, pc, #0, 12
 98c:	add	ip, ip, #69632	; 0x11000
 990:	ldr	pc, [ip, #1592]!	; 0x638

Disassembly of section .text:

00000994 <.text>:
     994:	blmi	ff85351c <abort@plt+0xff852b94>
     998:	push	{r1, r3, r4, r5, r6, sl, lr}
     99c:			; <UNDEFINED> instruction: 0x460c47f0
     9a0:			; <UNDEFINED> instruction: 0xf5ad49df
     9a4:	ldmpl	r3, {r0, r7, r8, sl, fp, sp, lr}^
     9a8:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
     9ac:	ldmdavs	fp, {r1, r2, sp}
     9b0:	strcc	pc, [r4], #-2253	; 0xfffff733
     9b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
     9b8:	svc	0x00cef7ff
     9bc:	mrcmi	8, 6, r4, cr10, cr9, {6}
     9c0:			; <UNDEFINED> instruction: 0xf7ff4478
     9c4:	ldrbtmi	lr, [lr], #-3976	; 0xfffff078
     9c8:			; <UNDEFINED> instruction: 0xf0002800
     9cc:	stmdavs	r3!, {r0, r1, r2, r4, r8, pc}
     9d0:	ldmdavc	fp, {r0, r7, r9, sl, lr}
     9d4:			; <UNDEFINED> instruction: 0xf0002b63
     9d8:			; <UNDEFINED> instruction: 0xf8df810b
     9dc:			; <UNDEFINED> instruction: 0xf04fa350
     9e0:	svcmi	0x00d30801
     9e4:	ldrbtmi	r4, [pc], #-1274	; 9ec <abort@plt+0x64>
     9e8:			; <UNDEFINED> instruction: 0x46214652
     9ec:			; <UNDEFINED> instruction: 0xf7ff4628
     9f0:	mcrrne	15, 9, lr, r3, cr6
     9f4:	stmdacs	r9!, {r0, r1, r3, r4, ip, lr, pc}^
     9f8:			; <UNDEFINED> instruction: 0xf020d010
     9fc:	blcs	1501684 <abort@plt+0x1500cfc>
     a00:	rscshi	pc, r1, r0
     a04:	eorcs	r4, r8, #207872	; 0x32c00
     a08:	smlabtcs	r1, fp, r8, r4
     a0c:	ldrbtmi	r5, [r8], #-2291	; 0xfffff70d
     a10:			; <UNDEFINED> instruction: 0xf7ff681b
     a14:	andcs	lr, r1, sl, asr pc
     a18:	svc	0x0074f7ff
     a1c:			; <UNDEFINED> instruction: 0x46214652
     a20:			; <UNDEFINED> instruction: 0xf8c74628
     a24:			; <UNDEFINED> instruction: 0xf7ff800c
     a28:	mcrrne	15, 7, lr, r3, cr10
     a2c:	svcge	0x0001d1e3
     a30:	ldrtmi	r4, [r8], -r9, asr #12
     a34:	svc	0x00a2f7ff
     a38:	stmdacs	r1, {r3, r5, r8, ip, sp, pc}
     a3c:	ldmmi	pc!, {r4, ip, lr, pc}	; <UNPREDICTABLE>
     a40:			; <UNDEFINED> instruction: 0xf7ff4478
     a44:			; <UNDEFINED> instruction: 0xf8dfef66
     a48:	ldrbtmi	ip, [ip], #760	; 0x2f8
     a4c:			; <UNDEFINED> instruction: 0x000fe8bc
     a50:	ldm	ip, {r0, r1, r2, r3, r8, r9, sl, lr, pc}
     a54:	strgt	r0, [r7, -pc]
     a58:			; <UNDEFINED> instruction: 0xf8270c1a
     a5c:	eorsvc	r3, sl, r2, lsl #22
     a60:	rschi	pc, r0, #14614528	; 0xdf0000
     a64:	ldmmi	r8!, {r0, r1, r2, r3, r5, r6, r9, sl, lr}
     a68:	ldrbtmi	r4, [r8], #1593	; 0x639
     a6c:			; <UNDEFINED> instruction: 0xf1084478
     a70:	eorsvs	r0, fp, r0, asr r3
     a74:	svc	0x006af7ff
     a78:			; <UNDEFINED> instruction: 0x46034639
     a7c:			; <UNDEFINED> instruction: 0xf8c848b3
     a80:	ldrbtmi	r3, [r8], #-72	; 0xffffffb8
     a84:	svc	0x0062f7ff
     a88:	subeq	pc, r0, r8, asr #17
     a8c:			; <UNDEFINED> instruction: 0xf0002800
     a90:	stmiami	pc!, {r1, r4, r5, r8, pc}	; <UNPREDICTABLE>
     a94:			; <UNDEFINED> instruction: 0xf8df4639
     a98:	ldrbtmi	r8, [r8], #-700	; 0xfffffd44
     a9c:	svc	0x0056f7ff
     aa0:			; <UNDEFINED> instruction: 0xf8c844f8
     aa4:	stmdacs	r0, {r2, r4, r5}
     aa8:	mrshi	pc, CPSR	; <UNPREDICTABLE>
     aac:	ldrtmi	r4, [r9], -sl, lsr #17
     ab0:	adchi	pc, r8, #14614528	; 0xdf0000
     ab4:			; <UNDEFINED> instruction: 0xf7ff4478
     ab8:	ldrbtmi	lr, [r8], #3914	; 0xf4a
     abc:			; <UNDEFINED> instruction: 0x46034639
     ac0:			; <UNDEFINED> instruction: 0xf8c848a7
     ac4:	ldrbtmi	r3, [r8], #-44	; 0xffffffd4
     ac8:	svc	0x0040f7ff
     acc:			; <UNDEFINED> instruction: 0x46034639
     ad0:			; <UNDEFINED> instruction: 0xf8c848a4
     ad4:	ldrbtmi	r3, [r8], #-592	; 0xfffffdb0
     ad8:	svc	0x0038f7ff
     adc:			; <UNDEFINED> instruction: 0x46034639
     ae0:			; <UNDEFINED> instruction: 0xf8c848a1
     ae4:	ldrbtmi	r3, [r8], #-32	; 0xffffffe0
     ae8:	svc	0x0030f7ff
     aec:			; <UNDEFINED> instruction: 0x46034639
     af0:			; <UNDEFINED> instruction: 0xf8c8489e
     af4:	ldrbtmi	r3, [r8], #-20	; 0xffffffec
     af8:	svc	0x0028f7ff
     afc:			; <UNDEFINED> instruction: 0x46034639
     b00:			; <UNDEFINED> instruction: 0xf8c8489b
     b04:	ldrbtmi	r3, [r8], #-36	; 0xffffffdc
     b08:	svc	0x0020f7ff
     b0c:			; <UNDEFINED> instruction: 0x46034639
     b10:			; <UNDEFINED> instruction: 0xf8c84898
     b14:	ldrbtmi	r3, [r8], #-40	; 0xffffffd8
     b18:	svc	0x0018f7ff
     b1c:			; <UNDEFINED> instruction: 0x46034639
     b20:			; <UNDEFINED> instruction: 0xf8c84895
     b24:	ldrbtmi	r3, [r8], #-28	; 0xffffffe4
     b28:	svc	0x0010f7ff
     b2c:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
     b30:	andseq	pc, r8, r8, asr #17
     b34:			; <UNDEFINED> instruction: 0xf0002b00
     b38:	blmi	fe420db0 <abort@plt+0xfe420428>
     b3c:	bvs	691d30 <abort@plt+0x6913a8>
     b40:			; <UNDEFINED> instruction: 0xf0002a00
     b44:	bvs	16a0e20 <abort@plt+0x16a0498>
     b48:			; <UNDEFINED> instruction: 0xf0002a00
     b4c:	blmi	fe320ec4 <abort@plt+0xfe32053c>
     b50:	ldmibvs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
     b54:	rsbsle	r2, r0, r0, lsl #22
     b58:			; <UNDEFINED> instruction: 0xf0002800
     b5c:	stmmi	r9, {r0, r7, pc}
     b60:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
     b64:	mrc	7, 7, APSR_nzcv, cr2, cr15, {7}
     b68:	ldrbtmi	r4, [fp], #-2951	; 0xfffff479
     b6c:	stmdacs	r0, {r3, r4, r7, r8, r9, sp, lr}
     b70:	bvs	6f4d48 <abort@plt+0x6f43c0>
     b74:			; <UNDEFINED> instruction: 0xf383fab3
     b78:	svcmi	0x0084095b
     b7c:	ldrbtmi	r4, [pc], #-2180	; b84 <abort@plt+0x1fc>
     b80:	teqvs	fp, #120, 8	; 0x78000000
     b84:	mrc	7, 6, APSR_nzcv, cr12, cr15, {7}
     b88:	bvs	feeecfd0 <abort@plt+0xfeeec648>
     b8c:	rsble	r2, r0, r0, lsl #22
     b90:	ldrbtmi	r4, [r8], #-2176	; 0xfffff780
     b94:	mrc	7, 6, APSR_nzcv, cr4, cr15, {7}
     b98:	blmi	1fed020 <abort@plt+0x1fec698>
     b9c:	bvs	691d90 <abort@plt+0x691408>
     ba0:	subsle	r2, r3, r0, lsl #20
     ba4:			; <UNDEFINED> instruction: 0xf9a4f000
     ba8:	ldmpl	r7!, {r2, r3, r4, r5, r6, r8, r9, fp, lr}^
     bac:	adcmi	r6, fp, #3866624	; 0x3b0000
     bb0:	ble	b34c58 <abort@plt+0xb342d0>
     bb4:	ldrbtmi	r4, [lr], #-3706	; 0xfffff186
     bb8:			; <UNDEFINED> instruction: 0xf000e006
     bbc:	ldmdavs	fp!, {r0, r2, r6, r7, sl, fp, ip, sp, lr, pc}
     bc0:	eorsvs	r3, fp, r1, lsl #6
     bc4:	ble	891678 <abort@plt+0x890cf0>
     bc8:	eoreq	pc, r3, r4, asr r8	; <UNPREDICTABLE>
     bcc:			; <UNDEFINED> instruction: 0xf7ff4631
     bd0:	stmdacs	r0, {r1, r2, r3, r4, r5, r9, sl, fp, sp, lr, pc}
     bd4:	ldmdavs	fp!, {r0, r4, r5, r6, r7, r8, ip, lr, pc}
     bd8:	ldmdbmi	r2!, {r0, sp}^
     bdc:	eorcs	pc, r3, r4, asr r8	; <UNPREDICTABLE>
     be0:			; <UNDEFINED> instruction: 0xf7ff4479
     be4:	blmi	1c3c57c <abort@plt+0x1c3bbf4>
     be8:			; <UNDEFINED> instruction: 0xf8d358f3
     bec:	ldrbt	r9, [fp], r0
     bf0:			; <UNDEFINED> instruction: 0xf7ff2001
     bf4:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
     bf8:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
     bfc:	ldrdls	pc, [ip, pc]!	; <UNPREDICTABLE>
     c00:			; <UNDEFINED> instruction: 0xe6ea44f9
     c04:	ldmpl	r3!, {r1, r3, r5, r6, r8, r9, fp, lr}^
     c08:			; <UNDEFINED> instruction: 0xf0006818
     c0c:	bmi	1a7fe88 <abort@plt+0x1a7f500>
     c10:	ldrbtmi	r4, [sl], #-2921	; 0xfffff497
     c14:	ldmdavs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
     c18:	mulle	r1, r8, r2
     c1c:	mcr	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
     c20:			; <UNDEFINED> instruction: 0xf7ff2000
     c24:			; <UNDEFINED> instruction: 0xf8d8ee70
     c28:			; <UNDEFINED> instruction: 0xf8d83250
     c2c:			; <UNDEFINED> instruction: 0xf8c81024
     c30:			; <UNDEFINED> instruction: 0xf8c82020
     c34:	stmdbcs	r0, {r2, r4, ip, sp}
     c38:	blmi	1834d04 <abort@plt+0x183437c>
     c3c:	bvs	ff6d1e30 <abort@plt+0xff6d14a8>
     c40:	addle	r2, r9, r0, lsl #22
     c44:	ldrbtmi	r4, [sl], #-2654	; 0xfffff5a2
     c48:			; <UNDEFINED> instruction: 0xe78561d3
     c4c:	blcs	1bac0 <abort@plt+0x1b138>
     c50:	blmi	17352f8 <abort@plt+0x1734970>
     c54:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     c58:	sbfx	r6, sl, #8, #4
     c5c:	str	r4, [ip, r3, lsl #12]
     c60:	ldrbtmi	r4, [fp], #-2905	; 0xfffff4a7
     c64:	subscs	pc, r0, #13828096	; 0xd30000
     c68:			; <UNDEFINED> instruction: 0xf43f2a00
     c6c:	orrsvs	sl, sl, r8, ror pc
     c70:			; <UNDEFINED> instruction: 0xf8d8e775
     c74:	tstlt	r3, ip, lsl r0
     c78:	eorcc	pc, r8, r8, asr #17
     c7c:			; <UNDEFINED> instruction: 0xf8d8e75d
     c80:	bcs	8d38 <abort@plt+0x83b0>
     c84:	svcge	0x0059f43f
     c88:	ldrdcc	pc, [r0], -r8	; <UNPREDICTABLE>
     c8c:	eorcs	pc, r8, r8, asr #17
     c90:	sbcle	r2, r8, r0, lsl #22
     c94:	ldrdcc	pc, [r4], -r8	; <UNPREDICTABLE>
     c98:			; <UNDEFINED> instruction: 0xf47f2b00
     c9c:	blmi	12eca04 <abort@plt+0x12ec07c>
     ca0:	ldmibvs	r9, {r0, r1, r3, r4, r5, r6, sl, lr}^
     ca4:	stmdbcs	r0, {r1, r3, r4, r6, r9, sp, lr}
     ca8:	svcge	0x0056f47f
     cac:			; <UNDEFINED> instruction: 0xe7c96adb
     cb0:	cmnlt	r2, #892928	; 0xda000
     cb4:	subsne	pc, r0, #13828096	; 0xd30000
     cb8:	ldrdgt	pc, [r4], -r3	; <UNPREDICTABLE>
     cbc:	cmpvs	r9, sl, lsl r2
     cc0:	svceq	0x0000f1bc
     cc4:	svcge	0x0043f47f
     cc8:	stmdami	r1, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
     ccc:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
     cd0:	mrc	7, 1, APSR_nzcv, cr12, cr15, {7}
     cd4:	eorseq	pc, r4, r8, asr #17
     cd8:			; <UNDEFINED> instruction: 0xf47f2800
     cdc:	ldmdami	sp!, {r0, r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}
     ce0:			; <UNDEFINED> instruction: 0xf7ff4478
     ce4:	stmdacs	r0, {r1, r2, r3, r5, r9, sl, fp, sp, lr, pc}
     ce8:	mcrge	4, 7, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
     cec:	ldrbtmi	r4, [fp], #-2874	; 0xfffff4c6
     cf0:	eorscc	pc, r4, r8, asr #17
     cf4:	ldmdami	r9!, {r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}
     cf8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
     cfc:	mcr	7, 1, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
     d00:	subeq	pc, r0, r8, asr #17
     d04:	bvs	ff6ba820 <abort@plt+0xff6b9e98>
     d08:	bicle	r2, r8, r0, lsl #20
     d0c:	bvs	16fa9a4 <abort@plt+0x16fa01c>
     d10:			; <UNDEFINED> instruction: 0xf47f2b00
     d14:			; <UNDEFINED> instruction: 0xe71faf1c
     d18:			; <UNDEFINED> instruction: 0x000115b0
     d1c:	andeq	r0, r0, ip, lsl #1
     d20:	andeq	r1, r0, lr, rrx
     d24:	andeq	r1, r0, r8, lsr #32
     d28:	andeq	r1, r1, r2, lsl #11
     d2c:	andeq	r1, r0, r8, lsr r0
     d30:	andeq	r1, r1, sl, lsr #12
     d34:	muleq	r0, r4, r0
     d38:	andeq	r0, r0, r2, ror #31
     d3c:	andeq	r0, r0, r4, ror #31
     d40:	strdeq	r0, [r0], -r2
     d44:	andeq	r1, r1, r6, lsr #11
     d48:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
     d4c:	ldrdeq	r0, [r0], -lr
     d50:	andeq	r0, r0, lr, asr #31
     d54:	andeq	r1, r1, r0, ror r5
     d58:	andeq	r0, r0, r4, asr #31
     d5c:	andeq	r1, r1, r6, asr r5
     d60:			; <UNDEFINED> instruction: 0x00000fb6
     d64:	andeq	r0, r0, sl, lsr #31
     d68:	muleq	r0, lr, pc	; <UNPREDICTABLE>
     d6c:	muleq	r0, r2, pc	; <UNPREDICTABLE>
     d70:	andeq	r0, r0, r6, lsl #31
     d74:	andeq	r0, r0, sl, ror pc
     d78:	andeq	r0, r0, lr, ror #30
     d7c:	ldrdeq	r1, [r1], -r4
     d80:	andeq	r1, r1, r0, asr #9
     d84:	andeq	r0, r0, r6, lsr pc
     d88:	andeq	r1, r1, r6, lsr #9
     d8c:	muleq	r1, r2, r4
     d90:	andeq	r0, r0, ip, lsl pc
     d94:	andeq	r0, r0, lr, lsl #30
     d98:	andeq	r1, r1, r4, ror r4
     d9c:	muleq	r0, r0, r0
     da0:	andeq	r0, r0, lr, ror #29
     da4:	andeq	r0, r0, r8, asr #29
     da8:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
     dac:	andeq	r0, r0, r4, ror #27
     db0:	muleq	r0, ip, r0
     db4:	strdeq	r1, [r1], -r6
     db8:	andeq	r1, r1, r0, asr r6
     dbc:	ldrdeq	r1, [r1], -r4
     dc0:	andeq	r1, r1, sl, asr #7
     dc4:			; <UNDEFINED> instruction: 0x000113ba
     dc8:	andeq	r1, r1, lr, lsr #7
     dcc:	andeq	r1, r1, r0, ror r3
     dd0:	muleq	r0, lr, sp
     dd4:	muleq	r0, r0, sp
     dd8:	andeq	r0, r0, r6, lsl #27
     ddc:	andeq	r0, r0, sl, ror #26
     de0:	bleq	3cf24 <abort@plt+0x3c59c>
     de4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
     de8:	strbtmi	fp, [sl], -r2, lsl #24
     dec:	strlt	fp, [r1], #-1028	; 0xfffffbfc
     df0:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
     df4:	ldrmi	sl, [sl], #776	; 0x308
     df8:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
     dfc:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
     e00:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
     e04:			; <UNDEFINED> instruction: 0xf85a4b06
     e08:	stmdami	r6, {r0, r1, ip, sp}
     e0c:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
     e10:	stcl	7, cr15, [ip, #-1020]!	; 0xfffffc04
     e14:	ldc	7, cr15, [r8, #1020]!	; 0x3fc
     e18:	andeq	r1, r1, r4, lsr r1
     e1c:	andeq	r0, r0, r0, lsl #1
     e20:	andeq	r0, r0, r0, lsr #1
     e24:	andeq	r0, r0, r8, lsr #1
     e28:	ldr	r3, [pc, #20]	; e44 <abort@plt+0x4bc>
     e2c:	ldr	r2, [pc, #20]	; e48 <abort@plt+0x4c0>
     e30:	add	r3, pc, r3
     e34:	ldr	r2, [r3, r2]
     e38:	cmp	r2, #0
     e3c:	bxeq	lr
     e40:	b	8f8 <__gmon_start__@plt>
     e44:	andeq	r1, r1, r4, lsl r1
     e48:	muleq	r0, r8, r0
     e4c:	blmi	1d2e6c <abort@plt+0x1d24e4>
     e50:	bmi	1d2038 <abort@plt+0x1d16b0>
     e54:	addmi	r4, r3, #2063597568	; 0x7b000000
     e58:	andle	r4, r3, sl, ror r4
     e5c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     e60:	ldrmi	fp, [r8, -r3, lsl #2]
     e64:	svclt	0x00004770
     e68:			; <UNDEFINED> instruction: 0x000111bc
     e6c:			; <UNDEFINED> instruction: 0x000111b8
     e70:	strdeq	r1, [r1], -r0
     e74:	andeq	r0, r0, r8, lsl #1
     e78:	stmdbmi	r9, {r3, fp, lr}
     e7c:	bmi	252064 <abort@plt+0x2516dc>
     e80:	bne	25206c <abort@plt+0x2516e4>
     e84:	svceq	0x00cb447a
     e88:			; <UNDEFINED> instruction: 0x01a1eb03
     e8c:	andle	r1, r3, r9, asr #32
     e90:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
     e94:	ldrmi	fp, [r8, -r3, lsl #2]
     e98:	svclt	0x00004770
     e9c:	muleq	r1, r0, r1
     ea0:	andeq	r1, r1, ip, lsl #3
     ea4:	andeq	r1, r1, r4, asr #1
     ea8:	andeq	r0, r0, ip, lsr #1
     eac:	blmi	2ae2d4 <abort@plt+0x2ad94c>
     eb0:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
     eb4:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
     eb8:	blmi	26f46c <abort@plt+0x26eae4>
     ebc:	ldrdlt	r5, [r3, -r3]!
     ec0:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
     ec4:			; <UNDEFINED> instruction: 0xf7ff6818
     ec8:			; <UNDEFINED> instruction: 0xf7ffecbc
     ecc:	blmi	1c0dd0 <abort@plt+0x1c0448>
     ed0:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
     ed4:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
     ed8:	andeq	r1, r1, sl, asr r1
     edc:	muleq	r1, r4, r0
     ee0:	andeq	r0, r0, r4, lsl #1
     ee4:	andeq	r1, r1, lr, lsr r1
     ee8:	andeq	r1, r1, sl, lsr r1
     eec:	svclt	0x0000e7c4
     ef0:	tstcs	r0, fp, lsl #16
     ef4:	ldrbtmi	r4, [r8], #-2827	; 0xfffff4f5
     ef8:	stmdavs	r2, {r0, r1, r3, r4, r5, r6, sl, lr}
     efc:	strcs	fp, [ip], #-1296	; 0xfffffaf0
     f00:	vqdmulh.s<illegal width 8>	d15, d2, d4
     f04:			; <UNDEFINED> instruction: 0xf7ff6818
     f08:	blmi	1fc350 <abort@plt+0x1fb9c8>
     f0c:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
     f10:	mulsvs	r9, sl, r8
     f14:	andeq	pc, r1, #2
     f18:	andne	lr, r1, #3194880	; 0x30c000
     f1c:	svclt	0x0000bd10
     f20:	andeq	r1, r1, lr, lsl #2
     f24:	andeq	r1, r1, r0, lsl r1
     f28:	andeq	r1, r1, r2, lsl #2
     f2c:			; <UNDEFINED> instruction: 0x4604b510
     f30:	stcl	7, cr15, [r4], {255}	; 0xff
     f34:	svclt	0x00141c43
     f38:			; <UNDEFINED> instruction: 0xf04f4620
     f3c:	ldclt	0, cr3, [r0, #-1020]	; 0xfffffc04
     f40:	stmdbmi	ip, {r0, r1, r3, r6, r8, r9, fp, lr}^
     f44:	bmi	1312138 <abort@plt+0x13117b0>
     f48:	mvnsmi	lr, sp, lsr #18
     f4c:	ldmdavs	pc, {r0, r3, r4, r5, r6, sl, lr}^	; <UNPREDICTABLE>
     f50:	cfstr32vs	mvfx15, [r1, #692]	; 0x2b4
     f54:	svccs	0x0000588a
     f58:			; <UNDEFINED> instruction: 0xf8cd6812
     f5c:			; <UNDEFINED> instruction: 0xf04f2404
     f60:	lfmle	f0, 2, [lr, #-0]
     f64:	vstrge	d4, [r1, #-276]	; 0xfffffeec
     f68:			; <UNDEFINED> instruction: 0xf04f2600
     f6c:	ldrbtmi	r0, [fp], #-3084	; 0xfffff3f4
     f70:	ldrtmi	r4, [r2], -ip, lsr #12
     f74:	ldmdaeq	pc, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
     f78:			; <UNDEFINED> instruction: 0xf04f6819
     f7c:	blx	304806 <abort@plt+0x303e7e>
     f80:	strcc	pc, [r4], #-770	; 0xfffffcfe
     f84:	stclpl	8, cr1, [fp], {200}	; 0xc8
     f88:	svclt	0x00082b08
     f8c:	stchi	8, cr15, [r4], {68}	; 0x44
     f90:	blcs	434fd8 <abort@plt+0x434650>
     f94:			; <UNDEFINED> instruction: 0xf844bf18
     f98:	tstle	fp, r4, lsl #24
     f9c:	movwvs	lr, #6608	; 0x19d0
     fa0:	svclt	0x00c82b01
     fa4:	mvnscc	pc, #-1073741824	; 0xc0000000
     fa8:	stcvs	8, cr15, [r4], {68}	; 0x44
     fac:	ldmne	r2, {r1, r2, r6, r7, r8, r9, sl, fp, ip, sp, pc}^
     fb0:	strcs	r2, [r1], -r1, lsl #12
     fb4:	adcsmi	r3, sl, #268435456	; 0x10000000
     fb8:	andcs	sp, sp, r1, ror #23
     fbc:	ldcl	7, cr15, [lr], #-1020	; 0xfffffc04
     fc0:	nopcs	{0}	; <UNPREDICTABLE>
     fc4:	eorvs	r6, r2, r3, lsr #32
     fc8:	stccc	8, cr15, [r4, #-336]	; 0xfffffeb0
     fcc:	rscsle	r2, sl, r0, lsr #22
     fd0:	orrlt	r6, pc, #3080192	; 0x2f0000
     fd4:			; <UNDEFINED> instruction: 0x462c4638
     fd8:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
     fdc:	svceq	0x0004f854
     fe0:	mvnsle	r2, r0, lsl #16
     fe4:	bmi	9af584 <abort@plt+0x9aebfc>
     fe8:	ldrbtmi	r4, [sl], #-2851	; 0xfffff4dd
     fec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     ff0:	strcc	pc, [r4], #-2269	; 0xfffff723
     ff4:	teqle	r8, sl, asr r0
     ff8:	cfstr32vs	mvfx15, [r1, #52]	; 0x34
     ffc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    1000:	strtmi	r2, [ip], -sp
    1004:	mrrc	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    1008:	ldmdacs	pc, {r3, r4, r5, r9, sl, lr}^	; <UNPREDICTABLE>
    100c:	eorcs	fp, r0, r8, lsl #30
    1010:	mrrc	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
    1014:	svceq	0x0004f854
    1018:	mvnsle	r2, r0, lsl #16
    101c:			; <UNDEFINED> instruction: 0xf7ff200d
    1020:	svccs	0x005fec4e
    1024:	shadd16mi	fp, r8, r4
    1028:			; <UNDEFINED> instruction: 0xf7ff2020
    102c:			; <UNDEFINED> instruction: 0xf855ec48
    1030:	svccs	0x00007f04
    1034:			; <UNDEFINED> instruction: 0xe7d6d1f5
    1038:	sbcsle	r2, r4, r0, lsl #28
    103c:			; <UNDEFINED> instruction: 0xf7ff200d
    1040:	bmi	43c140 <abort@plt+0x43b7b8>
    1044:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
    1048:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    104c:	strcc	pc, [r4], #-2269	; 0xfffff723
    1050:	qaddle	r4, sl, sl
    1054:			; <UNDEFINED> instruction: 0xf50d200d
    1058:	pop	{r0, r7, r8, sl, fp, sp, lr}
    105c:			; <UNDEFINED> instruction: 0xf7ff41f0
    1060:	stcge	12, cr11, [r1, #-172]	; 0xffffff54
    1064:	strtmi	r2, [ip], -r0, lsl #12
    1068:			; <UNDEFINED> instruction: 0xf7ffe7a7
    106c:	svclt	0x0000ec14
    1070:	andeq	r1, r1, ip, asr #1
    1074:	strdeq	r0, [r1], -ip
    1078:	andeq	r0, r0, ip, lsl #1
    107c:	muleq	r1, sl, r0
    1080:	andeq	r0, r1, lr, asr pc
    1084:	andeq	r0, r1, r2, lsl #30
    1088:	bmi	e93574 <abort@plt+0xe92bec>
    108c:	blmi	e92278 <abort@plt+0xe918f0>
    1090:	svcmi	0x00f0e92d
    1094:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    1098:	sfmmi	f7, 1, [ip, #-692]	; 0xfffffd4c
    109c:			; <UNDEFINED> instruction: 0xf8cd6812
    10a0:			; <UNDEFINED> instruction: 0xf04f2404
    10a4:	ldmdavs	sl, {r9}^
    10a8:	vldrle	s5, [fp, #-0]
    10ac:	strcs	r4, [ip, #-2867]	; 0xfffff4cd
    10b0:			; <UNDEFINED> instruction: 0xf04fac01
    10b4:	ldrbtmi	r0, [fp], #-2136	; 0xfffff7a8
    10b8:	cdpeq	0, 2, cr15, cr1, cr15, {2}
    10bc:	mrrceq	0, 4, pc, pc, cr15	; <UNPREDICTABLE>
    10c0:	ldmdavs	fp, {r0, r5, r9, sl, lr}
    10c4:	beq	1dbd208 <abort@plt+0x1dbc880>
    10c8:	ldmdbeq	lr, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    10cc:	strtcs	r2, [r0], -r7, ror #14
    10d0:	strcc	pc, [r2, #-2821]	; 0xfffff4fb
    10d4:	tstcc	r4, r8, lsl r8
    10d8:	stmdale	sl, {r4, fp, sp}
    10dc:			; <UNDEFINED> instruction: 0xf000e8df
    10e0:	ldmdbeq	r9!, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp}
    10e4:	stmdbeq	r9, {r1, r2, r4, r5, r8, fp}
    10e8:	stmdbeq	r9, {r0, r1, r4, r5, r8, fp}
    10ec:	stmdbeq	r9, {r0, r3, r8, fp}
    10f0:			; <UNDEFINED> instruction: 0xf8410030
    10f4:	movwcc	r8, #52228	; 0xcc04
    10f8:			; <UNDEFINED> instruction: 0xd1eb429d
    10fc:	orreq	lr, r2, #4, 22	; 0x1000
    1100:	eorcs	r2, r0, #0, 2
    1104:	andsvs	r6, r9, sl, lsl r0
    1108:	stccs	8, cr15, [r4, #-332]	; 0xfffffeb4
    110c:	rscsle	r2, sl, r0, lsr #20
    1110:			; <UNDEFINED> instruction: 0xb1286820
    1114:	bl	ff4bf118 <abort@plt+0xff4be790>
    1118:	svceq	0x0004f854
    111c:	mvnsle	r2, r0, lsl #16
    1120:	blmi	513984 <abort@plt+0x512ffc>
    1124:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1128:			; <UNDEFINED> instruction: 0xf8dd681a
    112c:	subsmi	r3, sl, r4, lsl #8
    1130:	andcs	sp, sl, fp, lsl r1
    1134:	sfmmi	f7, 1, [ip, #-52]	; 0xffffffcc
    1138:	svcmi	0x00f0e8bd
    113c:	bllt	fef3f140 <abort@plt+0xfef3e7b8>
    1140:	stc	8, cr15, [r4], {65}	; 0x41
    1144:			; <UNDEFINED> instruction: 0xf841e7d7
    1148:	ldrb	ip, [r4, r4, lsl #24]
    114c:	stcge	8, cr15, [r4], {65}	; 0x41
    1150:			; <UNDEFINED> instruction: 0xf841e7d1
    1154:	strb	r9, [lr, r4, lsl #24]
    1158:	stcvc	8, cr15, [r4], {65}	; 0x41
    115c:			; <UNDEFINED> instruction: 0xf841e7cb
    1160:	strb	r6, [r8, r4, lsl #24]
    1164:	strtmi	sl, [r3], -r1, lsl #24
    1168:			; <UNDEFINED> instruction: 0xf7ffe7ca
    116c:	svclt	0x0000eb94
    1170:			; <UNDEFINED> instruction: 0x00010ebc
    1174:	andeq	r0, r0, ip, lsl #1
    1178:	andeq	r0, r1, ip, ror pc
    117c:	andeq	r0, r1, r2, asr pc
    1180:	andeq	r0, r1, r4, lsr #28
    1184:	ldrlt	r4, [r0, #-2912]	; 0xfffff4a0
    1188:			; <UNDEFINED> instruction: 0x4604447b
    118c:	ldmdblt	r0!, {r3, r4, r6, r7, fp, sp, lr}^
    1190:	orrlt	r6, r2, sl, lsl r9
    1194:			; <UNDEFINED> instruction: 0xf0402c00
    1198:	bcs	2213a8 <abort@plt+0x220a20>
    119c:	adchi	pc, sl, r0
    11a0:			; <UNDEFINED> instruction: 0xb1206998
    11a4:	tstcs	r1, r9, asr sl
    11a8:			; <UNDEFINED> instruction: 0xf7ff447a
    11ac:	blmi	163bec4 <abort@plt+0x163b53c>
    11b0:	tstvs	ip, fp, ror r4
    11b4:	ldccs	13, cr11, [r0], {16}
    11b8:	movwge	sp, #10289	; 0x2831
    11bc:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    11c0:			; <UNDEFINED> instruction: 0x47184413
    11c4:			; <UNDEFINED> instruction: 0xffffffeb
    11c8:	andeq	r0, r0, r1, ror r0
    11cc:	andeq	r0, r0, r7, lsl #1
    11d0:	andeq	r0, r0, fp, asr r0
    11d4:	andeq	r0, r0, pc, lsr #1
    11d8:	andeq	r0, r0, fp, asr r0
    11dc:	andeq	r0, r0, fp, asr r0
    11e0:	andeq	r0, r0, fp, asr r0
    11e4:	andeq	r0, r0, r5, asr #1
    11e8:	andeq	r0, r0, fp, asr r0
    11ec:	andeq	r0, r0, fp, asr r0
    11f0:	andeq	r0, r0, fp, asr r0
    11f4:	andeq	r0, r0, fp, asr r0
    11f8:	andeq	r0, r0, fp, asr r0
    11fc:	andeq	r0, r0, fp, asr r0
    1200:	andeq	r0, r0, fp, asr r0
    1204:	andeq	r0, r0, r5, asr #32
    1208:	ldrbtmi	r4, [fp], #-2882	; 0xfffff4be
    120c:	stmdacs	r0, {r3, r4, r7, r9, fp, sp, lr}
    1210:	bmi	107554c <abort@plt+0x1074bc4>
    1214:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1218:	bl	33f21c <abort@plt+0x33e894>
    121c:	blmi	ffb140 <abort@plt+0xffa7b8>
    1220:	bvs	ff612414 <abort@plt+0xff611a8c>
    1224:	sbcle	r2, r2, r0, lsl #16
    1228:	tstcs	r1, sp, lsr sl
    122c:			; <UNDEFINED> instruction: 0xf7ff447a
    1230:	ldr	lr, [ip, r2, lsl #22]!
    1234:	ldrbtmi	r4, [fp], #-2875	; 0xfffff4c5
    1238:	stmdacs	r0, {r3, r4, r6, r7, r8, fp, sp, lr}
    123c:	bmi	eb5520 <abort@plt+0xeb4b98>
    1240:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1244:	b	ffdbf248 <abort@plt+0xffdbe8c0>
    1248:	blmi	e3b114 <abort@plt+0xe3a78c>
    124c:	bvs	612440 <abort@plt+0x611ab8>
    1250:	bmi	ded6d8 <abort@plt+0xdecd50>
    1254:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1258:	b	ffb3f25c <abort@plt+0xffb3e8d4>
    125c:	ldrbtmi	r4, [fp], #-2869	; 0xfffff4cb
    1260:	stmdacs	r0, {r3, r4, r6, r9, fp, sp, lr}
    1264:	bmi	d354f8 <abort@plt+0xd34b70>
    1268:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    126c:	b	ff8bf270 <abort@plt+0xff8be8e8>
    1270:	blmi	cbb0ec <abort@plt+0xcba764>
    1274:	bvs	1612468 <abort@plt+0x1611ae0>
    1278:	addsle	r2, r8, r0, lsl #16
    127c:	tstcs	r1, r0, lsr sl
    1280:			; <UNDEFINED> instruction: 0xf7ff447a
    1284:			; <UNDEFINED> instruction: 0xe792ead8
    1288:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
    128c:	stmdacs	r0, {r3, r4, r9, fp, sp, lr}
    1290:	bmi	b754cc <abort@plt+0xb74b44>
    1294:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    1298:	b	ff33f29c <abort@plt+0xff33e914>
    129c:			; <UNDEFINED> instruction: 0xf7ffe787
    12a0:	mcrne	15, 3, pc, cr3, cr1, {3}	; <UNPREDICTABLE>
    12a4:	ldmle	sl!, {r0, r1, r2, r3, r8, r9, fp, sp}
    12a8:			; <UNDEFINED> instruction: 0xf852a202
    12ac:	ldrmi	r3, [sl], #-35	; 0xffffffdd
    12b0:	svclt	0x00004710
    12b4:			; <UNDEFINED> instruction: 0xffffff81
    12b8:			; <UNDEFINED> instruction: 0xffffff97
    12bc:			; <UNDEFINED> instruction: 0xffffff6b
    12c0:			; <UNDEFINED> instruction: 0xffffffbf
    12c4:			; <UNDEFINED> instruction: 0xffffff6b
    12c8:			; <UNDEFINED> instruction: 0xffffff6b
    12cc:			; <UNDEFINED> instruction: 0xffffff6b
    12d0:			; <UNDEFINED> instruction: 0xffffffd5
    12d4:			; <UNDEFINED> instruction: 0xffffff6b
    12d8:			; <UNDEFINED> instruction: 0xffffff6b
    12dc:			; <UNDEFINED> instruction: 0xffffff6b
    12e0:			; <UNDEFINED> instruction: 0xffffff6b
    12e4:			; <UNDEFINED> instruction: 0xffffff6b
    12e8:			; <UNDEFINED> instruction: 0xffffff6b
    12ec:			; <UNDEFINED> instruction: 0xffffff6b
    12f0:			; <UNDEFINED> instruction: 0xffffff55
    12f4:	stmdacs	r0, {r3, r4, r6, r8, fp, sp, lr}
    12f8:	svcge	0x0059f43f
    12fc:	tstcs	r1, r3, lsl sl
    1300:			; <UNDEFINED> instruction: 0xf7ff447a
    1304:			; <UNDEFINED> instruction: 0xe752ea98
    1308:	andeq	r0, r1, r8, lsl #29
    130c:			; <UNDEFINED> instruction: 0xfffffd81
    1310:	andeq	r0, r1, r0, ror #28
    1314:	andeq	r0, r1, r6, lsl #28
    1318:			; <UNDEFINED> instruction: 0xfffffd13
    131c:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
    1320:			; <UNDEFINED> instruction: 0xfffffcfd
    1324:	ldrdeq	r0, [r1], -sl
    1328:			; <UNDEFINED> instruction: 0xfffffce7
    132c:	andeq	r0, r1, r4, asr #27
    1330:			; <UNDEFINED> instruction: 0xfffffcd3
    1334:			; <UNDEFINED> instruction: 0x00010db2
    1338:			; <UNDEFINED> instruction: 0xfffffcbf
    133c:	muleq	r1, ip, sp
    1340:			; <UNDEFINED> instruction: 0xfffffca9
    1344:	andeq	r0, r1, r6, lsl #27
    1348:			; <UNDEFINED> instruction: 0xfffffc93
    134c:			; <UNDEFINED> instruction: 0xfffffc29
    1350:			; <UNDEFINED> instruction: 0x460cb5f8
    1354:	b	fecbf358 <abort@plt+0xfecbe9d0>
    1358:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
    135c:	tstlt	r2, #26624	; 0x6800
    1360:			; <UNDEFINED> instruction: 0x0712691a
    1364:	cfstr32cs	mvfx13, [r0], {31}
    1368:	svcmi	0x0010dd1d
    136c:	strcs	r4, [r0, #-1566]	; 0xfffff9e2
    1370:	and	r4, r0, pc, ror r4
    1374:	blvs	1c12bf0 <abort@plt+0x1c12268>
    1378:	tstcs	r1, sl, lsr r6
    137c:			; <UNDEFINED> instruction: 0xf7ffb108
    1380:			; <UNDEFINED> instruction: 0x1c6bea5a
    1384:			; <UNDEFINED> instruction: 0xd1f5429c
    1388:	strcs	r4, [r0], #-3849	; 0xfffff0f7
    138c:	ldrbtmi	r4, [pc], #-3593	; 1394 <abort@plt+0xa0c>
    1390:	blvs	fee12590 <abort@plt+0xfee11c08>
    1394:	tstcs	r1, r2, lsr r6
    1398:			; <UNDEFINED> instruction: 0xf7ffb108
    139c:			; <UNDEFINED> instruction: 0x1c63ea4c
    13a0:	ldrmi	r4, [ip], -r5, lsr #5
    13a4:	ldfltp	f5, [r8, #980]!	; 0x3d4
    13a8:			; <UNDEFINED> instruction: 0x00010cb6
    13ac:			; <UNDEFINED> instruction: 0xfffffbb9
    13b0:	andeq	r0, r1, r2, lsl #25
    13b4:			; <UNDEFINED> instruction: 0xfffffb99
    13b8:	svcmi	0x00f8e92d
    13bc:			; <UNDEFINED> instruction: 0xf8df4b41
    13c0:	ldrbtmi	sl, [fp], #-264	; 0xfffffef8
    13c4:	ldmdavs	sl, {r1, r3, r4, r5, r6, r7, sl, lr}^
    13c8:	vldrle	s5, [r4, #-0]
    13cc:			; <UNDEFINED> instruction: 0x26004b3f
    13d0:	ldrsbthi	pc, [ip], #143	; 0x8f	; <UNPREDICTABLE>
    13d4:			; <UNDEFINED> instruction: 0xf8df4635
    13d8:	ldrbtmi	r9, [fp], #-252	; 0xffffff04
    13dc:	ldrbtmi	r4, [r8], #3902	; 0xf3e
    13e0:	ldrbtmi	r6, [r9], #2075	; 0x81b
    13e4:	sxtahmi	r4, r3, pc, ror #8	; <UNPREDICTABLE>
    13e8:	blvs	ffe79450 <abort@plt+0xffe78ac8>
    13ec:	ldcvs	3, cr11, [r8], #-484	; 0xfffffe1c
    13f0:	bmi	ead8f8 <abort@plt+0xeacf70>
    13f4:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    13f8:	b	73f3fc <abort@plt+0x73ea74>
    13fc:	ldrbtmi	r4, [fp], #-2872	; 0xfffff4c8
    1400:	ldmdbne	sl, {r0, r1, r3, r4, fp, sp, lr}
    1404:	bcs	5b654 <abort@plt+0x5accc>
    1408:			; <UNDEFINED> instruction: 0xf102bfc4
    140c:	stmiane	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    1410:	strcc	r4, [r1, #-2612]	; 0xfffff5cc
    1414:	ldmdavs	r2, {r1, r3, r4, r5, r6, sl, lr}^
    1418:	sfmle	f4, 4, [r1, #-680]!	; 0xfffffd58
    141c:	blx	10a456 <abort@plt+0x109ace>
    1420:	ldmdbne	sl, {r0, r2, sl, ip, sp, lr, pc}
    1424:	ldrbmi	r5, [r8, #-3352]	; 0xfffff2e8
    1428:			; <UNDEFINED> instruction: 0xf7ffd007
    142c:			; <UNDEFINED> instruction: 0xf8d8feab
    1430:	strcc	r3, [r1], -r0
    1434:			; <UNDEFINED> instruction: 0xf813191a
    1438:	ldmdavs	r0, {r2, ip, sp, pc}^
    143c:	sbcsle	r2, r4, r0, lsl #16
    1440:			; <UNDEFINED> instruction: 0xf7ff6891
    1444:			; <UNDEFINED> instruction: 0xf8d9ff85
    1448:	ldmdbne	sl, {ip, sp}
    144c:	ldrdcs	lr, [r1, -sl]
    1450:			; <UNDEFINED> instruction: 0xf7ff2020
    1454:	blmi	941250 <abort@plt+0x9408c8>
    1458:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    145c:	bfi	r1, sl, (invalid: 18:17)
    1460:	svceq	0x0000f1bb
    1464:	andcs	sp, r0, r2
    1468:	mcr2	7, 4, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
    146c:	ldrbtmi	r4, [ip], #-3103	; 0xfffff3e1
    1470:			; <UNDEFINED> instruction: 0xb1236c63
    1474:	ldrdcs	fp, [sl], -r6
    1478:	b	83f47c <abort@plt+0x83eaf4>
    147c:	andcs	lr, sl, r7
    1480:	b	73f484 <abort@plt+0x73eafc>
    1484:	blcs	1b818 <abort@plt+0x1ae90>
    1488:	mcrcs	15, 0, fp, cr0, cr8, {0}
    148c:	blmi	6358ec <abort@plt+0x634f64>
    1490:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    1494:			; <UNDEFINED> instruction: 0xf7ff6818
    1498:	bmi	5bbc20 <abort@plt+0x5bb298>
    149c:	blvs	ff4d268c <abort@plt+0xff4d1d04>
    14a0:	blcc	6d8d4 <abort@plt+0x6cf4c>
    14a4:	pop	{r0, r1, r4, r6, r7, r8, r9, sp, lr}
    14a8:	str	r4, [r1, #-4088]!	; 0xfffff008
    14ac:	stc2l	7, cr15, [r8, #-1020]	; 0xfffffc04
    14b0:			; <UNDEFINED> instruction: 0xf7ff200a
    14b4:	stmiavs	r3!, {r2, r9, fp, sp, lr, pc}^
    14b8:	rscle	r2, r8, r0, lsl #22
    14bc:	stc2l	7, cr15, [r4, #1020]!	; 0x3fc
    14c0:	svclt	0x0000e7e5
    14c4:	andeq	r0, r1, lr, asr #24
    14c8:	andeq	r0, r1, r4, lsl #23
    14cc:	andeq	r0, r1, lr, lsr #24
    14d0:	andeq	r0, r1, sl, lsr #24
    14d4:	andeq	r0, r1, r6, lsr #24
    14d8:	andeq	r0, r1, ip, lsr #24
    14dc:			; <UNDEFINED> instruction: 0xfffffb33
    14e0:	andeq	r0, r1, sl, lsl #24
    14e4:	strdeq	r0, [r1], -ip
    14e8:			; <UNDEFINED> instruction: 0x00010bb0
    14ec:	andeq	r0, r1, r2, lsr #23
    14f0:	andeq	r0, r0, r4, lsr #1
    14f4:	andeq	r0, r1, r4, ror fp
    14f8:	addlt	fp, r2, r0, ror r5
    14fc:	ldrbtmi	r4, [ip], #-3087	; 0xfffff3f1
    1500:	stmdavs	r6!, {r0, r1, r5, r6, r7, r8, r9, fp, sp, lr}
    1504:	movwcc	r6, #6245	; 0x1865
    1508:			; <UNDEFINED> instruction: 0xf7ff63e3
    150c:	stcvs	15, cr15, [r0], #340	; 0x154
    1510:	strvs	lr, [r0, #-2500]	; 0xfffff63c
    1514:	bmi	2ada7c <abort@plt+0x2ad0f4>
    1518:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
    151c:			; <UNDEFINED> instruction: 0xf7ff9201
    1520:			; <UNDEFINED> instruction: 0x6ca0e98a
    1524:	bls	6d98c <abort@plt+0x6d004>
    1528:			; <UNDEFINED> instruction: 0xf7ff2101
    152c:	bmi	17bb44 <abort@plt+0x17b1bc>
    1530:	blvs	ff4d2720 <abort@plt+0xff4d1d98>
    1534:	bicsvs	r3, r3, #67108864	; 0x4000000
    1538:	ldcllt	0, cr11, [r0, #-8]!
    153c:	andeq	r0, r1, r2, lsl fp
    1540:			; <UNDEFINED> instruction: 0xfffffa0f
    1544:	andeq	r0, r1, r0, ror #21
    1548:	svcmi	0x00f0e92d
    154c:			; <UNDEFINED> instruction: 0xf8dfb083
    1550:	strmi	r9, [r7], -r8, lsr #7
    1554:			; <UNDEFINED> instruction: 0x83a4f8df
    1558:			; <UNDEFINED> instruction: 0xa3a4f8df
    155c:	ldrbtmi	r4, [r8], #1273	; 0x4f9
    1560:			; <UNDEFINED> instruction: 0x463844fa
    1564:	stmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1568:	strmi	r1, [r4], -r3, asr #24
    156c:			; <UNDEFINED> instruction: 0xf8d9d041
    1570:			; <UNDEFINED> instruction: 0xf8d85000
    1574:	adcsmi	r6, r5, #0
    1578:	rscshi	pc, r0, r0
    157c:	ldmdale	r6, {r5, sl, fp, sp}
    1580:			; <UNDEFINED> instruction: 0xf2402c07
    1584:			; <UNDEFINED> instruction: 0xf1a4808c
    1588:	blcs	6021b0 <abort@plt+0x601828>
    158c:	addhi	pc, r7, r0, lsl #4
    1590:			; <UNDEFINED> instruction: 0xf003e8df
    1594:	strbhi	r7, [pc, #-637]!	; 131f <abort@plt+0x997>
    1598:	ldrbpl	r6, [sp], -r9, ror #8
    159c:	strhi	r8, [r5, #1413]	; 0x585
    15a0:	strhi	r8, [r5, #1413]	; 0x585
    15a4:	cdpcc	5, 8, cr8, cr5, cr5, {4}
    15a8:	strhi	r8, [r5, #1413]	; 0x585
    15ac:	mrrccs	0, 2, r0, pc, cr1	; <UNPREDICTABLE>
    15b0:	blmi	ff535b8c <abort@plt+0xff535204>
    15b4:	ldrbtmi	r2, [fp], #-524	; 0xfffffdf4
    15b8:	blx	9b622 <abort@plt+0x9ac9a>
    15bc:	ldmib	r2, {r0, r2, r9}^
    15c0:	blcs	d9cc <abort@plt+0xd044>
    15c4:	addshi	pc, r6, r0, asr #32
    15c8:	svclt	0x00a22900
    15cc:	movwcs	r6, #4180	; 0x1054
    15d0:	vshr.s64	d22, d3, #64
    15d4:	blmi	ff321818 <abort@plt+0xff320e90>
    15d8:	ldrbtmi	r3, [fp], #-1281	; 0xfffffaff
    15dc:	andsvs	r6, sp, sl, asr r8
    15e0:	lfmle	f4, 4, [lr, #596]!	; 0x254
    15e4:	subsvs	r4, sp, r8, lsr r6
    15e8:	stmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    15ec:	strmi	r1, [r4], -r3, asr #24
    15f0:			; <UNDEFINED> instruction: 0x4638d1bd
    15f4:	stmdb	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    15f8:			; <UNDEFINED> instruction: 0xf0402800
    15fc:	blmi	ff0e1be4 <abort@plt+0xff0e125c>
    1600:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1604:			; <UNDEFINED> instruction: 0xf0402b00
    1608:	andlt	r8, r3, r5, lsr #2
    160c:	svchi	0x00f0e8bd
    1610:			; <UNDEFINED> instruction: 0xf7ff4638
    1614:	ldmdacs	r8!, {r4, r7, r8, fp, sp, lr, pc}
    1618:	sbcshi	pc, sl, r0
    161c:			; <UNDEFINED> instruction: 0xf0402839
    1620:	ldcmi	0, cr8, [fp], #824	; 0x338
    1624:	cfstrdvs	mvd4, [r3], #496	; 0x1f0
    1628:			; <UNDEFINED> instruction: 0xf0002b00
    162c:	vmla.i<illegal width 8>	d8, d16, d2[6]
    1630:	stmiavs	r2!, {r1, r3, r5, r8, pc}
    1634:	strbtvs	r3, [r3], #769	; 0x301
    1638:	andeq	pc, r2, #34	; 0x22
    163c:	ldr	r6, [r0, r2, lsr #1]
    1640:	ldrbtmi	r4, [sl], #-2740	; 0xfffff54c
    1644:			; <UNDEFINED> instruction: 0xf0236893
    1648:	addsvs	r0, r3, r1, lsl #6
    164c:	bmi	fecbb478 <abort@plt+0xfecbaaf0>
    1650:	ldmvs	r3, {r1, r3, r4, r5, r6, sl, lr}
    1654:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1658:			; <UNDEFINED> instruction: 0xe7826093
    165c:	andcs	r4, r0, #179200	; 0x2bc00
    1660:	andsvs	r4, sl, fp, ror r4
    1664:			; <UNDEFINED> instruction: 0xf7ffe77d
    1668:	andcs	pc, ip, r7, lsr #29
    166c:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1670:			; <UNDEFINED> instruction: 0xf7ffe777
    1674:	ldrb	pc, [r4, -r1, lsr #29]!	; <UNPREDICTABLE>
    1678:	strcc	r4, [r8, #-2985]	; 0xfffff457
    167c:	streq	pc, [r7, #-37]	; 0xffffffdb
    1680:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1684:	addsmi	r6, r5, #29
    1688:	svcge	0x006bf77f
    168c:	stccs	7, cr14, [r0, #-680]	; 0xfffffd58
    1690:	svcge	0x0067f77f
    1694:	vstrcc	d4, [r1, #-652]	; 0xfffffd74
    1698:	andsvs	r4, sp, fp, ror r4
    169c:	strtmi	lr, [r0], -r1, ror #14
    16a0:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16a4:			; <UNDEFINED> instruction: 0xf77f2800
    16a8:	blmi	fe7ed420 <abort@plt+0xfe7eca98>
    16ac:	ldrbtmi	r2, [fp], #-268	; 0xfffffef4
    16b0:	blx	5b732 <abort@plt+0x5adaa>
    16b4:	ldmdavs	sl, {r0, r2, r8, r9, sp, lr}^
    16b8:			; <UNDEFINED> instruction: 0xf0002a00
    16bc:	bcs	17e1968 <abort@plt+0x17e0fe0>
    16c0:	rschi	pc, sl, r0
    16c4:			; <UNDEFINED> instruction: 0xf00042a2
    16c8:	ldmvs	r8, {r0, r3, r6, r7, pc}
    16cc:	strmi	r2, [r5], #-2048	; 0xfffff800
    16d0:	bmi	fe5b8af8 <abort@plt+0xfe5b8170>
    16d4:	tstvs	r5, r1, lsl #22	; <UNPREDICTABLE>
    16d8:	bvc	4928c8 <abort@plt+0x491f40>
    16dc:	blcs	33f6f0 <abort@plt+0x33ed68>
    16e0:	mvnsle	r4, fp, lsl #5
    16e4:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
    16e8:	andsvs	r6, sp, sl, asr r8
    16ec:			; <UNDEFINED> instruction: 0xf77f4295
    16f0:			; <UNDEFINED> instruction: 0xe777af38
    16f4:	strtmi	r2, [fp], -r0, lsl #26
    16f8:	strcs	fp, [r0], #-4040	; 0xfffff038
    16fc:	and	sp, pc, r8, lsl #24
    1700:			; <UNDEFINED> instruction: 0xf1a23b01
    1704:			; <UNDEFINED> instruction: 0xf04f020c
    1708:	ldmvs	r1, {r0, sl}
    170c:	addshi	pc, lr, r0
    1710:	blle	ffd4bb18 <abort@plt+0xffd4b190>
    1714:			; <UNDEFINED> instruction: 0xf0002c00
    1718:	bmi	fe1a1aac <abort@plt+0xfe1a1124>
    171c:	andsvs	r4, r3, sl, ror r4
    1720:	vldrle.16	s4, [r4, #-0]	; <UNPREDICTABLE>
    1724:	andcs	r4, ip, #419430400	; 0x19000000
    1728:	blx	9493e <abort@plt+0x93fb6>
    172c:	ldrbtmi	r0, [ip], #-771	; 0xfffffcfd
    1730:	andeq	pc, r1, r2, lsl #22
    1734:	ldmdavc	sl, {r2, r5, r9, fp, ip, sp, lr}
    1738:			; <UNDEFINED> instruction: 0xf0424322
    173c:			; <UNDEFINED> instruction: 0xf8030208
    1740:	addsmi	r2, r8, #12, 22	; 0x3000
    1744:	bmi	1f75f28 <abort@plt+0x1f755a0>
    1748:	ldrbtmi	r4, [sl], #-1547	; 0xfffff9f5
    174c:	bmi	1f19798 <abort@plt+0x1f18e10>
    1750:	ldmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    1754:	svclt	0x00b84299
    1758:	smlsd	r2, r3, r0, r6
    175c:	tstcs	r8, r9, ror sl
    1760:	ldrdcc	pc, [r0], -sl
    1764:	addsmi	r4, r3, #2046820352	; 0x7a000000
    1768:			; <UNDEFINED> instruction: 0xf105fb01
    176c:			; <UNDEFINED> instruction: 0x4618d014
    1770:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1774:			; <UNDEFINED> instruction: 0xf8ca4683
    1778:	stmdacs	r0, {}	; <UNPREDICTABLE>
    177c:	andcs	sp, ip, #125	; 0x7d
    1780:	vqdmulh.s<illegal width 8>	d15, d5, d2
    1784:	andeq	lr, r2, fp, lsl #22
    1788:	rsbseq	r2, r6, r0, lsl #2
    178c:	stmia	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1790:	ldrbtmi	r4, [fp], #-2925	; 0xfffff493
    1794:	usat	r6, #17, lr
    1798:	movwls	r4, #5640	; 0x1608
    179c:	stmia	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    17a0:	strmi	r9, [r3], r1, lsl #22
    17a4:	andeq	pc, r0, sl, asr #17
    17a8:	rsble	r2, r6, r0, lsl #16
    17ac:	ldrmi	r2, [r9], -ip, lsl #4
    17b0:	vqdmulh.s<illegal width 8>	d15, d5, d2
    17b4:			; <UNDEFINED> instruction: 0xf7ff9201
    17b8:	bls	7b960 <abort@plt+0x7afd8>
    17bc:	ldmdacs	r7!, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    17c0:	stmdbmi	r2!, {r2, r4, ip, lr, pc}^
    17c4:	andscs	r4, fp, #3145728	; 0x300000
    17c8:	ldrbtmi	r2, [r9], #-1
    17cc:	stmia	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    17d0:	ldrbtmi	r4, [fp], #-2911	; 0xfffff4a1
    17d4:	bcs	1cb44 <abort@plt+0x1c1bc>
    17d8:	vhadd.u8	d29, d0, d11
    17dc:	ldmvs	r9, {r0, r1, r7, pc}
    17e0:	ldrbvs	r3, [sl], #2561	; 0xa01
    17e4:	tsteq	r4, r1, lsr #32	; <UNPREDICTABLE>
    17e8:	ssat	r6, #27, r9, lsl #1
    17ec:	mcr2	7, 4, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    17f0:	ldmvs	sl, {r0, r1, r2, r4, r5, r7, r9, sl, sp, lr, pc}
    17f4:	mvnscc	pc, pc, asr #32
    17f8:			; <UNDEFINED> instruction: 0xf04264d9
    17fc:	addsvs	r0, sl, r2, lsl #4
    1800:	stmiavs	r3!, {r0, r1, r2, r3, r5, r7, r9, sl, sp, lr, pc}
    1804:	strbtvs	r2, [r2], #513	; 0x201
    1808:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    180c:	strt	r6, [r8], r3, lsr #1
    1810:			; <UNDEFINED> instruction: 0xf8df4405
    1814:	subsvs	lr, ip, r0, asr #2
    1818:	blx	5308a <abort@plt+0x52702>
    181c:	ldrbtmi	pc, [lr], #261	; 0x105	; <UNPREDICTABLE>
    1820:			; <UNDEFINED> instruction: 0xf89e469c
    1824:	ldmdane	r4!, {r3, sp, lr, pc}^
    1828:	bl	33f860 <abort@plt+0x33eed8>
    182c:	mvnsle	r4, r4, ror #10
    1830:	addsvs	r2, r8, r1, lsl #16
    1834:	svcge	0x0056f43f
    1838:	movweq	pc, #49574	; 0xc1a6	; <UNPREDICTABLE>
    183c:	rscscc	pc, pc, pc, asr #32
    1840:	cmpvs	r0, fp, lsl #8
    1844:	addsmi	r3, r3, #12, 4	; 0xc0000000
    1848:			; <UNDEFINED> instruction: 0xe74bd1fb
    184c:	ldrbtmi	r4, [sl], #-2626	; 0xfffff5be
    1850:			; <UNDEFINED> instruction: 0xe7656013
    1854:	pop	{r0, r1, ip, sp, pc}
    1858:	str	r4, [sp, #4080]!	; 0xff0
    185c:	bmi	fd2878 <abort@plt+0xfd1ef0>
    1860:	tstvs	r5, r1, lsl #22	; <UNPREDICTABLE>
    1864:	bvc	412a54 <abort@plt+0x4120cc>
    1868:	movwmi	r7, #10266	; 0x281a
    186c:	andseq	pc, r0, #66	; 0x42
    1870:	blcs	33f884 <abort@plt+0x33eefc>
    1874:	mvnsle	r4, fp, lsl #5
    1878:	blmi	e7b550 <abort@plt+0xe7abc8>
    187c:	ldrbtmi	r4, [fp], #-2617	; 0xfffff5c7
    1880:	andsvs	r4, sl, sl, ror r4
    1884:	stmdavs	r6!, {r0, r2, r4, r5, r7, r9, sl, sp, lr, pc}
    1888:	stmdavs	r5!, {r8, r9, sp}^
    188c:			; <UNDEFINED> instruction: 0xf7ff64e3
    1890:	stmib	r4, {r0, r1, r4, r7, r8, sl, fp, ip, sp, lr, pc}^
    1894:	strbt	r6, [r4], -r0, lsl #10
    1898:	bmi	cd28b4 <abort@plt+0xcd1f2c>
    189c:			; <UNDEFINED> instruction: 0x469c605c
    18a0:			; <UNDEFINED> instruction: 0xf105fb01
    18a4:			; <UNDEFINED> instruction: 0x469e447a
    18a8:	mullt	r8, r2, r8
    18ac:			; <UNDEFINED> instruction: 0xf89e1874
    18b0:	b	12c98b8 <abort@plt+0x12c8f30>
    18b4:			; <UNDEFINED> instruction: 0xf0420202
    18b8:			; <UNDEFINED> instruction: 0xf80e0208
    18bc:	ldrbmi	r2, [r4, #-2828]!	; 0xfffff4f4
    18c0:	stmdacs	r1, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    18c4:			; <UNDEFINED> instruction: 0xf43f6098
    18c8:	cdpcc	15, 0, cr10, cr12, cr13, {0}
    18cc:	mvnscc	pc, #79	; 0x4f
    18d0:			; <UNDEFINED> instruction: 0xf8cc4431
    18d4:			; <UNDEFINED> instruction: 0xf10c3014
    18d8:	strmi	r0, [ip, #3084]	; 0xc0c
    18dc:			; <UNDEFINED> instruction: 0xe701d1f9
    18e0:	ldr	r4, [sp, -fp, lsr #12]
    18e4:	ldrbvs	r2, [sl], #512	; 0x200
    18e8:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
    18ec:	tstcs	r0, r9, lsr r6
    18f0:			; <UNDEFINED> instruction: 0xf7fe2001
    18f4:	svclt	0x0000efdc
    18f8:			; <UNDEFINED> instruction: 0x00010ab4
    18fc:	andeq	r0, r1, r6, lsr #21
    1900:	andeq	r0, r1, r8, lsr #21
    1904:	andeq	r0, r1, r2, asr sl
    1908:	andeq	r0, r1, r6, lsr sl
    190c:	andeq	r0, r1, r0, lsl sl
    1910:	andeq	r0, r1, ip, ror #19
    1914:	andeq	r0, r1, lr, asr #19
    1918:	andeq	r0, r1, r0, asr #19
    191c:			; <UNDEFINED> instruction: 0x000109b0
    1920:	muleq	r1, r0, r9
    1924:	andeq	r0, r1, r8, ror r9
    1928:	andeq	r0, r1, sl, asr r9
    192c:	andeq	r0, r1, r8, lsr r9
    1930:	andeq	r0, r1, sl, lsr #18
    1934:	strdeq	r0, [r1], -r4
    1938:	andeq	r0, r1, r2, ror #17
    193c:	andeq	r0, r1, r6, asr #17
    1940:	andeq	r0, r1, r0, asr #17
    1944:	andeq	r0, r1, r0, lsl #22
    1948:	andeq	r0, r1, r2, ror r8
    194c:	andeq	r0, r0, lr, ror #3
    1950:	andeq	r0, r1, lr, lsr r8
    1954:	strdeq	r0, [r1], -r2
    1958:	andeq	r0, r1, r2, asr #15
    195c:	andeq	r0, r1, ip, lsr #15
    1960:	andeq	r0, r1, sl, lsl #15
    1964:	andeq	r0, r1, r4, ror #19
    1968:	andeq	r0, r1, ip, ror #14
    196c:	mvnsmi	lr, #737280	; 0xb4000
    1970:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1974:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1978:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    197c:	svc	0x004af7fe
    1980:	blne	1d92b7c <abort@plt+0x1d921f4>
    1984:	strhle	r1, [sl], -r6
    1988:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    198c:	svccc	0x0004f855
    1990:	strbmi	r3, [sl], -r1, lsl #8
    1994:	ldrtmi	r4, [r8], -r1, asr #12
    1998:	adcmi	r4, r6, #152, 14	; 0x2600000
    199c:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    19a0:	svclt	0x000083f8
    19a4:	andeq	r0, r1, r2, asr #9
    19a8:			; <UNDEFINED> instruction: 0x000104b8
    19ac:	svclt	0x00004770

Disassembly of section .fini:

000019b0 <.fini>:
    19b0:	push	{r3, lr}
    19b4:	pop	{r3, pc}
