module TopLevel (SW, LEDR);
 input [9:0] SW;
 output [9:0] LEDR;
 wire notA, notB, AB, BA; // Internal connections between gates 
 not (notA, SW[0]); // ~SW[0]
 not (notB, SW[1]); // ~SW[1]
 and (AB, notA, SW[1]);
 and (BA, notB, SW[0]);
 or (LEDR[0], AB, BA); // Calculated XOR
 xor (LEDR[0], SW[0], SW[1]); // Direct XOR
endmodule
