INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 04:45:44 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_2mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             1.013ns  (required time - arrival time)
  Source:                 buffer121/control/fullReg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            buffer160/fifo/Memory_reg[0][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.918ns (15.693%)  route 4.932ns (84.307%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2469, unset)         0.508     0.508    buffer121/control/clk
    SLICE_X22Y126        FDRE                                         r  buffer121/control/fullReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y126        FDRE (Prop_fdre_C_Q)         0.254     0.762 f  buffer121/control/fullReg_reg/Q
                         net (fo=109, routed)         0.980     1.742    buffer121/control/fullReg_reg_0
    SLICE_X22Y127        LUT5 (Prop_lut5_I0_O)        0.048     1.790 f  buffer121/control/transmitValue_i_3__47/O
                         net (fo=8, routed)           0.359     2.148    buffer162/fifo/transmitValue_reg_3
    SLICE_X21Y127        LUT4 (Prop_lut4_I0_O)        0.138     2.286 f  buffer162/fifo/fullReg_i_7__4/O
                         net (fo=2, routed)           0.196     2.482    buffer140/control/fullReg_i_2__5
    SLICE_X20Y127        LUT6 (Prop_lut6_I0_O)        0.129     2.611 f  buffer140/control/fullReg_i_6__9/O
                         net (fo=3, routed)           0.378     2.989    buffer140/control/cond_br32_trueOut_valid
    SLICE_X17Y124        LUT6 (Prop_lut6_I1_O)        0.043     3.032 f  buffer140/control/outputValid_i_8/O
                         net (fo=2, routed)           0.310     3.342    fork69/control/generateBlocks[5].regblock/transmitValue_i_3__7
    SLICE_X19Y125        LUT6 (Prop_lut6_I2_O)        0.043     3.385 f  fork69/control/generateBlocks[5].regblock/outputValid_i_6/O
                         net (fo=1, routed)           0.336     3.721    fork68/control/generateBlocks[1].regblock/transmitValue_reg_5
    SLICE_X15Y125        LUT6 (Prop_lut6_I3_O)        0.043     3.764 f  fork68/control/generateBlocks[1].regblock/outputValid_i_4__2/O
                         net (fo=4, routed)           0.269     4.033    control_merge6/tehb/control/transmitValue_reg_21
    SLICE_X12Y127        LUT6 (Prop_lut6_I5_O)        0.043     4.076 f  control_merge6/tehb/control/transmitValue_i_2__64/O
                         net (fo=4, routed)           0.245     4.322    fork65/control/generateBlocks[1].regblock/transmitValue_i_6__3
    SLICE_X12Y128        LUT6 (Prop_lut6_I3_O)        0.043     4.365 f  fork65/control/generateBlocks[1].regblock/transmitValue_i_14/O
                         net (fo=1, routed)           0.445     4.810    fork65/control/generateBlocks[7].regblock/blockStopArray[0]
    SLICE_X18Y135        LUT6 (Prop_lut6_I4_O)        0.043     4.853 f  fork65/control/generateBlocks[7].regblock/transmitValue_i_6__3/O
                         net (fo=2, routed)           0.673     5.526    buffer135/control/transmitValue_reg_21
    SLICE_X9Y129         LUT6 (Prop_lut6_I2_O)        0.043     5.569 r  buffer135/control/transmitValue_i_3__75/O
                         net (fo=19, routed)          0.553     6.122    buffer160/fifo/outputValid_reg_0
    SLICE_X6Y125         LUT5 (Prop_lut5_I4_O)        0.048     6.170 r  buffer160/fifo/Memory[0][5]_i_1__7/O
                         net (fo=5, routed)           0.188     6.358    buffer160/fifo/WriteEn3_out
    SLICE_X7Y124         FDRE                                         r  buffer160/fifo/Memory_reg[0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=2469, unset)         0.483     7.683    buffer160/fifo/clk
    SLICE_X7Y124         FDRE                                         r  buffer160/fifo/Memory_reg[0][1]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X7Y124         FDRE (Setup_fdre_C_CE)      -0.277     7.370    buffer160/fifo/Memory_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.370    
                         arrival time                          -6.358    
  -------------------------------------------------------------------
                         slack                                  1.013    




