#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon Jan  1 19:31:38 2024
# Process ID: 22356
# Current directory: C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5256 C:\Users\G731\OneDrive\Escritorio\Universidad\CUARTO\1er CUATRI\SED\project_3\project_3.xpr
# Log file: C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/vivado.log
# Journal file: C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3\vivado.jou
# Running On: LAPTOP-M2QP75QN, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17023 MB
#-----------------------------------------------------------
start_gui
open_project {C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.xpr}
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.gen/sources_1'.
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 1464.500 ; gain = 176.781
update_compile_order -fileset sources_1
close [ open {C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd} w ]
add_files {{C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/utils_1/imports/synth_1/TOP_LAVADORA.dcp with file C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.runs/synth_1/TOP_LAVADORA.dcp
launch_runs impl_1 -jobs 6
[Mon Jan  1 19:45:31 2024] Launched synth_1...
Run output will be captured here: C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.runs/synth_1/runme.log
[Mon Jan  1 19:45:32 2024] Launched impl_1...
Run output will be captured here: C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1868.137 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2547.531 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 2547.531 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2547.531 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 2665.020 ; gain = 1167.496
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
synth_design -top TOP_LAVADORA -part xc7a100tcsg324-1 -lint 
Command: synth_design -top TOP_LAVADORA -part xc7a100tcsg324-1 -lint
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 3047.887 ; gain = 351.707
---------------------------------------------------------------------------------
Clean up Linter database...
INFO: [Synth 8-638] synthesizing module 'TOP_LAVADORA' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:32]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/SINCRONIZADOR.vhd:3' bound to instance 'inst_sincronizador' of component 'SINCRONIZADOR' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:115]
INFO: [Synth 8-638] synthesizing module 'SINCRONIZADOR' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/SINCRONIZADOR.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'SINCRONIZADOR' (1#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/SINCRONIZADOR.vhd:18]
INFO: [Synth 8-3491] module 'DETECTOR_FLANCO' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DETECTORFLANCO.vhd:4' bound to instance 'inst_detectorflanco' of component 'DETECTOR_FLANCO' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:128]
INFO: [Synth 8-638] synthesizing module 'DETECTOR_FLANCO' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DETECTORFLANCO.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'DETECTOR_FLANCO' (2#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DETECTORFLANCO.vhd:19]
INFO: [Synth 8-3491] module 'maquina_estados' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:6' bound to instance 'inst_maquina_estados' of component 'MAQUINA_ESTADOS' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:141]
INFO: [Synth 8-638] synthesizing module 'maquina_estados' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:31]
WARNING: [Synth 8-614] signal 'estado' is read in the process but is not in the sensitivity list [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:103]
WARNING: [Synth 8-614] signal 'empezar_lavado' is read in the process but is not in the sensitivity list [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:103]
INFO: [Synth 8-256] done synthesizing module 'maquina_estados' (3#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:31]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DECODER.vhd:6' bound to instance 'inst_decoder' of component 'decoder' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:166]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DECODER.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decoder' (4#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DECODER.vhd:13]
INFO: [Synth 8-3491] module 'DivisorFrecuencia' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd:6' bound to instance 'inst_DivisorFrecuencia' of component 'DivisorFrecuencia' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:171]
INFO: [Synth 8-638] synthesizing module 'DivisorFrecuencia' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DivisorFrecuencia' (5#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd:12]
WARNING: [Synth 8-3848] Net led_tiempo_lavado in module/entity TOP_LAVADORA does not have driver. [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'TOP_LAVADORA' (6#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:32]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3135.852 ; gain = 439.672
---------------------------------------------------------------------------------
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Jan  1 19:49:59 2024
| Host         : LAPTOP-M2QP75QN running 64-bit major release  (build 9200)
---------------------------------------------------------------------------------------------------------------------------------------------

RTL Linter Report

Table of Contents
-----------------
1. Summary

1. Summary
----------

+-----------+--------------+----------+
| Rule ID   | # Violations | # Waived |
+-----------+--------------+----------+
| ASSIGN-5  | 2            | 0        |
| ASSIGN-6  | 2            | 0        |
| ASSIGN-9  | 1            | 0        |
| ASSIGN-10 | 1            | 0        |
| INFER-1   | 9            | 0        |
| RESET-2   | 2            | 0        |
+-----------+--------------+----------+


WARNING: [Synth 37-93] [ASSIGN-6]Signal 'temperatura' was assigned but not read. 
RTL Name 'temperatura', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 35.
WARNING: [Synth 37-93] [ASSIGN-6]Signal 'velocidad' was assigned but not read. 
RTL Name 'velocidad', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 36.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for abrir_sumidero_reg. 
RTL Name 'abrir_sumidero_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 117.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for bomba_agua_reg. 
RTL Name 'bomba_agua_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 113.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for bomba_detergente_reg. 
RTL Name 'bomba_detergente_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 114.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for calentador_reg. 
RTL Name 'calentador_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 116.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for codigo_modo_reg. 
RTL Name 'codigo_modo_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 108.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for led_finalizado_reg. 
RTL Name 'led_finalizado_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 111.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for led_funcionando_reg. 
RTL Name 'led_funcionando_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 110.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for leds_temporizador_reg. 
RTL Name 'leds_temporizador_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 118.
WARNING: [Synth 37-88] [INFER-1]Inferred latch found for motor_rotacion_reg. 
RTL Name 'motor_rotacion_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 115.
WARNING: [Synth 37-103] [RESET-2]Register led_encendido_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'led_encendido_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 61.
WARNING: [Synth 37-103] [RESET-2]Register seleccion_display_reg in always/process block does not have asynchronous reset when one or more other signals do.
RTL Name 'seleccion_display_reg', Hierarchy 'maquina_estados', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd', Line 61.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'damencendido' declared and are not set.
RTL Name 'damencendido', Hierarchy 'TOP_LAVADORA', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd', Line 40.
WARNING: [Synth 37-95] [ASSIGN-5]Found scalar variable(s) 'sadencendido' declared and are not set.
RTL Name 'sadencendido', Hierarchy 'TOP_LAVADORA', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd', Line 36.
WARNING: [Synth 37-101] [ASSIGN-9]All bits in IO 'led_tiempo_lavado' are not set. First unset bit index is 0. 
RTL Name 'led_tiempo_lavado', Hierarchy 'TOP_LAVADORA', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd', Line 19.
WARNING: [Synth 37-102] [ASSIGN-10]All bits in IO 'sw_tiempo_lavado' are not read. First unused bit index is 0. 
RTL Name 'sw_tiempo_lavado', Hierarchy 'TOP_LAVADORA', File 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd', Line 11.
INFO: [Synth 37-85] Total of 17 linter message(s) generated.
INFO: [Synth 37-45] Linter Run Finished!
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3152.492 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 2 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 2 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/constrs_1/new/CONSTRAINTS.xdc]
Finished Parsing XDC File [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/constrs_1/new/CONSTRAINTS.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3255.621 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 20 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3255.621 ; gain = 559.441
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_LAVADORA'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_LAVADORA' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj TOP_LAVADORA_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DivisorFrecuencia'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'maquina_estados'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'TOP_LAVADORA'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_LAVADORA_behav xil_defaultlib.TOP_LAVADORA -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TOP_LAVADORA_behav xil_defaultlib.TOP_LAVADORA -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.SINCRONIZADOR [sincronizador_default]
Compiling architecture behavioral of entity xil_defaultlib.DETECTOR_FLANCO [detector_flanco_default]
Compiling architecture behavioral of entity xil_defaultlib.maquina_estados [maquina_estados_default]
Compiling architecture dataflow of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.DivisorFrecuencia [divisorfrecuencia_default]
Compiling architecture behavioral of entity xil_defaultlib.top_lavadora
Built simulation snapshot TOP_LAVADORA_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_LAVADORA_behav -key {Behavioral:sim_1:Functional:TOP_LAVADORA} -tclbatch {TOP_LAVADORA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_LAVADORA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_LAVADORA_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 3255.621 ; gain = 0.000
add_bp {C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd} 19
remove_bps -file {C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd} -line 19
launch_simulation -mode post-implementation -type functional
Command: launch_simulation  -mode post-implementation -type functional
INFO: [Vivado 12-12493] Simulation top is 'TOP_LAVADORA'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching post-implementation functional simulation in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/impl/func/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-31] Writing simulation netlist file for design 'impl_1'...
INFO: [SIM-utils-32] write_verilog -mode funcsim -nolib -force -file "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/impl/func/xsim/TOP_LAVADORA_func_impl.v"
INFO: [SIM-utils-36] Netlist generated:C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/impl/func/xsim/TOP_LAVADORA_func_impl.v
INFO: [SIM-utils-54] Inspecting design source files for 'TOP_LAVADORA' in fileset 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/impl/func/xsim'
"xvlog --incr --relax -prj TOP_LAVADORA_vlog.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/impl/func/xsim/TOP_LAVADORA_func_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DETECTOR_FLANCO
INFO: [VRFC 10-311] analyzing module DivisorFrecuencia
INFO: [VRFC 10-311] analyzing module SINCRONIZADOR
INFO: [VRFC 10-311] analyzing module TOP_LAVADORA
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module maquina_estados
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/impl/func/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TOP_LAVADORA_func_impl xil_defaultlib.TOP_LAVADORA xil_defaultlib.glbl -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot TOP_LAVADORA_func_impl xil_defaultlib.TOP_LAVADORA xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.DivisorFrecuencia
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module xil_defaultlib.decoder
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.DETECTOR_FLANCO
Compiling module unisims_ver.latchsre_ldce
Compiling module unisims_ver.LDCE
Compiling module xil_defaultlib.maquina_estados
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.SINCRONIZADOR
Compiling module unisims_ver.OBUFT
Compiling module xil_defaultlib.TOP_LAVADORA
Compiling module xil_defaultlib.glbl
Built simulation snapshot TOP_LAVADORA_func_impl
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/impl/func/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "TOP_LAVADORA_func_impl -key {Post-Implementation:sim_1:Functional:TOP_LAVADORA} -tclbatch {TOP_LAVADORA.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source TOP_LAVADORA.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'TOP_LAVADORA_func_impl' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4257.211 ; gain = 10.359
file mkdir C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new
file mkdir C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new
file mkdir C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new
file mkdir C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new
file mkdir C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new
file mkdir {C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new}
close [ open {C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisordeFrecuencia_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisordeFrecuencia_tb.vhd}}
update_compile_order -fileset sim_1
save_wave_config {C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/TOP_LAVADORA_behav.wcfg}
add_files -fileset sim_1 -norecurse {{C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/TOP_LAVADORA_behav.wcfg}}
set_property xsim.view {{C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/TOP_LAVADORA_behav.wcfg}} [get_filesets sim_1]
current_sim simulation_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'TOP_LAVADORA'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim/simulate.log"
set_property top tb_DivisorFrecuencia [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_DivisorFrecuencia'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim/simulate.log"
set_property top DivisorFrecuencia [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DivisorFrecuencia'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim/simulate.log"
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'DivisorFrecuencia'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim/simulate.log"
export_ip_user_files -of_objects  [get_files {{C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/TOP_LAVADORA_behav.wcfg}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/TOP_LAVADORA_behav.wcfg}}
export_ip_user_files -of_objects  [get_files {{C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisordeFrecuencia_tb.vhd}}] -no_script -reset -force -quiet
remove_files  -fileset sim_1 {{C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisordeFrecuencia_tb.vhd}}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open {C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisorFrecuencia_tb.vhd} w ]
add_files -fileset sim_1 {{C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisorFrecuencia_tb.vhd}}
update_compile_order -fileset sim_1
set_property top tb_DivisorFrecuencia [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_DivisorFrecuencia'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: El proceso no tiene acceso al archivo porque está siendo utilizado por otro proceso: "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_DivisorFrecuencia'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_DivisorFrecuencia' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_DivisorFrecuencia_vhdl.prj"
ECHO est  desactivado.
ECHO est  desactivado.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisorFrecuencia_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_DivisorFrecuencia'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DivisorFrecuencia_behav xil_defaultlib.tb_DivisorFrecuencia -log elaborate.log"
ECHO est  desactivado.
ECHO est  desactivado.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_DivisorFrecuencia_behav xil_defaultlib.tb_DivisorFrecuencia -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <clk_in> does not exist in entity <DivisorFrecuencia>.  Please compare the definition of block <DivisorFrecuencia> to its component declaration and its instantion to detect the mismatch. [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisorFrecuencia_tb.vhd:10]
ERROR: [VRFC 10-718] formal port <rst> does not exist in entity <DivisorFrecuencia>.  Please compare the definition of block <DivisorFrecuencia> to its component declaration and its instantion to detect the mismatch. [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisorFrecuencia_tb.vhd:11]
ERROR: [VRFC 10-8350] formal port 'clk_out' of mode 'inout' cannot be associated with actual port 'clk_out' of mode 'out' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sim_1/new/DivisorFrecuencia_tb.vhd:12]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit tb_divisorfrecuencia in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
