ncverilog(64): 12.20-s012: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	12.20-s012: Started on Nov 12, 2020 at 17:58:36 CST
ncverilog
	Top_tb.sv
	../../Top.sv
	../../AudDSP.sv
	../../AudRecorder.sv
	../../AudPlayer.sv
	../../I2cInitializer.sv
	../../LCDTop.sv
	../../LCDdatacontroll.sv
	../../LCDinstructions.sv
	+access+r
Recompiling... reason: file './Top_tb.sv' is newer than expected.
	expected: Thu Nov 12 17:57:42 2020
	actual:   Thu Nov 12 17:58:15 2020
file: Top_tb.sv
wire [15:0] SRAM_DQ;
                  |
ncvlog: *W,ILLPDX (Top_tb.sv,50|18): Multiple declarations for a port not allowed in module with ANSI list of port declarations (port 'SRAM_DQ') [12.3.4(IEEE-2001)].
	module worklib.Top_tb:sv
		errors: 0, warnings: 1
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.Top_tb:sv <0x5cdd8a68>
			streams:  38, words: 46191
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                   Instances  Unique
		Modules:                   9       9
		Resolved nets:             0       1
		Registers:               201     201
		Scalar wires:             71       -
		Vectored wires:           29       -
		Always blocks:            20      20
		Initial blocks:            3       3
		Cont. assignments:        18      47
		Pseudo assignments:       41      41
		Simulation timescale:  100ps
	Writing initial simulation snapshot: worklib.Top_tb:sv
Loading snapshot worklib.Top_tb:sv .................... Done
*Verdi3* Loading libsscore_ius122.so
*Verdi3* : Enable Parallel Dumping.
ncsim> source /opt/CAD/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
FSDB Dumper for IUS, Release Verdi3_2013.07, Linux x86_64/64bit, 07/04/2013
(C) 1996 - 2013 by Synopsys, Inc.
*Verdi3* FSDB WARNING: The FSDB file already exists. Overwriting the FSDB file may crash the programs that are using this file.
*Verdi3* : Create FSDB file 'Top.fsdb'
*Verdi3* : Begin traversing the scopes, layer (0).
*Verdi3* : End of traversing.
====== Test I2C Instruction ======
instruction           0 = 0011_0100_000_1111_0_0000_0000
instruction           1 = 0011_0100_000_0100_0_0001_0101
instruction           2 = 0011_0100_000_0101_0_0000_0000
instruction           3 = 0011_0100_000_0110_0_0000_0000
instruction           4 = 0011_0100_000_0111_0_0100_0010
instruction           5 = 0011_0100_000_1000_0_0001_1001
instruction           6 = 0011_0100_000_1001_0_0000_0001
===================================
======= Test LCD Display ========
instruction           0 : 1_0_00100000
instruction           1 : 1_0_00100000
instruction           2 : 1_0_00100000
instruction           3 : 1_0_01010011
instruction           4 : 1_0_01110100
instruction           5 : 1_0_01101111
instruction           6 : 1_0_01110000
instruction           7 : 1_0_00100000
instruction           8 : 1_0_00100000
instruction           9 : 1_0_00100000
instruction          10 : 1_0_00100000
instruction          11 : 1_0_00100000
instruction          12 : 1_0_00100000
instruction          13 : 1_0_00100000
instruction          14 : 1_0_00100000
instruction          15 : 1_0_00100000
instruction          16 : 1_0_00100000
instruction          17 : 1_0_00100000
instruction          18 : 1_0_00100000
instruction          19 : 1_0_00100000
instruction          20 : 1_0_00100000
instruction          21 : 1_0_00100000
instruction          22 : 1_0_00100000
instruction          23 : 1_0_00100000
instruction          24 : 1_0_00100000
instruction          25 : 1_0_00100000
instruction          26 : 1_0_00100000
instruction          27 : 1_0_00100000
instruction          28 : 1_0_00100000
instruction          29 : 1_0_00100000
instruction          30 : 1_0_00100000
instruction          31 : 1_0_00100000
=================================
========= Player Data =========
====== Request Success ======
return data # 0 : 0xf012
=============================
================================
+=====================+
| Simulation Complete |
+=====================+
Simulation complete via $finish(1) at time 25190 US + 0
./Top_tb.sv:307 	$finish;
ncsim> exit
TOOL:	ncverilog	12.20-s012: Exiting on Nov 12, 2020 at 17:59:24 CST  (total: 00:00:48)
