Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto d4228360e9324114bb5e3705c3c43cee --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Comunicazione_Seriale_TB_behav xil_defaultlib.Comunicazione_Seriale_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.CU_A [cu_a_default]
Compiling architecture behavioral of entity xil_defaultlib.counter_mod8 [counter_mod8_default]
Compiling architecture behavioral of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.Rs232RefComp [rs232refcomp_default]
Compiling architecture structural of entity xil_defaultlib.Unita_A [unita_a_default]
Compiling architecture behavioral of entity xil_defaultlib.CU_B [cu_b_default]
Compiling architecture behavioral of entity xil_defaultlib.mem [mem_default]
Compiling architecture structural of entity xil_defaultlib.Unita_B [unita_b_default]
Compiling architecture structural of entity xil_defaultlib.Comunicazione_Seriale [comunicazione_seriale_default]
Compiling architecture behavioral of entity xil_defaultlib.comunicazione_seriale_tb
Built simulation snapshot Comunicazione_Seriale_TB_behav
