$date
	Fri Nov 28 11:28:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module D_Flip_Flop_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # data $end
$var reg 1 $ rst $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # data $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 % i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
x!
$end
#5
1!
1#
b1 %
1"
#10
b10 %
0"
#15
0!
1$
b11 %
1"
#20
0$
b100 %
0"
#25
1!
b101 %
1"
#30
b110 %
0"
#35
0!
1$
0#
b111 %
1"
#40
b1000 %
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
