Timing Analyzer report for DE2_CCD_detect
Tue Apr 04 19:28:02 2006
Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
  6. Clock Setup: 'Audio_PLL:u10|altpll:altpll_component|_clk0'
  7. Clock Setup: 'GPIO_1[10]'
  8. Clock Setup: 'CLOCK_50'
  9. Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
 10. Clock Hold: 'Audio_PLL:u10|altpll:altpll_component|_clk0'
 11. Clock Hold: 'GPIO_1[10]'
 12. Clock Hold: 'CLOCK_50'
 13. tsu
 14. tco
 15. tpd
 16. th
 17. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Type                                                                                     ; Slack     ; Required Time                     ; Actual Time                      ; From                                                                                                                         ; To                                 ; From Clock                                                                ; To Clock                                                                  ; Failed Paths ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+
; Worst-case tsu                                                                           ; N/A       ; None                              ; 6.941 ns                         ; DRAM_DQ[2]                                                                                                                   ; Sdram_Control_4Port:u6|mDATAOUT[2] ; --                                                                        ; CLOCK_50                                                                  ; 0            ;
; Worst-case tco                                                                           ; N/A       ; None                              ; 16.367 ns                        ; Y                                                                                                                            ; VGA_R[0]                           ; CLOCK_50                                                                  ; --                                                                        ; 0            ;
; Worst-case tpd                                                                           ; N/A       ; None                              ; 10.310 ns                        ; SW[15]                                                                                                                       ; LEDR[15]                           ; --                                                                        ; --                                                                        ; 0            ;
; Worst-case th                                                                            ; N/A       ; None                              ; 3.707 ns                         ; SW[4]                                                                                                                        ; I2C_CCD_Config:u7|mI2C_DATA[4]     ; --                                                                        ; CLOCK_50                                                                  ; 0            ;
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0' ; 2.809 ns  ; 100.00 MHz ( period = 10.000 ns ) ; 139.06 MHz ( period = 7.191 ns ) ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[21]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Setup: 'CLOCK_50'                                                                  ; 11.745 ns ; 50.00 MHz ( period = 20.000 ns )  ; 121.14 MHz ( period = 8.255 ns ) ; Y                                                                                                                            ; DLY_cont[17]                       ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 0            ;
; Clock Setup: 'GPIO_1[10]'                                                                ; 34.462 ns ; 25.00 MHz ( period = 40.000 ns )  ; 180.57 MHz ( period = 5.538 ns ) ; CCD_Capture:u3|Y_Cont[0]                                                                                                     ; RAW2RGB:u4|mCCD_G[10]              ; GPIO_1[10]                                                                ; GPIO_1[10]                                                                ; 0            ;
; Clock Setup: 'Audio_PLL:u10|altpll:altpll_component|_clk0'                               ; 51.782 ns ; 18.41 MHz ( period = 54.320 ns )  ; 394.01 MHz ( period = 2.538 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[1]                                                                                                  ; AUDIO_DAC:u9|LRCK_1X_DIV[8]        ; Audio_PLL:u10|altpll:altpll_component|_clk0                               ; Audio_PLL:u10|altpll:altpll_component|_clk0                               ; 0            ;
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'  ; 0.391 ns  ; 100.00 MHz ( period = 10.000 ns ) ; N/A                              ; Sdram_Control_4Port:u6|ST[0]                                                                                                 ; Sdram_Control_4Port:u6|ST[0]       ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0            ;
; Clock Hold: 'Audio_PLL:u10|altpll:altpll_component|_clk0'                                ; 0.391 ns  ; 18.41 MHz ( period = 54.320 ns )  ; N/A                              ; AUDIO_DAC:u9|LRCK_1X                                                                                                         ; AUDIO_DAC:u9|LRCK_1X               ; Audio_PLL:u10|altpll:altpll_component|_clk0                               ; Audio_PLL:u10|altpll:altpll_component|_clk0                               ; 0            ;
; Clock Hold: 'GPIO_1[10]'                                                                 ; 0.391 ns  ; 25.00 MHz ( period = 40.000 ns )  ; N/A                              ; CCD_Capture:u3|mSTART                                                                                                        ; CCD_Capture:u3|mSTART              ; GPIO_1[10]                                                                ; GPIO_1[10]                                                                ; 0            ;
; Clock Hold: 'CLOCK_50'                                                                   ; 0.391 ns  ; 50.00 MHz ( period = 20.000 ns )  ; N/A                              ; Reset_Delay:u2|oRST_1                                                                                                        ; Reset_Delay:u2|oRST_1              ; CLOCK_50                                                                  ; CLOCK_50                                                                  ; 0            ;
; Total number of failed paths                                                             ;           ;                                   ;                                  ;                                                                                                                              ;                                    ;                                                                           ;                                                                           ; 0            ;
+------------------------------------------------------------------------------------------+-----------+-----------------------------------+----------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                             ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                      ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+
; Device Name                                           ; EP2C35F672C6       ;                 ;                         ;             ;
; Timing Models                                         ; Preliminary        ;                 ;                         ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                         ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                         ;             ;
; Number of paths to report                             ; 200                ;                 ;                         ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                         ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                         ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                         ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                         ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                         ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                         ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                         ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                         ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                         ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                         ;             ;
; Enable Recovery/Removal analysis                      ; Off                ;                 ;                         ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                         ;             ;
; Clock Settings                                        ; Ccd Pixclk         ;                 ; GPIO_1[10]              ;             ;
; Clock Settings                                        ; Ccd Mclk           ;                 ; GPIO_1[11]              ;             ;
; Clock Settings                                        ; Ccd Pixclk         ;                 ; GPIO_1[30]              ;             ;
; Clock Settings                                        ; Ccd Mclk           ;                 ; GPIO_1[31]              ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe6|dffe7a ; dcfifo_7lb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe8|dffe9a ; dcfifo_7lb1 ;
+-------------------------------------------------------+--------------------+-----------------+-------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                                                                            ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Clock Node Name                                                           ; Clock Setting Name ; Type       ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset    ; Phase offset ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -2.368 ns ;              ;
; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1 ;                    ; PLL output ; 100.0 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_50 ; 2                     ; 1                   ; -5.368 ns ;              ;
; Audio_PLL:u10|altpll:altpll_component|_clk0                               ;                    ; PLL output ; 18.41 MHz        ; 0.000 ns      ; 0.000 ns     ; CLOCK_27 ; 15                    ; 22                  ; -2.394 ns ;              ;
; GPIO_1[10]                                                                ; CCD_PIXCLK         ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[30]                                                                ; CCD_PIXCLK         ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[31]                                                                ; CCD_MCLK           ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; GPIO_1[11]                                                                ; CCD_MCLK           ; User Pin   ; 25.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_50                                                                  ;                    ; User Pin   ; 50.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
; CLOCK_27                                                                  ;                    ; User Pin   ; 27.0 MHz         ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A       ;              ;
+---------------------------------------------------------------------------+--------------------+------------+------------------+---------------+--------------+----------+-----------------------+---------------------+-----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                         ; To                                ; From Clock                                                                ; To Clock                                                                  ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 2.809 ns                                ; 139.06 MHz ( period = 7.191 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.747 ns                  ; 6.938 ns                ;
; 2.840 ns                                ; 139.66 MHz ( period = 7.160 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.906 ns                ;
; 2.984 ns                                ; 142.53 MHz ( period = 7.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.791 ns                ;
; 2.984 ns                                ; 142.53 MHz ( period = 7.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.796 ns                ;
; 2.984 ns                                ; 142.53 MHz ( period = 7.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.796 ns                ;
; 2.984 ns                                ; 142.53 MHz ( period = 7.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.796 ns                ;
; 2.984 ns                                ; 142.53 MHz ( period = 7.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.796 ns                ;
; 2.984 ns                                ; 142.53 MHz ( period = 7.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.796 ns                ;
; 2.984 ns                                ; 142.53 MHz ( period = 7.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.796 ns                ;
; 2.984 ns                                ; 142.53 MHz ( period = 7.016 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.796 ns                ;
; 3.001 ns                                ; 142.88 MHz ( period = 6.999 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.755 ns                ;
; 3.001 ns                                ; 142.88 MHz ( period = 6.999 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.755 ns                ;
; 3.001 ns                                ; 142.88 MHz ( period = 6.999 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.755 ns                ;
; 3.001 ns                                ; 142.88 MHz ( period = 6.999 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.755 ns                ;
; 3.001 ns                                ; 142.88 MHz ( period = 6.999 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.755 ns                ;
; 3.001 ns                                ; 142.88 MHz ( period = 6.999 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.755 ns                ;
; 3.015 ns                                ; 143.16 MHz ( period = 6.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 6.759 ns                ;
; 3.015 ns                                ; 143.16 MHz ( period = 6.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.764 ns                ;
; 3.015 ns                                ; 143.16 MHz ( period = 6.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.764 ns                ;
; 3.015 ns                                ; 143.16 MHz ( period = 6.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.764 ns                ;
; 3.015 ns                                ; 143.16 MHz ( period = 6.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.764 ns                ;
; 3.015 ns                                ; 143.16 MHz ( period = 6.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.764 ns                ;
; 3.015 ns                                ; 143.16 MHz ( period = 6.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.764 ns                ;
; 3.015 ns                                ; 143.16 MHz ( period = 6.985 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.764 ns                ;
; 3.032 ns                                ; 143.51 MHz ( period = 6.968 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.723 ns                ;
; 3.032 ns                                ; 143.51 MHz ( period = 6.968 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.723 ns                ;
; 3.032 ns                                ; 143.51 MHz ( period = 6.968 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.723 ns                ;
; 3.032 ns                                ; 143.51 MHz ( period = 6.968 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.723 ns                ;
; 3.032 ns                                ; 143.51 MHz ( period = 6.968 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.723 ns                ;
; 3.032 ns                                ; 143.51 MHz ( period = 6.968 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.723 ns                ;
; 3.197 ns                                ; 146.99 MHz ( period = 6.803 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.748 ns                  ; 6.551 ns                ;
; 3.220 ns                                ; 147.49 MHz ( period = 6.780 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.747 ns                  ; 6.527 ns                ;
; 3.310 ns                                ; 149.48 MHz ( period = 6.690 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.748 ns                  ; 6.438 ns                ;
; 3.348 ns                                ; 150.33 MHz ( period = 6.652 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.743 ns                  ; 6.395 ns                ;
; 3.369 ns                                ; 150.81 MHz ( period = 6.631 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.377 ns                ;
; 3.372 ns                                ; 150.88 MHz ( period = 6.628 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.404 ns                ;
; 3.372 ns                                ; 150.88 MHz ( period = 6.628 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.409 ns                ;
; 3.372 ns                                ; 150.88 MHz ( period = 6.628 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.409 ns                ;
; 3.372 ns                                ; 150.88 MHz ( period = 6.628 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.409 ns                ;
; 3.372 ns                                ; 150.88 MHz ( period = 6.628 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.409 ns                ;
; 3.372 ns                                ; 150.88 MHz ( period = 6.628 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.409 ns                ;
; 3.372 ns                                ; 150.88 MHz ( period = 6.628 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.409 ns                ;
; 3.372 ns                                ; 150.88 MHz ( period = 6.628 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.409 ns                ;
; 3.385 ns                                ; 151.17 MHz ( period = 6.615 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.747 ns                  ; 6.362 ns                ;
; 3.387 ns                                ; 151.22 MHz ( period = 6.613 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.748 ns                  ; 6.361 ns                ;
; 3.389 ns                                ; 151.26 MHz ( period = 6.611 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.368 ns                ;
; 3.389 ns                                ; 151.26 MHz ( period = 6.611 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.368 ns                ;
; 3.389 ns                                ; 151.26 MHz ( period = 6.611 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.368 ns                ;
; 3.389 ns                                ; 151.26 MHz ( period = 6.611 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.368 ns                ;
; 3.389 ns                                ; 151.26 MHz ( period = 6.611 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.368 ns                ;
; 3.389 ns                                ; 151.26 MHz ( period = 6.611 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.368 ns                ;
; 3.395 ns                                ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.380 ns                ;
; 3.395 ns                                ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.385 ns                ;
; 3.395 ns                                ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.385 ns                ;
; 3.395 ns                                ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.385 ns                ;
; 3.395 ns                                ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.385 ns                ;
; 3.395 ns                                ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.385 ns                ;
; 3.395 ns                                ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.385 ns                ;
; 3.395 ns                                ; 151.40 MHz ( period = 6.605 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.385 ns                ;
; 3.411 ns                                ; 151.77 MHz ( period = 6.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.742 ns                  ; 6.331 ns                ;
; 3.411 ns                                ; 151.77 MHz ( period = 6.589 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.743 ns                  ; 6.332 ns                ;
; 3.412 ns                                ; 151.79 MHz ( period = 6.588 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.344 ns                ;
; 3.412 ns                                ; 151.79 MHz ( period = 6.588 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.344 ns                ;
; 3.412 ns                                ; 151.79 MHz ( period = 6.588 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.344 ns                ;
; 3.412 ns                                ; 151.79 MHz ( period = 6.588 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.344 ns                ;
; 3.412 ns                                ; 151.79 MHz ( period = 6.588 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.344 ns                ;
; 3.412 ns                                ; 151.79 MHz ( period = 6.588 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.344 ns                ;
; 3.419 ns                                ; 151.95 MHz ( period = 6.581 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.747 ns                  ; 6.328 ns                ;
; 3.419 ns                                ; 151.95 MHz ( period = 6.581 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.747 ns                  ; 6.328 ns                ;
; 3.463 ns                                ; 152.98 MHz ( period = 6.537 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.748 ns                  ; 6.285 ns                ;
; 3.468 ns                                ; 153.09 MHz ( period = 6.532 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.743 ns                  ; 6.275 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.291 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.296 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.296 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.296 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.296 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.296 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.296 ns                ;
; 3.485 ns                                ; 153.49 MHz ( period = 6.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.296 ns                ;
; 3.496 ns                                ; 153.75 MHz ( period = 6.504 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[1] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.747 ns                  ; 6.251 ns                ;
; 3.499 ns                                ; 153.82 MHz ( period = 6.501 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.742 ns                  ; 6.243 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.255 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.255 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.255 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.255 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.255 ns                ;
; 3.502 ns                                ; 153.89 MHz ( period = 6.498 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.255 ns                ;
; 3.503 ns                                ; 153.92 MHz ( period = 6.497 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.281 ns                ;
; 3.503 ns                                ; 153.92 MHz ( period = 6.497 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.281 ns                ;
; 3.503 ns                                ; 153.92 MHz ( period = 6.497 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.784 ns                  ; 6.281 ns                ;
; 3.523 ns                                ; 154.39 MHz ( period = 6.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.248 ns                ;
; 3.523 ns                                ; 154.39 MHz ( period = 6.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.253 ns                ;
; 3.523 ns                                ; 154.39 MHz ( period = 6.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.253 ns                ;
; 3.523 ns                                ; 154.39 MHz ( period = 6.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.253 ns                ;
; 3.523 ns                                ; 154.39 MHz ( period = 6.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.253 ns                ;
; 3.523 ns                                ; 154.39 MHz ( period = 6.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.253 ns                ;
; 3.523 ns                                ; 154.39 MHz ( period = 6.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.253 ns                ;
; 3.523 ns                                ; 154.39 MHz ( period = 6.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.253 ns                ;
; 3.534 ns                                ; 154.66 MHz ( period = 6.466 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mRD        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.249 ns                ;
; 3.534 ns                                ; 154.66 MHz ( period = 6.466 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|RD_MASK[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.249 ns                ;
; 3.534 ns                                ; 154.66 MHz ( period = 6.466 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|RD_MASK[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.783 ns                  ; 6.249 ns                ;
; 3.535 ns                                ; 154.68 MHz ( period = 6.465 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.748 ns                  ; 6.213 ns                ;
; 3.540 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.212 ns                ;
; 3.540 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.212 ns                ;
; 3.540 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.212 ns                ;
; 3.540 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.212 ns                ;
; 3.540 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.212 ns                ;
; 3.540 ns                                ; 154.80 MHz ( period = 6.460 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.212 ns                ;
; 3.544 ns                                ; 154.89 MHz ( period = 6.456 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.774 ns                  ; 6.230 ns                ;
; 3.544 ns                                ; 154.89 MHz ( period = 6.456 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.235 ns                ;
; 3.544 ns                                ; 154.89 MHz ( period = 6.456 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.235 ns                ;
; 3.544 ns                                ; 154.89 MHz ( period = 6.456 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.235 ns                ;
; 3.544 ns                                ; 154.89 MHz ( period = 6.456 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.235 ns                ;
; 3.544 ns                                ; 154.89 MHz ( period = 6.456 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.235 ns                ;
; 3.544 ns                                ; 154.89 MHz ( period = 6.456 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.235 ns                ;
; 3.544 ns                                ; 154.89 MHz ( period = 6.456 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.779 ns                  ; 6.235 ns                ;
; 3.560 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.215 ns                ;
; 3.560 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.220 ns                ;
; 3.560 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.220 ns                ;
; 3.560 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.220 ns                ;
; 3.560 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.220 ns                ;
; 3.560 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.220 ns                ;
; 3.560 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.220 ns                ;
; 3.560 ns                                ; 155.28 MHz ( period = 6.440 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.220 ns                ;
; 3.561 ns                                ; 155.30 MHz ( period = 6.439 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.194 ns                ;
; 3.561 ns                                ; 155.30 MHz ( period = 6.439 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.194 ns                ;
; 3.561 ns                                ; 155.30 MHz ( period = 6.439 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.194 ns                ;
; 3.561 ns                                ; 155.30 MHz ( period = 6.439 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.194 ns                ;
; 3.561 ns                                ; 155.30 MHz ( period = 6.439 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.194 ns                ;
; 3.561 ns                                ; 155.30 MHz ( period = 6.439 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.755 ns                  ; 6.194 ns                ;
; 3.562 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.214 ns                ;
; 3.562 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.219 ns                ;
; 3.562 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.219 ns                ;
; 3.562 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.219 ns                ;
; 3.562 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.219 ns                ;
; 3.562 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.219 ns                ;
; 3.562 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.219 ns                ;
; 3.562 ns                                ; 155.33 MHz ( period = 6.438 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.781 ns                  ; 6.219 ns                ;
; 3.569 ns                                ; 155.50 MHz ( period = 6.431 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.746 ns                  ; 6.177 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.179 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.179 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.179 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.179 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.179 ns                ;
; 3.577 ns                                ; 155.69 MHz ( period = 6.423 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.179 ns                ;
; 3.579 ns                                ; 155.74 MHz ( period = 6.421 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.178 ns                ;
; 3.579 ns                                ; 155.74 MHz ( period = 6.421 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.178 ns                ;
; 3.579 ns                                ; 155.74 MHz ( period = 6.421 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.178 ns                ;
; 3.579 ns                                ; 155.74 MHz ( period = 6.421 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.178 ns                ;
; 3.579 ns                                ; 155.74 MHz ( period = 6.421 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.178 ns                ;
; 3.579 ns                                ; 155.74 MHz ( period = 6.421 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.757 ns                  ; 6.178 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.770 ns                  ; 6.184 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.771 ns                  ; 6.185 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.189 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.190 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.189 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.190 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.189 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.190 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.189 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.190 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.189 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.190 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.189 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.190 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.189 ns                ;
; 3.586 ns                                ; 155.91 MHz ( period = 6.414 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.776 ns                  ; 6.190 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.181 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[8]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.775 ns                  ; 6.181 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[14]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[16]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[17]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[18]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[19]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[22]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.594 ns                                ; 156.10 MHz ( period = 6.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[20]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.780 ns                  ; 6.186 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.751 ns                  ; 6.148 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.149 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.751 ns                  ; 6.148 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.149 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.751 ns                  ; 6.148 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[11]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.149 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.751 ns                  ; 6.148 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[12]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.149 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.751 ns                  ; 6.148 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[13]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.149 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.751 ns                  ; 6.148 ns                ;
; 3.603 ns                                ; 156.32 MHz ( period = 6.397 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5] ; Sdram_Control_4Port:u6|mADDR[15]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.752 ns                  ; 6.149 ns                ;
; 3.604 ns                                ; 156.35 MHz ( period = 6.396 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7] ; Sdram_Control_4Port:u6|mADDR[21]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.743 ns                  ; 6.139 ns                ;
; 3.611 ns                                ; 156.52 MHz ( period = 6.389 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.145 ns                ;
; 3.611 ns                                ; 156.52 MHz ( period = 6.389 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[9]   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.145 ns                ;
; 3.611 ns                                ; 156.52 MHz ( period = 6.389 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[0] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.145 ns                ;
; 3.611 ns                                ; 156.52 MHz ( period = 6.389 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[2] ; Sdram_Control_4Port:u6|mADDR[10]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 10.000 ns                   ; 9.756 ns                  ; 6.145 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                              ;                                   ;                                                                           ;                                                                           ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Audio_PLL:u10|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                          ;
+-----------+---------------------------------------------+-----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack     ; Actual fmax (period)                        ; From                        ; To                          ; From Clock                                  ; To Clock                                    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------+---------------------------------------------+-----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+
; 51.782 ns ; 394.01 MHz ( period = 2.538 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.324 ns                ;
; 51.782 ns ; 394.01 MHz ( period = 2.538 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.324 ns                ;
; 51.782 ns ; 394.01 MHz ( period = 2.538 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.324 ns                ;
; 51.782 ns ; 394.01 MHz ( period = 2.538 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.324 ns                ;
; 51.782 ns ; 394.01 MHz ( period = 2.538 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.324 ns                ;
; 51.782 ns ; 394.01 MHz ( period = 2.538 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.324 ns                ;
; 51.782 ns ; 394.01 MHz ( period = 2.538 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.324 ns                ;
; 51.782 ns ; 394.01 MHz ( period = 2.538 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.324 ns                ;
; 51.782 ns ; 394.01 MHz ( period = 2.538 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.324 ns                ;
; 51.827 ns ; 401.12 MHz ( period = 2.493 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.279 ns                ;
; 51.827 ns ; 401.12 MHz ( period = 2.493 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.279 ns                ;
; 51.827 ns ; 401.12 MHz ( period = 2.493 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.279 ns                ;
; 51.827 ns ; 401.12 MHz ( period = 2.493 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.279 ns                ;
; 51.827 ns ; 401.12 MHz ( period = 2.493 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.279 ns                ;
; 51.827 ns ; 401.12 MHz ( period = 2.493 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.279 ns                ;
; 51.827 ns ; 401.12 MHz ( period = 2.493 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.279 ns                ;
; 51.827 ns ; 401.12 MHz ( period = 2.493 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.279 ns                ;
; 51.827 ns ; 401.12 MHz ( period = 2.493 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.279 ns                ;
; 51.889 ns ; 411.35 MHz ( period = 2.431 ns )            ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.217 ns                ;
; 51.889 ns ; 411.35 MHz ( period = 2.431 ns )            ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.217 ns                ;
; 51.889 ns ; 411.35 MHz ( period = 2.431 ns )            ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.217 ns                ;
; 51.889 ns ; 411.35 MHz ( period = 2.431 ns )            ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.217 ns                ;
; 51.889 ns ; 411.35 MHz ( period = 2.431 ns )            ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.217 ns                ;
; 51.889 ns ; 411.35 MHz ( period = 2.431 ns )            ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.217 ns                ;
; 51.924 ns ; 417.36 MHz ( period = 2.396 ns )            ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.182 ns                ;
; 51.924 ns ; 417.36 MHz ( period = 2.396 ns )            ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.182 ns                ;
; 51.924 ns ; 417.36 MHz ( period = 2.396 ns )            ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.182 ns                ;
; 51.924 ns ; 417.36 MHz ( period = 2.396 ns )            ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.182 ns                ;
; 51.924 ns ; 417.36 MHz ( period = 2.396 ns )            ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.182 ns                ;
; 51.924 ns ; 417.36 MHz ( period = 2.396 ns )            ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.182 ns                ;
; 51.950 ns ; 421.94 MHz ( period = 2.370 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.156 ns                ;
; 51.950 ns ; 421.94 MHz ( period = 2.370 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.156 ns                ;
; 51.950 ns ; 421.94 MHz ( period = 2.370 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.156 ns                ;
; 51.950 ns ; 421.94 MHz ( period = 2.370 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.156 ns                ;
; 51.950 ns ; 421.94 MHz ( period = 2.370 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.156 ns                ;
; 51.950 ns ; 421.94 MHz ( period = 2.370 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.156 ns                ;
; 51.950 ns ; 421.94 MHz ( period = 2.370 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.156 ns                ;
; 51.950 ns ; 421.94 MHz ( period = 2.370 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.156 ns                ;
; 51.950 ns ; 421.94 MHz ( period = 2.370 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.156 ns                ;
; 52.040 ns ; 438.60 MHz ( period = 2.280 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.066 ns                ;
; 52.066 ns ; 443.66 MHz ( period = 2.254 ns )            ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.040 ns                ;
; 52.066 ns ; 443.66 MHz ( period = 2.254 ns )            ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.040 ns                ;
; 52.066 ns ; 443.66 MHz ( period = 2.254 ns )            ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.040 ns                ;
; 52.066 ns ; 443.66 MHz ( period = 2.254 ns )            ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.040 ns                ;
; 52.066 ns ; 443.66 MHz ( period = 2.254 ns )            ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.040 ns                ;
; 52.066 ns ; 443.66 MHz ( period = 2.254 ns )            ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.040 ns                ;
; 52.085 ns ; 447.43 MHz ( period = 2.235 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.021 ns                ;
; 52.091 ns ; 448.63 MHz ( period = 2.229 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.015 ns                ;
; 52.091 ns ; 448.63 MHz ( period = 2.229 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.015 ns                ;
; 52.091 ns ; 448.63 MHz ( period = 2.229 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.015 ns                ;
; 52.091 ns ; 448.63 MHz ( period = 2.229 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.015 ns                ;
; 52.091 ns ; 448.63 MHz ( period = 2.229 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.015 ns                ;
; 52.091 ns ; 448.63 MHz ( period = 2.229 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.015 ns                ;
; 52.091 ns ; 448.63 MHz ( period = 2.229 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.015 ns                ;
; 52.091 ns ; 448.63 MHz ( period = 2.229 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.015 ns                ;
; 52.091 ns ; 448.63 MHz ( period = 2.229 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 2.015 ns                ;
; 52.203 ns ; 472.37 MHz ( period = 2.117 ns )            ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.903 ns                ;
; 52.203 ns ; 472.37 MHz ( period = 2.117 ns )            ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.903 ns                ;
; 52.203 ns ; 472.37 MHz ( period = 2.117 ns )            ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.903 ns                ;
; 52.203 ns ; 472.37 MHz ( period = 2.117 ns )            ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.903 ns                ;
; 52.203 ns ; 472.37 MHz ( period = 2.117 ns )            ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.903 ns                ;
; 52.203 ns ; 472.37 MHz ( period = 2.117 ns )            ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.903 ns                ;
; 52.208 ns ; 473.48 MHz ( period = 2.112 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.898 ns                ;
; 52.210 ns ; 473.93 MHz ( period = 2.110 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.896 ns                ;
; 52.210 ns ; 473.93 MHz ( period = 2.110 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.896 ns                ;
; 52.210 ns ; 473.93 MHz ( period = 2.110 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.896 ns                ;
; 52.210 ns ; 473.93 MHz ( period = 2.110 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.896 ns                ;
; 52.210 ns ; 473.93 MHz ( period = 2.110 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.896 ns                ;
; 52.210 ns ; 473.93 MHz ( period = 2.110 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.896 ns                ;
; 52.210 ns ; 473.93 MHz ( period = 2.110 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.896 ns                ;
; 52.210 ns ; 473.93 MHz ( period = 2.110 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.896 ns                ;
; 52.210 ns ; 473.93 MHz ( period = 2.110 ns )            ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.896 ns                ;
; 52.349 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.757 ns                ;
; 52.357 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.749 ns                ;
; 52.357 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.749 ns                ;
; 52.357 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.749 ns                ;
; 52.357 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.749 ns                ;
; 52.357 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.749 ns                ;
; 52.357 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.749 ns                ;
; 52.357 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.749 ns                ;
; 52.357 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.749 ns                ;
; 52.357 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.749 ns                ;
; 52.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.701 ns                ;
; 52.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.701 ns                ;
; 52.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.701 ns                ;
; 52.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.701 ns                ;
; 52.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.701 ns                ;
; 52.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.701 ns                ;
; 52.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.701 ns                ;
; 52.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.701 ns                ;
; 52.405 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.701 ns                ;
; 52.468 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.638 ns                ;
; 52.596 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.510 ns                ;
; 52.596 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.510 ns                ;
; 52.596 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.510 ns                ;
; 52.596 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.510 ns                ;
; 52.596 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.510 ns                ;
; 52.596 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.510 ns                ;
; 52.596 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.510 ns                ;
; 52.596 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.510 ns                ;
; 52.596 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.510 ns                ;
; 52.615 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.491 ns                ;
; 52.663 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.443 ns                ;
; 52.740 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.366 ns                ;
; 52.740 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.366 ns                ;
; 52.740 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.366 ns                ;
; 52.740 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.366 ns                ;
; 52.740 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.366 ns                ;
; 52.740 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.366 ns                ;
; 52.740 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.366 ns                ;
; 52.740 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.366 ns                ;
; 52.740 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.366 ns                ;
; 52.747 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.359 ns                ;
; 52.747 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.359 ns                ;
; 52.747 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.359 ns                ;
; 52.747 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.359 ns                ;
; 52.747 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.359 ns                ;
; 52.747 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.359 ns                ;
; 52.854 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.252 ns                ;
; 52.873 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.233 ns                ;
; 52.873 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.233 ns                ;
; 52.873 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.233 ns                ;
; 52.873 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.233 ns                ;
; 52.873 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.233 ns                ;
; 52.873 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.233 ns                ;
; 52.998 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 1.108 ns                ;
; 53.182 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[1]    ; AUDIO_DAC:u9|SEL_Cont[3]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.924 ns                ;
; 53.190 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[1]    ; AUDIO_DAC:u9|SEL_Cont[2]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.916 ns                ;
; 53.249 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[1]     ; AUDIO_DAC:u9|BCK_DIV[0]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.857 ns                ;
; 53.252 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[1]     ; AUDIO_DAC:u9|oAUD_BCK       ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.854 ns                ;
; 53.254 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[0]    ; AUDIO_DAC:u9|SEL_Cont[3]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.852 ns                ;
; 53.258 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[0]    ; AUDIO_DAC:u9|SEL_Cont[2]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.848 ns                ;
; 53.269 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[0]     ; AUDIO_DAC:u9|oAUD_BCK       ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.837 ns                ;
; 53.269 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[0]     ; AUDIO_DAC:u9|BCK_DIV[1]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.837 ns                ;
; 53.306 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[0]     ; AUDIO_DAC:u9|BCK_DIV[2]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.800 ns                ;
; 53.535 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[0]    ; AUDIO_DAC:u9|SEL_Cont[1]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.571 ns                ;
; 53.543 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[2]     ; AUDIO_DAC:u9|oAUD_BCK       ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.563 ns                ;
; 53.544 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[2]     ; AUDIO_DAC:u9|BCK_DIV[1]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.562 ns                ;
; 53.549 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[2]     ; AUDIO_DAC:u9|BCK_DIV[0]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.557 ns                ;
; 53.550 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[2]    ; AUDIO_DAC:u9|SEL_Cont[3]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.556 ns                ;
; 53.557 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[1]     ; AUDIO_DAC:u9|BCK_DIV[2]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.549 ns                ;
; 53.699 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|LRCK_1X        ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.407 ns                ;
; 53.699 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[0]    ; AUDIO_DAC:u9|SEL_Cont[0]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.407 ns                ;
; 53.699 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|oAUD_BCK       ; AUDIO_DAC:u9|oAUD_BCK       ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.407 ns                ;
; 53.699 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[1]     ; AUDIO_DAC:u9|BCK_DIV[1]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.407 ns                ;
; 53.699 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[0]     ; AUDIO_DAC:u9|BCK_DIV[0]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.407 ns                ;
; 53.699 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|BCK_DIV[2]     ; AUDIO_DAC:u9|BCK_DIV[2]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.407 ns                ;
; 53.699 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[1]    ; AUDIO_DAC:u9|SEL_Cont[1]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.407 ns                ;
; 53.699 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[3]    ; AUDIO_DAC:u9|SEL_Cont[3]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.407 ns                ;
; 53.699 ns ; Restricted to 500.0 MHz ( period = 2.0 ns ) ; AUDIO_DAC:u9|SEL_Cont[2]    ; AUDIO_DAC:u9|SEL_Cont[2]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 54.320 ns                   ; 54.106 ns                 ; 0.407 ns                ;
+-----------+---------------------------------------------+-----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                          ; To                                                                                                                                                                                   ; From Clock ; To Clock   ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+
; 34.462 ns                               ; 180.57 MHz ( period = 5.538 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.821 ns                 ; 5.359 ns                ;
; 34.483 ns                               ; 181.26 MHz ( period = 5.517 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.822 ns                 ; 5.339 ns                ;
; 34.533 ns                               ; 182.92 MHz ( period = 5.467 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.821 ns                 ; 5.288 ns                ;
; 34.554 ns                               ; 183.62 MHz ( period = 5.446 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.822 ns                 ; 5.268 ns                ;
; 34.604 ns                               ; 185.32 MHz ( period = 5.396 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.821 ns                 ; 5.217 ns                ;
; 34.625 ns                               ; 186.05 MHz ( period = 5.375 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.822 ns                 ; 5.197 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.668 ns                               ; 187.55 MHz ( period = 5.332 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.043 ns                 ; 5.375 ns                ;
; 34.675 ns                               ; 187.79 MHz ( period = 5.325 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.821 ns                 ; 5.146 ns                ;
; 34.696 ns                               ; 188.54 MHz ( period = 5.304 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.822 ns                 ; 5.126 ns                ;
; 34.746 ns                               ; 190.33 MHz ( period = 5.254 ns )                    ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.821 ns                 ; 5.075 ns                ;
; 34.767 ns                               ; 191.09 MHz ( period = 5.233 ns )                    ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.822 ns                 ; 5.055 ns                ;
; 34.819 ns                               ; 193.01 MHz ( period = 5.181 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.977 ns                ;
; 34.890 ns                               ; 195.69 MHz ( period = 5.110 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.906 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.940 ns                               ; 197.63 MHz ( period = 5.060 ns )                    ; rCCD_FVAL                                                                                                                                                     ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 40.036 ns                 ; 5.096 ns                ;
; 34.961 ns                               ; 198.45 MHz ( period = 5.039 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.835 ns                ;
; 35.002 ns                               ; 200.08 MHz ( period = 4.998 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.797 ns                 ; 4.795 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.771 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.787 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.771 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.771 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.771 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.771 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.771 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.771 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.771 ns                ;
; 35.017 ns                               ; 200.68 MHz ( period = 4.983 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.788 ns                 ; 4.771 ns                ;
; 35.032 ns                               ; 201.29 MHz ( period = 4.968 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.764 ns                ;
; 35.047 ns                               ; 201.90 MHz ( period = 4.953 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.846 ns                 ; 4.799 ns                ;
; 35.073 ns                               ; 202.96 MHz ( period = 4.927 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.797 ns                 ; 4.724 ns                ;
; 35.103 ns                               ; 204.21 MHz ( period = 4.897 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.693 ns                ;
; 35.118 ns                               ; 204.83 MHz ( period = 4.882 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.846 ns                 ; 4.728 ns                ;
; 35.144 ns                               ; 205.93 MHz ( period = 4.856 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.797 ns                 ; 4.653 ns                ;
; 35.168 ns                               ; 206.95 MHz ( period = 4.832 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.622 ns                ;
; 35.174 ns                               ; 207.21 MHz ( period = 4.826 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.622 ns                ;
; 35.189 ns                               ; 207.86 MHz ( period = 4.811 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.846 ns                 ; 4.657 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.589 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.805 ns                 ; 4.605 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.589 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.589 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.589 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.589 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.589 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.589 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.589 ns                ;
; 35.200 ns                               ; 208.33 MHz ( period = 4.800 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.789 ns                 ; 4.589 ns                ;
; 35.215 ns                               ; 208.99 MHz ( period = 4.785 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.797 ns                 ; 4.582 ns                ;
; 35.239 ns                               ; 210.04 MHz ( period = 4.761 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.551 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.551 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.838 ns                 ; 4.593 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.854 ns                 ; 4.609 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.838 ns                 ; 4.593 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.838 ns                 ; 4.593 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.838 ns                 ; 4.593 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.838 ns                 ; 4.593 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.838 ns                 ; 4.593 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.838 ns                 ; 4.593 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.838 ns                 ; 4.593 ns                ;
; 35.245 ns                               ; 210.30 MHz ( period = 4.755 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.838 ns                 ; 4.593 ns                ;
; 35.260 ns                               ; 210.97 MHz ( period = 4.740 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.846 ns                 ; 4.586 ns                ;
; 35.275 ns                               ; 211.64 MHz ( period = 4.725 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]                              ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.778 ns                 ; 4.503 ns                ;
; 35.286 ns                               ; 212.13 MHz ( period = 4.714 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.797 ns                 ; 4.511 ns                ;
; 35.310 ns                               ; 213.22 MHz ( period = 4.690 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.791 ns                 ; 4.481 ns                ;
; 35.310 ns                               ; 213.22 MHz ( period = 4.690 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.480 ns                ;
; 35.316 ns                               ; 213.49 MHz ( period = 4.684 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.796 ns                 ; 4.480 ns                ;
; 35.331 ns                               ; 214.18 MHz ( period = 4.669 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.846 ns                 ; 4.515 ns                ;
; 35.346 ns                               ; 214.87 MHz ( period = 4.654 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]                              ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.778 ns                 ; 4.432 ns                ;
; 35.357 ns                               ; 215.38 MHz ( period = 4.643 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.797 ns                 ; 4.440 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.416 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.798 ns                 ; 4.432 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.416 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.416 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.416 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.416 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.416 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.416 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.416 ns                ;
; 35.366 ns                               ; 215.80 MHz ( period = 4.634 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.782 ns                 ; 4.416 ns                ;
; 35.372 ns                               ; 216.08 MHz ( period = 4.628 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]                              ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.795 ns                 ; 4.423 ns                ;
; 35.381 ns                               ; 216.50 MHz ( period = 4.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.791 ns                 ; 4.410 ns                ;
; 35.381 ns                               ; 216.50 MHz ( period = 4.619 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.409 ns                ;
; 35.392 ns                               ; 217.01 MHz ( period = 4.608 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.394 ns                ;
; 35.402 ns                               ; 217.49 MHz ( period = 4.598 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.846 ns                 ; 4.444 ns                ;
; 35.414 ns                               ; 218.05 MHz ( period = 4.586 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.372 ns                ;
; 35.417 ns                               ; 218.20 MHz ( period = 4.583 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]                              ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.778 ns                 ; 4.361 ns                ;
; 35.428 ns                               ; 218.72 MHz ( period = 4.572 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.797 ns                 ; 4.369 ns                ;
; 35.443 ns                               ; 219.44 MHz ( period = 4.557 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]                              ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.795 ns                 ; 4.352 ns                ;
; 35.452 ns                               ; 219.88 MHz ( period = 4.548 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.791 ns                 ; 4.339 ns                ;
; 35.452 ns                               ; 219.88 MHz ( period = 4.548 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.338 ns                ;
; 35.463 ns                               ; 220.41 MHz ( period = 4.537 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.323 ns                ;
; 35.473 ns                               ; 220.90 MHz ( period = 4.527 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.846 ns                 ; 4.373 ns                ;
; 35.480 ns                               ; 221.24 MHz ( period = 4.520 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                               ; RAW2RGB:u4|mCCD_G[10]                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.324 ns                ;
; 35.485 ns                               ; 221.48 MHz ( period = 4.515 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.301 ns                ;
; 35.488 ns                               ; 221.63 MHz ( period = 4.512 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]                              ; RAW2RGB:u4|mCCD_G[7]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.778 ns                 ; 4.290 ns                ;
; 35.499 ns                               ; 222.17 MHz ( period = 4.501 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.797 ns                 ; 4.298 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.783 ns                 ; 4.275 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.799 ns                 ; 4.291 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg1  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.783 ns                 ; 4.275 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg2  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.783 ns                 ; 4.275 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg3  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.783 ns                 ; 4.275 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg4  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.783 ns                 ; 4.275 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg5  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.783 ns                 ; 4.275 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg6  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.783 ns                 ; 4.275 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg7  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.783 ns                 ; 4.275 ns                ;
; 35.508 ns                               ; 222.62 MHz ( period = 4.492 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_datain_reg8  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.783 ns                 ; 4.275 ns                ;
; 35.514 ns                               ; 222.92 MHz ( period = 4.486 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[14]                              ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.795 ns                 ; 4.281 ns                ;
; 35.523 ns                               ; 223.36 MHz ( period = 4.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.791 ns                 ; 4.268 ns                ;
; 35.523 ns                               ; 223.36 MHz ( period = 4.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.790 ns                 ; 4.267 ns                ;
; 35.528 ns                               ; 223.61 MHz ( period = 4.472 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.258 ns                ;
; 35.534 ns                               ; 223.91 MHz ( period = 4.466 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.252 ns                ;
; 35.534 ns                               ; 223.91 MHz ( period = 4.466 ns )                    ; CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                   ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_datain_reg0                              ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.777 ns                 ; 4.243 ns                ;
; 35.544 ns                               ; 224.42 MHz ( period = 4.456 ns )                    ; RAW2RGB:u4|mDVAL                                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.846 ns                 ; 4.302 ns                ;
; 35.551 ns                               ; 224.77 MHz ( period = 4.449 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                               ; RAW2RGB:u4|mCCD_G[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.804 ns                 ; 4.253 ns                ;
; 35.556 ns                               ; 225.02 MHz ( period = 4.444 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.786 ns                 ; 4.230 ns                ;
; 35.559 ns                               ; 225.17 MHz ( period = 4.441 ns )                    ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[10]                              ; RAW2RGB:u4|mCCD_G[6]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.778 ns                 ; 4.219 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_we_reg       ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_datain_reg0  ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.793 ns                 ; 4.218 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; 35.575 ns                               ; 225.99 MHz ( period = 4.425 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 40.000 ns                   ; 39.809 ns                 ; 4.234 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                               ;                                                                                                                                                                                      ;            ;            ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                        ; To                                                                                                                                                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[15]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[12]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[14]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 11.745 ns                               ; 121.14 MHz ( period = 8.255 ns )                    ; Y                                                                                                                                                           ; DLY_cont[13]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.856 ns                 ; 4.111 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[15]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[12]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[14]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.010 ns                               ; 125.16 MHz ( period = 7.990 ns )                    ; Z                                                                                                                                                           ; DLY_cont[13]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.887 ns                 ; 3.877 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[4]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[5]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[6]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[7]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[3]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[0]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[2]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[1]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[10]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[11]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[8]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.220 ns                               ; 128.53 MHz ( period = 7.780 ns )                    ; Y                                                                                                                                                           ; DLY_cont[9]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 3.643 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[4]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[5]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[6]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[7]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[3]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[0]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[2]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[1]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[10]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[11]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[8]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.485 ns                               ; 133.07 MHz ( period = 7.515 ns )                    ; Z                                                                                                                                                           ; DLY_cont[9]                                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 3.409 ns                ;
; 12.878 ns                               ; 140.41 MHz ( period = 7.122 ns )                    ; Y                                                                                                                                                           ; SP                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.863 ns                 ; 2.985 ns                ;
; 12.935 ns                               ; 141.54 MHz ( period = 7.065 ns )                    ; Z                                                                                                                                                           ; SP                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 15.894 ns                 ; 2.959 ns                ;
; 13.054 ns                               ; 143.97 MHz ( period = 6.946 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[0]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 6.734 ns                ;
; 13.356 ns                               ; 150.51 MHz ( period = 6.644 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[2]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 6.435 ns                ;
; 13.734 ns                               ; 159.59 MHz ( period = 6.266 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[10]                                            ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 6.052 ns                ;
; 13.935 ns                               ; 164.88 MHz ( period = 6.065 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.844 ns                ;
; 13.937 ns                               ; 164.93 MHz ( period = 6.063 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[9]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.849 ns                ;
; 13.949 ns                               ; 165.26 MHz ( period = 6.051 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.830 ns                ;
; 13.961 ns                               ; 165.59 MHz ( period = 6.039 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[6]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.827 ns                ;
; 13.962 ns                               ; 165.62 MHz ( period = 6.038 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.817 ns                ;
; 13.977 ns                               ; 166.03 MHz ( period = 6.023 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.802 ns                ;
; 14.005 ns                               ; 166.81 MHz ( period = 5.995 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[3]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 5.786 ns                ;
; 14.006 ns                               ; 166.83 MHz ( period = 5.994 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.773 ns                ;
; 14.006 ns                               ; 166.83 MHz ( period = 5.994 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.773 ns                ;
; 14.020 ns                               ; 167.22 MHz ( period = 5.980 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.759 ns                ;
; 14.033 ns                               ; 167.59 MHz ( period = 5.967 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.746 ns                ;
; 14.048 ns                               ; 168.01 MHz ( period = 5.952 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.731 ns                ;
; 14.064 ns                               ; 168.46 MHz ( period = 5.936 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[1]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.724 ns                ;
; 14.077 ns                               ; 168.83 MHz ( period = 5.923 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.702 ns                ;
; 14.077 ns                               ; 168.83 MHz ( period = 5.923 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.702 ns                ;
; 14.091 ns                               ; 169.23 MHz ( period = 5.909 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.688 ns                ;
; 14.104 ns                               ; 169.61 MHz ( period = 5.896 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.675 ns                ;
; 14.111 ns                               ; 169.81 MHz ( period = 5.889 ns )                    ; DLY_cont[6]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.668 ns                ;
; 14.114 ns                               ; 169.89 MHz ( period = 5.886 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[7]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.674 ns                ;
; 14.119 ns                               ; 170.04 MHz ( period = 5.881 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.660 ns                ;
; 14.148 ns                               ; 170.88 MHz ( period = 5.852 ns )                    ; DLY_cont[2]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.631 ns                ;
; 14.148 ns                               ; 170.88 MHz ( period = 5.852 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.631 ns                ;
; 14.148 ns                               ; 170.88 MHz ( period = 5.852 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.631 ns                ;
; 14.162 ns                               ; 171.29 MHz ( period = 5.838 ns )                    ; DLY_cont[11]                                                                                                                                                ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.617 ns                ;
; 14.162 ns                               ; 171.29 MHz ( period = 5.838 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.617 ns                ;
; 14.175 ns                               ; 171.67 MHz ( period = 5.825 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.604 ns                ;
; 14.182 ns                               ; 171.88 MHz ( period = 5.818 ns )                    ; DLY_cont[6]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.597 ns                ;
; 14.190 ns                               ; 172.12 MHz ( period = 5.810 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.589 ns                ;
; 14.219 ns                               ; 172.98 MHz ( period = 5.781 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.560 ns                ;
; 14.219 ns                               ; 172.98 MHz ( period = 5.781 ns )                    ; DLY_cont[2]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.560 ns                ;
; 14.233 ns                               ; 173.40 MHz ( period = 5.767 ns )                    ; DLY_cont[11]                                                                                                                                                ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.546 ns                ;
; 14.237 ns                               ; 173.52 MHz ( period = 5.763 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[4]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 5.554 ns                ;
; 14.252 ns                               ; 173.97 MHz ( period = 5.748 ns )                    ; DLY_cont[7]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.527 ns                ;
; 14.253 ns                               ; 174.00 MHz ( period = 5.747 ns )                    ; DLY_cont[6]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.526 ns                ;
; 14.280 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[5]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.791 ns                 ; 5.511 ns                ;
; 14.280 ns                               ; 174.83 MHz ( period = 5.720 ns )                    ; DLY_cont[1]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.499 ns                ;
; 14.290 ns                               ; 175.13 MHz ( period = 5.710 ns )                    ; DLY_cont[2]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.489 ns                ;
; 14.299 ns                               ; 175.41 MHz ( period = 5.701 ns )                    ; DLY_cont[8]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.480 ns                ;
; 14.304 ns                               ; 175.56 MHz ( period = 5.696 ns )                    ; DLY_cont[11]                                                                                                                                                ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.475 ns                ;
; 14.305 ns                               ; 175.59 MHz ( period = 5.695 ns )                    ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[0]                                             ; Y                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.483 ns                ;
; 14.307 ns                               ; 175.65 MHz ( period = 5.693 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.472 ns                ;
; 14.321 ns                               ; 176.09 MHz ( period = 5.679 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.458 ns                ;
; 14.323 ns                               ; 176.15 MHz ( period = 5.677 ns )                    ; DLY_cont[7]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.456 ns                ;
; 14.324 ns                               ; 176.18 MHz ( period = 5.676 ns )                    ; DLY_cont[6]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.455 ns                ;
; 14.328 ns                               ; 176.30 MHz ( period = 5.672 ns )                    ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[3]                                             ; Y                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.458 ns                ;
; 14.334 ns                               ; 176.49 MHz ( period = 5.666 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.445 ns                ;
; 14.349 ns                               ; 176.96 MHz ( period = 5.651 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.430 ns                ;
; 14.351 ns                               ; 177.02 MHz ( period = 5.649 ns )                    ; DLY_cont[1]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.428 ns                ;
; 14.361 ns                               ; 177.34 MHz ( period = 5.639 ns )                    ; DLY_cont[2]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.418 ns                ;
; 14.370 ns                               ; 177.62 MHz ( period = 5.630 ns )                    ; DLY_cont[8]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.409 ns                ;
; 14.375 ns                               ; 177.78 MHz ( period = 5.625 ns )                    ; DLY_cont[11]                                                                                                                                                ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.404 ns                ;
; 14.378 ns                               ; 177.87 MHz ( period = 5.622 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.401 ns                ;
; 14.378 ns                               ; 177.87 MHz ( period = 5.622 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.401 ns                ;
; 14.392 ns                               ; 178.32 MHz ( period = 5.608 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.387 ns                ;
; 14.394 ns                               ; 178.38 MHz ( period = 5.606 ns )                    ; DLY_cont[7]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.385 ns                ;
; 14.397 ns                               ; 178.48 MHz ( period = 5.603 ns )                    ; DLY_cont[19]                                                                                                                                                ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.389 ns                ;
; 14.405 ns                               ; 178.73 MHz ( period = 5.595 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.374 ns                ;
; 14.418 ns                               ; 179.15 MHz ( period = 5.582 ns )                    ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[8]                                             ; X                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.368 ns                ;
; 14.420 ns                               ; 179.21 MHz ( period = 5.580 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.359 ns                ;
; 14.421 ns                               ; 179.24 MHz ( period = 5.579 ns )                    ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[10]                                            ; Y                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.367 ns                ;
; 14.422 ns                               ; 179.28 MHz ( period = 5.578 ns )                    ; DLY_cont[1]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.357 ns                ;
; 14.436 ns                               ; 179.73 MHz ( period = 5.564 ns )                    ; DLY_cont[9]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.343 ns                ;
; 14.441 ns                               ; 179.89 MHz ( period = 5.559 ns )                    ; DLY_cont[8]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.338 ns                ;
; 14.449 ns                               ; 180.15 MHz ( period = 5.551 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.330 ns                ;
; 14.449 ns                               ; 180.15 MHz ( period = 5.551 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.330 ns                ;
; 14.463 ns                               ; 180.60 MHz ( period = 5.537 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.316 ns                ;
; 14.465 ns                               ; 180.67 MHz ( period = 5.535 ns )                    ; DLY_cont[7]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.314 ns                ;
; 14.468 ns                               ; 180.77 MHz ( period = 5.532 ns )                    ; DLY_cont[19]                                                                                                                                                ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.318 ns                ;
; 14.476 ns                               ; 181.03 MHz ( period = 5.524 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.303 ns                ;
; 14.483 ns                               ; 181.26 MHz ( period = 5.517 ns )                    ; DLY_cont[6]                                                                                                                                                 ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.296 ns                ;
; 14.491 ns                               ; 181.52 MHz ( period = 5.509 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.288 ns                ;
; 14.493 ns                               ; 181.59 MHz ( period = 5.507 ns )                    ; DLY_cont[1]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.286 ns                ;
; 14.502 ns                               ; 181.88 MHz ( period = 5.498 ns )                    ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[1]                                             ; Y                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.788 ns                 ; 5.286 ns                ;
; 14.507 ns                               ; 182.05 MHz ( period = 5.493 ns )                    ; DLY_cont[9]                                                                                                                                                 ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.272 ns                ;
; 14.512 ns                               ; 182.22 MHz ( period = 5.488 ns )                    ; DLY_cont[8]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.267 ns                ;
; 14.520 ns                               ; 182.48 MHz ( period = 5.480 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.259 ns                ;
; 14.520 ns                               ; 182.48 MHz ( period = 5.480 ns )                    ; DLY_cont[2]                                                                                                                                                 ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.259 ns                ;
; 14.520 ns                               ; 182.48 MHz ( period = 5.480 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.259 ns                ;
; 14.523 ns                               ; 182.58 MHz ( period = 5.477 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.240 ns                ;
; 14.534 ns                               ; 182.95 MHz ( period = 5.466 ns )                    ; DLY_cont[11]                                                                                                                                                ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.245 ns                ;
; 14.534 ns                               ; 182.95 MHz ( period = 5.466 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.245 ns                ;
; 14.539 ns                               ; 183.12 MHz ( period = 5.461 ns )                    ; DLY_cont[19]                                                                                                                                                ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.247 ns                ;
; 14.547 ns                               ; 183.39 MHz ( period = 5.453 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.232 ns                ;
; 14.554 ns                               ; 183.62 MHz ( period = 5.446 ns )                    ; DLY_cont[6]                                                                                                                                                 ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.225 ns                ;
; 14.562 ns                               ; 183.89 MHz ( period = 5.438 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.217 ns                ;
; 14.565 ns                               ; 183.99 MHz ( period = 5.435 ns )                    ; DLY_cont[18]                                                                                                                                                ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.221 ns                ;
; 14.568 ns                               ; 184.09 MHz ( period = 5.432 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|q_a[11] ; F2                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.795 ns                 ; 5.227 ns                ;
; 14.571 ns                               ; 184.20 MHz ( period = 5.429 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.192 ns                ;
; 14.573 ns                               ; 184.26 MHz ( period = 5.427 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.190 ns                ;
; 14.578 ns                               ; 184.43 MHz ( period = 5.422 ns )                    ; DLY_cont[9]                                                                                                                                                 ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.201 ns                ;
; 14.591 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; DLY_cont[2]                                                                                                                                                 ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.188 ns                ;
; 14.591 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.188 ns                ;
; 14.591 ns                               ; 184.88 MHz ( period = 5.409 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[15]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.188 ns                ;
; 14.594 ns                               ; 184.98 MHz ( period = 5.406 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.169 ns                ;
; 14.603 ns                               ; 185.29 MHz ( period = 5.397 ns )                    ; DLY_cont[17]                                                                                                                                                ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.183 ns                ;
; 14.605 ns                               ; 185.36 MHz ( period = 5.395 ns )                    ; DLY_cont[11]                                                                                                                                                ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.174 ns                ;
; 14.605 ns                               ; 185.36 MHz ( period = 5.395 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[15]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.174 ns                ;
; 14.610 ns                               ; 185.53 MHz ( period = 5.390 ns )                    ; DLY_cont[19]                                                                                                                                                ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.176 ns                ;
; 14.618 ns                               ; 185.80 MHz ( period = 5.382 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[15]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.161 ns                ;
; 14.624 ns                               ; 186.01 MHz ( period = 5.376 ns )                    ; DLY_cont[7]                                                                                                                                                 ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.155 ns                ;
; 14.625 ns                               ; 186.05 MHz ( period = 5.375 ns )                    ; DLY_cont[6]                                                                                                                                                 ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.154 ns                ;
; 14.633 ns                               ; 186.32 MHz ( period = 5.367 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[15]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.146 ns                ;
; 14.636 ns                               ; 186.43 MHz ( period = 5.364 ns )                    ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[2]                                             ; Y                                                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.150 ns                ;
; 14.636 ns                               ; 186.43 MHz ( period = 5.364 ns )                    ; DLY_cont[18]                                                                                                                                                ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.150 ns                ;
; 14.642 ns                               ; 186.64 MHz ( period = 5.358 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.121 ns                ;
; 14.644 ns                               ; 186.71 MHz ( period = 5.356 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.119 ns                ;
; 14.649 ns                               ; 186.88 MHz ( period = 5.351 ns )                    ; DLY_cont[9]                                                                                                                                                 ; DLY_cont[20]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.130 ns                ;
; 14.652 ns                               ; 186.99 MHz ( period = 5.348 ns )                    ; DLY_cont[1]                                                                                                                                                 ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.127 ns                ;
; 14.662 ns                               ; 187.34 MHz ( period = 5.338 ns )                    ; DLY_cont[2]                                                                                                                                                 ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.117 ns                ;
; 14.662 ns                               ; 187.34 MHz ( period = 5.338 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[15]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.117 ns                ;
; 14.662 ns                               ; 187.34 MHz ( period = 5.338 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[14]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.117 ns                ;
; 14.665 ns                               ; 187.44 MHz ( period = 5.335 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.098 ns                ;
; 14.666 ns                               ; 187.48 MHz ( period = 5.334 ns )                    ; DLY_cont[23]                                                                                                                                                ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.120 ns                ;
; 14.671 ns                               ; 187.65 MHz ( period = 5.329 ns )                    ; DLY_cont[8]                                                                                                                                                 ; DLY_cont[19]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.108 ns                ;
; 14.674 ns                               ; 187.76 MHz ( period = 5.326 ns )                    ; DLY_cont[17]                                                                                                                                                ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.112 ns                ;
; 14.676 ns                               ; 187.83 MHz ( period = 5.324 ns )                    ; DLY_cont[11]                                                                                                                                                ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.103 ns                ;
; 14.676 ns                               ; 187.83 MHz ( period = 5.324 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[14]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.103 ns                ;
; 14.689 ns                               ; 188.29 MHz ( period = 5.311 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[14]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.090 ns                ;
; 14.695 ns                               ; 188.50 MHz ( period = 5.305 ns )                    ; DLY_cont[7]                                                                                                                                                 ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.084 ns                ;
; 14.696 ns                               ; 188.54 MHz ( period = 5.304 ns )                    ; DLY_cont[6]                                                                                                                                                 ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.083 ns                ;
; 14.704 ns                               ; 188.82 MHz ( period = 5.296 ns )                    ; DLY_cont[15]                                                                                                                                                ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.082 ns                ;
; 14.704 ns                               ; 188.82 MHz ( period = 5.296 ns )                    ; DLY_cont[5]                                                                                                                                                 ; DLY_cont[14]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.075 ns                ;
; 14.707 ns                               ; 188.93 MHz ( period = 5.293 ns )                    ; DLY_cont[18]                                                                                                                                                ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.079 ns                ;
; 14.713 ns                               ; 189.14 MHz ( period = 5.287 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[3]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.050 ns                ;
; 14.715 ns                               ; 189.21 MHz ( period = 5.285 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.048 ns                ;
; 14.723 ns                               ; 189.50 MHz ( period = 5.277 ns )                    ; DLY_cont[1]                                                                                                                                                 ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.056 ns                ;
; 14.726 ns                               ; 189.61 MHz ( period = 5.274 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[2]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.785 ns                 ; 5.059 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; DLY_cont[2]                                                                                                                                                 ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.046 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; DLY_cont[0]                                                                                                                                                 ; DLY_cont[14]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.046 ns                ;
; 14.733 ns                               ; 189.86 MHz ( period = 5.267 ns )                    ; DLY_cont[4]                                                                                                                                                 ; DLY_cont[13]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.046 ns                ;
; 14.736 ns                               ; 189.97 MHz ( period = 5.264 ns )                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[0]                                                  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.763 ns                 ; 5.027 ns                ;
; 14.737 ns                               ; 190.01 MHz ( period = 5.263 ns )                    ; DLY_cont[23]                                                                                                                                                ; DLY_cont[22]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.049 ns                ;
; 14.742 ns                               ; 190.19 MHz ( period = 5.258 ns )                    ; DLY_cont[8]                                                                                                                                                 ; DLY_cont[18]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.037 ns                ;
; 14.744 ns                               ; 190.26 MHz ( period = 5.256 ns )                    ; DLY_cont[12]                                                                                                                                                ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.042 ns                ;
; 14.745 ns                               ; 190.29 MHz ( period = 5.255 ns )                    ; DLY_cont[17]                                                                                                                                                ; DLY_cont[21]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.041 ns                ;
; 14.747 ns                               ; 190.37 MHz ( period = 5.253 ns )                    ; DLY_cont[11]                                                                                                                                                ; DLY_cont[16]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.032 ns                ;
; 14.747 ns                               ; 190.37 MHz ( period = 5.253 ns )                    ; DLY_cont[10]                                                                                                                                                ; DLY_cont[13]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.032 ns                ;
; 14.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oCoord_X[7]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.031 ns                ;
; 14.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oCoord_X[8]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.031 ns                ;
; 14.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oCoord_X[2]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.031 ns                ;
; 14.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oCoord_X[3]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.031 ns                ;
; 14.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oCoord_X[4]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.031 ns                ;
; 14.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oCoord_X[5]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.031 ns                ;
; 14.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oCoord_X[6]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.031 ns                ;
; 14.755 ns                               ; 190.66 MHz ( period = 5.245 ns )                    ; VGA_Controller:u1|H_Cont[5]                                                                                                                                 ; VGA_Controller:u1|oCoord_X[9]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.786 ns                 ; 5.031 ns                ;
; 14.760 ns                               ; 190.84 MHz ( period = 5.240 ns )                    ; DLY_cont[3]                                                                                                                                                 ; DLY_cont[13]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.019 ns                ;
; 14.766 ns                               ; 191.06 MHz ( period = 5.234 ns )                    ; DLY_cont[7]                                                                                                                                                 ; DLY_cont[17]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 20.000 ns                   ; 19.779 ns                 ; 5.013 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                             ;                                                                                                                                                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                            ; From Clock                                                                ; To Clock                                                                  ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u6|ST[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_load_mode                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mWR                                                                                                                                    ; Sdram_Control_4Port:u6|mWR                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u6|mRD_DONE                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|Write                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                               ; Sdram_Control_4Port:u6|command:command1|ex_read                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                              ; Sdram_Control_4Port:u6|command:command1|ex_write                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u6|command:command1|do_precharge                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                 ; Sdram_Control_4Port:u6|IN_REQ                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                              ; Sdram_Control_4Port:u6|OUT_VALID                                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.515 ns                                ; Sdram_Control_4Port:u6|mADDR[19]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[4]                                                                                                                 ; Sdram_Control_4Port:u6|SA[4]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                 ; Sdram_Control_4Port:u6|SA[0]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                ; Sdram_Control_4Port:u6|SA[10]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.517 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.518 ns                                ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                 ; Sdram_Control_4Port:u6|BA[1]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.534 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|mADDR[18]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; Sdram_Control_4Port:u6|mADDR[20]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|do_rw                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|BA[1]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|mADDR[9]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|mADDR[10]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|mADDR[14]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.521 ns                                ; Sdram_Control_4Port:u6|mADDR[16]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; Sdram_Control_4Port:u6|mADDR[8]                                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; Sdram_Control_4Port:u6|command:command1|SA[9]                                                                                                                 ; Sdram_Control_4Port:u6|SA[9]                                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]                                                                                                    ; Sdram_Control_4Port:u6|command:command1|SA[0]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|command:command1|CM_ACK                                                                                                                ; Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[3]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[2]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[1]                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[5]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u6|command:command1|OE                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[7]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[6]                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|BA[0]                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; Sdram_Control_4Port:u6|mADDR[21]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[15]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[22]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[5]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_delay[4]                                                                                                      ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; Sdram_Control_4Port:u6|Read                                                                                                                                   ; Sdram_Control_4Port:u6|DQM[1]                                                                                                                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|command:command1|REF_ACK                                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|REF_REQ                                                                                                     ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.539 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.541 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.542 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.558 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.544 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.560 ns                 ;
; 0.546 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.562 ns                                ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                           ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.578 ns                 ;
; 0.623 ns                                ; Sdram_Control_4Port:u6|mADDR[22]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.639 ns                 ;
; 0.625 ns                                ; Sdram_Control_4Port:u6|mADDR[15]                                                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.641 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|READA                                                                                                       ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[0]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[0]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.673 ns                 ;
; 0.659 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[5]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.675 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[4]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.671 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.687 ns                 ;
; 0.673 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.689 ns                 ;
; 0.674 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[7]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.674 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[1]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.690 ns                 ;
; 0.675 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.676 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.676 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.692 ns                 ;
; 0.683 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.699 ns                 ;
; 0.684 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[7]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.700 ns                 ;
; 0.684 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.700 ns                 ;
; 0.684 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.700 ns                 ;
; 0.685 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[7]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.701 ns                 ;
; 0.690 ns                                ; Sdram_Control_4Port:u6|command:command1|do_reada                                                                                                              ; Sdram_Control_4Port:u6|command:command1|rw_shift[0]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.706 ns                 ;
; 0.695 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.711 ns                 ;
; 0.698 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[8]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[8]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.714 ns                 ;
; 0.699 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[3]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.715 ns                 ;
; 0.702 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|command_done                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.718 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[0]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.726 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]                                                                                                   ; Sdram_Control_4Port:u6|command:command1|SA[10]                                                                                                                ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.726 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_done                                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.728 ns                 ;
; 0.712 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[1]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.728 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|command:command1|command_delay[0]                                                                                                      ; Sdram_Control_4Port:u6|command:command1|rp_shift[2]                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.729 ns                 ;
; 0.717 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[0]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.017 ns                   ; 0.734 ns                 ;
; 0.723 ns                                ; Sdram_Control_4Port:u6|mWR_DONE                                                                                                                               ; Sdram_Control_4Port:u6|mWR                                                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.021 ns                   ; 0.744 ns                 ;
; 0.725 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.740 ns                 ;
; 0.726 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[4]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.741 ns                 ;
; 0.726 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[4]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.015 ns                   ; 0.741 ns                 ;
; 0.737 ns                                ; Sdram_Control_4Port:u6|command:command1|rw_flag                                                                                                               ; Sdram_Control_4Port:u6|command:command1|WE_N                                                                                                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.753 ns                 ;
; 0.761 ns                                ; Sdram_Control_4Port:u6|command:command1|do_writea                                                                                                             ; Sdram_Control_4Port:u6|command:command1|oe4                                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.777 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[1]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.778 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.794 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[13]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[11]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[9]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.779 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[7]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.795 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.786 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.802 ns                 ;
; 0.787 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.803 ns                 ;
; 0.789 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.805 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[0]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[2]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[2]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rRD1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rRD2_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                              ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]                                                                                              ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                   ; Sdram_Control_4Port:u6|control_interface:control1|timer[14]                                                                                                   ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[4]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[2]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                               ; Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]                                                                                               ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[17]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[19]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[18]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[21]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[15]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[15]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[16]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[14]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|rWR1_ADDR[11]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[9]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[5]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[12]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u6|rRD2_ADDR[10]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[1]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[1]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|p0addr                                                       ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_mc8:rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a[6]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_bwp|dffe5a[6]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[6]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[3]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[3]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.810 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.826 ns                 ;
; 0.811 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[6]     ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_brp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.827 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[5]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.812 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.828 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|rWR1_ADDR[8]                                                                                                                           ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[3]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[6]                                  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[0] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                    ; Sdram_Control_4Port:u6|control_interface:control1|timer[5]                                                                                                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|rRD1_ADDR[20]                                                                                                                          ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.814 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                         ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                         ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.830 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[5]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.817 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.833 ns                 ;
; 0.818 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.834 ns                 ;
; 0.819 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[8]                                            ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.835 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                    ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.822 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.838 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[6]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                    ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.824 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|rdptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:rs_brp|dffe5a[7]                                 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.824 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.825 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; 0.825 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]  ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]  ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.841 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                               ;                                                                           ;                                                                           ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Audio_PLL:u10|altpll:altpll_component|_clk0'                                                                                                                                                                                                  ;
+---------------+-----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack ; From                        ; To                          ; From Clock                                  ; To Clock                                    ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+---------------+-----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns      ; AUDIO_DAC:u9|LRCK_1X        ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u9|SEL_Cont[0]    ; AUDIO_DAC:u9|SEL_Cont[0]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u9|oAUD_BCK       ; AUDIO_DAC:u9|oAUD_BCK       ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u9|BCK_DIV[1]     ; AUDIO_DAC:u9|BCK_DIV[1]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u9|BCK_DIV[0]     ; AUDIO_DAC:u9|BCK_DIV[0]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u9|BCK_DIV[2]     ; AUDIO_DAC:u9|BCK_DIV[2]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u9|SEL_Cont[1]    ; AUDIO_DAC:u9|SEL_Cont[1]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u9|SEL_Cont[3]    ; AUDIO_DAC:u9|SEL_Cont[3]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns      ; AUDIO_DAC:u9|SEL_Cont[2]    ; AUDIO_DAC:u9|SEL_Cont[2]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.521 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.533 ns      ; AUDIO_DAC:u9|BCK_DIV[1]     ; AUDIO_DAC:u9|BCK_DIV[2]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.540 ns      ; AUDIO_DAC:u9|SEL_Cont[2]    ; AUDIO_DAC:u9|SEL_Cont[3]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns      ; AUDIO_DAC:u9|BCK_DIV[2]     ; AUDIO_DAC:u9|BCK_DIV[0]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.546 ns      ; AUDIO_DAC:u9|BCK_DIV[2]     ; AUDIO_DAC:u9|BCK_DIV[1]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.547 ns      ; AUDIO_DAC:u9|BCK_DIV[2]     ; AUDIO_DAC:u9|oAUD_BCK       ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.563 ns                 ;
; 0.549 ns      ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.555 ns      ; AUDIO_DAC:u9|SEL_Cont[0]    ; AUDIO_DAC:u9|SEL_Cont[1]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.571 ns                 ;
; 0.784 ns      ; AUDIO_DAC:u9|BCK_DIV[0]     ; AUDIO_DAC:u9|BCK_DIV[2]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.800 ns                 ;
; 0.798 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.813 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.813 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.829 ns                 ;
; 0.821 ns      ; AUDIO_DAC:u9|BCK_DIV[0]     ; AUDIO_DAC:u9|oAUD_BCK       ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns      ; AUDIO_DAC:u9|BCK_DIV[0]     ; AUDIO_DAC:u9|BCK_DIV[1]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.828 ns      ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.832 ns      ; AUDIO_DAC:u9|SEL_Cont[0]    ; AUDIO_DAC:u9|SEL_Cont[2]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.848 ns                 ;
; 0.834 ns      ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.836 ns      ; AUDIO_DAC:u9|SEL_Cont[0]    ; AUDIO_DAC:u9|SEL_Cont[3]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.852 ns                 ;
; 0.838 ns      ; AUDIO_DAC:u9|BCK_DIV[1]     ; AUDIO_DAC:u9|oAUD_BCK       ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.841 ns      ; AUDIO_DAC:u9|BCK_DIV[1]     ; AUDIO_DAC:u9|BCK_DIV[0]     ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.857 ns                 ;
; 0.842 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.842 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.858 ns                 ;
; 0.843 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.859 ns                 ;
; 0.845 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.845 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.861 ns                 ;
; 0.853 ns      ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.862 ns      ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.862 ns      ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.878 ns                 ;
; 0.900 ns      ; AUDIO_DAC:u9|SEL_Cont[1]    ; AUDIO_DAC:u9|SEL_Cont[2]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.916 ns                 ;
; 0.908 ns      ; AUDIO_DAC:u9|SEL_Cont[1]    ; AUDIO_DAC:u9|SEL_Cont[3]    ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 0.924 ns                 ;
; 1.092 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.108 ns                 ;
; 1.196 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.196 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.212 ns                 ;
; 1.211 ns      ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.227 ns                 ;
; 1.217 ns      ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.217 ns      ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.217 ns      ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.217 ns      ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.217 ns      ; AUDIO_DAC:u9|rom~48         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.233 ns                 ;
; 1.228 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.228 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.244 ns                 ;
; 1.229 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.245 ns                 ;
; 1.231 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.231 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.247 ns                 ;
; 1.236 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.252 ns                 ;
; 1.239 ns      ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.255 ns                 ;
; 1.248 ns      ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.264 ns                 ;
; 1.248 ns      ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.264 ns                 ;
; 1.267 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.267 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.283 ns                 ;
; 1.273 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.289 ns                 ;
; 1.282 ns      ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.298 ns                 ;
; 1.299 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.315 ns                 ;
; 1.300 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.316 ns                 ;
; 1.302 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.318 ns                 ;
; 1.309 ns      ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.325 ns                 ;
; 1.319 ns      ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.335 ns                 ;
; 1.338 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.354 ns                 ;
; 1.343 ns      ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.343 ns      ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.343 ns      ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.343 ns      ; AUDIO_DAC:u9|rom~47         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.359 ns                 ;
; 1.344 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.360 ns                 ;
; 1.350 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.350 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.350 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.350 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.350 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.350 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.350 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.366 ns                 ;
; 1.371 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.387 ns                 ;
; 1.373 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.389 ns                 ;
; 1.380 ns      ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.396 ns                 ;
; 1.387 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.403 ns                 ;
; 1.390 ns      ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.406 ns                 ;
; 1.407 ns      ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.423 ns                 ;
; 1.409 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.425 ns                 ;
; 1.415 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.431 ns                 ;
; 1.427 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.443 ns                 ;
; 1.442 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.458 ns                 ;
; 1.451 ns      ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.467 ns                 ;
; 1.458 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.474 ns                 ;
; 1.458 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.474 ns                 ;
; 1.475 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.491 ns                 ;
; 1.478 ns      ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~46         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.494 ns                 ;
; 1.486 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.502 ns                 ;
; 1.494 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.494 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.494 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.494 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.494 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.494 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.510 ns                 ;
; 1.513 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.529 ns                 ;
; 1.522 ns      ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.538 ns                 ;
; 1.529 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.545 ns                 ;
; 1.529 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.545 ns                 ;
; 1.549 ns      ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~47         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.565 ns                 ;
; 1.557 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.573 ns                 ;
; 1.600 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.616 ns                 ;
; 1.600 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.616 ns                 ;
; 1.620 ns      ; AUDIO_DAC:u9|rom~43         ; AUDIO_DAC:u9|rom~48         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.636 ns                 ;
; 1.622 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.638 ns                 ;
; 1.628 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.644 ns                 ;
; 1.671 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.687 ns                 ;
; 1.671 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.687 ns                 ;
; 1.685 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[6] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.701 ns                 ;
; 1.685 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.701 ns                 ;
; 1.685 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.701 ns                 ;
; 1.685 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.701 ns                 ;
; 1.685 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.701 ns                 ;
; 1.685 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.701 ns                 ;
; 1.685 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.701 ns                 ;
; 1.685 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.701 ns                 ;
; 1.733 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.749 ns                 ;
; 1.733 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.749 ns                 ;
; 1.733 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.749 ns                 ;
; 1.733 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.749 ns                 ;
; 1.733 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[5] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.749 ns                 ;
; 1.741 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.757 ns                 ;
; 1.742 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.758 ns                 ;
; 1.742 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[7] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.758 ns                 ;
; 1.813 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; AUDIO_DAC:u9|LRCK_1X_DIV[8] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.829 ns                 ;
; 1.880 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.896 ns                 ;
; 1.880 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.896 ns                 ;
; 1.880 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.896 ns                 ;
; 1.880 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[4] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.896 ns                 ;
; 1.882 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 1.898 ns                 ;
; 2.005 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.021 ns                 ;
; 2.024 ns      ; AUDIO_DAC:u9|rom~44         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.040 ns                 ;
; 2.050 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X        ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.066 ns                 ;
; 2.140 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.156 ns                 ;
; 2.140 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.156 ns                 ;
; 2.140 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[3] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.156 ns                 ;
; 2.166 ns      ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~45         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.182 ns                 ;
; 2.166 ns      ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.182 ns                 ;
; 2.166 ns      ; AUDIO_DAC:u9|rom~46         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.182 ns                 ;
; 2.201 ns      ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~44         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.217 ns                 ;
; 2.201 ns      ; AUDIO_DAC:u9|rom~45         ; AUDIO_DAC:u9|rom~43         ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.217 ns                 ;
; 2.263 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.279 ns                 ;
; 2.263 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[2] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.279 ns                 ;
; 2.308 ns      ; AUDIO_DAC:u9|LRCK_1X_DIV[1] ; AUDIO_DAC:u9|LRCK_1X_DIV[0] ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; Audio_PLL:u10|altpll:altpll_component|_clk0 ; 0.000 ns                   ; 0.016 ns                   ; 2.324 ns                 ;
+---------------+-----------------------------+-----------------------------+---------------------------------------------+---------------------------------------------+----------------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'GPIO_1[10]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                          ; To                                                                                                                                                                                   ; From Clock ; To Clock   ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; CCD_Capture:u3|mSTART                                                                                                                                         ; CCD_Capture:u3|mSTART                                                                                                                                                                ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.520 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[2]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.525 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[4]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                        ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; CCD_Capture:u3|mSTART                                                                                                                                         ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[7]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[3]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; RAW2RGB:u4|mDATAd_0[7]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; CCD_Capture:u3|X_Cont[10]                                                                                                                                     ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.533 ns                                ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                        ; RAW2RGB:u4|mCCD_R[7]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.535 ns                                ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.545 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.561 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[6]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a6~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[7]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a7~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[9]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[4]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a4~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[3]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a3~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[1]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a1~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.649 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[5]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a5~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.698 ns                 ;
; 0.656 ns                                ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[8]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.657 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.725 ns                 ;
; 0.657 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[8]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a8~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.706 ns                 ;
; 0.657 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[0]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a0~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.706 ns                 ;
; 0.658 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|q_b[2]                               ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a2~porta_datain_reg1                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.049 ns                   ; 0.707 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[5]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.733 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg4 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.734 ns                 ;
; 0.666 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.734 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[6]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.669 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[0]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.685 ns                 ;
; 0.673 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.741 ns                 ;
; 0.674 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.742 ns                 ;
; 0.675 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.691 ns                 ;
; 0.677 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.745 ns                 ;
; 0.710 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.726 ns                 ;
; 0.712 ns                                ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.728 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.729 ns                 ;
; 0.713 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.729 ns                 ;
; 0.716 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.732 ns                 ;
; 0.781 ns                                ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                        ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.797 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.795 ns                                ; CCD_Capture:u3|X_Cont[2]                                                                                                                                      ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.811 ns                 ;
; 0.798 ns                                ; RAW2RGB:u4|mDATAd_1[5]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[5]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.814 ns                 ;
; 0.801 ns                                ; CCD_Capture:u3|X_Cont[4]                                                                                                                                      ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.801 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.817 ns                 ;
; 0.802 ns                                ; CCD_Capture:u3|X_Cont[6]                                                                                                                                      ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[4]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.802 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.818 ns                 ;
; 0.803 ns                                ; RAW2RGB:u4|mDATAd_1[7]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[7]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.819 ns                 ;
; 0.804 ns                                ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.804 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.820 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.805 ns                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.821 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[9]                                                                                                                                      ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.806 ns                                ; CCD_Capture:u3|X_Cont[8]                                                                                                                                      ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.822 ns                 ;
; 0.807 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.823 ns                 ;
; 0.808 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.824 ns                 ;
; 0.809 ns                                ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.825 ns                 ;
; 0.816 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.832 ns                 ;
; 0.820 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.820 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.836 ns                 ;
; 0.821 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.821 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[7]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.837 ns                 ;
; 0.823 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.839 ns                 ;
; 0.824 ns                                ; CCD_Capture:u3|Pre_FVAL                                                                                                                                       ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.840 ns                 ;
; 0.828 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.844 ns                 ;
; 0.829 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.845 ns                 ;
; 0.834 ns                                ; RAW2RGB:u4|mDATAd_1[9]                                                                                                                                        ; RAW2RGB:u4|mCCD_R[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.850 ns                 ;
; 0.835 ns                                ; CCD_Capture:u3|X_Cont[1]                                                                                                                                      ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.835 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; CCD_Capture:u3|X_Cont[0]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.851 ns                 ;
; 0.837 ns                                ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.853 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[3]                                                                                                                                      ; CCD_Capture:u3|X_Cont[3]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[7]                                                                                                                                      ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|X_Cont[5]                                                                                                                                      ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.838 ns                                ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.854 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.839 ns                                ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[3]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.855 ns                 ;
; 0.846 ns                                ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.862 ns                 ;
; 0.848 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[8]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.864 ns                 ;
; 0.849 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                       ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.865 ns                 ;
; 0.852 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.868 ns                 ;
; 0.853 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.853 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[6]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.869 ns                 ;
; 0.856 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.872 ns                 ;
; 0.857 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.873 ns                 ;
; 0.866 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.882 ns                 ;
; 0.869 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.885 ns                 ;
; 0.870 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.886 ns                 ;
; 0.870 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[1] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.886 ns                 ;
; 0.871 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[5] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.887 ns                 ;
; 0.871 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[3] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.887 ns                 ;
; 0.910 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.978 ns                 ;
; 0.914 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[0]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a3~portb_address_reg0 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.068 ns                   ; 0.982 ns                 ;
; 0.914 ns                                ; RAW2RGB:u4|mDATAd_1[6]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[6]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.930 ns                 ;
; 0.944 ns                                ; CCD_Capture:u3|Y_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mDVAL                                                                                                                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 0.960 ns                 ;
; 0.952 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[2]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg2 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.063 ns                   ; 1.015 ns                 ;
; 0.959 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[3]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg3 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.063 ns                   ; 1.022 ns                 ;
; 0.964 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[8]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg8 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.063 ns                   ; 1.027 ns                 ;
; 0.966 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[7]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg7 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.063 ns                   ; 1.029 ns                 ;
; 0.971 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[5]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg5 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.063 ns                   ; 1.034 ns                 ;
; 0.977 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[6]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg6 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.063 ns                   ; 1.040 ns                 ;
; 0.987 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[7]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.003 ns                 ;
; 1.006 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; RAW2RGB:u4|mDVAL                                                                                                                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 1.023 ns                 ;
; 1.022 ns                                ; RAW2RGB:u4|mDATAd_0[9]                                                                                                                                        ; RAW2RGB:u4|mCCD_B[9]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.038 ns                 ;
; 1.044 ns                                ; CCD_Capture:u3|mCCD_LVAL                                                                                                                                      ; RAW2RGB:u4|mDVAL                                                                                                                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; -0.011 ns                  ; 1.033 ns                 ;
; 1.066 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|delayed_wrptr_g[1]                                                                  ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.017 ns                   ; 1.083 ns                 ;
; 1.084 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|alt_synch_pipe_nc8:ws_dgrp|dffpipe_id9:dffpipe8|dffe9a[7]    ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.100 ns                 ;
; 1.087 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.103 ns                 ;
; 1.091 ns                                ; RAW2RGB:u4|mDATAd_0[5]                                                                                                                                        ; RAW2RGB:u4|mCCD_R[5]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.107 ns                 ;
; 1.099 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[4]                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.115 ns                 ;
; 1.116 ns                                ; CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                   ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a3~porta_datain_reg0                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.033 ns                   ; 1.149 ns                 ;
; 1.161 ns                                ; rCCD_DATA[0]                                                                                                                                                  ; CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.315 ns                   ; 1.476 ns                 ;
; 1.178 ns                                ; CCD_Capture:u3|Frame_Cont[0]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.178 ns                                ; CCD_Capture:u3|Frame_Cont[16]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.194 ns                 ;
; 1.184 ns                                ; CCD_Capture:u3|X_Cont[4]                                                                                                                                      ; CCD_Capture:u3|X_Cont[5]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.200 ns                 ;
; 1.185 ns                                ; CCD_Capture:u3|X_Cont[6]                                                                                                                                      ; CCD_Capture:u3|X_Cont[7]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.185 ns                                ; CCD_Capture:u3|Y_Cont[1]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[2]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.201 ns                 ;
; 1.187 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[0]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[1]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.187 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[9]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[10]                                                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.203 ns                 ;
; 1.188 ns                                ; CCD_Capture:u3|Frame_Cont[1]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; CCD_Capture:u3|Frame_Cont[17]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.188 ns                                ; RAW2RGB:u4|mDATAd_0[6]                                                                                                                                        ; RAW2RGB:u4|mCCD_R[6]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.204 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[2]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[14]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[15]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[18]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|Frame_Cont[30]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[31]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|X_Cont[9]                                                                                                                                      ; CCD_Capture:u3|X_Cont[10]                                                                                                                                                            ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.189 ns                                ; CCD_Capture:u3|X_Cont[8]                                                                                                                                      ; CCD_Capture:u3|X_Cont[9]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.205 ns                 ;
; 1.192 ns                                ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.208 ns                 ;
; 1.200 ns                                ; CCD_Capture:u3|mCCD_FVAL                                                                                                                                      ; RAW2RGB:u4|mDVAL                                                                                                                                                                     ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; -0.011 ns                  ; 1.189 ns                 ;
; 1.203 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|wrptr_g[1]                                                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|altsyncram_61u:fifo_ram|altsyncram_rv91:altsyncram3|ram_block4a0~portb_address_reg1 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.063 ns                   ; 1.266 ns                 ;
; 1.203 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[2]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[3]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.219 ns                 ;
; 1.204 ns                                ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[4]                                        ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|cntr_1tc:cntr1|safe_q[5]                                                               ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.220 ns                 ;
; 1.206 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                   ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.222 ns                 ;
; 1.211 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[2] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.227 ns                 ;
; 1.211 ns                                ; RAW2RGB:u4|mDATAd_0[8]                                                                                                                                        ; RAW2RGB:u4|mCCD_G[8]                                                                                                                                                                 ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.012 ns                   ; 1.223 ns                 ;
; 1.212 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[4] ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|power_modified_counter_values[6]                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.228 ns                 ;
; 1.218 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|parity_ff                        ; Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_b17:wrptr_g1p|counter_ffa[0]                                          ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.234 ns                 ;
; 1.221 ns                                ; CCD_Capture:u3|X_Cont[0]                                                                                                                                      ; CCD_Capture:u3|X_Cont[1]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.221 ns                                ; CCD_Capture:u3|X_Cont[1]                                                                                                                                      ; CCD_Capture:u3|X_Cont[2]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.237 ns                 ;
; 1.223 ns                                ; CCD_Capture:u3|Y_Cont[5]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[6]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.239 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|Frame_Cont[3]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[4]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|Frame_Cont[8]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[9]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|Frame_Cont[10]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[11]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|Frame_Cont[12]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[13]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|Frame_Cont[19]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[20]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|Frame_Cont[24]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[25]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|Frame_Cont[26]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[27]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|Frame_Cont[28]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[29]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|X_Cont[7]                                                                                                                                      ; CCD_Capture:u3|X_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|X_Cont[3]                                                                                                                                      ; CCD_Capture:u3|X_Cont[4]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|X_Cont[5]                                                                                                                                      ; CCD_Capture:u3|X_Cont[6]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|Y_Cont[7]                                                                                                                                      ; CCD_Capture:u3|Y_Cont[8]                                                                                                                                                             ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.240 ns                 ;
; 1.224 ns                                ; CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                   ; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_jei:auto_generated|altsyncram_ohv:altsyncram2|ram_block3a9~porta_datain_reg0                              ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.022 ns                   ; 1.246 ns                 ;
; 1.225 ns                                ; CCD_Capture:u3|Frame_Cont[5]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; CCD_Capture:u3|Frame_Cont[6]                                                                                                                                  ; CCD_Capture:u3|Frame_Cont[7]                                                                                                                                                         ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; CCD_Capture:u3|Frame_Cont[21]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; 1.225 ns                                ; CCD_Capture:u3|Frame_Cont[22]                                                                                                                                 ; CCD_Capture:u3|Frame_Cont[23]                                                                                                                                                        ; GPIO_1[10] ; GPIO_1[10] ; 0.000 ns                   ; 0.016 ns                   ; 1.241 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                           ;                                                                                                                                                                                      ;            ;            ;                            ;                            ;                          ;
+-----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------+----------------------------+----------------------------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                           ; From                                                                                                                                                         ; To                                                                                                                                                           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; 0.391 ns                                ; Reset_Delay:u2|oRST_1                                                                                                                                        ; Reset_Delay:u2|oRST_1                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_0                                                                                                                                        ; Reset_Delay:u2|oRST_0                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; CCD_MCLK                                                                                                                                                     ; CCD_MCLK                                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; Reset_Delay:u2|oRST_2                                                                                                                                        ; Reset_Delay:u2|oRST_2                                                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|mI2C_GO                                                                                                                                     ; I2C_AV_Config:u8|mI2C_GO                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|mI2C_CTRL_CLK                                                                                                                               ; I2C_AV_Config:u8|mI2C_CTRL_CLK                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|I2C_Controller:u0|END                                                                                                                       ; I2C_AV_Config:u8|I2C_Controller:u0|END                                                                                                                       ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|mSetup_ST.0001                                                                                                                              ; I2C_AV_Config:u8|mSetup_ST.0001                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|LUT_INDEX[3]                                                                                                                                ; I2C_AV_Config:u8|LUT_INDEX[3]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|LUT_INDEX[1]                                                                                                                                ; I2C_AV_Config:u8|LUT_INDEX[1]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|LUT_INDEX[0]                                                                                                                                ; I2C_AV_Config:u8|LUT_INDEX[0]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|LUT_INDEX[2]                                                                                                                                ; I2C_AV_Config:u8|LUT_INDEX[2]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|I2C_Controller:u0|ACK3                                                                                                                      ; I2C_AV_Config:u8|I2C_Controller:u0|ACK3                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|I2C_Controller:u0|ACK1                                                                                                                      ; I2C_AV_Config:u8|I2C_Controller:u0|ACK1                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|I2C_Controller:u0|ACK2                                                                                                                      ; I2C_AV_Config:u8|I2C_Controller:u0|ACK2                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|I2C_Controller:u0|SDO~reg0                                                                                                                  ; I2C_AV_Config:u8|I2C_Controller:u0|SDO~reg0                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_AV_Config:u8|I2C_Controller:u0|SCLK                                                                                                                      ; I2C_AV_Config:u8|I2C_Controller:u0|SCLK                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                ; VGA_Controller:u1|oVGA_V_SYNC                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; SP                                                                                                                                                           ; SP                                                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                    ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                                                                                                              ; I2C_CCD_Config:u7|mI2C_CTRL_CLK                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                 ; I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.391 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                     ; I2C_CCD_Config:u7|I2C_Controller:u0|SCLK                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.407 ns                 ;
; 0.512 ns                                ; mTap_8[8]                                                                                                                                                    ; mTap_9[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.528 ns                 ;
; 0.513 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[13]                                                                                                                              ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.529 ns                 ;
; 0.515 ns                                ; Read_d[2]                                                                                                                                                    ; Read_d[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.515 ns                                ; sTap_2[2]                                                                                                                                                    ; sTap_3[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.531 ns                 ;
; 0.516 ns                                ; I2C_AV_Config:u8|mI2C_DATA[9]                                                                                                                                ; I2C_AV_Config:u8|I2C_Controller:u0|SD[9]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; rTap_5[1]                                                                                                                                                    ; rTap_6[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.516 ns                                ; Read_d[3]                                                                                                                                                    ; Read_d[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.532 ns                 ;
; 0.517 ns                                ; sTap_8[7]                                                                                                                                                    ; sTap_9[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.533 ns                 ;
; 0.519 ns                                ; rTap_2[9]                                                                                                                                                    ; rTap_3[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sTap_1[3]                                                                                                                                                    ; sTap_2[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.519 ns                                ; sTap_3[5]                                                                                                                                                    ; sTap_4[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.535 ns                 ;
; 0.520 ns                                ; rTap_4[7]                                                                                                                                                    ; rTap_5[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; mTap_6[1]                                                                                                                                                    ; mTap_7[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.520 ns                                ; I2C_CCD_Config:u7|mI2C_DATA[9]                                                                                                                               ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.536 ns                 ;
; 0.521 ns                                ; I2C_AV_Config:u8|mI2C_DATA[0]                                                                                                                                ; I2C_AV_Config:u8|I2C_Controller:u0|SD[0]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.537 ns                 ;
; 0.522 ns                                ; rTap_6[5]                                                                                                                                                    ; rTap_7[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; rTap_7[4]                                                                                                                                                    ; rTap_8[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; mTap_9[7]                                                                                                                                                    ; mTap_10[7]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; mTap_5[0]                                                                                                                                                    ; mTap_6[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sTap_4[0]                                                                                                                                                    ; sTap_5[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.522 ns                                ; sTap_3[6]                                                                                                                                                    ; sTap_4[6]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.538 ns                 ;
; 0.523 ns                                ; rTap_6[4]                                                                                                                                                    ; rTap_7[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; rTap_7[7]                                                                                                                                                    ; rTap_8[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; rTap_3[6]                                                                                                                                                    ; rTap_4[6]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; rTap_2[7]                                                                                                                                                    ; rTap_3[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; mTap_7[1]                                                                                                                                                    ; mTap_8[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.523 ns                                ; sTap_4[7]                                                                                                                                                    ; sTap_5[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.539 ns                 ;
; 0.524 ns                                ; rTap_5[6]                                                                                                                                                    ; rTap_6[6]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; rTap_5[5]                                                                                                                                                    ; rTap_6[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; rTap_4[3]                                                                                                                                                    ; rTap_5[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; mTap_3[9]                                                                                                                                                    ; mTap_4[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; mTap_2[10]                                                                                                                                                   ; mTap_3[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; mTap_3[0]                                                                                                                                                    ; mTap_4[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; mTap_4[4]                                                                                                                                                    ; mTap_5[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sTap_1[6]                                                                                                                                                    ; sTap_2[6]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.524 ns                                ; sTap_4[5]                                                                                                                                                    ; sTap_5[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.540 ns                 ;
; 0.525 ns                                ; rTap_5[7]                                                                                                                                                    ; rTap_6[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; rTap_9[5]                                                                                                                                                    ; rTap_10[5]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; rTap_8[6]                                                                                                                                                    ; rTap_9[6]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sTap_4[1]                                                                                                                                                    ; sTap_5[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.525 ns                                ; sTap_8[0]                                                                                                                                                    ; sTap_9[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.541 ns                 ;
; 0.526 ns                                ; rTap_1[6]                                                                                                                                                    ; rTap_2[6]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; rTap_2[2]                                                                                                                                                    ; rTap_3[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.526 ns                                ; sTap_9[3]                                                                                                                                                    ; sTap_10[3]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.542 ns                 ;
; 0.527 ns                                ; rTap_3[9]                                                                                                                                                    ; rTap_4[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; rTap_3[8]                                                                                                                                                    ; rTap_4[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sTap_5[8]                                                                                                                                                    ; sTap_6[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sTap_2[10]                                                                                                                                                   ; sTap_3[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sTap_4[8]                                                                                                                                                    ; sTap_5[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.527 ns                                ; sTap_3[4]                                                                                                                                                    ; sTap_4[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.543 ns                 ;
; 0.528 ns                                ; rTap_7[3]                                                                                                                                                    ; rTap_8[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; mTap_5[2]                                                                                                                                                    ; mTap_6[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sTap_6[2]                                                                                                                                                    ; sTap_7[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sTap_9[4]                                                                                                                                                    ; sTap_10[4]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.528 ns                                ; sTap_1[8]                                                                                                                                                    ; sTap_2[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.544 ns                 ;
; 0.529 ns                                ; rTap_5[2]                                                                                                                                                    ; rTap_6[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; rTap_1[3]                                                                                                                                                    ; rTap_2[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; mTap_9[1]                                                                                                                                                    ; mTap_10[1]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; mTap_5[8]                                                                                                                                                    ; mTap_6[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; mTap_8[10]                                                                                                                                                   ; mTap_9[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sTap_5[0]                                                                                                                                                    ; sTap_6[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.529 ns                                ; sTap_1[4]                                                                                                                                                    ; sTap_2[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.545 ns                 ;
; 0.530 ns                                ; rTap_7[9]                                                                                                                                                    ; rTap_8[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; rTap_9[1]                                                                                                                                                    ; rTap_10[1]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; rTap_4[8]                                                                                                                                                    ; rTap_5[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.530 ns                                ; mTap_8[3]                                                                                                                                                    ; mTap_9[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.546 ns                 ;
; 0.531 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; I2C_AV_Config:u8|mI2C_CLK_DIV[15]                                                                                                                            ; I2C_AV_Config:u8|mI2C_CLK_DIV[15]                                                                                                                            ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; rTap_9[3]                                                                                                                                                    ; rTap_10[3]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; rTap_1[2]                                                                                                                                                    ; rTap_2[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; rTap_2[0]                                                                                                                                                    ; rTap_3[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; mTap_6[10]                                                                                                                                                   ; mTap_7[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; mTap_8[6]                                                                                                                                                    ; mTap_9[6]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; mTap_4[5]                                                                                                                                                    ; mTap_5[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; mTap_1[8]                                                                                                                                                    ; mTap_2[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; sTap_5[4]                                                                                                                                                    ; sTap_6[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; I2C_CCD_Config:u7|I2C_Controller:u0|END                                                                                                                      ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.531 ns                                ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                           ; I2C_CCD_Config:u7|mI2C_CLK_DIV[15]                                                                                                                           ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.547 ns                 ;
; 0.532 ns                                ; I2C_AV_Config:u8|mSetup_ST.0001                                                                                                                              ; I2C_AV_Config:u8|mI2C_GO                                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; rTap_3[1]                                                                                                                                                    ; rTap_4[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; rTap_1[1]                                                                                                                                                    ; rTap_2[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; mTap_5[7]                                                                                                                                                    ; mTap_6[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.532 ns                                ; mTap_4[1]                                                                                                                                                    ; mTap_5[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.548 ns                 ;
; 0.533 ns                                ; mTap_2[5]                                                                                                                                                    ; mTap_3[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; sTap_1[9]                                                                                                                                                    ; sTap_2[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.533 ns                                ; sTap_3[10]                                                                                                                                                   ; sTap_4[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.549 ns                 ;
; 0.534 ns                                ; rTap_7[8]                                                                                                                                                    ; rTap_8[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; rTap_3[4]                                                                                                                                                    ; rTap_4[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; mTap_5[4]                                                                                                                                                    ; mTap_6[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; mTap_5[5]                                                                                                                                                    ; mTap_6[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; mTap_1[4]                                                                                                                                                    ; mTap_2[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.534 ns                                ; DLY_cont[23]                                                                                                                                                 ; DLY_cont[23]                                                                                                                                                 ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.550 ns                 ;
; 0.535 ns                                ; rTap_4[0]                                                                                                                                                    ; rTap_5[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; rTap_1[5]                                                                                                                                                    ; rTap_2[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; mTap_7[9]                                                                                                                                                    ; mTap_8[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; mTap_8[5]                                                                                                                                                    ; mTap_9[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; mTap_1[2]                                                                                                                                                    ; mTap_2[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; sTap_6[1]                                                                                                                                                    ; sTap_7[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.535 ns                                ; sTap_2[9]                                                                                                                                                    ; sTap_3[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.551 ns                 ;
; 0.536 ns                                ; rTap_6[1]                                                                                                                                                    ; rTap_7[1]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; mTap_9[5]                                                                                                                                                    ; mTap_10[5]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; mTap_6[7]                                                                                                                                                    ; mTap_7[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; mTap_3[10]                                                                                                                                                   ; mTap_4[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.536 ns                                ; mTap_1[0]                                                                                                                                                    ; mTap_2[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.552 ns                 ;
; 0.537 ns                                ; mTap_9[3]                                                                                                                                                    ; mTap_10[3]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; sTap_6[8]                                                                                                                                                    ; sTap_7[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; sTap_5[3]                                                                                                                                                    ; sTap_6[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.537 ns                                ; sTap_5[9]                                                                                                                                                    ; sTap_6[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.553 ns                 ;
; 0.538 ns                                ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|a_graycounter_g86:rdptr_g1p|power_modified_counter_values[8] ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; rTap_1[8]                                                                                                                                                    ; rTap_2[8]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; mTap_8[4]                                                                                                                                                    ; mTap_9[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.538 ns                                ; mTap_1[9]                                                                                                                                                    ; mTap_2[9]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.554 ns                 ;
; 0.539 ns                                ; sTap_7[3]                                                                                                                                                    ; sTap_8[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.555 ns                 ;
; 0.540 ns                                ; I2C_AV_Config:u8|I2C_Controller:u0|END                                                                                                                       ; I2C_AV_Config:u8|mSetup_ST.0001                                                                                                                              ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.540 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mI2C_GO                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.556 ns                 ;
; 0.541 ns                                ; sTap_6[7]                                                                                                                                                    ; sTap_7[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.557 ns                 ;
; 0.543 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0010                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.559 ns                 ;
; 0.546 ns                                ; I2C_CCD_Config:u7|mSetup_ST.0001                                                                                                                             ; I2C_CCD_Config:u7|mSetup_ST.0000                                                                                                                             ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.562 ns                 ;
; 0.549 ns                                ; VGA_Controller:u1|H_Cont[9]                                                                                                                                  ; VGA_Controller:u1|H_Cont[9]                                                                                                                                  ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns                                ; I2C_AV_Config:u8|mSetup_ST.0010                                                                                                                              ; I2C_AV_Config:u8|LUT_INDEX[1]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.549 ns                                ; I2C_AV_Config:u8|mSetup_ST.0010                                                                                                                              ; I2C_AV_Config:u8|LUT_INDEX[0]                                                                                                                                ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.565 ns                 ;
; 0.560 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                               ; I2C_CCD_Config:u7|LUT_INDEX[5]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.576 ns                 ;
; 0.564 ns                                ; I2C_CCD_Config:u7|LUT_INDEX[0]                                                                                                                               ; I2C_CCD_Config:u7|mI2C_DATA[7]                                                                                                                               ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.580 ns                 ;
; 0.596 ns                                ; I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                        ; I2C_AV_Config:u8|I2C_Controller:u0|SD_COUNTER[5]~reg0                                                                                                        ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.612 ns                 ;
; 0.646 ns                                ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[3]                                              ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a2~porta_datain_reg2                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.695 ns                 ;
; 0.646 ns                                ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[4]                                              ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a2~porta_datain_reg3                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.695 ns                 ;
; 0.647 ns                                ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[6]                                              ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a0~porta_datain_reg3                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.696 ns                 ;
; 0.647 ns                                ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[9]                                              ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a0~porta_datain_reg3                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.696 ns                 ;
; 0.648 ns                                ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[0]                                              ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a0~porta_datain_reg1                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[3]                                              ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a2~porta_datain_reg2                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.648 ns                                ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[2]                                              ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a2~porta_datain_reg1                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.697 ns                 ;
; 0.649 ns                                ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[2]                                              ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a2~porta_datain_reg1                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.698 ns                 ;
; 0.649 ns                                ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[8]                                              ; Tap_1:u98|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a6~porta_datain_reg3                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.698 ns                 ;
; 0.649 ns                                ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[0]                                              ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a0~porta_datain_reg1                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.698 ns                 ;
; 0.652 ns                                ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[3]                                              ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a2~porta_datain_reg2                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.701 ns                 ;
; 0.653 ns                                ; I2C_AV_Config:u8|mI2C_DATA[2]                                                                                                                                ; I2C_AV_Config:u8|I2C_Controller:u0|SD[2]                                                                                                                     ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.669 ns                 ;
; 0.653 ns                                ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[6]                                              ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a6~porta_datain_reg1                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.702 ns                 ;
; 0.654 ns                                ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[4]                                              ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a2~porta_datain_reg3                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.703 ns                 ;
; 0.656 ns                                ; rTap_1[10]                                                                                                                                                   ; rTap_2[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.671 ns                 ;
; 0.656 ns                                ; rTap_8[10]                                                                                                                                                   ; rTap_9[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.656 ns                                ; mTap_5[3]                                                                                                                                                    ; mTap_6[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.672 ns                 ;
; 0.659 ns                                ; mTap_4[7]                                                                                                                                                    ; mTap_5[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.015 ns                   ; 0.674 ns                 ;
; 0.660 ns                                ; rTap_6[2]                                                                                                                                                    ; rTap_7[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; rTap_1[4]                                                                                                                                                    ; rTap_2[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.660 ns                                ; rTap_1[0]                                                                                                                                                    ; rTap_2[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.676 ns                 ;
; 0.661 ns                                ; rTap_3[10]                                                                                                                                                   ; rTap_4[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.661 ns                                ; sTap_5[2]                                                                                                                                                    ; sTap_6[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.677 ns                 ;
; 0.662 ns                                ; I2C_AV_Config:u8|mI2C_DATA[11]                                                                                                                               ; I2C_AV_Config:u8|I2C_Controller:u0|SD[11]                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; rTap_2[4]                                                                                                                                                    ; rTap_3[4]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.678 ns                 ;
; 0.662 ns                                ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[9]                                              ; Tap_1:u99|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a8~porta_datain_reg2                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.711 ns                 ;
; 0.663 ns                                ; rTap_9[6]                                                                                                                                                    ; rTap_10[6]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; rTap_3[2]                                                                                                                                                    ; rTap_4[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; rTap_1[7]                                                                                                                                                    ; rTap_2[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; mTap_6[2]                                                                                                                                                    ; mTap_7[2]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|q_b[7]                                              ; Tap_1:u97|altshift_taps:altshift_taps_component|shift_taps_2di:auto_generated|altsyncram_kev:altsyncram2|ram_block3a6~porta_datain_reg2                      ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.049 ns                   ; 0.712 ns                 ;
; 0.663 ns                                ; sTap_2[3]                                                                                                                                                    ; sTap_3[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.663 ns                                ; sTap_1[0]                                                                                                                                                    ; sTap_2[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.679 ns                 ;
; 0.664 ns                                ; rTap_8[7]                                                                                                                                                    ; rTap_9[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; mTap_9[0]                                                                                                                                                    ; mTap_10[0]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; mTap_7[5]                                                                                                                                                    ; mTap_8[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; mTap_7[0]                                                                                                                                                    ; mTap_8[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; mTap_4[3]                                                                                                                                                    ; mTap_5[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; sTap_6[5]                                                                                                                                                    ; sTap_7[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; sTap_5[6]                                                                                                                                                    ; sTap_6[6]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; sTap_1[10]                                                                                                                                                   ; sTap_2[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.664 ns                                ; sTap_3[0]                                                                                                                                                    ; sTap_4[0]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.680 ns                 ;
; 0.665 ns                                ; rTap_7[10]                                                                                                                                                   ; rTap_8[10]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; mTap_6[3]                                                                                                                                                    ; mTap_7[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; mTap_1[3]                                                                                                                                                    ; mTap_2[3]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.665 ns                                ; sTap_5[5]                                                                                                                                                    ; sTap_6[5]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.681 ns                 ;
; 0.666 ns                                ; rTap_6[7]                                                                                                                                                    ; rTap_7[7]                                                                                                                                                    ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; 0.666 ns                                ; mTap_9[2]                                                                                                                                                    ; mTap_10[2]                                                                                                                                                   ; CLOCK_50   ; CLOCK_50 ; 0.000 ns                   ; 0.016 ns                   ; 0.682 ns                 ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu)                                                                                                          ;                                                                                                                                                              ;            ;          ;                            ;                            ;                          ;
+-----------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------------------------------------------------+
; tsu                                                                                                       ;
+-------+--------------+------------+-------------+--------------------------------------------+------------+
; Slack ; Required tsu ; Actual tsu ; From        ; To                                         ; To Clock   ;
+-------+--------------+------------+-------------+--------------------------------------------+------------+
; N/A   ; None         ; 6.941 ns   ; DRAM_DQ[2]  ; Sdram_Control_4Port:u6|mDATAOUT[2]         ; CLOCK_50   ;
; N/A   ; None         ; 6.833 ns   ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]        ; CLOCK_50   ;
; N/A   ; None         ; 6.793 ns   ; DRAM_DQ[5]  ; Sdram_Control_4Port:u6|mDATAOUT[5]         ; CLOCK_50   ;
; N/A   ; None         ; 6.771 ns   ; DRAM_DQ[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]         ; CLOCK_50   ;
; N/A   ; None         ; 6.749 ns   ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]        ; CLOCK_50   ;
; N/A   ; None         ; 6.651 ns   ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]         ; CLOCK_50   ;
; N/A   ; None         ; 6.620 ns   ; DRAM_DQ[4]  ; Sdram_Control_4Port:u6|mDATAOUT[4]         ; CLOCK_50   ;
; N/A   ; None         ; 6.506 ns   ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]        ; CLOCK_50   ;
; N/A   ; None         ; 6.488 ns   ; DRAM_DQ[0]  ; Sdram_Control_4Port:u6|mDATAOUT[0]         ; CLOCK_50   ;
; N/A   ; None         ; 6.488 ns   ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]        ; CLOCK_50   ;
; N/A   ; None         ; 6.487 ns   ; DRAM_DQ[3]  ; Sdram_Control_4Port:u6|mDATAOUT[3]         ; CLOCK_50   ;
; N/A   ; None         ; 6.452 ns   ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]        ; CLOCK_50   ;
; N/A   ; None         ; 6.297 ns   ; DRAM_DQ[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]         ; CLOCK_50   ;
; N/A   ; None         ; 6.207 ns   ; DRAM_DQ[1]  ; Sdram_Control_4Port:u6|mDATAOUT[1]         ; CLOCK_50   ;
; N/A   ; None         ; 6.130 ns   ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]         ; CLOCK_50   ;
; N/A   ; None         ; 3.046 ns   ; KEY[3]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A   ; None         ; 3.043 ns   ; KEY[2]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A   ; None         ; 2.583 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[12]  ; CLOCK_50   ;
; N/A   ; None         ; 2.583 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[6]   ; CLOCK_50   ;
; N/A   ; None         ; 2.583 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[1]   ; CLOCK_50   ;
; N/A   ; None         ; 2.583 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[7]   ; CLOCK_50   ;
; N/A   ; None         ; 2.583 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[4]   ; CLOCK_50   ;
; N/A   ; None         ; 2.583 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[10]  ; CLOCK_50   ;
; N/A   ; None         ; 2.583 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[11]  ; CLOCK_50   ;
; N/A   ; None         ; 2.485 ns   ; GPIO_1[0]   ; rCCD_DATA[0]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.485 ns   ; GPIO_1[1]   ; rCCD_DATA[1]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.481 ns   ; GPIO_1[5]   ; rCCD_DATA[2]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.471 ns   ; GPIO_1[4]   ; rCCD_DATA[5]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.469 ns   ; GPIO_1[9]   ; rCCD_DATA[9]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.469 ns   ; GPIO_1[8]   ; rCCD_DATA[8]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.465 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[13]            ; CLOCK_50   ;
; N/A   ; None         ; 2.465 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; CLOCK_50   ;
; N/A   ; None         ; 2.465 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[11]            ; CLOCK_50   ;
; N/A   ; None         ; 2.465 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; CLOCK_50   ;
; N/A   ; None         ; 2.465 ns   ; GPIO_1[3]   ; rCCD_DATA[3]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.455 ns   ; GPIO_1[2]   ; rCCD_DATA[4]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.451 ns   ; GPIO_1[7]   ; rCCD_DATA[7]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.451 ns   ; GPIO_1[6]   ; rCCD_DATA[6]                               ; GPIO_1[10] ;
; N/A   ; None         ; 2.449 ns   ; GPIO_1[12]  ; rCCD_LVAL                                  ; GPIO_1[10] ;
; N/A   ; None         ; 2.449 ns   ; GPIO_1[13]  ; rCCD_FVAL                                  ; GPIO_1[10] ;
; N/A   ; None         ; 2.285 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[0]   ; CLOCK_50   ;
; N/A   ; None         ; 2.285 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[2]   ; CLOCK_50   ;
; N/A   ; None         ; 2.285 ns   ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[9]   ; CLOCK_50   ;
; N/A   ; None         ; 2.235 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; 2.235 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; CLOCK_50   ;
; N/A   ; None         ; 2.235 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; 2.235 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; 2.235 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; 2.235 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; 2.235 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; 2.235 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; 2.132 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]  ; CLOCK_50   ;
; N/A   ; None         ; 2.132 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] ; CLOCK_50   ;
; N/A   ; None         ; 2.132 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; CLOCK_50   ;
; N/A   ; None         ; 2.132 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; CLOCK_50   ;
; N/A   ; None         ; 2.132 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]  ; CLOCK_50   ;
; N/A   ; None         ; 2.132 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; CLOCK_50   ;
; N/A   ; None         ; 2.132 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; CLOCK_50   ;
; N/A   ; None         ; 2.104 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; CLOCK_50   ;
; N/A   ; None         ; 2.104 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; CLOCK_50   ;
; N/A   ; None         ; 2.104 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]  ; CLOCK_50   ;
; N/A   ; None         ; 2.104 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; CLOCK_50   ;
; N/A   ; None         ; 2.104 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; CLOCK_50   ;
; N/A   ; None         ; 1.973 ns   ; I2C_SDAT    ; I2C_AV_Config:u8|I2C_Controller:u0|ACK1    ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[12]             ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[6]              ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[1]              ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[7]              ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[4]              ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[2]              ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[0]              ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[10]             ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[9]              ; CLOCK_50   ;
; N/A   ; None         ; 1.961 ns   ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[11]             ; CLOCK_50   ;
; N/A   ; None         ; 1.955 ns   ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2   ; CLOCK_50   ;
; N/A   ; None         ; 1.897 ns   ; I2C_SDAT    ; I2C_AV_Config:u8|I2C_Controller:u0|ACK2    ; CLOCK_50   ;
; N/A   ; None         ; 1.801 ns   ; SW[15]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; 1.647 ns   ; I2C_SDAT    ; I2C_AV_Config:u8|I2C_Controller:u0|ACK3    ; CLOCK_50   ;
; N/A   ; None         ; 1.624 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; CLOCK_50   ;
; N/A   ; None         ; 1.624 ns   ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; CLOCK_50   ;
; N/A   ; None         ; 1.594 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[15]            ; CLOCK_50   ;
; N/A   ; None         ; 1.405 ns   ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; 1.140 ns   ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; CLOCK_50   ;
; N/A   ; None         ; 0.924 ns   ; SW[13]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; 0.920 ns   ; SW[14]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; 0.866 ns   ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3   ; CLOCK_50   ;
; N/A   ; None         ; -2.029 ns  ; SW[7]       ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A   ; None         ; -2.140 ns  ; SW[5]       ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A   ; None         ; -2.719 ns  ; SW[2]       ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; -3.007 ns  ; SW[12]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A   ; None         ; -3.010 ns  ; SW[1]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; -3.040 ns  ; SW[9]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A   ; None         ; -3.115 ns  ; SW[8]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; -3.178 ns  ; SW[10]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A   ; None         ; -3.207 ns  ; SW[6]       ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A   ; None         ; -3.272 ns  ; SW[11]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; -3.354 ns  ; SW[0]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A   ; None         ; -3.377 ns  ; SW[3]       ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A   ; None         ; -3.477 ns  ; SW[4]       ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
+-------+--------------+------------+-------------+--------------------------------------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+----------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                          ; To       ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+----------+------------+
; N/A                                     ; None                                                ; 16.367 ns  ; Y                             ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.197 ns  ; Y                             ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.187 ns  ; Y                             ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.187 ns  ; Y                             ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.177 ns  ; Y                             ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.089 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.033 ns  ; Y                             ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.020 ns  ; Y                             ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 16.004 ns  ; Y                             ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.976 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.930 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.921 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.919 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.909 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.909 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.899 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.896 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.887 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.868 ns  ; Y                             ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.853 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.844 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.842 ns  ; Y                             ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.817 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.806 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.802 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.796 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.796 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.786 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.774 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.751 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.747 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.741 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.741 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.740 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.737 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.733 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.733 ns  ; Z                             ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.731 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.726 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.719 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.716 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.716 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.716 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.706 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.706 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.689 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.689 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.685 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.674 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.664 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.664 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.654 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.642 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.635 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.632 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.628 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.620 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.608 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.606 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.603 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.601 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.588 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.587 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.577 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.576 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.574 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.567 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.567 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.567 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.563 ns  ; Z                             ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.562 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.558 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.557 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.557 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.557 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.557 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.556 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.553 ns  ; Z                             ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.553 ns  ; Z                             ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.549 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.547 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.547 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.545 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.543 ns  ; Z                             ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.536 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.533 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.526 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.526 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.522 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.519 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.519 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.516 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.511 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.510 ns  ; VGA_Controller:u1|oCoord_Y[5] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.509 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.509 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.504 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.499 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.488 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.474 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.471 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.470 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.463 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.460 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.458 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.448 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.448 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.443 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.442 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_B[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.438 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.431 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.422 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.421 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.421 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.419 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.411 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.403 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.399 ns  ; Z                             ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.399 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.397 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.396 ns  ; VGA_Controller:u1|oCoord_Y[3] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.391 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.390 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.390 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.390 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.387 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.386 ns  ; Z                             ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.377 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.374 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.374 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.371 ns  ; VGA_Controller:u1|oCoord_Y[7] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.370 ns  ; Z                             ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.365 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.355 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.350 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.342 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.342 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.340 ns  ; VGA_Controller:u1|oCoord_Y[5] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.336 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.333 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.331 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.330 ns  ; VGA_Controller:u1|oCoord_Y[5] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.330 ns  ; VGA_Controller:u1|oCoord_Y[5] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.326 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.320 ns  ; VGA_Controller:u1|oCoord_Y[5] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.319 ns  ; VGA_Controller:u1|oCoord_Y[8] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.314 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.311 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.294 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.293 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.290 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.281 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.277 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.265 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.252 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.252 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.249 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.248 ns  ; VGA_Controller:u1|V_Cont[3]   ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.245 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.238 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.234 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.234 ns  ; Z                             ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.231 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_B[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.228 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.214 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.212 ns  ; VGA_Controller:u1|oCoord_Y[6] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.208 ns  ; Z                             ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.204 ns  ; VGA_Controller:u1|oCoord_X[8] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.193 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.190 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.176 ns  ; VGA_Controller:u1|oCoord_Y[5] ; VGA_R[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.173 ns  ; VGA_Controller:u1|V_Cont[7]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.172 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.164 ns  ; VGA_Controller:u1|oCoord_Y[2] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.163 ns  ; VGA_Controller:u1|oCoord_Y[5] ; VGA_R[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.162 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.162 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.152 ns  ; VGA_Controller:u1|oCoord_X[7] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.149 ns  ; VGA_Controller:u1|oCoord_Y[8] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.147 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_G[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.147 ns  ; VGA_Controller:u1|oCoord_Y[5] ; VGA_R[7] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.145 ns  ; VGA_Controller:u1|V_Cont[8]   ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.144 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_G[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.139 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.139 ns  ; VGA_Controller:u1|oCoord_Y[8] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.139 ns  ; VGA_Controller:u1|oCoord_Y[8] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.135 ns  ; VGA_Controller:u1|V_Cont[2]   ; VGA_G[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.129 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[9] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.129 ns  ; VGA_Controller:u1|oCoord_Y[8] ; VGA_R[2] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.103 ns  ; VGA_Controller:u1|oCoord_Y[4] ; VGA_R[8] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.088 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_B[5] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.086 ns  ; VGA_Controller:u1|oCoord_X[5] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.068 ns  ; VGA_Controller:u1|V_Cont[6]   ; VGA_B[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.048 ns  ; VGA_Controller:u1|V_Cont[1]   ; VGA_G[6] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.036 ns  ; VGA_Controller:u1|oCoord_X[6] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.034 ns  ; VGA_Controller:u1|oCoord_X[8] ; VGA_R[4] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.030 ns  ; VGA_Controller:u1|oCoord_Y[9] ; VGA_R[0] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.024 ns  ; VGA_Controller:u1|oCoord_X[8] ; VGA_R[3] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.024 ns  ; VGA_Controller:u1|oCoord_X[8] ; VGA_R[1] ; CLOCK_50   ;
; N/A                                     ; None                                                ; 15.014 ns  ; VGA_Controller:u1|oCoord_X[8] ; VGA_R[2] ; CLOCK_50   ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                               ;          ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------+----------+------------+


+-----------------------------------------------------------------+
; tpd                                                             ;
+-------+-------------------+-----------------+--------+----------+
; Slack ; Required P2P Time ; Actual P2P Time ; From   ; To       ;
+-------+-------------------+-----------------+--------+----------+
; N/A   ; None              ; 10.310 ns       ; SW[15] ; LEDR[15] ;
; N/A   ; None              ; 9.769 ns        ; SW[13] ; LEDR[13] ;
; N/A   ; None              ; 9.633 ns        ; SW[17] ; LEDR[17] ;
; N/A   ; None              ; 9.605 ns        ; SW[16] ; LEDR[16] ;
; N/A   ; None              ; 9.406 ns        ; SW[14] ; LEDR[14] ;
; N/A   ; None              ; 6.652 ns        ; SW[8]  ; LEDR[8]  ;
; N/A   ; None              ; 6.545 ns        ; SW[7]  ; LEDR[7]  ;
; N/A   ; None              ; 6.446 ns        ; SW[9]  ; LEDR[9]  ;
; N/A   ; None              ; 6.095 ns        ; SW[11] ; LEDR[11] ;
; N/A   ; None              ; 5.886 ns        ; SW[2]  ; LEDR[2]  ;
; N/A   ; None              ; 5.882 ns        ; SW[10] ; LEDR[10] ;
; N/A   ; None              ; 5.701 ns        ; SW[12] ; LEDR[12] ;
; N/A   ; None              ; 5.591 ns        ; SW[0]  ; LEDR[0]  ;
; N/A   ; None              ; 5.441 ns        ; SW[6]  ; LEDR[6]  ;
; N/A   ; None              ; 5.414 ns        ; SW[5]  ; LEDR[5]  ;
; N/A   ; None              ; 5.390 ns        ; SW[3]  ; LEDR[3]  ;
; N/A   ; None              ; 5.260 ns        ; SW[4]  ; LEDR[4]  ;
; N/A   ; None              ; 5.224 ns        ; SW[1]  ; LEDR[1]  ;
+-------+-------------------+-----------------+--------+----------+


+-----------------------------------------------------------------------------------------------------------------+
; th                                                                                                              ;
+---------------+-------------+-----------+-------------+--------------------------------------------+------------+
; Minimum Slack ; Required th ; Actual th ; From        ; To                                         ; To Clock   ;
+---------------+-------------+-----------+-------------+--------------------------------------------+------------+
; N/A           ; None        ; 3.707 ns  ; SW[4]       ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; 3.607 ns  ; SW[3]       ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; 3.584 ns  ; SW[0]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; 3.502 ns  ; SW[11]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; 3.437 ns  ; SW[6]       ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; 3.408 ns  ; SW[10]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; 3.345 ns  ; SW[8]       ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; 3.270 ns  ; SW[9]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; 3.240 ns  ; SW[1]       ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; 3.237 ns  ; SW[12]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; 2.949 ns  ; SW[2]       ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; 2.370 ns  ; SW[5]       ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; 2.259 ns  ; SW[7]       ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -0.636 ns ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK3   ; CLOCK_50   ;
; N/A           ; None        ; -0.690 ns ; SW[14]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; -0.694 ns ; SW[13]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; -0.910 ns ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK1   ; CLOCK_50   ;
; N/A           ; None        ; -1.175 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -1.364 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[15]            ; CLOCK_50   ;
; N/A           ; None        ; -1.394 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]  ; CLOCK_50   ;
; N/A           ; None        ; -1.394 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]  ; CLOCK_50   ;
; N/A           ; None        ; -1.417 ns ; I2C_SDAT    ; I2C_AV_Config:u8|I2C_Controller:u0|ACK3    ; CLOCK_50   ;
; N/A           ; None        ; -1.571 ns ; SW[15]      ; I2C_CCD_Config:u7|mI2C_DATA[7]             ; CLOCK_50   ;
; N/A           ; None        ; -1.667 ns ; I2C_SDAT    ; I2C_AV_Config:u8|I2C_Controller:u0|ACK2    ; CLOCK_50   ;
; N/A           ; None        ; -1.725 ns ; GPIO_1[15]  ; I2C_CCD_Config:u7|I2C_Controller:u0|ACK2   ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[12]             ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[6]              ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[1]              ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[7]              ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[4]              ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[2]              ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[0]              ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[10]             ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[9]              ; CLOCK_50   ;
; N/A           ; None        ; -1.731 ns ; KEY[0]      ; I2C_AV_Config:u8|mI2C_DATA[11]             ; CLOCK_50   ;
; N/A           ; None        ; -1.743 ns ; I2C_SDAT    ; I2C_AV_Config:u8|I2C_Controller:u0|ACK1    ; CLOCK_50   ;
; N/A           ; None        ; -1.874 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]  ; CLOCK_50   ;
; N/A           ; None        ; -1.874 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[13] ; CLOCK_50   ;
; N/A           ; None        ; -1.874 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]  ; CLOCK_50   ;
; N/A           ; None        ; -1.874 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]  ; CLOCK_50   ;
; N/A           ; None        ; -1.874 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]  ; CLOCK_50   ;
; N/A           ; None        ; -1.902 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]  ; CLOCK_50   ;
; N/A           ; None        ; -1.902 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[15] ; CLOCK_50   ;
; N/A           ; None        ; -1.902 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]  ; CLOCK_50   ;
; N/A           ; None        ; -1.902 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]  ; CLOCK_50   ;
; N/A           ; None        ; -1.902 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]  ; CLOCK_50   ;
; N/A           ; None        ; -1.902 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[10] ; CLOCK_50   ;
; N/A           ; None        ; -1.902 ns ; KEY[1]      ; I2C_CCD_Config:u7|I2C_Controller:u0|SD[11] ; CLOCK_50   ;
; N/A           ; None        ; -2.005 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[1]             ; CLOCK_50   ;
; N/A           ; None        ; -2.005 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[8]             ; CLOCK_50   ;
; N/A           ; None        ; -2.005 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[2]             ; CLOCK_50   ;
; N/A           ; None        ; -2.005 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[3]             ; CLOCK_50   ;
; N/A           ; None        ; -2.005 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[5]             ; CLOCK_50   ;
; N/A           ; None        ; -2.005 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[0]             ; CLOCK_50   ;
; N/A           ; None        ; -2.005 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[4]             ; CLOCK_50   ;
; N/A           ; None        ; -2.005 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[6]             ; CLOCK_50   ;
; N/A           ; None        ; -2.055 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[0]   ; CLOCK_50   ;
; N/A           ; None        ; -2.055 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[2]   ; CLOCK_50   ;
; N/A           ; None        ; -2.055 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[9]   ; CLOCK_50   ;
; N/A           ; None        ; -2.235 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[13]            ; CLOCK_50   ;
; N/A           ; None        ; -2.235 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[9]             ; CLOCK_50   ;
; N/A           ; None        ; -2.235 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[11]            ; CLOCK_50   ;
; N/A           ; None        ; -2.235 ns ; KEY[1]      ; I2C_CCD_Config:u7|mI2C_DATA[10]            ; CLOCK_50   ;
; N/A           ; None        ; -2.285 ns ; GPIO_1[12]  ; rCCD_LVAL                                  ; GPIO_1[10] ;
; N/A           ; None        ; -2.285 ns ; GPIO_1[13]  ; rCCD_FVAL                                  ; GPIO_1[10] ;
; N/A           ; None        ; -2.287 ns ; GPIO_1[7]   ; rCCD_DATA[7]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.287 ns ; GPIO_1[6]   ; rCCD_DATA[6]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.291 ns ; GPIO_1[2]   ; rCCD_DATA[4]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.301 ns ; GPIO_1[3]   ; rCCD_DATA[3]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.305 ns ; GPIO_1[9]   ; rCCD_DATA[9]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.305 ns ; GPIO_1[8]   ; rCCD_DATA[8]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.307 ns ; GPIO_1[4]   ; rCCD_DATA[5]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.317 ns ; GPIO_1[5]   ; rCCD_DATA[2]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.321 ns ; GPIO_1[0]   ; rCCD_DATA[0]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.321 ns ; GPIO_1[1]   ; rCCD_DATA[1]                               ; GPIO_1[10] ;
; N/A           ; None        ; -2.353 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[12]  ; CLOCK_50   ;
; N/A           ; None        ; -2.353 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[6]   ; CLOCK_50   ;
; N/A           ; None        ; -2.353 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[1]   ; CLOCK_50   ;
; N/A           ; None        ; -2.353 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[7]   ; CLOCK_50   ;
; N/A           ; None        ; -2.353 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[4]   ; CLOCK_50   ;
; N/A           ; None        ; -2.353 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[10]  ; CLOCK_50   ;
; N/A           ; None        ; -2.353 ns ; KEY[0]      ; I2C_AV_Config:u8|I2C_Controller:u0|SD[11]  ; CLOCK_50   ;
; N/A           ; None        ; -2.813 ns ; KEY[2]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A           ; None        ; -2.816 ns ; KEY[3]      ; CCD_Capture:u3|mSTART                      ; GPIO_1[10] ;
; N/A           ; None        ; -5.900 ns ; DRAM_DQ[8]  ; Sdram_Control_4Port:u6|mDATAOUT[8]         ; CLOCK_50   ;
; N/A           ; None        ; -5.977 ns ; DRAM_DQ[1]  ; Sdram_Control_4Port:u6|mDATAOUT[1]         ; CLOCK_50   ;
; N/A           ; None        ; -6.067 ns ; DRAM_DQ[7]  ; Sdram_Control_4Port:u6|mDATAOUT[7]         ; CLOCK_50   ;
; N/A           ; None        ; -6.222 ns ; DRAM_DQ[12] ; Sdram_Control_4Port:u6|mDATAOUT[12]        ; CLOCK_50   ;
; N/A           ; None        ; -6.257 ns ; DRAM_DQ[3]  ; Sdram_Control_4Port:u6|mDATAOUT[3]         ; CLOCK_50   ;
; N/A           ; None        ; -6.258 ns ; DRAM_DQ[0]  ; Sdram_Control_4Port:u6|mDATAOUT[0]         ; CLOCK_50   ;
; N/A           ; None        ; -6.258 ns ; DRAM_DQ[14] ; Sdram_Control_4Port:u6|mDATAOUT[14]        ; CLOCK_50   ;
; N/A           ; None        ; -6.276 ns ; DRAM_DQ[13] ; Sdram_Control_4Port:u6|mDATAOUT[13]        ; CLOCK_50   ;
; N/A           ; None        ; -6.390 ns ; DRAM_DQ[4]  ; Sdram_Control_4Port:u6|mDATAOUT[4]         ; CLOCK_50   ;
; N/A           ; None        ; -6.421 ns ; DRAM_DQ[9]  ; Sdram_Control_4Port:u6|mDATAOUT[9]         ; CLOCK_50   ;
; N/A           ; None        ; -6.519 ns ; DRAM_DQ[10] ; Sdram_Control_4Port:u6|mDATAOUT[10]        ; CLOCK_50   ;
; N/A           ; None        ; -6.541 ns ; DRAM_DQ[6]  ; Sdram_Control_4Port:u6|mDATAOUT[6]         ; CLOCK_50   ;
; N/A           ; None        ; -6.563 ns ; DRAM_DQ[5]  ; Sdram_Control_4Port:u6|mDATAOUT[5]         ; CLOCK_50   ;
; N/A           ; None        ; -6.603 ns ; DRAM_DQ[11] ; Sdram_Control_4Port:u6|mDATAOUT[11]        ; CLOCK_50   ;
; N/A           ; None        ; -6.711 ns ; DRAM_DQ[2]  ; Sdram_Control_4Port:u6|mDATAOUT[2]         ; CLOCK_50   ;
+---------------+-------------+-----------+-------------+--------------------------------------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 5.1 Build 213 01/19/2006 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Apr 04 19:27:55 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2_CCD_detect -c DE2_CCD_detect --timing_analysis_only
Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled
Warning: Found 5 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "I2C_CCD_Config:u7|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "AUDIO_DAC:u9|oAUD_BCK" as buffer
    Info: Detected ripple clock "AUDIO_DAC:u9|LRCK_1X" as buffer
    Info: Detected ripple clock "I2C_AV_Config:u8|mI2C_CTRL_CLK" as buffer
    Info: Detected ripple clock "CCD_MCLK" as buffer
Info: Found timing assignments -- calculating delays
Info: Slack time is 2.809 ns for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]" and destination register "Sdram_Control_4Port:u6|mADDR[21]"
    Info: Fmax is 139.06 MHz (period= 7.191 ns)
    Info: + Largest register to register requirement is 9.747 ns
        Info: + Setup relationship between source and destination is 10.000 ns
            Info: + Latch edge is 7.632 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.368 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -0.039 ns
            Info: + Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.627 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 558; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(0.999 ns) + CELL(0.537 ns) = 2.627 ns; Loc. = LCFF_X33_Y13_N7; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[21]'
                Info: Total cell delay = 0.537 ns ( 20.44 % )
                Info: Total interconnect delay = 2.090 ns ( 79.56 % )
            Info: - Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.666 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 558; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.038 ns) + CELL(0.537 ns) = 2.666 ns; Loc. = LCFF_X24_Y18_N5; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]'
                Info: Total cell delay = 0.537 ns ( 20.14 % )
                Info: Total interconnect delay = 2.129 ns ( 79.86 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 6.938 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y18_N5; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|dffpipe_gd9:ws_bwp|dffe5a[1]'
        Info: 2: + IC(0.971 ns) + CELL(0.504 ns) = 1.475 ns; Loc. = LCCOMB_X24_Y18_N14; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~335'
        Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.546 ns; Loc. = LCCOMB_X24_Y18_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~337'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.617 ns; Loc. = LCCOMB_X24_Y18_N18; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~339'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.688 ns; Loc. = LCCOMB_X24_Y18_N20; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~341'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.759 ns; Loc. = LCCOMB_X24_Y18_N22; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~343'
        Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.830 ns; Loc. = LCCOMB_X24_Y18_N24; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~345'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.901 ns; Loc. = LCCOMB_X24_Y18_N26; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~347'
        Info: 9: + IC(0.000 ns) + CELL(0.410 ns) = 2.311 ns; Loc. = LCCOMB_X24_Y18_N28; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_7lb1:auto_generated|add_sub_26c:wrusedw_sub|add_sub_cella[0]~348'
        Info: 10: + IC(1.266 ns) + CELL(0.275 ns) = 3.852 ns; Loc. = LCCOMB_X31_Y15_N20; Fanout = 2; COMB Node = 'Sdram_Control_4Port:u6|mRD~665'
        Info: 11: + IC(1.263 ns) + CELL(0.275 ns) = 5.390 ns; Loc. = LCCOMB_X32_Y15_N4; Fanout = 15; COMB Node = 'Sdram_Control_4Port:u6|mRD~667'
        Info: 12: + IC(0.888 ns) + CELL(0.660 ns) = 6.938 ns; Loc. = LCFF_X33_Y13_N7; Fanout = 1; REG Node = 'Sdram_Control_4Port:u6|mADDR[21]'
        Info: Total cell delay = 2.550 ns ( 36.75 % )
        Info: Total interconnect delay = 4.388 ns ( 63.25 % )
Info: No valid register-to-register data paths exist for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk1"
Info: Slack time is 51.782 ns for clock "Audio_PLL:u10|altpll:altpll_component|_clk0" between source register "AUDIO_DAC:u9|LRCK_1X_DIV[1]" and destination register "AUDIO_DAC:u9|LRCK_1X_DIV[8]"
    Info: Fmax is 394.01 MHz (period= 2.538 ns)
    Info: + Largest register to register requirement is 54.106 ns
        Info: + Setup relationship between source and destination is 54.320 ns
            Info: + Latch edge is 51.926 ns
                Info: Clock period of Destination clock "Audio_PLL:u10|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.394 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is -2.394 ns
                Info: Clock period of Source clock "Audio_PLL:u10|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.394 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Audio_PLL:u10|altpll:altpll_component|_clk0" to destination register is 2.648 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:u10|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'Audio_PLL:u10|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X30_Y35_N27; Fanout = 2; REG Node = 'AUDIO_DAC:u9|LRCK_1X_DIV[8]'
                Info: Total cell delay = 0.537 ns ( 20.28 % )
                Info: Total interconnect delay = 2.111 ns ( 79.72 % )
            Info: - Longest clock path from clock "Audio_PLL:u10|altpll:altpll_component|_clk0" to source register is 2.648 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:u10|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'Audio_PLL:u10|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 3; REG Node = 'AUDIO_DAC:u9|LRCK_1X_DIV[1]'
                Info: Total cell delay = 0.537 ns ( 20.28 % )
                Info: Total interconnect delay = 2.111 ns ( 79.72 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 2.324 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N13; Fanout = 3; REG Node = 'AUDIO_DAC:u9|LRCK_1X_DIV[1]'
        Info: 2: + IC(0.338 ns) + CELL(0.438 ns) = 0.776 ns; Loc. = LCCOMB_X30_Y35_N6; Fanout = 1; COMB Node = 'AUDIO_DAC:u9|LessThan~299'
        Info: 3: + IC(0.254 ns) + CELL(0.149 ns) = 1.179 ns; Loc. = LCCOMB_X30_Y35_N0; Fanout = 1; COMB Node = 'AUDIO_DAC:u9|LessThan~300'
        Info: 4: + IC(0.236 ns) + CELL(0.150 ns) = 1.565 ns; Loc. = LCCOMB_X30_Y35_N2; Fanout = 10; COMB Node = 'AUDIO_DAC:u9|LessThan~301'
        Info: 5: + IC(0.249 ns) + CELL(0.510 ns) = 2.324 ns; Loc. = LCFF_X30_Y35_N27; Fanout = 2; REG Node = 'AUDIO_DAC:u9|LRCK_1X_DIV[8]'
        Info: Total cell delay = 1.247 ns ( 53.66 % )
        Info: Total interconnect delay = 1.077 ns ( 46.34 % )
Info: Slack time is 34.462 ns for clock "GPIO_1[10]" between source register "CCD_Capture:u3|Y_Cont[0]" and destination register "RAW2RGB:u4|mCCD_G[10]"
    Info: Fmax is 180.57 MHz (period= 5.538 ns)
    Info: + Largest register to register requirement is 39.821 ns
        Info: + Setup relationship between source and destination is 40.000 ns
            Info: + Latch edge is 40.000 ns
                Info: Clock period of Destination clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is 0.035 ns
            Info: + Shortest clock path from clock "GPIO_1[10]" to destination register is 3.453 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G6; Fanout = 494; COMB Node = 'CCD_PIXCLK~clkctrl'
                Info: 4: + IC(1.011 ns) + CELL(0.537 ns) = 3.453 ns; Loc. = LCFF_X36_Y14_N25; Fanout = 1; REG Node = 'RAW2RGB:u4|mCCD_G[10]'
                Info: Total cell delay = 1.369 ns ( 39.65 % )
                Info: Total interconnect delay = 2.084 ns ( 60.35 % )
            Info: - Longest clock path from clock "GPIO_1[10]" to source register is 3.418 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G6; Fanout = 494; COMB Node = 'CCD_PIXCLK~clkctrl'
                Info: 4: + IC(0.976 ns) + CELL(0.537 ns) = 3.418 ns; Loc. = LCFF_X51_Y9_N7; Fanout = 39; REG Node = 'CCD_Capture:u3|Y_Cont[0]'
                Info: Total cell delay = 1.369 ns ( 40.05 % )
                Info: Total interconnect delay = 2.049 ns ( 59.95 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 5.359 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y9_N7; Fanout = 39; REG Node = 'CCD_Capture:u3|Y_Cont[0]'
        Info: 2: + IC(2.129 ns) + CELL(0.438 ns) = 2.567 ns; Loc. = LCCOMB_X37_Y14_N22; Fanout = 1; COMB Node = 'RAW2RGB:u4|add~1602'
        Info: 3: + IC(1.228 ns) + CELL(0.414 ns) = 4.209 ns; Loc. = LCCOMB_X36_Y14_N6; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[6]~755'
        Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 4.280 ns; Loc. = LCCOMB_X36_Y14_N8; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[6]~757'
        Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 4.351 ns; Loc. = LCCOMB_X36_Y14_N10; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[6]~759'
        Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 4.422 ns; Loc. = LCCOMB_X36_Y14_N12; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[6]~761'
        Info: 7: + IC(0.000 ns) + CELL(0.159 ns) = 4.581 ns; Loc. = LCCOMB_X36_Y14_N14; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[6]~763'
        Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 4.652 ns; Loc. = LCCOMB_X36_Y14_N16; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[6]~765'
        Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 4.723 ns; Loc. = LCCOMB_X36_Y14_N18; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[7]~767'
        Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 4.794 ns; Loc. = LCCOMB_X36_Y14_N20; Fanout = 2; COMB Node = 'RAW2RGB:u4|mCCD_G[8]~769'
        Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 4.865 ns; Loc. = LCCOMB_X36_Y14_N22; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[9]~771'
        Info: 12: + IC(0.000 ns) + CELL(0.410 ns) = 5.275 ns; Loc. = LCCOMB_X36_Y14_N24; Fanout = 1; COMB Node = 'RAW2RGB:u4|mCCD_G[10]~772'
        Info: 13: + IC(0.000 ns) + CELL(0.084 ns) = 5.359 ns; Loc. = LCFF_X36_Y14_N25; Fanout = 1; REG Node = 'RAW2RGB:u4|mCCD_G[10]'
        Info: Total cell delay = 2.002 ns ( 37.36 % )
        Info: Total interconnect delay = 3.357 ns ( 62.64 % )
Info: No valid register-to-register data paths exist for clock "GPIO_1[30]"
Info: No valid register-to-register data paths exist for clock "GPIO_1[31]"
Info: No valid register-to-register data paths exist for clock "GPIO_1[11]"
Info: Slack time is 11.745 ns for clock "CLOCK_50" between source register "Y" and destination register "DLY_cont[17]"
    Info: Fmax is 121.14 MHz (period= 8.255 ns)
    Info: + Largest register to register requirement is 15.856 ns
        Info: + Setup relationship between source and destination is 20.000 ns
            Info: + Latch edge is 20.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
        Info: + Largest clock skew is -3.930 ns
            Info: + Shortest clock path from clock "CLOCK_50" to destination register is 2.645 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 107; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.001 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X19_Y11_N11; Fanout = 3; REG Node = 'DLY_cont[17]'
                Info: Total cell delay = 1.526 ns ( 57.69 % )
                Info: Total interconnect delay = 1.119 ns ( 42.31 % )
            Info: - Longest clock path from clock "CLOCK_50" to source register is 6.575 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 107; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 2.919 ns; Loc. = LCFF_X18_Y21_N11; Fanout = 4; REG Node = 'CCD_MCLK'
                Info: 4: + IC(2.084 ns) + CELL(0.000 ns) = 5.003 ns; Loc. = CLKCTRL_G7; Fanout = 813; COMB Node = 'CCD_MCLK~clkctrl'
                Info: 5: + IC(1.035 ns) + CELL(0.537 ns) = 6.575 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 3; REG Node = 'Y'
                Info: Total cell delay = 2.313 ns ( 35.18 % )
                Info: Total interconnect delay = 4.262 ns ( 64.82 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: - Micro setup delay of destination is -0.036 ns
    Info: - Longest register to register delay is 4.111 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 3; REG Node = 'Y'
        Info: 2: + IC(2.751 ns) + CELL(0.149 ns) = 2.900 ns; Loc. = LCCOMB_X19_Y12_N0; Fanout = 24; COMB Node = 'comb~30'
        Info: 3: + IC(0.701 ns) + CELL(0.510 ns) = 4.111 ns; Loc. = LCFF_X19_Y11_N11; Fanout = 3; REG Node = 'DLY_cont[17]'
        Info: Total cell delay = 0.659 ns ( 16.03 % )
        Info: Total interconnect delay = 3.452 ns ( 83.97 % )
Info: No valid register-to-register data paths exist for clock "CLOCK_27"
Info: Minimum slack time is 391 ps for clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" between source register "Sdram_Control_4Port:u6|ST[0]" and destination register "Sdram_Control_4Port:u6|ST[0]"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y12_N17; Fanout = 34; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X31_Y12_N16; Fanout = 1; COMB Node = 'Sdram_Control_4Port:u6|ST[0]~2693'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X31_Y12_N17; Fanout = 34; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.368 ns
                Info: Clock period of Destination clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.368 ns
                Info: Clock period of Source clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is 10.000 ns with  offset of -2.368 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.648 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 558; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X31_Y12_N17; Fanout = 34; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
                Info: Total cell delay = 0.537 ns ( 20.28 % )
                Info: Total interconnect delay = 2.111 ns ( 79.72 % )
            Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to source register is 2.648 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 558; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X31_Y12_N17; Fanout = 34; REG Node = 'Sdram_Control_4Port:u6|ST[0]'
                Info: Total cell delay = 0.537 ns ( 20.28 % )
                Info: Total interconnect delay = 2.111 ns ( 79.72 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "Audio_PLL:u10|altpll:altpll_component|_clk0" between source register "AUDIO_DAC:u9|LRCK_1X" and destination register "AUDIO_DAC:u9|LRCK_1X"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y35_N29; Fanout = 3; REG Node = 'AUDIO_DAC:u9|LRCK_1X'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X30_Y35_N28; Fanout = 1; COMB Node = 'AUDIO_DAC:u9|LRCK_1X~51'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X30_Y35_N29; Fanout = 3; REG Node = 'AUDIO_DAC:u9|LRCK_1X'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is -2.394 ns
                Info: Clock period of Destination clock "Audio_PLL:u10|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.394 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is -2.394 ns
                Info: Clock period of Source clock "Audio_PLL:u10|altpll:altpll_component|_clk0" is 54.320 ns with  offset of -2.394 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "Audio_PLL:u10|altpll:altpll_component|_clk0" to destination register is 2.648 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:u10|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'Audio_PLL:u10|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X30_Y35_N29; Fanout = 3; REG Node = 'AUDIO_DAC:u9|LRCK_1X'
                Info: Total cell delay = 0.537 ns ( 20.28 % )
                Info: Total interconnect delay = 2.111 ns ( 79.72 % )
            Info: - Shortest clock path from clock "Audio_PLL:u10|altpll:altpll_component|_clk0" to source register is 2.648 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'Audio_PLL:u10|altpll:altpll_component|_clk0'
                Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 15; COMB Node = 'Audio_PLL:u10|altpll:altpll_component|_clk0~clkctrl'
                Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.648 ns; Loc. = LCFF_X30_Y35_N29; Fanout = 3; REG Node = 'AUDIO_DAC:u9|LRCK_1X'
                Info: Total cell delay = 0.537 ns ( 20.28 % )
                Info: Total interconnect delay = 2.111 ns ( 79.72 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "GPIO_1[10]" between source register "CCD_Capture:u3|mSTART" and destination register "CCD_Capture:u3|mSTART"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X51_Y12_N19; Fanout = 3; REG Node = 'CCD_Capture:u3|mSTART'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X51_Y12_N18; Fanout = 1; COMB Node = 'CCD_Capture:u3|mSTART~27'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X51_Y12_N19; Fanout = 3; REG Node = 'CCD_Capture:u3|mSTART'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "GPIO_1[10]" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "GPIO_1[10]" to destination register is 3.445 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G6; Fanout = 494; COMB Node = 'CCD_PIXCLK~clkctrl'
                Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 3.445 ns; Loc. = LCFF_X51_Y12_N19; Fanout = 3; REG Node = 'CCD_Capture:u3|mSTART'
                Info: Total cell delay = 1.369 ns ( 39.74 % )
                Info: Total interconnect delay = 2.076 ns ( 60.26 % )
            Info: - Shortest clock path from clock "GPIO_1[10]" to source register is 3.445 ns
                Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_N24; Fanout = 1; CLK Node = 'GPIO_1[10]'
                Info: 2: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = IOC_X65_Y20_N3; Fanout = 1; COMB Node = 'CCD_PIXCLK'
                Info: 3: + IC(1.073 ns) + CELL(0.000 ns) = 1.905 ns; Loc. = CLKCTRL_G6; Fanout = 494; COMB Node = 'CCD_PIXCLK~clkctrl'
                Info: 4: + IC(1.003 ns) + CELL(0.537 ns) = 3.445 ns; Loc. = LCFF_X51_Y12_N19; Fanout = 3; REG Node = 'CCD_Capture:u3|mSTART'
                Info: Total cell delay = 1.369 ns ( 39.74 % )
                Info: Total interconnect delay = 2.076 ns ( 60.26 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: Minimum slack time is 391 ps for clock "CLOCK_50" between source register "Reset_Delay:u2|oRST_1" and destination register "Reset_Delay:u2|oRST_1"
    Info: + Shortest register to register delay is 0.407 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y14_N17; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
        Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X40_Y14_N16; Fanout = 1; COMB Node = 'Reset_Delay:u2|oRST_1~54'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X40_Y14_N17; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
        Info: Total cell delay = 0.407 ns ( 100.00 % )
    Info: - Smallest register to register requirement is 0.016 ns
        Info: + Hold relationship between source and destination is 0.000 ns
            Info: + Latch edge is 0.000 ns
                Info: Clock period of Destination clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Destination register is 1
                Info: Multicycle Hold factor for Destination register is 1
            Info: - Launch edge is 0.000 ns
                Info: Clock period of Source clock "CLOCK_50" is 20.000 ns with  offset of 0.000 ns and duty cycle of 50
                Info: Multicycle Setup factor for Source register is 1
                Info: Multicycle Hold factor for Source register is 1
        Info: + Smallest clock skew is 0.000 ns
            Info: + Longest clock path from clock "CLOCK_50" to destination register is 2.660 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 107; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X40_Y14_N17; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
                Info: Total cell delay = 1.526 ns ( 57.37 % )
                Info: Total interconnect delay = 1.134 ns ( 42.63 % )
            Info: - Shortest clock path from clock "CLOCK_50" to source register is 2.660 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
                Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 107; COMB Node = 'CLOCK_50~clkctrl'
                Info: 3: + IC(1.016 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X40_Y14_N17; Fanout = 2; REG Node = 'Reset_Delay:u2|oRST_1'
                Info: Total cell delay = 1.526 ns ( 57.37 % )
                Info: Total interconnect delay = 1.134 ns ( 42.63 % )
        Info: - Micro clock to output delay of source is 0.250 ns
        Info: + Micro hold delay of destination is 0.266 ns
Info: tsu for register "Sdram_Control_4Port:u6|mDATAOUT[2]" (data pin = "DRAM_DQ[2]", clock pin = "CLOCK_50") is 6.941 ns
    Info: + Longest pin to register delay is 7.273 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_AA1; Fanout = 1; PIN Node = 'DRAM_DQ[2]'
        Info: 2: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = IOC_X0_Y8_N3; Fanout = 1; COMB Node = 'DRAM_DQ[2]~13'
        Info: 3: + IC(6.055 ns) + CELL(0.366 ns) = 7.273 ns; Loc. = LCFF_X24_Y17_N1; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[2]'
        Info: Total cell delay = 1.218 ns ( 16.75 % )
        Info: Total interconnect delay = 6.055 ns ( 83.25 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Offset between input clock "CLOCK_50" and output clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" is -2.368 ns
    Info: - Shortest clock path from clock "Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0" to destination register is 2.664 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0'
        Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 558; COMB Node = 'Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0~clkctrl'
        Info: 3: + IC(1.036 ns) + CELL(0.537 ns) = 2.664 ns; Loc. = LCFF_X24_Y17_N1; Fanout = 2; REG Node = 'Sdram_Control_4Port:u6|mDATAOUT[2]'
        Info: Total cell delay = 0.537 ns ( 20.16 % )
        Info: Total interconnect delay = 2.127 ns ( 79.84 % )
Info: tco from clock "CLOCK_50" to destination pin "VGA_R[0]" through register "Y" is 16.367 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 6.575 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 107; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.025 ns) + CELL(0.787 ns) = 2.919 ns; Loc. = LCFF_X18_Y21_N11; Fanout = 4; REG Node = 'CCD_MCLK'
        Info: 4: + IC(2.084 ns) + CELL(0.000 ns) = 5.003 ns; Loc. = CLKCTRL_G7; Fanout = 813; COMB Node = 'CCD_MCLK~clkctrl'
        Info: 5: + IC(1.035 ns) + CELL(0.537 ns) = 6.575 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 3; REG Node = 'Y'
        Info: Total cell delay = 2.313 ns ( 35.18 % )
        Info: Total interconnect delay = 4.262 ns ( 64.82 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.542 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X45_Y18_N31; Fanout = 3; REG Node = 'Y'
        Info: 2: + IC(1.766 ns) + CELL(0.413 ns) = 2.179 ns; Loc. = LCCOMB_X29_Y22_N0; Fanout = 1; COMB Node = 'VGA_Controller:u1|oVGA_R[0]~418'
        Info: 3: + IC(0.728 ns) + CELL(0.410 ns) = 3.317 ns; Loc. = LCCOMB_X29_Y23_N4; Fanout = 6; COMB Node = 'VGA_Controller:u1|oVGA_R[0]~419'
        Info: 4: + IC(0.730 ns) + CELL(0.393 ns) = 4.440 ns; Loc. = LCCOMB_X25_Y23_N0; Fanout = 5; COMB Node = 'VGA_Controller:u1|oVGA_R[0]~420'
        Info: 5: + IC(2.314 ns) + CELL(2.788 ns) = 9.542 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'VGA_R[0]'
        Info: Total cell delay = 4.004 ns ( 41.96 % )
        Info: Total interconnect delay = 5.538 ns ( 58.04 % )
Info: Longest tpd from source pin "SW[15]" to destination pin "LEDR[15]" is 10.310 ns
    Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_U4; Fanout = 2; PIN Node = 'SW[15]'
    Info: 2: + IC(6.690 ns) + CELL(2.788 ns) = 10.310 ns; Loc. = PIN_AE13; Fanout = 0; PIN Node = 'LEDR[15]'
    Info: Total cell delay = 3.620 ns ( 35.11 % )
    Info: Total interconnect delay = 6.690 ns ( 64.89 % )
Info: th for register "I2C_CCD_Config:u7|mI2C_DATA[4]" (data pin = "SW[4]", clock pin = "CLOCK_50") is 3.707 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 6.033 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.107 ns; Loc. = CLKCTRL_G2; Fanout = 107; COMB Node = 'CLOCK_50~clkctrl'
        Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.933 ns; Loc. = LCFF_X29_Y16_N9; Fanout = 3; REG Node = 'I2C_CCD_Config:u7|mI2C_CTRL_CLK'
        Info: 4: + IC(1.517 ns) + CELL(0.000 ns) = 4.450 ns; Loc. = CLKCTRL_G14; Fanout = 50; COMB Node = 'I2C_CCD_Config:u7|mI2C_CTRL_CLK~clkctrl'
        Info: 5: + IC(1.046 ns) + CELL(0.537 ns) = 6.033 ns; Loc. = LCFF_X32_Y16_N15; Fanout = 1; REG Node = 'I2C_CCD_Config:u7|mI2C_DATA[4]'
        Info: Total cell delay = 2.313 ns ( 38.34 % )
        Info: Total interconnect delay = 3.720 ns ( 61.66 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.592 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AF14; Fanout = 2; PIN Node = 'SW[4]'
        Info: 2: + IC(1.369 ns) + CELL(0.150 ns) = 2.508 ns; Loc. = LCCOMB_X32_Y16_N14; Fanout = 1; COMB Node = 'I2C_CCD_Config:u7|mI2C_DATA[4]~909'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.592 ns; Loc. = LCFF_X32_Y16_N15; Fanout = 1; REG Node = 'I2C_CCD_Config:u7|mI2C_DATA[4]'
        Info: Total cell delay = 1.223 ns ( 47.18 % )
        Info: Total interconnect delay = 1.369 ns ( 52.82 % )
Info: All timing requirements were met. See Report window for more details.
Info: Quartus II Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Processing ended: Tue Apr 04 19:28:01 2006
    Info: Elapsed time: 00:00:06


