Synchronous clock gating with enable