<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - gcc.info - gcc/lra-int.h</title>
  <link rel="stylesheet" type="text/css" href="../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../index.html">top level</a> - <a href="index.html">gcc</a> - lra-int.h<span style="font-size: 80%;"> (source / <a href="lra-int.h.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">gcc.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">43</td>
            <td class="headerCovTableEntry">43</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2018-09-22 10:58:49</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntry">5</td>
            <td class="headerCovTableEntryHi">100.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Legend:</td>
            <td class="headerValueLeg">            Lines:
            <span class="coverLegendCov">hit</span>
            <span class="coverLegendNoCov">not hit</span>
</td>
            <td></td>
          </tr>
          <tr><td><img src="../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /* Local Register Allocator (LRA) intercommunication header file.</a>
<span class="lineNum">       2 </span>            :    Copyright (C) 2010-2018 Free Software Foundation, Inc.
<span class="lineNum">       3 </span>            :    Contributed by Vladimir Makarov &lt;vmakarov@redhat.com&gt;.
<span class="lineNum">       4 </span>            : 
<span class="lineNum">       5 </span>            : This file is part of GCC.
<span class="lineNum">       6 </span>            : 
<span class="lineNum">       7 </span>            : GCC is free software; you can redistribute it and/or modify it under
<span class="lineNum">       8 </span>            : the terms of the GNU General Public License as published by the Free
<span class="lineNum">       9 </span>            : Software Foundation; either version 3, or (at your option) any later
<span class="lineNum">      10 </span>            : version.
<span class="lineNum">      11 </span>            : 
<span class="lineNum">      12 </span>            : GCC is distributed in the hope that it will be useful, but WITHOUT ANY
<span class="lineNum">      13 </span>            : WARRANTY; without even the implied warranty of MERCHANTABILITY or
<span class="lineNum">      14 </span>            : FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
<span class="lineNum">      15 </span>            : for more details.
<span class="lineNum">      16 </span>            : 
<span class="lineNum">      17 </span>            : You should have received a copy of the GNU General Public License
<span class="lineNum">      18 </span>            : along with GCC; see the file COPYING3.  If not see
<span class="lineNum">      19 </span>            : &lt;http://www.gnu.org/licenses/&gt;.    */
<span class="lineNum">      20 </span>            : 
<span class="lineNum">      21 </span>            : #ifndef GCC_LRA_INT_H
<span class="lineNum">      22 </span>            : #define GCC_LRA_INT_H
<span class="lineNum">      23 </span>            : 
<span class="lineNum">      24 </span>            : #define lra_assert(c) gcc_checking_assert (c)
<span class="lineNum">      25 </span>            : 
<span class="lineNum">      26 </span>            : /* The parameter used to prevent infinite reloading for an insn.  Each
<span class="lineNum">      27 </span>            :    insn operands might require a reload and, if it is a memory, its
<span class="lineNum">      28 </span>            :    base and index registers might require a reload too.  */
<span class="lineNum">      29 </span>            : #define LRA_MAX_INSN_RELOADS (MAX_RECOG_OPERANDS * 3)
<span class="lineNum">      30 </span>            : 
<span class="lineNum">      31 </span>            : typedef struct lra_live_range *lra_live_range_t;
<span class="lineNum">      32 </span>            : 
<span class="lineNum">      33 </span>            : /* The structure describes program points where a given pseudo lives.
<span class="lineNum">      34 </span>            :    The live ranges can be used to find conflicts with other pseudos.
<span class="lineNum">      35 </span>            :    If the live ranges of two pseudos are intersected, the pseudos are
<span class="lineNum">      36 </span>            :    in conflict.  */
<span class="lineNum">      37 </span>            : struct lra_live_range
<span class="lineNum">      38 </span>            : {
<span class="lineNum">      39 </span>            :   /* Pseudo regno whose live range is described by given
<span class="lineNum">      40 </span>            :      structure.  */
<span class="lineNum">      41 </span>            :   int regno;
<span class="lineNum">      42 </span>            :   /* Program point range.  */
<span class="lineNum">      43 </span>            :   int start, finish;
<span class="lineNum">      44 </span>            :   /* Next structure describing program points where the pseudo
<span class="lineNum">      45 </span>            :      lives.  */
<span class="lineNum">      46 </span>            :   lra_live_range_t next;
<span class="lineNum">      47 </span>            :   /* Pointer to structures with the same start.  */
<span class="lineNum">      48 </span>            :   lra_live_range_t start_next;
<span class="lineNum">      49 </span>            : };
<span class="lineNum">      50 </span>            : 
<span class="lineNum">      51 </span>            : typedef struct lra_copy *lra_copy_t;
<span class="lineNum">      52 </span>            : 
<span class="lineNum">      53 </span>            : /* Copy between pseudos which affects assigning hard registers.  */
<span class="lineNum">      54 </span>            : struct lra_copy
<span class="lineNum">      55 </span>            : {
<span class="lineNum">      56 </span>            :   /* True if regno1 is the destination of the copy.  */
<span class="lineNum">      57 </span>            :   bool regno1_dest_p;
<span class="lineNum">      58 </span>            :   /* Execution frequency of the copy.  */
<span class="lineNum">      59 </span>            :   int freq;
<span class="lineNum">      60 </span>            :   /* Pseudos connected by the copy.  REGNO1 &lt; REGNO2.  */
<span class="lineNum">      61 </span>            :   int regno1, regno2;
<span class="lineNum">      62 </span>            :   /* Next copy with correspondingly REGNO1 and REGNO2.  */
<span class="lineNum">      63 </span>            :   lra_copy_t regno1_next, regno2_next;
<span class="lineNum">      64 </span>            : };
<span class="lineNum">      65 </span>            : 
<span class="lineNum">      66 </span>            : /* Common info about a register (pseudo or hard register).  */
<span class="lineNum">      67 </span>            : struct lra_reg
<span class="lineNum">      68 </span>            : {
<span class="lineNum">      69 </span>            :   /* Bitmap of UIDs of insns (including debug insns) referring the
<span class="lineNum">      70 </span>            :      reg.  */
<span class="lineNum">      71 </span>            :   bitmap_head insn_bitmap;
<span class="lineNum">      72 </span>            :   /* The following fields are defined only for pseudos.  */
<span class="lineNum">      73 </span>            :   /* Hard registers with which the pseudo conflicts.  */
<span class="lineNum">      74 </span>            :   HARD_REG_SET conflict_hard_regs;
<span class="lineNum">      75 </span>            :   /* Call used registers with which the pseudo conflicts, taking into account
<span class="lineNum">      76 </span>            :      the registers used by functions called from calls which cross the
<span class="lineNum">      77 </span>            :      pseudo.  */
<span class="lineNum">      78 </span>            :   HARD_REG_SET actual_call_used_reg_set;
<span class="lineNum">      79 </span>            :   /* We assign hard registers to reload pseudos which can occur in few
<span class="lineNum">      80 </span>            :      places.  So two hard register preferences are enough for them.
<span class="lineNum">      81 </span>            :      The following fields define the preferred hard registers.  If
<span class="lineNum">      82 </span>            :      there are no such hard registers the first field value is
<span class="lineNum">      83 </span>            :      negative.  If there is only one preferred hard register, the 2nd
<span class="lineNum">      84 </span>            :      field is negative.  */
<span class="lineNum">      85 </span>            :   int preferred_hard_regno1, preferred_hard_regno2;
<span class="lineNum">      86 </span>            :   /* Profits to use the corresponding preferred hard registers.  If
<span class="lineNum">      87 </span>            :      the both hard registers defined, the first hard register has not
<span class="lineNum">      88 </span>            :      less profit than the second one.  */
<span class="lineNum">      89 </span>            :   int preferred_hard_regno_profit1, preferred_hard_regno_profit2;
<span class="lineNum">      90 </span>            : #ifdef STACK_REGS
<span class="lineNum">      91 </span>            :   /* True if the pseudo should not be assigned to a stack register.  */
<span class="lineNum">      92 </span>            :   bool no_stack_p;
<span class="lineNum">      93 </span>            : #endif
<span class="lineNum">      94 </span>            :   /* True if the pseudo crosses a call.  It is setup in lra-lives.c
<span class="lineNum">      95 </span>            :      and used to check that the pseudo crossing a call did not get a
<span class="lineNum">      96 </span>            :      call used hard register.  */
<span class="lineNum">      97 </span>            :   bool call_p;
<span class="lineNum">      98 </span>            :   /* Number of references and execution frequencies of the register in
<span class="lineNum">      99 </span>            :      *non-debug* insns.  */
<span class="lineNum">     100 </span>            :   int nrefs, freq;
<span class="lineNum">     101 </span>            :   int last_reload;
<span class="lineNum">     102 </span>            :   /* rtx used to undo the inheritance.  It can be non-null only
<span class="lineNum">     103 </span>            :      between subsequent inheritance and undo inheritance passes.  */
<span class="lineNum">     104 </span>            :   rtx restore_rtx;
<span class="lineNum">     105 </span>            :   /* Value holding by register.  If the pseudos have the same value
<span class="lineNum">     106 </span>            :      they do not conflict.  */
<span class="lineNum">     107 </span>            :   int val;
<span class="lineNum">     108 </span>            :   /* Offset from relative eliminate register to pesudo reg.  */
<span class="lineNum">     109 </span>            :   poly_int64 offset;
<span class="lineNum">     110 </span>            :   /* These members are set up in lra-lives.c and updated in
<span class="lineNum">     111 </span>            :      lra-coalesce.c.  */
<span class="lineNum">     112 </span>            :   /* The biggest size mode in which each pseudo reg is referred in
<span class="lineNum">     113 </span>            :      whole function (possibly via subreg).  */
<span class="lineNum">     114 </span>            :   machine_mode biggest_mode;
<span class="lineNum">     115 </span>            :   /* Live ranges of the pseudo.  */
<span class="lineNum">     116 </span>            :   lra_live_range_t live_ranges;
<span class="lineNum">     117 </span>            :   /* This member is set up in lra-lives.c for subsequent
<span class="lineNum">     118 </span>            :      assignments.  */
<span class="lineNum">     119 </span>            :   lra_copy_t copies;
<span class="lineNum">     120 </span>            : };
<span class="lineNum">     121 </span>            : 
<span class="lineNum">     122 </span>            : /* References to the common info about each register.  */
<span class="lineNum">     123 </span>            : extern struct lra_reg *lra_reg_info;
<span class="lineNum">     124 </span>            : 
<span class="lineNum">     125 </span>            : extern HARD_REG_SET hard_regs_spilled_into;
<span class="lineNum">     126 </span>            : 
<span class="lineNum">     127 </span>            : /* Static info about each insn operand (common for all insns with the
<span class="lineNum">     128 </span>            :    same ICODE).  Warning: if the structure definition is changed, the
<span class="lineNum">     129 </span>            :    initializer for debug_operand_data in lra.c should be changed
<span class="lineNum">     130 </span>            :    too.  */
<span class="lineNum">     131 </span>            : struct lra_operand_data
<span class="lineNum">     132 </span>            : {
<span class="lineNum">     133 </span>            :   /* The machine description constraint string of the operand.  */
<span class="lineNum">     134 </span>            :   const char *constraint;
<span class="lineNum">     135 </span>            :   /* Alternatives for which early_clobber can be true.  */
<span class="lineNum">     136 </span>            :   alternative_mask early_clobber_alts;
<span class="lineNum">     137 </span>            :   /* It is taken only from machine description (which is different
<span class="lineNum">     138 </span>            :      from recog_data.operand_mode) and can be of VOIDmode.  */
<span class="lineNum">     139 </span>            :   ENUM_BITFIELD(machine_mode) mode : 16;
<span class="lineNum">     140 </span>            :   /* The type of the operand (in/out/inout).  */
<span class="lineNum">     141 </span>            :   ENUM_BITFIELD (op_type) type : 8;
<span class="lineNum">     142 </span>            :   /* Through if accessed through STRICT_LOW.  */
<span class="lineNum">     143 </span>            :   unsigned int strict_low : 1;
<span class="lineNum">     144 </span>            :   /* True if the operand is an operator.  */
<span class="lineNum">     145 </span>            :   unsigned int is_operator : 1;
<span class="lineNum">     146 </span>            :   /* True if there is an early clobber alternative for this operand.
<span class="lineNum">     147 </span>            :      This field is set up every time when corresponding
<span class="lineNum">     148 </span>            :      operand_alternative in lra_static_insn_data is set up.  */
<span class="lineNum">     149 </span>            :   unsigned int early_clobber : 1;
<span class="lineNum">     150 </span>            :   /* True if the operand is an address.  */
<span class="lineNum">     151 </span>            :   unsigned int is_address : 1;
<span class="lineNum">     152 </span>            : };
<span class="lineNum">     153 </span>            : 
<span class="lineNum">     154 </span>            : /* Info about register occurrence in an insn.  */
<span class="lineNum">     155 </span>            : struct lra_insn_reg
<span class="lineNum">     156 </span>            : {
<span class="lineNum">     157 </span>            :   /* Alternatives for which early_clobber can be true.  */
<span class="lineNum">     158 </span>            :   alternative_mask early_clobber_alts;
<span class="lineNum">     159 </span>            :   /* The biggest mode through which the insn refers to the register
<span class="lineNum">     160 </span>            :      occurrence (remember the register can be accessed through a
<span class="lineNum">     161 </span>            :      subreg in the insn).  */
<span class="lineNum">     162 </span>            :   ENUM_BITFIELD(machine_mode) biggest_mode : 16;
<span class="lineNum">     163 </span>            :   /* The type of the corresponding operand which is the register.  */
<span class="lineNum">     164 </span>            :   ENUM_BITFIELD (op_type) type : 8;
<span class="lineNum">     165 </span>            :   /* True if the reg is accessed through a subreg and the subreg is
<span class="lineNum">     166 </span>            :      just a part of the register.  */
<span class="lineNum">     167 </span>            :   unsigned int subreg_p : 1;
<span class="lineNum">     168 </span>            :   /* True if there is an early clobber alternative for this
<span class="lineNum">     169 </span>            :      operand.  */
<span class="lineNum">     170 </span>            :   unsigned int early_clobber : 1;
<span class="lineNum">     171 </span>            :   /* True if the reg is clobber highed by the operand.  */
<span class="lineNum">     172 </span>            :   unsigned int clobber_high : 1;
<span class="lineNum">     173 </span>            :   /* The corresponding regno of the register.  */
<span class="lineNum">     174 </span>            :   int regno;
<span class="lineNum">     175 </span>            :   /* Next reg info of the same insn.  */
<span class="lineNum">     176 </span>            :   struct lra_insn_reg *next;
<span class="lineNum">     177 </span>            : };
<span class="lineNum">     178 </span>            : 
<span class="lineNum">     179 </span>            : /* Static part (common info for insns with the same ICODE) of LRA
<span class="lineNum">     180 </span>            :    internal insn info. It exists in at most one exemplar for each
<span class="lineNum">     181 </span>            :    non-negative ICODE. There is only one exception. Each asm insn has
<span class="lineNum">     182 </span>            :    own structure.  Warning: if the structure definition is changed,
<span class="lineNum">     183 </span>            :    the initializer for debug_insn_static_data in lra.c should be
<span class="lineNum">     184 </span>            :    changed too.  */
<span class="lineNum">     185 </span>            : struct lra_static_insn_data
<span class="lineNum">     186 </span>            : {
<span class="lineNum">     187 </span>            :   /* Static info about each insn operand.  */
<span class="lineNum">     188 </span>            :   struct lra_operand_data *operand;
<span class="lineNum">     189 </span>            :   /* Each duplication refers to the number of the corresponding
<span class="lineNum">     190 </span>            :      operand which is duplicated.  */
<span class="lineNum">     191 </span>            :   int *dup_num;
<span class="lineNum">     192 </span>            :   /* The number of an operand marked as commutative, -1 otherwise.  */
<span class="lineNum">     193 </span>            :   int commutative;
<span class="lineNum">     194 </span>            :   /* Number of operands, duplications, and alternatives of the
<span class="lineNum">     195 </span>            :      insn.  */
<span class="lineNum">     196 </span>            :   char n_operands;
<span class="lineNum">     197 </span>            :   char n_dups;
<span class="lineNum">     198 </span>            :   char n_alternatives;
<span class="lineNum">     199 </span>            :   /* Insns in machine description (or clobbers in asm) may contain
<span class="lineNum">     200 </span>            :      explicit hard regs which are not operands.  The following list
<span class="lineNum">     201 </span>            :      describes such hard registers.  */
<span class="lineNum">     202 </span>            :   struct lra_insn_reg *hard_regs;
<span class="lineNum">     203 </span>            :   /* Array [n_alternatives][n_operand] of static constraint info for
<span class="lineNum">     204 </span>            :      given operand in given alternative.  This info can be changed if
<span class="lineNum">     205 </span>            :      the target reg info is changed.  */
<span class="lineNum">     206 </span>            :   const struct operand_alternative *operand_alternative;
<span class="lineNum">     207 </span>            : };
<span class="lineNum">     208 </span>            : 
<span class="lineNum">     209 </span>            : /* Negative insn alternative numbers used for special cases.  */
<span class="lineNum">     210 </span>            : #define LRA_UNKNOWN_ALT -1
<span class="lineNum">     211 </span>            : #define LRA_NON_CLOBBERED_ALT -2
<span class="lineNum">     212 </span>            : 
<span class="lineNum">     213 </span>            : /* LRA internal info about an insn (LRA internal insn
<span class="lineNum">     214 </span>            :    representation).  */
<span class="lineNum">     215 </span>            : struct lra_insn_recog_data
<span class="lineNum">     216 </span>            : {
<span class="lineNum">     217 </span>            :   /* The insn code.  */
<span class="lineNum">     218 </span>            :   int icode;
<span class="lineNum">     219 </span>            :   /* The alternative should be used for the insn, LRA_UNKNOWN_ALT if
<span class="lineNum">     220 </span>            :      unknown, or we should assume any alternative, or the insn is a
<span class="lineNum">     221 </span>            :      debug insn.  LRA_NON_CLOBBERED_ALT means ignoring any earlier
<span class="lineNum">     222 </span>            :      clobbers for the insn.  */
<span class="lineNum">     223 </span>            :   int used_insn_alternative;
<span class="lineNum">     224 </span>            :   /* SP offset before the insn relative to one at the func start.  */
<span class="lineNum">     225 </span>            :   poly_int64 sp_offset;
<span class="lineNum">     226 </span>            :   /* The insn itself.  */
<span class="lineNum">     227 </span>            :   rtx_insn *insn;
<span class="lineNum">     228 </span>            :   /* Common data for insns with the same ICODE.  Asm insns (their
<span class="lineNum">     229 </span>            :      ICODE is negative) do not share such structures.  */
<span class="lineNum">     230 </span>            :   struct lra_static_insn_data *insn_static_data;
<span class="lineNum">     231 </span>            :   /* Two arrays of size correspondingly equal to the operand and the
<span class="lineNum">     232 </span>            :      duplication numbers: */
<span class="lineNum">     233 </span>            :   rtx **operand_loc; /* The operand locations, NULL if no operands.  */
<span class="lineNum">     234 </span>            :   rtx **dup_loc; /* The dup locations, NULL if no dups.  */
<span class="lineNum">     235 </span>            :   /* Number of hard registers implicitly used/clobbered in given call
<span class="lineNum">     236 </span>            :      insn.  The value can be NULL or points to array of the hard
<span class="lineNum">     237 </span>            :      register numbers ending with a negative value.  To differ
<span class="lineNum">     238 </span>            :      clobbered and used hard regs, clobbered hard regs are incremented
<span class="lineNum">     239 </span>            :      by FIRST_PSEUDO_REGISTER.  */
<span class="lineNum">     240 </span>            :   int *arg_hard_regs;
<span class="lineNum">     241 </span>            :   /* Cached value of get_preferred_alternatives.  */
<span class="lineNum">     242 </span>            :   alternative_mask preferred_alternatives;
<span class="lineNum">     243 </span>            :   /* The following member value is always NULL for a debug insn.  */
<span class="lineNum">     244 </span>            :   struct lra_insn_reg *regs;
<span class="lineNum">     245 </span>            : };
<span class="lineNum">     246 </span>            : 
<span class="lineNum">     247 </span>            : typedef struct lra_insn_recog_data *lra_insn_recog_data_t;
<span class="lineNum">     248 </span>            : 
<span class="lineNum">     249 </span>            : /* Whether the clobber is used temporary in LRA.  */
<span class="lineNum">     250 </span>            : #define LRA_TEMP_CLOBBER_P(x) \
<span class="lineNum">     251 </span>            :   (RTL_FLAG_CHECK1 (&quot;TEMP_CLOBBER_P&quot;, (x), CLOBBER)-&gt;unchanging)
<span class="lineNum">     252 </span>            : 
<span class="lineNum">     253 </span>            : /* Cost factor for each additional reload and maximal cost reject for
<span class="lineNum">     254 </span>            :    insn reloads.  One might ask about such strange numbers.  Their
<span class="lineNum">     255 </span>            :    values occurred historically from former reload pass.  */
<span class="lineNum">     256 </span>            : #define LRA_LOSER_COST_FACTOR 6
<span class="lineNum">     257 </span>            : #define LRA_MAX_REJECT 600
<span class="lineNum">     258 </span>            : 
<span class="lineNum">     259 </span>            : /* Maximum allowed number of assignment pass iterations after the
<span class="lineNum">     260 </span>            :    latest spill pass when any former reload pseudo was spilled.  It is
<span class="lineNum">     261 </span>            :    for preventing LRA cycling in a bug case.  */
<span class="lineNum">     262 </span>            : #define LRA_MAX_ASSIGNMENT_ITERATION_NUMBER 30
<span class="lineNum">     263 </span>            : 
<span class="lineNum">     264 </span>            : /* The maximal number of inheritance/split passes in LRA.  It should
<span class="lineNum">     265 </span>            :    be more 1 in order to perform caller saves transformations and much
<span class="lineNum">     266 </span>            :    less MAX_CONSTRAINT_ITERATION_NUMBER to prevent LRA to do as many
<span class="lineNum">     267 </span>            :    as permitted constraint passes in some complicated cases.  The
<span class="lineNum">     268 </span>            :    first inheritance/split pass has a biggest impact on generated code
<span class="lineNum">     269 </span>            :    quality.  Each subsequent affects generated code in less degree.
<span class="lineNum">     270 </span>            :    For example, the 3rd pass does not change generated SPEC2000 code
<span class="lineNum">     271 </span>            :    at all on x86-64.  */
<span class="lineNum">     272 </span>            : #define LRA_MAX_INHERITANCE_PASSES 2
<span class="lineNum">     273 </span>            : 
<span class="lineNum">     274 </span>            : #if LRA_MAX_INHERITANCE_PASSES &lt;= 0 \
<span class="lineNum">     275 </span>            :     || LRA_MAX_INHERITANCE_PASSES &gt;= LRA_MAX_ASSIGNMENT_ITERATION_NUMBER - 8
<span class="lineNum">     276 </span>            : #error wrong LRA_MAX_INHERITANCE_PASSES value
<span class="lineNum">     277 </span>            : #endif
<span class="lineNum">     278 </span>            : 
<span class="lineNum">     279 </span>            : /* Analogous macro to the above one but for rematerialization.  */
<span class="lineNum">     280 </span>            : #define LRA_MAX_REMATERIALIZATION_PASSES 2
<span class="lineNum">     281 </span>            : 
<span class="lineNum">     282 </span>            : #if LRA_MAX_REMATERIALIZATION_PASSES &lt;= 0 \
<span class="lineNum">     283 </span>            :     || LRA_MAX_REMATERIALIZATION_PASSES &gt;= LRA_MAX_ASSIGNMENT_ITERATION_NUMBER - 8
<span class="lineNum">     284 </span>            : #error wrong LRA_MAX_REMATERIALIZATION_PASSES value
<span class="lineNum">     285 </span>            : #endif
<span class="lineNum">     286 </span>            : 
<span class="lineNum">     287 </span>            : /* lra.c: */
<span class="lineNum">     288 </span>            : 
<span class="lineNum">     289 </span>            : extern FILE *lra_dump_file;
<span class="lineNum">     290 </span>            : 
<span class="lineNum">     291 </span>            : extern bool lra_reg_spill_p;
<span class="lineNum">     292 </span>            : 
<span class="lineNum">     293 </span>            : extern HARD_REG_SET lra_no_alloc_regs;
<span class="lineNum">     294 </span>            : 
<span class="lineNum">     295 </span>            : extern int lra_insn_recog_data_len;
<span class="lineNum">     296 </span>            : extern lra_insn_recog_data_t *lra_insn_recog_data;
<span class="lineNum">     297 </span>            : 
<span class="lineNum">     298 </span>            : extern int lra_curr_reload_num;
<span class="lineNum">     299 </span>            : 
<span class="lineNum">     300 </span>            : extern void lra_dump_bitmap_with_title (const char *, bitmap, int);
<span class="lineNum">     301 </span>            : extern hashval_t lra_rtx_hash (rtx x);
<span class="lineNum">     302 </span>            : extern void lra_push_insn (rtx_insn *);
<span class="lineNum">     303 </span>            : extern void lra_push_insn_by_uid (unsigned int);
<span class="lineNum">     304 </span>            : extern void lra_push_insn_and_update_insn_regno_info (rtx_insn *);
<span class="lineNum">     305 </span>            : extern rtx_insn *lra_pop_insn (void);
<span class="lineNum">     306 </span>            : extern unsigned int lra_insn_stack_length (void);
<span class="lineNum">     307 </span>            : 
<span class="lineNum">     308 </span>            : extern rtx lra_create_new_reg_with_unique_value (machine_mode, rtx,
<span class="lineNum">     309 </span>            :                                                  enum reg_class, const char *);
<span class="lineNum">     310 </span>            : extern void lra_set_regno_unique_value (int);
<span class="lineNum">     311 </span>            : extern void lra_invalidate_insn_data (rtx_insn *);
<span class="lineNum">     312 </span>            : extern void lra_set_insn_deleted (rtx_insn *);
<span class="lineNum">     313 </span>            : extern void lra_delete_dead_insn (rtx_insn *);
<span class="lineNum">     314 </span>            : extern void lra_emit_add (rtx, rtx, rtx);
<span class="lineNum">     315 </span>            : extern void lra_emit_move (rtx, rtx);
<span class="lineNum">     316 </span>            : extern void lra_update_dups (lra_insn_recog_data_t, signed char *);
<span class="lineNum">     317 </span>            : 
<span class="lineNum">     318 </span>            : extern void lra_process_new_insns (rtx_insn *, rtx_insn *, rtx_insn *,
<span class="lineNum">     319 </span>            :                                    const char *);
<span class="lineNum">     320 </span>            : 
<span class="lineNum">     321 </span>            : extern bool lra_substitute_pseudo (rtx *, int, rtx, bool, bool);
<span class="lineNum">     322 </span>            : extern bool lra_substitute_pseudo_within_insn (rtx_insn *, int, rtx, bool);
<span class="lineNum">     323 </span>            : 
<span class="lineNum">     324 </span>            : extern lra_insn_recog_data_t lra_set_insn_recog_data (rtx_insn *);
<span class="lineNum">     325 </span>            : extern lra_insn_recog_data_t lra_update_insn_recog_data (rtx_insn *);
<span class="lineNum">     326 </span>            : extern void lra_set_used_insn_alternative (rtx_insn *, int);
<span class="lineNum">     327 </span>            : extern void lra_set_used_insn_alternative_by_uid (int, int);
<span class="lineNum">     328 </span>            : 
<span class="lineNum">     329 </span>            : extern void lra_invalidate_insn_regno_info (rtx_insn *);
<span class="lineNum">     330 </span>            : extern void lra_update_insn_regno_info (rtx_insn *);
<span class="lineNum">     331 </span>            : extern struct lra_insn_reg *lra_get_insn_regs (int);
<span class="lineNum">     332 </span>            : 
<span class="lineNum">     333 </span>            : extern void lra_free_copies (void);
<span class="lineNum">     334 </span>            : extern void lra_create_copy (int, int, int);
<span class="lineNum">     335 </span>            : extern lra_copy_t lra_get_copy (int);
<span class="lineNum">     336 </span>            : extern bool lra_former_scratch_p (int);
<span class="lineNum">     337 </span>            : extern bool lra_former_scratch_operand_p (rtx_insn *, int);
<span class="lineNum">     338 </span>            : extern void lra_register_new_scratch_op (rtx_insn *, int);
<span class="lineNum">     339 </span>            : 
<span class="lineNum">     340 </span>            : extern int lra_new_regno_start;
<span class="lineNum">     341 </span>            : extern int lra_constraint_new_regno_start;
<span class="lineNum">     342 </span>            : extern int lra_bad_spill_regno_start;
<span class="lineNum">     343 </span>            : extern bitmap_head lra_inheritance_pseudos;
<span class="lineNum">     344 </span>            : extern bitmap_head lra_split_regs;
<span class="lineNum">     345 </span>            : extern bitmap_head lra_subreg_reload_pseudos;
<span class="lineNum">     346 </span>            : extern bitmap_head lra_optional_reload_pseudos;
<span class="lineNum">     347 </span>            : 
<span class="lineNum">     348 </span>            : /* lra-constraints.c: */
<span class="lineNum">     349 </span>            : 
<span class="lineNum">     350 </span>            : extern void lra_init_equiv (void);
<span class="lineNum">     351 </span>            : extern int lra_constraint_offset (int, machine_mode);
<span class="lineNum">     352 </span>            : 
<span class="lineNum">     353 </span>            : extern int lra_constraint_iter;
<span class="lineNum">     354 </span>            : extern bool lra_risky_transformations_p;
<span class="lineNum">     355 </span>            : extern int lra_inheritance_iter;
<span class="lineNum">     356 </span>            : extern int lra_undo_inheritance_iter;
<span class="lineNum">     357 </span>            : extern bool lra_constrain_insn (rtx_insn *);
<span class="lineNum">     358 </span>            : extern bool lra_constraints (bool);
<span class="lineNum">     359 </span>            : extern void lra_constraints_init (void);
<span class="lineNum">     360 </span>            : extern void lra_constraints_finish (void);
<span class="lineNum">     361 </span>            : extern bool spill_hard_reg_in_range (int, enum reg_class, rtx_insn *, rtx_insn *);
<span class="lineNum">     362 </span>            : extern void lra_inheritance (void);
<span class="lineNum">     363 </span>            : extern bool lra_undo_inheritance (void);
<span class="lineNum">     364 </span>            : 
<span class="lineNum">     365 </span>            : /* lra-lives.c: */
<span class="lineNum">     366 </span>            : 
<span class="lineNum">     367 </span>            : extern int lra_live_max_point;
<span class="lineNum">     368 </span>            : extern int *lra_point_freq;
<span class="lineNum">     369 </span>            : 
<span class="lineNum">     370 </span>            : extern int lra_hard_reg_usage[FIRST_PSEUDO_REGISTER];
<span class="lineNum">     371 </span>            : 
<span class="lineNum">     372 </span>            : extern int lra_live_range_iter;
<span class="lineNum">     373 </span>            : extern void lra_create_live_ranges (bool, bool);
<span class="lineNum">     374 </span>            : extern lra_live_range_t lra_copy_live_range_list (lra_live_range_t);
<span class="lineNum">     375 </span>            : extern lra_live_range_t lra_merge_live_ranges (lra_live_range_t,
<span class="lineNum">     376 </span>            :                                                lra_live_range_t);
<span class="lineNum">     377 </span>            : extern bool lra_intersected_live_ranges_p (lra_live_range_t,
<span class="lineNum">     378 </span>            :                                            lra_live_range_t);
<span class="lineNum">     379 </span>            : extern void lra_print_live_range_list (FILE *, lra_live_range_t);
<span class="lineNum">     380 </span>            : extern void debug (lra_live_range &amp;ref);
<span class="lineNum">     381 </span>            : extern void debug (lra_live_range *ptr);
<span class="lineNum">     382 </span>            : extern void lra_debug_live_range_list (lra_live_range_t);
<span class="lineNum">     383 </span>            : extern void lra_debug_pseudo_live_ranges (int);
<span class="lineNum">     384 </span>            : extern void lra_debug_live_ranges (void);
<span class="lineNum">     385 </span>            : extern void lra_clear_live_ranges (void);
<span class="lineNum">     386 </span>            : extern void lra_live_ranges_init (void);
<span class="lineNum">     387 </span>            : extern void lra_live_ranges_finish (void);
<span class="lineNum">     388 </span>            : extern void lra_setup_reload_pseudo_preferenced_hard_reg (int, int, int);
<span class="lineNum">     389 </span>            : 
<span class="lineNum">     390 </span>            : /* lra-assigns.c: */
<span class="lineNum">     391 </span>            : 
<span class="lineNum">     392 </span>            : extern int lra_assignment_iter;
<span class="lineNum">     393 </span>            : extern int lra_assignment_iter_after_spill;
<span class="lineNum">     394 </span>            : extern void lra_setup_reg_renumber (int, int, bool);
<span class="lineNum">     395 </span>            : extern bool lra_assign (bool &amp;);
<span class="lineNum">     396 </span>            : extern bool lra_split_hard_reg_for (void);
<span class="lineNum">     397 </span>            : 
<span class="lineNum">     398 </span>            : /* lra-coalesce.c: */
<span class="lineNum">     399 </span>            : 
<span class="lineNum">     400 </span>            : extern int lra_coalesce_iter;
<span class="lineNum">     401 </span>            : extern bool lra_coalesce (void);
<span class="lineNum">     402 </span>            : 
<span class="lineNum">     403 </span>            : /* lra-spills.c:  */
<span class="lineNum">     404 </span>            : 
<span class="lineNum">     405 </span>            : extern bool lra_need_for_spills_p (void);
<span class="lineNum">     406 </span>            : extern void lra_spill (void);
<span class="lineNum">     407 </span>            : extern void lra_final_code_change (void);
<span class="lineNum">     408 </span>            : 
<span class="lineNum">     409 </span>            : /* lra-remat.c:  */
<span class="lineNum">     410 </span>            : 
<span class="lineNum">     411 </span>            : extern int lra_rematerialization_iter;
<span class="lineNum">     412 </span>            : extern bool lra_remat (void);
<span class="lineNum">     413 </span>            : 
<span class="lineNum">     414 </span>            : /* lra-elimination.c: */
<span class="lineNum">     415 </span>            : 
<span class="lineNum">     416 </span>            : extern void lra_debug_elim_table (void);
<span class="lineNum">     417 </span>            : extern int lra_get_elimination_hard_regno (int);
<span class="lineNum">     418 </span>            : extern rtx lra_eliminate_regs_1 (rtx_insn *, rtx, machine_mode,
<span class="lineNum">     419 </span>            :                                  bool, bool, poly_int64, bool);
<span class="lineNum">     420 </span>            : extern void eliminate_regs_in_insn (rtx_insn *insn, bool, bool, poly_int64);
<span class="lineNum">     421 </span>            : extern void lra_eliminate (bool, bool);
<span class="lineNum">     422 </span>            : 
<span class="lineNum">     423 </span>            : extern void lra_eliminate_reg_if_possible (rtx *);
<span class="lineNum">     424 </span>            : 
<span class="lineNum">     425 </span>            : 
<span class="lineNum">     426 </span>            : 
<span class="lineNum">     427 </span>            : /* Return the hard register which given pseudo REGNO assigned to.
<span class="lineNum">     428 </span>            :    Negative value means that the register got memory or we don't know
<span class="lineNum">     429 </span>            :    allocation yet.  */
<span class="lineNum">     430 </span>            : static inline int
<span class="lineNum">     431 </span>            : lra_get_regno_hard_regno (int regno)
<span class="lineNum">     432 </span>            : {
<span class="lineNum">     433 </span><span class="lineCov">  565565350 :   resize_reg_info ();</span>
<span class="lineNum">     434 </span><span class="lineCov">  565565350 :   return reg_renumber[regno];</span>
<span class="lineNum">     435 </span>            : }
<span class="lineNum">     436 </span>            : 
<span class="lineNum">     437 </span>            : /* Change class of pseudo REGNO to NEW_CLASS.  Print info about it
<a name="438"><span class="lineNum">     438 </span>            :    using TITLE.  Output a new line if NL_P.  */</a>
<span class="lineNum">     439 </span>            : static void inline
<span class="lineNum">     440 </span><span class="lineCov">     972126 : lra_change_class (int regno, enum reg_class new_class,</span>
<span class="lineNum">     441 </span>            :                   const char *title, bool nl_p)
<span class="lineNum">     442 </span>            : {
<span class="lineNum">     443 </span><span class="lineCov">     972126 :   lra_assert (regno &gt;= FIRST_PSEUDO_REGISTER);</span>
<span class="lineNum">     444 </span><span class="lineCov">     972126 :   if (lra_dump_file != NULL)</span>
<span class="lineNum">     445 </span><span class="lineCov">         21 :     fprintf (lra_dump_file, &quot;%s class %s for r%d&quot;,</span>
<span class="lineNum">     446 </span>            :              title, reg_class_names[new_class], regno);
<span class="lineNum">     447 </span><span class="lineCov">     972126 :   setup_reg_classes (regno, new_class, NO_REGS, new_class);</span>
<span class="lineNum">     448 </span><span class="lineCov">     972126 :   if (lra_dump_file != NULL &amp;&amp; nl_p)</span>
<span class="lineNum">     449 </span><span class="lineCov">         21 :     fprintf (lra_dump_file, &quot;\n&quot;);</span>
<span class="lineNum">     450 </span><span class="lineCov">     972126 : }</span>
<span class="lineNum">     451 </span>            : 
<span class="lineNum">     452 </span>            : /* Update insn operands which are duplication of NOP operand.  The
<a name="453"><span class="lineNum">     453 </span>            :    insn is represented by its LRA internal representation ID.  */</a>
<span class="lineNum">     454 </span>            : static inline void
<span class="lineNum">     455 </span><span class="lineCov">   29434295 : lra_update_dup (lra_insn_recog_data_t id, int nop)</span>
<span class="lineNum">     456 </span>            : {
<span class="lineNum">     457 </span><span class="lineCov">   29434295 :   int i;</span>
<span class="lineNum">     458 </span><span class="lineCov">   29434295 :   struct lra_static_insn_data *static_id = id-&gt;insn_static_data;</span>
<span class="lineNum">     459 </span>            : 
<span class="lineNum">     460 </span><span class="lineCov">   30588997 :   for (i = 0; i &lt; static_id-&gt;n_dups; i++)</span>
<span class="lineNum">     461 </span><span class="lineCov">    1154702 :     if (static_id-&gt;dup_num[i] == nop)</span>
<span class="lineNum">     462 </span><span class="lineCov">     412486 :       *id-&gt;dup_loc[i] = *id-&gt;operand_loc[nop];</span>
<span class="lineNum">     463 </span><span class="lineCov">   29434295 : }</span>
<span class="lineNum">     464 </span>            : 
<span class="lineNum">     465 </span>            : /* Process operator duplications in insn with ID.  We do it after the
<span class="lineNum">     466 </span>            :    operands processing.  Generally speaking, we could do this probably
<span class="lineNum">     467 </span>            :    simultaneously with operands processing because a common practice
<a name="468"><span class="lineNum">     468 </span>            :    is to enumerate the operators after their operands.  */</a>
<span class="lineNum">     469 </span>            : static inline void
<span class="lineNum">     470 </span><span class="lineCov">    5170409 : lra_update_operator_dups (lra_insn_recog_data_t id)</span>
<span class="lineNum">     471 </span>            : {
<span class="lineNum">     472 </span><span class="lineCov">    5170409 :   int i;</span>
<span class="lineNum">     473 </span><span class="lineCov">    5170409 :   struct lra_static_insn_data *static_id = id-&gt;insn_static_data;</span>
<span class="lineNum">     474 </span>            : 
<span class="lineNum">     475 </span><span class="lineCov">    5518913 :   for (i = 0; i &lt; static_id-&gt;n_dups; i++)</span>
<span class="lineNum">     476 </span>            :     {
<span class="lineNum">     477 </span><span class="lineCov">     348504 :       int ndup = static_id-&gt;dup_num[i];</span>
<span class="lineNum">     478 </span>            : 
<span class="lineNum">     479 </span><span class="lineCov">     348504 :       if (static_id-&gt;operand[ndup].is_operator)</span>
<span class="lineNum">     480 </span><span class="lineCov">         15 :         *id-&gt;dup_loc[i] = *id-&gt;operand_loc[ndup];</span>
<span class="lineNum">     481 </span>            :     }
<span class="lineNum">     482 </span><span class="lineCov">    5170409 : }</span>
<span class="lineNum">     483 </span>            : 
<a name="484"><span class="lineNum">     484 </span>            : /* Return info about INSN.  Set up the info if it is not done yet.  */</a>
<span class="lineNum">     485 </span>            : static inline lra_insn_recog_data_t
<span class="lineNum">     486 </span><span class="lineCov"> 1200035432 : lra_get_insn_recog_data (rtx_insn *insn)</span>
<span class="lineNum">     487 </span>            : {
<span class="lineNum">     488 </span><span class="lineCov"> 1200035432 :   lra_insn_recog_data_t data;</span>
<span class="lineNum">     489 </span><span class="lineCov"> 1200035432 :   unsigned int uid = INSN_UID (insn);</span>
<span class="lineNum">     490 </span>            : 
<span class="lineNum">     491 </span><span class="lineCov"> 1200035432 :   if (lra_insn_recog_data_len &gt; (int) uid</span>
<span class="lineNum">     492 </span><span class="lineCov"> 1200035432 :       &amp;&amp; (data = lra_insn_recog_data[uid]) != NULL)</span>
<span class="lineNum">     493 </span>            :     {
<span class="lineNum">     494 </span>            :       /* Check that we did not change insn without updating the insn
<span class="lineNum">     495 </span>            :          info.  */
<span class="lineNum">     496 </span><span class="lineCov"> 1120216331 :       lra_assert (data-&gt;insn == insn</span>
<span class="lineNum">     497 </span>            :                   &amp;&amp; (INSN_CODE (insn) &lt; 0
<span class="lineNum">     498 </span>            :                       || data-&gt;icode == INSN_CODE (insn)));
<span class="lineNum">     499 </span>            :       return data;
<span class="lineNum">     500 </span>            :     }
<span class="lineNum">     501 </span><span class="lineCov">   79819101 :   return lra_set_insn_recog_data (insn);</span>
<span class="lineNum">     502 </span>            : }
<span class="lineNum">     503 </span>            : 
<span class="lineNum">     504 </span>            : /* Update offset from pseudos with VAL by INCR.  */
<span class="lineNum">     505 </span>            : static inline void
<span class="lineNum">     506 </span><span class="lineCov">    1151310 : lra_update_reg_val_offset (int val, poly_int64 incr)</span>
<span class="lineNum">     507 </span>            : {
<span class="lineNum">     508 </span><span class="lineCov">    1151310 :   int i;</span>
<span class="lineNum">     509 </span>            : 
<span class="lineNum">     510 </span><span class="lineCov">   79638199 :   for (i = FIRST_PSEUDO_REGISTER; i &lt; max_reg_num (); i++)</span>
<span class="lineNum">     511 </span>            :     {
<span class="lineNum">     512 </span><span class="lineCov">   78486889 :       if (lra_reg_info[i].val == val)</span>
<span class="lineNum">     513 </span><span class="lineCov">          1 :         lra_reg_info[i].offset += incr;</span>
<span class="lineNum">     514 </span>            :     }
<span class="lineNum">     515 </span><span class="lineCov">    1151310 : }</span>
<span class="lineNum">     516 </span>            : 
<span class="lineNum">     517 </span>            : /* Return true if register content is equal to VAL with OFFSET.  */
<span class="lineNum">     518 </span>            : static inline bool
<span class="lineNum">     519 </span>            : lra_reg_val_equal_p (int regno, int val, poly_int64 offset)
<span class="lineNum">     520 </span>            : {
<span class="lineNum">     521 </span><span class="lineCov">  179927802 :   if (lra_reg_info[regno].val == val</span>
<span class="lineNum">     522 </span><span class="lineCov">  179927802 :       &amp;&amp; known_eq (lra_reg_info[regno].offset, offset))</span>
<span class="lineNum">     523 </span><span class="lineCov">     642622 :     return true;</span>
<span class="lineNum">     524 </span>            : 
<span class="lineNum">     525 </span>            :   return false;
<span class="lineNum">     526 </span>            : }
<span class="lineNum">     527 </span>            : 
<span class="lineNum">     528 </span>            : /* Assign value of register FROM to TO.  */
<span class="lineNum">     529 </span>            : static inline void
<span class="lineNum">     530 </span>            : lra_assign_reg_val (int from, int to)
<span class="lineNum">     531 </span>            : {
<span class="lineNum">     532 </span><span class="lineCov">    2155376 :   lra_reg_info[to].val = lra_reg_info[from].val;</span>
<span class="lineNum">     533 </span><span class="lineCov">    2155376 :   lra_reg_info[to].offset = lra_reg_info[from].offset;</span>
<span class="lineNum">     534 </span>            : }
<span class="lineNum">     535 </span>            : 
<span class="lineNum">     536 </span>            : #endif /* GCC_LRA_INT_H */
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.0</a></td></tr>
  </table>
  <br>
<h3>LCOV profile is generated on x86_64 machine using following configure options: configure --disable-bootstrap --enable-coverage=opt --enable-languages=c,c++,fortran,go,jit,lto --enable-host-shared. GCC test suite is run with the built compiler.</h3></body></html>
