MQ_out	Tier_1_top.v	/^wire  [15:0]MQ_out; \/\/from fifo$/;"	n
MQ_out	Tier_1_top.v	/^wire [15:0]data_from_mq={MQ_out[7:0],MQ_out[15:8]};$/;"	n
Tier_1_top	Tier_1_top.v	/^module Tier_1_top(\/*autoport*\/$/;"	m
Y_U_V_over	Tier_1_top.v	/^wire [1:0] Y_U_V_over;$/;"	n
addra_1	Tier_1_top.v	/^wire [13:0] addra_1;$/;"	n
addra_1_b	Tier_1_top.v	/^wire [13:0] addra_1_b;$/;"	n
addra_1_m	Tier_1_top.v	/^wire [13:0] addra_1_m;$/;"	n
addra_2_b	Tier_1_top.v	/^wire [13:0] addra_2_b;$/;"	n
addra_2_m	Tier_1_top.v	/^wire [13:0] addra_2_m;$/;"	n
addra_3_b	Tier_1_top.v	/^wire [13:0] addra_3_b;$/;"	n
addra_3_m	Tier_1_top.v	/^wire [13:0] addra_3_m;$/;"	n
addra_4_b	Tier_1_top.v	/^wire [13:0] addra_4_b;$/;"	n
addra_4_m	Tier_1_top.v	/^wire [13:0] addra_4_m;$/;"	n
addra_64	Tier_1_top.v	/^wire [11:0] addra_64;$/;"	n
addra_all_1	Tier_1_top.v	/^output[17:0] addra_all_1;$/;"	p
addra_all_1	Tier_1_top.v	/^wire [17:0] addra_all_1;$/;"	n
addra_o1	Tier_1_top.v	/^wire [13:0] addra_o1;$/;"	n
addra_o1_r	Tier_1_top.v	/^wire [13:0] addra_o1_r;$/;"	n
addra_o1_w	Tier_1_top.v	/^wire [13:0] addra_o1_w;$/;"	n
addra_o2	Tier_1_top.v	/^wire [13:0] addra_o2;$/;"	n
addra_o2_r	Tier_1_top.v	/^wire [13:0] addra_o2_r;$/;"	n
addra_o2_w	Tier_1_top.v	/^wire [13:0] addra_o2_w;$/;"	n
addrb_1	Tier_1_top.v	/^wire [13:0] addrb_1; $/;"	n
addrb_64	Tier_1_top.v	/^wire [11:0] addrb_64;$/;"	n
address_HH	Tier_1_top.v	/^wire      [13:0]                              address_HH;$/;"	n
address_HH_sel	Tier_1_top.v	/^wire [13:0]address_HH_sel=entropy_calc_over?addra_4_b:address_HH;$/;"	n
address_HL	Tier_1_top.v	/^wire      [13:0]                              address_HL;$/;"	n
address_HL_sel	Tier_1_top.v	/^wire [13:0]address_HL_sel=entropy_calc_over?addra_2_b:address_HL;$/;"	n
address_LH	Tier_1_top.v	/^wire      [13:0]                              address_LH;$/;"	n
address_LH_sel	Tier_1_top.v	/^wire [13:0]address_LH_sel=entropy_calc_over?addra_3_b:address_LH;$/;"	n
address_LL	Tier_1_top.v	/^wire      [13:0]                              address_LL;$/;"	n
address_LL_sel	Tier_1_top.v	/^wire [13:0]address_LL_sel=addrb_1|address_LL;$/;"	n
arrange_out0	Tier_1_top.v	/^wire [7:0] arrange_out0;$/;"	n
arrange_out1	Tier_1_top.v	/^wire [7:0] arrange_out1;$/;"	n
arrange_out2	Tier_1_top.v	/^wire [7:0] arrange_out2;$/;"	n
arrange_out3	Tier_1_top.v	/^wire [7:0] arrange_out3;$/;"	n
arrange_out4	Tier_1_top.v	/^wire [7:0] arrange_out4;$/;"	n
arrange_out5	Tier_1_top.v	/^wire [7:0] arrange_out5;$/;"	n
arrange_out6	Tier_1_top.v	/^wire [7:0] arrange_out6;$/;"	n
arrange_out7	Tier_1_top.v	/^wire [7:0] arrange_out7;$/;"	n
arrange_out8	Tier_1_top.v	/^wire [7:0] arrange_out8;$/;"	n
arrange_out9	Tier_1_top.v	/^wire [7:0] arrange_out9;$/;"	n
band	Tier_1_top.v	/^wire [1:0]band;$/;"	n
bit1_add_vld	Tier_1_top.v	/^wire  bit1_add_vld;$/;"	n
bit1_nmsedec	Tier_1_top.v	/^wire[16:0] bit1_nmsedec;	$/;"	n
bit2_add_vld	Tier_1_top.v	/^wire  bit2_add_vld;$/;"	n
bit2_nmsedec	Tier_1_top.v	/^wire[16:0] bit2_nmsedec;$/;"	n
bit3_add_vld	Tier_1_top.v	/^wire  bit3_add_vld;$/;"	n
bit3_nmsedec	Tier_1_top.v	/^wire[16:0] bit3_nmsedec;$/;"	n
bit4_add_vld	Tier_1_top.v	/^wire  bit4_add_vld;$/;"	n
bit4_nmsedec	Tier_1_top.v	/^wire[16:0] bit4_nmsedec;$/;"	n
bit_enough_to_bpc	Tier_1_top.v	/^wire bit_enough_to_bpc;$/;"	n
block_all_bp_over	Tier_1_top.v	/^wire block_all_bp_over;$/;"	n
block_count_0_hh_u	Tier_1_top.v	/^wire [3:0]block_count_0_hh_u;$/;"	n
block_count_0_hh_v	Tier_1_top.v	/^wire [3:0]block_count_0_hh_v;  $/;"	n
block_count_0_hh_y	Tier_1_top.v	/^wire [3:0]block_count_0_hh_y;$/;"	n
block_count_0_hl_u	Tier_1_top.v	/^wire [3:0]block_count_0_hl_u;$/;"	n
block_count_0_hl_v	Tier_1_top.v	/^wire [3:0]block_count_0_hl_v;$/;"	n
block_count_0_hl_y	Tier_1_top.v	/^wire [3:0]block_count_0_hl_y;$/;"	n
block_count_0_lh_u	Tier_1_top.v	/^wire [3:0]block_count_0_lh_u;$/;"	n
block_count_0_lh_v	Tier_1_top.v	/^wire [3:0]block_count_0_lh_v;$/;"	n
block_count_0_lh_y	Tier_1_top.v	/^wire [3:0]block_count_0_lh_y;$/;"	n
block_count_1_hh_u	Tier_1_top.v	/^wire [3:0]block_count_1_hh_u;$/;"	n
block_count_1_hh_v	Tier_1_top.v	/^wire [3:0]block_count_1_hh_v;  $/;"	n
block_count_1_hh_y	Tier_1_top.v	/^wire [3:0]block_count_1_hh_y;$/;"	n
block_count_1_hl_u	Tier_1_top.v	/^wire [3:0]block_count_1_hl_u;$/;"	n
block_count_1_hl_v	Tier_1_top.v	/^wire [3:0]block_count_1_hl_v;$/;"	n
block_count_1_hl_y	Tier_1_top.v	/^wire [3:0]block_count_1_hl_y;$/;"	n
block_count_1_lh_u	Tier_1_top.v	/^wire [3:0]block_count_1_lh_u;$/;"	n
block_count_1_lh_v	Tier_1_top.v	/^wire [3:0]block_count_1_lh_v;$/;"	n
block_count_1_lh_y	Tier_1_top.v	/^wire [3:0]block_count_1_lh_y;$/;"	n
block_count_2_hh_u	Tier_1_top.v	/^wire [3:0]block_count_2_hh_u;$/;"	n
block_count_2_hh_v	Tier_1_top.v	/^wire [3:0]block_count_2_hh_v; $/;"	n
block_count_2_hh_y	Tier_1_top.v	/^wire [3:0]block_count_2_hh_y;$/;"	n
block_count_2_hl_u	Tier_1_top.v	/^wire [3:0]block_count_2_hl_u;$/;"	n
block_count_2_hl_v	Tier_1_top.v	/^wire [3:0]block_count_2_hl_v;$/;"	n
block_count_2_hl_y	Tier_1_top.v	/^wire [3:0]block_count_2_hl_y;$/;"	n
block_count_2_lh_u	Tier_1_top.v	/^wire [3:0]block_count_2_lh_u;$/;"	n
block_count_2_lh_v	Tier_1_top.v	/^wire [3:0]block_count_2_lh_v;$/;"	n
block_count_2_lh_y	Tier_1_top.v	/^wire [3:0]block_count_2_lh_y;$/;"	n
block_count_3_hh_u	Tier_1_top.v	/^wire [3:0]block_count_3_hh_u;$/;"	n
block_count_3_hh_v	Tier_1_top.v	/^wire [3:0]block_count_3_hh_v;$/;"	n
block_count_3_hh_y	Tier_1_top.v	/^wire [3:0]block_count_3_hh_y;$/;"	n
block_count_3_hl_u	Tier_1_top.v	/^wire [3:0]block_count_3_hl_u;$/;"	n
block_count_3_hl_v	Tier_1_top.v	/^wire [3:0]block_count_3_hl_v;$/;"	n
block_count_3_hl_y	Tier_1_top.v	/^wire [3:0]block_count_3_hl_y;$/;"	n
block_count_3_lh_u	Tier_1_top.v	/^wire [3:0]block_count_3_lh_u;$/;"	n
block_count_3_lh_v	Tier_1_top.v	/^wire [3:0]block_count_3_lh_v;$/;"	n
block_count_3_lh_y	Tier_1_top.v	/^wire [3:0]block_count_3_lh_y;$/;"	n
block_count_4_hh_u	Tier_1_top.v	/^wire [3:0]block_count_4_hh_u;$/;"	n
block_count_4_hh_v	Tier_1_top.v	/^wire [3:0]block_count_4_hh_v;$/;"	n
block_count_4_hh_y	Tier_1_top.v	/^wire [3:0]block_count_4_hh_y;$/;"	n
block_count_4_hl_u	Tier_1_top.v	/^wire [3:0]block_count_4_hl_u;$/;"	n
block_count_4_hl_v	Tier_1_top.v	/^wire [3:0]block_count_4_hl_v;$/;"	n
block_count_4_hl_y	Tier_1_top.v	/^wire [3:0]block_count_4_hl_y;$/;"	n
block_count_4_lh_u	Tier_1_top.v	/^wire [3:0]block_count_4_lh_u;$/;"	n
block_count_4_lh_v	Tier_1_top.v	/^wire [3:0]block_count_4_lh_v;$/;"	n
block_count_4_lh_y	Tier_1_top.v	/^wire [3:0]block_count_4_lh_y;$/;"	n
block_count_4_ll_u	Tier_1_top.v	/^wire [3:0]block_count_4_ll_u;$/;"	n
block_count_4_ll_v	Tier_1_top.v	/^wire [3:0]block_count_4_ll_v;$/;"	n
block_count_4_ll_y	Tier_1_top.v	/^wire [3:0]block_count_4_ll_y;$/;"	n
bp_data1_state	Tier_1_top.v	/^wire [3:0]bp_data1_state;$/;"	n
bp_data2_state	Tier_1_top.v	/^wire [3:0]bp_data2_state;$/;"	n
bp_data3_state	Tier_1_top.v	/^wire [3:0]bp_data3_state;$/;"	n
bp_data4_state	Tier_1_top.v	/^wire [3:0]bp_data4_state;$/;"	n
bpc_start	Tier_1_top.v	/^wire bpc_start;$/;"	n
bpc_start_delay	Tier_1_top.v	/^wire bpc_start_delay;$/;"	n
bpc_start_flag	Tier_1_top.v	/^wire bpc_start_flag;$/;"	n
bpc_start_reg	Tier_1_top.v	/^wire bpc_start_reg;$/;"	n
byte_number_codeblock	Tier_1_top.v	/^wire [13:0]byte_number_codeblock;$/;"	n
ce0_ctrl	Tier_1_top.v	/^wire ce0_ctrl;$/;"	n
clear0	Tier_1_top.v	/^wire clear0;$/;"	n
clk	Tier_1_top.v	/^wire clk=clk_rc;$/;"	n
clk_dwt	Tier_1_top.v	/^input clk_dwt;										$/;"	p
clk_rc	Tier_1_top.v	/^wire clk_rc=clk_dwt;$/;"	n
clk_sg	Tier_1_top.v	/^wire clk_sg;$/;"	n
clka	Tier_1_top.v	/^wire clka;$/;"	n
code_over_delay	Tier_1_top.v	/^wire code_over_delay;$/;"	n
code_over_flag	Tier_1_top.v	/^wire code_over_flag;$/;"	n
compression_ratio	Tier_1_top.v	/^input [2:0]compression_ratio;$/;"	p
count_YUV	Tier_1_top.v	/^wire [1:0] count_YUV;$/;"	n
count_bp	Tier_1_top.v	/^wire [3:0]count_bp;$/;"	n
count_bp_to_genere	Tier_1_top.v	/^wire [3:0]count_bp_to_genere;	$/;"	n
data_HH	Tier_1_top.v	/^wire[16:0]data_HH=douta_4;$/;"	n
data_HL	Tier_1_top.v	/^wire[16:0]data_HL=douta_2;      \/\/notice RAM2 and RAM3 sequence $/;"	n
data_LH	Tier_1_top.v	/^wire[16:0]data_LH=douta_3;		\/\/notice RAM2 and RAM3 sequence$/;"	n
data_LL	Tier_1_top.v	/^wire[16:0]data_LL=doutb_1;$/;"	n
data_from_mq	Tier_1_top.v	/^output [15:0]data_from_mq;				$/;"	p
data_from_mq	Tier_1_top.v	/^wire [15:0]data_from_mq={MQ_out[7:0],MQ_out[15:8]};$/;"	n
data_out1	Tier_1_top.v	/^wire [16:0] data_out1;$/;"	n
data_out2	Tier_1_top.v	/^wire [16:0] data_out2;$/;"	n
data_out3	Tier_1_top.v	/^wire [16:0] data_out3;$/;"	n
data_out4	Tier_1_top.v	/^wire [16:0] data_out4;$/;"	n
data_valid_pass_reg	Tier_1_top.v	/^wire [1:0] data_valid_pass_reg;$/;"	n
dina_1	Tier_1_top.v	/^wire [16:0]	 dina_1;			$/;"	n
dina_2	Tier_1_top.v	/^wire [16:0]	 dina_2;			$/;"	n
dina_3	Tier_1_top.v	/^wire [16:0]	 dina_3;$/;"	n
dina_4	Tier_1_top.v	/^wire [16:0]	 dina_4;			$/;"	n
dina_64	Tier_1_top.v	/^wire [16:0]	 dina_64;				$/;"	n
dina_o1	Tier_1_top.v	/^wire [16:0] dina_o1;$/;"	n
dina_o2	Tier_1_top.v	/^wire [16:0] dina_o2;$/;"	n
div_counter	Tier_1_top.v	/^reg [1:0]div_counter;$/;"	r
douta_1	Tier_1_top.v	/^wire[16:0] douta_1;$/;"	n
douta_2	Tier_1_top.v	/^wire [16:0]douta_2;$/;"	n
douta_3	Tier_1_top.v	/^wire [16:0]douta_3;$/;"	n
douta_4	Tier_1_top.v	/^wire [16:0]douta_4;$/;"	n
douta_64	Tier_1_top.v	/^wire[16:0] douta_64;$/;"	n
douta_all_1	Tier_1_top.v	/^input [31:0]douta_all_1;											$/;"	p
douta_all_1_reg	Tier_1_top.v	/^reg [31:0]douta_all_1_reg;\/\/data from sram,for test$/;"	r
douta_o1	Tier_1_top.v	/^wire [16:0] douta_o1;$/;"	n
douta_o2	Tier_1_top.v	/^wire [16:0] douta_o2;$/;"	n
doutb_1	Tier_1_top.v	/^wire[16:0] doutb_1;$/;"	n
doutb_64	Tier_1_top.v	/^wire[16:0] doutb_64;					$/;"	n
doutb_o1	Tier_1_top.v	/^wire[16:0] doutb_o1;$/;"	n
doutb_o2	Tier_1_top.v	/^wire[16:0] doutb_o2;$/;"	n
dwt_work	Tier_1_top.v	/^wire dwt_work;$/;"	n
en_sel_HH	Tier_1_top.v	/^wire en_sel_HH=entropy_calc_over?ena_4_b:read_en_HH;$/;"	n
en_sel_HL	Tier_1_top.v	/^wire en_sel_HL=entropy_calc_over?ena_2_b:read_en_HL;$/;"	n
en_sel_LH	Tier_1_top.v	/^wire en_sel_LH=entropy_calc_over?ena_3_b:read_en_LH;$/;"	n
en_sel_LL	Tier_1_top.v	/^wire en_sel_LL=enb_1||read_en_LL;$/;"	n
ena_1	Tier_1_top.v	/^wire ena_1;$/;"	n
ena_1_b	Tier_1_top.v	/^wire ena_1_b;$/;"	n
ena_1_m	Tier_1_top.v	/^wire ena_1_m;$/;"	n
ena_2_b	Tier_1_top.v	/^wire ena_2_b;$/;"	n
ena_2_m	Tier_1_top.v	/^wire ena_2_m;$/;"	n
ena_3_b	Tier_1_top.v	/^wire ena_3_b;$/;"	n
ena_3_m	Tier_1_top.v	/^wire ena_3_m;$/;"	n
ena_4_b	Tier_1_top.v	/^wire ena_4_b;$/;"	n
ena_4_m	Tier_1_top.v	/^wire ena_4_m;$/;"	n
ena_64	Tier_1_top.v	/^wire ena_64;$/;"	n
ena_o1_r	Tier_1_top.v	/^wire ena_o1_r;$/;"	n
ena_o1_w	Tier_1_top.v	/^wire ena_o1_w;$/;"	n
ena_o2_r	Tier_1_top.v	/^wire ena_o2_r;$/;"	n
ena_o2_w	Tier_1_top.v	/^wire ena_o2_w;$/;"	n
enb_1	Tier_1_top.v	/^wire enb_1;$/;"	n
enb_64	Tier_1_top.v	/^wire enb_64;$/;"	n
entropy_calc_over	Tier_1_top.v	/^wire entropy_calc_over;$/;"	n
even_data	Tier_1_top.v	/^wire [15:0] even_data;$/;"	n
even_data_normal	Tier_1_top.v	/^wire[15:0] even_data_normal;$/;"	n
even_data_raw	Tier_1_top.v	/^wire [15:0] even_data_raw;$/;"	n
fifo_in0	Tier_1_top.v	/^wire [7:0] fifo_in0;$/;"	n
fifo_in1	Tier_1_top.v	/^wire [7:0] fifo_in1;$/;"	n
fifo_in2	Tier_1_top.v	/^wire [7:0] fifo_in2;$/;"	n
fifo_in3	Tier_1_top.v	/^wire [7:0] fifo_in3;$/;"	n
fifo_in4	Tier_1_top.v	/^wire [7:0] fifo_in4;$/;"	n
fifo_in5	Tier_1_top.v	/^wire [7:0] fifo_in5;$/;"	n
fifo_in6	Tier_1_top.v	/^wire [7:0] fifo_in6;$/;"	n
fifo_in7	Tier_1_top.v	/^wire [7:0] fifo_in7;$/;"	n
fifo_in8	Tier_1_top.v	/^wire [7:0] fifo_in8;$/;"	n
fifo_in9	Tier_1_top.v	/^wire [7:0] fifo_in9;$/;"	n
fifo_out	Tier_1_top.v	/^wire [7:0] fifo_out;$/;"	n
fifo_out0	Tier_1_top.v	/^wire [7:0] fifo_out0;$/;"	n
fifo_out1	Tier_1_top.v	/^wire [7:0] fifo_out1;$/;"	n
fifo_out2	Tier_1_top.v	/^wire [7:0] fifo_out2;$/;"	n
fifo_out3	Tier_1_top.v	/^wire [7:0] fifo_out3;$/;"	n
fifo_out4	Tier_1_top.v	/^wire [7:0] fifo_out4;$/;"	n
fifo_out5	Tier_1_top.v	/^wire [7:0] fifo_out5;$/;"	n
fifo_out6	Tier_1_top.v	/^wire [7:0] fifo_out6;$/;"	n
fifo_out7	Tier_1_top.v	/^wire [7:0] fifo_out7;$/;"	n
fifo_out8	Tier_1_top.v	/^wire [7:0] fifo_out8;$/;"	n
fifo_out9	Tier_1_top.v	/^wire [7:0] fifo_out9;$/;"	n
flush	Tier_1_top.v	/^wire flush;$/;"	n
flush_mq2	Tier_1_top.v	/^wire flush_mq2;$/;"	n
flush_over	Tier_1_top.v	/^output flush_over;$/;"	p
flush_over	Tier_1_top.v	/^wire  flush_over;$/;"	n
halt	Tier_1_top.v	/^wire halt;$/;"	n
halt_to_fifo	Tier_1_top.v	/^wire halt_to_fifo;$/;"	n
last_stripe_vld	Tier_1_top.v	/^wire last_stripe_vld;$/;"	n
last_stripe_vld_delay	Tier_1_top.v	/^wire last_stripe_vld_delay;$/;"	n
level	Tier_1_top.v	/^wire [2:0] level;$/;"	n
level_delay	Tier_1_top.v	/^wire [2:0]level_delay;$/;"	n
level_flag	Tier_1_top.v	/^wire [2:0]level_flag;$/;"	n
level_reg	Tier_1_top.v	/^wire [2:0]level_reg;$/;"	n
mul_factor_error	Tier_1_top.v	/^wire[3:0] mul_factor_error;$/;"	n
odd_data	Tier_1_top.v	/^wire [15:0] odd_data;$/;"	n
odd_data_normal	Tier_1_top.v	/^wire[15:0] odd_data_normal;$/;"	n
odd_data_raw	Tier_1_top.v	/^wire [15:0] odd_data_raw;$/;"	n
one_codeblock_over	Tier_1_top.v	/^output one_codeblock_over;$/;"	p
one_codeblock_over	Tier_1_top.v	/^wire one_codeblock_over;$/;"	n
pass_error_cp	Tier_1_top.v	/^output [30:0]pass_error_cp;$/;"	p
pass_error_cp	Tier_1_top.v	/^wire [30:0]pass_error_cp;$/;"	n
pass_error_mp	Tier_1_top.v	/^output [30:0]pass_error_mp;$/;"	p
pass_error_mp	Tier_1_top.v	/^wire [30:0]pass_error_mp=pass_error_mrp;$/;"	n
pass_error_mrp	Tier_1_top.v	/^wire [30:0]pass_error_mrp;$/;"	n
pass_error_sp	Tier_1_top.v	/^output [30:0]pass_error_sp;$/;"	p
pass_error_sp	Tier_1_top.v	/^wire [30:0]pass_error_sp;$/;"	n
pass_error_start	Tier_1_top.v	/^wire pass_error_start;$/;"	n
pass_judge_1	Tier_1_top.v	/^wire[2:0] pass_judge_1;$/;"	n
pass_judge_1_d	Tier_1_top.v	/^wire [2:0]pass_judge_1_d;$/;"	n
pass_judge_2	Tier_1_top.v	/^wire[2:0] pass_judge_2;$/;"	n
pass_judge_2_d	Tier_1_top.v	/^wire [2:0]pass_judge_2_d;								$/;"	n
pass_judge_3	Tier_1_top.v	/^wire[2:0] pass_judge_3;$/;"	n
pass_judge_3_d	Tier_1_top.v	/^wire [2:0]pass_judge_3_d;$/;"	n
pass_judge_4	Tier_1_top.v	/^wire[2:0] pass_judge_4;$/;"	n
pass_judge_4_d	Tier_1_top.v	/^wire [2:0]pass_judge_4_d;$/;"	n
pass_plane	Tier_1_top.v	/^output [1:0]pass_plane;$/;"	p
pass_plane	Tier_1_top.v	/^wire [1:0]pass_plane=data_valid_pass_reg;$/;"	n
quant_out_h	Tier_1_top.v	/^wire[16:0] quant_out_h;$/;"	n
quant_out_l	Tier_1_top.v	/^wire[16:0] quant_out_l;$/;"	n
quant_out_vld	Tier_1_top.v	/^wire quant_out_vld;$/;"	n
rd_vld	Tier_1_top.v	/^wire [9:0] rd_vld;$/;"	n
rdempty	Tier_1_top.v	/^wire [9:0] rdempty;$/;"	n
read_en_HH	Tier_1_top.v	/^wire                                    read_en_HH;$/;"	n
read_en_HL	Tier_1_top.v	/^wire                                    read_en_HL;$/;"	n
read_en_LH	Tier_1_top.v	/^wire                                    read_en_LH;$/;"	n
read_en_LL	Tier_1_top.v	/^wire                                    read_en_LL;$/;"	n
rf_over	Tier_1_top.v	/^wire rf_over;$/;"	n
row_hdata	Tier_1_top.v	/^wire [15:0] row_hdata;$/;"	n
row_ldata	Tier_1_top.v	/^wire [15:0] row_ldata;$/;"	n
row_out_vld	Tier_1_top.v	/^wire row_out_vld;$/;"	n
rst	Tier_1_top.v	/^input rst;$/;"	p
rst_syn	Tier_1_top.v	/^input rst_syn;										$/;"	p
sel	Tier_1_top.v	/^wire sel;$/;"	n
song_require	Tier_1_top.v	/^wire [13:0]song_require=byte_number_codeblock;$/;"	n
stall_vld	Tier_1_top.v	/^wire stall_vld;$/;"	n
start	Tier_1_top.v	/^wire start;$/;"	n
start_aga	Tier_1_top.v	/^wire start_aga; $/;"	n
start_cf	Tier_1_top.v	/^wire start_cf;$/;"	n
start_cpu	Tier_1_top.v	/^input start_cpu;									$/;"	p
stop_d	Tier_1_top.v	/^wire stop_d;	$/;"	n
stop_delay4	Tier_1_top.v	/^wire stop_delay4;$/;"	n
stop_flag	Tier_1_top.v	/^wire stop_flag;$/;"	n
stop_rd	Tier_1_top.v	/^wire stop_rd;$/;"	n
stripe_over_delay	Tier_1_top.v	/^wire stripe_over_delay;$/;"	n
stripe_over_flag	Tier_1_top.v	/^wire stripe_over_flag;$/;"	n
test_tier1	Tier_1_top.v	/^output test_tier1;$/;"	p
test_tier1	Tier_1_top.v	/^wire test_tier1;$/;"	n
tier1_over	Tier_1_top.v	/^wire tier1_over=code_over_flag;$/;"	n
top_plane	Tier_1_top.v	/^wire [3:0]top_plane;$/;"	n
unvalid_cnt	Tier_1_top.v	/^wire[1:0]unvalid_cnt;	$/;"	n
vld_num	Tier_1_top.v	/^wire [3:0] vld_num;$/;"	n
wea_1	Tier_1_top.v	/^wire wea_1;$/;"	n
wea_1_b	Tier_1_top.v	/^wire wea_1_b;$/;"	n
wea_1_m	Tier_1_top.v	/^wire wea_1_m;$/;"	n
wea_2_m	Tier_1_top.v	/^wire wea_2_m;$/;"	n
wea_3_m	Tier_1_top.v	/^wire wea_3_m;$/;"	n
wea_4_m	Tier_1_top.v	/^wire wea_4_m;$/;"	n
wea_64	Tier_1_top.v	/^wire wea_64;$/;"	n
wea_o1_r	Tier_1_top.v	/^wire wea_o1_r;$/;"	n
wea_o1_w	Tier_1_top.v	/^wire wea_o1_w;$/;"	n
wea_o2_r	Tier_1_top.v	/^wire wea_o2_r;$/;"	n
wea_o2_w	Tier_1_top.v	/^wire wea_o2_w;$/;"	n
web_1	Tier_1_top.v	/^wire web_1;											$/;"	n
web_64	Tier_1_top.v	/^wire web_64;$/;"	n
word_last_cp	Tier_1_top.v	/^wire word_last_cp;$/;"	n
word_last_flag	Tier_1_top.v	/^wire  word_last_flag;$/;"	n
word_last_flag_plane_cp	Tier_1_top.v	/^output word_last_flag_plane_cp;					$/;"	p
word_last_flag_plane_cp	Tier_1_top.v	/^wire word_last_flag_plane_cp=word_last_cp;$/;"	n
word_last_flag_plane_mp	Tier_1_top.v	/^output word_last_flag_plane_mp;					$/;"	p
word_last_flag_plane_mp	Tier_1_top.v	/^wire word_last_flag_plane_mp=word_last_mrp;$/;"	n
word_last_flag_plane_sp	Tier_1_top.v	/^output word_last_flag_plane_sp;				$/;"	p
word_last_flag_plane_sp	Tier_1_top.v	/^wire word_last_flag_plane_sp=word_last_sp;$/;"	n
word_last_mrp	Tier_1_top.v	/^wire word_last_mrp;$/;"	n
word_last_sp	Tier_1_top.v	/^wire word_last_sp;$/;"	n
word_last_valid	Tier_1_top.v	/^wire [1:0]word_last_valid;$/;"	n
wr_over	Tier_1_top.v	/^wire [1:0] wr_over;$/;"	n
wr_vld	Tier_1_top.v	/^wire [9:0]wr_vld;$/;"	n
wrfull	Tier_1_top.v	/^wire [9:0]wrfull;$/;"	n
zero_bp_count	Tier_1_top.v	/^wire [3:0]zero_bp_count;$/;"	n
zero_plane_number	Tier_1_top.v	/^output [3:0]zero_plane_number;$/;"	p
zero_plane_number	Tier_1_top.v	/^wire [3:0]zero_plane_number=zero_bp_count;$/;"	n
bit_plane_count	addr_bit_plane\bit_plane_count.v	/^module bit_plane_count(\/\/out $/;"	m
block_count_0_hh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_0_hh_u;$/;"	p
block_count_0_hh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_0_hh_u;$/;"	r
block_count_0_hh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_0_hh_v;  $/;"	p
block_count_0_hh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_0_hh_v;  $/;"	r
block_count_0_hh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_0_hh_y;$/;"	p
block_count_0_hh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_0_hh_y;$/;"	r
block_count_0_hl_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_0_hl_u;$/;"	p
block_count_0_hl_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_0_hl_u;$/;"	r
block_count_0_hl_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_0_hl_v;$/;"	p
block_count_0_hl_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_0_hl_v;$/;"	r
block_count_0_hl_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_0_hl_y;$/;"	p
block_count_0_hl_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_0_hl_y;$/;"	r
block_count_0_lh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_0_lh_u;$/;"	p
block_count_0_lh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_0_lh_u;$/;"	r
block_count_0_lh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_0_lh_v;$/;"	p
block_count_0_lh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_0_lh_v;$/;"	r
block_count_0_lh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_0_lh_y;$/;"	p
block_count_0_lh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_0_lh_y;$/;"	r
block_count_1_hh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_1_hh_u;$/;"	p
block_count_1_hh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_1_hh_u;$/;"	r
block_count_1_hh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_1_hh_v;  $/;"	p
block_count_1_hh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_1_hh_v;  $/;"	r
block_count_1_hh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_1_hh_y;$/;"	p
block_count_1_hh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_1_hh_y;$/;"	r
block_count_1_hl_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_1_hl_u;$/;"	p
block_count_1_hl_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_1_hl_u;$/;"	r
block_count_1_hl_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_1_hl_v;$/;"	p
block_count_1_hl_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_1_hl_v;$/;"	r
block_count_1_hl_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_1_hl_y;$/;"	p
block_count_1_hl_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_1_hl_y;$/;"	r
block_count_1_lh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_1_lh_u;$/;"	p
block_count_1_lh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_1_lh_u;$/;"	r
block_count_1_lh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_1_lh_v;$/;"	p
block_count_1_lh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_1_lh_v;$/;"	r
block_count_1_lh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_1_lh_y;$/;"	p
block_count_1_lh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_1_lh_y;$/;"	r
block_count_2_hh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_2_hh_u;$/;"	p
block_count_2_hh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_2_hh_u;$/;"	r
block_count_2_hh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_2_hh_v; $/;"	p
block_count_2_hh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_2_hh_v; $/;"	r
block_count_2_hh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_2_hh_y;$/;"	p
block_count_2_hh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_2_hh_y;$/;"	r
block_count_2_hl_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_2_hl_u;$/;"	p
block_count_2_hl_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_2_hl_u;$/;"	r
block_count_2_hl_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_2_hl_v;$/;"	p
block_count_2_hl_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_2_hl_v;$/;"	r
block_count_2_hl_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_2_hl_y;$/;"	p
block_count_2_hl_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_2_hl_y;$/;"	r
block_count_2_lh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_2_lh_u;$/;"	p
block_count_2_lh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_2_lh_u;$/;"	r
block_count_2_lh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_2_lh_v;$/;"	p
block_count_2_lh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_2_lh_v;$/;"	r
block_count_2_lh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_2_lh_y;$/;"	p
block_count_2_lh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_2_lh_y;$/;"	r
block_count_3_hh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_3_hh_u;$/;"	p
block_count_3_hh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_3_hh_u;$/;"	r
block_count_3_hh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_3_hh_v;$/;"	p
block_count_3_hh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_3_hh_v;$/;"	r
block_count_3_hh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_3_hh_y;$/;"	p
block_count_3_hh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_3_hh_y;$/;"	r
block_count_3_hl_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_3_hl_u;$/;"	p
block_count_3_hl_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_3_hl_u;$/;"	r
block_count_3_hl_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_3_hl_v;$/;"	p
block_count_3_hl_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_3_hl_v;$/;"	r
block_count_3_hl_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_3_hl_y;$/;"	p
block_count_3_hl_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_3_hl_y;$/;"	r
block_count_3_lh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_3_lh_u;$/;"	p
block_count_3_lh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_3_lh_u;$/;"	r
block_count_3_lh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_3_lh_v;$/;"	p
block_count_3_lh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_3_lh_v;$/;"	r
block_count_3_lh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_3_lh_y;$/;"	p
block_count_3_lh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_3_lh_y;$/;"	r
block_count_4_hh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_hh_u;$/;"	p
block_count_4_hh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_hh_u;$/;"	r
block_count_4_hh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_hh_v;$/;"	p
block_count_4_hh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_hh_v;$/;"	r
block_count_4_hh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_hh_y;$/;"	p
block_count_4_hh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_hh_y;$/;"	r
block_count_4_hl_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_hl_u;$/;"	p
block_count_4_hl_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_hl_u;$/;"	r
block_count_4_hl_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_hl_v;$/;"	p
block_count_4_hl_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_hl_v;$/;"	r
block_count_4_hl_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_hl_y;$/;"	p
block_count_4_hl_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_hl_y;$/;"	r
block_count_4_lh_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_lh_u;$/;"	p
block_count_4_lh_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_lh_u;$/;"	r
block_count_4_lh_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_lh_v;$/;"	p
block_count_4_lh_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_lh_v;$/;"	r
block_count_4_lh_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_lh_y;$/;"	p
block_count_4_lh_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_lh_y;$/;"	r
block_count_4_ll_u	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_ll_u;$/;"	p
block_count_4_ll_u	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_ll_u;$/;"	r
block_count_4_ll_v	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_ll_v;$/;"	p
block_count_4_ll_v	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_ll_v;$/;"	r
block_count_4_ll_y	addr_bit_plane\bit_plane_count.v	/^output [3:0]block_count_4_ll_y;$/;"	p
block_count_4_ll_y	addr_bit_plane\bit_plane_count.v	/^reg [3:0]block_count_4_ll_y;$/;"	r
clk_mmu	addr_bit_plane\bit_plane_count.v	/^input clk_mmu;$/;"	p
cnount_level	addr_bit_plane\bit_plane_count.v	/^reg [2:0]cnount_level;$/;"	r
com1	addr_bit_plane\bit_plane_count.v	/^reg [16:0]com1;$/;"	r
com2	addr_bit_plane\bit_plane_count.v	/^reg [16:0]com2;$/;"	r
com3	addr_bit_plane\bit_plane_count.v	/^reg [16:0]com3;$/;"	r
com4	addr_bit_plane\bit_plane_count.v	/^reg [16:0]com4;$/;"	r
dina_1	addr_bit_plane\bit_plane_count.v	/^input [16:0]dina_1;$/;"	p
dina_2	addr_bit_plane\bit_plane_count.v	/^input [16:0]dina_2;$/;"	p
dina_3	addr_bit_plane\bit_plane_count.v	/^input [16:0]dina_3;$/;"	p
dina_4	addr_bit_plane\bit_plane_count.v	/^input [16:0]dina_4;$/;"	p
level	addr_bit_plane\bit_plane_count.v	/^input [2:0]level;$/;"	p
level_delay_1	addr_bit_plane\bit_plane_count.v	/^reg [2:0]level_delay_1;$/;"	r
level_delay_bef_1	addr_bit_plane\bit_plane_count.v	/^reg [2:0]level_delay_bef_1;$/;"	r
level_delay_bef_2	addr_bit_plane\bit_plane_count.v	/^reg [2:0]level_delay_bef_2;$/;"	r
level_delay_bef_3	addr_bit_plane\bit_plane_count.v	/^reg [2:0]level_delay_bef_3;$/;"	r
plane_count_add_ram1	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_add_ram1;$/;"	r
plane_count_add_ram2	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_add_ram2;$/;"	r
plane_count_add_ram3	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_add_ram3;$/;"	r
plane_count_add_ram4	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_add_ram4;$/;"	r
plane_count_ram1	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_ram1;$/;"	r
plane_count_ram2	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_ram2;$/;"	r
plane_count_ram3	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_ram3;$/;"	r
plane_count_ram4	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_ram4;$/;"	r
plane_count_reg1_ram1	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg1_ram1;$/;"	r
plane_count_reg1_ram2	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg1_ram2;$/;"	r
plane_count_reg1_ram3	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg1_ram3;$/;"	r
plane_count_reg1_ram4	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg1_ram4;$/;"	r
plane_count_reg2_ram1	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg2_ram1;$/;"	r
plane_count_reg2_ram2	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg2_ram2;$/;"	r
plane_count_reg2_ram3	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg2_ram3;$/;"	r
plane_count_reg2_ram4	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg2_ram4;$/;"	r
plane_count_reg3_ram1	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg3_ram1;$/;"	r
plane_count_reg3_ram2	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg3_ram2;$/;"	r
plane_count_reg3_ram3	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg3_ram3;$/;"	r
plane_count_reg3_ram4	addr_bit_plane\bit_plane_count.v	/^reg [3:0]plane_count_reg3_ram4;$/;"	r
plane_count_reg_mid_ram1	addr_bit_plane\bit_plane_count.v	/^wire [3:0]plane_count_reg_mid_ram1;$/;"	n
plane_count_reg_mid_ram2	addr_bit_plane\bit_plane_count.v	/^wire [3:0]plane_count_reg_mid_ram2;$/;"	n
plane_count_reg_mid_ram3	addr_bit_plane\bit_plane_count.v	/^wire [3:0]plane_count_reg_mid_ram3;$/;"	n
plane_count_reg_mid_ram4	addr_bit_plane\bit_plane_count.v	/^wire [3:0]plane_count_reg_mid_ram4;$/;"	n
plane_count_reg_ram1	addr_bit_plane\bit_plane_count.v	/^wire [3:0]plane_count_reg_ram1;$/;"	n
plane_count_reg_ram2	addr_bit_plane\bit_plane_count.v	/^wire [3:0]plane_count_reg_ram2;$/;"	n
plane_count_reg_ram3	addr_bit_plane\bit_plane_count.v	/^wire [3:0]plane_count_reg_ram3;$/;"	n
plane_count_reg_ram4	addr_bit_plane\bit_plane_count.v	/^wire [3:0]plane_count_reg_ram4;$/;"	n
quant_out_vld	addr_bit_plane\bit_plane_count.v	/^input quant_out_vld;$/;"	p
quant_out_vld_reg	addr_bit_plane\bit_plane_count.v	/^reg quant_out_vld_reg;$/;"	r
quant_out_vld_reg_1	addr_bit_plane\bit_plane_count.v	/^reg quant_out_vld_reg_1;$/;"	r
quant_out_vld_reg_2	addr_bit_plane\bit_plane_count.v	/^reg quant_out_vld_reg_2;$/;"	r
return_1	addr_bit_plane\bit_plane_count.v	/^reg return_1;$/;"	r
return_2	addr_bit_plane\bit_plane_count.v	/^reg return_2;$/;"	r
return_sta	addr_bit_plane\bit_plane_count.v	/^wire return_sta;$/;"	n
return_sta_1	addr_bit_plane\bit_plane_count.v	/^reg return_sta_1;$/;"	r
return_sta_2	addr_bit_plane\bit_plane_count.v	/^reg return_sta_2;$/;"	r
rst	addr_bit_plane\bit_plane_count.v	/^input rst;$/;"	p
rst_syn	addr_bit_plane\bit_plane_count.v	/^input rst_syn;$/;"	p
unvalid_cnt	addr_bit_plane\bit_plane_count.v	/^input [1:0]unvalid_cnt;$/;"	p
unvalid_cnt_n	addr_bit_plane\bit_plane_count.v	/^reg [1:0]unvalid_cnt_n;$/;"	r
unvalid_cnt_n_1	addr_bit_plane\bit_plane_count.v	/^reg [1:0]unvalid_cnt_n_1;$/;"	r
unvalid_cnt_n_2	addr_bit_plane\bit_plane_count.v	/^reg [1:0]unvalid_cnt_n_2;$/;"	r
unvalid_cnt_n_3	addr_bit_plane\bit_plane_count.v	/^reg [1:0]unvalid_cnt_n_3;$/;"	r
unvalid_cnt_over	addr_bit_plane\bit_plane_count.v	/^reg unvalid_cnt_over;$/;"	r
unvalid_cnt_over_before	addr_bit_plane\bit_plane_count.v	/^wire unvalid_cnt_over_before;$/;"	n
unvalid_cnt_over_before_1	addr_bit_plane\bit_plane_count.v	/^reg unvalid_cnt_over_before_1;$/;"	r
unvalid_cnt_over_before_2	addr_bit_plane\bit_plane_count.v	/^reg unvalid_cnt_over_before_2;$/;"	r
arrange_cell	bpc_mq\arrange_cell.v	/^module arrange_cell(\/\/output$/;"	m
arrange_out	bpc_mq\arrange_cell.v	/^	output [7:0] arrange_out;$/;"	p
arrange_out	bpc_mq\arrange_cell.v	/^	reg [7:0] arrange_out;$/;"	r
arrange_out_vld	bpc_mq\arrange_cell.v	/^	output  arrange_out_vld;$/;"	p
arrange_out_vld	bpc_mq\arrange_cell.v	/^	reg arrange_out_vld;$/;"	r
clk_dwt	bpc_mq\arrange_cell.v	/^	input  clk_dwt;$/;"	p
cxd_c	bpc_mq\arrange_cell.v	/^	input  [7:0] cxd_c;$/;"	p
cxd_r	bpc_mq\arrange_cell.v	/^	input  [7:0] cxd_r;$/;"	p
cxd_vld_c	bpc_mq\arrange_cell.v	/^	input  cxd_vld_c;$/;"	p
cxd_vld_l	bpc_mq\arrange_cell.v	/^	input  cxd_vld_l;$/;"	p
cxd_vld_r	bpc_mq\arrange_cell.v	/^	input  cxd_vld_r;$/;"	p
pos_clk_bpc	bpc_mq\arrange_cell.v	/^	input  pos_clk_bpc;$/;"	p
rst	bpc_mq\arrange_cell.v	/^	input  rst;$/;"	p
rst_syn	bpc_mq\arrange_cell.v	/^	input  rst_syn;$/;"	p
stall_vld	bpc_mq\arrange_cell.v	/^	input  stall_vld;$/;"	p
arrange_out0	bpc_mq\bpc.v	/^output [7:0] arrange_out0;$/;"	p
arrange_out0	bpc_mq\bpc.v	/^reg [7:0] arrange_out0;$/;"	r
arrange_out1	bpc_mq\bpc.v	/^output [7:0] arrange_out1;$/;"	p
arrange_out1	bpc_mq\bpc.v	/^reg [7:0] arrange_out1;$/;"	r
arrange_out2	bpc_mq\bpc.v	/^output [7:0] arrange_out2;$/;"	p
arrange_out2	bpc_mq\bpc.v	/^reg [7:0] arrange_out2;$/;"	r
arrange_out3	bpc_mq\bpc.v	/^output [7:0] arrange_out3;$/;"	p
arrange_out3	bpc_mq\bpc.v	/^reg [7:0] arrange_out3;$/;"	r
arrange_out4	bpc_mq\bpc.v	/^output [7:0] arrange_out4;$/;"	p
arrange_out4	bpc_mq\bpc.v	/^reg [7:0] arrange_out4;$/;"	r
arrange_out5	bpc_mq\bpc.v	/^output [7:0] arrange_out5;$/;"	p
arrange_out5	bpc_mq\bpc.v	/^reg [7:0] arrange_out5;$/;"	r
arrange_out6	bpc_mq\bpc.v	/^output [7:0] arrange_out6;$/;"	p
arrange_out6	bpc_mq\bpc.v	/^reg [7:0] arrange_out6;$/;"	r
arrange_out7	bpc_mq\bpc.v	/^output [7:0] arrange_out7;$/;"	p
arrange_out7	bpc_mq\bpc.v	/^reg [7:0] arrange_out7;$/;"	r
arrange_out8	bpc_mq\bpc.v	/^output [7:0] arrange_out8;$/;"	p
arrange_out8	bpc_mq\bpc.v	/^reg [7:0] arrange_out8;$/;"	r
arrange_out9	bpc_mq\bpc.v	/^output [7:0] arrange_out9;$/;"	p
arrange_out9	bpc_mq\bpc.v	/^reg [7:0] arrange_out9;$/;"	r
band	bpc_mq\bpc.v	/^input [1:0] band;$/;"	p
bit1_add_vld	bpc_mq\bpc.v	/^	wire bit1_add_vld;$/;"	n
bit1_add_vld	bpc_mq\bpc.v	/^output bit1_add_vld;$/;"	p
bit2_add_vld	bpc_mq\bpc.v	/^	wire bit2_add_vld;$/;"	n
bit2_add_vld	bpc_mq\bpc.v	/^output bit2_add_vld;$/;"	p
bit3_add_vld	bpc_mq\bpc.v	/^	wire bit3_add_vld;$/;"	n
bit3_add_vld	bpc_mq\bpc.v	/^output bit3_add_vld;$/;"	p
bit4_add_vld	bpc_mq\bpc.v	/^	wire bit4_add_vld;$/;"	n
bit4_add_vld	bpc_mq\bpc.v	/^output bit4_add_vld;$/;"	p
bpc_normal	bpc_mq\bpc.v	/^wire bpc_normal;$/;"	n
bpc_normal_reg	bpc_mq\bpc.v	/^reg bpc_normal_reg;$/;"	r
bpc_out0	bpc_mq\bpc.v	/^reg [7:0] bpc_out0;$/;"	r
bpc_out0_vld	bpc_mq\bpc.v	/^reg bpc_out0_vld;$/;"	r
bpc_out1	bpc_mq\bpc.v	/^reg [7:0] bpc_out1;$/;"	r
bpc_out10	bpc_mq\bpc.v	/^reg [7:0] bpc_out10;	$/;"	r
bpc_out10_vld	bpc_mq\bpc.v	/^reg bpc_out10_vld;$/;"	r
bpc_out1_vld	bpc_mq\bpc.v	/^reg bpc_out1_vld;$/;"	r
bpc_out2	bpc_mq\bpc.v	/^reg [7:0] bpc_out2;$/;"	r
bpc_out2_vld	bpc_mq\bpc.v	/^reg bpc_out2_vld;$/;"	r
bpc_out3	bpc_mq\bpc.v	/^reg [7:0] bpc_out3;$/;"	r
bpc_out3_vld	bpc_mq\bpc.v	/^reg bpc_out3_vld;$/;"	r
bpc_out4	bpc_mq\bpc.v	/^reg [7:0] bpc_out4;$/;"	r
bpc_out4_vld	bpc_mq\bpc.v	/^reg bpc_out4_vld;$/;"	r
bpc_out5	bpc_mq\bpc.v	/^reg [7:0] bpc_out5;$/;"	r
bpc_out5_vld	bpc_mq\bpc.v	/^reg bpc_out5_vld;$/;"	r
bpc_out6	bpc_mq\bpc.v	/^reg [7:0] bpc_out6;$/;"	r
bpc_out6_vld	bpc_mq\bpc.v	/^reg bpc_out6_vld;$/;"	r
bpc_out7	bpc_mq\bpc.v	/^reg [7:0] bpc_out7;$/;"	r
bpc_out7_vld	bpc_mq\bpc.v	/^reg bpc_out7_vld;$/;"	r
bpc_out8	bpc_mq\bpc.v	/^reg [7:0] bpc_out8;$/;"	r
bpc_out8_vld	bpc_mq\bpc.v	/^reg bpc_out8_vld;$/;"	r
bpc_out9	bpc_mq\bpc.v	/^reg [7:0] bpc_out9;$/;"	r
bpc_out9_vld	bpc_mq\bpc.v	/^reg bpc_out9_vld;$/;"	r
bpc_start_flag	bpc_mq\bpc.v	/^input bpc_start_flag;$/;"	p
bpc_start_flag_delay_1	bpc_mq\bpc.v	/^reg bpc_start_flag_delay_1;$/;"	r
bpc_start_flag_delay_2	bpc_mq\bpc.v	/^reg bpc_start_flag_delay_2;$/;"	r
bpc_start_flag_delay_3	bpc_mq\bpc.v	/^reg bpc_start_flag_delay_3;$/;"	r
bpc_start_fsm	bpc_mq\bpc.v	/^reg[1:0] bpc_start_fsm;$/;"	r
bpc_start_fsm_n	bpc_mq\bpc.v	/^reg[1:0] bpc_start_fsm_n;$/;"	r
bpc_unit	bpc_mq\bpc.v	/^module bpc_unit(\/\/output$/;"	m
c2_sp_vld_reg	bpc_mq\bpc.v	/^reg c2_sp_vld_reg;$/;"	r
c2_spvld	bpc_mq\bpc.v	/^	reg c2_spvld;$/;"	r
c3_sp_vld_reg	bpc_mq\bpc.v	/^reg c3_sp_vld_reg;$/;"	r
c3_spvld	bpc_mq\bpc.v	/^	reg c3_spvld;$/;"	r
c4_sp_vld_reg	bpc_mq\bpc.v	/^reg c4_sp_vld_reg;$/;"	r
c4_spvld	bpc_mq\bpc.v	/^	reg c4_spvld;$/;"	r
c5_sp_vld_reg	bpc_mq\bpc.v	/^reg c5_sp_vld_reg;$/;"	r
c5_spvld	bpc_mq\bpc.v	/^	reg c5_spvld;$/;"	r
cell00_out	bpc_mq\bpc.v	/^wire [7:0] cell00_out;$/;"	n
cell01_out	bpc_mq\bpc.v	/^wire [7:0] cell01_out;$/;"	n
cell02_out	bpc_mq\bpc.v	/^wire [7:0] cell02_out;$/;"	n
cell03_out	bpc_mq\bpc.v	/^wire [7:0] cell03_out;$/;"	n
cell04_out	bpc_mq\bpc.v	/^wire [7:0] cell04_out;$/;"	n
cell05_out	bpc_mq\bpc.v	/^wire [7:0] cell05_out;$/;"	n
cell06_out	bpc_mq\bpc.v	/^wire [7:0] cell06_out;$/;"	n
cell07_out	bpc_mq\bpc.v	/^wire [7:0] cell07_out;$/;"	n
cell08_out	bpc_mq\bpc.v	/^wire [7:0] cell08_out;$/;"	n
cell09_out	bpc_mq\bpc.v	/^wire [7:0] cell09_out;$/;"	n
cell0a_out	bpc_mq\bpc.v	/^wire [7:0] cell0a_out;$/;"	n
cell10_out	bpc_mq\bpc.v	/^wire [7:0] cell10_out;$/;"	n
cell11_out	bpc_mq\bpc.v	/^wire [7:0] cell11_out;$/;"	n
cell12_out	bpc_mq\bpc.v	/^wire [7:0] cell12_out;$/;"	n
cell13_out	bpc_mq\bpc.v	/^wire [7:0] cell13_out;$/;"	n
cell14_out	bpc_mq\bpc.v	/^wire [7:0] cell14_out;$/;"	n
cell15_out	bpc_mq\bpc.v	/^wire [7:0] cell15_out;$/;"	n
cell16_out	bpc_mq\bpc.v	/^wire [7:0] cell16_out;$/;"	n
cell17_out	bpc_mq\bpc.v	/^wire [7:0] cell17_out;$/;"	n
cell18_out	bpc_mq\bpc.v	/^wire [7:0] cell18_out;$/;"	n
cell19_out	bpc_mq\bpc.v	/^wire [7:0] cell19_out;$/;"	n
cell1a_out	bpc_mq\bpc.v	/^wire [7:0] cell1a_out;$/;"	n
cell20_out	bpc_mq\bpc.v	/^wire [7:0] cell20_out;$/;"	n
cell21_out	bpc_mq\bpc.v	/^wire [7:0] cell21_out;$/;"	n
cell22_out	bpc_mq\bpc.v	/^wire [7:0] cell22_out;$/;"	n
cell23_out	bpc_mq\bpc.v	/^wire [7:0] cell23_out;$/;"	n
cell24_out	bpc_mq\bpc.v	/^wire [7:0] cell24_out;$/;"	n
cell25_out	bpc_mq\bpc.v	/^wire [7:0] cell25_out;$/;"	n
cell26_out	bpc_mq\bpc.v	/^wire [7:0] cell26_out;$/;"	n
cell27_out	bpc_mq\bpc.v	/^wire [7:0] cell27_out;$/;"	n
cell28_out	bpc_mq\bpc.v	/^wire [7:0] cell28_out;$/;"	n
cell29_out	bpc_mq\bpc.v	/^wire [7:0] cell29_out;$/;"	n
cell2a_out	bpc_mq\bpc.v	/^wire [7:0] cell2a_out;$/;"	n
cell30_out	bpc_mq\bpc.v	/^wire [7:0] cell30_out;$/;"	n
cell31_out	bpc_mq\bpc.v	/^wire [7:0] cell31_out;$/;"	n
cell32_out	bpc_mq\bpc.v	/^wire [7:0] cell32_out;$/;"	n
cell33_out	bpc_mq\bpc.v	/^wire [7:0] cell33_out;$/;"	n
cell34_out	bpc_mq\bpc.v	/^wire [7:0] cell34_out;$/;"	n
cell35_out	bpc_mq\bpc.v	/^wire [7:0] cell35_out;$/;"	n
cell36_out	bpc_mq\bpc.v	/^wire [7:0] cell36_out;$/;"	n
cell37_out	bpc_mq\bpc.v	/^wire [7:0] cell37_out;$/;"	n
cell38_out	bpc_mq\bpc.v	/^wire [7:0] cell38_out;$/;"	n
cell39_out	bpc_mq\bpc.v	/^wire [7:0] cell39_out;$/;"	n
cell3a_out	bpc_mq\bpc.v	/^wire [7:0] cell3a_out;$/;"	n
cell40_out	bpc_mq\bpc.v	/^wire [7:0] cell40_out;$/;"	n
cell41_out	bpc_mq\bpc.v	/^wire [7:0] cell41_out;$/;"	n
cell42_out	bpc_mq\bpc.v	/^wire [7:0] cell42_out;$/;"	n
cell43_out	bpc_mq\bpc.v	/^wire [7:0] cell43_out;$/;"	n
cell44_out	bpc_mq\bpc.v	/^wire [7:0] cell44_out;$/;"	n
cell45_out	bpc_mq\bpc.v	/^wire [7:0] cell45_out;$/;"	n
cell46_out	bpc_mq\bpc.v	/^wire [7:0] cell46_out;$/;"	n
cell47_out	bpc_mq\bpc.v	/^wire [7:0] cell47_out;$/;"	n
cell48_out	bpc_mq\bpc.v	/^wire [7:0] cell48_out;$/;"	n
cell49_out	bpc_mq\bpc.v	/^wire [7:0] cell49_out;$/;"	n
cell4a_out	bpc_mq\bpc.v	/^wire [7:0] cell4a_out;$/;"	n
cell50_out	bpc_mq\bpc.v	/^wire [7:0] cell50_out;$/;"	n
cell51_out	bpc_mq\bpc.v	/^wire [7:0] cell51_out;$/;"	n
cell52_out	bpc_mq\bpc.v	/^wire [7:0] cell52_out;$/;"	n
cell53_out	bpc_mq\bpc.v	/^wire [7:0] cell53_out;$/;"	n
cell54_out	bpc_mq\bpc.v	/^wire [7:0] cell54_out;$/;"	n
cell55_out	bpc_mq\bpc.v	/^wire [7:0] cell55_out;$/;"	n
cell56_out	bpc_mq\bpc.v	/^wire [7:0] cell56_out;$/;"	n
cell57_out	bpc_mq\bpc.v	/^wire [7:0] cell57_out;$/;"	n
cell58_out	bpc_mq\bpc.v	/^wire [7:0] cell58_out;$/;"	n
cell59_out	bpc_mq\bpc.v	/^wire [7:0] cell59_out;$/;"	n
cell5a_out	bpc_mq\bpc.v	/^wire [7:0] cell5a_out;$/;"	n
cell60_out	bpc_mq\bpc.v	/^wire [7:0] cell60_out;$/;"	n
cell61_out	bpc_mq\bpc.v	/^wire [7:0] cell61_out;$/;"	n
cell62_out	bpc_mq\bpc.v	/^wire [7:0] cell62_out;$/;"	n
cell63_out	bpc_mq\bpc.v	/^wire [7:0] cell63_out;$/;"	n
cell64_out	bpc_mq\bpc.v	/^wire [7:0] cell64_out;$/;"	n
cell65_out	bpc_mq\bpc.v	/^wire [7:0] cell65_out;$/;"	n
cell66_out	bpc_mq\bpc.v	/^wire [7:0] cell66_out;$/;"	n
cell67_out	bpc_mq\bpc.v	/^wire [7:0] cell67_out;$/;"	n
cell68_out	bpc_mq\bpc.v	/^wire [7:0] cell68_out;$/;"	n
cell69_out	bpc_mq\bpc.v	/^wire [7:0] cell69_out;$/;"	n
cell6a_out	bpc_mq\bpc.v	/^wire [7:0] cell6a_out;$/;"	n
cell70_out	bpc_mq\bpc.v	/^wire [7:0] cell70_out;$/;"	n
cell71_out	bpc_mq\bpc.v	/^wire [7:0] cell71_out;$/;"	n
cell72_out	bpc_mq\bpc.v	/^wire [7:0] cell72_out;$/;"	n
cell73_out	bpc_mq\bpc.v	/^wire [7:0] cell73_out;$/;"	n
cell74_out	bpc_mq\bpc.v	/^wire [7:0] cell74_out;$/;"	n
cell75_out	bpc_mq\bpc.v	/^wire [7:0] cell75_out;$/;"	n
cell76_out	bpc_mq\bpc.v	/^wire [7:0] cell76_out;$/;"	n
cell77_out	bpc_mq\bpc.v	/^wire [7:0] cell77_out;$/;"	n
cell78_out	bpc_mq\bpc.v	/^wire [7:0] cell78_out;$/;"	n
cell79_out	bpc_mq\bpc.v	/^wire [7:0] cell79_out;$/;"	n
cell7a_out	bpc_mq\bpc.v	/^wire [7:0] cell7a_out;$/;"	n
cell80_out	bpc_mq\bpc.v	/^wire [7:0] cell80_out;$/;"	n
cell81_out	bpc_mq\bpc.v	/^wire [7:0] cell81_out;$/;"	n
cell82_out	bpc_mq\bpc.v	/^wire [7:0] cell82_out;$/;"	n
cell83_out	bpc_mq\bpc.v	/^wire [7:0] cell83_out;$/;"	n
cell84_out	bpc_mq\bpc.v	/^wire [7:0] cell84_out;$/;"	n
cell85_out	bpc_mq\bpc.v	/^wire [7:0] cell85_out;$/;"	n
cell86_out	bpc_mq\bpc.v	/^wire [7:0] cell86_out;$/;"	n
cell87_out	bpc_mq\bpc.v	/^wire [7:0] cell87_out;$/;"	n
cell88_out	bpc_mq\bpc.v	/^wire [7:0] cell88_out;$/;"	n
cell89_out	bpc_mq\bpc.v	/^wire [7:0] cell89_out;$/;"	n
cell8a_out	bpc_mq\bpc.v	/^wire [7:0] cell8a_out;$/;"	n
cell90_out	bpc_mq\bpc.v	/^wire [7:0] cell90_out;$/;"	n
cell91_out	bpc_mq\bpc.v	/^wire [7:0] cell91_out;$/;"	n
cell92_out	bpc_mq\bpc.v	/^wire [7:0] cell92_out;$/;"	n
cell93_out	bpc_mq\bpc.v	/^wire [7:0] cell93_out;$/;"	n
cell94_out	bpc_mq\bpc.v	/^wire [7:0] cell94_out;$/;"	n
cell95_out	bpc_mq\bpc.v	/^wire [7:0] cell95_out;$/;"	n
cell96_out	bpc_mq\bpc.v	/^wire [7:0] cell96_out;$/;"	n
cell97_out	bpc_mq\bpc.v	/^wire [7:0] cell97_out;$/;"	n
cell98_out	bpc_mq\bpc.v	/^wire [7:0] cell98_out;$/;"	n
cell99_out	bpc_mq\bpc.v	/^wire [7:0] cell99_out;$/;"	n
cell9a_out	bpc_mq\bpc.v	/^wire [7:0] cell9a_out;$/;"	n
cella0_out	bpc_mq\bpc.v	/^wire [7:0] cella0_out;$/;"	n
cella0_out_vld	bpc_mq\bpc.v	/^wire cella0_out_vld;$/;"	n
cella1_out	bpc_mq\bpc.v	/^wire [7:0] cella1_out;$/;"	n
cella1_out_vld	bpc_mq\bpc.v	/^wire cella1_out_vld;$/;"	n
cella2_out	bpc_mq\bpc.v	/^wire [7:0] cella2_out;$/;"	n
cella2_out_vld	bpc_mq\bpc.v	/^wire cella2_out_vld;$/;"	n
cella3_out	bpc_mq\bpc.v	/^wire [7:0] cella3_out;$/;"	n
cella3_out_vld	bpc_mq\bpc.v	/^wire cella3_out_vld;$/;"	n
cella4_out	bpc_mq\bpc.v	/^wire [7:0] cella4_out;$/;"	n
cella4_out_vld	bpc_mq\bpc.v	/^wire cella4_out_vld;$/;"	n
cella5_out	bpc_mq\bpc.v	/^wire [7:0] cella5_out;$/;"	n
cella5_out_vld	bpc_mq\bpc.v	/^wire cella5_out_vld;$/;"	n
cella6_out	bpc_mq\bpc.v	/^wire [7:0] cella6_out;$/;"	n
cella6_out_vld	bpc_mq\bpc.v	/^wire cella6_out_vld;$/;"	n
cella7_out	bpc_mq\bpc.v	/^wire [7:0] cella7_out;$/;"	n
cella7_out_vld	bpc_mq\bpc.v	/^wire cella7_out_vld;$/;"	n
cella8_out	bpc_mq\bpc.v	/^wire [7:0] cella8_out;$/;"	n
cella8_out_vld	bpc_mq\bpc.v	/^wire cella8_out_vld;$/;"	n
cella9_out	bpc_mq\bpc.v	/^wire [7:0] cella9_out;$/;"	n
cella9_out_vld	bpc_mq\bpc.v	/^wire cella9_out_vld;$/;"	n
clear0	bpc_mq\bpc.v	/^output clear0;$/;"	p
clear0	bpc_mq\bpc.v	/^reg clear0;$/;"	r
clk_bpc	bpc_mq\bpc.v	/^input clk_bpc;$/;"	p
clk_bpc_reg	bpc_mq\bpc.v	/^reg clk_bpc_reg;$/;"	r
clk_dwt	bpc_mq\bpc.v	/^input clk_dwt;$/;"	p
code_over_flag	bpc_mq\bpc.v	/^input code_over_flag;$/;"	p
count_bpc_start	bpc_mq\bpc.v	/^reg [3:0] count_bpc_start;$/;"	r
count_halt	bpc_mq\bpc.v	/^reg [3:0]count_halt;$/;"	r
cp0_vld	bpc_mq\bpc.v	/^reg cp0_vld;$/;"	r
cp1_vld	bpc_mq\bpc.v	/^reg cp1_vld;$/;"	r
cp2_vld	bpc_mq\bpc.v	/^reg cp2_vld;$/;"	r
cp3_vld	bpc_mq\bpc.v	/^reg cp3_vld;$/;"	r
data1_state	bpc_mq\bpc.v	/^input [3:0] data1_state;$/;"	p
data2_state	bpc_mq\bpc.v	/^input [3:0] data2_state;$/;"	p
data3_state	bpc_mq\bpc.v	/^input [3:0] data3_state;$/;"	p
data4_state	bpc_mq\bpc.v	/^input [3:0] data4_state;$/;"	p
flush	bpc_mq\bpc.v	/^output flush;$/;"	p
flush	bpc_mq\bpc.v	/^wire flush=((stop10==1'b1)&&(stop11==1'b0));$/;"	n
flush_mq0	bpc_mq\bpc.v	/^reg flush_mq0;$/;"	r
flush_mq1	bpc_mq\bpc.v	/^reg flush_mq1;$/;"	r
flush_mq11	bpc_mq\bpc.v	/^reg flush_mq11;$/;"	r
flush_mq12	bpc_mq\bpc.v	/^reg flush_mq12;$/;"	r
flush_mq13	bpc_mq\bpc.v	/^reg flush_mq13;$/;"	r
flush_mq2	bpc_mq\bpc.v	/^output flush_mq2;$/;"	p
flush_mq2	bpc_mq\bpc.v	/^reg flush_mq2;$/;"	r
halt	bpc_mq\bpc.v	/^input halt;$/;"	p
halt_bpc	bpc_mq\bpc.v	/^reg halt_bpc;$/;"	r
halt_reg1	bpc_mq\bpc.v	/^reg halt_reg1;$/;"	r
halt_reg2	bpc_mq\bpc.v	/^reg halt_reg2;$/;"	r
halt_reg3	bpc_mq\bpc.v	/^reg halt_reg3;$/;"	r
halt_reg4	bpc_mq\bpc.v	/^reg halt_reg4;$/;"	r
halt_reg5	bpc_mq\bpc.v	/^reg halt_reg5;		  $/;"	r
halt_reg6	bpc_mq\bpc.v	/^reg halt_reg6;$/;"	r
halt_reg7	bpc_mq\bpc.v	/^reg halt_reg7;$/;"	r
incnt	bpc_mq\bpc.v	/^reg [5:0] incnt;$/;"	r
last_cp	bpc_mq\bpc.v	/^	reg [64:0] last_cp;$/;"	r
last_sign	bpc_mq\bpc.v	/^reg [63:0] last_sign;$/;"	r
last_sp	bpc_mq\bpc.v	/^	reg [64:0] last_sp;$/;"	r
last_stripe_vld	bpc_mq\bpc.v	/^input last_stripe_vld;$/;"	p
last_stripe_vld_reg	bpc_mq\bpc.v	/^reg last_stripe_vld_reg;$/;"	r
last_stripe_vld_reg1	bpc_mq\bpc.v	/^reg last_stripe_vld_reg1;$/;"	r
last_stripe_vld_reg2	bpc_mq\bpc.v	/^	reg last_stripe_vld_reg2;$/;"	r
last_stripe_vld_reg3	bpc_mq\bpc.v	/^	reg last_stripe_vld_reg3;$/;"	r
last_stripe_vld_reg_reg	bpc_mq\bpc.v	/^reg last_stripe_vld_reg_reg;$/;"	r
level_flag	bpc_mq\bpc.v	/^input [2:0]level_flag;$/;"	p
level_flag_reg	bpc_mq\bpc.v	/^reg [2:0] level_flag_reg;$/;"	r
level_flag_reg1	bpc_mq\bpc.v	/^reg [2:0] level_flag_reg1;$/;"	r
level_flag_reg2	bpc_mq\bpc.v	/^	reg [2:0] level_flag_reg2;$/;"	r
level_flag_reg3	bpc_mq\bpc.v	/^	reg [2:0] level_flag_reg3;$/;"	r
mrc0_cxd	bpc_mq\bpc.v	/^wire [5:0] mrc0_cxd;$/;"	n
mrc0_d0	bpc_mq\bpc.v	/^reg mrc0_d0;$/;"	r
mrc0_d1	bpc_mq\bpc.v	/^reg mrc0_d1;$/;"	r
mrc0_d2	bpc_mq\bpc.v	/^reg mrc0_d2;$/;"	r
mrc0_d3	bpc_mq\bpc.v	/^reg mrc0_d3;$/;"	r
mrc0_h0	bpc_mq\bpc.v	/^reg mrc0_h0;$/;"	r
mrc0_h1	bpc_mq\bpc.v	/^reg mrc0_h1;$/;"	r
mrc0_v0	bpc_mq\bpc.v	/^reg mrc0_v0;$/;"	r
mrc0_v1	bpc_mq\bpc.v	/^reg mrc0_v1;$/;"	r
mrc0_vld	bpc_mq\bpc.v	/^reg mrc0_vld;$/;"	r
mrc1_cxd	bpc_mq\bpc.v	/^wire [5:0] mrc1_cxd;$/;"	n
mrc1_d0	bpc_mq\bpc.v	/^reg mrc1_d0;$/;"	r
mrc1_d1	bpc_mq\bpc.v	/^reg mrc1_d1;$/;"	r
mrc1_d2	bpc_mq\bpc.v	/^reg mrc1_d2;$/;"	r
mrc1_d3	bpc_mq\bpc.v	/^reg mrc1_d3;$/;"	r
mrc1_h0	bpc_mq\bpc.v	/^reg mrc1_h0;$/;"	r
mrc1_h1	bpc_mq\bpc.v	/^reg mrc1_h1;$/;"	r
mrc1_v0	bpc_mq\bpc.v	/^reg mrc1_v0;$/;"	r
mrc1_v1	bpc_mq\bpc.v	/^reg mrc1_v1;$/;"	r
mrc1_vld	bpc_mq\bpc.v	/^reg mrc1_vld;$/;"	r
mrc2_cxd	bpc_mq\bpc.v	/^wire [5:0] mrc2_cxd;$/;"	n
mrc2_d0	bpc_mq\bpc.v	/^reg mrc2_d0;$/;"	r
mrc2_d1	bpc_mq\bpc.v	/^reg mrc2_d1;$/;"	r
mrc2_d2	bpc_mq\bpc.v	/^reg mrc2_d2;$/;"	r
mrc2_d3	bpc_mq\bpc.v	/^reg mrc2_d3;$/;"	r
mrc2_h0	bpc_mq\bpc.v	/^reg mrc2_h0;$/;"	r
mrc2_h1	bpc_mq\bpc.v	/^reg mrc2_h1;$/;"	r
mrc2_v0	bpc_mq\bpc.v	/^reg mrc2_v0;$/;"	r
mrc2_v1	bpc_mq\bpc.v	/^reg mrc2_v1;$/;"	r
mrc2_vld	bpc_mq\bpc.v	/^reg mrc2_vld;$/;"	r
mrc3_cxd	bpc_mq\bpc.v	/^wire [5:0] mrc3_cxd;$/;"	n
mrc3_d0	bpc_mq\bpc.v	/^reg mrc3_d0;$/;"	r
mrc3_d1	bpc_mq\bpc.v	/^reg mrc3_d1;$/;"	r
mrc3_d2	bpc_mq\bpc.v	/^reg mrc3_d2;$/;"	r
mrc3_d3	bpc_mq\bpc.v	/^reg mrc3_d3;$/;"	r
mrc3_h0	bpc_mq\bpc.v	/^reg mrc3_h0;$/;"	r
mrc3_h1	bpc_mq\bpc.v	/^reg mrc3_h1;$/;"	r
mrc3_v0	bpc_mq\bpc.v	/^reg mrc3_v0;$/;"	r
mrc3_v1	bpc_mq\bpc.v	/^reg mrc3_v1;$/;"	r
mrc3_vld	bpc_mq\bpc.v	/^reg mrc3_vld;$/;"	r
pass_error_start	bpc_mq\bpc.v	/^output pass_error_start;					$/;"	p
pass_error_start	bpc_mq\bpc.v	/^reg pass_error_start;$/;"	r
pass_judge_1	bpc_mq\bpc.v	/^output[2:0] pass_judge_1;$/;"	p
pass_judge_1	bpc_mq\bpc.v	/^reg[2:0] pass_judge_1;$/;"	r
pass_judge_1_d	bpc_mq\bpc.v	/^output[2:0] pass_judge_1_d;$/;"	p
pass_judge_1_d	bpc_mq\bpc.v	/^wire[2:0] pass_judge_1_d;$/;"	n
pass_judge_2	bpc_mq\bpc.v	/^output[2:0] pass_judge_2;$/;"	p
pass_judge_2	bpc_mq\bpc.v	/^reg[2:0] pass_judge_2;$/;"	r
pass_judge_2_d	bpc_mq\bpc.v	/^output[2:0] pass_judge_2_d;$/;"	p
pass_judge_2_d	bpc_mq\bpc.v	/^wire[2:0] pass_judge_2_d;$/;"	n
pass_judge_3	bpc_mq\bpc.v	/^output[2:0] pass_judge_3;$/;"	p
pass_judge_3	bpc_mq\bpc.v	/^reg[2:0] pass_judge_3;$/;"	r
pass_judge_3_d	bpc_mq\bpc.v	/^output[2:0] pass_judge_3_d;$/;"	p
pass_judge_3_d	bpc_mq\bpc.v	/^wire[2:0] pass_judge_3_d;$/;"	n
pass_judge_4	bpc_mq\bpc.v	/^output[2:0] pass_judge_4;$/;"	p
pass_judge_4	bpc_mq\bpc.v	/^reg[2:0] pass_judge_4;$/;"	r
pass_judge_4_d	bpc_mq\bpc.v	/^output[2:0] pass_judge_4_d;$/;"	p
pass_judge_4_d	bpc_mq\bpc.v	/^wire[2:0] pass_judge_4_d;$/;"	n
pos_clk_bpc	bpc_mq\bpc.v	/^wire pos_clk_bpc=((clk_bpc_reg==1'b0)&&(clk_bpc==1'b1))?1'b1:1'b0;$/;"	n
rlc_cxd	bpc_mq\bpc.v	/^wire [5:0] rlc_cxd;$/;"	n
rlc_d0	bpc_mq\bpc.v	/^reg rlc_d0;$/;"	r
rlc_d1	bpc_mq\bpc.v	/^reg rlc_d1;$/;"	r
rlc_d2	bpc_mq\bpc.v	/^reg rlc_d2;$/;"	r
rlc_d3	bpc_mq\bpc.v	/^reg rlc_d3;$/;"	r
rlc_h0	bpc_mq\bpc.v	/^reg rlc_h0;$/;"	r
rlc_h1	bpc_mq\bpc.v	/^reg rlc_h1;$/;"	r
rlc_h2	bpc_mq\bpc.v	/^reg rlc_h2;$/;"	r
rlc_h3	bpc_mq\bpc.v	/^reg rlc_h3;$/;"	r
rlc_h4	bpc_mq\bpc.v	/^reg rlc_h4;$/;"	r
rlc_h5	bpc_mq\bpc.v	/^reg rlc_h5;$/;"	r
rlc_h6	bpc_mq\bpc.v	/^reg rlc_h6;$/;"	r
rlc_h7	bpc_mq\bpc.v	/^reg rlc_h7;$/;"	r
rlc_v0	bpc_mq\bpc.v	/^reg rlc_v0;$/;"	r
rlc_v1	bpc_mq\bpc.v	/^reg rlc_v1;$/;"	r
rlc_vld	bpc_mq\bpc.v	/^wire rlc_vld;$/;"	n
rst	bpc_mq\bpc.v	/^input rst;$/;"	p
rst_syn	bpc_mq\bpc.v	/^input rst_syn;$/;"	p
sc0_cxd	bpc_mq\bpc.v	/^wire [5:0] sc0_cxd;$/;"	n
sc0_sign_h0	bpc_mq\bpc.v	/^reg sc0_sign_h0;$/;"	r
sc0_sign_h1	bpc_mq\bpc.v	/^reg sc0_sign_h1;$/;"	r
sc0_sign_v0	bpc_mq\bpc.v	/^reg sc0_sign_v0;$/;"	r
sc0_sign_v1	bpc_mq\bpc.v	/^reg sc0_sign_v1;$/;"	r
sc0_vld	bpc_mq\bpc.v	/^wire sc0_vld;$/;"	n
sc1_cxd	bpc_mq\bpc.v	/^wire [5:0] sc1_cxd;$/;"	n
sc1_sign_h0	bpc_mq\bpc.v	/^reg sc1_sign_h0;$/;"	r
sc1_sign_h1	bpc_mq\bpc.v	/^reg sc1_sign_h1;$/;"	r
sc1_sign_v0	bpc_mq\bpc.v	/^reg sc1_sign_v0;$/;"	r
sc1_sign_v1	bpc_mq\bpc.v	/^reg sc1_sign_v1;$/;"	r
sc1_vld	bpc_mq\bpc.v	/^wire sc1_vld;$/;"	n
sc2_cxd	bpc_mq\bpc.v	/^wire [5:0] sc2_cxd;$/;"	n
sc2_sign_h0	bpc_mq\bpc.v	/^reg sc2_sign_h0;$/;"	r
sc2_sign_h1	bpc_mq\bpc.v	/^reg sc2_sign_h1;$/;"	r
sc2_sign_v0	bpc_mq\bpc.v	/^reg sc2_sign_v0;$/;"	r
sc2_sign_v1	bpc_mq\bpc.v	/^reg sc2_sign_v1;$/;"	r
sc2_vld	bpc_mq\bpc.v	/^wire sc2_vld;$/;"	n
sc3_cxd	bpc_mq\bpc.v	/^wire [5:0] sc3_cxd;$/;"	n
sc3_sign_h0	bpc_mq\bpc.v	/^reg sc3_sign_h0;$/;"	r
sc3_sign_h1	bpc_mq\bpc.v	/^reg sc3_sign_h1;$/;"	r
sc3_sign_v0	bpc_mq\bpc.v	/^reg sc3_sign_v0;$/;"	r
sc3_sign_v1	bpc_mq\bpc.v	/^reg sc3_sign_v1;$/;"	r
sc3_vld	bpc_mq\bpc.v	/^wire sc3_vld;$/;"	n
sign_d1	bpc_mq\bpc.v	/^reg sign_d1;$/;"	r
sp0_vld	bpc_mq\bpc.v	/^reg sp0_vld;$/;"	r
sp1_vld	bpc_mq\bpc.v	/^reg sp1_vld;$/;"	r
sp2_vld	bpc_mq\bpc.v	/^reg sp2_vld;$/;"	r
sp3_vld	bpc_mq\bpc.v	/^reg sp3_vld;$/;"	r
stall_vld	bpc_mq\bpc.v	/^input stall_vld;$/;"	p
stop0	bpc_mq\bpc.v	/^reg stop0;$/;"	r
stop1	bpc_mq\bpc.v	/^reg stop1;$/;"	r
stop10	bpc_mq\bpc.v	/^reg stop10;$/;"	r
stop11	bpc_mq\bpc.v	/^reg stop11;$/;"	r
stop2	bpc_mq\bpc.v	/^reg stop2;$/;"	r
stop3	bpc_mq\bpc.v	/^reg stop3;$/;"	r
stop4	bpc_mq\bpc.v	/^reg stop4;$/;"	r
stop5	bpc_mq\bpc.v	/^reg stop5;$/;"	r
stop6	bpc_mq\bpc.v	/^reg stop6;$/;"	r
stop7	bpc_mq\bpc.v	/^reg stop7;$/;"	r
stop8	bpc_mq\bpc.v	/^reg stop8;$/;"	r
stop9	bpc_mq\bpc.v	/^reg stop9;$/;"	r
stop_a	bpc_mq\bpc.v	/^	reg stop_a;$/;"	r
stop_b	bpc_mq\bpc.v	/^    reg stop_b;$/;"	r
stop_c	bpc_mq\bpc.v	/^reg stop_c;$/;"	r
stop_d	bpc_mq\bpc.v	/^output stop_d;$/;"	p
stop_d	bpc_mq\bpc.v	/^reg stop_d;$/;"	r
stop_e	bpc_mq\bpc.v	/^reg stop_e;$/;"	r
stop_flag	bpc_mq\bpc.v	/^input stop_flag;$/;"	p
stripe_over_flag	bpc_mq\bpc.v	/^input stripe_over_flag;$/;"	p
stripe_over_flag_1	bpc_mq\bpc.v	/^reg stripe_over_flag_1;$/;"	r
stripe_over_flag_line	bpc_mq\bpc.v	/^wire stripe_over_flag_line;$/;"	n
stripe_over_flag_line1	bpc_mq\bpc.v	/^	wire stripe_over_flag_line1;$/;"	n
stripe_over_flag_reg	bpc_mq\bpc.v	/^reg stripe_over_flag_reg;$/;"	r
stripe_over_flag_reg1	bpc_mq\bpc.v	/^reg stripe_over_flag_reg1;$/;"	r
stripe_over_flag_reg2	bpc_mq\bpc.v	/^	reg stripe_over_flag_reg2;$/;"	r
stripe_start_flag	bpc_mq\bpc.v	/^reg stripe_start_flag;$/;"	r
stripe_start_flag_reg	bpc_mq\bpc.v	/^	reg stripe_start_flag_reg;$/;"	r
stripe_start_line	bpc_mq\bpc.v	/^wire stripe_start_line;$/;"	n
stripe_start_line1	bpc_mq\bpc.v	/^	wire stripe_start_line1;$/;"	n
u01_vld	bpc_mq\bpc.v	/^wire u01_vld;$/;"	n
u0_cxd	bpc_mq\bpc.v	/^wire [5:0] u0_cxd;$/;"	n
u1_cxd	bpc_mq\bpc.v	/^wire [5:0] u1_cxd;$/;"	n
vld_num	bpc_mq\bpc.v	/^output [3:0] vld_num;$/;"	p
vld_num	bpc_mq\bpc.v	/^wire [3:0]vld_num;$/;"	n
vld_num_temp	bpc_mq\bpc.v	/^reg [3:0] vld_num_temp;$/;"	r
win_a1	bpc_mq\bpc.v	/^	reg win_a1;$/;"	r
win_a1_reg1	bpc_mq\bpc.v	/^	reg win_a1_reg1;$/;"	r
win_a1_reg2	bpc_mq\bpc.v	/^	reg win_a1_reg2;$/;"	r
win_a2	bpc_mq\bpc.v	/^	reg [5:0] win_a2;$/;"	r
win_a3	bpc_mq\bpc.v	/^	reg [5:0] win_a3;$/;"	r
win_a4	bpc_mq\bpc.v	/^	reg [5:0] win_a4;$/;"	r
win_a5	bpc_mq\bpc.v	/^	reg [5:0] win_a5;$/;"	r
win_b1	bpc_mq\bpc.v	/^	reg win_b1;$/;"	r
win_b1_reg1	bpc_mq\bpc.v	/^	reg win_b1_reg1;$/;"	r
win_b1_reg2	bpc_mq\bpc.v	/^	reg win_b1_reg2;$/;"	r
win_b2	bpc_mq\bpc.v	/^	reg [5:0] win_b2;$/;"	r
win_b3	bpc_mq\bpc.v	/^	reg [5:0] win_b3;$/;"	r
win_b4	bpc_mq\bpc.v	/^	reg [5:0] win_b4;$/;"	r
win_b5	bpc_mq\bpc.v	/^	reg [5:0] win_b5;$/;"	r
win_c1	bpc_mq\bpc.v	/^	reg win_c1;$/;"	r
win_c1_reg1	bpc_mq\bpc.v	/^	reg win_c1_reg1;$/;"	r
win_c1_reg2	bpc_mq\bpc.v	/^	reg win_c1_reg2;$/;"	r
win_c1_sp	bpc_mq\bpc.v	/^	reg win_c1_sp;$/;"	r
win_c2	bpc_mq\bpc.v	/^	reg [5:0] win_c2;$/;"	r
win_c2_n	bpc_mq\bpc.v	/^	reg [5:0] win_c2_n;$/;"	r
win_c3	bpc_mq\bpc.v	/^	reg [5:0] win_c3;$/;"	r
win_c3_n	bpc_mq\bpc.v	/^	reg [5:0] win_c3_n;$/;"	r
win_c4	bpc_mq\bpc.v	/^	reg [5:0] win_c4;$/;"	r
win_c4_n	bpc_mq\bpc.v	/^	reg [5:0] win_c4_n;$/;"	r
win_c5	bpc_mq\bpc.v	/^	reg [5:0] win_c5;$/;"	r
win_c5_n	bpc_mq\bpc.v	/^	reg [5:0] win_c5_n;$/;"	r
win_d1	bpc_mq\bpc.v	/^	reg win_d1;$/;"	r
win_d2	bpc_mq\bpc.v	/^	reg [5:0] win_d2;$/;"	r
win_d3	bpc_mq\bpc.v	/^	reg [5:0] win_d3;$/;"	r
win_d4	bpc_mq\bpc.v	/^	reg [5:0] win_d4;$/;"	r
win_d5	bpc_mq\bpc.v	/^	reg [5:0] win_d5;$/;"	r
win_e1	bpc_mq\bpc.v	/^	reg win_e1;$/;"	r
win_e2	bpc_mq\bpc.v	/^	reg [5:0] win_e2;$/;"	r
win_e2_n	bpc_mq\bpc.v	/^	reg [5:0] win_e2_n;$/;"	r
win_e3	bpc_mq\bpc.v	/^	reg [5:0] win_e3;$/;"	r
win_e3_n	bpc_mq\bpc.v	/^	reg [5:0] win_e3_n;$/;"	r
win_e4	bpc_mq\bpc.v	/^	reg [5:0] win_e4;$/;"	r
win_e4_n	bpc_mq\bpc.v	/^	reg [5:0] win_e4_n;$/;"	r
win_e5	bpc_mq\bpc.v	/^	reg [5:0] win_e5;$/;"	r
win_e5_n	bpc_mq\bpc.v	/^	reg [5:0] win_e5_n;$/;"	r
zc0_cxd	bpc_mq\bpc.v	/^wire [5:0] zc0_cxd;$/;"	n
zc0_d0	bpc_mq\bpc.v	/^reg zc0_d0;$/;"	r
zc0_d1	bpc_mq\bpc.v	/^reg zc0_d1;$/;"	r
zc0_d2	bpc_mq\bpc.v	/^reg zc0_d2;$/;"	r
zc0_d3	bpc_mq\bpc.v	/^reg zc0_d3;$/;"	r
zc0_h0	bpc_mq\bpc.v	/^reg zc0_h0;$/;"	r
zc0_h1	bpc_mq\bpc.v	/^reg zc0_h1;$/;"	r
zc0_v0	bpc_mq\bpc.v	/^reg zc0_v0;$/;"	r
zc0_v1	bpc_mq\bpc.v	/^reg zc0_v1;$/;"	r
zc0_vld	bpc_mq\bpc.v	/^reg zc0_vld;$/;"	r
zc1_cxd	bpc_mq\bpc.v	/^wire [5:0] zc1_cxd;$/;"	n
zc1_d0	bpc_mq\bpc.v	/^reg zc1_d0;$/;"	r
zc1_d1	bpc_mq\bpc.v	/^reg zc1_d1;$/;"	r
zc1_d2	bpc_mq\bpc.v	/^reg zc1_d2;$/;"	r
zc1_d3	bpc_mq\bpc.v	/^reg zc1_d3;$/;"	r
zc1_h0	bpc_mq\bpc.v	/^reg zc1_h0;$/;"	r
zc1_h1	bpc_mq\bpc.v	/^reg zc1_h1;$/;"	r
zc1_v0	bpc_mq\bpc.v	/^reg zc1_v0;$/;"	r
zc1_v1	bpc_mq\bpc.v	/^reg zc1_v1;$/;"	r
zc1_vld	bpc_mq\bpc.v	/^reg zc1_vld;$/;"	r
zc2_cxd	bpc_mq\bpc.v	/^wire [5:0] zc2_cxd;$/;"	n
zc2_d0	bpc_mq\bpc.v	/^reg zc2_d0;$/;"	r
zc2_d1	bpc_mq\bpc.v	/^reg zc2_d1;$/;"	r
zc2_d2	bpc_mq\bpc.v	/^reg zc2_d2;$/;"	r
zc2_d3	bpc_mq\bpc.v	/^reg zc2_d3;$/;"	r
zc2_h0	bpc_mq\bpc.v	/^reg zc2_h0;$/;"	r
zc2_h1	bpc_mq\bpc.v	/^reg zc2_h1;$/;"	r
zc2_v0	bpc_mq\bpc.v	/^reg zc2_v0;$/;"	r
zc2_v1	bpc_mq\bpc.v	/^reg zc2_v1;$/;"	r
zc2_vld	bpc_mq\bpc.v	/^reg zc2_vld;$/;"	r
zc3_cxd	bpc_mq\bpc.v	/^wire [5:0] zc3_cxd;$/;"	n
zc3_d0	bpc_mq\bpc.v	/^reg zc3_d0;$/;"	r
zc3_d1	bpc_mq\bpc.v	/^reg zc3_d1;$/;"	r
zc3_d2	bpc_mq\bpc.v	/^reg zc3_d2;$/;"	r
zc3_d3	bpc_mq\bpc.v	/^reg zc3_d3;$/;"	r
zc3_h0	bpc_mq\bpc.v	/^reg zc3_h0;$/;"	r
zc3_h1	bpc_mq\bpc.v	/^reg zc3_h1;$/;"	r
zc3_v0	bpc_mq\bpc.v	/^reg zc3_v0;$/;"	r
zc3_v1	bpc_mq\bpc.v	/^reg zc3_v1;$/;"	r
zc3_vld	bpc_mq\bpc.v	/^reg zc3_vld;$/;"	r
MSB_1	bpc_mq\bpc_generate.v	/^reg [3:0]MSB_1;$/;"	r
MSB_2	bpc_mq\bpc_generate.v	/^reg [3:0]MSB_2;$/;"	r
MSB_3	bpc_mq\bpc_generate.v	/^reg [3:0]MSB_3;$/;"	r
MSB_4	bpc_mq\bpc_generate.v	/^reg [3:0]MSB_4;$/;"	r
band	bpc_mq\bpc_generate.v	/^input [1:0] band;$/;"	p
bit1_nmsedec	bpc_mq\bpc_generate.v	/^output[16:0] bit1_nmsedec;	$/;"	p
bit1_nmsedec	bpc_mq\bpc_generate.v	/^reg[16:0]bit1_nmsedec;$/;"	r
bit1_nmsedec_n	bpc_mq\bpc_generate.v	/^reg[16:0]bit1_nmsedec_n;$/;"	r
bit2_nmsedec	bpc_mq\bpc_generate.v	/^output[16:0] bit2_nmsedec;$/;"	p
bit2_nmsedec	bpc_mq\bpc_generate.v	/^reg[16:0]bit2_nmsedec;$/;"	r
bit2_nmsedec_n	bpc_mq\bpc_generate.v	/^reg[16:0]bit2_nmsedec_n;$/;"	r
bit3_nmsedec	bpc_mq\bpc_generate.v	/^output[16:0] bit3_nmsedec;$/;"	p
bit3_nmsedec	bpc_mq\bpc_generate.v	/^reg[16:0]bit3_nmsedec;$/;"	r
bit3_nmsedec_n	bpc_mq\bpc_generate.v	/^reg[16:0]bit3_nmsedec_n;$/;"	r
bit4_nmsedec	bpc_mq\bpc_generate.v	/^output[16:0] bit4_nmsedec;$/;"	p
bit4_nmsedec	bpc_mq\bpc_generate.v	/^reg[16:0]bit4_nmsedec;   $/;"	r
bit4_nmsedec_n	bpc_mq\bpc_generate.v	/^reg[16:0]bit4_nmsedec_n;$/;"	r
block_count_0_hh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_0_hh_u;$/;"	p
block_count_0_hh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_0_hh_v;  $/;"	p
block_count_0_hh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_0_hh_y;$/;"	p
block_count_0_hl_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_0_hl_u;$/;"	p
block_count_0_hl_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_0_hl_v;$/;"	p
block_count_0_hl_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_0_hl_y;$/;"	p
block_count_0_lh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_0_lh_u;$/;"	p
block_count_0_lh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_0_lh_v;$/;"	p
block_count_0_lh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_0_lh_y;$/;"	p
block_count_1_hh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_1_hh_u;$/;"	p
block_count_1_hh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_1_hh_v;  $/;"	p
block_count_1_hh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_1_hh_y;$/;"	p
block_count_1_hl_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_1_hl_u;$/;"	p
block_count_1_hl_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_1_hl_v;$/;"	p
block_count_1_hl_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_1_hl_y;$/;"	p
block_count_1_lh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_1_lh_u;$/;"	p
block_count_1_lh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_1_lh_v;$/;"	p
block_count_1_lh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_1_lh_y;$/;"	p
block_count_2_hh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_2_hh_u;$/;"	p
block_count_2_hh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_2_hh_v; $/;"	p
block_count_2_hh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_2_hh_y;$/;"	p
block_count_2_hl_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_2_hl_u;$/;"	p
block_count_2_hl_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_2_hl_v;$/;"	p
block_count_2_hl_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_2_hl_y;$/;"	p
block_count_2_lh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_2_lh_u;$/;"	p
block_count_2_lh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_2_lh_v;$/;"	p
block_count_2_lh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_2_lh_y;$/;"	p
block_count_3_hh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_3_hh_u;$/;"	p
block_count_3_hh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_3_hh_v;$/;"	p
block_count_3_hh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_3_hh_y;$/;"	p
block_count_3_hl_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_3_hl_u;$/;"	p
block_count_3_hl_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_3_hl_v;$/;"	p
block_count_3_hl_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_3_hl_y;$/;"	p
block_count_3_lh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_3_lh_u;$/;"	p
block_count_3_lh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_3_lh_v;$/;"	p
block_count_3_lh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_3_lh_y;$/;"	p
block_count_4_hh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_hh_u;$/;"	p
block_count_4_hh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_hh_v;$/;"	p
block_count_4_hh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_hh_y;$/;"	p
block_count_4_hl_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_hl_u;$/;"	p
block_count_4_hl_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_hl_v;$/;"	p
block_count_4_hl_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_hl_y;$/;"	p
block_count_4_lh_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_lh_u;$/;"	p
block_count_4_lh_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_lh_v;$/;"	p
block_count_4_lh_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_lh_y;$/;"	p
block_count_4_ll_u	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_ll_u;$/;"	p
block_count_4_ll_v	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_ll_v;$/;"	p
block_count_4_ll_y	bpc_mq\bpc_generate.v	/^input [3:0]block_count_4_ll_y;$/;"	p
bp_data1_state	bpc_mq\bpc_generate.v	/^output [3:0]bp_data1_state;$/;"	p
bp_data1_state	bpc_mq\bpc_generate.v	/^wire [3:0] bp_data1_state;$/;"	n
bp_data2_state	bpc_mq\bpc_generate.v	/^output [3:0]bp_data2_state;$/;"	p
bp_data2_state	bpc_mq\bpc_generate.v	/^wire [3:0] bp_data2_state;$/;"	n
bp_data3_state	bpc_mq\bpc_generate.v	/^output [3:0]bp_data3_state;$/;"	p
bp_data3_state	bpc_mq\bpc_generate.v	/^wire [3:0] bp_data3_state;$/;"	n
bp_data4_state	bpc_mq\bpc_generate.v	/^output [3:0]bp_data4_state;$/;"	p
bp_data4_state	bpc_mq\bpc_generate.v	/^wire [3:0] bp_data4_state;$/;"	n
bpc_start_delay	bpc_mq\bpc_generate.v	/^input bpc_start_delay;$/;"	p
bpc_start_flag	bpc_mq\bpc_generate.v	/^output bpc_start_flag;$/;"	p
bpc_start_flag	bpc_mq\bpc_generate.v	/^reg bpc_start_flag;$/;"	r
bpc_state_generate	bpc_mq\bpc_generate.v	/^module bpc_state_generate( \/\/out$/;"	m
clk_rc	bpc_mq\bpc_generate.v	/^input clk_rc;$/;"	p
clk_sg	bpc_mq\bpc_generate.v	/^input clk_sg;$/;"	p
clk_sg_reg	bpc_mq\bpc_generate.v	/^reg clk_sg_reg;$/;"	r
code_over_delay	bpc_mq\bpc_generate.v	/^input code_over_delay;$/;"	p
code_over_flag	bpc_mq\bpc_generate.v	/^output code_over_flag;$/;"	p
code_over_flag	bpc_mq\bpc_generate.v	/^reg code_over_flag;$/;"	r
count_YUV	bpc_mq\bpc_generate.v	/^input [1:0] count_YUV;$/;"	p
count_YUV_for_error	bpc_mq\bpc_generate.v	/^reg[1:0] count_YUV_for_error;$/;"	r
count_YUV_for_error_delay	bpc_mq\bpc_generate.v	/^reg[1:0] count_YUV_for_error_delay;$/;"	r
count_bp	bpc_mq\bpc_generate.v	/^input [3:0]count_bp;$/;"	p
count_bp_delay_1	bpc_mq\bpc_generate.v	/^reg [3:0]count_bp_delay_1;$/;"	r
count_bp_delay_2	bpc_mq\bpc_generate.v	/^reg [3:0]count_bp_delay_2;$/;"	r
count_bp_delay_a	bpc_mq\bpc_generate.v	/^reg [3:0]count_bp_delay_a;$/;"	r
data_out1	bpc_mq\bpc_generate.v	/^input [16:0] data_out1;$/;"	p
data_out1_for_error_a	bpc_mq\bpc_generate.v	/^reg[15:0] data_out1_for_error_a;$/;"	r
data_out1_for_error_n	bpc_mq\bpc_generate.v	/^reg [16:0] data_out1_for_error_n;$/;"	r
data_out1_reg	bpc_mq\bpc_generate.v	/^reg [16:0] data_out1_reg;$/;"	r
data_out2	bpc_mq\bpc_generate.v	/^input [16:0] data_out2;$/;"	p
data_out2_for_error_a	bpc_mq\bpc_generate.v	/^reg[15:0] data_out2_for_error_a;$/;"	r
data_out2_for_error_n	bpc_mq\bpc_generate.v	/^reg [16:0] data_out2_for_error_n;$/;"	r
data_out2_reg	bpc_mq\bpc_generate.v	/^reg [16:0] data_out2_reg;$/;"	r
data_out3	bpc_mq\bpc_generate.v	/^input [16:0] data_out3;$/;"	p
data_out3_for_error_a	bpc_mq\bpc_generate.v	/^reg[15:0] data_out3_for_error_a;$/;"	r
data_out3_for_error_n	bpc_mq\bpc_generate.v	/^reg [16:0] data_out3_for_error_n;$/;"	r
data_out3_reg	bpc_mq\bpc_generate.v	/^reg [16:0] data_out3_reg;$/;"	r
data_out4	bpc_mq\bpc_generate.v	/^input [16:0] data_out4;$/;"	p
data_out4_for_error_a	bpc_mq\bpc_generate.v	/^reg[15:0] data_out4_for_error_a;$/;"	r
data_out4_for_error_n	bpc_mq\bpc_generate.v	/^reg [16:0] data_out4_for_error_n;$/;"	r
data_out4_reg	bpc_mq\bpc_generate.v	/^reg [16:0] data_out4_reg;$/;"	r
din_mag_1	bpc_mq\bpc_generate.v	/^wire [15:0]din_mag_1;$/;"	n
din_mag_2	bpc_mq\bpc_generate.v	/^wire [15:0]din_mag_2;$/;"	n
din_mag_3	bpc_mq\bpc_generate.v	/^wire [15:0]din_mag_3;$/;"	n
din_mag_4	bpc_mq\bpc_generate.v	/^wire [15:0]din_mag_4;$/;"	n
gama_in_1	bpc_mq\bpc_generate.v	/^reg gama_in_1;   $/;"	r
gama_in_2	bpc_mq\bpc_generate.v	/^reg gama_in_2; $/;"	r
gama_in_3	bpc_mq\bpc_generate.v	/^reg gama_in_3;  $/;"	r
gama_in_4	bpc_mq\bpc_generate.v	/^reg gama_in_4;  $/;"	r
index1_bit2_d	bpc_mq\bpc_generate.v	/^reg[13:0] index1_bit2_d;$/;"	r
index1_bit_a	bpc_mq\bpc_generate.v	/^reg[6:0] index1_bit_a;$/;"	r
index1_bit_b	bpc_mq\bpc_generate.v	/^reg[6:0] index1_bit_b;$/;"	r
index1_bit_c	bpc_mq\bpc_generate.v	/^reg[6:0] index1_bit_c;$/;"	r
index1_bit_d	bpc_mq\bpc_generate.v	/^reg[6:0] index1_bit_d;$/;"	r
index1_bit_d_p	bpc_mq\bpc_generate.v	/^wire[7:0] index1_bit_d_p;$/;"	n
index2_bit2_d	bpc_mq\bpc_generate.v	/^reg[13:0] index2_bit2_d;$/;"	r
index2_bit_a	bpc_mq\bpc_generate.v	/^reg[6:0] index2_bit_a;$/;"	r
index2_bit_b	bpc_mq\bpc_generate.v	/^reg[6:0] index2_bit_b;$/;"	r
index2_bit_c	bpc_mq\bpc_generate.v	/^reg[6:0] index2_bit_c;$/;"	r
index2_bit_d	bpc_mq\bpc_generate.v	/^reg[6:0] index2_bit_d;$/;"	r
index2_bit_d_p	bpc_mq\bpc_generate.v	/^wire[7:0] index2_bit_d_p;$/;"	n
index3_bit2_d	bpc_mq\bpc_generate.v	/^reg[13:0] index3_bit2_d;$/;"	r
index3_bit_a	bpc_mq\bpc_generate.v	/^reg[6:0] index3_bit_a;$/;"	r
index3_bit_b	bpc_mq\bpc_generate.v	/^reg[6:0] index3_bit_b;$/;"	r
index3_bit_c	bpc_mq\bpc_generate.v	/^reg[6:0] index3_bit_c;$/;"	r
index3_bit_d	bpc_mq\bpc_generate.v	/^reg[6:0] index3_bit_d;$/;"	r
index3_bit_d_p	bpc_mq\bpc_generate.v	/^wire[7:0] index3_bit_d_p;$/;"	n
index4_bit2_d	bpc_mq\bpc_generate.v	/^reg[13:0] index4_bit2_d;$/;"	r
index4_bit_a	bpc_mq\bpc_generate.v	/^reg[6:0] index4_bit_a;$/;"	r
index4_bit_b	bpc_mq\bpc_generate.v	/^reg[6:0] index4_bit_b;$/;"	r
index4_bit_c	bpc_mq\bpc_generate.v	/^reg[6:0] index4_bit_c;$/;"	r
index4_bit_d	bpc_mq\bpc_generate.v	/^reg[6:0] index4_bit_d;$/;"	r
index4_bit_d_p	bpc_mq\bpc_generate.v	/^wire[7:0] index4_bit_d_p;$/;"	n
last_stripe_vld	bpc_mq\bpc_generate.v	/^output last_stripe_vld;$/;"	p
last_stripe_vld	bpc_mq\bpc_generate.v	/^reg last_stripe_vld;$/;"	r
last_stripe_vld_delay	bpc_mq\bpc_generate.v	/^input last_stripe_vld_delay;$/;"	p
level_delay	bpc_mq\bpc_generate.v	/^input [2:0]level_delay;$/;"	p
level_flag	bpc_mq\bpc_generate.v	/^output [2:0]level_flag;$/;"	p
level_flag	bpc_mq\bpc_generate.v	/^reg [2:0] level_flag;$/;"	r
level_reg	bpc_mq\bpc_generate.v	/^input [2:0]level_reg;$/;"	p
mag_in_1	bpc_mq\bpc_generate.v	/^reg mag_in_1;    $/;"	r
mag_in_2	bpc_mq\bpc_generate.v	/^reg mag_in_2;  $/;"	r
mag_in_3	bpc_mq\bpc_generate.v	/^reg mag_in_3;   $/;"	r
mag_in_4	bpc_mq\bpc_generate.v	/^reg mag_in_4;   $/;"	r
mul_factor_error	bpc_mq\bpc_generate.v	/^output[3:0] mul_factor_error;$/;"	p
mul_factor_error	bpc_mq\bpc_generate.v	/^reg[3:0] mul_factor_error;$/;"	r
mul_factor_error_n	bpc_mq\bpc_generate.v	/^reg[3:0] mul_factor_error_n;$/;"	r
pass_judge_1	bpc_mq\bpc_generate.v	/^input [2:0]pass_judge_1;$/;"	p
pass_judge_2	bpc_mq\bpc_generate.v	/^input [2:0]pass_judge_2;$/;"	p
pass_judge_3	bpc_mq\bpc_generate.v	/^input [2:0]pass_judge_3;$/;"	p
pass_judge_4	bpc_mq\bpc_generate.v	/^input [2:0]pass_judge_4;$/;"	p
pos_clk_bpc	bpc_mq\bpc_generate.v	/^wire pos_clk_bpc=((clk_sg_reg==1'b0)&&(clk_sg==1'b1))?1'b1:1'b0;$/;"	n
rst	bpc_mq\bpc_generate.v	/^input rst;	$/;"	p
rst_syn	bpc_mq\bpc_generate.v	/^input rst_syn;$/;"	p
select	bpc_mq\bpc_generate.v	/^wire [6:0]select;$/;"	n
sigma_in_1	bpc_mq\bpc_generate.v	/^wire sigma_in_1;$/;"	n
sigma_in_2	bpc_mq\bpc_generate.v	/^wire sigma_in_2;$/;"	n
sigma_in_3	bpc_mq\bpc_generate.v	/^wire sigma_in_3;$/;"	n
sigma_in_4	bpc_mq\bpc_generate.v	/^wire sigma_in_4;$/;"	n
sign_in_1	bpc_mq\bpc_generate.v	/^wire sign_in_1;	$/;"	n
sign_in_2	bpc_mq\bpc_generate.v	/^wire sign_in_2;$/;"	n
sign_in_3	bpc_mq\bpc_generate.v	/^wire sign_in_3;$/;"	n
sign_in_4	bpc_mq\bpc_generate.v	/^wire sign_in_4;$/;"	n
stall_vld	bpc_mq\bpc_generate.v	/^input stall_vld;$/;"	p
stop_delay4	bpc_mq\bpc_generate.v	/^input stop_delay4;									$/;"	p
stop_flag	bpc_mq\bpc_generate.v	/^output stop_flag;$/;"	p
stop_flag	bpc_mq\bpc_generate.v	/^reg stop_flag;$/;"	r
stripe_over_delay	bpc_mq\bpc_generate.v	/^input stripe_over_delay;$/;"	p
stripe_over_flag	bpc_mq\bpc_generate.v	/^output stripe_over_flag;$/;"	p
stripe_over_flag	bpc_mq\bpc_generate.v	/^reg  stripe_over_flag;$/;"	r
top_plane	bpc_mq\bpc_generate.v	/^output [3:0]top_plane;$/;"	p
top_plane	bpc_mq\bpc_generate.v	/^reg [3:0]top_plane;$/;"	r
zero_judge_1	bpc_mq\bpc_generate.v	/^wire zero_judge_1;$/;"	n
zero_judge_2	bpc_mq\bpc_generate.v	/^wire zero_judge_2;$/;"	n
zero_judge_3	bpc_mq\bpc_generate.v	/^wire zero_judge_3;$/;"	n
zero_judge_4	bpc_mq\bpc_generate.v	/^wire zero_judge_4;$/;"	n
S_0	bpc_mq\bpc_read_control.v	/^parameter S_0=2'b00;$/;"	c
add_block	bpc_mq\bpc_read_control.v	/^parameter add_block = 3'b100;$/;"	c
add_bp	bpc_mq\bpc_read_control.v	/^parameter add_bp = 3'b110;$/;"	c
add_column	bpc_mq\bpc_read_control.v	/^parameter add_column = 3'b010;$/;"	c
add_sample	bpc_mq\bpc_read_control.v	/^parameter add_sample = 3'b001;$/;"	c
add_stripe	bpc_mq\bpc_read_control.v	/^parameter add_stripe = 3'b011;$/;"	c
addr1_stay	bpc_mq\bpc_read_control.v	/^parameter addr1_stay=3'b100;$/;"	c
addr2_stay	bpc_mq\bpc_read_control.v	/^parameter addr2_stay=3'b001;$/;"	c
addr3_stay	bpc_mq\bpc_read_control.v	/^parameter addr3_stay=3'b010;$/;"	c
addr4_stay	bpc_mq\bpc_read_control.v	/^parameter addr4_stay=3'b011;$/;"	c
addra_1	bpc_mq\bpc_read_control.v	/^output [13:0] addra_1;$/;"	p
addra_1	bpc_mq\bpc_read_control.v	/^reg [13:0] addra_1;$/;"	r
addra_1_n	bpc_mq\bpc_read_control.v	/^reg [13:0] addra_1_n;$/;"	r
addra_2	bpc_mq\bpc_read_control.v	/^output [13:0] addra_2;$/;"	p
addra_2	bpc_mq\bpc_read_control.v	/^reg [13:0] addra_2;$/;"	r
addra_2_n	bpc_mq\bpc_read_control.v	/^reg [13:0] addra_2_n;$/;"	r
addra_3	bpc_mq\bpc_read_control.v	/^output [13:0] addra_3;$/;"	p
addra_3	bpc_mq\bpc_read_control.v	/^reg [13:0] addra_3;$/;"	r
addra_3_n	bpc_mq\bpc_read_control.v	/^reg [13:0] addra_3_n;$/;"	r
addra_4	bpc_mq\bpc_read_control.v	/^output [13:0] addra_4;$/;"	p
addra_4	bpc_mq\bpc_read_control.v	/^reg [13:0] addra_4;$/;"	r
addra_4_n	bpc_mq\bpc_read_control.v	/^reg [13:0] addra_4_n;$/;"	r
band	bpc_mq\bpc_read_control.v	/^output [1:0] band;$/;"	p
band	bpc_mq\bpc_read_control.v	/^reg[1:0] band;$/;"	r
band_n	bpc_mq\bpc_read_control.v	/^reg[1:0] band_n;$/;"	r
band_unequ_band	bpc_mq\bpc_read_control.v	/^reg band_unequ_band;$/;"	r
band_unequ_band_n	bpc_mq\bpc_read_control.v	/^wire band_unequ_band_n=(band!=band_n)?1'b1:1'b0;$/;"	n
block_all_bp_over	bpc_mq\bpc_read_control.v	/^output block_all_bp_over;$/;"	p
block_all_bp_over	bpc_mq\bpc_read_control.v	/^wire block_all_bp_over;$/;"	n
block_over	bpc_mq\bpc_read_control.v	/^reg block_over;$/;"	r
bp_end_jump	bpc_mq\bpc_read_control.v	/^wire bp_end_jump;$/;"	n
bp_renom_delay	bpc_mq\bpc_read_control.v	/^wire bp_renom_delay=((delay_count_bp==1'b1)&&(count_relate_block==0))?1'b1:1'b0;$/;"	n
bp_renom_delay_reg	bpc_mq\bpc_read_control.v	/^reg bp_renom_delay_reg;$/;"	r
bpc_halt	bpc_mq\bpc_read_control.v	/^wire bpc_halt;$/;"	n
bpc_halt_T2	bpc_mq\bpc_read_control.v	/^input bpc_halt_T2;$/;"	p
bpc_halt_before	bpc_mq\bpc_read_control.v	/^wire bpc_halt_before;$/;"	n
bpc_halt_n	bpc_mq\bpc_read_control.v	/^reg bpc_halt_n;$/;"	r
bpc_halt_n_1	bpc_mq\bpc_read_control.v	/^wire bpc_halt_n_1;$/;"	n
bpc_halt_n_n	bpc_mq\bpc_read_control.v	/^reg bpc_halt_n_n;$/;"	r
bpc_halt_reg	bpc_mq\bpc_read_control.v	/^reg bpc_halt_reg;$/;"	r
bpc_read_control	bpc_mq\bpc_read_control.v	/^module bpc_read_control( \/\/output$/;"	m
bpc_start	bpc_mq\bpc_read_control.v	/^input bpc_start;$/;"	p
bpc_start_delay	bpc_mq\bpc_read_control.v	/^output bpc_start_delay;$/;"	p
bpc_start_delay	bpc_mq\bpc_read_control.v	/^wire bpc_start_delay = ((count_bpc_start>2)&&(count_bpc_start < 7));$/;"	n
bpc_start_for_bpcount	bpc_mq\bpc_read_control.v	/^reg bpc_start_for_bpcount;$/;"	r
bpc_start_for_bpcount3	bpc_mq\bpc_read_control.v	/^reg bpc_start_for_bpcount3;$/;"	r
bpc_start_fsm	bpc_mq\bpc_read_control.v	/^reg bpc_start_fsm;$/;"	r
bpc_start_fsm_n	bpc_mq\bpc_read_control.v	/^reg bpc_start_fsm_n;$/;"	r
bpc_start_reg	bpc_mq\bpc_read_control.v	/^output bpc_start_reg;$/;"	p
bpc_start_reg	bpc_mq\bpc_read_control.v	/^reg bpc_start_reg;$/;"	r
cb_eq_cbreg	bpc_mq\bpc_read_control.v	/^wire cb_eq_cbreg=(count_bp_register==count_bp)?1'b1:1'b0;$/;"	n
clk_rc	bpc_mq\bpc_read_control.v	/^input clk_rc;$/;"	p
clk_sg	bpc_mq\bpc_read_control.v	/^input clk_sg;$/;"	p
code_over	bpc_mq\bpc_read_control.v	/^reg code_over;$/;"	r
code_over_delay	bpc_mq\bpc_read_control.v	/^output code_over_delay;$/;"	p
code_over_delay	bpc_mq\bpc_read_control.v	/^wire code_over_delay = ((count_code_over > 2)&&(count_code_over < 5));$/;"	n
code_over_fsm	bpc_mq\bpc_read_control.v	/^reg code_over_fsm;$/;"	r
code_over_fsm_n	bpc_mq\bpc_read_control.v	/^reg code_over_fsm_n;$/;"	r
code_over_n	bpc_mq\bpc_read_control.v	/^reg code_over_n;$/;"	r
column_over	bpc_mq\bpc_read_control.v	/^wire column_over;$/;"	n
column_over_reg	bpc_mq\bpc_read_control.v	/^wire column_over_reg;$/;"	n
count_YUV	bpc_mq\bpc_read_control.v	/^output [1:0]count_YUV;$/;"	p
count_YUV	bpc_mq\bpc_read_control.v	/^reg[1:0] count_YUV;$/;"	r
count_YUV_n	bpc_mq\bpc_read_control.v	/^reg[1:0] count_YUV_n;$/;"	r
count_block_1	bpc_mq\bpc_read_control.v	/^reg [1:0] count_block_1;$/;"	r
count_block_2	bpc_mq\bpc_read_control.v	/^reg [3:0] count_block_2;$/;"	r
count_block_2_reg	bpc_mq\bpc_read_control.v	/^reg [3:0] count_block_2_reg;$/;"	r
count_block_3	bpc_mq\bpc_read_control.v	/^reg [3:0] count_block_3;$/;"	r
count_block_3_reg	bpc_mq\bpc_read_control.v	/^reg [3:0] count_block_3_reg;$/;"	r
count_block_4	bpc_mq\bpc_read_control.v	/^reg [3:0] count_block_4;$/;"	r
count_block_4_reg	bpc_mq\bpc_read_control.v	/^reg [3:0] count_block_4_reg;$/;"	r
count_block_n_1	bpc_mq\bpc_read_control.v	/^reg [1:0] count_block_n_1;$/;"	r
count_block_n_2	bpc_mq\bpc_read_control.v	/^reg [3:0] count_block_n_2;$/;"	r
count_block_n_3	bpc_mq\bpc_read_control.v	/^reg [3:0] count_block_n_3;$/;"	r
count_block_n_4	bpc_mq\bpc_read_control.v	/^reg [3:0] count_block_n_4;$/;"	r
count_bp	bpc_mq\bpc_read_control.v	/^output [3:0]count_bp;$/;"	p
count_bp	bpc_mq\bpc_read_control.v	/^reg [3:0]count_bp;$/;"	r
count_bp_below_4	bpc_mq\bpc_read_control.v	/^reg count_bp_below_4;$/;"	r
count_bp_below_4_reg	bpc_mq\bpc_read_control.v	/^reg count_bp_below_4_reg;$/;"	r
count_bp_below_4_reg_n	bpc_mq\bpc_read_control.v	/^wire count_bp_below_4_reg_n=((count_bp_below_4==1'b1)&&(count_bp_below_4_reg==1'b0));$/;"	n
count_bp_n	bpc_mq\bpc_read_control.v	/^reg [3:0]count_bp_n;$/;"	r
count_bp_register	bpc_mq\bpc_read_control.v	/^reg [3:0]count_bp_register;$/;"	r
count_bp_to_genere	bpc_mq\bpc_read_control.v	/^output [3:0]count_bp_to_genere;$/;"	p
count_bp_to_genere	bpc_mq\bpc_read_control.v	/^reg [3:0]count_bp_to_genere;$/;"	r
count_bpc_start	bpc_mq\bpc_read_control.v	/^reg [2:0] count_bpc_start;$/;"	r
count_clk_rc	bpc_mq\bpc_read_control.v	/^reg [1:0]count_clk_rc;$/;"	r
count_code_over	bpc_mq\bpc_read_control.v	/^reg [2:0] count_code_over;$/;"	r
count_column	bpc_mq\bpc_read_control.v	/^reg [5:0] count_column;$/;"	r
count_column_n	bpc_mq\bpc_read_control.v	/^reg [5:0] count_column_n;$/;"	r
count_relate_block	bpc_mq\bpc_read_control.v	/^reg [8:0] count_relate_block;$/;"	r
count_sample	bpc_mq\bpc_read_control.v	/^reg [2:0] count_sample;$/;"	r
count_sample_n	bpc_mq\bpc_read_control.v	/^reg [2:0] count_sample_n;$/;"	r
count_stripe	bpc_mq\bpc_read_control.v	/^reg [3:0] count_stripe;$/;"	r
count_stripe_n	bpc_mq\bpc_read_control.v	/^reg [3:0] count_stripe_n;$/;"	r
data_out1	bpc_mq\bpc_read_control.v	/^output [16:0] data_out1;$/;"	p
data_out1	bpc_mq\bpc_read_control.v	/^reg [16:0] data_out1;$/;"	r
data_out2	bpc_mq\bpc_read_control.v	/^output [16:0] data_out2;$/;"	p
data_out2	bpc_mq\bpc_read_control.v	/^reg [16:0] data_out2;$/;"	r
data_out3	bpc_mq\bpc_read_control.v	/^output [16:0] data_out3;$/;"	p
data_out3	bpc_mq\bpc_read_control.v	/^reg [16:0] data_out3;$/;"	r
data_out4	bpc_mq\bpc_read_control.v	/^output [16:0] data_out4;$/;"	p
data_out4	bpc_mq\bpc_read_control.v	/^reg [16:0] data_out4;$/;"	r
data_vld	bpc_mq\bpc_read_control.v	/^reg data_vld;$/;"	r
data_vld_last	bpc_mq\bpc_read_control.v	/^reg data_vld_last;$/;"	r
data_vld_last_reg	bpc_mq\bpc_read_control.v	/^reg data_vld_last_reg;$/;"	r
datamv_out1	bpc_mq\bpc_read_control.v	/^reg [16:0] datamv_out1;$/;"	r
datamv_out2	bpc_mq\bpc_read_control.v	/^reg [16:0] datamv_out2;$/;"	r
datamv_out3	bpc_mq\bpc_read_control.v	/^reg [16:0] datamv_out3;$/;"	r
datamv_out4	bpc_mq\bpc_read_control.v	/^reg [16:0] datamv_out4;$/;"	r
delay_count_bp	bpc_mq\bpc_read_control.v	/^reg delay_count_bp;$/;"	r
delete_bp	bpc_mq\bpc_read_control.v	/^parameter delete_bp=2'b01;$/;"	c
douta_1	bpc_mq\bpc_read_control.v	/^input [16:0] douta_1;$/;"	p
douta_2	bpc_mq\bpc_read_control.v	/^input [16:0] douta_2;$/;"	p
douta_3	bpc_mq\bpc_read_control.v	/^input [16:0] douta_3;$/;"	p
douta_4	bpc_mq\bpc_read_control.v	/^input [16:0] douta_4;$/;"	p
ena_1	bpc_mq\bpc_read_control.v	/^output ena_1;$/;"	p
ena_1	bpc_mq\bpc_read_control.v	/^wire ena_1;$/;"	n
ena_2	bpc_mq\bpc_read_control.v	/^output ena_2;$/;"	p
ena_2	bpc_mq\bpc_read_control.v	/^wire ena_2;$/;"	n
ena_3	bpc_mq\bpc_read_control.v	/^output ena_3; $/;"	p
ena_3	bpc_mq\bpc_read_control.v	/^wire ena_3;$/;"	n
ena_4	bpc_mq\bpc_read_control.v	/^output ena_4;$/;"	p
ena_4	bpc_mq\bpc_read_control.v	/^wire ena_4;$/;"	n
flush_over	bpc_mq\bpc_read_control.v	/^input flush_over;						$/;"	p
fsm_addr_stay	bpc_mq\bpc_read_control.v	/^reg [2:0]fsm_addr_stay;$/;"	r
fsm_addr_stay_n	bpc_mq\bpc_read_control.v	/^reg [2:0]fsm_addr_stay_n;$/;"	r
fsm_for_stop	bpc_mq\bpc_read_control.v	/^reg fsm_for_stop;$/;"	r
fsm_for_stop_n	bpc_mq\bpc_read_control.v	/^reg fsm_for_stop_n;$/;"	r
fsm_jump	bpc_mq\bpc_read_control.v	/^reg [1:0]fsm_jump;$/;"	r
fsm_jump_n	bpc_mq\bpc_read_control.v	/^reg [1:0]fsm_jump_n;$/;"	r
fsm_read_ram	bpc_mq\bpc_read_control.v	/^reg[2:0] fsm_read_ram ;$/;"	r
fsm_read_ram_n	bpc_mq\bpc_read_control.v	/^reg[2:0] fsm_read_ram_n;$/;"	r
genaddr_fsm	bpc_mq\bpc_read_control.v	/^reg [2:0]genaddr_fsm;$/;"	r
genaddr_fsm_n	bpc_mq\bpc_read_control.v	/^reg [2:0]genaddr_fsm_n;		$/;"	r
halt	bpc_mq\bpc_read_control.v	/^output halt;$/;"	p
halt	bpc_mq\bpc_read_control.v	/^wire halt;$/;"	n
halt_ram2	bpc_mq\bpc_read_control.v	/^wire halt_ram2;$/;"	n
halt_ram3	bpc_mq\bpc_read_control.v	/^wire halt_ram3;$/;"	n
halt_ram4	bpc_mq\bpc_read_control.v	/^wire halt_ram4;$/;"	n
halt_reg	bpc_mq\bpc_read_control.v	/^reg halt_reg;$/;"	r
halt_reg_2	bpc_mq\bpc_read_control.v	/^reg halt_reg_2;$/;"	r
halt_reg_3	bpc_mq\bpc_read_control.v	/^reg halt_reg_3;$/;"	r
halt_to_fifo	bpc_mq\bpc_read_control.v	/^output halt_to_fifo;$/;"	p
halt_to_fifo	bpc_mq\bpc_read_control.v	/^wire halt_to_fifo;$/;"	n
idle	bpc_mq\bpc_read_control.v	/^parameter idle = 3'b000;$/;"	c
idle_for_srset	bpc_mq\bpc_read_control.v	/^parameter idle_for_srset = 3'b101;	$/;"	c
judge_stop_delay4	bpc_mq\bpc_read_control.v	/^wire judge_stop_delay4;$/;"	n
jump_to_ram2	bpc_mq\bpc_read_control.v	/^reg jump_to_ram2;$/;"	r
jump_to_ram2_reg	bpc_mq\bpc_read_control.v	/^reg jump_to_ram2_reg;$/;"	r
jump_to_ram3	bpc_mq\bpc_read_control.v	/^reg jump_to_ram3;$/;"	r
jump_to_ram3_reg	bpc_mq\bpc_read_control.v	/^reg jump_to_ram3_reg;$/;"	r
jump_to_ram4	bpc_mq\bpc_read_control.v	/^reg jump_to_ram4;$/;"	r
jump_to_ram4_reg	bpc_mq\bpc_read_control.v	/^reg jump_to_ram4_reg;$/;"	r
jump_to_ram_234	bpc_mq\bpc_read_control.v	/^wire jump_to_ram_234=((jump_to_ram2)||(jump_to_ram3)||(jump_to_ram4));$/;"	n
last_stripe_vld	bpc_mq\bpc_read_control.v	/^reg last_stripe_vld;$/;"	r
last_stripe_vld_delay	bpc_mq\bpc_read_control.v	/^output last_stripe_vld_delay;$/;"	p
last_stripe_vld_delay	bpc_mq\bpc_read_control.v	/^reg last_stripe_vld_delay;$/;"	r
last_stripe_vld_reg	bpc_mq\bpc_read_control.v	/^reg last_stripe_vld_reg;$/;"	r
level	bpc_mq\bpc_read_control.v	/^reg [2:0] level;$/;"	r
level_delay	bpc_mq\bpc_read_control.v	/^output [2:0]level_delay;$/;"	p
level_delay	bpc_mq\bpc_read_control.v	/^reg [2:0] level_delay;$/;"	r
level_reg	bpc_mq\bpc_read_control.v	/^output [2:0] level_reg;$/;"	p
level_reg	bpc_mq\bpc_read_control.v	/^reg [2:0] level_reg;$/;"	r
level_reg1	bpc_mq\bpc_read_control.v	/^reg [2:0] level_reg1;$/;"	r
nen	bpc_mq\bpc_read_control.v	/^wire nen;$/;"	n
next_block	bpc_mq\bpc_read_control.v	/^parameter next_block=2'b10;$/;"	c
normal	bpc_mq\bpc_read_control.v	/^parameter normal=3'b000;$/;"	c
plus_halt	bpc_mq\bpc_read_control.v	/^reg [2:0]plus_halt;$/;"	r
plus_start	bpc_mq\bpc_read_control.v	/^reg [2:0]plus_start;$/;"	r
ram1_read	bpc_mq\bpc_read_control.v	/^parameter ram1_read = 3'b100;$/;"	c
ram2_read	bpc_mq\bpc_read_control.v	/^parameter ram2_read = 3'b001;$/;"	c
ram3_read	bpc_mq\bpc_read_control.v	/^parameter ram3_read = 3'b010;$/;"	c
ram4_read	bpc_mq\bpc_read_control.v	/^parameter ram4_read = 3'b011;$/;"	c
ram_idle	bpc_mq\bpc_read_control.v	/^parameter ram_idle =  3'b000;$/;"	c
read_nen	bpc_mq\bpc_read_control.v	/^wire read_nen;$/;"	n
read_nen_delay	bpc_mq\bpc_read_control.v	/^reg read_nen_delay;$/;"	r
read_nen_delayx	bpc_mq\bpc_read_control.v	/^wire read_nen_delayx;$/;"	n
relate_block_fsm	bpc_mq\bpc_read_control.v	/^reg relate_block_fsm;$/;"	r
relate_block_fsm_n	bpc_mq\bpc_read_control.v	/^reg relate_block_fsm_n;$/;"	r
rst	bpc_mq\bpc_read_control.v	/^input rst;$/;"	p
rst_syn	bpc_mq\bpc_read_control.v	/^input rst_syn;$/;"	p
srset	bpc_mq\bpc_read_control.v	/^wire srset;$/;"	n
srst	bpc_mq\bpc_read_control.v	/^wire srst;		$/;"	n
stall_delay1	bpc_mq\bpc_read_control.v	/^reg stall_delay1;$/;"	r
stall_vld	bpc_mq\bpc_read_control.v	/^input stall_vld;$/;"	p
start_aga	bpc_mq\bpc_read_control.v	/^wire start_aga;$/;"	n
start_aga_reg_reg	bpc_mq\bpc_read_control.v	/^reg start_aga_reg_reg;$/;"	r
start_aga_reg_reg1	bpc_mq\bpc_read_control.v	/^reg start_aga_reg_reg1;$/;"	r
start_aga_reg_reg2	bpc_mq\bpc_read_control.v	/^reg start_aga_reg_reg2;$/;"	r
start_aga_song	bpc_mq\bpc_read_control.v	/^input start_aga_song;					$/;"	p
start_aga_song_reg	bpc_mq\bpc_read_control.v	/^reg start_aga_song_reg;$/;"	r
start_ram1	bpc_mq\bpc_read_control.v	/^wire start_ram1;$/;"	n
start_ram2	bpc_mq\bpc_read_control.v	/^wire start_ram2;$/;"	n
start_ram3	bpc_mq\bpc_read_control.v	/^wire start_ram3;$/;"	n
start_ram4	bpc_mq\bpc_read_control.v	/^wire start_ram4;$/;"	n
stop	bpc_mq\bpc_read_control.v	/^wire stop;$/;"	n
stop_delay1	bpc_mq\bpc_read_control.v	/^reg stop_delay1;$/;"	r
stop_delay2	bpc_mq\bpc_read_control.v	/^reg  stop_delay2;$/;"	r
stop_delay3	bpc_mq\bpc_read_control.v	/^reg  stop_delay3;$/;"	r
stop_delay3_1	bpc_mq\bpc_read_control.v	/^reg  stop_delay3_1;$/;"	r
stop_delay3_2	bpc_mq\bpc_read_control.v	/^reg  stop_delay3_2;$/;"	r
stop_delay4	bpc_mq\bpc_read_control.v	/^output stop_delay4;$/;"	p
stop_delay4	bpc_mq\bpc_read_control.v	/^reg stop_delay4;$/;"	r
stop_delay4_fd0	bpc_mq\bpc_read_control.v	/^reg  stop_delay4_fd0;$/;"	r
stop_delay4_fd1	bpc_mq\bpc_read_control.v	/^reg  stop_delay4_fd1;$/;"	r
stop_delay4_fd2	bpc_mq\bpc_read_control.v	/^reg  stop_delay4_fd2;$/;"	r
stop_delay4_fd3	bpc_mq\bpc_read_control.v	/^reg  stop_delay4_fd3;$/;"	r
stop_delay4_normal	bpc_mq\bpc_read_control.v	/^reg  stop_delay4_normal;$/;"	r
stop_select	bpc_mq\bpc_read_control.v	/^wire stop_select;$/;"	n
stripe_over	bpc_mq\bpc_read_control.v	/^reg stripe_over;$/;"	r
stripe_over_delay	bpc_mq\bpc_read_control.v	/^output stripe_over_delay;$/;"	p
stripe_over_delay	bpc_mq\bpc_read_control.v	/^wire stripe_over_delay;$/;"	n
stripe_over_reg	bpc_mq\bpc_read_control.v	/^reg stripe_over_reg;$/;"	r
stripe_over_reg1	bpc_mq\bpc_read_control.v	/^reg stripe_over_reg1;$/;"	r
stripe_over_reg2	bpc_mq\bpc_read_control.v	/^reg stripe_over_reg2;$/;"	r
stripe_over_reg3	bpc_mq\bpc_read_control.v	/^reg stripe_over_reg3;$/;"	r
stripe_over_reg_x	bpc_mq\bpc_read_control.v	/^reg stripe_over_reg_x;$/;"	r
stripe_over_reg_x_1	bpc_mq\bpc_read_control.v	/^reg stripe_over_reg_x_1;$/;"	r
stripe_over_reg_x_2	bpc_mq\bpc_read_control.v	/^reg stripe_over_reg_x_2;$/;"	r
stripe_over_reg_x_3	bpc_mq\bpc_read_control.v	/^reg stripe_over_reg_x_3;$/;"	r
top_bp_band	bpc_mq\bpc_read_control.v	/^reg [3:0]top_bp_band;$/;"	r
top_plane	bpc_mq\bpc_read_control.v	/^input [3:0]top_plane;	$/;"	p
wea_1	bpc_mq\bpc_read_control.v	/^output wea_1;$/;"	p
wea_1	bpc_mq\bpc_read_control.v	/^wire wea_1;$/;"	n
zero_bp_count	bpc_mq\bpc_read_control.v	/^output [3:0] zero_bp_count;$/;"	p
zero_bp_count	bpc_mq\bpc_read_control.v	/^reg [3:0] zero_bp_count;$/;"	r
CX	bpc_mq\code_cell.v	/^reg [4:0]CX;$/;"	r
CX	bpc_mq\code_cell.v	/^wire [4:0]CX; $/;"	n
CX	bpc_mq\code_cell.v	/^wire [4:0]CX;$/;"	n
CX_1	bpc_mq\code_cell.v	/^wire CX_1=band_eq_3?((h_add_v==0)&&(diag==0)):((h==0)&&(v==0)&&(diag==0));$/;"	n
CX_2	bpc_mq\code_cell.v	/^wire CX_2=band_eq_3?((h_add_v==1)&&(diag==0)):((h==0)&&(v==0)&&(diag==1));$/;"	n
CX_3	bpc_mq\code_cell.v	/^wire CX_3=band_eq_3?((h_add_v>1)&&(diag==0)):((h==0)&&(v==0)&&(diag>1));$/;"	n
CX_4	bpc_mq\code_cell.v	/^wire CX_4=band_eq_3?((h_add_v==0)&&(diag==1)):((h==0)&&(v==1));$/;"	n
CX_5	bpc_mq\code_cell.v	/^wire CX_5=band_eq_3?((h_add_v==1)&&(diag==1)):((h==0)&&(v==2));$/;"	n
CX_6	bpc_mq\code_cell.v	/^wire CX_6=band_eq_3?((h_add_v>1)&&(diag==1)):((h==1)&&(v==0)&&(diag==0));$/;"	n
CX_7	bpc_mq\code_cell.v	/^wire CX_7=band_eq_3?((h_add_v==0)&&(diag==2)):((h==1)&&(v==0)&&(diag>0));$/;"	n
CX_8	bpc_mq\code_cell.v	/^wire CX_8=band_eq_3?((h_add_v>0)&&(diag==2)):((h==1)&&(v>0));$/;"	n
CX_9	bpc_mq\code_cell.v	/^wire CX_9=band_eq_3?(diag>2):(h==2);$/;"	n
CX_reg	bpc_mq\code_cell.v	/^reg [3:0]CX_reg;$/;"	r
D	bpc_mq\code_cell.v	/^wire D;$/;"	n
D	bpc_mq\code_cell.v	/^wire [5:0]sc_CxD={CX,D};$/;"	n
MRC	bpc_mq\code_cell.v	/^module MRC(mrc_CxD,$/;"	m
RLC	bpc_mq\code_cell.v	/^module RLC(rlc_CxD,$/;"	m
SC	bpc_mq\code_cell.v	/^module SC(sc_CxD,$/;"	m
XOR	bpc_mq\code_cell.v	/^reg XOR;$/;"	r
ZC	bpc_mq\code_cell.v	/^module ZC(zc_CxD,$/;"	m
band_eq_1	bpc_mq\code_cell.v	/^wire band_eq_1=(flag_band==1);$/;"	n
band_eq_3	bpc_mq\code_cell.v	/^wire band_eq_3=(flag_band==3);$/;"	n
cp_ac0	bpc_mq\code_cell.v	/^  input cp_ac0,cp_ac1,cp_ac2,cp_ac3;$/;"	p
cp_ac1	bpc_mq\code_cell.v	/^  input cp_ac0,cp_ac1,cp_ac2,cp_ac3;$/;"	p
cp_ac2	bpc_mq\code_cell.v	/^  input cp_ac0,cp_ac1,cp_ac2,cp_ac3;$/;"	p
cp_ac3	bpc_mq\code_cell.v	/^  input cp_ac0,cp_ac1,cp_ac2,cp_ac3;$/;"	p
d0	bpc_mq\code_cell.v	/^  input d0,d1,d2,d3;$/;"	p
d0	bpc_mq\code_cell.v	/^input h0,h1,v0,v1,d0,d1,d2,d3;$/;"	p
d1	bpc_mq\code_cell.v	/^  input d0,d1,d2,d3;$/;"	p
d1	bpc_mq\code_cell.v	/^input h0,h1,v0,v1,d0,d1,d2,d3;$/;"	p
d2	bpc_mq\code_cell.v	/^  input d0,d1,d2,d3;$/;"	p
d2	bpc_mq\code_cell.v	/^input h0,h1,v0,v1,d0,d1,d2,d3;$/;"	p
d3	bpc_mq\code_cell.v	/^  input d0,d1,d2,d3;$/;"	p
d3	bpc_mq\code_cell.v	/^input h0,h1,v0,v1,d0,d1,d2,d3;$/;"	p
data_all0s	bpc_mq\code_cell.v	/^  wire data_all0s=~((data_v0|data_v1)|(data_v2|data_v3));$/;"	n
data_mrc_first	bpc_mq\code_cell.v	/^input data_mrc_first;$/;"	p
data_mrc_first_bar	bpc_mq\code_cell.v	/^wire data_mrc_first_bar=~data_mrc_first;$/;"	n
data_v	bpc_mq\code_cell.v	/^input data_v;$/;"	p
data_v	bpc_mq\code_cell.v	/^wire [5:0]mrc_CxD={CX,data_v};$/;"	n
data_v	bpc_mq\code_cell.v	/^wire [5:0]zc_CxD={CX,data_v};$/;"	n
data_v0	bpc_mq\code_cell.v	/^  input data_v0,data_v1,data_v2,data_v3;$/;"	p
data_v1	bpc_mq\code_cell.v	/^  input data_v0,data_v1,data_v2,data_v3;$/;"	p
data_v2	bpc_mq\code_cell.v	/^  input data_v0,data_v1,data_v2,data_v3;$/;"	p
data_v3	bpc_mq\code_cell.v	/^  input data_v0,data_v1,data_v2,data_v3;$/;"	p
data_x	bpc_mq\code_cell.v	/^input data_x;$/;"	p
diag	bpc_mq\code_cell.v	/^wire[2:0] diag=d0+d1+d2+d3;$/;"	n
flag_band	bpc_mq\code_cell.v	/^input [1:0]flag_band;$/;"	p
h	bpc_mq\code_cell.v	/^wire[1:0] h=band_eq_1?v_0:h_0;$/;"	n
h0	bpc_mq\code_cell.v	/^  input h0,h1,h2,h3,h4,h5,h6,h7;$/;"	p
h0	bpc_mq\code_cell.v	/^input h0,h1,v0,v1,d0,d1,d2,d3;$/;"	p
h0	bpc_mq\code_cell.v	/^input h0,h1,v0,v1;$/;"	p
h1	bpc_mq\code_cell.v	/^  input h0,h1,h2,h3,h4,h5,h6,h7;$/;"	p
h1	bpc_mq\code_cell.v	/^input h0,h1,v0,v1,d0,d1,d2,d3;$/;"	p
h1	bpc_mq\code_cell.v	/^input h0,h1,v0,v1;$/;"	p
h2	bpc_mq\code_cell.v	/^  input h0,h1,h2,h3,h4,h5,h6,h7;$/;"	p
h3	bpc_mq\code_cell.v	/^  input h0,h1,h2,h3,h4,h5,h6,h7;$/;"	p
h4	bpc_mq\code_cell.v	/^  input h0,h1,h2,h3,h4,h5,h6,h7;$/;"	p
h5	bpc_mq\code_cell.v	/^  input h0,h1,h2,h3,h4,h5,h6,h7;$/;"	p
h6	bpc_mq\code_cell.v	/^  input h0,h1,h2,h3,h4,h5,h6,h7;$/;"	p
h7	bpc_mq\code_cell.v	/^  input h0,h1,h2,h3,h4,h5,h6,h7;$/;"	p
h_0	bpc_mq\code_cell.v	/^wire[1:0] h_0=h0+h1;$/;"	n
h_add_v	bpc_mq\code_cell.v	/^wire[2:0] h_add_v=h_0+v_0;$/;"	n
hc	bpc_mq\code_cell.v	/^reg [1:0]hc;$/;"	r
hvd	bpc_mq\code_cell.v	/^wire hvd=(h0|h1)|(v0|v1)|(d0|d1)|(d2|d3);$/;"	n
mrc_CxD	bpc_mq\code_cell.v	/^output [5:0]mrc_CxD;$/;"	p
mrc_CxD	bpc_mq\code_cell.v	/^wire [5:0]mrc_CxD={CX,data_v};$/;"	n
rlc_CX	bpc_mq\code_cell.v	/^  wire [4:0]rlc_CX,u_CX;$/;"	n
rlc_CxD	bpc_mq\code_cell.v	/^  output [5:0]rlc_CxD,u0_CxD,u1_CxD;$/;"	p
rlc_CxD	bpc_mq\code_cell.v	/^  wire [5:0]rlc_CxD={rlc_CX,rlc_D};$/;"	n
rlc_D	bpc_mq\code_cell.v	/^  reg rlc_D,u0_D,u1_D;$/;"	r
rlc_D	bpc_mq\code_cell.v	/^  wire [5:0]rlc_CxD={rlc_CX,rlc_D};$/;"	n
rlc_ac	bpc_mq\code_cell.v	/^  output rlc_ac,u01_ac;$/;"	p
rlc_ac	bpc_mq\code_cell.v	/^  wire rlc_ac=(cp_ac0&cp_ac1&cp_ac2&cp_ac3)&( ~((d0|d1|d2|d3)|(h0|h1|h2|h3)|(h4|h5|h6|h7)|(v0|v1)) );$/;"	n
sc_CxD	bpc_mq\code_cell.v	/^output [5:0]sc_CxD;$/;"	p
sc_CxD	bpc_mq\code_cell.v	/^wire [5:0]sc_CxD={CX,D};$/;"	n
sign_h0	bpc_mq\code_cell.v	/^input sign_h0,sign_h1,sign_v0,sign_v1;$/;"	p
sign_h1	bpc_mq\code_cell.v	/^input sign_h0,sign_h1,sign_v0,sign_v1;$/;"	p
sign_v0	bpc_mq\code_cell.v	/^input sign_h0,sign_h1,sign_v0,sign_v1;$/;"	p
sign_v1	bpc_mq\code_cell.v	/^input sign_h0,sign_h1,sign_v0,sign_v1;$/;"	p
u01_ac	bpc_mq\code_cell.v	/^  output rlc_ac,u01_ac;$/;"	p
u01_ac	bpc_mq\code_cell.v	/^  wire u01_ac=rlc_ac & (~data_all0s);$/;"	n
u0_CxD	bpc_mq\code_cell.v	/^  output [5:0]rlc_CxD,u0_CxD,u1_CxD;$/;"	p
u0_CxD	bpc_mq\code_cell.v	/^  wire [5:0]u0_CxD={u_CX,u0_D};$/;"	n
u0_D	bpc_mq\code_cell.v	/^  reg rlc_D,u0_D,u1_D;$/;"	r
u0_D	bpc_mq\code_cell.v	/^  wire [5:0]u0_CxD={u_CX,u0_D};$/;"	n
u1_CxD	bpc_mq\code_cell.v	/^  output [5:0]rlc_CxD,u0_CxD,u1_CxD;$/;"	p
u1_CxD	bpc_mq\code_cell.v	/^  wire [5:0]u1_CxD={u_CX,u1_D};$/;"	n
u1_D	bpc_mq\code_cell.v	/^  reg rlc_D,u0_D,u1_D;$/;"	r
u1_D	bpc_mq\code_cell.v	/^  wire [5:0]u1_CxD={u_CX,u1_D};$/;"	n
u_CX	bpc_mq\code_cell.v	/^  wire [4:0]rlc_CX,u_CX;$/;"	n
v	bpc_mq\code_cell.v	/^wire[1:0] v=band_eq_1?h_0:v_0;$/;"	n
v0	bpc_mq\code_cell.v	/^  input v0,v1;$/;"	p
v0	bpc_mq\code_cell.v	/^input h0,h1,v0,v1,d0,d1,d2,d3;$/;"	p
v0	bpc_mq\code_cell.v	/^input h0,h1,v0,v1;$/;"	p
v1	bpc_mq\code_cell.v	/^  input v0,v1;$/;"	p
v1	bpc_mq\code_cell.v	/^input h0,h1,v0,v1,d0,d1,d2,d3;$/;"	p
v1	bpc_mq\code_cell.v	/^input h0,h1,v0,v1;$/;"	p
v_0	bpc_mq\code_cell.v	/^wire[1:0] v_0=v0+v1;$/;"	n
vc	bpc_mq\code_cell.v	/^reg [1:0]vc;$/;"	r
zc_CxD	bpc_mq\code_cell.v	/^output [5:0]zc_CxD;$/;"	p
zc_CxD	bpc_mq\code_cell.v	/^wire [5:0]zc_CxD={CX,data_v};$/;"	n
din	bpc_mq\fifo.v	/^input [7 : 0] din;$/;"	p
dout	bpc_mq\fifo.v	/^output [7 : 0] dout;$/;"	p
empty	bpc_mq\fifo.v	/^output empty;$/;"	p
fifo	bpc_mq\fifo.v	/^module fifo($/;"	m
full	bpc_mq\fifo.v	/^output full;$/;"	p
rd_clk	bpc_mq\fifo.v	/^input rd_clk;$/;"	p
rd_en	bpc_mq\fifo.v	/^input rd_en;$/;"	p
wr_clk	bpc_mq\fifo.v	/^input wr_clk;$/;"	p
wr_en	bpc_mq\fifo.v	/^input wr_en;$/;"	p
clk_rd	bpc_mq\fifoa.v	/^	input       clk_rd;$/;"	p
clk_wr	bpc_mq\fifoa.v	/^	input       clk_wr;$/;"	p
fifo_in0	bpc_mq\fifoa.v	/^	input [7:0] fifo_in0;$/;"	p
fifo_in0	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in0;$/;"	n
fifo_in1	bpc_mq\fifoa.v	/^	input [7:0] fifo_in1;$/;"	p
fifo_in1	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in1;$/;"	n
fifo_in2	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in2;$/;"	n
fifo_in2	bpc_mq\fifoa.v	/^    input [7:0] fifo_in2;$/;"	p
fifo_in3	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in3;$/;"	n
fifo_in3	bpc_mq\fifoa.v	/^    input [7:0] fifo_in3;$/;"	p
fifo_in4	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in4;$/;"	n
fifo_in4	bpc_mq\fifoa.v	/^    input [7:0] fifo_in4;$/;"	p
fifo_in5	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in5;$/;"	n
fifo_in5	bpc_mq\fifoa.v	/^    input [7:0] fifo_in5;$/;"	p
fifo_in6	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in6;$/;"	n
fifo_in6	bpc_mq\fifoa.v	/^    input [7:0] fifo_in6;$/;"	p
fifo_in7	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in7;$/;"	n
fifo_in7	bpc_mq\fifoa.v	/^    input [7:0] fifo_in7;$/;"	p
fifo_in8	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in8;$/;"	n
fifo_in8	bpc_mq\fifoa.v	/^    input [7:0] fifo_in8;$/;"	p
fifo_in9	bpc_mq\fifoa.v	/^	wire [7:0] fifo_in9;$/;"	n
fifo_in9	bpc_mq\fifoa.v	/^    input [7:0] fifo_in9;$/;"	p
fifo_out0	bpc_mq\fifoa.v	/^	output [7:0] fifo_out0;$/;"	p
fifo_out1	bpc_mq\fifoa.v	/^	output [7:0] fifo_out1;$/;"	p
fifo_out2	bpc_mq\fifoa.v	/^	output [7:0] fifo_out2;$/;"	p
fifo_out3	bpc_mq\fifoa.v	/^	output [7:0] fifo_out3;$/;"	p
fifo_out4	bpc_mq\fifoa.v	/^	output [7:0] fifo_out4;$/;"	p
fifo_out5	bpc_mq\fifoa.v	/^	output [7:0] fifo_out5;$/;"	p
fifo_out6	bpc_mq\fifoa.v	/^	output [7:0] fifo_out6;$/;"	p
fifo_out7	bpc_mq\fifoa.v	/^	output [7:0] fifo_out7;$/;"	p
fifo_out8	bpc_mq\fifoa.v	/^	output [7:0] fifo_out8;$/;"	p
fifo_out9	bpc_mq\fifoa.v	/^	output [7:0] fifo_out9;$/;"	p
fifoa	bpc_mq\fifoa.v	/^module fifoa(\/\/output$/;"	m
rd_vld	bpc_mq\fifoa.v	/^	input [9:0] rd_vld;$/;"	p
rdempty	bpc_mq\fifoa.v	/^	output [9:0] rdempty;$/;"	p
rdempty	bpc_mq\fifoa.v	/^	wire [9:0] rdempty;$/;"	n
wr_vld	bpc_mq\fifoa.v	/^    input [9:0] wr_vld;$/;"	p
wrfull	bpc_mq\fifoa.v	/^	output [9:0] wrfull;$/;"	p
wrfull	bpc_mq\fifoa.v	/^	wire [9:0] wrfull;$/;"	n
1	bpc_mq\mq2.v	/^wire [16:0]Qe1_t2={Qe1,1'b0};$/;"	n
16	bpc_mq\mq2.v	/^ wire [27:0]C_set1={C[27:16],16'hffff};$/;"	n
A	bpc_mq\mq2.v	/^reg [15:0]A;$/;"	r
A_cp	bpc_mq\mq2.v	/^ reg[15:0]A_sp,A_mrp,A_cp;$/;"	r
A_mrp	bpc_mq\mq2.v	/^ reg[15:0]A_sp,A_mrp,A_cp;$/;"	r
A_sp	bpc_mq\mq2.v	/^ reg[15:0]A_sp,A_mrp,A_cp;$/;"	r
A_sub_Qe	bpc_mq\mq2.v	/^wire[15:0]A_sub_Qe;$/;"	n
A_sub_Qe_shift_1	bpc_mq\mq2.v	/^wire[15:0]A_sub_Qe_shift_1;$/;"	n
A_sub_Qe_shift_2	bpc_mq\mq2.v	/^wire[15:0]A_sub_Qe_shift_2;$/;"	n
A_temp	bpc_mq\mq2.v	/^wire[15:0] A_temp;$/;"	n
A_temp_1	bpc_mq\mq2.v	/^reg[15:0]A_temp_1;$/;"	r
A_temp_2	bpc_mq\mq2.v	/^reg[15:0] A_temp_2;$/;"	r
B	bpc_mq\mq2.v	/^reg [7:0]B;$/;"	r
B1	bpc_mq\mq2.v	/^reg [7:0]B1;$/;"	r
B1_S_1	bpc_mq\mq2.v	/^reg [7:0] B1_S_1;$/;"	r
B1_S_2	bpc_mq\mq2.v	/^reg [7:0] B1_S_2;$/;"	r
B1_delay	bpc_mq\mq2.v	/^reg[7:0] B1_delay;$/;"	r
B1_eq_fe	bpc_mq\mq2.v	/^wire B1_eq_fe=(B1_S_2==8'hfe);$/;"	n
B1_eq_ff	bpc_mq\mq2.v	/^wire B1_eq_ff=(B1_S_2==8'hff);$/;"	n
B1_reg	bpc_mq\mq2.v	/^reg[7:0] B1_reg;$/;"	r
B2	bpc_mq\mq2.v	/^reg [7:0]B2;$/;"	r
B_add1	bpc_mq\mq2.v	/^reg B_add1;$/;"	r
B_add1_reg	bpc_mq\mq2.v	/^reg B_add1_reg;$/;"	r
B_cp	bpc_mq\mq2.v	/^reg[7:0] B_sp,B_mrp,B_cp;$/;"	r
B_eq_fe	bpc_mq\mq2.v	/^wire B_eq_fe=(B==8'hfe);$/;"	n
B_eq_ff	bpc_mq\mq2.v	/^wire B_eq_ff=(B==8'hff);$/;"	n
B_mrp	bpc_mq\mq2.v	/^reg[7:0] B_sp,B_mrp,B_cp;$/;"	r
B_mux	bpc_mq\mq2.v	/^wire[7:0] B_mux;$/;"	n
B_reg	bpc_mq\mq2.v	/^reg[7:0] B_reg;$/;"	r
B_sp	bpc_mq\mq2.v	/^reg[7:0] B_sp,B_mrp,B_cp;$/;"	r
B_to_fifo	bpc_mq\mq2.v	/^wire [7:0]B_to_fifo=B_add1_reg?(B_reg+1):B_reg; $/;"	n
Bout_flag_flush	bpc_mq\mq2.v	/^wire Bout_flag_flush;$/;"	n
Bout_flag_normal	bpc_mq\mq2.v	/^wire[1:0] Bout_flag_normal;$/;"	n
Bout_flag_normal_f	bpc_mq\mq2.v	/^reg[1:0] Bout_flag_normal_f;$/;"	r
Bout_flag_reg	bpc_mq\mq2.v	/^reg [1:0]Bout_flag_reg;$/;"	r
Bout_flag_reg_cp	bpc_mq\mq2.v	/^wire[1:0]  Bout_flag_reg_cp;$/;"	n
Bout_flag_reg_mrp	bpc_mq\mq2.v	/^wire[1:0]  Bout_flag_reg_mrp;$/;"	n
Bout_flag_reg_sp	bpc_mq\mq2.v	/^wire[1:0]  Bout_flag_reg_sp;$/;"	n
C	bpc_mq\mq2.v	/^reg [27:0]C,C_temp;$/;"	r
C12_temp	bpc_mq\mq2.v	/^wire[11:0]C12_temp;$/;"	n
C16	bpc_mq\mq2.v	/^reg [15:0]C16,C16_temp,C16_temp_reg;$/;"	r
C16_cp	bpc_mq\mq2.v	/^reg[15:0]C16_sp,C16_mrp,C16_cp;$/;"	r
C16_mrp	bpc_mq\mq2.v	/^reg[15:0]C16_sp,C16_mrp,C16_cp;$/;"	r
C16_sp	bpc_mq\mq2.v	/^reg[15:0]C16_sp,C16_mrp,C16_cp;$/;"	r
C16_temp	bpc_mq\mq2.v	/^reg [15:0]C16,C16_temp,C16_temp_reg;$/;"	r
C16_temp_reg	bpc_mq\mq2.v	/^reg [15:0]C16,C16_temp,C16_temp_reg;$/;"	r
C16_temp_shift	bpc_mq\mq2.v	/^reg[15:0] C16_temp_shift;$/;"	r
CT	bpc_mq\mq2.v	/^reg [3:0]CT;$/;"	r
CT_add_1	bpc_mq\mq2.v	/^reg [3:0]CT_add_1;$/;"	r
CT_add_1_S_1	bpc_mq\mq2.v	/^reg [3:0] CT_add_1_S_1;$/;"	r
CT_add_1_S_2	bpc_mq\mq2.v	/^reg [3:0] CT_add_1_S_2;$/;"	r
CT_add_1_delay	bpc_mq\mq2.v	/^reg[3:0] CT_add_1_delay;$/;"	r
CT_add_2	bpc_mq\mq2.v	/^reg [3:0]CT_add_2;$/;"	r
CT_add_all	bpc_mq\mq2.v	/^wire [4:0] CT_add_all=CT_add_1_S_2 + CT_add_2; $/;"	n
CT_cp	bpc_mq\mq2.v	/^reg[3:0] CT_sp,CT_mrp,CT_cp;$/;"	r
CT_f	bpc_mq\mq2.v	/^reg[3:0]CT_f;$/;"	r
CT_f_1	bpc_mq\mq2.v	/^wire[3:0] CT_f_1= CT-count_A0_reg; $/;"	n
CT_f_2_1	bpc_mq\mq2.v	/^wire[3:0] CT_f_2_1= CT_plus_add_1_7-num_shift; $/;"	n
CT_f_2_2	bpc_mq\mq2.v	/^wire[3:0] CT_f_2_2= CT_plus_add_1_8-num_shift; $/;"	n
CT_mrp	bpc_mq\mq2.v	/^reg[3:0] CT_sp,CT_mrp,CT_cp;$/;"	r
CT_mux	bpc_mq\mq2.v	/^wire[3:0] CT_mux;$/;"	n
CT_plus_add_1_7	bpc_mq\mq2.v	/^wire [4:0]CT_plus_add_1_7=CT+7;$/;"	n
CT_plus_add_1_8	bpc_mq\mq2.v	/^wire [4:0]CT_plus_add_1_8=CT+8;$/;"	n
CT_s	bpc_mq\mq2.v	/^wire [3:0] CT_s;$/;"	n
CT_sp	bpc_mq\mq2.v	/^reg[3:0] CT_sp,CT_mrp,CT_cp;$/;"	r
CX	bpc_mq\mq2.v	/^wire[4:0]CX=PCXD_reg[5:1];$/;"	n
CX1	bpc_mq\mq2.v	/^reg[4:0] CX1;$/;"	r
CX_eq_CX1	bpc_mq\mq2.v	/^wire CX_eq_CX1;$/;"	n
C_aux	bpc_mq\mq2.v	/^ wire[27:0] C_aux;$/;"	n
C_aux_S_1	bpc_mq\mq2.v	/^reg [27:0] C_aux_S_1;$/;"	r
C_aux_delay	bpc_mq\mq2.v	/^reg[27:0] C_aux_delay;$/;"	r
C_cp	bpc_mq\mq2.v	/^reg[27:0] C_sp,C_mrp,C_cp;$/;"	r
C_lt_Temp	bpc_mq\mq2.v	/^ wire C_lt_Temp=(Temp>17'hffff);$/;"	n
C_mrp	bpc_mq\mq2.v	/^reg[27:0] C_sp,C_mrp,C_cp;$/;"	r
C_mux	bpc_mq\mq2.v	/^wire[27:0] C_mux;$/;"	n
C_set1	bpc_mq\mq2.v	/^ wire [27:0]C_set1={C[27:16],16'hffff};$/;"	n
C_sp	bpc_mq\mq2.v	/^reg[27:0] C_sp,C_mrp,C_cp;$/;"	r
C_temp	bpc_mq\mq2.v	/^reg [27:0]C,C_temp;$/;"	r
C_temp_S_1	bpc_mq\mq2.v	/^wire[27:0] C_temp_S_1;$/;"	n
C_temp_S_2	bpc_mq\mq2.v	/^reg [27:0] C_temp_S_2;$/;"	r
C_temp_flush	bpc_mq\mq2.v	/^ wire [27:0]C_temp_flush=(C_lt_Temp)?C_set1:(C_set1-16'h8000);$/;"	n
C_temp_flush_reg	bpc_mq\mq2.v	/^ reg[27:0] C_temp_flush_reg;$/;"	r
C_temp_shift	bpc_mq\mq2.v	/^ wire[27:0] C_temp_shift;$/;"	n
C_temp_shift_S_1	bpc_mq\mq2.v	/^wire[27:0] C_temp_shift_S_1;$/;"	n
C_temp_shift_S_2	bpc_mq\mq2.v	/^reg [27:0] C_temp_shift_S_2;$/;"	r
C_temp_shift_fill0	bpc_mq\mq2.v	/^ wire[27:0] C_temp_shift_fill0;$/;"	n
C_updated_1	bpc_mq\mq2.v	/^ reg[27:0] C_updated_1;$/;"	r
C_updated_2	bpc_mq\mq2.v	/^wire[27:0] C_updated_2;$/;"	n
D	bpc_mq\mq2.v	/^wire D=PCXD_reg[0];$/;"	n
D_eq_MPS1	bpc_mq\mq2.v	/^wire D_eq_MPS1;$/;"	n
D_eq_MPS1_delay	bpc_mq\mq2.v	/^reg D_eq_MPS1_delay;$/;"	r
MASK	bpc_mq\mq2.v	/^reg[27:0] MASK;$/;"	r
MASK_1	bpc_mq\mq2.v	/^ reg[27:0] MASK_1,MASK_2;$/;"	r
MASK_2	bpc_mq\mq2.v	/^ reg[27:0] MASK_1,MASK_2;$/;"	r
MASK_C2	bpc_mq\mq2.v	/^reg[27:0] MASK_C2;$/;"	r
MASK_S	bpc_mq\mq2.v	/^reg[27:0] MASK_S;$/;"	r
MPS1	bpc_mq\mq2.v	/^wire MPS1;$/;"	n
MQ_out	bpc_mq\mq2.v	/^output [15:0]MQ_out; \/\/from fifo$/;"	p
MQ_out	bpc_mq\mq2.v	/^reg [15:0] MQ_out; $/;"	r
NLPS1	bpc_mq\mq2.v	/^reg [6:0]NLPS1;$/;"	r
NMPS1	bpc_mq\mq2.v	/^reg [6:0]NMPS1;$/;"	r
PCXD	bpc_mq\mq2.v	/^input[7:0] PCXD;$/;"	p
PCXD_reg	bpc_mq\mq2.v	/^reg[7:0] PCXD_reg;$/;"	r
Qe1	bpc_mq\mq2.v	/^reg [15:0]Qe1; $/;"	r
Qe1_delay	bpc_mq\mq2.v	/^reg[15:0] Qe1_delay;$/;"	r
Qe1_t2	bpc_mq\mq2.v	/^wire [16:0]Qe1_t2={Qe1,1'b0};$/;"	n
SA_st_CT	bpc_mq\mq2.v	/^wire SA_st_CT=(count_A0_reg<CT);$/;"	n
SA_sub_CT	bpc_mq\mq2.v	/^ wire[3:0] SA_sub_CT=count_A0_reg-CT;$/;"	n
SA_sub_CT_S_1	bpc_mq\mq2.v	/^reg [3:0] SA_sub_CT_S_1;$/;"	r
SA_sub_CT_S_2	bpc_mq\mq2.v	/^reg [3:0] SA_sub_CT_S_2;$/;"	r
SA_sub_CT_delay	bpc_mq\mq2.v	/^reg[3:0] SA_sub_CT_delay;$/;"	r
Sub_2_S	bpc_mq\mq2.v	/^wire[4:0] Sub_2_S;$/;"	n
Sub_2_S_2	bpc_mq\mq2.v	/^reg [4:0] Sub_2_S_2;$/;"	r
Temp	bpc_mq\mq2.v	/^reg [16:0]Temp;$/;"	r
bit_enough_to_bpc	bpc_mq\mq2.v	/^output bit_enough_to_bpc;$/;"	p
bit_enough_to_bpc	bpc_mq\mq2.v	/^reg bit_enough_to_bpc;$/;"	r
block_all_bp_over	bpc_mq\mq2.v	/^input block_all_bp_over;$/;"	p
cache_cp	bpc_mq\mq2.v	/^reg [7:0]cache_sp,cache_mrp,cache_cp;$/;"	r
cache_flag_cp	bpc_mq\mq2.v	/^reg cache_flag_sp,cache_flag_mrp,cache_flag_cp;$/;"	r
cache_flag_mrp	bpc_mq\mq2.v	/^reg cache_flag_sp,cache_flag_mrp,cache_flag_cp;$/;"	r
cache_flag_sp	bpc_mq\mq2.v	/^reg cache_flag_sp,cache_flag_mrp,cache_flag_cp;$/;"	r
cache_mrp	bpc_mq\mq2.v	/^reg [7:0]cache_sp,cache_mrp,cache_cp;$/;"	r
cache_sp	bpc_mq\mq2.v	/^reg [7:0]cache_sp,cache_mrp,cache_cp;$/;"	r
carry_C16	bpc_mq\mq2.v	/^reg carry_C16,carry_C16_reg;\/\/calculate the C16$/;"	r
carry_C16_reg	bpc_mq\mq2.v	/^reg carry_C16,carry_C16_reg;\/\/calculate the C16$/;"	r
clk	bpc_mq\mq2.v	/^input clk,rst;$/;"	p
count_A0	bpc_mq\mq2.v	/^reg[3:0]count_A0; $/;"	r
count_A0_1	bpc_mq\mq2.v	/^reg [1:0]count_A0_1;$/;"	r
count_A0_delay1	bpc_mq\mq2.v	/^reg[3:0] count_A0_delay1;$/;"	r
count_A0_reg	bpc_mq\mq2.v	/^reg[3:0] count_A0_reg;$/;"	r
count_Qe0	bpc_mq\mq2.v	/^reg[3:0] count_Qe0;$/;"	r
count_flush_delay0	bpc_mq\mq2.v	/^reg[3:0] count_flush_delay0;$/;"	r
count_mq_out	bpc_mq\mq2.v	/^reg [13:0]count_mq_out;$/;"	r
count_stop	bpc_mq\mq2.v	/^reg[1:0] count_stop;$/;"	r
cx_delay_for_stop	bpc_mq\mq2.v	/^reg[4:0] cx_delay_for_stop;$/;"	r
data_to_fifo	bpc_mq\mq2.v	/^reg [15:0]data_to_fifo;$/;"	r
data_valid_pass	bpc_mq\mq2.v	/^reg[1:0] data_valid_pass;$/;"	r
data_valid_pass_reg	bpc_mq\mq2.v	/^output[1:0] data_valid_pass_reg;$/;"	p
data_valid_pass_reg	bpc_mq\mq2.v	/^reg[1:0] data_valid_pass_reg;$/;"	r
data_valid_usual	bpc_mq\mq2.v	/^wire data_valid_usual=(!flush_over)&&((sum_flag_sp>1)||(sum_flag_mrp>1)||(sum_flag_cp>1))&&((work_en_reg)||flush_delay4);$/;"	n
en_cp	bpc_mq\mq2.v	/^wire en_sp,en_mrp,en_cp;$/;"	n
en_mrp	bpc_mq\mq2.v	/^wire en_sp,en_mrp,en_cp;$/;"	n
en_sp	bpc_mq\mq2.v	/^wire en_sp,en_mrp,en_cp;$/;"	n
flush	bpc_mq\mq2.v	/^input flush;           	$/;"	p
flush_delay1	bpc_mq\mq2.v	/^reg flush_delay1;$/;"	r
flush_delay2	bpc_mq\mq2.v	/^reg flush_delay2;$/;"	r
flush_delay3	bpc_mq\mq2.v	/^reg flush_delay3;$/;"	r
flush_delay4	bpc_mq\mq2.v	/^reg flush_delay4;$/;"	r
flush_delay5	bpc_mq\mq2.v	/^reg flush_delay5;$/;"	r
flush_delay5_11	bpc_mq\mq2.v	/^reg flush_delay5_11,flush_delay6_11;$/;"	r
flush_delay6_11	bpc_mq\mq2.v	/^reg flush_delay5_11,flush_delay6_11;$/;"	r
flush_en_delay0_0	bpc_mq\mq2.v	/^wire flush_en_delay0_0=(!flush_over)?((state==s_flush)&&(count_flush_delay0==0)):0;$/;"	n
flush_en_delay0_1	bpc_mq\mq2.v	/^wire flush_en_delay0_1=(!flush_over)?(count_flush_delay0==1):0;$/;"	n
flush_en_delay0_10	bpc_mq\mq2.v	/^wire flush_en_delay0_10=(!flush_over)?(count_flush_delay0==10):0;$/;"	n
flush_en_delay0_11	bpc_mq\mq2.v	/^wire flush_en_delay0_11=(!flush_over)?(count_flush_delay0==11):0;$/;"	n
flush_en_delay0_2	bpc_mq\mq2.v	/^wire flush_en_delay0_2=(!flush_over)?(count_flush_delay0==2):0;$/;"	n
flush_en_delay0_3	bpc_mq\mq2.v	/^wire flush_en_delay0_3=(!flush_over)?(count_flush_delay0==3):0;$/;"	n
flush_en_delay0_4	bpc_mq\mq2.v	/^wire flush_en_delay0_4=(!flush_over)?(count_flush_delay0==4):0;$/;"	n
flush_en_delay0_5	bpc_mq\mq2.v	/^wire flush_en_delay0_5=(!flush_over)?(count_flush_delay0==5):0;$/;"	n
flush_en_delay0_6	bpc_mq\mq2.v	/^wire flush_en_delay0_6=(!flush_over)?(count_flush_delay0==6):0;$/;"	n
flush_en_delay0_7	bpc_mq\mq2.v	/^wire flush_en_delay0_7=(!flush_over)?(count_flush_delay0==7):0;$/;"	n
flush_en_delay0_8	bpc_mq\mq2.v	/^wire flush_en_delay0_8=(!flush_over)?(count_flush_delay0==8):0;$/;"	n
flush_en_delay0_9	bpc_mq\mq2.v	/^wire flush_en_delay0_9=(!flush_over)?(count_flush_delay0==9):0;$/;"	n
flush_en_delay1_0	bpc_mq\mq2.v	/^reg flush_en_delay1_0,flush_en_delay1_1,flush_en_delay1_2,flush_en_delay1_3,flush_en_delay1_4;$/;"	r
flush_en_delay1_1	bpc_mq\mq2.v	/^reg flush_en_delay1_0,flush_en_delay1_1,flush_en_delay1_2,flush_en_delay1_3,flush_en_delay1_4;$/;"	r
flush_en_delay1_10	bpc_mq\mq2.v	/^reg flush_en_delay1_9,flush_en_delay1_10,flush_en_delay1_11;$/;"	r
flush_en_delay1_11	bpc_mq\mq2.v	/^reg flush_en_delay1_9,flush_en_delay1_10,flush_en_delay1_11;$/;"	r
flush_en_delay1_2	bpc_mq\mq2.v	/^reg flush_en_delay1_0,flush_en_delay1_1,flush_en_delay1_2,flush_en_delay1_3,flush_en_delay1_4;$/;"	r
flush_en_delay1_3	bpc_mq\mq2.v	/^reg flush_en_delay1_0,flush_en_delay1_1,flush_en_delay1_2,flush_en_delay1_3,flush_en_delay1_4;$/;"	r
flush_en_delay1_4	bpc_mq\mq2.v	/^reg flush_en_delay1_0,flush_en_delay1_1,flush_en_delay1_2,flush_en_delay1_3,flush_en_delay1_4;$/;"	r
flush_en_delay1_5	bpc_mq\mq2.v	/^reg flush_en_delay1_5,flush_en_delay1_6,flush_en_delay1_7,flush_en_delay1_8;$/;"	r
flush_en_delay1_6	bpc_mq\mq2.v	/^reg flush_en_delay1_5,flush_en_delay1_6,flush_en_delay1_7,flush_en_delay1_8;$/;"	r
flush_en_delay1_7	bpc_mq\mq2.v	/^reg flush_en_delay1_5,flush_en_delay1_6,flush_en_delay1_7,flush_en_delay1_8;$/;"	r
flush_en_delay1_8	bpc_mq\mq2.v	/^reg flush_en_delay1_5,flush_en_delay1_6,flush_en_delay1_7,flush_en_delay1_8;$/;"	r
flush_en_delay1_9	bpc_mq\mq2.v	/^reg flush_en_delay1_9,flush_en_delay1_10,flush_en_delay1_11;$/;"	r
flush_en_delay1_cp	bpc_mq\mq2.v	/^reg flush_en_delay1_sp,flush_en_delay1_mrp,flush_en_delay1_cp;$/;"	r
flush_en_delay1_mrp	bpc_mq\mq2.v	/^reg flush_en_delay1_sp,flush_en_delay1_mrp,flush_en_delay1_cp;$/;"	r
flush_en_delay1_sp	bpc_mq\mq2.v	/^reg flush_en_delay1_sp,flush_en_delay1_mrp,flush_en_delay1_cp;$/;"	r
flush_en_delay2_0	bpc_mq\mq2.v	/^reg flush_en_delay2_0,flush_en_delay2_3,flush_en_delay2_6;$/;"	r
flush_en_delay2_1	bpc_mq\mq2.v	/^reg flush_en_delay2_1,flush_en_delay2_4,flush_en_delay2_7;$/;"	r
flush_en_delay2_10	bpc_mq\mq2.v	/^reg flush_en_delay2_9,flush_en_delay2_10,flush_en_delay2_11;$/;"	r
flush_en_delay2_11	bpc_mq\mq2.v	/^reg flush_en_delay2_9,flush_en_delay2_10,flush_en_delay2_11;$/;"	r
flush_en_delay2_2	bpc_mq\mq2.v	/^reg flush_en_delay2_2,flush_en_delay2_5,flush_en_delay2_8;$/;"	r
flush_en_delay2_3	bpc_mq\mq2.v	/^reg flush_en_delay2_0,flush_en_delay2_3,flush_en_delay2_6;$/;"	r
flush_en_delay2_4	bpc_mq\mq2.v	/^reg flush_en_delay2_1,flush_en_delay2_4,flush_en_delay2_7;$/;"	r
flush_en_delay2_5	bpc_mq\mq2.v	/^reg flush_en_delay2_2,flush_en_delay2_5,flush_en_delay2_8;$/;"	r
flush_en_delay2_6	bpc_mq\mq2.v	/^reg flush_en_delay2_0,flush_en_delay2_3,flush_en_delay2_6;$/;"	r
flush_en_delay2_7	bpc_mq\mq2.v	/^reg flush_en_delay2_1,flush_en_delay2_4,flush_en_delay2_7;$/;"	r
flush_en_delay2_8	bpc_mq\mq2.v	/^reg flush_en_delay2_2,flush_en_delay2_5,flush_en_delay2_8;$/;"	r
flush_en_delay2_9	bpc_mq\mq2.v	/^reg flush_en_delay2_9,flush_en_delay2_10,flush_en_delay2_11;$/;"	r
flush_en_delay2_cp	bpc_mq\mq2.v	/^reg flush_en_delay2_sp,flush_en_delay2_mrp,flush_en_delay2_cp;$/;"	r
flush_en_delay2_mrp	bpc_mq\mq2.v	/^reg flush_en_delay2_sp,flush_en_delay2_mrp,flush_en_delay2_cp;$/;"	r
flush_en_delay2_sp	bpc_mq\mq2.v	/^reg flush_en_delay2_sp,flush_en_delay2_mrp,flush_en_delay2_cp;$/;"	r
flush_en_delay3_0	bpc_mq\mq2.v	/^reg flush_en_delay3_0,flush_en_delay3_3,flush_en_delay3_6;$/;"	r
flush_en_delay3_1	bpc_mq\mq2.v	/^reg flush_en_delay3_1,flush_en_delay3_4,flush_en_delay3_7;$/;"	r
flush_en_delay3_10	bpc_mq\mq2.v	/^reg flush_en_delay3_9,flush_en_delay3_10,flush_en_delay3_11;$/;"	r
flush_en_delay3_11	bpc_mq\mq2.v	/^reg flush_en_delay3_9,flush_en_delay3_10,flush_en_delay3_11;$/;"	r
flush_en_delay3_2	bpc_mq\mq2.v	/^reg flush_en_delay3_2,flush_en_delay3_5,flush_en_delay3_8;$/;"	r
flush_en_delay3_3	bpc_mq\mq2.v	/^reg flush_en_delay3_0,flush_en_delay3_3,flush_en_delay3_6;$/;"	r
flush_en_delay3_4	bpc_mq\mq2.v	/^reg flush_en_delay3_1,flush_en_delay3_4,flush_en_delay3_7;$/;"	r
flush_en_delay3_5	bpc_mq\mq2.v	/^reg flush_en_delay3_2,flush_en_delay3_5,flush_en_delay3_8;$/;"	r
flush_en_delay3_6	bpc_mq\mq2.v	/^reg flush_en_delay3_0,flush_en_delay3_3,flush_en_delay3_6;$/;"	r
flush_en_delay3_7	bpc_mq\mq2.v	/^reg flush_en_delay3_1,flush_en_delay3_4,flush_en_delay3_7;$/;"	r
flush_en_delay3_8	bpc_mq\mq2.v	/^reg flush_en_delay3_2,flush_en_delay3_5,flush_en_delay3_8;$/;"	r
flush_en_delay3_9	bpc_mq\mq2.v	/^reg flush_en_delay3_9,flush_en_delay3_10,flush_en_delay3_11;$/;"	r
flush_en_delay3_cp	bpc_mq\mq2.v	/^reg flush_en_delay3_sp,flush_en_delay3_mrp,flush_en_delay3_cp;$/;"	r
flush_en_delay3_mrp	bpc_mq\mq2.v	/^reg flush_en_delay3_sp,flush_en_delay3_mrp,flush_en_delay3_cp;$/;"	r
flush_en_delay3_sp	bpc_mq\mq2.v	/^reg flush_en_delay3_sp,flush_en_delay3_mrp,flush_en_delay3_cp;$/;"	r
flush_en_delay4_1	bpc_mq\mq2.v	/^reg flush_en_delay4_1;$/;"	r
flush_en_delay4_10	bpc_mq\mq2.v	/^reg flush_en_delay4_10;$/;"	r
flush_en_delay4_11	bpc_mq\mq2.v	/^reg flush_en_delay4_11;$/;"	r
flush_en_delay4_2	bpc_mq\mq2.v	/^reg flush_en_delay4_2;$/;"	r
flush_en_delay4_3	bpc_mq\mq2.v	/^reg flush_en_delay4_3;$/;"	r
flush_en_delay4_5	bpc_mq\mq2.v	/^reg flush_en_delay4_5;$/;"	r
flush_en_delay4_6	bpc_mq\mq2.v	/^reg flush_en_delay4_6;$/;"	r
flush_en_delay4_7	bpc_mq\mq2.v	/^reg flush_en_delay4_7;$/;"	r
flush_en_delay4_9	bpc_mq\mq2.v	/^reg flush_en_delay4_9;$/;"	r
flush_over	bpc_mq\mq2.v	/^output flush_over;$/;"	p
flush_over	bpc_mq\mq2.v	/^reg flush_over;$/;"	r
flush_reg	bpc_mq\mq2.v	/^reg flush_reg;$/;"	r
fsm_for_first_cp	bpc_mq\mq2.v	/^reg fsm_for_first_cp;$/;"	r
fsm_for_first_cp_n	bpc_mq\mq2.v	/^reg fsm_for_first_cp_n;$/;"	r
fsm_for_first_mrp	bpc_mq\mq2.v	/^reg fsm_for_first_mrp;$/;"	r
fsm_for_first_mrp_n	bpc_mq\mq2.v	/^reg fsm_for_first_mrp_n;$/;"	r
fsm_for_first_sp	bpc_mq\mq2.v	/^reg fsm_for_first_sp;$/;"	r
fsm_for_first_sp_n	bpc_mq\mq2.v	/^reg fsm_for_first_sp_n;$/;"	r
fsm_for_out_vlid	bpc_mq\mq2.v	/^reg[1:0] fsm_for_out_vlid;$/;"	r
fsm_for_out_vlid_n	bpc_mq\mq2.v	/^reg[1:0] fsm_for_out_vlid_n;$/;"	r
idle_out	bpc_mq\mq2.v	/^parameter idle_out=2'b00,$/;"	c
ind_cx0	bpc_mq\mq2.v	/^parameter ind_cx0=6,$/;"	c
ind_cx1	bpc_mq\mq2.v	/^          ind_cx1=8,$/;"	c
ind_cx18	bpc_mq\mq2.v	/^		  ind_cx18=92;$/;"	c
ind_cx2_17	bpc_mq\mq2.v	/^		  ind_cx2_17=0,$/;"	c
index	bpc_mq\mq2.v	/^reg [6:0]index;$/;"	r
index_cx0_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_cp,index_cx1_cp,index_cx2_cp,index_cx3_cp,index_cx4_cp,index_cx5_cp,index_cx6_cp;$/;"	r
index_cx0_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_mrp,index_cx1_mrp,index_cx2_mrp,index_cx3_mrp,index_cx4_mrp,index_cx5_mrp,index_cx6_mrp;$/;"	r
index_cx0_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_sp,index_cx1_sp,index_cx2_sp,index_cx3_sp,index_cx4_sp,index_cx5_sp,index_cx6_sp;$/;"	r
index_cx10_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_cp,index_cx8_cp,index_cx9_cp,index_cx10_cp,index_cx11_cp,index_cx12_cp,index_cx13_cp;$/;"	r
index_cx10_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_mrp,index_cx8_mrp,index_cx9_mrp,index_cx10_mrp,index_cx11_mrp,index_cx12_mrp,index_cx13_mrp;$/;"	r
index_cx10_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_sp,index_cx8_sp,index_cx9_sp,index_cx10_sp,index_cx11_sp,index_cx12_sp,index_cx13_sp;$/;"	r
index_cx11_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_cp,index_cx8_cp,index_cx9_cp,index_cx10_cp,index_cx11_cp,index_cx12_cp,index_cx13_cp;$/;"	r
index_cx11_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_mrp,index_cx8_mrp,index_cx9_mrp,index_cx10_mrp,index_cx11_mrp,index_cx12_mrp,index_cx13_mrp;$/;"	r
index_cx11_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_sp,index_cx8_sp,index_cx9_sp,index_cx10_sp,index_cx11_sp,index_cx12_sp,index_cx13_sp;$/;"	r
index_cx12_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_cp,index_cx8_cp,index_cx9_cp,index_cx10_cp,index_cx11_cp,index_cx12_cp,index_cx13_cp;$/;"	r
index_cx12_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_mrp,index_cx8_mrp,index_cx9_mrp,index_cx10_mrp,index_cx11_mrp,index_cx12_mrp,index_cx13_mrp;$/;"	r
index_cx12_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_sp,index_cx8_sp,index_cx9_sp,index_cx10_sp,index_cx11_sp,index_cx12_sp,index_cx13_sp;$/;"	r
index_cx13_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_cp,index_cx8_cp,index_cx9_cp,index_cx10_cp,index_cx11_cp,index_cx12_cp,index_cx13_cp;$/;"	r
index_cx13_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_mrp,index_cx8_mrp,index_cx9_mrp,index_cx10_mrp,index_cx11_mrp,index_cx12_mrp,index_cx13_mrp;$/;"	r
index_cx13_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_sp,index_cx8_sp,index_cx9_sp,index_cx10_sp,index_cx11_sp,index_cx12_sp,index_cx13_sp;$/;"	r
index_cx14_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_cp,index_cx15_cp,index_cx16_cp,index_cx17_cp,index_cx18_cp;$/;"	r
index_cx14_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_mrp,index_cx15_mrp,index_cx16_mrp,index_cx17_mrp,index_cx18_mrp;$/;"	r
index_cx14_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_sp,index_cx15_sp,index_cx16_sp,index_cx17_sp,index_cx18_sp;$/;"	r
index_cx15_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_cp,index_cx15_cp,index_cx16_cp,index_cx17_cp,index_cx18_cp;$/;"	r
index_cx15_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_mrp,index_cx15_mrp,index_cx16_mrp,index_cx17_mrp,index_cx18_mrp;$/;"	r
index_cx15_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_sp,index_cx15_sp,index_cx16_sp,index_cx17_sp,index_cx18_sp;$/;"	r
index_cx16_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_cp,index_cx15_cp,index_cx16_cp,index_cx17_cp,index_cx18_cp;$/;"	r
index_cx16_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_mrp,index_cx15_mrp,index_cx16_mrp,index_cx17_mrp,index_cx18_mrp;$/;"	r
index_cx16_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_sp,index_cx15_sp,index_cx16_sp,index_cx17_sp,index_cx18_sp;$/;"	r
index_cx17_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_cp,index_cx15_cp,index_cx16_cp,index_cx17_cp,index_cx18_cp;$/;"	r
index_cx17_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_mrp,index_cx15_mrp,index_cx16_mrp,index_cx17_mrp,index_cx18_mrp;$/;"	r
index_cx17_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_sp,index_cx15_sp,index_cx16_sp,index_cx17_sp,index_cx18_sp;$/;"	r
index_cx18_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_cp,index_cx15_cp,index_cx16_cp,index_cx17_cp,index_cx18_cp;$/;"	r
index_cx18_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_mrp,index_cx15_mrp,index_cx16_mrp,index_cx17_mrp,index_cx18_mrp;$/;"	r
index_cx18_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx14_sp,index_cx15_sp,index_cx16_sp,index_cx17_sp,index_cx18_sp;$/;"	r
index_cx1_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_cp,index_cx1_cp,index_cx2_cp,index_cx3_cp,index_cx4_cp,index_cx5_cp,index_cx6_cp;$/;"	r
index_cx1_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_mrp,index_cx1_mrp,index_cx2_mrp,index_cx3_mrp,index_cx4_mrp,index_cx5_mrp,index_cx6_mrp;$/;"	r
index_cx1_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_sp,index_cx1_sp,index_cx2_sp,index_cx3_sp,index_cx4_sp,index_cx5_sp,index_cx6_sp;$/;"	r
index_cx2_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_cp,index_cx1_cp,index_cx2_cp,index_cx3_cp,index_cx4_cp,index_cx5_cp,index_cx6_cp;$/;"	r
index_cx2_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_mrp,index_cx1_mrp,index_cx2_mrp,index_cx3_mrp,index_cx4_mrp,index_cx5_mrp,index_cx6_mrp;$/;"	r
index_cx2_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_sp,index_cx1_sp,index_cx2_sp,index_cx3_sp,index_cx4_sp,index_cx5_sp,index_cx6_sp;$/;"	r
index_cx3_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_cp,index_cx1_cp,index_cx2_cp,index_cx3_cp,index_cx4_cp,index_cx5_cp,index_cx6_cp;$/;"	r
index_cx3_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_mrp,index_cx1_mrp,index_cx2_mrp,index_cx3_mrp,index_cx4_mrp,index_cx5_mrp,index_cx6_mrp;$/;"	r
index_cx3_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_sp,index_cx1_sp,index_cx2_sp,index_cx3_sp,index_cx4_sp,index_cx5_sp,index_cx6_sp;$/;"	r
index_cx4_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_cp,index_cx1_cp,index_cx2_cp,index_cx3_cp,index_cx4_cp,index_cx5_cp,index_cx6_cp;$/;"	r
index_cx4_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_mrp,index_cx1_mrp,index_cx2_mrp,index_cx3_mrp,index_cx4_mrp,index_cx5_mrp,index_cx6_mrp;$/;"	r
index_cx4_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_sp,index_cx1_sp,index_cx2_sp,index_cx3_sp,index_cx4_sp,index_cx5_sp,index_cx6_sp;$/;"	r
index_cx5_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_cp,index_cx1_cp,index_cx2_cp,index_cx3_cp,index_cx4_cp,index_cx5_cp,index_cx6_cp;$/;"	r
index_cx5_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_mrp,index_cx1_mrp,index_cx2_mrp,index_cx3_mrp,index_cx4_mrp,index_cx5_mrp,index_cx6_mrp;$/;"	r
index_cx5_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_sp,index_cx1_sp,index_cx2_sp,index_cx3_sp,index_cx4_sp,index_cx5_sp,index_cx6_sp;$/;"	r
index_cx6_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_cp,index_cx1_cp,index_cx2_cp,index_cx3_cp,index_cx4_cp,index_cx5_cp,index_cx6_cp;$/;"	r
index_cx6_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_mrp,index_cx1_mrp,index_cx2_mrp,index_cx3_mrp,index_cx4_mrp,index_cx5_mrp,index_cx6_mrp;$/;"	r
index_cx6_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx0_sp,index_cx1_sp,index_cx2_sp,index_cx3_sp,index_cx4_sp,index_cx5_sp,index_cx6_sp;$/;"	r
index_cx7_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_cp,index_cx8_cp,index_cx9_cp,index_cx10_cp,index_cx11_cp,index_cx12_cp,index_cx13_cp;$/;"	r
index_cx7_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_mrp,index_cx8_mrp,index_cx9_mrp,index_cx10_mrp,index_cx11_mrp,index_cx12_mrp,index_cx13_mrp;$/;"	r
index_cx7_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_sp,index_cx8_sp,index_cx9_sp,index_cx10_sp,index_cx11_sp,index_cx12_sp,index_cx13_sp;$/;"	r
index_cx8_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_cp,index_cx8_cp,index_cx9_cp,index_cx10_cp,index_cx11_cp,index_cx12_cp,index_cx13_cp;$/;"	r
index_cx8_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_mrp,index_cx8_mrp,index_cx9_mrp,index_cx10_mrp,index_cx11_mrp,index_cx12_mrp,index_cx13_mrp;$/;"	r
index_cx8_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_sp,index_cx8_sp,index_cx9_sp,index_cx10_sp,index_cx11_sp,index_cx12_sp,index_cx13_sp;$/;"	r
index_cx9_cp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_cp,index_cx8_cp,index_cx9_cp,index_cx10_cp,index_cx11_cp,index_cx12_cp,index_cx13_cp;$/;"	r
index_cx9_mrp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_mrp,index_cx8_mrp,index_cx9_mrp,index_cx10_mrp,index_cx11_mrp,index_cx12_mrp,index_cx13_mrp;$/;"	r
index_cx9_sp	bpc_mq\mq2.v	/^reg [6:0]index_cx7_sp,index_cx8_sp,index_cx9_sp,index_cx10_sp,index_cx11_sp,index_cx12_sp,index_cx13_sp;$/;"	r
index_delay	bpc_mq\mq2.v	/^reg[6:0] index_delay;$/;"	r
index_final	bpc_mq\mq2.v	/^wire[6:0]index_final;       $/;"	n
index_next	bpc_mq\mq2.v	/^wire[6:0]index_next;  $/;"	n
mq	bpc_mq\mq2.v	/^module mq$/;"	m
normal_valid	bpc_mq\mq2.v	/^wire normal_valid;$/;"	n
normal_valid_out	bpc_mq\mq2.v	/^		  normal_valid_out=2'b10;$/;"	c
num_shift	bpc_mq\mq2.v	/^wire [3:0]num_shift;$/;"	n
nxstate	bpc_mq\mq2.v	/^reg[1:0] state,nxstate;$/;"	r
one_codeblock_over	bpc_mq\mq2.v	/^output one_codeblock_over;$/;"	p
one_codeblock_over	bpc_mq\mq2.v	/^reg one_codeblock_over;$/;"	r
pass	bpc_mq\mq2.v	/^wire[1:0]pass=PCXD_reg[7:6];   $/;"	n
pass1	bpc_mq\mq2.v	/^reg[1:0] pass1;$/;"	r
pass2	bpc_mq\mq2.v	/^reg[1:0] pass2;$/;"	r
pass3	bpc_mq\mq2.v	/^reg[1:0] pass3;$/;"	r
pass3_delay	bpc_mq\mq2.v	/^reg[1:0] pass3_delay;$/;"	r
pass4	bpc_mq\mq2.v	/^reg[1:0] pass4;$/;"	r
pass_eq_pass1	bpc_mq\mq2.v	/^wire pass_eq_pass1;$/;"	n
renorm	bpc_mq\mq2.v	/^wire renorm;$/;"	n
rst	bpc_mq\mq2.v	/^input clk,rst;$/;"	p
rst_syn	bpc_mq\mq2.v	/^input rst_syn;$/;"	p
s_flush	bpc_mq\mq2.v	/^parameter  s_flush=2'b11;$/;"	c
s_flush_wait	bpc_mq\mq2.v	/^parameter  s_flush_wait=2'b01;$/;"	c
sel3	bpc_mq\mq2.v	/^reg [2:0]sel3;$/;"	r
sel_B	bpc_mq\mq2.v	/^wire sel_B=(count_stop==3);$/;"	n
sel_CT	bpc_mq\mq2.v	/^wire sel_CT=(count_stop==3);$/;"	n
sel_index	bpc_mq\mq2.v	/^wire sel_index;$/;"	n
sel_mask	bpc_mq\mq2.v	/^reg[1:0] sel_mask;$/;"	r
sel_mask_2	bpc_mq\mq2.v	/^wire sel_mask_2=(CT_add_2== 7);$/;"	n
sel_mask_S	bpc_mq\mq2.v	/^reg [1:0] sel_mask_S;$/;"	r
sel_mask_delay	bpc_mq\mq2.v	/^reg[1:0] sel_mask_delay;$/;"	r
shift_judge_stop_end	bpc_mq\mq2.v	/^wire shift_judge_stop_end;$/;"	n
sidle	bpc_mq\mq2.v	/^parameter  sidle=2'b00;$/;"	c
song_require	bpc_mq\mq2.v	/^input [13:0]song_require;$/;"	p
space_judge	bpc_mq\mq2.v	/^wire space_judge;$/;"	n
space_judge_delay	bpc_mq\mq2.v	/^reg space_judge_delay;$/;"	r
start_MQ	bpc_mq\mq2.v	/^wire start_MQ=(pass==2'b00)? shift_judge_stop_end:1;$/;"	n
start_MQ_delay1	bpc_mq\mq2.v	/^reg start_MQ_delay1;$/;"	r
start_MQ_delay2	bpc_mq\mq2.v	/^ reg start_MQ_delay2;$/;"	r
start_MQ_delay3	bpc_mq\mq2.v	/^reg start_MQ_delay3;$/;"	r
start_aga	bpc_mq\mq2.v	/^input start_aga;$/;"	p
state	bpc_mq\mq2.v	/^reg[1:0] state,nxstate;$/;"	r
stop	bpc_mq\mq2.v	/^output stop;$/;"	p
stop	bpc_mq\mq2.v	/^wire stop;$/;"	n
stop_delay	bpc_mq\mq2.v	/^reg stop_delay;$/;"	r
stop_delay_delay	bpc_mq\mq2.v	/^reg stop_delay_delay;   $/;"	r
stop_en	bpc_mq\mq2.v	/^reg stop_en;$/;"	r
stop_for_pipline4	bpc_mq\mq2.v	/^wire stop_for_pipline4;$/;"	n
stop_for_pipline4_delay	bpc_mq\mq2.v	/^reg stop_for_pipline4_delay;$/;"	r
sum_flag_cp	bpc_mq\mq2.v	/^wire [1:0]sum_flag_cp=(Bout_flag_reg_cp==3)? 1:(cache_flag_cp+Bout_flag_reg_cp); $/;"	n
sum_flag_mrp	bpc_mq\mq2.v	/^wire [1:0]sum_flag_mrp=(Bout_flag_reg_mrp==3)? 1:(cache_flag_mrp+Bout_flag_reg_mrp); $/;"	n
sum_flag_sp	bpc_mq\mq2.v	/^wire [1:0]sum_flag_sp=(Bout_flag_reg_sp==3)? 1:(cache_flag_sp+Bout_flag_reg_sp); $/;"	n
top_valid	bpc_mq\mq2.v	/^wire top_valid;$/;"	n
top_valid_out	bpc_mq\mq2.v	/^          top_valid_out=2'b01,$/;"	c
word_last_flag	bpc_mq\mq2.v	/^output word_last_flag;$/;"	p
word_last_flag	bpc_mq\mq2.v	/^reg word_last_flag;  \/\/0-one byte  1-two bytes$/;"	r
word_last_valid	bpc_mq\mq2.v	/^output[1:0]word_last_valid;$/;"	p
word_last_valid	bpc_mq\mq2.v	/^reg[1:0]word_last_valid;$/;"	r
work_en	bpc_mq\mq2.v	/^wire work_en=(start_MQ_delay3&&(count_stop==0));$/;"	n
work_en_reg	bpc_mq\mq2.v	/^reg work_en_reg;$/;"	r
bp_code_over	bpc_mq\mq_out_state_generate.v	/^output bp_code_over;$/;"	p
bp_code_over	bpc_mq\mq_out_state_generate.v	/^reg bp_code_over;$/;"	r
clk	bpc_mq\mq_out_state_generate.v	/^input clk;$/;"	p
data_valid_pass_reg	bpc_mq\mq_out_state_generate.v	/^input [1:0]data_valid_pass_reg;$/;"	p
flush_over	bpc_mq\mq_out_state_generate.v	/^input flush_over;$/;"	p
mq_out_state_generate	bpc_mq\mq_out_state_generate.v	/^module mq_out_state_generate(  \/\/output$/;"	m
rst	bpc_mq\mq_out_state_generate.v	/^input rst;$/;"	p
rst_syn	bpc_mq\mq_out_state_generate.v	/^input rst_syn;$/;"	p
word_last_cp	bpc_mq\mq_out_state_generate.v	/^output word_last_cp;$/;"	p
word_last_cp	bpc_mq\mq_out_state_generate.v	/^reg word_last_cp;$/;"	r
word_last_flag	bpc_mq\mq_out_state_generate.v	/^input word_last_flag;$/;"	p
word_last_mrp	bpc_mq\mq_out_state_generate.v	/^output word_last_mrp;$/;"	p
word_last_mrp	bpc_mq\mq_out_state_generate.v	/^reg word_last_mrp;$/;"	r
word_last_sp	bpc_mq\mq_out_state_generate.v	/^output word_last_sp;$/;"	p
word_last_sp	bpc_mq\mq_out_state_generate.v	/^reg word_last_sp;$/;"	r
word_last_valid	bpc_mq\mq_out_state_generate.v	/^input [1:0]word_last_valid;$/;"	p
clk_rd	bpc_mq\read_fifo.v	/^	input       clk_rd;$/;"	p
fifo_out	bpc_mq\read_fifo.v	/^	reg [7:0] fifo_out;$/;"	r
fifo_out	bpc_mq\read_fifo.v	/^    output [7:0] fifo_out;$/;"	p
fifo_out0	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out0;$/;"	p
fifo_out1	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out1;$/;"	p
fifo_out2	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out2;$/;"	p
fifo_out3	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out3;$/;"	p
fifo_out4	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out4;$/;"	p
fifo_out5	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out5;$/;"	p
fifo_out6	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out6;$/;"	p
fifo_out7	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out7;$/;"	p
fifo_out8	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out8;$/;"	p
fifo_out9	bpc_mq\read_fifo.v	/^	input [7:0] fifo_out9;$/;"	p
halt_to_fifo	bpc_mq\read_fifo.v	/^	input halt_to_fifo;$/;"	p
rd_vld	bpc_mq\read_fifo.v	/^	output [9:0] rd_vld;$/;"	p
rd_vld	bpc_mq\read_fifo.v	/^	wire [9:0] rd_vld;$/;"	n
rd_vld_delay1	bpc_mq\read_fifo.v	/^	reg [9:0]rd_vld_delay1;$/;"	r
rd_vld_n	bpc_mq\read_fifo.v	/^	reg [9:0] rd_vld_n;$/;"	r
rd_vld_reg	bpc_mq\read_fifo.v	/^    reg [9:0] rd_vld_reg;$/;"	r
rdempty	bpc_mq\read_fifo.v	/^	input [9:0] rdempty;$/;"	p
read_fifo	bpc_mq\read_fifo.v	/^module read_fifo(\/\/output$/;"	m
rst	bpc_mq\read_fifo.v	/^	input       rst;$/;"	p
rst_syn	bpc_mq\read_fifo.v	/^	input       rst_syn;$/;"	p
start_aga	bpc_mq\read_fifo.v	/^	output start_aga;		\/\/ to  bpc_read_control$/;"	p
start_aga	bpc_mq\read_fifo.v	/^	reg start_aga;$/;"	r
start_aga_1	bpc_mq\read_fifo.v	/^	wire start_aga_1;$/;"	n
stop_rd	bpc_mq\read_fifo.v	/^	input       stop_rd;$/;"	p
arrange_out0	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out0;$/;"	p
arrange_out1	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out1;$/;"	p
arrange_out2	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out2;$/;"	p
arrange_out3	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out3;$/;"	p
arrange_out4	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out4;$/;"	p
arrange_out5	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out5;$/;"	p
arrange_out6	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out6;$/;"	p
arrange_out7	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out7;$/;"	p
arrange_out8	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out8;$/;"	p
arrange_out9	bpc_mq\write_fifo.v	/^	input [7:0] arrange_out9;$/;"	p
clk_dwt	bpc_mq\write_fifo.v	/^	input  clk_dwt;$/;"	p
clk_sg	bpc_mq\write_fifo.v	/^wire clk_sg=clk_wr;$/;"	n
clk_sg_reg	bpc_mq\write_fifo.v	/^reg clk_sg_reg;$/;"	r
clk_wr	bpc_mq\write_fifo.v	/^	input  clk_wr;$/;"	p
count_clk_dwt	bpc_mq\write_fifo.v	/^reg [1:0]count_clk_dwt;$/;"	r
fifo_in0	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in0;$/;"	p
fifo_in0	bpc_mq\write_fifo.v	/^    reg [7:0] fifo_in0;$/;"	r
fifo_in1	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in1;$/;"	p
fifo_in1	bpc_mq\write_fifo.v	/^	reg [7:0] fifo_in1;$/;"	r
fifo_in2	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in2;$/;"	p
fifo_in2	bpc_mq\write_fifo.v	/^	reg [7:0] fifo_in2;$/;"	r
fifo_in3	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in3;$/;"	p
fifo_in3	bpc_mq\write_fifo.v	/^	reg [7:0] fifo_in3;$/;"	r
fifo_in4	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in4;$/;"	p
fifo_in4	bpc_mq\write_fifo.v	/^	reg [7:0] fifo_in4;$/;"	r
fifo_in5	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in5;$/;"	p
fifo_in5	bpc_mq\write_fifo.v	/^	reg [7:0] fifo_in5;$/;"	r
fifo_in6	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in6;$/;"	p
fifo_in6	bpc_mq\write_fifo.v	/^	reg [7:0] fifo_in6;$/;"	r
fifo_in7	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in7;$/;"	p
fifo_in7	bpc_mq\write_fifo.v	/^	reg [7:0] fifo_in7;$/;"	r
fifo_in8	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in8;$/;"	p
fifo_in8	bpc_mq\write_fifo.v	/^	reg [7:0] fifo_in8;$/;"	r
fifo_in9	bpc_mq\write_fifo.v	/^	output [7:0] fifo_in9;$/;"	p
fifo_in9	bpc_mq\write_fifo.v	/^	reg [7:0] fifo_in9;$/;"	r
flush	bpc_mq\write_fifo.v	/^	input  flush;$/;"	p
pos_clk_sg	bpc_mq\write_fifo.v	/^wire pos_clk_sg=((clk_sg_reg==1'b0)&&(clk_sg==1'b1))?1'b1:1'b0;$/;"	n
rst	bpc_mq\write_fifo.v	/^	input  rst;$/;"	p
rst_syn	bpc_mq\write_fifo.v	/^	input  rst_syn;$/;"	p
stall_vld	bpc_mq\write_fifo.v	/^	output  stall_vld;$/;"	p
stall_vld	bpc_mq\write_fifo.v	/^wire stall_vld;$/;"	n
stall_vld_n	bpc_mq\write_fifo.v	/^	wire stall_vld_n;$/;"	n
stall_vld_n_before	bpc_mq\write_fifo.v	/^	wire stall_vld_n_before;$/;"	n
stall_vld_reg1	bpc_mq\write_fifo.v	/^reg	stall_vld_reg1;$/;"	r
stall_vld_reg2	bpc_mq\write_fifo.v	/^reg stall_vld_reg2;$/;"	r
stall_vld_reg3	bpc_mq\write_fifo.v	/^reg stall_vld_reg3;$/;"	r
stall_vld_reg4	bpc_mq\write_fifo.v	/^reg stall_vld_reg4;$/;"	r
start_point	bpc_mq\write_fifo.v	/^	reg [3:0] start_point;$/;"	r
start_point_n	bpc_mq\write_fifo.v	/^	wire [3:0] start_point_n;$/;"	n
vld_num	bpc_mq\write_fifo.v	/^	input [3:0] vld_num;$/;"	p
wr_temp	bpc_mq\write_fifo.v	/^	reg [9:0] wr_temp;$/;"	r
wr_vld	bpc_mq\write_fifo.v	/^	output [9:0] wr_vld;$/;"	p
wr_vld	bpc_mq\write_fifo.v	/^	reg [9:0] wr_vld;$/;"	r
wr_vld_temp	bpc_mq\write_fifo.v	/^	reg [9:0]wr_vld_temp;$/;"	r
wr_vldn	bpc_mq\write_fifo.v	/^	reg [9:0] wr_vldn;$/;"	r
wr_vldn_reg1	bpc_mq\write_fifo.v	/^reg [9:0]wr_vldn_reg1;$/;"	r
wr_vldn_reg2	bpc_mq\write_fifo.v	/^reg [9:0]wr_vldn_reg2;$/;"	r
wr_vldn_reg3	bpc_mq\write_fifo.v	/^reg [9:0]wr_vldn_reg3;$/;"	r
wrfull	bpc_mq\write_fifo.v	/^	input [9:0] wrfull;$/;"	p
write_fifo	bpc_mq\write_fifo.v	/^module write_fifo(\/\/output$/;"	m
CONFIGURE_REGISTERS	camera_sram\camera_control.v	/^CONFIGURE_REGISTERS=7;$/;"	c
CONFIGURE_REGISTERS_BEGIN	camera_sram\camera_control.v	/^CONFIGURE_REGISTERS_BEGIN =1,$/;"	c
CONFIGURE_REGISTERS_OVER	camera_sram\camera_control.v	/^CONFIGURE_REGISTERS_OVER  =3,$/;"	c
DEVICE_ADDRESS	camera_sram\camera_control.v	/^DEVICE_ADDRESS      =2,$/;"	c
IDLE	camera_sram\camera_control.v	/^parameter IDLE            =0,$/;"	c
READING	camera_sram\camera_control.v	/^READING             =6,$/;"	c
READ_DATA	camera_sram\camera_control.v	/^READ_DATA                 =5,$/;"	c
READ_DATA_BEGIN	camera_sram\camera_control.v	/^READ_DATA_BEGIN           =4,$/;"	c
READ_DATA_OVER	camera_sram\camera_control.v	/^READ_DATA_OVER            =6,$/;"	c
READ_ID	camera_sram\camera_control.v	/^READ_ID                   =2,$/;"	c
READ_OVER	camera_sram\camera_control.v	/^READ_OVER           =7,$/;"	c
SCCB_END	camera_sram\camera_control.v	/^SCCB_END            =5;$/;"	c
SCCB_IDLE	camera_sram\camera_control.v	/^parameter SCCB_IDLE =0,$/;"	c
SCCB_START	camera_sram\camera_control.v	/^SCCB_START          =1,$/;"	c
SUB_ADDRESS	camera_sram\camera_control.v	/^SUB_ADDRESS         =3,$/;"	c
WRITE_DATA	camera_sram\camera_control.v	/^WRITE_DATA          =4,$/;"	c
cam_href	camera_sram\camera_control.v	/^input cam_href;$/;"	p
cam_pclk	camera_sram\camera_control.v	/^input cam_pclk;$/;"	p
cam_vsyn	camera_sram\camera_control.v	/^input cam_vsyn;$/;"	p
camera_control	camera_sram\camera_control.v	/^module camera_control(\/*autoport*\/$/;"	m
clk_25	camera_sram\camera_control.v	/^input clk_25;$/;"	p
clk_sccb	camera_sram\camera_control.v	/^wire clk_sccb;$/;"	n
col_counter	camera_sram\camera_control.v	/^reg [12:0]col_counter;$/;"	r
configure_over	camera_sram\camera_control.v	/^output configure_over;$/;"	p
configure_over	camera_sram\camera_control.v	/^reg configure_over;$/;"	r
device_address	camera_sram\camera_control.v	/^reg [7:0]device_address;$/;"	r
nextstate	camera_sram\camera_control.v	/^reg [7:0]nextstate;$/;"	r
nextstate_sccb	camera_sram\camera_control.v	/^reg [2:0]nextstate_sccb;$/;"	r
output_test_camera	camera_sram\camera_control.v	/^output output_test_camera;$/;"	p
output_test_camera	camera_sram\camera_control.v	/^wire output_test_camera;$/;"	n
read_over	camera_sram\camera_control.v	/^reg read_over;$/;"	r
read_phase2	camera_sram\camera_control.v	/^reg read_phase2;$/;"	r
register	camera_sram\camera_control.v	/^reg [7:0]register;$/;"	r
register_counter	camera_sram\camera_control.v	/^reg [7:0]register_counter;$/;"	r
rst	camera_sram\camera_control.v	/^input rst;$/;"	p
sccb_counter	camera_sram\camera_control.v	/^reg [4:0]sccb_counter;$/;"	r
sccb_end	camera_sram\camera_control.v	/^wire sccb_end;$/;"	n
sccb_end_reg1	camera_sram\camera_control.v	/^reg sccb_end_reg1;$/;"	r
sccb_valid	camera_sram\camera_control.v	/^reg sccb_valid;$/;"	r
scl	camera_sram\camera_control.v	/^output scl;$/;"	p
scl	camera_sram\camera_control.v	/^reg scl;$/;"	r
sda	camera_sram\camera_control.v	/^inout sda;$/;"	p
sda	camera_sram\camera_control.v	/^wire sda;$/;"	n
sda_input_en	camera_sram\camera_control.v	/^wire sda_input_en;$/;"	n
sda_reg	camera_sram\camera_control.v	/^reg sda_reg;$/;"	r
sda_response	camera_sram\camera_control.v	/^reg sda_response;$/;"	r
start_button	camera_sram\camera_control.v	/^input start_button;$/;"	p
start_reg	camera_sram\camera_control.v	/^reg start_reg;$/;"	r
state	camera_sram\camera_control.v	/^reg [7:0]state;$/;"	r
state_identifier	camera_sram\camera_control.v	/^reg [2:0]state_identifier;$/;"	r
state_sccb	camera_sram\camera_control.v	/^reg [2:0]state_sccb;$/;"	r
sub_address	camera_sram\camera_control.v	/^reg [7:0]sub_address;$/;"	r
time_counter	camera_sram\camera_control.v	/^reg [6:0]time_counter;$/;"	r
IDLE	camera_sram\sram_control.v	/^	parameter IDLE=0,$/;"	c
JPEG_START	camera_sram\sram_control.v	/^	JPEG_START=4,$/;"	c
JPEG_WORKING	camera_sram\sram_control.v	/^	JPEG_WORKING=5;$/;"	c
WRITE_WAITING	camera_sram\sram_control.v	/^	WRITE_WAITING=1,$/;"	c
WRITTING_1	camera_sram\sram_control.v	/^	WRITTING_1=2,$/;"	c
WRITTING_2	camera_sram\sram_control.v	/^	WRITTING_2=12,$/;"	c
address	camera_sram\sram_control.v	/^	reg [17:0]address;$/;"	r
address_from_dwt	camera_sram\sram_control.v	/^	input [17:0]address_from_dwt;$/;"	p
address_to_sram	camera_sram\sram_control.v	/^	output [17:0]address_to_sram;$/;"	p
address_to_sram	camera_sram\sram_control.v	/^	wire address_to_sram;$/;"	n
adv	camera_sram\sram_control.v	/^	output adv;$/;"	p
adv	camera_sram\sram_control.v	/^	wire adv=0;$/;"	n
byte_en	camera_sram\sram_control.v	/^	output [3:0]byte_en;$/;"	p
byte_en	camera_sram\sram_control.v	/^	wire [3:0]byte_en;$/;"	n
cam_data	camera_sram\sram_control.v	/^	input [7:0]cam_data;$/;"	p
cam_data_buffer	camera_sram\sram_control.v	/^	reg [31:0]cam_data_buffer;$/;"	r
cam_data_counter	camera_sram\sram_control.v	/^	reg [1:0]cam_data_counter;$/;"	r
cam_data_reg	camera_sram\sram_control.v	/^	reg [7:0]cam_data_reg;\/\/for test$/;"	r
cam_href	camera_sram\sram_control.v	/^	input cam_href;$/;"	p
cam_href_reg1	camera_sram\sram_control.v	/^	reg cam_href_reg1;$/;"	r
cam_href_reg2	camera_sram\sram_control.v	/^	reg cam_href_reg2;$/;"	r
cam_pclk	camera_sram\sram_control.v	/^	input cam_pclk;$/;"	p
cam_vsyn	camera_sram\sram_control.v	/^	input cam_vsyn;$/;"	p
cam_vsyn_reg1	camera_sram\sram_control.v	/^	reg cam_vsyn_reg1;$/;"	r
cam_vsyn_reg2	camera_sram\sram_control.v	/^	reg cam_vsyn_reg2;$/;"	r
chip_en	camera_sram\sram_control.v	/^	output chip_en;$/;"	p
chip_en	camera_sram\sram_control.v	/^	wire chip_en;$/;"	n
clk_100	camera_sram\sram_control.v	/^	input clk_100;$/;"	p
configure_over	camera_sram\sram_control.v	/^	input configure_over;$/;"	p
data_ready_write	camera_sram\sram_control.v	/^	reg data_ready_write;$/;"	r
data_reg	camera_sram\sram_control.v	/^	reg [31:0]data_reg;$/;"	r
data_sram	camera_sram\sram_control.v	/^	inout [31:0]data_sram;$/;"	p
data_sram	camera_sram\sram_control.v	/^	wire [31:0]data_sram;$/;"	n
data_test	camera_sram\sram_control.v	/^	reg [31:0]data_test;$/;"	r
data_to_jpeg	camera_sram\sram_control.v	/^	output [31:0]data_to_jpeg;$/;"	p
data_to_jpeg	camera_sram\sram_control.v	/^	wire [31:0]data_to_jpeg;$/;"	n
data_to_write	camera_sram\sram_control.v	/^	reg [31:0]data_to_write;$/;"	r
encoding_free	camera_sram\sram_control.v	/^	wire encoding_free;$/;"	n
frame_valid	camera_sram\sram_control.v	/^	reg frame_valid;$/;"	r
jpeg_start	camera_sram\sram_control.v	/^	output jpeg_start;$/;"	p
jpeg_start	camera_sram\sram_control.v	/^	wire jpeg_start;$/;"	n
jpeg_working	camera_sram\sram_control.v	/^	reg jpeg_working;$/;"	r
nextstate	camera_sram\sram_control.v	/^	reg [3:0]nextstate;$/;"	r
output_en	camera_sram\sram_control.v	/^	output output_en;$/;"	p
output_en	camera_sram\sram_control.v	/^	wire output_en;$/;"	n
output_test_sram	camera_sram\sram_control.v	/^	output output_test_sram;$/;"	p
output_test_sram	camera_sram\sram_control.v	/^	wire output_test_sram;$/;"	n
pclk_reg1	camera_sram\sram_control.v	/^	reg pclk_reg1;$/;"	r
pclk_reg2	camera_sram\sram_control.v	/^	reg pclk_reg2;$/;"	r
row_counter	camera_sram\sram_control.v	/^	reg [9:0]row_counter;$/;"	r
row_full	camera_sram\sram_control.v	/^	wire row_full;$/;"	n
rst	camera_sram\sram_control.v	/^	input rst;$/;"	p
sram_control	camera_sram\sram_control.v	/^module sram_control(\/*autoport*\/$/;"	m
state	camera_sram\sram_control.v	/^	reg [3:0]state;$/;"	r
time_counter	camera_sram\sram_control.v	/^	reg [27:0]time_counter;$/;"	r
write_en_n	camera_sram\sram_control.v	/^	output write_en_n;$/;"	p
write_en_n	camera_sram\sram_control.v	/^	reg write_en_n;$/;"	r
a	dwt\col_filter_new.v	/^	parameter a = 14'b10101111010011;$/;"	c
arow_cnt	dwt\col_filter_new.v	/^	reg [7:0] arow_cnt;$/;"	r
b	dwt\col_filter_new.v	/^	parameter b = 18'b011001110011001101;$/;"	c
boundary_cal	dwt\col_filter_new.v	/^	wire boundary_cal;$/;"	n
boundary_cal_s	dwt\col_filter_new.v	/^	wire boundary_cal_s;$/;"	n
c	dwt\col_filter_new.v	/^	parameter c = 19'b1010101001111100111;$/;"	c
calc_fr	dwt\col_filter_new.v	/^	parameter calc_fr = 2'b01;$/;"	c
calc_fr_over	dwt\col_filter_new.v	/^	wire calc_fr_over = ((arow_cnt == 1)&&(prow_cnt == 1));$/;"	n
calc_other	dwt\col_filter_new.v	/^	parameter calc_other = 2'b11;$/;"	c
calc_sr	dwt\col_filter_new.v	/^	parameter calc_sr = 2'b10;$/;"	c
calc_sr_over	dwt\col_filter_new.v	/^	wire calc_sr_over = ((arow_cnt == 2)&&(prow_cnt == 3)); $/;"	n
cf_over	dwt\col_filter_new.v	/^	reg cf_over;$/;"	r
cf_raddr1	dwt\col_filter_new.v	/^	wire [8:0] cf_raddr1;$/;"	n
cf_raddr1_reg	dwt\col_filter_new.v	/^	reg [8:0] cf_raddr1_reg;$/;"	r
cf_raddr2	dwt\col_filter_new.v	/^	wire [8:0] cf_raddr2;$/;"	n
cf_raddr3	dwt\col_filter_new.v	/^	wire [8:0] cf_raddr3;$/;"	n
cf_raddr3_reg	dwt\col_filter_new.v	/^	reg [8:0] cf_raddr3_reg;$/;"	r
cf_raddr4	dwt\col_filter_new.v	/^	wire [8:0] cf_raddr4;$/;"	n
cf_waddr1	dwt\col_filter_new.v	/^	wire [8:0] cf_waddr1;$/;"	n
cf_waddr1_reg	dwt\col_filter_new.v	/^	reg [8:0] cf_waddr1_reg;$/;"	r
cf_waddr2	dwt\col_filter_new.v	/^	wire [8:0] cf_waddr2;$/;"	n
cf_waddr3	dwt\col_filter_new.v	/^	wire [8:0] cf_waddr3;$/;"	n
cf_waddr3_reg	dwt\col_filter_new.v	/^	reg [8:0] cf_waddr3_reg;$/;"	r
cf_waddr4	dwt\col_filter_new.v	/^	wire [8:0] cf_waddr4;$/;"	n
cf_wren1	dwt\col_filter_new.v	/^	wire cf_wren1 = cf_wren1_reg;$/;"	n
cf_wren1_reg	dwt\col_filter_new.v	/^	reg cf_wren1_reg;$/;"	r
cf_wren2	dwt\col_filter_new.v	/^	wire cf_wren2 = cf_wren1_reg;$/;"	n
cf_wren3	dwt\col_filter_new.v	/^	wire cf_wren3 = cf_wren1_reg;$/;"	n
cf_wren4	dwt\col_filter_new.v	/^	wire cf_wren4 = cf_wren1_reg;$/;"	n
clk_cf	dwt\col_filter_new.v	/^	input  clk_cf;$/;"	p
col_filter	dwt\col_filter_new.v	/^module col_filter(\/\/output $/;"	m
col_hdata	dwt\col_filter_new.v	/^	reg [15:0] col_hdata;$/;"	r
col_hdata	dwt\col_filter_new.v	/^    output [15:0] col_hdata;$/;"	p
col_hdata_n	dwt\col_filter_new.v	/^	wire [15:0] col_hdata_n;$/;"	n
col_ldata	dwt\col_filter_new.v	/^	output [15:0] col_ldata;$/;"	p
col_ldata	dwt\col_filter_new.v	/^	reg [15:0] col_ldata;$/;"	r
col_ldata_n	dwt\col_filter_new.v	/^	wire [15:0] col_ldata_n;$/;"	n
col_out_vld	dwt\col_filter_new.v	/^	output col_out_vld;$/;"	p
col_out_vld	dwt\col_filter_new.v	/^	reg col_out_vld;$/;"	r
d	dwt\col_filter_new.v	/^	parameter d = 16'b0111000110111000;$/;"	c
data_out1_uvalid	dwt\col_filter_new.v	/^	wire data_out1_uvalid = (fsm_cf == calc_fr);$/;"	n
data_out2_uvalid	dwt\col_filter_new.v	/^	wire data_out2_uvalid = (fsm_cf == calc_sr);$/;"	n
dwt_work	dwt\col_filter_new.v	/^	input dwt_work;$/;"	p
e	dwt\col_filter_new.v	/^	parameter e = 10'b0101110110;$/;"	c
even_data	dwt\col_filter_new.v	/^	input  [15:0] even_data;$/;"	p
even_data_reg	dwt\col_filter_new.v	/^	reg [15:0] even_data_reg;$/;"	r
extend_sel	dwt\col_filter_new.v	/^	reg extend_sel;$/;"	r
f	dwt\col_filter_new.v	/^	parameter f = 9'b011011011;$/;"	c
fsm_cf	dwt\col_filter_new.v	/^	reg [1:0] fsm_cf;$/;"	r
fsm_cf_n	dwt\col_filter_new.v	/^	reg [1:0] fsm_cf_n;$/;"	r
idle	dwt\col_filter_new.v	/^	parameter idle = 2'b00;$/;"	c
level	dwt\col_filter_new.v	/^	input  [2:0] level;$/;"	p
mul_out1	dwt\col_filter_new.v	/^	wire [29:0] mul_out1;$/;"	n
mul_out2	dwt\col_filter_new.v	/^    wire [33:0] mul_out2;$/;"	n
mul_out3	dwt\col_filter_new.v	/^	wire [34:0] mul_out3;$/;"	n
mul_out4	dwt\col_filter_new.v	/^	wire [31:0] mul_out4;$/;"	n
mul_out5	dwt\col_filter_new.v	/^	wire [28:0] mul_out5;$/;"	n
mul_out6	dwt\col_filter_new.v	/^	wire [29:0] mul_out6;$/;"	n
odd_data	dwt\col_filter_new.v	/^	input  [15:0] odd_data;$/;"	p
odd_data_reg	dwt\col_filter_new.v	/^	reg [15:0] odd_data_reg;$/;"	r
prow_cnt	dwt\col_filter_new.v	/^	reg [7:0] prow_cnt;$/;"	r
prow_cnt_sel	dwt\col_filter_new.v	/^	reg  prow_cnt_sel;$/;"	r
ram1_idata	dwt\col_filter_new.v	/^	wire [15:0] ram1_idata;$/;"	n
ram1_odata	dwt\col_filter_new.v	/^	wire [15:0] ram1_odata;$/;"	n
ram1_odata_v	dwt\col_filter_new.v	/^	wire [15:0] ram1_odata_v;$/;"	n
ram2_idata	dwt\col_filter_new.v	/^	wire [19:0] ram2_idata;$/;"	n
ram2_idata_sel	dwt\col_filter_new.v	/^	wire  ram2_idata_sel = ((arow_cnt == 0)||((arow_cnt == 1)&&(prow_cnt == 1)));		\/\/\/\/ first delay$/;"	n
ram2_odata	dwt\col_filter_new.v	/^	wire [19:0] ram2_odata;$/;"	n
ram2_odata_v	dwt\col_filter_new.v	/^	wire [19:0] ram2_odata_v;$/;"	n
ram3_idata	dwt\col_filter_new.v	/^	wire [20:0] ram3_idata;$/;"	n
ram3_odata	dwt\col_filter_new.v	/^	wire [20:0] ram3_odata;$/;"	n
ram3_odata_v	dwt\col_filter_new.v	/^	wire [20:0] ram3_odata_v;$/;"	n
ram4_idata	dwt\col_filter_new.v	/^	wire [17:0] ram4_idata;$/;"	n
ram4_idata_sel	dwt\col_filter_new.v	/^	wire ram4_idata_sel = ((arow_cnt < 2)||((arow_cnt == 2)&&(prow_cnt < 4)));$/;"	n
ram4_odata	dwt\col_filter_new.v	/^	wire [17:0] ram4_odata;$/;"	n
ram4_odata_v	dwt\col_filter_new.v	/^	wire [17:0] ram4_odata_v;$/;"	n
rcv_data_vld	dwt\col_filter_new.v	/^	wire rcv_data_vld = ((fsm_cf == calc_fr)||(fsm_cf == calc_sr)||(fsm_cf == calc_other));$/;"	n
rst	dwt\col_filter_new.v	/^	input  rst;$/;"	p
rst_syn	dwt\col_filter_new.v	/^	input rst_syn;$/;"	p
srst	dwt\col_filter_new.v	/^	wire srst = (fsm_cf == idle);$/;"	n
stage2_reg1	dwt\col_filter_new.v	/^	reg [15:0] stage2_reg1;$/;"	r
stage2_reg1_n	dwt\col_filter_new.v	/^	wire [15:0] stage2_reg1_n;$/;"	n
stage2_reg2	dwt\col_filter_new.v	/^	reg [19:0] stage2_reg2;$/;"	r
stage2_reg2_n	dwt\col_filter_new.v	/^	wire [19:0] stage2_reg2_n;$/;"	n
stage2_reg3	dwt\col_filter_new.v	/^	reg [15:0] stage2_reg3;$/;"	r
stage3_reg1	dwt\col_filter_new.v	/^	reg [15:0] stage3_reg1;$/;"	r
stage3_reg1_n	dwt\col_filter_new.v	/^	wire [15:0] stage3_reg1_n;$/;"	n
stage3_reg2	dwt\col_filter_new.v	/^	reg [16:0] stage3_reg2;$/;"	r
stage3_reg2_n	dwt\col_filter_new.v	/^	wire [16:0] stage3_reg2_n;$/;"	n
stage4_reg1	dwt\col_filter_new.v	/^	reg [20:0] stage4_reg1;$/;"	r
stage4_reg1_n	dwt\col_filter_new.v	/^	wire [20:0] stage4_reg1_n;$/;"	n
stage4_reg2	dwt\col_filter_new.v	/^	reg [18:0] stage4_reg2;$/;"	r
stage4_reg2_n	dwt\col_filter_new.v	/^	wire [18:0] stage4_reg2_n;$/;"	n
stage4_reg3	dwt\col_filter_new.v	/^	reg [16:0] stage4_reg3;$/;"	r
stage5_reg1	dwt\col_filter_new.v	/^	reg [20:0] stage5_reg1;$/;"	r
stage5_reg1_n	dwt\col_filter_new.v	/^	wire [20:0] stage5_reg1_n;$/;"	n
stage5_reg2	dwt\col_filter_new.v	/^	reg [20:0] stage5_reg2;$/;"	r
stage5_reg2_n	dwt\col_filter_new.v	/^	wire [20:0] stage5_reg2_n;$/;"	n
start_cf	dwt\col_filter_new.v	/^	input  start_cf;$/;"	p
addra	dwt\dual_sram.v	/^input [8 : 0] addra;$/;"	p
addrb	dwt\dual_sram.v	/^input [8 : 0] addrb;$/;"	p
clka	dwt\dual_sram.v	/^input clka;$/;"	p
clkb	dwt\dual_sram.v	/^input clkb;$/;"	p
dina	dwt\dual_sram.v	/^input [15 : 0] dina;$/;"	p
doutb	dwt\dual_sram.v	/^output [15 : 0] doutb;$/;"	p
dual_sram	dwt\dual_sram.v	/^module dual_sram($/;"	m
rstb	dwt\dual_sram.v	/^input rstb;$/;"	p
wea	dwt\dual_sram.v	/^input [0 : 0] wea;$/;"	p
addra	dwt\dual_sram18.v	/^input [8 : 0] addra;$/;"	p
addrb	dwt\dual_sram18.v	/^input [8 : 0] addrb;$/;"	p
clka	dwt\dual_sram18.v	/^input clka;$/;"	p
clkb	dwt\dual_sram18.v	/^input clkb;$/;"	p
dina	dwt\dual_sram18.v	/^input [17 : 0] dina;$/;"	p
doutb	dwt\dual_sram18.v	/^output [17 : 0] doutb;$/;"	p
dual_sram18	dwt\dual_sram18.v	/^module dual_sram18($/;"	m
rstb	dwt\dual_sram18.v	/^input rstb;$/;"	p
wea	dwt\dual_sram18.v	/^input [0 : 0] wea;$/;"	p
addra	dwt\dual_sram20.v	/^input [8 : 0] addra;$/;"	p
addrb	dwt\dual_sram20.v	/^input [8 : 0] addrb;$/;"	p
clka	dwt\dual_sram20.v	/^input clka;$/;"	p
clkb	dwt\dual_sram20.v	/^input clkb;$/;"	p
dina	dwt\dual_sram20.v	/^input [19 : 0] dina;$/;"	p
doutb	dwt\dual_sram20.v	/^output [19 : 0] doutb;$/;"	p
dual_sram20	dwt\dual_sram20.v	/^module dual_sram20($/;"	m
rstb	dwt\dual_sram20.v	/^input rstb;$/;"	p
wea	dwt\dual_sram20.v	/^input [0 : 0] wea;$/;"	p
addra	dwt\dual_sram21.v	/^input [8 : 0] addra;$/;"	p
addrb	dwt\dual_sram21.v	/^input [8 : 0] addrb;$/;"	p
clka	dwt\dual_sram21.v	/^input clka;$/;"	p
clkb	dwt\dual_sram21.v	/^input clkb;$/;"	p
dina	dwt\dual_sram21.v	/^input [20 : 0] dina;$/;"	p
doutb	dwt\dual_sram21.v	/^output [20 : 0] doutb;$/;"	p
dual_sram21	dwt\dual_sram21.v	/^module dual_sram21($/;"	m
rstb	dwt\dual_sram21.v	/^input rstb;$/;"	p
wea	dwt\dual_sram21.v	/^input [0 : 0] wea;$/;"	p
CALC_LOG	dwt\entropy_calc.v	/^			CALC_LOG=7,$/;"	c
CODEBLOCK_OVER	dwt\entropy_calc.v	/^			CODEBLOCK_OVER=3,$/;"	c
ENTROPY_CALC_OVER	dwt\entropy_calc.v	/^			ENTROPY_CALC_OVER=6,$/;"	c
GET_CODEBLOCK_ADDRESS	dwt\entropy_calc.v	/^			GET_CODEBLOCK_ADDRESS=4,$/;"	c
IDLE	dwt\entropy_calc.v	/^parameter 	IDLE=0,$/;"	c
NEXT_CODEBLOCK	dwt\entropy_calc.v	/^			NEXT_CODEBLOCK=5,$/;"	c
READ_EVEN_ROW	dwt\entropy_calc.v	/^			READ_EVEN_ROW=2,$/;"	c
READ_ODD_ROW	dwt\entropy_calc.v	/^			READ_ODD_ROW=1,$/;"	c
TIER1_WORKING	dwt\entropy_calc.v	/^			TIER1_WORKING=8;$/;"	c
Y_U_V_over	dwt\entropy_calc.v	/^input [1:0]Y_U_V_over;$/;"	p
Y_U_V_over_counter	dwt\entropy_calc.v	/^	reg[3:0]Y_U_V_over_counter;$/;"	r
address_HH	dwt\entropy_calc.v	/^	reg [13:0]address_HH;$/;"	r
address_HH	dwt\entropy_calc.v	/^output [13:0]address_HH;$/;"	p
address_HL	dwt\entropy_calc.v	/^	reg [13:0]address_HL;$/;"	r
address_HL	dwt\entropy_calc.v	/^output [13:0]address_HL;$/;"	p
address_LH	dwt\entropy_calc.v	/^	reg [13:0]address_LH;$/;"	r
address_LH	dwt\entropy_calc.v	/^output [13:0]address_LH;$/;"	p
address_LL	dwt\entropy_calc.v	/^	reg [13:0]address_LL;$/;"	r
address_LL	dwt\entropy_calc.v	/^output [13:0]address_LL;$/;"	p
all_codeblock_over	dwt\entropy_calc.v	/^	wire all_codeblock_over;$/;"	n
bpc_start	dwt\entropy_calc.v	/^	reg bpc_start;$/;"	r
bpc_start	dwt\entropy_calc.v	/^output bpc_start;$/;"	p
bpc_start_before_reg	dwt\entropy_calc.v	/^	reg bpc_start_before_reg;$/;"	r
bpc_start_m	dwt\entropy_calc.v	/^	wire bpc_start_m=((bpc_start_before_reg==1'b0)&&(bpc_start_before))?1'b1:1'b0;$/;"	n
byte_allocate	dwt\entropy_calc.v	/^	reg[13:0]byte_allocate;$/;"	r
byte_number_codeblock	dwt\entropy_calc.v	/^	reg[13:0]byte_number_codeblock;$/;"	r
byte_number_codeblock	dwt\entropy_calc.v	/^output [13:0]byte_number_codeblock;$/;"	p
calc_log	dwt\entropy_calc.v	/^	wire calc_log;$/;"	n
clk	dwt\entropy_calc.v	/^input clk;$/;"	p
codeblock_counter	dwt\entropy_calc.v	/^	reg[5:0]codeblock_counter;$/;"	r
codeblock_over	dwt\entropy_calc.v	/^	reg codeblock_over;$/;"	r
codeblock_over_delay	dwt\entropy_calc.v	/^	reg codeblock_over_delay;$/;"	r
codeblock_over_delay_1	dwt\entropy_calc.v	/^	reg codeblock_over_delay_1;$/;"	r
codeblock_over_delay_2	dwt\entropy_calc.v	/^	reg codeblock_over_delay_2;$/;"	r
codeblock_over_delay_3	dwt\entropy_calc.v	/^	reg codeblock_over_delay_3;$/;"	r
col_counter	dwt\entropy_calc.v	/^	reg[5:0]col_counter;$/;"	r
col_over	dwt\entropy_calc.v	/^	reg col_over;$/;"	r
compression_ratio	dwt\entropy_calc.v	/^input [2:0]compression_ratio;$/;"	p
data_HH	dwt\entropy_calc.v	/^input [16:0]data_HH;$/;"	p
data_HL	dwt\entropy_calc.v	/^input [16:0]data_HL;$/;"	p
data_LH	dwt\entropy_calc.v	/^input [16:0]data_LH;$/;"	p
data_LL	dwt\entropy_calc.v	/^input [16:0]data_LL;$/;"	p
data_bar	dwt\entropy_calc.v	/^	reg[15:0]data_bar;$/;"	r
data_current	dwt\entropy_calc.v	/^	reg [16:0]data_current;$/;"	r
data_current_tran	dwt\entropy_calc.v	/^	reg[15:0]data_current_tran;$/;"	r
data_current_tran_delay	dwt\entropy_calc.v	/^	reg[15:0]data_current_tran_delay;$/;"	r
data_from_ram	dwt\entropy_calc.v	/^	reg[16:0]data_from_ram;$/;"	r
data_left	dwt\entropy_calc.v	/^	reg [16:0]data_left;$/;"	r
data_left_tran	dwt\entropy_calc.v	/^	reg[15:0]data_left_tran;$/;"	r
data_reg_0_0	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_0;\/\/ {{{$/;"	r
data_reg_0_1	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_1;$/;"	r
data_reg_0_10	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_10;$/;"	r
data_reg_0_11	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_11;$/;"	r
data_reg_0_12	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_12;$/;"	r
data_reg_0_13	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_13;$/;"	r
data_reg_0_14	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_14;$/;"	r
data_reg_0_15	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_15;$/;"	r
data_reg_0_16	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_16;$/;"	r
data_reg_0_17	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_17;$/;"	r
data_reg_0_18	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_18;$/;"	r
data_reg_0_19	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_19;$/;"	r
data_reg_0_2	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_2;$/;"	r
data_reg_0_20	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_20;$/;"	r
data_reg_0_21	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_21;$/;"	r
data_reg_0_22	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_22;$/;"	r
data_reg_0_23	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_23;$/;"	r
data_reg_0_24	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_24;$/;"	r
data_reg_0_25	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_25;$/;"	r
data_reg_0_26	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_26;$/;"	r
data_reg_0_27	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_27;$/;"	r
data_reg_0_28	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_28;$/;"	r
data_reg_0_29	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_29;$/;"	r
data_reg_0_3	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_3;$/;"	r
data_reg_0_30	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_30;$/;"	r
data_reg_0_31	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_31;$/;"	r
data_reg_0_32	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_32;$/;"	r
data_reg_0_33	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_33;$/;"	r
data_reg_0_34	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_34;$/;"	r
data_reg_0_35	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_35;$/;"	r
data_reg_0_36	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_36;$/;"	r
data_reg_0_37	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_37;$/;"	r
data_reg_0_38	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_38;$/;"	r
data_reg_0_39	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_39;$/;"	r
data_reg_0_4	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_4;$/;"	r
data_reg_0_40	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_40;$/;"	r
data_reg_0_41	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_41;$/;"	r
data_reg_0_42	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_42;$/;"	r
data_reg_0_43	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_43;$/;"	r
data_reg_0_44	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_44;$/;"	r
data_reg_0_45	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_45;$/;"	r
data_reg_0_46	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_46;$/;"	r
data_reg_0_47	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_47;$/;"	r
data_reg_0_48	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_48;$/;"	r
data_reg_0_49	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_49;$/;"	r
data_reg_0_5	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_5;$/;"	r
data_reg_0_50	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_50;$/;"	r
data_reg_0_51	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_51;$/;"	r
data_reg_0_52	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_52;$/;"	r
data_reg_0_53	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_53;$/;"	r
data_reg_0_54	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_54;$/;"	r
data_reg_0_55	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_55;$/;"	r
data_reg_0_56	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_56;$/;"	r
data_reg_0_57	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_57;$/;"	r
data_reg_0_58	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_58;$/;"	r
data_reg_0_59	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_59;$/;"	r
data_reg_0_6	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_6;$/;"	r
data_reg_0_60	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_60;$/;"	r
data_reg_0_61	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_61;$/;"	r
data_reg_0_62	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_62;$/;"	r
data_reg_0_63	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_63;$/;"	r
data_reg_0_7	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_7;$/;"	r
data_reg_0_8	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_8;$/;"	r
data_reg_0_9	dwt\entropy_calc.v	/^	reg[16:0]data_reg_0_9;$/;"	r
data_reg_1_0	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_0;$/;"	r
data_reg_1_1	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_1;$/;"	r
data_reg_1_10	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_10;$/;"	r
data_reg_1_11	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_11;$/;"	r
data_reg_1_12	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_12;$/;"	r
data_reg_1_13	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_13;$/;"	r
data_reg_1_14	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_14;$/;"	r
data_reg_1_15	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_15;$/;"	r
data_reg_1_16	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_16;$/;"	r
data_reg_1_17	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_17;$/;"	r
data_reg_1_18	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_18;$/;"	r
data_reg_1_19	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_19;$/;"	r
data_reg_1_2	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_2;$/;"	r
data_reg_1_20	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_20;$/;"	r
data_reg_1_21	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_21;$/;"	r
data_reg_1_22	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_22;$/;"	r
data_reg_1_23	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_23;$/;"	r
data_reg_1_24	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_24;$/;"	r
data_reg_1_25	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_25;$/;"	r
data_reg_1_26	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_26;$/;"	r
data_reg_1_27	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_27;$/;"	r
data_reg_1_28	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_28;$/;"	r
data_reg_1_29	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_29;$/;"	r
data_reg_1_3	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_3;$/;"	r
data_reg_1_30	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_30;$/;"	r
data_reg_1_31	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_31;$/;"	r
data_reg_1_32	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_32;$/;"	r
data_reg_1_33	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_33;$/;"	r
data_reg_1_34	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_34;$/;"	r
data_reg_1_35	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_35;$/;"	r
data_reg_1_36	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_36;$/;"	r
data_reg_1_37	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_37;$/;"	r
data_reg_1_38	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_38;$/;"	r
data_reg_1_39	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_39;$/;"	r
data_reg_1_4	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_4;$/;"	r
data_reg_1_40	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_40;$/;"	r
data_reg_1_41	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_41;$/;"	r
data_reg_1_42	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_42;$/;"	r
data_reg_1_43	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_43;$/;"	r
data_reg_1_44	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_44;$/;"	r
data_reg_1_45	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_45;$/;"	r
data_reg_1_46	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_46;$/;"	r
data_reg_1_47	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_47;$/;"	r
data_reg_1_48	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_48;$/;"	r
data_reg_1_49	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_49;$/;"	r
data_reg_1_5	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_5;$/;"	r
data_reg_1_50	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_50;$/;"	r
data_reg_1_51	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_51;$/;"	r
data_reg_1_52	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_52;$/;"	r
data_reg_1_53	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_53;$/;"	r
data_reg_1_54	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_54;$/;"	r
data_reg_1_55	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_55;$/;"	r
data_reg_1_56	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_56;$/;"	r
data_reg_1_57	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_57;$/;"	r
data_reg_1_58	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_58;$/;"	r
data_reg_1_59	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_59;$/;"	r
data_reg_1_6	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_6;$/;"	r
data_reg_1_60	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_60;$/;"	r
data_reg_1_61	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_61;$/;"	r
data_reg_1_62	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_62;$/;"	r
data_reg_1_63	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_63;\/\/}}}$/;"	r
data_reg_1_7	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_7;$/;"	r
data_reg_1_8	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_8;$/;"	r
data_reg_1_9	dwt\entropy_calc.v	/^	reg[16:0]data_reg_1_9;$/;"	r
data_reg_index	dwt\entropy_calc.v	/^	reg [5:0]data_reg_index;$/;"	r
data_sel	dwt\entropy_calc.v	/^	reg data_sel;$/;"	r
data_sel_delay	dwt\entropy_calc.v	/^	reg data_sel_delay;$/;"	r
data_upper	dwt\entropy_calc.v	/^	reg [16:0]data_upper;$/;"	r
data_upper_tran	dwt\entropy_calc.v	/^	reg[15:0]data_upper_tran;$/;"	r
data_vld	dwt\entropy_calc.v	/^	reg data_vld;$/;"	r
difference	dwt\entropy_calc.v	/^	reg [16:0]difference;$/;"	r
entropy_HH1_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH1_U;$/;"	r
entropy_HH1_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH1_V;\/\/}}}$/;"	r
entropy_HH1_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH1_Y;$/;"	r
entropy_HH2_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH2_U;$/;"	r
entropy_HH2_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH2_V;$/;"	r
entropy_HH2_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH2_Y;$/;"	r
entropy_HH3_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH3_U;$/;"	r
entropy_HH3_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH3_V;$/;"	r
entropy_HH3_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH3_Y;$/;"	r
entropy_HH4_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH4_U;$/;"	r
entropy_HH4_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH4_V;$/;"	r
entropy_HH4_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH4_Y;$/;"	r
entropy_HH5_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH5_U;$/;"	r
entropy_HH5_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH5_V;$/;"	r
entropy_HH5_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HH5_Y;$/;"	r
entropy_HL1_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL1_U;$/;"	r
entropy_HL1_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL1_V;$/;"	r
entropy_HL1_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL1_Y;$/;"	r
entropy_HL2_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL2_U;$/;"	r
entropy_HL2_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL2_V;$/;"	r
entropy_HL2_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL2_Y;$/;"	r
entropy_HL3_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL3_U;$/;"	r
entropy_HL3_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL3_V;$/;"	r
entropy_HL3_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL3_Y;$/;"	r
entropy_HL4_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL4_U;$/;"	r
entropy_HL4_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL4_V;$/;"	r
entropy_HL4_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL4_Y;$/;"	r
entropy_HL5_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL5_U;$/;"	r
entropy_HL5_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL5_V;$/;"	r
entropy_HL5_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_HL5_Y;$/;"	r
entropy_LH1_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH1_U;$/;"	r
entropy_LH1_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH1_V;$/;"	r
entropy_LH1_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH1_Y;$/;"	r
entropy_LH2_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH2_U;$/;"	r
entropy_LH2_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH2_V;$/;"	r
entropy_LH2_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH2_Y;$/;"	r
entropy_LH3_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH3_U;$/;"	r
entropy_LH3_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH3_V;$/;"	r
entropy_LH3_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH3_Y;$/;"	r
entropy_LH4_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH4_U;$/;"	r
entropy_LH4_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH4_V;$/;"	r
entropy_LH4_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH4_Y;$/;"	r
entropy_LH5_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH5_U;$/;"	r
entropy_LH5_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH5_V;$/;"	r
entropy_LH5_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_LH5_Y;$/;"	r
entropy_LL5_U	dwt\entropy_calc.v	/^	reg [19:0]entropy_LL5_U;$/;"	r
entropy_LL5_V	dwt\entropy_calc.v	/^	reg [19:0]entropy_LL5_V;$/;"	r
entropy_LL5_Y	dwt\entropy_calc.v	/^	reg [19:0]entropy_LL5_Y;\/\/{{{$/;"	r
entropy_calc	dwt\entropy_calc.v	/^module entropy_calc(\/*autoarg*\/$/;"	m
entropy_calc_over	dwt\entropy_calc.v	/^	reg entropy_calc_over;$/;"	r
entropy_calc_over	dwt\entropy_calc.v	/^output entropy_calc_over;$/;"	p
entropy_codeblock	dwt\entropy_calc.v	/^	reg [19:0]entropy_codeblock;$/;"	r
entropy_codeblock_delay1	dwt\entropy_calc.v	/^	reg[19:0]entropy_codeblock_delay1;$/;"	r
entropy_codeblock_delay2	dwt\entropy_calc.v	/^	reg[19:0]entropy_codeblock_delay2;$/;"	r
entropy_codeblock_expanded	dwt\entropy_calc.v	/^	wire[32:0]entropy_codeblock_expanded;$/;"	n
entropy_codeblock_expanded_shifted	dwt\entropy_calc.v	/^	wire[32:0]entropy_codeblock_expanded_shifted;$/;"	n
entropy_total_expanded	dwt\entropy_calc.v	/^	wire[32:0]entropy_total_expanded;$/;"	n
entropy_total_expanded_shifted	dwt\entropy_calc.v	/^	wire[32:0]entropy_total_expanded_shifted;$/;"	n
exponent	dwt\entropy_calc.v	/^	reg[4:0]exponent;$/;"	r
exponent_delay1	dwt\entropy_calc.v	/^	reg[4:0]exponent_delay1;$/;"	r
exponent_delay2	dwt\entropy_calc.v	/^	reg[4:0]exponent_delay2;$/;"	r
exponent_input	dwt\entropy_calc.v	/^	reg[24:0]exponent_input;$/;"	r
fetch_data_index	dwt\entropy_calc.v	/^	reg [5:0]fetch_data_index;$/;"	r
fetch_data_vld	dwt\entropy_calc.v	/^	reg fetch_data_vld;$/;"	r
first_row	dwt\entropy_calc.v	/^	reg first_row;$/;"	r
first_row_delay	dwt\entropy_calc.v	/^	reg first_row_delay;$/;"	r
first_row_delay_1	dwt\entropy_calc.v	/^	reg first_row_delay_1;$/;"	r
get_data_bar_vld	dwt\entropy_calc.v	/^	reg get_data_bar_vld;$/;"	r
get_entropy_vld	dwt\entropy_calc.v	/^	reg get_entropy_vld;$/;"	r
last_codeblock_of_current_level	dwt\entropy_calc.v	/^	reg last_codeblock_of_current_level;$/;"	r
level	dwt\entropy_calc.v	/^	reg[2:0]level;$/;"	r
log_diff	dwt\entropy_calc.v	/^	reg[9:0]log_diff;$/;"	r
log_result	dwt\entropy_calc.v	/^	wire[10:0]log_result;$/;"	n
new_data_availible	dwt\entropy_calc.v	/^	wire new_data_availible;$/;"	n
nextstate	dwt\entropy_calc.v	/^	reg[3:0]nextstate;$/;"	r
one_codeblock_over	dwt\entropy_calc.v	/^input one_codeblock_over;$/;"	p
ram_address	dwt\entropy_calc.v	/^	reg [13:0]ram_address;$/;"	r
read_en	dwt\entropy_calc.v	/^	wire read_en;$/;"	n
read_en_HH	dwt\entropy_calc.v	/^	reg read_en_HH;$/;"	r
read_en_HH	dwt\entropy_calc.v	/^output read_en_HH;$/;"	p
read_en_HL	dwt\entropy_calc.v	/^	reg read_en_HL;$/;"	r
read_en_HL	dwt\entropy_calc.v	/^output read_en_HL;$/;"	p
read_en_LH	dwt\entropy_calc.v	/^	reg read_en_LH;$/;"	r
read_en_LH	dwt\entropy_calc.v	/^output read_en_LH;$/;"	p
read_en_LL	dwt\entropy_calc.v	/^	reg read_en_LL;$/;"	r
read_en_LL	dwt\entropy_calc.v	/^output read_en_LL;$/;"	p
read_start	dwt\entropy_calc.v	/^	wire read_start=(Y_U_V_over==1||Y_U_V_over==2||Y_U_V_over==3);$/;"	n
read_start_delay1	dwt\entropy_calc.v	/^	reg read_start_delay1;$/;"	r
row_counter	dwt\entropy_calc.v	/^	reg[5:0]row_counter;$/;"	r
row_over	dwt\entropy_calc.v	/^	reg row_over;$/;"	r
rst	dwt\entropy_calc.v	/^input rst;$/;"	p
rst_syn	dwt\entropy_calc.v	/^input rst_syn;$/;"	p
shift_number	dwt\entropy_calc.v	/^	reg[5:0]shift_number;$/;"	r
state	dwt\entropy_calc.v	/^	reg[3:0]state;$/;"	r
sum_entropy_vld	dwt\entropy_calc.v	/^	reg sum_entropy_vld;$/;"	r
table_input	dwt\entropy_calc.v	/^	reg[7:0]table_input;$/;"	r
table_output	dwt\entropy_calc.v	/^	reg [6:0]table_output;$/;"	r
tier1_over	dwt\entropy_calc.v	/^input tier1_over;$/;"	p
tier1_working	dwt\entropy_calc.v	/^	wire tier1_working;$/;"	n
total_entropy	dwt\entropy_calc.v	/^	reg[24:0]total_entropy;$/;"	r
atrcol_out1	dwt\flu.v	/^	wire [15:0] atrcol_out1;$/;"	n
atrcol_out2	dwt\flu.v	/^	wire [15:0] atrcol_out2;$/;"	n
clk_flu	dwt\flu.v	/^	input clk_flu;$/;"	p
col_hdata	dwt\flu.v	/^	wire [15:0] col_hdata;$/;"	n
col_ldata	dwt\flu.v	/^	wire [15:0] col_ldata;$/;"	n
col_out_vld	dwt\flu.v	/^	wire col_out_vld;$/;"	n
dwt_work	dwt\flu.v	/^	input dwt_work;$/;"	p
even_data	dwt\flu.v	/^	input [15:0] even_data;$/;"	p
flu	dwt\flu.v	/^module flu(\/\/output$/;"	m
level	dwt\flu.v	/^	input [2:0] level;$/;"	p
odd_data	dwt\flu.v	/^	input [15:0] odd_data;$/;"	p
rf_over	dwt\flu.v	/^	output rf_over;$/;"	p
rf_over	dwt\flu.v	/^	wire rf_over;$/;"	n
row_hdata	dwt\flu.v	/^	output [15:0] row_hdata;$/;"	p
row_ldata	dwt\flu.v	/^	output [15:0] row_ldata;$/;"	p
row_out_vld	dwt\flu.v	/^	output row_out_vld;$/;"	p
rst	dwt\flu.v	/^	input rst;$/;"	p
rst_syn	dwt\flu.v	/^	input rst_syn;$/;"	p
start_cf	dwt\flu.v	/^	input start_cf;$/;"	p
Y_U_V_over	dwt\mmu.v	/^output [1:0]Y_U_V_over;$/;"	p
Y_U_V_over	dwt\mmu.v	/^wire [1:0]Y_U_V_over;$/;"	n
Y_U_V_over_1	dwt\mmu.v	/^reg [1:0]Y_U_V_over_1;$/;"	r
Y_U_V_over_2	dwt\mmu.v	/^reg [1:0]Y_U_V_over_2;$/;"	r
addra_1	dwt\mmu.v	/^output [13:0]addra_1;$/;"	p
addra_1	dwt\mmu.v	/^reg [13:0]addra_1;$/;"	r
addra_1_n	dwt\mmu.v	/^reg [13:0] addra_1_n;$/;"	r
addra_2	dwt\mmu.v	/^output [13:0]addra_2;			$/;"	p
addra_2	dwt\mmu.v	/^reg [13:0]addra_2;$/;"	r
addra_2_n	dwt\mmu.v	/^reg [13:0]addra_2_n;$/;"	r
addra_3	dwt\mmu.v	/^output [13:0]addra_3;$/;"	p
addra_3	dwt\mmu.v	/^reg [13:0]addra_3;$/;"	r
addra_3_n	dwt\mmu.v	/^reg [13:0]addra_3_n;$/;"	r
addra_4	dwt\mmu.v	/^output [13:0]addra_4;$/;"	p
addra_4	dwt\mmu.v	/^reg	[13:0]addra_4;$/;"	r
addra_4_n	dwt\mmu.v	/^reg [13:0]addra_4_n;$/;"	r
addra_64	dwt\mmu.v	/^output [11:0]addra_64;$/;"	p
addra_64	dwt\mmu.v	/^reg [11:0]addra_64;$/;"	r
addra_64_n	dwt\mmu.v	/^reg [11:0] addra_64_n;$/;"	r
addrb_1	dwt\mmu.v	/^output [13:0]addrb_1; $/;"	p
addrb_1	dwt\mmu.v	/^reg [13:0]addrb_1;$/;"	r
addrb_1_n	dwt\mmu.v	/^reg [13:0] addrb_1_n;$/;"	r
addrb_64	dwt\mmu.v	/^output [11:0]addrb_64;$/;"	p
addrb_64	dwt\mmu.v	/^reg [11:0]addrb_64;$/;"	r
addrb_64_n	dwt\mmu.v	/^reg [11:0] addrb_64_n;$/;"	r
bpc_start	dwt\mmu.v	/^input bpc_start;$/;"	p
cal0	dwt\mmu.v	/^parameter cal0=3'b001; $/;"	c
cal1	dwt\mmu.v	/^parameter cal1=3'b010; $/;"	c
cal2	dwt\mmu.v	/^parameter cal2=3'b011;$/;"	c
cal3	dwt\mmu.v	/^parameter cal3=3'b100;$/;"	c
cal4	dwt\mmu.v	/^parameter cal4=3'b101;$/;"	c
ce0_ctrl	dwt\mmu.v	/^output ce0_ctrl;$/;"	p
ce0_ctrl	dwt\mmu.v	/^reg ce0_ctrl;$/;"	r
clk_mmu	dwt\mmu.v	/^input clk_mmu;$/;"	p
dian_p_1	dwt\mmu.v	/^wire [16:0]dian_p_1;$/;"	n
dian_p_2	dwt\mmu.v	/^wire [16:0]dian_p_2;	$/;"	n
dian_p_3	dwt\mmu.v	/^wire [16:0]dian_p_3;	$/;"	n
dian_p_4	dwt\mmu.v	/^wire [16:0]dian_p_4;	$/;"	n
dina_1	dwt\mmu.v	/^output 	[16:0]dina_1;			$/;"	p
dina_1	dwt\mmu.v	/^wire [16:0] dina_1;$/;"	n
dina_1_reg	dwt\mmu.v	/^reg [16:0] dina_1_reg;$/;"	r
dina_2	dwt\mmu.v	/^output 	[16:0]dina_2;			$/;"	p
dina_2	dwt\mmu.v	/^wire [16:0] dina_2;$/;"	n
dina_2_reg	dwt\mmu.v	/^reg [16:0] dina_2_reg;$/;"	r
dina_3	dwt\mmu.v	/^output 	[16:0]dina_3;$/;"	p
dina_3	dwt\mmu.v	/^wire [16:0] dina_3;$/;"	n
dina_3_reg	dwt\mmu.v	/^reg [16:0] dina_3_reg;$/;"	r
dina_4	dwt\mmu.v	/^output [16:0]dina_4;					$/;"	p
dina_4	dwt\mmu.v	/^wire [16:0] dina_4;$/;"	n
dina_4_reg	dwt\mmu.v	/^reg [16:0] dina_4_reg;$/;"	r
dina_64	dwt\mmu.v	/^output 	[16:0]dina_64;				$/;"	p
dina_64	dwt\mmu.v	/^wire [16:0] dina_64;$/;"	n
dina_64_reg	dwt\mmu.v	/^reg [16:0] dina_64_reg;	$/;"	r
douta_1	dwt\mmu.v	/^input [16:0]douta_1;$/;"	p
douta_64	dwt\mmu.v	/^input [16:0]douta_64;$/;"	p
doutb_1	dwt\mmu.v	/^input [16:0]doutb_1;$/;"	p
doutb_64	dwt\mmu.v	/^input [16:0]doutb_64;					$/;"	p
dwt_over	dwt\mmu.v	/^wire dwt_over;$/;"	n
dwt_work	dwt\mmu.v	/^output dwt_work;$/;"	p
dwt_work	dwt\mmu.v	/^reg dwt_work;$/;"	r
ena_1	dwt\mmu.v	/^output ena_1;$/;"	p
ena_1	dwt\mmu.v	/^reg ena_1;$/;"	r
ena_2	dwt\mmu.v	/^output ena_2; $/;"	p
ena_2	dwt\mmu.v	/^reg ena_2;$/;"	r
ena_3	dwt\mmu.v	/^output ena_3;$/;"	p
ena_3	dwt\mmu.v	/^reg ena_3;$/;"	r
ena_4	dwt\mmu.v	/^output ena_4;$/;"	p
ena_4	dwt\mmu.v	/^reg ena_4;$/;"	r
ena_64	dwt\mmu.v	/^output ena_64;$/;"	p
ena_64	dwt\mmu.v	/^reg ena_64;$/;"	r
enb_1	dwt\mmu.v	/^output enb_1;$/;"	p
enb_1	dwt\mmu.v	/^reg enb_1;$/;"	r
enb_64	dwt\mmu.v	/^output enb_64;$/;"	p
enb_64	dwt\mmu.v	/^reg enb_64;$/;"	r
even_data	dwt\mmu.v	/^output [15:0] even_data;$/;"	p
even_data	dwt\mmu.v	/^reg [15:0] even_data;$/;"	r
ex_1	dwt\mmu.v	/^reg [1:0] ex_1;$/;"	r
ex_1_n	dwt\mmu.v	/^reg [1:0] ex_1_n;$/;"	r
ex_2	dwt\mmu.v	/^reg [1:0] ex_2;$/;"	r
ex_2_n	dwt\mmu.v	/^reg [1:0] ex_2_n;$/;"	r
fsm_mmu	dwt\mmu.v	/^reg [2:0]fsm_mmu;$/;"	r
fsm_mmu_n	dwt\mmu.v	/^reg [2:0]fsm_mmu_n;$/;"	r
idle	dwt\mmu.v	/^parameter idle=3'b000; $/;"	c
inc_addr_cnt	dwt\mmu.v	/^reg inc_addr_cnt;$/;"	r
level	dwt\mmu.v	/^output [2:0]level;$/;"	p
level	dwt\mmu.v	/^reg [2:0]level;$/;"	r
level_delay	dwt\mmu.v	/^reg [2:0]level_delay;$/;"	r
level_delay_1	dwt\mmu.v	/^reg [2:0]level_delay_1;$/;"	r
level_reg	dwt\mmu.v	/^reg [2:0]level_reg;$/;"	r
mmu	dwt\mmu.v	/^module mmu(\/\/out$/;"	m
odd_data	dwt\mmu.v	/^output [15:0] odd_data;$/;"	p
odd_data	dwt\mmu.v	/^reg [15:0] odd_data;$/;"	r
quant_out_h	dwt\mmu.v	/^input [16:0]quant_out_h;$/;"	p
quant_out_l	dwt\mmu.v	/^input [16:0]quant_out_l;$/;"	p
quant_out_vld	dwt\mmu.v	/^input quant_out_vld;$/;"	p
quant_out_vld_reg	dwt\mmu.v	/^reg quant_out_vld_reg;$/;"	r
rover_cnt	dwt\mmu.v	/^reg [5:0] rover_cnt;$/;"	r
rover_cnt1	dwt\mmu.v	/^reg [4:0] rover_cnt1;$/;"	r
rover_cnt1_n	dwt\mmu.v	/^reg [4:0] rover_cnt1_n;$/;"	r
rover_cnt_n	dwt\mmu.v	/^reg [5:0] rover_cnt_n;$/;"	r
rst	dwt\mmu.v	/^input rst;	$/;"	p
rst_syn	dwt\mmu.v	/^input rst_syn;		$/;"	p
srst	dwt\mmu.v	/^wire srst;$/;"	n
start	dwt\mmu.v	/^input start;$/;"	p
start_cf	dwt\mmu.v	/^output start_cf;			$/;"	p
start_cf	dwt\mmu.v	/^reg start_cf;$/;"	r
start_cf_pre	dwt\mmu.v	/^reg start_cf_pre;$/;"	r
unvalid_cnt	dwt\mmu.v	/^output [1:0]unvalid_cnt;$/;"	p
unvalid_cnt	dwt\mmu.v	/^reg [1:0]unvalid_cnt;$/;"	r
unvalid_cnt_n	dwt\mmu.v	/^reg [1:0]unvalid_cnt_n;$/;"	r
wea_1	dwt\mmu.v	/^output wea_1;$/;"	p
wea_1	dwt\mmu.v	/^reg  wea_1;$/;"	r
wea_2	dwt\mmu.v	/^output wea_2;				$/;"	p
wea_2	dwt\mmu.v	/^reg  wea_2;$/;"	r
wea_3	dwt\mmu.v	/^output wea_3;$/;"	p
wea_3	dwt\mmu.v	/^reg  wea_3;$/;"	r
wea_4	dwt\mmu.v	/^output wea_4;										$/;"	p
wea_4	dwt\mmu.v	/^reg  wea_4;$/;"	r
wea_64	dwt\mmu.v	/^output wea_64;$/;"	p
wea_64	dwt\mmu.v	/^reg  wea_64;$/;"	r
web_1	dwt\mmu.v	/^output web_1;				$/;"	p
web_1	dwt\mmu.v	/^wire web_1; $/;"	n
web_64	dwt\mmu.v	/^output web_64;$/;"	p
web_64	dwt\mmu.v	/^wire web_64;$/;"	n
wr_over	dwt\mmu.v	/^output [1:0]wr_over;$/;"	p
wr_over	dwt\mmu.v	/^reg [1:0]wr_over;$/;"	r
add_coulme	dwt\processing_640.v	/^			add_coulme 	=2'b10,$/;"	c
add_sample	dwt\processing_640.v	/^parameter 	add_sample 	=2'b01,$/;"	c
addra_all_1	dwt\processing_640.v	/^output [17:0]addra_all_1;$/;"	p
addra_all_1	dwt\processing_640.v	/^reg [17:0]addra_all_1;$/;"	r
addra_o1_w	dwt\processing_640.v	/^output [13:0]addra_o1_w;$/;"	p
addra_o1_w	dwt\processing_640.v	/^reg [13:0]addra_o1_w;$/;"	r
addra_o2_w	dwt\processing_640.v	/^output [13:0]addra_o2_w;$/;"	p
addra_o2_w	dwt\processing_640.v	/^reg [13:0]addra_o2_w;$/;"	r
ce0_ctrl	dwt\processing_640.v	/^reg ce0_ctrl;$/;"	r
clk_dwt	dwt\processing_640.v	/^input clk_dwt;$/;"	p
clk_sg	dwt\processing_640.v	/^input clk_sg;$/;"	p
count	dwt\processing_640.v	/^reg [8:0]count;$/;"	r
count_3	dwt\processing_640.v	/^reg [1:0]count_3;$/;"	r
count_colume	dwt\processing_640.v	/^reg [6:0]count_colume;$/;"	r
count_sample	dwt\processing_640.v	/^reg [5:0]count_sample;$/;"	r
count_tiles	dwt\processing_640.v	/^reg [4:0]count_tiles;$/;"	r
dina_high_1	dwt\processing_640.v	/^reg[7:0] dina_high_1;$/;"	r
dina_low_1	dwt\processing_640.v	/^reg[7:0] dina_low_1;$/;"	r
dina_o1	dwt\processing_640.v	/^output [16:0] dina_o1;$/;"	p
dina_o1	dwt\processing_640.v	/^reg [16:0]dina_o1;$/;"	r
dina_o2	dwt\processing_640.v	/^output [16:0] dina_o2;$/;"	p
dina_o2	dwt\processing_640.v	/^reg [16:0]dina_o2;$/;"	r
douta_all_1	dwt\processing_640.v	/^input [31:0]douta_all_1;$/;"	p
ena_o1_w	dwt\processing_640.v	/^output ena_o1_w;$/;"	p
ena_o1_w	dwt\processing_640.v	/^reg ena_o1_w;$/;"	r
ena_o2_w	dwt\processing_640.v	/^output ena_o2_w;$/;"	p
ena_o2_w	dwt\processing_640.v	/^wire ena_o2_w;$/;"	n
fsm	dwt\processing_640.v	/^reg fsm;$/;"	r
fsm_address	dwt\processing_640.v	/^reg [1:0]fsm_address;$/;"	r
fsm_address_n	dwt\processing_640.v	/^reg [1:0]fsm_address_n;$/;"	r
fsm_n	dwt\processing_640.v	/^reg fsm_n;$/;"	r
idle	dwt\processing_640.v	/^parameter 	idle = 0 ,$/;"	c
odd_even_judge	dwt\processing_640.v	/^reg odd_even_judge;$/;"	r
odd_even_judge_r	dwt\processing_640.v	/^reg odd_even_judge_r;$/;"	r
over	dwt\processing_640.v	/^wire over;$/;"	n
over_start	dwt\processing_640.v	/^wire over_start;$/;"	n
over_start_delay	dwt\processing_640.v	/^reg over_start_delay;$/;"	r
over_start_delay_1	dwt\processing_640.v	/^reg over_start_delay_1;$/;"	r
over_start_delay_2	dwt\processing_640.v	/^reg over_start_delay_2;$/;"	r
over_start_or	dwt\processing_640.v	/^wire over_start_or;$/;"	n
pre_vld	dwt\processing_640.v	/^wire pre_vld;$/;"	n
pre_vld_and	dwt\processing_640.v	/^wire pre_vld_and;$/;"	n
pre_vld_delay	dwt\processing_640.v	/^reg pre_vld_delay;$/;"	r
pre_vld_delay_1	dwt\processing_640.v	/^reg pre_vld_delay_1;$/;"	r
pre_vld_delay_2	dwt\processing_640.v	/^reg pre_vld_delay_2;$/;"	r
pre_vld_delay_3	dwt\processing_640.v	/^reg pre_vld_delay_3;$/;"	r
processing	dwt\processing_640.v	/^module processing(\/*autoport*\/$/;"	m
rst	dwt\processing_640.v	/^input rst;$/;"	p
rst_syn	dwt\processing_640.v	/^input rst_syn;$/;"	p
start	dwt\processing_640.v	/^output start;$/;"	p
start	dwt\processing_640.v	/^wire start;$/;"	n
start_count	dwt\processing_640.v	/^reg [1:0]start_count;$/;"	r
start_cpu	dwt\processing_640.v	/^input start_cpu;$/;"	p
start_cpu_reg1	dwt\processing_640.v	/^reg	start_cpu_reg1;$/;"	r
start_cpu_reg2	dwt\processing_640.v	/^reg start_cpu_reg2;$/;"	r
start_cpu_reg3	dwt\processing_640.v	/^reg	start_cpu_reg3;$/;"	r
start_cpu_reg4	dwt\processing_640.v	/^reg	start_cpu_reg4;$/;"	r
start_cpu_syn	dwt\processing_640.v	/^reg start_cpu_syn;$/;"	r
start_pre	dwt\processing_640.v	/^wire start_pre;$/;"	n
start_pre_delay	dwt\processing_640.v	/^reg start_pre_delay;$/;"	r
start_pre_reg1	dwt\processing_640.v	/^reg start_pre_reg1;$/;"	r
start_pre_reg2	dwt\processing_640.v	/^reg	start_pre_reg2;$/;"	r
start_pre_reg3	dwt\processing_640.v	/^reg	start_pre_reg3;$/;"	r
start_pre_reg4	dwt\processing_640.v	/^reg	start_pre_reg4;$/;"	r
start_reg	dwt\processing_640.v	/^reg start_reg;$/;"	r
start_reg1	dwt\processing_640.v	/^reg start_reg1;$/;"	r
wait_add_tile	dwt\processing_640.v	/^			wait_add_tile=2'b00;$/;"	c
wea_o1_w	dwt\processing_640.v	/^output wea_o1_w;$/;"	p
wea_o1_w	dwt\processing_640.v	/^wire wea_o1_w;$/;"	n
wea_o2_w	dwt\processing_640.v	/^output wea_o2_w;$/;"	p
wea_o2_w	dwt\processing_640.v	/^wire wea_o2_w;$/;"	n
work	dwt\processing_640.v	/^			work = 1 ;$/;"	c
act_addr	dwt\putdata.v	/^	reg [15:0] act_addr;$/;"	r
act_addr_n	dwt\putdata.v	/^	reg [15:0] act_addr_n;$/;"	r
addra_o1_n	dwt\putdata.v	/^	reg [13:0] addra_o1_n;$/;"	r
addra_o1_w	dwt\putdata.v	/^	output [13:0] addra_o1_w;$/;"	p
addra_o1_w	dwt\putdata.v	/^	reg [13:0] addra_o1_w;$/;"	r
addra_o2_n	dwt\putdata.v	/^	reg [13:0] addra_o2_n;$/;"	r
addra_o2_w	dwt\putdata.v	/^	reg [13:0] addra_o2_w;$/;"	r
addra_o2_w	dwt\putdata.v	/^    output [13:0] addra_o2_w;$/;"	p
address	dwt\putdata.v	/^	reg [15:0] address;$/;"	r
clk	dwt\putdata.v	/^    input clk;$/;"	p
cnt	dwt\putdata.v	/^	integer cnt,$/;"	r
cnt_1	dwt\putdata.v	/^		cnt_1,$/;"	r
cnt_10	dwt\putdata.v	/^		cnt_10,$/;"	r
cnt_11	dwt\putdata.v	/^		cnt_11,$/;"	r
cnt_12	dwt\putdata.v	/^		cnt_12,$/;"	r
cnt_13	dwt\putdata.v	/^		cnt_13,$/;"	r
cnt_14	dwt\putdata.v	/^		cnt_14,$/;"	r
cnt_15	dwt\putdata.v	/^		cnt_15;$/;"	r
cnt_2	dwt\putdata.v	/^		cnt_2,$/;"	r
cnt_3	dwt\putdata.v	/^		cnt_3,$/;"	r
cnt_4	dwt\putdata.v	/^		cnt_4,$/;"	r
cnt_5	dwt\putdata.v	/^		cnt_5,$/;"	r
cnt_6	dwt\putdata.v	/^		cnt_6,$/;"	r
cnt_7	dwt\putdata.v	/^		cnt_7,$/;"	r
cnt_8	dwt\putdata.v	/^		cnt_8,$/;"	r
cnt_9	dwt\putdata.v	/^		cnt_9,$/;"	r
count	dwt\putdata.v	/^	reg [5:0] count;$/;"	r
count_n	dwt\putdata.v	/^	reg [5:0] count_n;$/;"	r
dina_o1	dwt\putdata.v	/^	output [16:0] dina_o1;$/;"	p
dina_o1	dwt\putdata.v	/^	wire [16:0] dina_o1;$/;"	n
dina_o2	dwt\putdata.v	/^	output [16:0] dina_o2;$/;"	p
dina_o2	dwt\putdata.v	/^	wire [16:0] dina_o2;$/;"	n
ena_o1_w	dwt\putdata.v	/^    output ena_o1_w;$/;"	p
ena_o2_w	dwt\putdata.v	/^    output ena_o2_w;$/;"	p
fp_r_1	dwt\putdata.v	/^	integer fp_r_1,$/;"	r
fp_r_10	dwt\putdata.v	/^		fp_r_10,$/;"	r
fp_r_11	dwt\putdata.v	/^		fp_r_11,$/;"	r
fp_r_12	dwt\putdata.v	/^		fp_r_12,$/;"	r
fp_r_13	dwt\putdata.v	/^		fp_r_13,$/;"	r
fp_r_14	dwt\putdata.v	/^		fp_r_14,$/;"	r
fp_r_15	dwt\putdata.v	/^		fp_r_15,$/;"	r
fp_r_16	dwt\putdata.v	/^		fp_r_16,$/;"	r
fp_r_17	dwt\putdata.v	/^		fp_r_17,$/;"	r
fp_r_18	dwt\putdata.v	/^		fp_r_18,$/;"	r
fp_r_19	dwt\putdata.v	/^		fp_r_19,$/;"	r
fp_r_2	dwt\putdata.v	/^		fp_r_2 ,$/;"	r
fp_r_20	dwt\putdata.v	/^		fp_r_20,$/;"	r
fp_r_21	dwt\putdata.v	/^		fp_r_21,$/;"	r
fp_r_22	dwt\putdata.v	/^		fp_r_22,$/;"	r
fp_r_23	dwt\putdata.v	/^		fp_r_23,$/;"	r
fp_r_24	dwt\putdata.v	/^		fp_r_24,$/;"	r
fp_r_25	dwt\putdata.v	/^		fp_r_25,$/;"	r
fp_r_26	dwt\putdata.v	/^		fp_r_26,$/;"	r
fp_r_27	dwt\putdata.v	/^		fp_r_27,$/;"	r
fp_r_28	dwt\putdata.v	/^		fp_r_28,$/;"	r
fp_r_29	dwt\putdata.v	/^		fp_r_29,$/;"	r
fp_r_3	dwt\putdata.v	/^		fp_r_3 ,$/;"	r
fp_r_30	dwt\putdata.v	/^		fp_r_30,$/;"	r
fp_r_31	dwt\putdata.v	/^		fp_r_31,$/;"	r
fp_r_32	dwt\putdata.v	/^		fp_r_32,$/;"	r
fp_r_33	dwt\putdata.v	/^		fp_r_33,$/;"	r
fp_r_34	dwt\putdata.v	/^		fp_r_34,$/;"	r
fp_r_35	dwt\putdata.v	/^		fp_r_35,$/;"	r
fp_r_36	dwt\putdata.v	/^		fp_r_36,$/;"	r
fp_r_37	dwt\putdata.v	/^		fp_r_37,$/;"	r
fp_r_38	dwt\putdata.v	/^		fp_r_38,$/;"	r
fp_r_39	dwt\putdata.v	/^		fp_r_39,$/;"	r
fp_r_4	dwt\putdata.v	/^		fp_r_4 ,$/;"	r
fp_r_40	dwt\putdata.v	/^		fp_r_40,$/;"	r
fp_r_41	dwt\putdata.v	/^		fp_r_41,$/;"	r
fp_r_42	dwt\putdata.v	/^		fp_r_42,$/;"	r
fp_r_43	dwt\putdata.v	/^		fp_r_43,$/;"	r
fp_r_44	dwt\putdata.v	/^		fp_r_44,$/;"	r
fp_r_45	dwt\putdata.v	/^		fp_r_45,$/;"	r
fp_r_46	dwt\putdata.v	/^		fp_r_46,$/;"	r
fp_r_47	dwt\putdata.v	/^		fp_r_47,$/;"	r
fp_r_48	dwt\putdata.v	/^		fp_r_48;$/;"	r
fp_r_5	dwt\putdata.v	/^		fp_r_5 ,$/;"	r
fp_r_6	dwt\putdata.v	/^		fp_r_6 ,$/;"	r
fp_r_7	dwt\putdata.v	/^		fp_r_7 ,$/;"	r
fp_r_8	dwt\putdata.v	/^		fp_r_8 ,$/;"	r
fp_r_9	dwt\putdata.v	/^		fp_r_9 ,$/;"	r
i	dwt\putdata.v	/^	integer i;$/;"	r
k	dwt\putdata.v	/^	integer k;$/;"	r
lion_counter	dwt\putdata.v	/^	reg [5:0]lion_counter;$/;"	r
mem	dwt\putdata.v	/^	reg[7:0]mem[49151:0];    \/\/\/\/ 49152 = 128 * 128 * 3$/;"	r
putdata	dwt\putdata.v	/^module putdata(\/*autoarg*\/$/;"	m
rst	dwt\putdata.v	/^    input rst;$/;"	p
rst_syn	dwt\putdata.v	/^	input rst_syn;$/;"	p
start	dwt\putdata.v	/^    input start;$/;"	p
wea_o1_w	dwt\putdata.v	/^	output wea_o1_w;$/;"	p
wea_o2_w	dwt\putdata.v	/^	output wea_o2_w;$/;"	p
addra	dwt\ram2.v	/^input [13 : 0] addra;$/;"	p
clka	dwt\ram2.v	/^input clka;$/;"	p
dina	dwt\ram2.v	/^input [16 : 0] dina;$/;"	p
douta	dwt\ram2.v	/^output [16 : 0] douta;$/;"	p
ena	dwt\ram2.v	/^input ena;$/;"	p
ram2	dwt\ram2.v	/^module ram2($/;"	m
wea	dwt\ram2.v	/^input [0 : 0] wea;$/;"	p
addra	dwt\ram_16k_normal.v	/^input [13 : 0] addra;$/;"	p
addrb	dwt\ram_16k_normal.v	/^input [13 : 0] addrb;$/;"	p
clka	dwt\ram_16k_normal.v	/^input clka;$/;"	p
clkb	dwt\ram_16k_normal.v	/^input clkb;$/;"	p
dina	dwt\ram_16k_normal.v	/^input [16 : 0] dina;$/;"	p
dinb	dwt\ram_16k_normal.v	/^input [16 : 0] dinb;$/;"	p
douta	dwt\ram_16k_normal.v	/^output [16 : 0] douta;$/;"	p
doutb	dwt\ram_16k_normal.v	/^output [16 : 0] doutb;$/;"	p
ena	dwt\ram_16k_normal.v	/^input ena;$/;"	p
enb	dwt\ram_16k_normal.v	/^input enb;$/;"	p
ram_16k_normal	dwt\ram_16k_normal.v	/^module ram_16k_normal($/;"	m
wea	dwt\ram_16k_normal.v	/^input [0 : 0] wea;$/;"	p
web	dwt\ram_16k_normal.v	/^input [0 : 0] web;$/;"	p
addra	dwt\ram_4k.v	/^input [11 : 0] addra;$/;"	p
addrb	dwt\ram_4k.v	/^input [11 : 0] addrb;$/;"	p
clka	dwt\ram_4k.v	/^input clka;$/;"	p
clkb	dwt\ram_4k.v	/^input clkb;$/;"	p
dina	dwt\ram_4k.v	/^input [16 : 0] dina;$/;"	p
dinb	dwt\ram_4k.v	/^input [16 : 0] dinb;$/;"	p
douta	dwt\ram_4k.v	/^output [16 : 0] douta;$/;"	p
doutb	dwt\ram_4k.v	/^output [16 : 0] doutb;$/;"	p
ena	dwt\ram_4k.v	/^input ena;$/;"	p
enb	dwt\ram_4k.v	/^input enb;$/;"	p
ram_4k	dwt\ram_4k.v	/^module ram_4k($/;"	m
wea	dwt\ram_4k.v	/^input [0 : 0] wea;$/;"	p
web	dwt\ram_4k.v	/^input [0 : 0] web;$/;"	p
addra	dwt\ram_dual_port.v	/^input [13 : 0] addra;$/;"	p
addrb	dwt\ram_dual_port.v	/^input [13 : 0] addrb;$/;"	p
clka	dwt\ram_dual_port.v	/^input clka;$/;"	p
clkb	dwt\ram_dual_port.v	/^input clkb;$/;"	p
dina	dwt\ram_dual_port.v	/^input [16 : 0] dina;$/;"	p
doutb	dwt\ram_dual_port.v	/^output [16 : 0] doutb;$/;"	p
ena	dwt\ram_dual_port.v	/^input ena;$/;"	p
enb	dwt\ram_dual_port.v	/^input enb;$/;"	p
ram_dual_port	dwt\ram_dual_port.v	/^module ram_dual_port($/;"	m
wea	dwt\ram_dual_port.v	/^input [0 : 0] wea;$/;"	p
addra_o1_n	dwt\read_original.v	/^reg [13:0] addra_o1_n;$/;"	r
addra_o1_r	dwt\read_original.v	/^output [13:0] addra_o1_r;$/;"	p
addra_o1_r	dwt\read_original.v	/^reg [13:0] addra_o1_r;$/;"	r
addra_o2_n	dwt\read_original.v	/^reg [13:0] addra_o2_n;$/;"	r
addra_o2_r	dwt\read_original.v	/^output [13:0] addra_o2_r;$/;"	p
addra_o2_r	dwt\read_original.v	/^reg [13:0] addra_o2_r;$/;"	r
clk_mmu	dwt\read_original.v	/^input clk_mmu;$/;"	p
dout_o1	dwt\read_original.v	/^input[16:0] dout_o1;$/;"	p
dout_o2	dwt\read_original.v	/^input[16:0] dout_o2;$/;"	p
dwt_work	dwt\read_original.v	/^input dwt_work;$/;"	p
ena_o1_r	dwt\read_original.v	/^output ena_o1_r;$/;"	p
ena_o1_r	dwt\read_original.v	/^reg ena_o1_r;$/;"	r
ena_o2_r	dwt\read_original.v	/^output ena_o2_r;$/;"	p
ena_o2_r	dwt\read_original.v	/^reg ena_o2_r;$/;"	r
even_data_raw	dwt\read_original.v	/^output [15:0] even_data_raw;$/;"	p
even_data_raw	dwt\read_original.v	/^reg [15:0] even_data_raw;$/;"	r
expand_col	dwt\read_original.v	/^reg [3:0] expand_col;$/;"	r
expand_col_n	dwt\read_original.v	/^reg [3:0] expand_col_n;$/;"	r
fsm_raw	dwt\read_original.v	/^reg[1:0] fsm_raw;$/;"	r
fsm_raw_n	dwt\read_original.v	/^reg[1:0] fsm_raw_n;$/;"	r
hold	dwt\read_original.v	/^reg hold;$/;"	r
idle	dwt\read_original.v	/^parameter idle = 2'b10;$/;"	c
level	dwt\read_original.v	/^input [2:0] level;$/;"	p
level0_cnt	dwt\read_original.v	/^reg level0_cnt;$/;"	r
level_reg	dwt\read_original.v	/^reg [2:0] level_reg;$/;"	r
level_reg_1	dwt\read_original.v	/^reg [2:0] level_reg_1;$/;"	r
odd_data_raw	dwt\read_original.v	/^output [15:0] odd_data_raw;$/;"	p
odd_data_raw	dwt\read_original.v	/^reg [15:0] odd_data_raw;$/;"	r
read	dwt\read_original.v	/^parameter read = 3'b01;$/;"	c
read_raw_control	dwt\read_original.v	/^module read_raw_control ( \/\/output$/;"	m
rf_over	dwt\read_original.v	/^input rf_over;$/;"	p
rst	dwt\read_original.v	/^input rst;$/;"	p
rst_syn	dwt\read_original.v	/^input rst_syn;$/;"	p
srst	dwt\read_original.v	/^wire srst;$/;"	n
start	dwt\read_original.v	/^input start;$/;"	p
wea_o1_r	dwt\read_original.v	/^output wea_o1_r;$/;"	p
wea_o1_r	dwt\read_original.v	/^wire wea_o1_r;$/;"	n
wea_o2_r	dwt\read_original.v	/^output wea_o2_r;$/;"	p
wea_o2_r	dwt\read_original.v	/^wire wea_o2_r;$/;"	n
wr_over	dwt\read_original.v	/^input [1:0] wr_over;$/;"	p
a	dwt\row_filter_new.v	/^	parameter a = 14'b10101111010011;$/;"	c
add_in1	dwt\row_filter_new.v	/^	wire [15:0] add_in1;$/;"	n
add_in2	dwt\row_filter_new.v	/^	wire [16:0] add_in2;$/;"	n
arow_cnt	dwt\row_filter_new.v	/^	reg [7:0] arow_cnt;$/;"	r
atrcol_out1	dwt\row_filter_new.v	/^	input  [15:0] atrcol_out1;$/;"	p
atrcol_out2	dwt\row_filter_new.v	/^	input  [15:0] atrcol_out2;$/;"	p
b	dwt\row_filter_new.v	/^	parameter b = 18'b011001110011001101;$/;"	c
boundary_cal	dwt\row_filter_new.v	/^	wire boundary_cal;$/;"	n
boundary_cal_s	dwt\row_filter_new.v	/^	wire boundary_cal_s;$/;"	n
boundary_reg1	dwt\row_filter_new.v	/^	reg [15:0] boundary_reg1;$/;"	r
boundary_reg2	dwt\row_filter_new.v	/^	reg [15:0] boundary_reg2;$/;"	r
boundary_reg3	dwt\row_filter_new.v	/^	reg [16:0] boundary_reg3;$/;"	r
boundary_reg4	dwt\row_filter_new.v	/^	reg [16:0] boundary_reg4;$/;"	r
boundary_sel	dwt\row_filter_new.v	/^	wire boundary_sel = ((prow_cnt == 6)||(prow_cnt == 7));$/;"	n
buffer1_reg1	dwt\row_filter_new.v	/^	reg [15:0] buffer1_reg1;$/;"	r
buffer1_reg1_n	dwt\row_filter_new.v	/^	wire [15:0] buffer1_reg1_n;$/;"	n
buffer1_reg2	dwt\row_filter_new.v	/^	reg [15:0] buffer1_reg2;$/;"	r
buffer2_reg1	dwt\row_filter_new.v	/^	reg [19:0] buffer2_reg1;$/;"	r
buffer2_reg1_n	dwt\row_filter_new.v	/^	wire [19:0] buffer2_reg1_n;$/;"	n
buffer2_reg2	dwt\row_filter_new.v	/^	reg [19:0] buffer2_reg2;$/;"	r
buffer2_sel	dwt\row_filter_new.v	/^	wire buffer2_sel;$/;"	n
buffer3_reg1	dwt\row_filter_new.v	/^	reg [20:0] buffer3_reg1;$/;"	r
buffer3_reg1_n	dwt\row_filter_new.v	/^	wire [20:0] buffer3_reg1_n;$/;"	n
buffer3_reg2	dwt\row_filter_new.v	/^	reg [20:0] buffer3_reg2;$/;"	r
buffer4_reg1	dwt\row_filter_new.v	/^	reg [18:0] buffer4_reg1;$/;"	r
buffer4_reg1_n	dwt\row_filter_new.v	/^	wire [18:0] buffer4_reg1_n;$/;"	n
buffer4_reg2	dwt\row_filter_new.v	/^	reg [18:0] buffer4_reg2;$/;"	r
buffer4_sel	dwt\row_filter_new.v	/^	wire buffer4_sel = ((prow_cnt == 6)||(prow_cnt == 7));$/;"	n
c	dwt\row_filter_new.v	/^	parameter c = 19'b1010101001111100111;$/;"	c
calc_fl	dwt\row_filter_new.v	/^	parameter calc_fl = 2'b01;$/;"	c
calc_fl_over	dwt\row_filter_new.v	/^	wire calc_fl_over = ((prow_cnt == 3)&&(arow_cnt == 0));$/;"	n
calc_fl_uvld	dwt\row_filter_new.v	/^	wire calc_fl_uvld = (fsm_rf == calc_fl);$/;"	n
calc_other	dwt\row_filter_new.v	/^	parameter calc_other = 2'b11;$/;"	c
calc_sl	dwt\row_filter_new.v	/^	parameter calc_sl = 2'b10;$/;"	c
calc_sl_over	dwt\row_filter_new.v	/^	wire calc_sl_over = ((prow_cnt == 7)&&(arow_cnt == 0));$/;"	n
calc_sl_uvld	dwt\row_filter_new.v	/^	wire calc_sl_uvld = (fsm_rf == calc_sl);$/;"	n
clk_rf	dwt\row_filter_new.v	/^	input  clk_rf;$/;"	p
col_out_vld	dwt\row_filter_new.v	/^	input  col_out_vld;$/;"	p
d	dwt\row_filter_new.v	/^	parameter d = 16'b0111000110111000;$/;"	c
dwt_work	dwt\row_filter_new.v	/^	input  dwt_work;$/;"	p
e	dwt\row_filter_new.v	/^	parameter e = 10'b0101110110;$/;"	c
f	dwt\row_filter_new.v	/^	parameter f = 9'b011011011;$/;"	c
fsm_rf	dwt\row_filter_new.v	/^	reg [1:0] fsm_rf;$/;"	r
fsm_rf_n	dwt\row_filter_new.v	/^	reg [1:0] fsm_rf_n;$/;"	r
idle	dwt\row_filter_new.v	/^	parameter idle = 2'b00;$/;"	c
level	dwt\row_filter_new.v	/^	input  [2:0] level;$/;"	p
mid_add	dwt\row_filter_new.v	/^	wire [20:0] mid_add;$/;"	n
mul_out1	dwt\row_filter_new.v	/^	wire [29:0] mul_out1;$/;"	n
mul_out2	dwt\row_filter_new.v	/^	wire [33:0] mul_out2;$/;"	n
mul_out3	dwt\row_filter_new.v	/^	wire [34:0] mul_out3;$/;"	n
mul_out4	dwt\row_filter_new.v	/^	wire [31:0] mul_out4;$/;"	n
mul_out5	dwt\row_filter_new.v	/^	wire [28:0] mul_out5;$/;"	n
mul_out6	dwt\row_filter_new.v	/^	wire [29:0] mul_out6;$/;"	n
prow_cnt	dwt\row_filter_new.v	/^	reg [7:0] prow_cnt;$/;"	r
prow_cnt_sel	dwt\row_filter_new.v	/^	reg prow_cnt_sel;$/;"	r
rcv_col_vld	dwt\row_filter_new.v	/^	wire rcv_col_vld = ((fsm_rf == calc_fl)||(fsm_rf == calc_sl)||(fsm_rf == calc_other));$/;"	n
rf_over	dwt\row_filter_new.v	/^	output rf_over;			  $/;"	p
rf_over	dwt\row_filter_new.v	/^	reg rf_over;$/;"	r
row_filter	dwt\row_filter_new.v	/^module row_filter(\/\/output$/;"	m
row_hdata	dwt\row_filter_new.v	/^	output [15:0] row_hdata;$/;"	p
row_hdata	dwt\row_filter_new.v	/^	reg [15:0] row_hdata;$/;"	r
row_hdata_n	dwt\row_filter_new.v	/^	wire [15:0] row_hdata_n;$/;"	n
row_ldata	dwt\row_filter_new.v	/^	reg [15:0] row_ldata;$/;"	r
row_ldata	dwt\row_filter_new.v	/^    output [15:0] row_ldata;$/;"	p
row_ldata_n	dwt\row_filter_new.v	/^	wire [15:0] row_ldata_n;$/;"	n
row_out_vld	dwt\row_filter_new.v	/^	output row_out_vld;$/;"	p
row_out_vld	dwt\row_filter_new.v	/^	reg row_out_vld;$/;"	r
rst	dwt\row_filter_new.v	/^	input  rst;$/;"	p
rst_syn	dwt\row_filter_new.v	/^	input  rst_syn;$/;"	p
srst	dwt\row_filter_new.v	/^	wire srst = (fsm_rf == idle);$/;"	n
stage1_reg1	dwt\row_filter_new.v	/^	reg [15:0] stage1_reg1;$/;"	r
stage1_reg2	dwt\row_filter_new.v	/^	reg [15:0] stage1_reg2;$/;"	r
stage2_reg1	dwt\row_filter_new.v	/^	reg [15:0] stage2_reg1;$/;"	r
stage2_reg1_n	dwt\row_filter_new.v	/^	wire [15:0] stage2_reg1_n;$/;"	n
stage2_reg2	dwt\row_filter_new.v	/^	reg [15:0] stage2_reg2;$/;"	r
stage2_reg3	dwt\row_filter_new.v	/^	reg [19:0] stage2_reg3;$/;"	r
stage2_reg3_n	dwt\row_filter_new.v	/^	wire [19:0] stage2_reg3_n;$/;"	n
stage3_reg1	dwt\row_filter_new.v	/^	reg [15:0] stage3_reg1;$/;"	r
stage3_reg1_n	dwt\row_filter_new.v	/^	wire [15:0] stage3_reg1_n;$/;"	n
stage3_reg2	dwt\row_filter_new.v	/^	reg [16:0] stage3_reg2;$/;"	r
stage3_reg2_n	dwt\row_filter_new.v	/^	wire [16:0] stage3_reg2_n;$/;"	n
stage4_reg1	dwt\row_filter_new.v	/^	reg [20:0] stage4_reg1;$/;"	r
stage4_reg1_n	dwt\row_filter_new.v	/^	wire [20:0] stage4_reg1_n;$/;"	n
stage4_reg2	dwt\row_filter_new.v	/^	reg [18:0] stage4_reg2;$/;"	r
stage4_reg2_n	dwt\row_filter_new.v	/^	wire [18:0] stage4_reg2_n;$/;"	n
stage4_reg3	dwt\row_filter_new.v	/^	reg [16:0] stage4_reg3;$/;"	r
stage5_reg1	dwt\row_filter_new.v	/^	reg [20:0] stage5_reg1;$/;"	r
stage5_reg1_n	dwt\row_filter_new.v	/^	wire [20:0] stage5_reg1_n;$/;"	n
stage5_reg2	dwt\row_filter_new.v	/^	reg [20:0] stage5_reg2;$/;"	r
stage5_reg2_n	dwt\row_filter_new.v	/^	wire [20:0] stage5_reg2_n;$/;"	n
add_coulme	dwt\shexiangtou_putdata.v	/^		  add_coulme 	=	2'b10,$/;"	c
add_sample	dwt\shexiangtou_putdata.v	/^parameter add_sample 	=	2'b01,$/;"	c
addr_mem1_out	dwt\shexiangtou_putdata.v	/^reg [19:0]addr_mem1_out;$/;"	r
addr_mem2_in	dwt\shexiangtou_putdata.v	/^reg [17:0]addr_mem2_in;	\/\/204800$/;"	r
addra_all_1	dwt\shexiangtou_putdata.v	/^reg [17:0]addra_all_1;$/;"	r
addra_o1_w	dwt\shexiangtou_putdata.v	/^output [13:0] addra_o1_w;$/;"	p
addra_o1_w	dwt\shexiangtou_putdata.v	/^reg [13:0]addra_o1_w;$/;"	r
addra_o2_w	dwt\shexiangtou_putdata.v	/^output [13:0] addra_o2_w;$/;"	p
addra_o2_w	dwt\shexiangtou_putdata.v	/^reg [13:0]addra_o2_w;$/;"	r
address	dwt\shexiangtou_putdata.v	/^reg [19:0]address;$/;"	r
ce0_ctrl	dwt\shexiangtou_putdata.v	/^reg ce0_ctrl;	$/;"	r
clk_dwt	dwt\shexiangtou_putdata.v	/^input clk_dwt;$/;"	p
clk_sg	dwt\shexiangtou_putdata.v	/^input clk_sg;$/;"	p
cnt	dwt\shexiangtou_putdata.v	/^integer cnt;$/;"	r
count	dwt\shexiangtou_putdata.v	/^reg [8:0]count;$/;"	r
count_3	dwt\shexiangtou_putdata.v	/^reg [1:0]count_3;$/;"	r
count_clk_dwt	dwt\shexiangtou_putdata.v	/^reg [1:0]count_clk_dwt;$/;"	r
count_colume	dwt\shexiangtou_putdata.v	/^reg [6:0]count_colume;$/;"	r
count_sample	dwt\shexiangtou_putdata.v	/^reg [5:0]count_sample;$/;"	r
count_tiles	dwt\shexiangtou_putdata.v	/^reg [4:0]count_tiles;$/;"	r
data_mem1_out	dwt\shexiangtou_putdata.v	/^wire [31:0]data_mem1_out;$/;"	n
data_mem2_temp	dwt\shexiangtou_putdata.v	/^wire [31:0]data_mem2_temp;$/;"	n
data_mem2_temp_reg1	dwt\shexiangtou_putdata.v	/^reg [31:0]data_mem2_temp_reg1;$/;"	r
data_mem2_temp_reg2	dwt\shexiangtou_putdata.v	/^reg [31:0]data_mem2_temp_reg2;$/;"	r
data_mem2_temp_reg3	dwt\shexiangtou_putdata.v	/^reg [31:0]data_mem2_temp_reg3;$/;"	r
dina_high_1	dwt\shexiangtou_putdata.v	/^reg [7:0]dina_high_1;$/;"	r
dina_low_1	dwt\shexiangtou_putdata.v	/^reg [7:0]dina_low_1;$/;"	r
dina_o1	dwt\shexiangtou_putdata.v	/^output [16:0] dina_o1;$/;"	p
dina_o1	dwt\shexiangtou_putdata.v	/^reg [16:0]dina_o1;$/;"	r
dina_o2	dwt\shexiangtou_putdata.v	/^output [16:0] dina_o2;$/;"	p
dina_o2	dwt\shexiangtou_putdata.v	/^reg [16:0]dina_o2;$/;"	r
ena_o1_w	dwt\shexiangtou_putdata.v	/^output ena_o1_w;$/;"	p
ena_o1_w	dwt\shexiangtou_putdata.v	/^reg ena_o1_w;$/;"	r
ena_o2_w	dwt\shexiangtou_putdata.v	/^output ena_o2_w;$/;"	p
ena_o2_w	dwt\shexiangtou_putdata.v	/^wire ena_o2_w;$/;"	n
fp_r	dwt\shexiangtou_putdata.v	/^integer fp_r;$/;"	r
fsm	dwt\shexiangtou_putdata.v	/^reg fsm;$/;"	r
fsm_address	dwt\shexiangtou_putdata.v	/^reg [1:0]fsm_address;$/;"	r
fsm_address_n	dwt\shexiangtou_putdata.v	/^reg [1:0]fsm_address_n;$/;"	r
fsm_n	dwt\shexiangtou_putdata.v	/^reg fsm_n;$/;"	r
i	dwt\shexiangtou_putdata.v	/^integer i;$/;"	r
idle	dwt\shexiangtou_putdata.v	/^parameter 	idle = 0 ,$/;"	c
mem	dwt\shexiangtou_putdata.v	/^reg [7:0]mem[819199:0];		\/\/ 640*640*2$/;"	r
mem2	dwt\shexiangtou_putdata.v	/^reg [31:0]mem2[204799:0];$/;"	r
mem2_in_valid	dwt\shexiangtou_putdata.v	/^reg mem2_in_valid;$/;"	r
odd_even_judge	dwt\shexiangtou_putdata.v	/^reg odd_even_judge;$/;"	r
odd_even_judge_delay	dwt\shexiangtou_putdata.v	/^reg odd_even_judge_delay;$/;"	r
odd_even_judge_r	dwt\shexiangtou_putdata.v	/^reg odd_even_judge_r;$/;"	r
over	dwt\shexiangtou_putdata.v	/^wire over;$/;"	n
over_start	dwt\shexiangtou_putdata.v	/^wire over_start;$/;"	n
over_start_delay	dwt\shexiangtou_putdata.v	/^reg over_start_delay;$/;"	r
over_start_delay_1	dwt\shexiangtou_putdata.v	/^reg over_start_delay_1;$/;"	r
over_start_delay_2	dwt\shexiangtou_putdata.v	/^reg over_start_delay_2;$/;"	r
over_start_or	dwt\shexiangtou_putdata.v	/^wire over_start_or;$/;"	n
pre_vld	dwt\shexiangtou_putdata.v	/^wire pre_vld;$/;"	n
pre_vld_and	dwt\shexiangtou_putdata.v	/^wire pre_vld_and;$/;"	n
pre_vld_delay	dwt\shexiangtou_putdata.v	/^reg pre_vld_delay;$/;"	r
pre_vld_delay_1	dwt\shexiangtou_putdata.v	/^reg pre_vld_delay_1;$/;"	r
pre_vld_delay_2	dwt\shexiangtou_putdata.v	/^reg pre_vld_delay_2;$/;"	r
pre_vld_delay_3	dwt\shexiangtou_putdata.v	/^reg pre_vld_delay_3;$/;"	r
pre_vld_delay_4	dwt\shexiangtou_putdata.v	/^reg pre_vld_delay_4;	$/;"	r
putdata	dwt\shexiangtou_putdata.v	/^module putdata(	\/\/output$/;"	m
rst	dwt\shexiangtou_putdata.v	/^input rst;$/;"	p
rst_syn	dwt\shexiangtou_putdata.v	/^input rst_syn;$/;"	p
start	dwt\shexiangtou_putdata.v	/^output start;$/;"	p
start	dwt\shexiangtou_putdata.v	/^wire start;$/;"	n
start_count	dwt\shexiangtou_putdata.v	/^reg [1:0] start_count;	$/;"	r
start_cpu	dwt\shexiangtou_putdata.v	/^input start_cpu;$/;"	p
start_cpu_reg1	dwt\shexiangtou_putdata.v	/^reg	start_cpu_reg1;$/;"	r
start_cpu_reg2	dwt\shexiangtou_putdata.v	/^reg start_cpu_reg2;$/;"	r
start_cpu_reg3	dwt\shexiangtou_putdata.v	/^reg	start_cpu_reg3;$/;"	r
start_cpu_reg4	dwt\shexiangtou_putdata.v	/^reg	start_cpu_reg4;$/;"	r
start_cpu_syn	dwt\shexiangtou_putdata.v	/^reg start_cpu_syn;$/;"	r
start_pre	dwt\shexiangtou_putdata.v	/^wire start_pre;$/;"	n
start_pre_delay	dwt\shexiangtou_putdata.v	/^reg start_pre_delay;$/;"	r
start_pre_reg1	dwt\shexiangtou_putdata.v	/^reg start_pre_reg1;$/;"	r
start_pre_reg2	dwt\shexiangtou_putdata.v	/^reg	start_pre_reg2;$/;"	r
start_pre_reg3	dwt\shexiangtou_putdata.v	/^reg	start_pre_reg3;$/;"	r
start_pre_reg4	dwt\shexiangtou_putdata.v	/^reg	start_pre_reg4;$/;"	r
start_reg	dwt\shexiangtou_putdata.v	/^reg start_reg;$/;"	r
start_reg1	dwt\shexiangtou_putdata.v	/^reg start_reg1;$/;"	r
start_reg2	dwt\shexiangtou_putdata.v	/^reg start_reg2;$/;"	r
wait_add_tile	dwt\shexiangtou_putdata.v	/^		  wait_add_tile	=	2'b00;$/;"	c
wea_o1_w	dwt\shexiangtou_putdata.v	/^output wea_o1_w;$/;"	p
wea_o1_w	dwt\shexiangtou_putdata.v	/^wire wea_o1_w;$/;"	n
wea_o2_w	dwt\shexiangtou_putdata.v	/^output wea_o2_w;$/;"	p
wea_o2_w	dwt\shexiangtou_putdata.v	/^wire wea_o2_w;$/;"	n
work	dwt\shexiangtou_putdata.v	/^		 	work = 1 ;$/;"	c
atrcol_out1	dwt\transpose_new.v	/^	wire [15:0] atrcol_out1;$/;"	n
atrcol_out1	dwt\transpose_new.v	/^    output [15:0] atrcol_out1;$/;"	p
atrcol_out2	dwt\transpose_new.v	/^	wire [15:0] atrcol_out2;$/;"	n
atrcol_out2	dwt\transpose_new.v	/^    output [15:0] atrcol_out2;$/;"	p
clk_tr	dwt\transpose_new.v	/^	input  clk_tr;$/;"	p
col_hdata	dwt\transpose_new.v	/^	input  [15:0] col_hdata;$/;"	p
col_ldata	dwt\transpose_new.v	/^	input  [15:0] col_ldata;$/;"	p
col_out_vld	dwt\transpose_new.v	/^	input  col_out_vld;$/;"	p
dwt_work	dwt\transpose_new.v	/^	input dwt_work;$/;"	p
rst	dwt\transpose_new.v	/^	input  rst;$/;"	p
rst_syn	dwt\transpose_new.v	/^	input rst_syn;$/;"	p
sel_cnt	dwt\transpose_new.v	/^    reg sel_cnt;$/;"	r
stage1_reg1	dwt\transpose_new.v	/^	reg [15:0] stage1_reg1;$/;"	r
stage1_reg2	dwt\transpose_new.v	/^	reg [15:0] stage1_reg2;$/;"	r
stage2_reg	dwt\transpose_new.v	/^	reg [15:0] stage2_reg;$/;"	r
transpose	dwt\transpose_new.v	/^module transpose( \/\/output$/;"	m
ADDRA	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_ADDRA_WIDTH-1:0]   ADDRA,$/;"	p
ADDRB	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_ADDRB_WIDTH-1:0]   ADDRB,$/;"	p
BLK_MEM_GEN_V4_3	ip_core\BLK_MEM_GEN_V4_3.v	/^module BLK_MEM_GEN_V4_3$/;"	m
BLK_MEM_GEN_V4_3_mem_module	ip_core\BLK_MEM_GEN_V4_3.v	/^module BLK_MEM_GEN_V4_3_mem_module$/;"	m
BLK_MEM_GEN_V4_3_output_stage	ip_core\BLK_MEM_GEN_V4_3.v	/^module BLK_MEM_GEN_V4_3_output_stage$/;"	m
BLK_MEM_GEN_V4_3_softecc_output_reg_stage	ip_core\BLK_MEM_GEN_V4_3.v	/^module BLK_MEM_GEN_V4_3_softecc_output_reg_stage$/;"	m
CLK	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                         CLK,$/;"	p
CLKB	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       CLKB,$/;"	p
COLL_DELAY	ip_core\BLK_MEM_GEN_V4_3.v	/^    wire                      #COLL_DELAY ena_delay   = ena_i;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V4_3.v	/^    wire                      #COLL_DELAY enb_delay   = enb_i;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V4_3.v	/^    wire [0:0]                #COLL_DELAY wea_delay   = wea_i;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V4_3.v	/^    wire [0:0]                #COLL_DELAY web_delay   = web_i;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V4_3.v	/^    wire [C_ADDRA_WIDTH-1:0]  #COLL_DELAY addra_delay = ADDRA;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V4_3.v	/^    wire [C_ADDRB_WIDTH-1:0]  #COLL_DELAY addrb_delay = ADDRB;$/;"	n
C_ADDRA_WIDTH	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
C_ALGORITHM	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_ALGORITHM               = 1,$/;"	c
C_COMMON_CLK	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_COMMON_CLK              = 1,$/;"	c
C_DATA_WIDTH	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_DATA_WIDTH          = 32,$/;"	c
C_DISABLE_WARN_BHV_COLL	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
C_DISABLE_WARN_BHV_RANGE	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_FAMILY	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_FAMILY                  = "virtex6",$/;"	c
C_HAS_EN	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_EN              = 0,$/;"	c
C_HAS_INJECTERR	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_INJECTERR           = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_MEM_OUTPUT_REGS = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_B	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_B	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_REGCEA	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
C_HAS_REGCEB	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
C_HAS_RST	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_RST             = 0,$/;"	c
C_HAS_SOFTECC_OUTPUT_REGS_B	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
C_INITA_VAL	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
C_INITB_VAL	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_INITB_VAL               = "0",$/;"	c
C_LOAD_INIT_FILE	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_LOAD_INIT_FILE          = 0,$/;"	c
C_MEM_TYPE	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
C_RST_PRIORITY	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_RST_PRIORITY        = "CE",$/;"	c
C_RST_PRIORITY_A	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
C_RST_PRIORITY_B	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
C_RST_TYPE	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_RST_TYPE                = "SYNC",$/;"	c
C_USE_DEFAULT_DATA	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_USE_DEFAULT_DATA        = 0,$/;"	c
C_USE_ECC	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_USE_ECC             = 0,$/;"	c
C_USE_SOFTECC	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
C_USE_SOFTECC	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
C_WEA_WIDTH	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
C_WEB_WIDTH	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
C_WRITE_DEPTH_A	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
C_WRITE_DEPTH_B	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
C_WRITE_WIDTH_A	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
C_WRITE_WIDTH_B	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
C_XDEVICEFAMILY	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_XDEVICEFAMILY       = "virtex5",$/;"	c
DBITERR	ip_core\BLK_MEM_GEN_V4_3.v	/^   output                      DBITERR,$/;"	p
DIN	ip_core\BLK_MEM_GEN_V4_3.v	/^   input      [C_DATA_WIDTH-1:0] DIN,$/;"	p
DINA	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_WRITE_WIDTH_A-1:0] DINA,$/;"	p
DINB	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_WRITE_WIDTH_B-1:0] DINB,$/;"	p
DOUTA	ip_core\BLK_MEM_GEN_V4_3.v	/^   output [C_READ_WIDTH_A-1:0] DOUTA,$/;"	p
DOUTB	ip_core\BLK_MEM_GEN_V4_3.v	/^   output [C_READ_WIDTH_B-1:0] DOUTB,$/;"	p
EN	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                         EN,$/;"	p
ENA	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       ENA,$/;"	p
ENB	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       ENB,$/;"	p
FLOP_DELAY	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter FLOP_DELAY            = 100$/;"	c
INJECTDBITERR	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       INJECTDBITERR,$/;"	p
INJECTSBITERR	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       INJECTSBITERR,$/;"	p
RDADDRECC	ip_core\BLK_MEM_GEN_V4_3.v	/^   output [C_ADDRB_WIDTH-1:0]  RDADDRECC$/;"	p
RDADDRECC_IN	ip_core\BLK_MEM_GEN_V4_3.v	/^   input      [C_ADDRB_WIDTH-1:0]             RDADDRECC_IN,$/;"	p
REGCEA	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       REGCEA,$/;"	p
REGCEB	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       REGCEB,$/;"	p
RSTA	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       RSTA,$/;"	p
RSTB	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       RSTB,$/;"	p
SBITERR	ip_core\BLK_MEM_GEN_V4_3.v	/^   output                      SBITERR,$/;"	p
SBITERR_IN	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                         SBITERR_IN,$/;"	p
WEA	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_WEA_WIDTH-1:0]     WEA,$/;"	p
WEB	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_WEB_WIDTH-1:0]     WEB,$/;"	p
addr_step	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer i, addr_step;$/;"	r
addra_in	ip_core\BLK_MEM_GEN_V4_3.v	/^   reg [C_ADDRA_WIDTH-1:0]   addra_in;$/;"	r
address	ip_core\BLK_MEM_GEN_V4_3.v	/^    reg [C_ADDRA_WIDTH-1:0] address;$/;"	r
address	ip_core\BLK_MEM_GEN_V4_3.v	/^    reg [C_ADDRB_WIDTH-1:0]   address;$/;"	r
address	ip_core\BLK_MEM_GEN_V4_3.v	/^    reg [C_ADDRB_WIDTH-1:0] address;$/;"	r
c_ar_bw	ip_core\BLK_MEM_GEN_V4_3.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_br	ip_core\BLK_MEM_GEN_V4_3.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_bw	ip_core\BLK_MEM_GEN_V4_3.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
cnt	ip_core\BLK_MEM_GEN_V4_3.v	/^      integer cnt;$/;"	r
cnt	ip_core\BLK_MEM_GEN_V4_3.v	/^  integer cnt = 1;$/;"	r
current_contents	ip_core\BLK_MEM_GEN_V4_3.v	/^    reg [C_WRITE_WIDTH_A-1:0] current_contents;$/;"	r
current_contents	ip_core\BLK_MEM_GEN_V4_3.v	/^    reg [C_WRITE_WIDTH_B-1:0] current_contents;$/;"	r
dbiterr_arr	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                      dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
dbiterr_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                              dbiterr_i    = 0;$/;"	r
dbiterr_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                     dbiterr_i;$/;"	n
dbiterr_in	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                      dbiterr_in;$/;"	r
dbiterr_regs	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [REG_STAGES-1:0] dbiterr_regs;$/;"	r
dbiterr_sdp	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                     dbiterr_sdp;$/;"	n
default_data	ip_core\BLK_MEM_GEN_V4_3.v	/^    reg [C_WRITE_WIDTH_A-1:0] default_data;$/;"	r
default_data_str	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_WRITE_WIDTH_A*8-1:0]  default_data_str = C_DEFAULT_DATA;$/;"	r
dina_in	ip_core\BLK_MEM_GEN_V4_3.v	/^   reg [C_WRITE_WIDTH_A-1:0] dina_in;$/;"	r
doublebit_error	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_WRITE_WIDTH_A+CHKBIT_WIDTH-1:0] doublebit_error = 3;$/;"	r
dout_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_DATA_WIDTH-1:0]           dout_i       = 0;$/;"	r
dout_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire [C_READ_WIDTH_B-1:0]            dout_i;$/;"	n
en_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                              en_i;$/;"	n
ena_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                   ena_i;$/;"	n
ena_in	ip_core\BLK_MEM_GEN_V4_3.v	/^   reg                       ena_in;$/;"	r
enb_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                   enb_i;$/;"	n
i	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer i, addr_step;$/;"	r
i	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer i;$/;"	r
init_file_str	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [1023*8-1:0]             init_file_str    = C_INIT_FILE_NAME;$/;"	r
init_memory	ip_core\BLK_MEM_GEN_V4_3.v	/^  task init_memory;$/;"	t
init_str	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_DATA_WIDTH*8-1:0]          init_str = C_INIT_VAL;$/;"	r
init_val	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_DATA_WIDTH-1:0]            init_val;$/;"	r
inita_str	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_READ_WIDTH_A*8-1:0]   inita_str       = C_INITA_VAL;$/;"	r
inita_val	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_READ_WIDTH_A-1:0] inita_val;$/;"	r
initb_str	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_READ_WIDTH_B*8-1:0]   initb_str       = C_INITB_VAL;$/;"	r
initb_val	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_READ_WIDTH_B-1:0] initb_val;$/;"	r
initfile	ip_core\BLK_MEM_GEN_V4_3.v	/^  integer                  initfile;$/;"	r
inj_sbiterr	ip_core\BLK_MEM_GEN_V4_3.v	/^     input  inj_sbiterr,$/;"	p
injectdbiterr_in	ip_core\BLK_MEM_GEN_V4_3.v	/^   reg                       injectdbiterr_in;$/;"	r
injectsbiterr_in	ip_core\BLK_MEM_GEN_V4_3.v	/^   reg                       injectsbiterr_in;$/;"	r
input	ip_core\BLK_MEM_GEN_V4_3.v	/^     input  inj_dbiterr);$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                         DBITERR_IN,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                         REGCE,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                         RST,$/;"	c
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       CLKB,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       ENA,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       ENB,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       INJECTDBITERR,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       INJECTSBITERR,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       REGCEA,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       REGCEB,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       RSTA,$/;"	c
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input                       RSTB,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input      [C_DATA_WIDTH-1:0] DIN,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_ADDRA_WIDTH-1:0]   ADDRA,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_ADDRB_WIDTH-1:0]   ADDRB,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_WEA_WIDTH-1:0]     WEA,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_WEB_WIDTH-1:0]     WEB,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_WRITE_WIDTH_A-1:0] DINA,$/;"	p
input	ip_core\BLK_MEM_GEN_V4_3.v	/^   input [C_WRITE_WIDTH_B-1:0] DINB,$/;"	p
integer	ip_core\BLK_MEM_GEN_V4_3.v	/^                                    input integer iswrite_a,$/;"	p
integer	ip_core\BLK_MEM_GEN_V4_3.v	/^                                    input integer iswrite_b);$/;"	p
integer	ip_core\BLK_MEM_GEN_V4_3.v	/^  function integer collision_check (input reg [C_ADDRA_WIDTH-1:0] addr_a,$/;"	f
integer	ip_core\BLK_MEM_GEN_V4_3.v	/^  function integer log2roundup (input integer data_value);$/;"	f
is_collision	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                      is_collision;$/;"	r
is_collision_a	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_b	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_delay_a	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_delay_b	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
memory	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [MIN_WIDTH-1:0]      memory [0:MAX_DEPTH-1];$/;"	r
memory_out_a	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_READ_WIDTH_A-1:0] memory_out_a;$/;"	r
memory_out_b	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_READ_WIDTH_B-1:0] memory_out_b;$/;"	r
mif_data	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mif_data;$/;"	r
out_regs	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_DATA_WIDTH*REG_STAGES-1:0] out_regs;$/;"	r
output	ip_core\BLK_MEM_GEN_V4_3.v	/^   output                      DBITERR,$/;"	p
output	ip_core\BLK_MEM_GEN_V4_3.v	/^   output                      SBITERR,$/;"	p
output	ip_core\BLK_MEM_GEN_V4_3.v	/^   output [C_ADDRB_WIDTH-1:0]  RDADDRECC$/;"	p
output	ip_core\BLK_MEM_GEN_V4_3.v	/^   output [C_READ_WIDTH_A-1:0] DOUTA,$/;"	p
output	ip_core\BLK_MEM_GEN_V4_3.v	/^   output [C_READ_WIDTH_B-1:0] DOUTB,$/;"	p
output	ip_core\BLK_MEM_GEN_V4_3.v	/^   output reg [C_ADDRB_WIDTH-1:0]             RDADDRECC$/;"	p
output	ip_core\BLK_MEM_GEN_V4_3.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_DEFAULT_DATA            = "0",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_REGCE           = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_INIT_FILE_NAME          = "",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_INIT_VAL            = "0",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_PRIM_TYPE               = 3,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_RSTRAM              = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_RST_TYPE            = "SYNC",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_SIM_COLLISION_CHECK     = "NONE",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter C_XDEVICEFAMILY           = "virtex6",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter FLOP_DELAY                = 100,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter FLOP_DELAY            = 100$/;"	c
parameter	ip_core\BLK_MEM_GEN_V4_3.v	/^    parameter NUM_STAGES            = 1,$/;"	c
rdaddrecc_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_ADDRB_WIDTH-1:0]          rdaddrecc_i  = 0;$/;"	r
rdaddrecc_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_i;$/;"	n
rdaddrecc_in	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_ADDRB_WIDTH-1:0]  rdaddrecc_in;$/;"	r
rdaddrecc_regs	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [C_ADDRB_WIDTH*REG_STAGES-1:0] rdaddrecc_regs;$/;"	r
rdaddrecc_sdp	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_sdp;$/;"	n
rea_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                   rea_i;$/;"	n
read_a	ip_core\BLK_MEM_GEN_V4_3.v	/^  task read_a$/;"	t
read_addr_a_width	ip_core\BLK_MEM_GEN_V4_3.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
read_addr_b_width	ip_core\BLK_MEM_GEN_V4_3.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
read_b	ip_core\BLK_MEM_GEN_V4_3.v	/^  task read_b$/;"	t
reb_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                   reb_i;$/;"	n
reg	ip_core\BLK_MEM_GEN_V4_3.v	/^                                    input reg [C_ADDRB_WIDTH-1:0] addr_b,$/;"	p
reg	ip_core\BLK_MEM_GEN_V4_3.v	/^     input  reg [C_WEA_WIDTH-1:0]     byte_en,$/;"	p
reg	ip_core\BLK_MEM_GEN_V4_3.v	/^     input  reg [C_WEB_WIDTH-1:0]     byte_en,$/;"	p
reg	ip_core\BLK_MEM_GEN_V4_3.v	/^     input  reg [C_WRITE_WIDTH_A-1:0] data,$/;"	p
reg	ip_core\BLK_MEM_GEN_V4_3.v	/^     input  reg [C_WRITE_WIDTH_B-1:0] data);$/;"	p
reg	ip_core\BLK_MEM_GEN_V4_3.v	/^     input reg reset);$/;"	p
reg	ip_core\BLK_MEM_GEN_V4_3.v	/^   output reg                    DBITERR,$/;"	p
reg	ip_core\BLK_MEM_GEN_V4_3.v	/^   output reg                    SBITERR,$/;"	p
reg	ip_core\BLK_MEM_GEN_V4_3.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
regce_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                              regce_i;$/;"	n
regcea_in	ip_core\BLK_MEM_GEN_V4_3.v	/^   reg                       regcea_in;$/;"	r
reset_a	ip_core\BLK_MEM_GEN_V4_3.v	/^  task reset_a (input reg reset);$/;"	t
reset_b	ip_core\BLK_MEM_GEN_V4_3.v	/^  task reset_b (input reg reset);$/;"	t
reseta_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                   reseta_i;$/;"	n
resetb_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                   resetb_i;$/;"	n
rst_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                              rst_i;$/;"	n
rsta_in	ip_core\BLK_MEM_GEN_V4_3.v	/^   reg                       rsta_in;$/;"	r
sbiterr_arr	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                      sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
sbiterr_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                              sbiterr_i    = 0;$/;"	r
sbiterr_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                     sbiterr_i;$/;"	n
sbiterr_in	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                      sbiterr_in;$/;"	r
sbiterr_regs	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg [REG_STAGES-1:0] sbiterr_regs;$/;"	r
sbiterr_sdp	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire                     sbiterr_sdp;$/;"	n
scaled_addra_to_raddra_width	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer scaled_addra_to_raddra_width;$/;"	r
scaled_addra_to_raddrb_width	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer scaled_addra_to_raddrb_width;$/;"	r
scaled_addra_to_waddra_width	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer scaled_addra_to_waddra_width;$/;"	r
scaled_addra_to_waddrb_width	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer scaled_addra_to_waddrb_width;$/;"	r
scaled_addrb_to_raddra_width	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer scaled_addrb_to_raddra_width;$/;"	r
scaled_addrb_to_raddrb_width	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer scaled_addrb_to_raddrb_width;$/;"	r
scaled_addrb_to_waddra_width	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer scaled_addrb_to_waddra_width;$/;"	r
scaled_addrb_to_waddrb_width	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer scaled_addrb_to_waddrb_width;$/;"	r
softecc_dbiterr_arr	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                 softecc_dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_sbiterr_arr	ip_core\BLK_MEM_GEN_V4_3.v	/^  reg                 softecc_sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
status	ip_core\BLK_MEM_GEN_V4_3.v	/^    integer status;$/;"	r
status	ip_core\BLK_MEM_GEN_V4_3.v	/^  integer                  status;$/;"	r
wea_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire [C_WEA_WIDTH-1:0] wea_i;$/;"	n
wea_in	ip_core\BLK_MEM_GEN_V4_3.v	/^   reg [C_WEA_WIDTH-1:0]     wea_in;$/;"	r
web_i	ip_core\BLK_MEM_GEN_V4_3.v	/^  wire [C_WEB_WIDTH-1:0] web_i;$/;"	n
width	ip_core\BLK_MEM_GEN_V4_3.v	/^      integer width;$/;"	r
write_a	ip_core\BLK_MEM_GEN_V4_3.v	/^  task write_a$/;"	t
write_addr_a_width	ip_core\BLK_MEM_GEN_V4_3.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
write_addr_b_width	ip_core\BLK_MEM_GEN_V4_3.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
write_b	ip_core\BLK_MEM_GEN_V4_3.v	/^  task write_b$/;"	t
ACLK	ip_core\BLK_MEM_GEN_V7_2.v	/^    input   ACLK,$/;"	p
ADDRA	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_ADDRA_WIDTH-1:0]   ADDRA,$/;"	p
ADDRB	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_ADDRB_WIDTH-1:0]   ADDRB,$/;"	p
ARESET_D	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg  [1:0] ARESET_D;$/;"	r
BLK_MEM_GEN_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module BLK_MEM_GEN_V7_2$/;"	m
BLK_MEM_GEN_V7_2_mem_module	ip_core\BLK_MEM_GEN_V7_2.v	/^module BLK_MEM_GEN_V7_2_mem_module$/;"	m
BLK_MEM_GEN_V7_2_output_stage	ip_core\BLK_MEM_GEN_V7_2.v	/^module BLK_MEM_GEN_V7_2_output_stage$/;"	m
BLK_MEM_GEN_V7_2_softecc_output_reg_stage	ip_core\BLK_MEM_GEN_V7_2.v	/^module BLK_MEM_GEN_V7_2_softecc_output_reg_stage$/;"	m
C	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, CE, CLR, D;$/;"	p
C	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, CLR, D;$/;"	p
C	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, D, PRE;$/;"	p
CE	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, CE, CLR, D;$/;"	p
CLK	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         CLK,$/;"	p
CLKB	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       CLKB,$/;"	p
CLR	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, CE, CLR, D;$/;"	p
CLR	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, CLR, D;$/;"	p
COLL_DELAY	ip_core\BLK_MEM_GEN_V7_2.v	/^    wire                      #COLL_DELAY ena_delay   = ena_i;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V7_2.v	/^    wire                      #COLL_DELAY enb_delay   = enb_i;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V7_2.v	/^    wire [0:0]                #COLL_DELAY wea_delay   = wea_i;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V7_2.v	/^    wire [0:0]                #COLL_DELAY web_delay   = web_i;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V7_2.v	/^    wire [C_ADDRA_WIDTH-1:0]  #COLL_DELAY addra_delay = ADDRA;$/;"	n
COLL_DELAY	ip_core\BLK_MEM_GEN_V7_2.v	/^    wire [C_ADDRB_WIDTH-1:0]  #COLL_DELAY addrb_delay = ADDRB;$/;"	n
C_ADDRA_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_ADDRA_WIDTH              = 12,$/;"	c
C_ADDRA_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_ADDRA_WIDTH 	         = 12,$/;"	c
C_ADDRA_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_ADDRA_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_ADDRB_WIDTH             = 5,$/;"	c
C_ADDRB_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
C_ALGORITHM	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_ALGORITHM               = 1,$/;"	c
C_AXI_ARADDR_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_AXI_ARADDR_WIDTH         = 12,$/;"	c
C_AXI_ID_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_AXI_ID_WIDTH             = 4,$/;"	c
C_AXI_OS_WR	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_AXI_OS_WR                = 2$/;"	c
C_AXI_SLAVE_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_AXI_SLAVE_TYPE           = 0,$/;"	c
C_AXI_SLAVE_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_AXI_SLAVE_TYPE           = 0, \/\/ 0: MEMORY SLAVE; 1: PERIPHERAL SLAVE;$/;"	c
C_AXI_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^      parameter C_AXI_TYPE                 = 1,$/;"	c
C_AXI_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_AXI_TYPE                = 0,$/;"	c
C_AXI_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^   parameter	     C_AXI_TYPE = 0$/;"	c
C_COMMON_CLK	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_COMMON_CLK              = 1,$/;"	c
C_DATA_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_DATA_WIDTH          = 32,$/;"	c
C_DISABLE_WARN_BHV_COLL	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
C_DISABLE_WARN_BHV_RANGE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
C_FAMILY	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_FAMILY                  = "virtex6",$/;"	c
C_HAS_AXI_ID	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_AXI_ID               = 0,$/;"	c
C_HAS_AXI_ID	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_AXI_ID              = 0,$/;"	c
C_HAS_EN	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_EN              = 0,$/;"	c
C_HAS_INJECTERR	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_INJECTERR           = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_MEM_OUTPUT_REGS = 0,$/;"	c
C_HAS_MEM_OUTPUT_REGS_B	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_MUX_OUTPUT_REGS_B	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_B   = 0,$/;"	c
C_HAS_REGCEA	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_REGCEA              = 0,$/;"	c
C_HAS_REGCEB	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_REGCEB              = 0,$/;"	c
C_HAS_RST	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_RST             = 0,$/;"	c
C_HAS_SOFTECC_OUTPUT_REGS_B	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
C_INITA_VAL	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_INITA_VAL               = "0",$/;"	c
C_INITB_VAL	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_INITB_VAL               = "",$/;"	c
C_INTERFACE_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_INTERFACE_TYPE           = 0,$/;"	c
C_INTERFACE_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_INTERFACE_TYPE           = 0, \/\/ 0: Native Interface; 1: AXI Interface$/;"	c
C_INTERFACE_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_INTERFACE_TYPE          = 0,$/;"	c
C_LOAD_INIT_FILE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_LOAD_INIT_FILE          = 0,$/;"	c
C_MEM_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_MEM_TYPE                = 2,$/;"	c
C_RST_PRIORITY	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_RST_PRIORITY        = "CE",$/;"	c
C_RST_PRIORITY_A	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_RST_PRIORITY_A          = "CE",$/;"	c
C_RST_PRIORITY_B	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_RST_PRIORITY_B          = "CE",$/;"	c
C_RST_TYPE	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_RST_TYPE                = "SYNC",$/;"	c
C_USE_DEFAULT_DATA	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_USE_DEFAULT_DATA        = 0,$/;"	c
C_USE_ECC	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_USE_ECC             = 0,$/;"	c
C_USE_SOFTECC	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_USE_SOFTECC             = 0,$/;"	c
C_USE_SOFTECC	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
C_WEA_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_WEA_WIDTH               = 1,$/;"	c
C_WEB_WIDTH	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_WEB_WIDTH               = 1,$/;"	c
C_WRITE_DEPTH_A	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_WRITE_DEPTH_A            = 0,$/;"	c
C_WRITE_DEPTH_A	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_WRITE_DEPTH_A           = 64,$/;"	c
C_WRITE_DEPTH_B	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_WRITE_DEPTH_B           = 64,$/;"	c
C_WRITE_WIDTH_A	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_WRITE_WIDTH_A            = 4,$/;"	c
C_WRITE_WIDTH_A	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_WRITE_WIDTH_A           = 32,$/;"	c
C_WRITE_WIDTH_B	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_WRITE_WIDTH_B           = 32,$/;"	c
C_XDEVICEFAMILY	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_XDEVICEFAMILY       = "virtex5",$/;"	c
D	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, CE, CLR, D;$/;"	p
D	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, CLR, D;$/;"	p
D	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, D, PRE;$/;"	p
DBITERR	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                      DBITERR,$/;"	p
DIN	ip_core\BLK_MEM_GEN_V7_2.v	/^   input      [C_DATA_WIDTH-1:0] DIN,$/;"	p
DINA	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_WRITE_WIDTH_A-1:0] DINA,$/;"	p
DINB	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_WRITE_WIDTH_B-1:0] DINB,$/;"	p
DOUTA	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_READ_WIDTH_A-1:0] DOUTA,$/;"	p
DOUTB	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_READ_WIDTH_B-1:0] DOUTB,$/;"	p
EN	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         EN,$/;"	p
ENA	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       ENA,$/;"	p
ENB	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       ENB,$/;"	p
FLOP_DELAY	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter FLOP_DELAY            = 100$/;"	c
I0	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  I0, I1, S;$/;"	p
I0	ip_core\BLK_MEM_GEN_V7_2.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I1	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  I0, I1, S;$/;"	p
I1	ip_core\BLK_MEM_GEN_V7_2.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I2	ip_core\BLK_MEM_GEN_V7_2.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I3	ip_core\BLK_MEM_GEN_V7_2.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I4	ip_core\BLK_MEM_GEN_V7_2.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
I5	ip_core\BLK_MEM_GEN_V7_2.v	/^  input I0, I1, I2, I3, I4, I5;$/;"	p
INIT	ip_core\BLK_MEM_GEN_V7_2.v	/^  parameter INIT = 0;$/;"	c
INIT	ip_core\BLK_MEM_GEN_V7_2.v	/^  parameter INIT = 64'h0000000000000000;$/;"	c
INJECTDBITERR	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       INJECTDBITERR,$/;"	p
INJECTSBITERR	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       INJECTSBITERR,$/;"	p
M_READY	ip_core\BLK_MEM_GEN_V7_2.v	/^    input   M_READY,$/;"	p
M_VALID_I	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg  M_VALID_I;$/;"	r
Mmux_S_AXI_R_LAST13	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire Mmux_S_AXI_R_LAST13 ; $/;"	n
Mmux_aw_ready_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [0:0] Mmux_aw_ready_c ; $/;"	n
Mmux_gaxi_full_sm_ar_ready_c11	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire Mmux_gaxi_full_sm_ar_ready_c11 ; $/;"	n
N01	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N01 ; $/;"	n
N10	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N10 ; $/;"	n
N11	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N11 ; $/;"	n
N12	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N12 ; $/;"	n
N13	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N13 ; $/;"	n
N2	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N2 ; $/;"	n
N2	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N2; $/;"	n
N4	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N4 ; $/;"	n
N4	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N4; $/;"	n
N8	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N8 ; $/;"	n
N9	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire N9 ; $/;"	n
NlwRenamedSig_OI_S_AXI_R_LAST	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire NlwRenamedSig_OI_S_AXI_R_LAST ; $/;"	n
NlwRenamedSig_OI_bvalid_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire NlwRenamedSig_OI_bvalid_c; $/;"	n
NlwRenamedSig_OI_gaxi_full_sm_r_valid_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire NlwRenamedSig_OI_gaxi_full_sm_r_valid_r ; $/;"	n
NlwRenamedSignal_bvalid_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire NlwRenamedSignal_bvalid_c;$/;"	n
NlwRenamedSignal_incr_addr_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire NlwRenamedSignal_incr_addr_c;$/;"	n
O	ip_core\BLK_MEM_GEN_V7_2.v	/^    output O;$/;"	p
O	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg    O;$/;"	r
O	ip_core\BLK_MEM_GEN_V7_2.v	/^  output O;$/;"	p
O	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg O;$/;"	r
PRE	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  C, D, PRE;$/;"	p
Q	ip_core\BLK_MEM_GEN_V7_2.v	/^    output Q;$/;"	p
Q	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg Q;$/;"	r
RDADDRECC	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_ADDRB_WIDTH-1:0]  RDADDRECC,$/;"	p
RDADDRECC_IN	ip_core\BLK_MEM_GEN_V7_2.v	/^   input      [C_ADDRB_WIDTH-1:0]             RDADDRECC_IN,$/;"	p
REGCEA	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       REGCEA,$/;"	p
REGCEB	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       REGCEB,$/;"	p
RSTA	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       RSTA,$/;"	p
RSTB	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       RSTB,$/;"	p
S	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  I0, I1, S;$/;"	p
SBITERR	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                      SBITERR,$/;"	p
SBITERR_IN	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         SBITERR_IN,$/;"	p
STATE_LOGIC_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module STATE_LOGIC_V7_2 (O, I0, I1, I2, I3, I4, I5);$/;"	m
STORAGE_DATA	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg  [C_DATA_WIDTH-1:0] STORAGE_DATA;$/;"	r
S_ACLK	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_ACLK,$/;"	p
S_ACLK	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_ACLK;$/;"	p
S_ARESETN	ip_core\BLK_MEM_GEN_V7_2.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_ARESETN	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_ARESETN;$/;"	p
S_ARESETN	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_ARESETN,$/;"	p
S_AXI_ADDR_EN	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_ADDR_EN;$/;"	p
S_AXI_ARADDR	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [C_AXI_ARADDR_WIDTH-1:0] S_AXI_ARADDR,$/;"	p
S_AXI_ARADDR	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [31:0]                 S_AXI_ARADDR,$/;"	p
S_AXI_ARADDR_OUT	ip_core\BLK_MEM_GEN_V7_2.v	/^    output [C_ADDRB_WIDTH-1:0] S_AXI_ARADDR_OUT,$/;"	p
S_AXI_ARLEN	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [7:0] S_AXI_ARLEN;$/;"	p
S_AXI_ARLEN_7_GND_8_o_equal_1_o	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire S_AXI_ARLEN_7_GND_8_o_equal_1_o ; $/;"	n
S_AXI_ARREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_ARREADY;$/;"	p
S_AXI_ARSIZE	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [2:0] S_AXI_ARSIZE,$/;"	p
S_AXI_ARSIZE	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [2:0]                  S_AXI_ARSIZE,$/;"	p
S_AXI_ARVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_AXI_ARVALID,$/;"	p
S_AXI_ARVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_AXI_ARVALID;$/;"	p
S_AXI_ARVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_AXI_ARVALID,$/;"	p
S_AXI_AWADDR	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [31:0]                 S_AXI_AWADDR,$/;"	p
S_AXI_AWADDR_OUT	ip_core\BLK_MEM_GEN_V7_2.v	/^    output [C_ADDRA_WIDTH-1:0] S_AXI_AWADDR_OUT,$/;"	p
S_AXI_AWBURST	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [1:0] S_AXI_AWBURST,$/;"	p
S_AXI_AWID	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_AWID,$/;"	p
S_AXI_AWLEN	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [8-1:0] S_AXI_AWLEN,$/;"	p
S_AXI_AWREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_AWREADY,$/;"	p
S_AXI_AWSIZE	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [2:0]                  S_AXI_AWSIZE,$/;"	p
S_AXI_AWVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_AWVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_AXI_AWVALID;$/;"	p
S_AXI_AWVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_AXI_AWVALID,$/;"	p
S_AXI_BREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_BREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_AXI_BREADY;$/;"	p
S_AXI_BREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_AXI_BREADY,$/;"	p
S_AXI_BRESP	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [1:0]                  S_AXI_BRESP,$/;"	p
S_AXI_BVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_BVALID,$/;"	p
S_AXI_BVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_BVALID;$/;"	p
S_AXI_BVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_INCR_ADDR	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_INCR_ADDR;$/;"	p
S_AXI_INJECTSBITERR	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_AXI_INJECTSBITERR,$/;"	p
S_AXI_MUX_SEL	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_MUX_SEL;$/;"	p
S_AXI_RDADDRECC	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_ADDRB_WIDTH-1:0]    S_AXI_RDADDRECC $/;"	p
S_AXI_RD_EN	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_RD_EN;$/;"	p
S_AXI_RID	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_AXI_ID_WIDTH-1:0]   S_AXI_RID,$/;"	p
S_AXI_RLAST	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_RLAST, $/;"	p
S_AXI_RLAST	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_RLAST;$/;"	p
S_AXI_RREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_AXI_RREADY,$/;"	p
S_AXI_RREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_AXI_RREADY;$/;"	p
S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire S_AXI_RREADY_gaxi_full_sm_r_valid_r_OR_9_o ; $/;"	n
S_AXI_RRESP	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [1:0]                  S_AXI_RRESP,$/;"	p
S_AXI_RVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_RVALID;$/;"	p
S_AXI_RVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                        S_AXI_RVALID,$/;"	p
S_AXI_R_LAST	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_R_LAST;$/;"	p
S_AXI_R_LAST_INT	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_AXI_R_LAST_INT;$/;"	p
S_AXI_SBITERR	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                        S_AXI_SBITERR,$/;"	p
S_AXI_SINGLE_TRANS	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_SINGLE_TRANS;$/;"	p
S_AXI_WDATA	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [C_WRITE_WIDTH_A-1:0]  S_AXI_WDATA,$/;"	p
S_AXI_WLAST	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_AXI_WLAST,$/;"	p
S_AXI_WREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_WREADY, $/;"	p
S_AXI_WREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_WREADY;$/;"	p
S_AXI_WREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
S_AXI_WREADY	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                        S_AXI_WREADY,$/;"	p
S_AXI_WR_EN	ip_core\BLK_MEM_GEN_V7_2.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
S_AXI_WR_EN	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_WR_EN;$/;"	p
S_AXI_WVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    S_ACLK, S_ARESETN, S_AXI_AWVALID, S_AXI_WVALID, S_AXI_BREADY,$/;"	c
S_AXI_WVALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_AXI_WVALID;$/;"	p
S_PAYLOAD_DATA	ip_core\BLK_MEM_GEN_V7_2.v	/^    input   [C_DATA_WIDTH-1:0] S_PAYLOAD_DATA,$/;"	p
S_READY_I	ip_core\BLK_MEM_GEN_V7_2.v	/^    wire S_READY_I;$/;"	n
S_VALID	ip_core\BLK_MEM_GEN_V7_2.v	/^    input   S_VALID,$/;"	p
WEA	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_WEA_WIDTH-1:0]     WEA,$/;"	p
WEB	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_WEB_WIDTH-1:0]     WEB,$/;"	p
addr_en_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
addr_en_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    output addr_en_c;$/;"	p
addr_en_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire addr_en_c                ;$/;"	n
addr_en_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire addr_en_c; $/;"	n
addr_step	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer i, addr_step;$/;"	r
addra_in	ip_core\BLK_MEM_GEN_V7_2.v	/^   reg [C_ADDRA_WIDTH-1:0]   addra_in;$/;"	r
address	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg [C_ADDRA_WIDTH-1:0] address;$/;"	r
address	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg [C_ADDRB_WIDTH-1:0]   address;$/;"	r
address	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg [C_ADDRB_WIDTH-1:0] address;$/;"	r
ar_id_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_AXI_ID_WIDTH-1:0] ar_id_r=0;$/;"	r
araddr_out	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_ADDRB_WIDTH-1 : 0] araddr_out; \/\/$/;"	n
araddr_reg	ip_core\BLK_MEM_GEN_V7_2.v	/^        C_AXI_ARADDR_WIDTH:C_ADDRA_WIDTH)-1:0] araddr_reg =0;$/;"	r
arburst_int_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [1:0] arburst_int_c=0; $/;"	r
arburst_int_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [1:0] arburst_int_r=0; $/;"	r
arlen_cntr	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [7:0] arlen_cntr=8'h01; $/;"	r
arlen_int_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [7:0] arlen_int_c=0;                  \/\/$/;"	r
arlen_int_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [7:0] arlen_int_r=0; $/;"	r
aw_ready_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire aw_ready_c; $/;"	n
aw_ready_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire aw_ready_c;$/;"	n
aw_ready_r	ip_core\BLK_MEM_GEN_V7_2.v	/^    output aw_ready_r;$/;"	p
aw_ready_r	ip_core\BLK_MEM_GEN_V7_2.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
aw_ready_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire aw_ready_r 	        ;$/;"	n
awaddr_reg	ip_core\BLK_MEM_GEN_V7_2.v	/^        C_AXI_AWADDR_WIDTH:C_ADDRA_WIDTH)-1:0] awaddr_reg = 0;$/;"	r
awburst_int	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [1:0] awburst_int = 0;$/;"	r
awlen_cntr_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [7:0] awlen_cntr_r = 0;$/;"	r
awlen_int	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [7:0] awlen_int = 0;$/;"	r
axi_bid_array	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_AXI_ID_WIDTH-1:0] axi_bid_array[3:0] ;$/;"	r
beh_vlog_ff_ce_clr_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module beh_vlog_ff_ce_clr_V7_2 (Q, C, CE, CLR, D);$/;"	m
beh_vlog_ff_clr_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module beh_vlog_ff_clr_V7_2 (Q, C, CLR, D);$/;"	m
beh_vlog_ff_pre_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module beh_vlog_ff_pre_V7_2 (Q, C, D, PRE);$/;"	m
beh_vlog_muxf7_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module beh_vlog_muxf7_V7_2 (O, I0, I1, S);$/;"	m
blk_mem_axi_read_wrapper_beh_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module blk_mem_axi_read_wrapper_beh_V7_2$/;"	m
blk_mem_axi_regs_fwd_v7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module blk_mem_axi_regs_fwd_v7_2$/;"	m
blk_mem_axi_write_wrapper_beh_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module blk_mem_axi_write_wrapper_beh_V7_2$/;"	m
bready_timeout_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    input bready_timeout_c;$/;"	p
bready_timeout_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
bready_timeout_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg bready_timeout_c          = 0;$/;"	r
bvalid_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
bvalid_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    output bvalid_c;$/;"	p
bvalid_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire bvalid_c                 ;$/;"	n
bvalid_count_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [2:0] bvalid_count_r = 0;$/;"	r
bvalid_d1_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg bvalid_d1_c = 0;$/;"	r
bvalid_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg bvalid_r         	= 0;$/;"	r
bvalid_rd_cnt_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [1:0] bvalid_rd_cnt_c;$/;"	n
bvalid_rd_cnt_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [1:0] bvalid_rd_cnt_r = 0;$/;"	r
bvalid_wr_cnt_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [1:0] bvalid_wr_cnt_r = 0;$/;"	r
c_ar_bw	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_br	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
c_aw_bw	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg c_aw_bw, c_aw_br, c_ar_bw;$/;"	r
cnt	ip_core\BLK_MEM_GEN_V7_2.v	/^      integer cnt;$/;"	r
cnt	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer cnt = 1;$/;"	r
current_contents	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg [C_WRITE_WIDTH_A-1:0] current_contents;$/;"	r
current_contents	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg [C_WRITE_WIDTH_B-1:0] current_contents;$/;"	r
dbiterr_arr	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                      dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
dbiterr_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                              dbiterr_i    = 0;$/;"	r
dbiterr_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                     dbiterr_i;$/;"	n
dbiterr_in	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                      dbiterr_in;$/;"	r
dbiterr_regs	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [REG_STAGES-1:0] dbiterr_regs;$/;"	r
dbiterr_sdp	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                     dbiterr_sdp;$/;"	n
dec_alen_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire dec_alen_c               ;$/;"	n
dec_alen_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire dec_alen_c; $/;"	n
default_data	ip_core\BLK_MEM_GEN_V7_2.v	/^    reg [C_WRITE_WIDTH_A-1:0] default_data;$/;"	r
default_data_str	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_WRITE_WIDTH_A*8-1:0]  default_data_str = C_DEFAULT_DATA;$/;"	r
dina_in	ip_core\BLK_MEM_GEN_V7_2.v	/^   reg [C_WRITE_WIDTH_A-1:0] dina_in;$/;"	r
div	ip_core\BLK_MEM_GEN_V7_2.v	/^      integer div;$/;"	r
doublebit_error	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_WRITE_WIDTH_A+CHKBIT_WIDTH-1:0] doublebit_error = 3;$/;"	r
dout_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_DATA_WIDTH-1:0]           dout_i       = 0;$/;"	r
dout_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_READ_WIDTH_B-1:0]            dout_i;$/;"	n
en_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                              en_i;$/;"	n
ena_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                   ena_i;$/;"	n
ena_in	ip_core\BLK_MEM_GEN_V7_2.v	/^   reg                       ena_in;$/;"	r
enb_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                   enb_i;$/;"	n
gaxi_full_sm_ar_ready_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire gaxi_full_sm_ar_ready_c ; $/;"	n
gaxi_full_sm_ar_ready_r_16	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire gaxi_full_sm_ar_ready_r_16 ; $/;"	n
gaxi_full_sm_outstanding_read_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire gaxi_full_sm_outstanding_read_c ; $/;"	n
gaxi_full_sm_outstanding_read_r_15	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire gaxi_full_sm_outstanding_read_r_15 ; $/;"	n
gaxi_full_sm_r_last_r_17	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire gaxi_full_sm_r_last_r_17 ; $/;"	n
gaxi_full_sm_r_valid_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire gaxi_full_sm_r_valid_c ; $/;"	n
i	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer i, addr_step;$/;"	r
i	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer i;$/;"	r
incr_addr_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    S_AXI_WR_EN, addr_en_c, incr_addr_c, bvalid_c $/;"	c
incr_addr_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    output incr_addr_c;$/;"	p
incr_addr_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire incr_addr_c              ;$/;"	n
incr_addr_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire incr_addr_c; $/;"	n
init_file_str	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [1023*8-1:0]             init_file_str    = C_INIT_FILE_NAME;$/;"	r
init_memory	ip_core\BLK_MEM_GEN_V7_2.v	/^  task init_memory;$/;"	t
init_str	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_DATA_WIDTH*8-1:0]          init_str = C_INIT_VAL;$/;"	r
init_val	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_DATA_WIDTH-1:0]            init_val ;$/;"	r
inita_str	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_READ_WIDTH_A*8-1:0]   inita_str       = C_INITA_VAL;$/;"	r
inita_val	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_READ_WIDTH_A-1:0] inita_val;$/;"	r
initb_str	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_READ_WIDTH_B*8-1:0]   initb_str       = C_INITB_VAL;$/;"	r
initb_val	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_READ_WIDTH_B-1:0] initb_val;$/;"	r
initfile	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer                  initfile;$/;"	r
inj_sbiterr	ip_core\BLK_MEM_GEN_V7_2.v	/^     input  inj_sbiterr,$/;"	p
injectdbiterr_in	ip_core\BLK_MEM_GEN_V7_2.v	/^   reg                       injectdbiterr_in;$/;"	r
injectsbiterr_in	ip_core\BLK_MEM_GEN_V7_2.v	/^   reg                       injectsbiterr_in;$/;"	r
input	ip_core\BLK_MEM_GEN_V7_2.v	/^     input  inj_dbiterr);$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input   ARESET,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  S_AXI_AWVALID,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  S_AXI_BREADY,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input  S_AXI_WVALID,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_ARESETN,$/;"	c
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input S_ARESETN,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [1:0] S_AXI_ARBURST,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [2:0] S_AXI_AWSIZE,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [7:0] S_AXI_ARLEN,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [C_AXI_AWADDR_WIDTH-1:0] S_AXI_AWADDR,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^    input [C_AXI_ID_WIDTH-1:0] S_AXI_ARID,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         DBITERR_IN,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         REGCE,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         RST,$/;"	c
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_ACLK,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_AXI_INJECTDBITERR,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_AXI_RREADY,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                         S_AXI_WVALID,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       CLKB,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       ENA,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       ENB,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       INJECTDBITERR,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       INJECTSBITERR,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       REGCEA,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       REGCEB,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       RSTA,$/;"	c
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input                       RSTB,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input      [C_DATA_WIDTH-1:0] DIN,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [1:0]                  S_AXI_ARBURST,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [1:0]                  S_AXI_AWBURST,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [7:0]                  S_AXI_ARLEN,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [7:0]                  S_AXI_AWLEN,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [C_AXI_ID_WIDTH-1:0]   S_AXI_ARID,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [C_AXI_ID_WIDTH-1:0]   S_AXI_AWID,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input  [C_WEA_WIDTH-1:0]      S_AXI_WSTRB,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_ADDRA_WIDTH-1:0]   ADDRA,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_ADDRB_WIDTH-1:0]   ADDRB,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_WEA_WIDTH-1:0]     WEA,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_WEB_WIDTH-1:0]     WEB,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_WRITE_WIDTH_A-1:0] DINA,$/;"	p
input	ip_core\BLK_MEM_GEN_V7_2.v	/^   input [C_WRITE_WIDTH_B-1:0] DINB,$/;"	p
integer	ip_core\BLK_MEM_GEN_V7_2.v	/^                                    input integer iswrite_a,$/;"	p
integer	ip_core\BLK_MEM_GEN_V7_2.v	/^                                    input integer iswrite_b);$/;"	p
integer	ip_core\BLK_MEM_GEN_V7_2.v	/^  function integer collision_check (input reg [C_ADDRA_WIDTH-1:0] addr_a,$/;"	f
integer	ip_core\BLK_MEM_GEN_V7_2.v	/^  function integer divroundup (input integer data_value,input integer divisor);$/;"	f
integer	ip_core\BLK_MEM_GEN_V7_2.v	/^  function integer log2roundup (input integer data_value);$/;"	f
is_collision	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                      is_collision;$/;"	r
is_collision_a	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_b	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
is_collision_delay_a	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                      is_collision_a, is_collision_delay_a;$/;"	r
is_collision_delay_b	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                      is_collision_b, is_collision_delay_b;$/;"	r
lsb_zero_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_MEM_MAP_ADDRB_WIDTH_LSB-1:0] lsb_zero_i;$/;"	n
m_axi_payload_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_AXI_PAYLOAD-1 : 0] m_axi_payload_c;$/;"	n
memory	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [MIN_WIDTH-1:0]      memory [0:MAX_DEPTH-1];$/;"	r
memory_out_a	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_READ_WIDTH_A-1:0] memory_out_a;$/;"	r
memory_out_b	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_READ_WIDTH_B-1:0] memory_out_b;$/;"	r
mif_data	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_WRITE_WIDTH_A-1:0]    mif_data;$/;"	r
msb_zero_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_ADDRB_WIDTH-1:C_MEM_MAP_ADDRB_WIDTH_MSB] msb_zero_i;$/;"	n
mux_sel_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire mux_sel_c; $/;"	n
num_of_bytes_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer num_of_bytes_c           = 0;$/;"	r
num_of_bytes_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer num_of_bytes_r           = 0;$/;"	r
out_regs	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_DATA_WIDTH*REG_STAGES-1:0] out_regs;$/;"	r
output	ip_core\BLK_MEM_GEN_V7_2.v	/^    output  M_VALID,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^    output  S_READY,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^    output  reg [C_DATA_WIDTH-1:0] M_PAYLOAD_DATA$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_ARREADY,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_RD_EN$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_RVALID,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^    output S_AXI_WR_EN$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_BID = 0,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                        S_AXI_ARREADY,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                        S_AXI_AWREADY,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                        S_AXI_BVALID,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                        S_AXI_DBITERR,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                        S_AXI_RLAST,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                      DBITERR,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output                      SBITERR,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_ADDRB_WIDTH-1:0]  RDADDRECC$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_AXI_ID_WIDTH-1:0]   S_AXI_BID,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_READ_WIDTH_A-1:0] DOUTA,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_READ_WIDTH_B-1:0] DOUTB,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output [C_WRITE_WIDTH_B-1:0]  S_AXI_RDATA,$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output reg [C_ADDRB_WIDTH-1:0]             RDADDRECC$/;"	p
output	ip_core\BLK_MEM_GEN_V7_2.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^      parameter C_ADDRB_WIDTH              = 12$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_ADDRB_WIDTH              = 12$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_AXI_PIPELINE_STAGES      = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_AXI_TYPE                 = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_HAS_AXI_ID               = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_MEMORY_TYPE              = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter  C_WRITE_DEPTH_A            = 32,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_ADDRB_WIDTH         = 10,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_AXI_AWADDR_WIDTH         = 32,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_AXI_ID_WIDTH             = 4,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_AXI_ID_WIDTH            = 4,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_AXI_SLAVE_TYPE          = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_AXI_TYPE                 = 0, \/\/ 0: AXI Lite; 1: AXI Full;$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_AXI_WDATA_WIDTH          = 32,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_BYTE_SIZE               = 9,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_DEFAULT_DATA            = "0",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_DISABLE_WARN_BHV_COLL   = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_DISABLE_WARN_BHV_RANGE  = 0$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_ENABLE_32BIT_ADDRESS    = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_ENA                 = 1,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_ENB                 = 1,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_MEM_OUTPUT_REGS_A   = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_MUX_OUTPUT_REGS_A   = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_REGCE           = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_RSTA                = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_RSTB                = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_SOFTECC_INPUT_REGS_A = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_HAS_SOFTECC_OUTPUT_REGS_B= 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_INIT_FILE_NAME          = "",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_INIT_VAL            = "0",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_MEMORY_TYPE              = 0, \/\/ 0: SP-RAM, 1: SDP-RAM; 2: TDP-RAM; 3: DP-ROM;$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_MUX_PIPELINE_STAGES     = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_PRIM_TYPE               = 3,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_READ_DEPTH_A            = 64,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_READ_DEPTH_B            = 64,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_READ_WIDTH_A            = 32,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_READ_WIDTH_B            = 32,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_RSTRAM              = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_RSTRAM_A                = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_RSTRAM_B                = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_RST_TYPE            = "SYNC",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_SIM_COLLISION_CHECK     = "NONE",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_USE_BYTE_WEA            = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_USE_BYTE_WEB            = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_USE_ECC                 = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_USE_SOFTECC         = 0,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_WRITE_MODE_A            = "WRITE_FIRST",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_WRITE_MODE_B            = "WRITE_FIRST",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter C_XDEVICEFAMILY           = "virtex6",$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter FLOP_DELAY                = 100,$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter FLOP_DELAY            = 100$/;"	c
parameter	ip_core\BLK_MEM_GEN_V7_2.v	/^    parameter NUM_STAGES            = 1,$/;"	c
present_state_FSM_FFd1_13	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd1_13 ; $/;"	n
present_state_FSM_FFd1_15	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd1_15;$/;"	n
present_state_FSM_FFd1_16	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd1_16; $/;"	n
present_state_FSM_FFd1_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd1_In ; $/;"	n
present_state_FSM_FFd1_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd1_In; $/;"	n
present_state_FSM_FFd1_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd1_In;$/;"	n
present_state_FSM_FFd2_14	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd2_14 ; $/;"	n
present_state_FSM_FFd2_14	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd2_14;$/;"	n
present_state_FSM_FFd2_19	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd2_19; $/;"	n
present_state_FSM_FFd2_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd2_In ; $/;"	n
present_state_FSM_FFd2_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd2_In; $/;"	n
present_state_FSM_FFd2_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd2_In;$/;"	n
present_state_FSM_FFd2_In1_24	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd2_In1_24; $/;"	n
present_state_FSM_FFd3_13	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd3_13;$/;"	n
present_state_FSM_FFd3_18	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd3_18; $/;"	n
present_state_FSM_FFd3_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd3_In; $/;"	n
present_state_FSM_FFd3_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd3_In;$/;"	n
present_state_FSM_FFd4_16	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd4_16;$/;"	n
present_state_FSM_FFd4_17	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd4_17; $/;"	n
present_state_FSM_FFd4_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd4_In; $/;"	n
present_state_FSM_FFd4_In	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd4_In;$/;"	n
present_state_FSM_FFd4_In1_21	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd4_In1_21;$/;"	n
present_state_FSM_FFd4_In1_25	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire present_state_FSM_FFd4_In1_25; $/;"	n
r_last_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire r_last_c; $/;"	n
r_last_int_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire r_last_int_c; $/;"	n
rd_en_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire rd_en_c; $/;"	n
rdaddrecc_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_ADDRB_WIDTH-1:0]          rdaddrecc_i  = 0;$/;"	r
rdaddrecc_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_i;$/;"	n
rdaddrecc_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_ADDRB_WIDTH_ACTUAL-1 :0] rdaddrecc_i;$/;"	n
rdaddrecc_in	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_ADDRB_WIDTH-1:0]  rdaddrecc_in;$/;"	r
rdaddrecc_regs	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [C_ADDRB_WIDTH*REG_STAGES-1:0] rdaddrecc_regs;$/;"	r
rdaddrecc_sdp	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_ADDRB_WIDTH-1:0]  rdaddrecc_sdp;$/;"	n
rea_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                   rea_i;$/;"	n
read_a	ip_core\BLK_MEM_GEN_V7_2.v	/^  task read_a$/;"	t
read_addr_a_width	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
read_addr_b_width	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
read_b	ip_core\BLK_MEM_GEN_V7_2.v	/^  task read_b$/;"	t
read_netlist_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module read_netlist_V7_2 #($/;"	m
reb_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                   reb_i;$/;"	n
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^                                    input reg [C_ADDRB_WIDTH-1:0] addr_b,$/;"	p
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^     input  reg [C_WEA_WIDTH-1:0]     byte_en,$/;"	p
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^     input  reg [C_WEB_WIDTH-1:0]     byte_en,$/;"	p
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^     input  reg [C_WRITE_WIDTH_A-1:0] data,$/;"	p
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^     input  reg [C_WRITE_WIDTH_B-1:0] data);$/;"	p
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^     input reg reset);$/;"	p
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^    output reg [C_AXI_ID_WIDTH-1:0] S_AXI_RID = 0,$/;"	p
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^   output reg                    DBITERR,$/;"	p
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^   output reg                    SBITERR,$/;"	p
reg	ip_core\BLK_MEM_GEN_V7_2.v	/^   output reg [C_DATA_WIDTH-1:0] DOUT,$/;"	p
regce_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                              regce_i;$/;"	n
regcea_in	ip_core\BLK_MEM_GEN_V7_2.v	/^   reg                       regcea_in;$/;"	r
regceb_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire regceb_c;$/;"	n
reset_a	ip_core\BLK_MEM_GEN_V7_2.v	/^  task reset_a (input reg reset);$/;"	t
reset_b	ip_core\BLK_MEM_GEN_V7_2.v	/^  task reset_b (input reg reset);$/;"	t
reseta_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                   reseta_i;$/;"	n
resetb_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                   resetb_i;$/;"	n
rst_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                              rst_i;$/;"	n
rsta_in	ip_core\BLK_MEM_GEN_V7_2.v	/^   reg                       rsta_in;$/;"	r
s_aresetn_a_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire s_aresetn_a_c;$/;"	n
s_axi_araddr_out_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_ADDRB_WIDTH-1:0] s_axi_araddr_out_c;$/;"	n
s_axi_arlen_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [7:0] s_axi_arlen_c ;$/;"	n
s_axi_awaddr_out_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_ADDRA_WIDTH-1:0] s_axi_awaddr_out_c;$/;"	n
s_axi_payload_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_AXI_PAYLOAD-1 : 0] s_axi_payload_c;$/;"	n
s_axi_rd_en_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire s_axi_rd_en_c;$/;"	n
s_axi_rdata_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_WRITE_WIDTH_B-1 : 0] s_axi_rdata_c;$/;"	n
s_axi_rid_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_AXI_ID_WIDTH-1 : 0] s_axi_rid_c;$/;"	n
s_axi_rlast_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire s_axi_rlast_c;$/;"	n
s_axi_rready_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire s_axi_rready_c;$/;"	n
s_axi_rresp_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [1:0] s_axi_rresp_c;$/;"	n
s_axi_rvalid_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire s_axi_rvalid_c;$/;"	n
s_axi_wr_en_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire s_axi_wr_en_c;$/;"	n
sbiterr_arr	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                      sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
sbiterr_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                              sbiterr_i    = 0;$/;"	r
sbiterr_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                     sbiterr_i;$/;"	n
sbiterr_in	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                      sbiterr_in;$/;"	r
sbiterr_regs	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg [REG_STAGES-1:0] sbiterr_regs;$/;"	r
sbiterr_sdp	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire                     sbiterr_sdp;$/;"	n
scaled_addra_to_raddra_width	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer scaled_addra_to_raddra_width;$/;"	r
scaled_addra_to_raddrb_width	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer scaled_addra_to_raddrb_width;$/;"	r
scaled_addra_to_waddra_width	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer scaled_addra_to_waddra_width;$/;"	r
scaled_addra_to_waddrb_width	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer scaled_addra_to_waddrb_width;$/;"	r
scaled_addrb_to_raddra_width	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer scaled_addrb_to_raddra_width;$/;"	r
scaled_addrb_to_raddrb_width	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer scaled_addrb_to_raddrb_width;$/;"	r
scaled_addrb_to_waddra_width	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer scaled_addrb_to_waddra_width;$/;"	r
scaled_addrb_to_waddrb_width	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer scaled_addrb_to_waddrb_width;$/;"	r
single_trans_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire single_trans_c; $/;"	n
softecc_dbiterr_arr	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                 softecc_dbiterr_arr [0:MAX_DEPTH-1];$/;"	r
softecc_sbiterr_arr	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg                 softecc_sbiterr_arr [0:MAX_DEPTH-1];$/;"	r
status	ip_core\BLK_MEM_GEN_V7_2.v	/^    integer status;$/;"	r
status	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer                  status;$/;"	r
tmp	ip_core\BLK_MEM_GEN_V7_2.v	/^  reg tmp;$/;"	r
total_bytes	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer total_bytes              = 0;$/;"	r
total_bytes_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer total_bytes_c            = 0;$/;"	r
w_last_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    input w_last_c;$/;"	p
w_last_c	ip_core\BLK_MEM_GEN_V7_2.v	/^    w_last_c, bready_timeout_c, aw_ready_r, S_AXI_WREADY, S_AXI_BVALID,$/;"	c
w_last_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire w_last_c                 ;$/;"	n
w_ready_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire w_ready_c; $/;"	n
w_ready_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire w_ready_c;$/;"	n
w_ready_r_7	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire w_ready_r_7;$/;"	n
w_ready_r_8	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire w_ready_r_8; $/;"	n
wea_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_WEA_WIDTH-1:0] wea_i;$/;"	n
wea_in	ip_core\BLK_MEM_GEN_V7_2.v	/^   reg [C_WEA_WIDTH-1:0]     wea_in;$/;"	r
web_i	ip_core\BLK_MEM_GEN_V7_2.v	/^  wire [C_WEB_WIDTH-1:0] web_i;$/;"	n
width	ip_core\BLK_MEM_GEN_V7_2.v	/^      integer width;$/;"	r
wrap_base_addr	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer wrap_base_addr           = 0;$/;"	r
wrap_base_addr_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer wrap_base_addr_c         = 0;$/;"	r
wrap_base_addr_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer wrap_base_addr_r         = 0;$/;"	r
wrap_boundary	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer wrap_boundary            = 0;$/;"	r
wrap_boundary_c	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer wrap_boundary_c          = 0;$/;"	r
wrap_boundary_r	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer wrap_boundary_r          = 0;$/;"	r
write_a	ip_core\BLK_MEM_GEN_V7_2.v	/^  task write_a$/;"	t
write_addr_a_width	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer write_addr_a_width, read_addr_a_width;$/;"	r
write_addr_b_width	ip_core\BLK_MEM_GEN_V7_2.v	/^  integer write_addr_b_width, read_addr_b_width;$/;"	r
write_b	ip_core\BLK_MEM_GEN_V7_2.v	/^  task write_b$/;"	t
write_netlist_V7_2	ip_core\BLK_MEM_GEN_V7_2.v	/^module write_netlist_V7_2$/;"	m
ALMOSTEMPTY_P0_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               ALMOSTEMPTY_P0_OUT;$/;"	n
ALMOSTEMPTY_P0_OUT_Q	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                ALMOSTEMPTY_P0_OUT_Q;$/;"	r
ALMOST_EMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                ALMOST_EMPTY,$/;"	p
ALMOST_EMPTY_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               ALMOST_EMPTY_FIFO_OUT;$/;"	n
ALMOST_FULL_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               ALMOST_FULL_FIFO_OUT;$/;"	n
AXIS_INJECTDBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXIS_INJECTDBITERR,$/;"	p
AXIS_OVERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXIS_OVERFLOW,$/;"	p
AXIS_PROG_EMPTY_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_AXIS-1:0]   AXIS_PROG_EMPTY_THRESH,$/;"	p
AXIS_SBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXIS_SBITERR,$/;"	p
AXIS_WR_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_AXIS:0]     AXIS_WR_DATA_COUNT,$/;"	p
AXI_AR_INJECTDBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_AR_INJECTDBITERR,$/;"	p
AXI_AR_OVERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_AR_OVERFLOW,$/;"	p
AXI_AR_PROG_EMPTY_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_RACH-1:0]   AXI_AR_PROG_EMPTY_THRESH,$/;"	p
AXI_AR_SBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_AR_SBITERR,$/;"	p
AXI_AR_WR_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_RACH:0]     AXI_AR_WR_DATA_COUNT,$/;"	p
AXI_AW_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_WACH:0]     AXI_AW_DATA_COUNT,$/;"	p
AXI_AW_DBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_AW_DBITERR,$/;"	p
AXI_AW_INJECTSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_AW_INJECTSBITERR,$/;"	p
AXI_AW_PROG_FULL_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_WACH-1:0]   AXI_AW_PROG_FULL_THRESH,$/;"	p
AXI_AW_RD_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_WACH:0]     AXI_AW_RD_DATA_COUNT,$/;"	p
AXI_AW_UNDERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_AW_UNDERFLOW,$/;"	p
AXI_B_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_WRCH:0]     AXI_B_DATA_COUNT,$/;"	p
AXI_B_DBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_B_DBITERR,$/;"	p
AXI_B_INJECTSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_B_INJECTSBITERR,$/;"	p
AXI_B_PROG_FULL_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_WRCH-1:0]   AXI_B_PROG_FULL_THRESH,$/;"	p
AXI_B_RD_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_WRCH:0]     AXI_B_RD_DATA_COUNT,$/;"	p
AXI_B_UNDERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_B_UNDERFLOW,$/;"	p
AXI_R_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_RDCH:0]     AXI_R_DATA_COUNT,$/;"	p
AXI_R_DBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_R_DBITERR,$/;"	p
AXI_R_INJECTSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_R_INJECTSBITERR,$/;"	p
AXI_R_PROG_FULL_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_RDCH-1:0]   AXI_R_PROG_FULL_THRESH,$/;"	p
AXI_R_RD_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_RDCH:0]     AXI_R_RD_DATA_COUNT,$/;"	p
AXI_R_UNDERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_R_UNDERFLOW,$/;"	p
AXI_W_INJECTDBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_W_INJECTDBITERR,$/;"	p
AXI_W_OVERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_W_OVERFLOW,$/;"	p
AXI_W_PROG_EMPTY_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_WDCH-1:0]   AXI_W_PROG_EMPTY_THRESH,$/;"	p
AXI_W_SBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_W_SBITERR,$/;"	p
AXI_W_WR_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_WDCH:0]     AXI_W_WR_DATA_COUNT,$/;"	p
BACKUP	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               BACKUP,$/;"	p
CLK	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                                 CLK,$/;"	p
CLK	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               CLK,$/;"	p
CLK	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               CLK,$/;"	p
C_APPLICATION_TYPE_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_APPLICATION_TYPE_RDCH        = 0,$/;"	c
C_APPLICATION_TYPE_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_APPLICATION_TYPE_WACH        = 0,$/;"	c
C_APPLICATION_TYPE_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_APPLICATION_TYPE_WRCH        = 0,$/;"	c
C_AXIS_TDATA_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXIS_TDATA_WIDTH             = 1,$/;"	c
C_AXIS_TDEST_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXIS_TDEST_WIDTH             = 1,$/;"	c
C_AXIS_TSTRB_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXIS_TSTRB_WIDTH             = 1,$/;"	c
C_AXI_ADDR_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXI_ADDR_WIDTH               = 0,$/;"	c
C_AXI_AWUSER_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXI_AWUSER_WIDTH             = 0,$/;"	c
C_AXI_BUSER_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXI_BUSER_WIDTH              = 0,$/;"	c
C_AXI_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXI_TYPE                     = 0, \/\/ 0: AXI Stream, 1: AXI Full, 2: AXI Lite$/;"	c
C_COMMON_CLOCK	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_COMMON_CLOCK                 = 0,$/;"	c
C_COMMON_CLOCK	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_COMMON_CLOCK                 = 0,$/;"	c
C_DATA_COUNT_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_DATA_COUNT_WIDTH             = 2,$/;"	c
C_DATA_COUNT_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DATA_COUNT_WIDTH             = 2,$/;"	c
C_DIN_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_DIN_WIDTH                    = 8,$/;"	c
C_DIN_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DIN_WIDTH                    = 8,$/;"	c
C_DIN_WIDTH_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DIN_WIDTH_RDCH               = 1,$/;"	c
C_DIN_WIDTH_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DIN_WIDTH_WACH               = 1,$/;"	c
C_DIN_WIDTH_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DIN_WIDTH_WRCH               = 1,$/;"	c
C_DOUT_RST_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_DOUT_RST_VAL                 = "",$/;"	c
C_DOUT_RST_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_DOUT_RST_VAL            = "";$/;"	c
C_DOUT_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_DOUT_WIDTH                   = 8,$/;"	c
C_DOUT_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DOUT_WIDTH                   = 8,$/;"	c
C_DOUT_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_DOUT_WIDTH              = 8;$/;"	c
C_ENABLE_RST_SYNC	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_ENABLE_RST_SYNC              = 1,$/;"	c
C_ENABLE_RST_SYNC	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_ENABLE_RST_SYNC         = 0;$/;"	c
C_ERROR_INJECTION_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_ERROR_INJECTION_TYPE         = 0$/;"	c
C_ERROR_INJECTION_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ERROR_INJECTION_TYPE         = 0,$/;"	c
C_ERROR_INJECTION_TYPE_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ERROR_INJECTION_TYPE_RDCH    = 0,$/;"	c
C_ERROR_INJECTION_TYPE_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ERROR_INJECTION_TYPE_WACH    = 0,$/;"	c
C_ERROR_INJECTION_TYPE_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ERROR_INJECTION_TYPE_WRCH    = 0,$/;"	c
C_FAMILY	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_FAMILY                       = "virtex6", \/\/Not allowed in Verilog model$/;"	c
C_FAMILY	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_FAMILY                       = "",$/;"	c
C_FULL_FLAGS_RST_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_FULL_FLAGS_RST_VAL           = 1,$/;"	c
C_HAS_ALMOST_EMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_ALMOST_EMPTY             = 0,$/;"	c
C_HAS_ALMOST_EMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_ALMOST_EMPTY             = 0,$/;"	c
C_HAS_ALMOST_FULL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_ALMOST_FULL              = 0,$/;"	c
C_HAS_AXIS_TDATA	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXIS_TDATA               = 0,$/;"	c
C_HAS_AXIS_TDEST	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXIS_TDEST               = 0,$/;"	c
C_HAS_AXIS_TREADY	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXIS_TREADY              = 0,$/;"	c
C_HAS_AXIS_TSTRB	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXIS_TSTRB               = 0,$/;"	c
C_HAS_AXI_AWUSER	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXI_AWUSER               = 0,$/;"	c
C_HAS_AXI_BUSER	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXI_BUSER                = 0,$/;"	c
C_HAS_AXI_RD_CHANNEL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXI_RD_CHANNEL           = 0,$/;"	c
C_HAS_AXI_RUSER	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXI_RUSER                = 0,$/;"	c
C_HAS_BACKUP	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_BACKUP                   = 0,$/;"	c
C_HAS_BACKUP	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_BACKUP                   = 0,$/;"	c
C_HAS_DATA_COUNTS_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_DATA_COUNTS_RDCH         = 0,$/;"	c
C_HAS_DATA_COUNTS_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_DATA_COUNTS_WACH         = 0,$/;"	c
C_HAS_DATA_COUNTS_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_DATA_COUNTS_WRCH         = 0,$/;"	c
C_HAS_INT_CLK	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_INT_CLK                  = 0,$/;"	c
C_HAS_INT_CLK	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_INT_CLK                  = 0,$/;"	c
C_HAS_MASTER_CE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_MASTER_CE                = 0,$/;"	c
C_HAS_OVERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_OVERFLOW                 = 0,$/;"	c
C_HAS_OVERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_OVERFLOW                 = 0,$/;"	c
C_HAS_PROG_FLAGS_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_PROG_FLAGS_RDCH          = 0,$/;"	c
C_HAS_PROG_FLAGS_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_PROG_FLAGS_WACH          = 0,$/;"	c
C_HAS_PROG_FLAGS_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_PROG_FLAGS_WRCH          = 0,$/;"	c
C_HAS_RD_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_RD_RST                   = 0,$/;"	c
C_HAS_RD_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_RD_RST                   = 0,$/;"	c
C_HAS_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_RST                      = 0,$/;"	c
C_HAS_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_HAS_RST                 = 0;$/;"	c
C_HAS_SRST	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_SRST                     = 0,$/;"	c
C_HAS_SRST	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_SRST                     = 0,$/;"	c
C_HAS_SRST	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_HAS_SRST                = 0;$/;"	c
C_HAS_UNDERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_UNDERFLOW                = 0,$/;"	c
C_HAS_VALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_VALID                    = 0,$/;"	c
C_HAS_VALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_VALID                    = 0,$/;"	c
C_HAS_WR_ACK	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_WR_ACK                   = 0,$/;"	c
C_HAS_WR_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_WR_DATA_COUNT            = 0,$/;"	c
C_HAS_WR_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_WR_DATA_COUNT            = 0,$/;"	c
C_IMPLEMENTATION_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_IMPLEMENTATION_TYPE          = 0,$/;"	c
C_IMPLEMENTATION_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_IMPLEMENTATION_TYPE          = 0,$/;"	c
C_IMPLEMENTATION_TYPE_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_IMPLEMENTATION_TYPE_RDCH     = 0,$/;"	c
C_IMPLEMENTATION_TYPE_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_IMPLEMENTATION_TYPE_WACH     = 0,$/;"	c
C_IMPLEMENTATION_TYPE_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_IMPLEMENTATION_TYPE_WRCH     = 0,$/;"	c
C_MEMORY_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_MEMORY_TYPE                  = 1,$/;"	c
C_MEMORY_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_MEMORY_TYPE                  = 1,$/;"	c
C_MEMORY_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_MEMORY_TYPE             = 0;$/;"	c
C_MSGON_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_MSGON_VAL                    = 1,$/;"	c
C_MSGON_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_MSGON_VAL                    = 1,$/;"	c
C_OPTIMIZATION_MODE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_OPTIMIZATION_MODE            = 0,$/;"	c
C_OPTIMIZATION_MODE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_OPTIMIZATION_MODE            = 0,$/;"	c
C_OVERFLOW_LOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_OVERFLOW_LOW                 = 0,$/;"	c
C_PRELOAD_LATENCY	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PRELOAD_LATENCY              = 1,$/;"	c
C_PRELOAD_LATENCY	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PRELOAD_LATENCY              = 1,$/;"	c
C_PRELOAD_REGS	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PRELOAD_REGS                 = 0,$/;"	c
C_PRIM_FIFO_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PRIM_FIFO_TYPE               = "",$/;"	c
C_PRIM_FIFO_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PRIM_FIFO_TYPE               = "4kx4",$/;"	c
C_PROG_EMPTY_THRESH_ASSERT_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_EMPTY_THRESH_ASSERT_VAL = 0,$/;"	c
C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH     = 0,$/;"	c
C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH     = 0,$/;"	c
C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH     = 0,$/;"	c
C_PROG_EMPTY_THRESH_NEGATE_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_EMPTY_THRESH_NEGATE_VAL = 0,$/;"	c
C_PROG_EMPTY_THRESH_NEGATE_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_THRESH_NEGATE_VAL = 0,$/;"	c
C_PROG_EMPTY_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_EMPTY_TYPE              = 0,$/;"	c
C_PROG_EMPTY_TYPE_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_TYPE_RDCH         = 0,$/;"	c
C_PROG_EMPTY_TYPE_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_TYPE_WACH         = 0,$/;"	c
C_PROG_EMPTY_TYPE_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_TYPE_WRCH         = 0,$/;"	c
C_PROG_FULL_THRESH_ASSERT_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_FULL_THRESH_ASSERT_VAL  = 0,$/;"	c
C_PROG_FULL_THRESH_ASSERT_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_THRESH_ASSERT_VAL  = 0,$/;"	c
C_PROG_FULL_THRESH_ASSERT_VAL_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_THRESH_ASSERT_VAL_RDCH      = 0,$/;"	c
C_PROG_FULL_THRESH_ASSERT_VAL_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_THRESH_ASSERT_VAL_WACH      = 0,$/;"	c
C_PROG_FULL_THRESH_ASSERT_VAL_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_THRESH_ASSERT_VAL_WRCH      = 0,$/;"	c
C_PROG_FULL_THRESH_NEGATE_VAL	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_FULL_THRESH_NEGATE_VAL  = 0,$/;"	c
C_PROG_FULL_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_FULL_TYPE               = 0,$/;"	c
C_PROG_FULL_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_TYPE               = 0,$/;"	c
C_PROG_FULL_TYPE_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_TYPE_RDCH          = 0,$/;"	c
C_PROG_FULL_TYPE_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_TYPE_WACH          = 0,$/;"	c
C_PROG_FULL_TYPE_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_TYPE_WRCH          = 0,$/;"	c
C_RDCH_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_RDCH_TYPE                    = 0, \/\/ 0 = FIFO, 1 = Register Slice, 2 = Pass Through Logie$/;"	c
C_RD_DATA_COUNT_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_RD_DATA_COUNT_WIDTH          = 2,$/;"	c
C_RD_DEPTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_RD_DEPTH                     = 256,$/;"	c
C_RD_DEPTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_RD_DEPTH                     = 256,$/;"	c
C_RD_PNTR_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_RD_PNTR_WIDTH                = 8,$/;"	c
C_RD_PNTR_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_RD_PNTR_WIDTH                = 8,$/;"	c
C_REG_SLICE_MODE_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_REG_SLICE_MODE_RDCH          = 0,$/;"	c
C_REG_SLICE_MODE_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_REG_SLICE_MODE_WACH          = 0,$/;"	c
C_REG_SLICE_MODE_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_REG_SLICE_MODE_WRCH          = 0,$/;"	c
C_UNDERFLOW_LOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_UNDERFLOW_LOW                = 0,$/;"	c
C_USERUNDERFLOW_LOW	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_USERUNDERFLOW_LOW       = 0;$/;"	c
C_USERVALID_LOW	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_USERVALID_LOW           = 0;$/;"	c
C_USE_COMMON_UNDERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_COMMON_UNDERFLOW         = 0,$/;"	c
C_USE_DEFAULT_SETTINGS	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_DEFAULT_SETTINGS         = 0,$/;"	c
C_USE_DOUT_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_DOUT_RST                 = 0,$/;"	c
C_USE_DOUT_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_DOUT_RST                 = 0,$/;"	c
C_USE_DOUT_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_USE_DOUT_RST            = 0;$/;"	c
C_USE_ECC	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_ECC                      = 0, $/;"	c
C_USE_ECC	ip_core\FIFO_GENERATOR_V7_2.v	/^ parameter  C_USE_ECC                 = 0;$/;"	c
C_USE_ECC_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_ECC_RDCH                 = 0,$/;"	c
C_USE_ECC_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_ECC_WACH                 = 0,$/;"	c
C_USE_ECC_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_ECC_WRCH                 = 0,$/;"	c
C_USE_EMBEDDED_REG	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_EMBEDDED_REG             = 0,$/;"	c
C_USE_EMBEDDED_REG	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_EMBEDDED_REG             = 0,$/;"	c
C_USE_FWFT_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_FWFT_DATA_COUNT          = 0,$/;"	c
C_USE_FWFT_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_FWFT_DATA_COUNT          = 0,$/;"	c
C_VALID_LOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_VALID_LOW                    = 0,$/;"	c
C_WACH_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WACH_TYPE                    = 0, \/\/ 0 = FIFO, 1 = Register Slice, 2 = Pass Through Logic$/;"	c
C_WRCH_TYPE	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WRCH_TYPE                    = 0, \/\/ 0 = FIFO, 1 = Register Slice, 2 = Pass Through Logie$/;"	c
C_WR_ACK_LOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_ACK_LOW                   = 0,$/;"	c
C_WR_ACK_LOW	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_ACK_LOW                   = 0,$/;"	c
C_WR_DATA_COUNT_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_DATA_COUNT_WIDTH          = 2,$/;"	c
C_WR_DEPTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_DEPTH                     = 256,$/;"	c
C_WR_DEPTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_DEPTH                     = 256,$/;"	c
C_WR_DEPTH_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_DEPTH_RDCH                = 16,$/;"	c
C_WR_DEPTH_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_DEPTH_WACH                = 16,$/;"	c
C_WR_DEPTH_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_DEPTH_WRCH                = 16,$/;"	c
C_WR_PNTR_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_PNTR_WIDTH                = 8,$/;"	c
C_WR_PNTR_WIDTH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_PNTR_WIDTH                = 8,$/;"	c
C_WR_PNTR_WIDTH_RDCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_PNTR_WIDTH_RDCH           = 4,$/;"	c
C_WR_PNTR_WIDTH_WACH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_PNTR_WIDTH_WACH           = 4,$/;"	c
C_WR_PNTR_WIDTH_WRCH	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_PNTR_WIDTH_WRCH           = 4,$/;"	c
DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_DATA_COUNT_WIDTH-1:0]     DATA_COUNT,$/;"	p
DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^   output [C_DATA_COUNT_WIDTH-1:0]     DATA_COUNT,$/;"	p
DATA_COUNT_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_DATA_COUNT_WIDTH-1:0]      DATA_COUNT_FIFO_OUT;$/;"	n
DATA_COUNT_FWFT	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg  [31:0]                        DATA_COUNT_FWFT;$/;"	r
DATA_P0_IN	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_DOUT_WIDTH-1:0]            DATA_P0_IN;$/;"	n
DATA_P0_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_DOUT_WIDTH-1:0]            DATA_P0_OUT;$/;"	n
DBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                DBITERR$/;"	p
DBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              DBITERR,$/;"	p
DBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              DBITERR$/;"	p
DOUT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output       [C_DOUT_WIDTH-1:0]       DOUT,$/;"	p
DOUT	ip_core\FIFO_GENERATOR_V7_2.v	/^   output      [C_DOUT_WIDTH-1:0]                DOUT,$/;"	p
DOUT_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_DOUT_WIDTH-1:0]            DOUT_FIFO_OUT;$/;"	n
EMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              EMPTY,$/;"	p
EMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              EMPTY,$/;"	p
EMPTY_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               EMPTY_FIFO_OUT;$/;"	n
EMPTY_P0_IN	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               EMPTY_P0_IN;$/;"	n
EMPTY_P0_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               EMPTY_P0_OUT;$/;"	n
EMPTY_P0_OUT_Q	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                EMPTY_P0_OUT_Q;$/;"	r
EXTRA_WORDS_DC	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire [C_PNTR_WIDTH:0] EXTRA_WORDS_DC = (C_DEPTH_RATIO_WR == 1) ? 2 : (2 * C_DEPTH_RATIO_WR\/C_DEPTH_RATIO_RD);$/;"	n
FIFODATA	ip_core\FIFO_GENERATOR_V7_2.v	/^ input  [C_DOUT_WIDTH-1:0] FIFODATA;$/;"	p
FIFODATA	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire [C_DOUT_WIDTH-1:0]   FIFODATA;$/;"	n
FIFODBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^ input                     FIFODBITERR;$/;"	p
FIFODBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      FIFODBITERR;$/;"	n
FIFOEMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^ input                     FIFOEMPTY;$/;"	p
FIFOEMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      FIFOEMPTY;$/;"	n
FIFORDEN	ip_core\FIFO_GENERATOR_V7_2.v	/^ output                    FIFORDEN;$/;"	p
FIFORDEN	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      FIFORDEN;$/;"	n
FIFOSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^ input                     FIFOSBITERR;$/;"	p
FIFOSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      FIFOSBITERR;$/;"	n
FIFO_GENERATOR_V7_2	ip_core\FIFO_GENERATOR_V7_2.v	/^module FIFO_GENERATOR_V7_2$/;"	m
FIFO_GENERATOR_V7_2_CONV_VER	ip_core\FIFO_GENERATOR_V7_2.v	/^module FIFO_GENERATOR_V7_2_CONV_VER$/;"	m
FULL	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                FULL,$/;"	p
FULL	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              FULL,$/;"	p
FULL	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              FULL,$/;"	p
FULL_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               FULL_FIFO_OUT;$/;"	n
INJECTDBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                                 INJECTDBITERR,$/;"	p
INJECTSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               INJECTSBITERR,$/;"	p
INJECTSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         INJECTSBITERR,$/;"	p
INJECTSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               INJECTSBITERR,$/;"	p
INT_CLK	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               INT_CLK,$/;"	p
INT_CLK	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               INT_CLK,$/;"	p
M_AXIS_TDEST	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXIS_TDEST_WIDTH-1:0]     M_AXIS_TDEST,$/;"	p
M_AXIS_TLAST	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              M_AXIS_TLAST,$/;"	p
M_AXIS_TREADY	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               M_AXIS_TREADY,$/;"	p
M_AXIS_TSTRB	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXIS_TSTRB_WIDTH-1:0]     M_AXIS_TSTRB,$/;"	p
M_AXI_ARBURST	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [2-1:0]                      M_AXI_ARBURST,$/;"	p
M_AXI_ARCACHE	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [4-1:0]                      M_AXI_ARCACHE,$/;"	p
M_AXI_ARID	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_ID_WIDTH-1:0]         M_AXI_ARID,        $/;"	p
M_AXI_ARLEN	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [8-1:0]                      M_AXI_ARLEN,$/;"	p
M_AXI_ARQOS	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [4-1:0]                      M_AXI_ARQOS,$/;"	p
M_AXI_ARREADY	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               M_AXI_ARREADY,$/;"	p
M_AXI_ARUSER	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_ARUSER_WIDTH-1:0]     M_AXI_ARUSER,$/;"	p
M_AXI_AWADDR	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_ADDR_WIDTH-1:0]       M_AXI_AWADDR,$/;"	p
M_AXI_AWLOCK	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [2-1:0]                      M_AXI_AWLOCK,$/;"	p
M_AXI_AWPROT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [3-1:0]                      M_AXI_AWPROT,$/;"	p
M_AXI_AWREGION	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [4-1:0]                      M_AXI_AWREGION,$/;"	p
M_AXI_AWSIZE	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [3-1:0]                      M_AXI_AWSIZE,$/;"	p
M_AXI_AWVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              M_AXI_AWVALID,$/;"	p
M_AXI_BRESP	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [2-1:0]                       M_AXI_BRESP,$/;"	p
M_AXI_BVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               M_AXI_BVALID,$/;"	p
M_AXI_RDATA	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_DATA_WIDTH-1:0]        M_AXI_RDATA,  $/;"	p
M_AXI_RLAST	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               M_AXI_RLAST,$/;"	p
M_AXI_RVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               M_AXI_RVALID,$/;"	p
M_AXI_WID	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_ID_WIDTH-1:0]         M_AXI_WID,$/;"	p
M_AXI_WREADY	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               M_AXI_WREADY,$/;"	p
M_AXI_WSTRB	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_DATA_WIDTH\/8-1:0]     M_AXI_WSTRB,$/;"	p
M_AXI_WUSER	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_WUSER_WIDTH-1:0]      M_AXI_WUSER,$/;"	p
OVERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                                        OVERFLOW,$/;"	p
OVERFLOW_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               OVERFLOW_FIFO_OUT;$/;"	n
PROG_EMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                PROG_EMPTY,$/;"	p
PROG_EMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              PROG_EMPTY,$/;"	p
PROG_EMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              PROG_EMPTY,$/;"	p
PROG_EMPTY_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               PROG_EMPTY_FIFO_OUT;$/;"	n
PROG_EMPTY_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^    input       [C_RD_PNTR_WIDTH-1:0]     PROG_EMPTY_THRESH,$/;"	p
PROG_EMPTY_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_RD_PNTR_WIDTH-1:0]         PROG_EMPTY_THRESH,$/;"	p
PROG_EMPTY_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^   input [C_RD_PNTR_WIDTH-1:0]         PROG_EMPTY_THRESH,$/;"	p
PROG_EMPTY_THRESH_ASSERT	ip_core\FIFO_GENERATOR_V7_2.v	/^   input       [C_RD_PNTR_WIDTH-1:0]             PROG_EMPTY_THRESH_ASSERT,$/;"	p
PROG_EMPTY_THRESH_NEGATE	ip_core\FIFO_GENERATOR_V7_2.v	/^    input       [C_RD_PNTR_WIDTH-1:0]     PROG_EMPTY_THRESH_NEGATE,$/;"	p
PROG_EMPTY_THRESH_NEGATE	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_RD_PNTR_WIDTH-1:0]         PROG_EMPTY_THRESH_NEGATE,$/;"	p
PROG_EMPTY_THRESH_NEGATE	ip_core\FIFO_GENERATOR_V7_2.v	/^   input [C_RD_PNTR_WIDTH-1:0]         PROG_EMPTY_THRESH_NEGATE,$/;"	p
PROG_FULL	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                                        PROG_FULL,$/;"	p
PROG_FULL_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               PROG_FULL_FIFO_OUT;$/;"	n
PROG_FULL_THRESH	ip_core\FIFO_GENERATOR_V7_2.v	/^   input       [C_WR_PNTR_WIDTH-1:0]             PROG_FULL_THRESH,$/;"	p
PROG_FULL_THRESH_ASSERT	ip_core\FIFO_GENERATOR_V7_2.v	/^    input       [C_WR_PNTR_WIDTH-1:0]     PROG_FULL_THRESH_ASSERT,$/;"	p
PROG_FULL_THRESH_ASSERT	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_WR_PNTR_WIDTH-1:0]         PROG_FULL_THRESH_ASSERT,$/;"	p
PROG_FULL_THRESH_ASSERT	ip_core\FIFO_GENERATOR_V7_2.v	/^   input [C_WR_PNTR_WIDTH-1:0]         PROG_FULL_THRESH_ASSERT,$/;"	p
PROG_FULL_THRESH_NEGATE	ip_core\FIFO_GENERATOR_V7_2.v	/^   input       [C_WR_PNTR_WIDTH-1:0]             PROG_FULL_THRESH_NEGATE,$/;"	p
RAMVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^ output                    RAMVALID;$/;"	p
RAMVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      RAMVALID;$/;"	n
RDEN_P0_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               RDEN_P0_OUT;$/;"	n
RD_CLK	ip_core\FIFO_GENERATOR_V7_2.v	/^ input                     RD_CLK;$/;"	p
RD_CLK	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      RD_CLK;$/;"	n
RD_CLK_P0_IN	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               RD_CLK_P0_IN;$/;"	n
RD_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^   output      [C_RD_DATA_COUNT_WIDTH-1:0]       RD_DATA_COUNT,$/;"	p
RD_DATA_COUNT_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_RD_DATA_COUNT_WIDTH-1:0]   RD_DATA_COUNT_FIFO_OUT;$/;"	n
RD_EN	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                                 RD_EN,$/;"	p
RD_EN	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         RD_EN,$/;"	p
RD_EN	ip_core\FIFO_GENERATOR_V7_2.v	/^ input                     RD_EN;$/;"	p
RD_EN	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      RD_EN;$/;"	n
RD_EN_FIFO_IN	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               RD_EN_FIFO_IN;$/;"	n
RD_EN_P0_IN	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               RD_EN_P0_IN;$/;"	n
RD_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               RD_RST,$/;"	p
RD_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         RD_RST,$/;"	p
RD_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               RD_RST,$/;"	p
RD_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^ input                     RD_RST;$/;"	p
RD_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      RD_RST;$/;"	n
RST	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         RST,$/;"	p
RST_FULL_FF	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         RST_FULL_FF,$/;"	p
RST_FULL_GEN	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                                 RST_FULL_GEN,$/;"	p
RST_P0_IN	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               RST_P0_IN;$/;"	n
SBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                                        SBITERR,$/;"	p
SRST	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                                 SRST,$/;"	p
SRST	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               SRST,$/;"	p
SRST	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               SRST,$/;"	p
SRST	ip_core\FIFO_GENERATOR_V7_2.v	/^ input                     SRST;$/;"	p
SS_FWFT_RD	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                SS_FWFT_RD ;$/;"	r
SS_FWFT_WR	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                SS_FWFT_WR  ;$/;"	r
S_ACLK	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_ACLK,$/;"	p
S_ACLK_EN	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_ACLK_EN,$/;"	p
S_AXIS_TDATA	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXIS_TDATA_WIDTH-1:0]      S_AXIS_TDATA,$/;"	p
S_AXIS_TID	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXIS_TID_WIDTH-1:0]        S_AXIS_TID,$/;"	p
S_AXIS_TKEEP	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXIS_TKEEP_WIDTH-1:0]      S_AXIS_TKEEP,$/;"	p
S_AXIS_TUSER	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXIS_TUSER_WIDTH-1:0]      S_AXIS_TUSER,$/;"	p
S_AXIS_TVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_AXIS_TVALID,$/;"	p
S_AXI_ARBURST	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [2-1:0]                       S_AXI_ARBURST,$/;"	p
S_AXI_ARCACHE	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [4-1:0]                       S_AXI_ARCACHE,$/;"	p
S_AXI_ARID	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_ID_WIDTH-1:0]          S_AXI_ARID,$/;"	p
S_AXI_ARLEN	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [8-1:0]                       S_AXI_ARLEN,$/;"	p
S_AXI_ARQOS	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [4-1:0]                       S_AXI_ARQOS,$/;"	p
S_AXI_ARREADY	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              S_AXI_ARREADY,$/;"	p
S_AXI_ARUSER	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_ARUSER_WIDTH-1:0]      S_AXI_ARUSER,$/;"	p
S_AXI_AWBURST	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [2-1:0]                       S_AXI_AWBURST,$/;"	p
S_AXI_AWCACHE	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [4-1:0]                       S_AXI_AWCACHE,$/;"	p
S_AXI_AWID	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_ID_WIDTH-1:0]          S_AXI_AWID,$/;"	p
S_AXI_AWLEN	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [8-1:0]                       S_AXI_AWLEN,$/;"	p
S_AXI_AWQOS	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [4-1:0]                       S_AXI_AWQOS,$/;"	p
S_AXI_AWREADY	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              S_AXI_AWREADY,$/;"	p
S_AXI_AWUSER	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_AWUSER_WIDTH-1:0]      S_AXI_AWUSER,$/;"	p
S_AXI_BID	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_ID_WIDTH-1:0]         S_AXI_BID,$/;"	p
S_AXI_BREADY	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_AXI_BREADY,$/;"	p
S_AXI_BUSER	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_BUSER_WIDTH-1:0]      S_AXI_BUSER,$/;"	p
S_AXI_RDATA	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_DATA_WIDTH-1:0]       S_AXI_RDATA, $/;"	p
S_AXI_RLAST	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              S_AXI_RLAST,$/;"	p
S_AXI_RVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              S_AXI_RVALID,$/;"	p
S_AXI_WDATA	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_DATA_WIDTH-1:0]        S_AXI_WDATA,$/;"	p
S_AXI_WLAST	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_AXI_WLAST,$/;"	p
S_AXI_WVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_AXI_WVALID,$/;"	p
TCQ	ip_core\FIFO_GENERATOR_V7_2.v	/^ `define TCQ 100$/;"	c
UNDERFLOW_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               UNDERFLOW_FIFO_OUT;$/;"	n
UNDERFLOW_P0_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               UNDERFLOW_P0_OUT;$/;"	n
USERALMOSTEMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^ output                    USERALMOSTEMPTY;$/;"	p
USERALMOSTEMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      USERALMOSTEMPTY;$/;"	n
USERDATA	ip_core\FIFO_GENERATOR_V7_2.v	/^ output [C_DOUT_WIDTH-1:0] USERDATA;$/;"	p
USERDATA	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg [C_DOUT_WIDTH-1:0]    USERDATA;$/;"	r
USERDBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^ output                    USERDBITERR;$/;"	p
USERDBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg                       USERDBITERR;$/;"	r
USEREMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^ output                    USEREMPTY;$/;"	p
USEREMPTY	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      USEREMPTY;$/;"	n
USERSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^ output                    USERSBITERR;$/;"	p
USERSBITERR	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg                       USERSBITERR;$/;"	r
USERUNDERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^ output                    USERUNDERFLOW;$/;"	p
USERUNDERFLOW	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      USERUNDERFLOW;$/;"	n
USERVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^ output                    USERVALID;$/;"	p
USERVALID	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      USERVALID;$/;"	n
VALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                VALID,$/;"	p
VALID	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              VALID,$/;"	p
VALID	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              VALID,$/;"	p
VALID_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               VALID_FIFO_OUT;$/;"	n
VALID_P0_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               VALID_P0_OUT;$/;"	n
WR_ACK	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                WR_ACK,$/;"	p
WR_ACK	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              WR_ACK,$/;"	p
WR_ACK	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                                        WR_ACK,$/;"	p
WR_ACK	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              WR_ACK,$/;"	p
WR_ACK_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               WR_ACK_FIFO_OUT;$/;"	n
WR_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_DATA_COUNT_WIDTH-1:0]  WR_DATA_COUNT,$/;"	p
WR_DATA_COUNT	ip_core\FIFO_GENERATOR_V7_2.v	/^   output [C_WR_DATA_COUNT_WIDTH-1:0]  WR_DATA_COUNT,$/;"	p
WR_DATA_COUNT_FIFO_OUT	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_WR_DATA_COUNT_WIDTH-1:0]   WR_DATA_COUNT_FIFO_OUT;$/;"	n
WR_EN	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               WR_EN,$/;"	p
WR_EN	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         WR_EN,$/;"	p
WR_EN	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               WR_EN,$/;"	p
WR_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               WR_RST,$/;"	p
WR_RST	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               WR_RST,$/;"	p
adj_rd_pntr_wr	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire [C_WR_PNTR_WIDTH-1:0]  adj_rd_pntr_wr;$/;"	n
adj_wr_pntr_rd	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire [C_RD_PNTR_WIDTH-1:0]  adj_wr_pntr_rd;$/;"	n
adjusted_rd_pntr	ip_core\FIFO_GENERATOR_V7_2.v	/^      reg  [C_PNTR_WIDTH-1:0]  adjusted_rd_pntr = 0;$/;"	r
adjusted_wr_pntr	ip_core\FIFO_GENERATOR_V7_2.v	/^      reg  [C_PNTR_WIDTH-1:0]  adjusted_wr_pntr = 0;$/;"	r
adjusted_wr_pntr_rd	ip_core\FIFO_GENERATOR_V7_2.v	/^      reg  [C_RD_PNTR_WIDTH-1:0]  adjusted_wr_pntr_rd = 0;$/;"	r
almost_empty_i	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg                       almost_empty_i = 1'b1;$/;"	r
almost_empty_q	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg                       almost_empty_q = 1'b1;$/;"	r
axi_ar_overflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               axi_ar_overflow_i   ;$/;"	n
axi_ar_underflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               axi_ar_underflow_i  ;$/;"	n
axi_aw_overflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axi_aw_overflow_i ;$/;"	n
axi_aw_underflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axi_aw_underflow_i;$/;"	n
axi_b_overflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axi_b_overflow_i  ;$/;"	n
axi_b_underflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axi_b_underflow_i ;$/;"	n
axi_r_overflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               axi_r_overflow_i    ;$/;"	n
axi_r_underflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               axi_r_underflow_i   ;$/;"	n
axi_rd_overflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               axi_rd_overflow_i   ;$/;"	n
axi_rd_underflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               axi_rd_underflow_i  ;$/;"	n
axi_w_overflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axi_w_overflow_i  ;$/;"	n
axi_w_underflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axi_w_underflow_i ;$/;"	n
axi_wr_overflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axi_wr_overflow_i ;$/;"	n
axi_wr_underflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axi_wr_underflow_i;$/;"	n
axis_almost_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axis_almost_empty ;$/;"	n
axis_almost_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axis_almost_full  ;$/;"	n
axis_din	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire  [C_DIN_WIDTH_AXIS-1:0]  axis_din          ;$/;"	n
axis_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire  [C_DIN_WIDTH_AXIS-1:0] axis_dout         ;$/;"	n
axis_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axis_empty        ;$/;"	n
axis_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axis_full         ;$/;"	n
axis_prog_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axis_prog_empty   ;$/;"	n
axis_prog_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          axis_prog_full    ;$/;"	n
bin	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [3:0] bin;$/;"	r
binary_val	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [31:0] binary_val;$/;"	p
clk_2_sync	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire clk_2_sync = (C_COMMON_CLOCK == 1) ? CLK : WR_CLK;$/;"	n
corrupted_data	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [1:0] corrupted_data;$/;"	r
dbiterr_fifo_out	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               dbiterr_fifo_out;$/;"	n
def_data	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [(C_DOUT_WIDTH*8)-1:0] def_data;$/;"	p
diff_pntr	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_WR_PNTR_WIDTH-1:0] diff_pntr = 0;$/;"	r
diff_pntr_rd	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_RD_PNTR_WIDTH-1:0] diff_pntr_rd      = 0;$/;"	r
diff_rd_wr	ip_core\FIFO_GENERATOR_V7_2.v	/^      wire [C_RD_PNTR_WIDTH:0]    diff_rd_wr;$/;"	n
diff_rd_wr_tmp	ip_core\FIFO_GENERATOR_V7_2.v	/^      wire [C_RD_PNTR_WIDTH-1:0]  diff_rd_wr_tmp;$/;"	n
diff_wr_rd	ip_core\FIFO_GENERATOR_V7_2.v	/^      wire [C_PNTR_WIDTH:0]    diff_wr_rd;$/;"	n
diff_wr_rd_tmp	ip_core\FIFO_GENERATOR_V7_2.v	/^      wire [C_PNTR_WIDTH-1:0]  diff_wr_rd_tmp;$/;"	n
dout_reset_val	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_DOUT_WIDTH-1:0]            dout_reset_val = 0;$/;"	r
dout_reset_val	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_DOUT_WIDTH-1:0]         dout_reset_val = 0;$/;"	r
ecc_err	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [1:0] ecc_err[C_WR_DEPTH-1:0];$/;"	r
empty_i	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg                       empty_i        = 1'b1;$/;"	r
empty_q	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg                       empty_q        = 1'b1;$/;"	r
err_type	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [1:0]                      err_type           = 0;$/;"	r
err_type	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [1:0]               err_type                 = 0;$/;"	r
err_type_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [1:0]                      err_type_d1        = 0;$/;"	r
err_type_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [1:0]               err_type_d1              = 0;$/;"	r
fifo_generator_v7_2_bhv_ver_as	ip_core\FIFO_GENERATOR_V7_2.v	/^module fifo_generator_v7_2_bhv_ver_as$/;"	m
fifo_generator_v7_2_bhv_ver_preload0	ip_core\FIFO_GENERATOR_V7_2.v	/^module fifo_generator_v7_2_bhv_ver_preload0$/;"	m
fifo_generator_v7_2_bhv_ver_ss	ip_core\FIFO_GENERATOR_V7_2.v	/^module fifo_generator_v7_2_bhv_ver_ss$/;"	m
fwft_enabled	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire                           fwft_enabled;$/;"	n
hexstr_conv	ip_core\FIFO_GENERATOR_V7_2.v	/^    function [C_DOUT_WIDTH-1:0] hexstr_conv;$/;"	f
hexstr_conv	ip_core\FIFO_GENERATOR_V7_2.v	/^  function [C_DOUT_WIDTH-1:0] hexstr_conv;$/;"	f
i	ip_core\FIFO_GENERATOR_V7_2.v	/^    integer i,j;$/;"	r
i	ip_core\FIFO_GENERATOR_V7_2.v	/^    integer i;$/;"	r
i	ip_core\FIFO_GENERATOR_V7_2.v	/^    integer index,i,j;$/;"	r
ideal_almost_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_almost_empty = 1;$/;"	r
ideal_almost_full	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_almost_full  = 0;$/;"	r
ideal_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_DOUT_WIDTH-1:0]        ideal_dout         = 0;$/;"	r
ideal_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_DOUT_WIDTH-1:0]  ideal_dout               = 0;$/;"	r
ideal_dout_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_DOUT_WIDTH-1:0]        ideal_dout_d1      = 0;$/;"	r
ideal_dout_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_DOUT_WIDTH-1:0]  ideal_dout_d1            = 0;$/;"	r
ideal_dout_out	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire [C_DOUT_WIDTH-1:0]        ideal_dout_out;$/;"	n
ideal_dout_out	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire [C_DOUT_WIDTH-1:0] ideal_dout_out;      $/;"	n
ideal_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_empty        = 1;$/;"	r
ideal_full	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_full         = 0;$/;"	r
ideal_overflow	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_overflow     = 0;$/;"	r
ideal_overflow	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                     ideal_overflow           = 0;$/;"	r
ideal_prog_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_prog_empty   = 1;$/;"	r
ideal_prog_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                     ideal_prog_empty         = 1;$/;"	r
ideal_prog_full	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_prog_full    = 0;$/;"	r
ideal_prog_full	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                     ideal_prog_full          = 0;$/;"	r
ideal_rd_count	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_RD_DATA_COUNT_WIDTH-1 : 0] ideal_rd_count = 0;$/;"	r
ideal_underflow	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_underflow    = 0;$/;"	r
ideal_underflow	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                     ideal_underflow          = 0;$/;"	r
ideal_valid	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_valid        = 0;$/;"	r
ideal_valid	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                     ideal_valid              = 0;$/;"	r
ideal_wr_ack	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            ideal_wr_ack       = 0;$/;"	r
ideal_wr_ack	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                     ideal_wr_ack             = 0;$/;"	r
ideal_wr_count	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_WR_DATA_COUNT_WIDTH-1 : 0] ideal_wr_count = 0;$/;"	r
index	ip_core\FIFO_GENERATOR_V7_2.v	/^    integer index,i,j;$/;"	r
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                                 INJECTSBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                                 RST,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                                 RST_FULL_FF,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                                 WR_EN,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXIS_INJECTSBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_AR_INJECTSBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_AW_INJECTDBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_B_INJECTDBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_R_INJECTDBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               AXI_W_INJECTSBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               BACKUP_MARKER,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               INJECTDBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               M_ACLK,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               M_ACLK_EN,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               M_AXI_AWREADY,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               RD_CLK,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               RD_EN,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               RST,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_ARESETN,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_AXIS_TLAST,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_AXI_ARVALID,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_AXI_AWVALID,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               S_AXI_RREADY,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input                               WR_CLK,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input       [C_DIN_WIDTH-1:0]         DIN,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input       [C_RD_PNTR_WIDTH-1:0]     PROG_EMPTY_THRESH_ASSERT,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input       [C_WR_PNTR_WIDTH-1:0]     PROG_FULL_THRESH,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input       [C_WR_PNTR_WIDTH-1:0]     PROG_FULL_THRESH_NEGATE,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_AXIS-1:0]   AXIS_PROG_FULL_THRESH,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_RACH-1:0]   AXI_AR_PROG_FULL_THRESH,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_RDCH-1:0]   AXI_R_PROG_EMPTY_THRESH,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_WACH-1:0]   AXI_AW_PROG_EMPTY_THRESH,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_WDCH-1:0]   AXI_W_PROG_FULL_THRESH,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input  [C_WR_PNTR_WIDTH_WRCH-1:0]   AXI_B_PROG_EMPTY_THRESH,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [2-1:0]                       M_AXI_RRESP,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [2-1:0]                       S_AXI_ARLOCK,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [2-1:0]                       S_AXI_AWLOCK,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [3-1:0]                       S_AXI_ARPROT,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [3-1:0]                       S_AXI_ARSIZE,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [3-1:0]                       S_AXI_AWPROT,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [3-1:0]                       S_AXI_AWSIZE,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [4-1:0]                       S_AXI_ARREGION,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [4-1:0]                       S_AXI_AWREGION,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXIS_TDEST_WIDTH-1:0]      S_AXIS_TDEST,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXIS_TSTRB_WIDTH-1:0]      S_AXIS_TSTRB,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_ADDR_WIDTH-1:0]        S_AXI_ARADDR, $/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_ADDR_WIDTH-1:0]        S_AXI_AWADDR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_BUSER_WIDTH-1:0]       M_AXI_BUSER,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_DATA_WIDTH\/8-1:0]      S_AXI_WSTRB,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_ID_WIDTH-1:0]          M_AXI_BID,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_ID_WIDTH-1:0]          M_AXI_RID,        $/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_ID_WIDTH-1:0]          S_AXI_WID,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_RUSER_WIDTH-1:0]       M_AXI_RUSER,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_AXI_WUSER_WIDTH-1:0]       S_AXI_WUSER,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_DIN_WIDTH-1:0]             DIN,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_RD_PNTR_WIDTH-1:0]         PROG_EMPTY_THRESH_ASSERT,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_WR_PNTR_WIDTH-1:0]         PROG_FULL_THRESH,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^    input [C_WR_PNTR_WIDTH-1:0]         PROG_FULL_THRESH_NEGATE,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         INJECTDBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         RD_CLK,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         RD_EN_USER,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         RST_FULL_GEN,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         USER_EMPTY_FB,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         WR_CLK,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                                         WR_RST,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               BACKUP_MARKER,$/;"	c
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               INJECTDBITERR,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               RD_CLK,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               RD_EN,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               RST,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input                               WR_CLK,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input       [C_RD_PNTR_WIDTH-1:0]             PROG_EMPTY_THRESH,$/;"	c
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input       [C_RD_PNTR_WIDTH-1:0]             PROG_EMPTY_THRESH_NEGATE,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input       [C_WR_PNTR_WIDTH-1:0]             PROG_FULL_THRESH_ASSERT,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input [C_DIN_WIDTH-1:0]             DIN,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input [C_RD_PNTR_WIDTH-1:0]         PROG_EMPTY_THRESH_ASSERT,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input [C_WR_PNTR_WIDTH-1:0]         PROG_FULL_THRESH,$/;"	p
input	ip_core\FIFO_GENERATOR_V7_2.v	/^   input [C_WR_PNTR_WIDTH-1:0]         PROG_FULL_THRESH_NEGATE,$/;"	p
integer	ip_core\FIFO_GENERATOR_V7_2.v	/^    input integer int_val;$/;"	p
integer	ip_core\FIFO_GENERATOR_V7_2.v	/^  function integer find_log2;$/;"	f
inverted_reset	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          inverted_reset = ~S_ARESETN;$/;"	n
j	ip_core\FIFO_GENERATOR_V7_2.v	/^    integer i,j;$/;"	r
j	ip_core\FIFO_GENERATOR_V7_2.v	/^    integer index,i,j;$/;"	r
log2_val	ip_core\FIFO_GENERATOR_V7_2.v	/^    function [31:0] log2_val;$/;"	f
log2_val	ip_core\FIFO_GENERATOR_V7_2.v	/^  function [31:0] log2_val;$/;"	f
memory	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_DIN_WIDTH-1:0] memory[C_WR_DEPTH-1:0];$/;"	r
memory_read	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [C_DIN_WIDTH-1:0]       memory_read;$/;"	r
next_num_rd_bits	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]  next_num_rd_bits;$/;"	r
next_num_wr_bits	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]  next_num_wr_bits;$/;"	r
num_bits	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]                     num_bits;$/;"	r
num_rd_bits	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]  num_rd_bits;$/;"	r
num_read_words	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire [31:0]                    num_read_words  = num_bits\/C_DOUT_WIDTH;$/;"	n
num_read_words_dc	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0] num_read_words_dc;$/;"	r
num_read_words_pe	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire [31:0] num_read_words_pe = $/;"	n
num_read_words_q	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]                     num_read_words_q;$/;"	r
num_read_words_sized_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_RD_DATA_COUNT_WIDTH-1:0] num_read_words_sized_i;$/;"	r
num_wr_bits	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]  num_wr_bits;$/;"	r
num_write_words	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire [31:0]                    num_write_words = num_bits\/C_DIN_WIDTH;$/;"	n
num_write_words_dc	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0] num_write_words_dc;$/;"	r
num_write_words_pf	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire [31:0] num_write_words_pf =$/;"	n
num_write_words_q	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]                     num_write_words_q;$/;"	r
num_write_words_sized_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_WR_DATA_COUNT_WIDTH-1:0] num_write_words_sized_i;$/;"	r
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                ALMOST_FULL,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                EMPTY,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                OVERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                PROG_FULL,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                SBITERR,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                                UNDERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              ALMOST_EMPTY,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              ALMOST_FULL,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXIS_DBITERR,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXIS_UNDERFLOW$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_AR_DBITERR,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_AR_UNDERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_AW_OVERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_AW_SBITERR,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_B_OVERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_B_SBITERR,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_R_OVERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_R_SBITERR,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_W_DBITERR,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              AXI_W_UNDERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              M_AXIS_TVALID,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              M_AXI_ARVALID,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              M_AXI_BREADY,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              M_AXI_RREADY,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              M_AXI_WLAST,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              M_AXI_WVALID,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              OVERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              PROG_FULL,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              SBITERR,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              S_AXIS_TREADY,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              S_AXI_BVALID,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              S_AXI_WREADY,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output                              UNDERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [2-1:0]                      M_AXI_ARLOCK,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [2-1:0]                      M_AXI_AWBURST,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [2-1:0]                      S_AXI_BRESP,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [2-1:0]                      S_AXI_RRESP,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [3-1:0]                      M_AXI_ARPROT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [3-1:0]                      M_AXI_ARSIZE,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [4-1:0]                      M_AXI_ARREGION,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [4-1:0]                      M_AXI_AWCACHE,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [4-1:0]                      M_AXI_AWQOS,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [8-1:0]                      M_AXI_AWLEN,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXIS_TDATA_WIDTH-1:0]     M_AXIS_TDATA,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXIS_TID_WIDTH-1:0]       M_AXIS_TID,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXIS_TKEEP_WIDTH-1:0]     M_AXIS_TKEEP,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXIS_TUSER_WIDTH-1:0]     M_AXIS_TUSER,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_ADDR_WIDTH-1:0]       M_AXI_ARADDR,  $/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_AWUSER_WIDTH-1:0]     M_AXI_AWUSER,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_DATA_WIDTH-1:0]       M_AXI_WDATA,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_ID_WIDTH-1:0]         M_AXI_AWID,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_ID_WIDTH-1:0]         S_AXI_RID,       $/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_AXI_RUSER_WIDTH-1:0]      S_AXI_RUSER,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_DOUT_WIDTH-1:0]           DOUT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_RD_DATA_COUNT_WIDTH-1:0]  RD_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_AXIS:0]     AXIS_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_AXIS:0]     AXIS_RD_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_RACH:0]     AXI_AR_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_RACH:0]     AXI_AR_RD_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_RDCH:0]     AXI_R_WR_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_WACH:0]     AXI_AW_WR_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_WDCH:0]     AXI_W_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_WDCH:0]     AXI_W_RD_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^    output [C_WR_PNTR_WIDTH_WRCH:0]     AXI_B_WR_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                                        DBITERR$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                                        PROG_EMPTY,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                                        UNDERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                                        VALID,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              ALMOST_EMPTY,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              ALMOST_FULL,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              OVERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              PROG_FULL,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              SBITERR,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output                              UNDERFLOW,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output      [C_WR_DATA_COUNT_WIDTH-1:0]       WR_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output [C_DOUT_WIDTH-1:0]           DOUT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output [C_RD_DATA_COUNT_WIDTH-1:0]  RD_DATA_COUNT,$/;"	p
output	ip_core\FIFO_GENERATOR_V7_2.v	/^   output reg                                    EMPTY = 1'b1,$/;"	p
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_COUNT_TYPE                   = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_DEFAULT_VALUE                = "",$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_DIN_WIDTH                    = 8,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_DOUT_RST_VAL                 = "",$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_DOUT_WIDTH                   = 8,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_ENABLE_RLOCS                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_ENABLE_RST_SYNC              = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_ERROR_INJECTION_TYPE         = 0$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_FULL_FLAGS_RST_VAL           = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_ALMOST_EMPTY             = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_ALMOST_FULL              = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_DATA_COUNT               = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_MEMINIT_FILE             = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_RD_DATA_COUNT            = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_RST                      = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_SRST                     = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_UNDERFLOW                = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_VALID                    = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_WR_ACK                   = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_WR_DATA_COUNT            = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_HAS_WR_RST                   = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_IMPLEMENTATION_TYPE          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_INIT_WR_PNTR_VAL             = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_MEMORY_TYPE                  = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_MIF_FILE_NAME                = "",$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_OVERFLOW_LOW                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PRELOAD_LATENCY              = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PRELOAD_REGS                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_EMPTY_THRESH_ASSERT_VAL = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_EMPTY_THRESH_NEGATE_VAL = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_EMPTY_TYPE              = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_FULL_THRESH_ASSERT_VAL  = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_FULL_THRESH_NEGATE_VAL  = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_PROG_FULL_TYPE               = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_RD_DATA_COUNT_WIDTH          = 2,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_RD_DEPTH                     = 256,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_RD_FREQ                      = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_RD_PNTR_WIDTH                = 8,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_UNDERFLOW_LOW                = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_DOUT_RST                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_ECC                      = 0, $/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_ECC                      = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_EMBEDDED_REG             = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_FIFO16_FLAGS             = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_USE_FWFT_DATA_COUNT          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_VALID_LOW                    = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_ACK_LOW                   = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_DATA_COUNT_WIDTH          = 2,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_DEPTH                     = 256,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_FREQ                      = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_PNTR_WIDTH                = 8,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter  C_WR_RESPONSE_LATENCY          = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ADD_NGC_CONSTRAINT           = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_APPLICATION_TYPE_AXIS        = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_APPLICATION_TYPE_RACH        = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_APPLICATION_TYPE_WDCH        = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXIS_TID_WIDTH               = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXIS_TKEEP_WIDTH             = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXIS_TUSER_WIDTH             = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXIS_TYPE                    = 0, \/\/ 0 = FIFO, 1 = Register Slice, 2 = Pass Through Logie$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXI_ARUSER_WIDTH             = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXI_DATA_WIDTH               = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXI_ID_WIDTH                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXI_RUSER_WIDTH              = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_AXI_WUSER_WIDTH              = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_COUNT_TYPE                   = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DEFAULT_VALUE                = "",$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DIN_WIDTH_AXIS               = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DIN_WIDTH_RACH               = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DIN_WIDTH_WDCH               = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_DOUT_RST_VAL                 = "",$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ENABLE_RLOCS                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ENABLE_RST_SYNC              = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ERROR_INJECTION_TYPE_AXIS    = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ERROR_INJECTION_TYPE_RACH    = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_ERROR_INJECTION_TYPE_WDCH    = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_FULL_FLAGS_RST_VAL           = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_ALMOST_FULL              = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXIS_TID                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXIS_TKEEP               = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXIS_TLAST               = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXIS_TUSER               = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXI_ARUSER               = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXI_WR_CHANNEL           = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_AXI_WUSER                = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_DATA_COUNT               = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_DATA_COUNTS_AXIS         = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_DATA_COUNTS_RACH         = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_DATA_COUNTS_WDCH         = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_MEMINIT_FILE             = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_PROG_FLAGS_AXIS          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_PROG_FLAGS_RACH          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_PROG_FLAGS_WDCH          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_RD_DATA_COUNT            = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_RST                      = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_SLAVE_CE                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_UNDERFLOW                = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_WR_ACK                   = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_HAS_WR_RST                   = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_IMPLEMENTATION_TYPE_AXIS     = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_IMPLEMENTATION_TYPE_RACH     = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_IMPLEMENTATION_TYPE_WDCH     = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_INIT_WR_PNTR_VAL             = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_INTERFACE_TYPE               = 0, \/\/ 0: Native Interface, 1: AXI Interface$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_MIF_FILE_NAME                = "",$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_OVERFLOW_LOW                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PRELOAD_REGS                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_THRESH_ASSERT_VAL = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS     = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH     = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH     = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_TYPE              = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_TYPE_AXIS         = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_TYPE_RACH         = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_EMPTY_TYPE_WDCH         = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_THRESH_ASSERT_VAL_AXIS      = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_THRESH_ASSERT_VAL_RACH      = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_THRESH_ASSERT_VAL_WDCH      = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_THRESH_NEGATE_VAL  = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_TYPE_AXIS          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_TYPE_RACH          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_PROG_FULL_TYPE_WDCH          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_RACH_TYPE                    = 0, \/\/ 0 = FIFO, 1 = Register Slice, 2 = Pass Through Logie$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_RD_DATA_COUNT_WIDTH          = 2,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_RD_FREQ                      = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_REG_SLICE_MODE_AXIS          = 0$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_REG_SLICE_MODE_RACH          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_REG_SLICE_MODE_WDCH          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_UNDERFLOW_LOW                = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_COMMON_OVERFLOW          = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_ECC                      = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_ECC_AXIS                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_ECC_RACH                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_ECC_WDCH                 = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_USE_FIFO16_FLAGS             = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_VALID_LOW                    = 0,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WDCH_TYPE                    = 0, \/\/ 0 = FIFO, 1 = Register Slice, 2 = Pass Through Logie$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_DATA_COUNT_WIDTH          = 2,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_DEPTH_AXIS                = 16,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_DEPTH_RACH                = 16,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_DEPTH_WDCH                = 16,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_FREQ                      = 1,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_PNTR_WIDTH_AXIS           = 4,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_PNTR_WIDTH_RACH           = 4,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_PNTR_WIDTH_WDCH           = 4,$/;"	c
parameter	ip_core\FIFO_GENERATOR_V7_2.v	/^    parameter C_WR_RESPONSE_LATENCY          = 1,$/;"	c
pe_thr_assert_val	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_RD_PNTR_WIDTH-1:0] pe_thr_assert_val = 0;$/;"	r
pe_thr_negate_val	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_RD_PNTR_WIDTH-1:0] pe_thr_negate_val = 0;$/;"	r
pf_thr_assert_val	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_WR_PNTR_WIDTH-1:0] pf_thr_assert_val = 0;$/;"	r
pf_thr_negate_val	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [C_WR_PNTR_WIDTH-1:0] pf_thr_negate_val = 0;$/;"	r
preloadstage1	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      preloadstage1;$/;"	n
preloadstage2	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      preloadstage2;$/;"	n
prog_empty_actual_thresh_assert	ip_core\FIFO_GENERATOR_V7_2.v	/^   integer                           prog_empty_actual_thresh_assert;$/;"	r
prog_empty_actual_thresh_negate	ip_core\FIFO_GENERATOR_V7_2.v	/^   integer                           prog_empty_actual_thresh_negate;$/;"	r
prog_empty_d	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            prog_empty_d       = 1;$/;"	r
prog_full_actual_thresh_assert	ip_core\FIFO_GENERATOR_V7_2.v	/^   integer                           prog_full_actual_thresh_assert;$/;"	r
prog_full_actual_thresh_negate	ip_core\FIFO_GENERATOR_V7_2.v	/^   integer                           prog_full_actual_thresh_negate;$/;"	r
prog_full_d	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            prog_full_d        = 0;$/;"	r
rach_almost_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rach_almost_empty   ;$/;"	n
rach_almost_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rach_almost_full    ;$/;"	n
rach_din	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_DIN_WIDTH_RACH-1:0]        rach_din            ;$/;"	n
rach_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_DIN_WIDTH_RACH-1:0]        rach_dout           ;$/;"	n
rach_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rach_empty          ;$/;"	n
rach_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rach_full           ;$/;"	n
rach_prog_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rach_prog_empty     ;$/;"	n
rach_prog_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rach_prog_full      ;$/;"	n
ram_rd_en	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire                        ram_rd_en;$/;"	n
ram_rd_en	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      ram_rd_en;$/;"	n
ram_rd_en_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                         ram_rd_en_d1 = 1'b0;$/;"	r
ram_rd_en_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg ram_rd_en_d1 = 1'b0;$/;"	r
ram_regout_en	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      ram_regout_en;$/;"	n
ram_valid_i	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg                       ram_valid_i;$/;"	r
rd_data_count_int	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_RD_PNTR_WIDTH:0] rd_data_count_int = 0;$/;"	r
rd_en_q	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg                       rd_en_q        = 1'b0;$/;"	r
rd_pntr	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_RD_PNTR_WIDTH-1:0]  rd_pntr = 0; \/\/ UP counter: Rolls back to 0 when reaches to max value.$/;"	r
rd_pntr_wr	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_RD_PNTR_WIDTH-1:0]  rd_pntr_wr  = 0;$/;"	r
rd_pntr_wr1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_RD_PNTR_WIDTH-1:0]  rd_pntr_wr1 = 0;$/;"	r
rd_pntr_wr2	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_RD_PNTR_WIDTH-1:0]  rd_pntr_wr2 = 0;$/;"	r
rd_pntr_wr3	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_RD_PNTR_WIDTH-1:0]  rd_pntr_wr3 = 0;$/;"	r
rd_pntr_wr4	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_RD_PNTR_WIDTH-1:0]  rd_pntr_wr4 = 0;$/;"	r
rd_ptr	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [31:0]                 rd_ptr;$/;"	r
rd_ptr	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]                     rd_ptr;$/;"	r
rd_ptr_high	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [31:0]                  rd_ptr_high;$/;"	r
rd_ptr_low	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [31:0]                  rd_ptr_low;$/;"	r
rd_ptr_wrclk	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]  rd_ptr_wrclk;$/;"	r
rd_ptr_wrclk_next	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]  rd_ptr_wrclk_next;$/;"	r
rd_rst_asreg	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                rd_rst_asreg    = 0;$/;"	r
rd_rst_asreg_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                rd_rst_asreg_d1 = 0;$/;"	r
rd_rst_asreg_d2	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                rd_rst_asreg_d2 = 0;$/;"	r
rd_rst_comb	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rd_rst_comb;$/;"	n
rd_rst_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                rd_rst_d1       = 0;$/;"	r
rd_rst_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire                        rd_rst_i = RD_RST;$/;"	n
rd_rst_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rd_rst_i;$/;"	n
rd_rst_i	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      rd_rst_i;$/;"	n
rd_rst_reg	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                rd_rst_reg      = 0;$/;"	r
rdc_fwft_ext_as	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_RD_PNTR_WIDTH:0]    rdc_fwft_ext_as  = 0;$/;"	r
rdch_almost_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rdch_almost_empty   ;$/;"	n
rdch_almost_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rdch_almost_full    ;$/;"	n
rdch_din	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_DIN_WIDTH_RDCH-1:0]        rdch_din            ;$/;"	n
rdch_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire [C_DIN_WIDTH_RDCH-1:0]        rdch_dout           ;$/;"	n
rdch_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rdch_empty          ;$/;"	n
rdch_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rdch_full           ;$/;"	n
rdch_prog_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rdch_prog_empty     ;$/;"	n
rdch_prog_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rdch_prog_full      ;$/;"	n
read_data_valid_i	ip_core\FIFO_GENERATOR_V7_2.v	/^ reg                       read_data_valid_i;$/;"	r
read_fifo	ip_core\FIFO_GENERATOR_V7_2.v	/^   task  read_fifo;$/;"	t
read_fifo	ip_core\FIFO_GENERATOR_V7_2.v	/^  task read_fifo;$/;"	t
reg	ip_core\FIFO_GENERATOR_V7_2.v	/^    output reg   [C_DATA_COUNT_WIDTH-1:0] DATA_COUNT,$/;"	p
reg	ip_core\FIFO_GENERATOR_V7_2.v	/^   output reg                                    ALMOST_EMPTY = 1'b1,$/;"	p
reg	ip_core\FIFO_GENERATOR_V7_2.v	/^   output reg                                    ALMOST_FULL = C_FULL_FLAGS_RST_VAL,$/;"	p
reg	ip_core\FIFO_GENERATOR_V7_2.v	/^   output reg                                    FULL = C_FULL_FLAGS_RST_VAL,$/;"	p
rst_2_sync	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire rst_2_sync;$/;"	n
rst_asreg	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                rst_asreg    = 0;$/;"	r
rst_asreg_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                rst_asreg_d1 = 0;$/;"	r
rst_asreg_d2	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                rst_asreg_d2 = 0;$/;"	r
rst_comb	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rst_comb;$/;"	n
rst_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg rst_d1 = 1'b0;$/;"	r
rst_d2	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg rst_d2 = 1'b0;$/;"	r
rst_d3	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg rst_d3 = 1'b0;$/;"	r
rst_d4	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg rst_d4 = 1'b0;$/;"	r
rst_full_ff_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rst_full_ff_i;$/;"	n
rst_full_gen_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rst_full_gen_i;$/;"	n
rst_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire                           rst_i;$/;"	n
rst_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               rst_i;$/;"	n
rst_q	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            rst_q;$/;"	r
rst_qq	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            rst_qq;$/;"	r
rst_reg	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                rst_reg      = 0;$/;"	r
sbiterr_fifo_out	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               sbiterr_fifo_out;$/;"	n
srst_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire                           srst_i;$/;"	n
srst_i	ip_core\FIFO_GENERATOR_V7_2.v	/^ wire                      srst_i;$/;"	n
srst_i_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg srst_i_d1 = 0;$/;"	r
srst_i_d2	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg srst_i_d2 = 0;$/;"	r
stage1_valid	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg stage1_valid = 0;$/;"	r
stage2_valid	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg stage2_valid = 0;$/;"	r
tmp_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [C_DOUT_WIDTH-1:0]      tmp_dout;$/;"	r
tmp_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [C_DOUT_WIDTH-1:0] tmp_dout;$/;"	r
tmp_ecc_err	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [1:0]                   tmp_ecc_err;$/;"	r
tmp_ecc_err	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [1:0]              tmp_ecc_err;$/;"	r
tmp_rd_listsize	ip_core\FIFO_GENERATOR_V7_2.v	/^   integer                           tmp_rd_listsize;$/;"	r
tmp_rd_ptr	ip_core\FIFO_GENERATOR_V7_2.v	/^    reg [31:0]                  tmp_rd_ptr;$/;"	r
tmp_wr_listsize	ip_core\FIFO_GENERATOR_V7_2.v	/^   integer                           tmp_wr_listsize;$/;"	r
underflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire                           underflow_i;$/;"	n
underflow_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire underflow_i;$/;"	n
valid_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                            valid_d1           = 0;$/;"	r
valid_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg         valid_d1     = 0;$/;"	r
valid_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire                           valid_i;$/;"	n
valid_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire valid_i;$/;"	n
valid_out	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire                           valid_out;$/;"	n
valid_out	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire valid_out;  $/;"	n
wach_almost_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wach_almost_empty ;$/;"	n
wach_almost_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wach_almost_full  ;$/;"	n
wach_din	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire  [C_DIN_WIDTH_WACH-1:0]  wach_din          ;$/;"	n
wach_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire  [C_DIN_WIDTH_WACH-1:0]  wach_dout         ;$/;"	n
wach_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wach_empty        ;$/;"	n
wach_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wach_full         ;$/;"	n
wach_prog_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wach_prog_empty   ;$/;"	n
wach_prog_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wach_prog_full    ;$/;"	n
wdc_fwft_ext_as	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_WR_PNTR_WIDTH:0] wdc_fwft_ext_as = 0;$/;"	r
wdch_almost_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wdch_almost_empty ;$/;"	n
wdch_almost_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wdch_almost_full  ;$/;"	n
wdch_din	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire  [C_DIN_WIDTH_WDCH-1:0]  wdch_din          ;$/;"	n
wdch_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire  [C_DIN_WIDTH_WDCH-1:0]  wdch_dout         ;$/;"	n
wdch_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wdch_empty        ;$/;"	n
wdch_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wdch_full         ;$/;"	n
wdch_prog_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wdch_prog_empty   ;$/;"	n
wdch_prog_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wdch_prog_full    ;$/;"	n
wr_data_count_i	ip_core\FIFO_GENERATOR_V7_2.v	/^      reg  [C_PNTR_WIDTH:0]    wr_data_count_i  = 0;$/;"	r
wr_data_count_int	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_WR_PNTR_WIDTH:0] wr_data_count_int = 0;$/;"	r
wr_pntr	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_WR_PNTR_WIDTH-1:0]  wr_pntr = 0; \/\/ UP counter: Rolls back to 0 when reaches to max value.$/;"	r
wr_pntr_rd	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_WR_PNTR_WIDTH-1:0]  wr_pntr_rd     = 0;$/;"	r
wr_pntr_rd1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_WR_PNTR_WIDTH-1:0]  wr_pntr_rd1    = 0;$/;"	r
wr_pntr_rd2	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_WR_PNTR_WIDTH-1:0]  wr_pntr_rd2    = 0;$/;"	r
wr_pntr_rd3	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [C_WR_PNTR_WIDTH-1:0]  wr_pntr_rd3    = 0;$/;"	r
wr_ptr	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg  [31:0]                 wr_ptr;$/;"	r
wr_ptr	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]                     wr_ptr;$/;"	r
wr_ptr_rdclk	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]  wr_ptr_rdclk;$/;"	r
wr_ptr_rdclk_next	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg [31:0]  wr_ptr_rdclk_next;$/;"	r
wr_rst_asreg	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                wr_rst_asreg    = 0;$/;"	r
wr_rst_asreg_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                wr_rst_asreg_d1 = 0;$/;"	r
wr_rst_asreg_d2	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                wr_rst_asreg_d2 = 0;$/;"	r
wr_rst_comb	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               wr_rst_comb;$/;"	n
wr_rst_d1	ip_core\FIFO_GENERATOR_V7_2.v	/^   reg                         wr_rst_d1      =0;$/;"	r
wr_rst_i	ip_core\FIFO_GENERATOR_V7_2.v	/^   wire                        wr_rst_i = WR_RST;   $/;"	n
wr_rst_i	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                               wr_rst_i;$/;"	n
wr_rst_reg	ip_core\FIFO_GENERATOR_V7_2.v	/^  reg                                wr_rst_reg      = 0;$/;"	r
wrch_almost_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wrch_almost_empty ;$/;"	n
wrch_almost_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wrch_almost_full  ;$/;"	n
wrch_din	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire  [C_DIN_WIDTH_WRCH-1:0]  wrch_din          ;$/;"	n
wrch_dout	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire  [C_DIN_WIDTH_WRCH-1:0]  wrch_dout         ;$/;"	n
wrch_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wrch_empty        ;$/;"	n
wrch_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wrch_full         ;$/;"	n
wrch_prog_empty	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wrch_prog_empty   ;$/;"	n
wrch_prog_full	ip_core\FIFO_GENERATOR_V7_2.v	/^  wire                          wrch_prog_full    ;$/;"	n
write_fifo	ip_core\FIFO_GENERATOR_V7_2.v	/^  task write_fifo;$/;"	t
addra_all_1	jpeg2000_top.v	/^output [17:0] addra_all_1;$/;"	p
addra_all_1	jpeg2000_top.v	/^wire [17:0] addra_all_1;$/;"	n
clk_dwt	jpeg2000_top.v	/^input clk_dwt;$/;"	p
compression_ratio	jpeg2000_top.v	/^input [2:0]compression_ratio;$/;"	p
data_from_mq	jpeg2000_top.v	/^wire [15:0]data_from_mq;				$/;"	n
douta_all_1	jpeg2000_top.v	/^input [31:0]douta_all_1;$/;"	p
flush_over	jpeg2000_top.v	/^wire flush_over;$/;"	n
jpeg2000_top	jpeg2000_top.v	/^module jpeg2000_top(	\/\/Inputs$/;"	m
one_codeblock_over	jpeg2000_top.v	/^wire one_codeblock_over;$/;"	n
output_address	jpeg2000_top.v	/^output [31:0]output_address;$/;"	p
output_address	jpeg2000_top.v	/^wire [31:0]output_address;$/;"	n
output_to_fpga_32	jpeg2000_top.v	/^output [31:0]output_to_fpga_32;$/;"	p
output_to_fpga_32	jpeg2000_top.v	/^wire [31:0]output_to_fpga_32;$/;"	n
pass_error_cp	jpeg2000_top.v	/^wire [30:0]pass_error_cp;$/;"	n
pass_error_mp	jpeg2000_top.v	/^wire [30:0]pass_error_mp;$/;"	n
pass_error_sp	jpeg2000_top.v	/^wire [30:0]pass_error_sp;$/;"	n
pass_plane	jpeg2000_top.v	/^wire [1:0]pass_plane;									$/;"	n
rst	jpeg2000_top.v	/^input rst;$/;"	p
rst_syn	jpeg2000_top.v	/^wire rst_syn;$/;"	n
start_cpu	jpeg2000_top.v	/^input start_cpu;$/;"	p
test_tier1	jpeg2000_top.v	/^output test_tier1;$/;"	p
test_tier1	jpeg2000_top.v	/^wire test_tier1;$/;"	n
word_last_flag_plane_cp	jpeg2000_top.v	/^wire word_last_flag_plane_cp;					$/;"	n
word_last_flag_plane_mp	jpeg2000_top.v	/^wire word_last_flag_plane_mp;					$/;"	n
word_last_flag_plane_sp	jpeg2000_top.v	/^wire word_last_flag_plane_sp;				$/;"	n
write_en	jpeg2000_top.v	/^output [3:0]write_en;$/;"	p
write_en	jpeg2000_top.v	/^wire [3:0]write_en;$/;"	n
zero_plane_number	jpeg2000_top.v	/^wire [3:0]zero_plane_number;$/;"	n
bit_nmsedec_cp	pass_error\gf_pass_error_cal.v	/^input[25:0] bit_nmsedec_cp;$/;"	p
bit_nmsedec_cp_cal	pass_error\gf_pass_error_cal.v	/^reg[25:0] bit_nmsedec_cp_cal;$/;"	r
bit_nmsedec_mrp	pass_error\gf_pass_error_cal.v	/^input[25:0] bit_nmsedec_mrp;$/;"	p
bit_nmsedec_mrp_cal	pass_error\gf_pass_error_cal.v	/^reg[25:0] bit_nmsedec_mrp_cal;$/;"	r
bit_nmsedec_sp	pass_error\gf_pass_error_cal.v	/^input[25:0] bit_nmsedec_sp;$/;"	p
bit_nmsedec_sp_cal	pass_error\gf_pass_error_cal.v	/^reg[25:0] bit_nmsedec_sp_cal;$/;"	r
cal_out_vld	pass_error\gf_pass_error_cal.v	/^input cal_out_vld;$/;"	p
clk_pass_cal	pass_error\gf_pass_error_cal.v	/^input clk_pass_cal;$/;"	p
clk_pass_cal_reg	pass_error\gf_pass_error_cal.v	/^reg clk_pass_cal_reg;$/;"	r
clk_pass_pre	pass_error\gf_pass_error_cal.v	/^input clk_pass_pre;$/;"	p
count_bp_delay_b_cal	pass_error\gf_pass_error_cal.v	/^reg[3:0]count_bp_delay_b_cal; $/;"	r
count_bp_delay_b_cal_n	pass_error\gf_pass_error_cal.v	/^reg[3:0]count_bp_delay_b_cal_n; $/;"	r
count_bp_delay_b_reg	pass_error\gf_pass_error_cal.v	/^input[3:0]count_bp_delay_b_reg;$/;"	p
mul_factor_error_cal	pass_error\gf_pass_error_cal.v	/^reg[4:0]mul_factor_error_cal;$/;"	r
mul_factor_error_reg	pass_error\gf_pass_error_cal.v	/^input[3:0]mul_factor_error_reg;$/;"	p
mul_out_cp	pass_error\gf_pass_error_cal.v	/^wire[30:0] mul_out_cp;$/;"	n
mul_out_cp_reg	pass_error\gf_pass_error_cal.v	/^reg[30:0] mul_out_cp_reg;$/;"	r
mul_out_mrp	pass_error\gf_pass_error_cal.v	/^wire[30:0] mul_out_mrp;$/;"	n
mul_out_mrp_reg	pass_error\gf_pass_error_cal.v	/^reg[30:0] mul_out_mrp_reg;$/;"	r
mul_out_sp	pass_error\gf_pass_error_cal.v	/^wire[30:0] mul_out_sp;$/;"	n
mul_out_sp_reg	pass_error\gf_pass_error_cal.v	/^reg[30:0] mul_out_sp_reg;$/;"	r
pass_error_cal	pass_error\gf_pass_error_cal.v	/^module pass_error_cal (\/\/output$/;"	m
pass_error_cp	pass_error\gf_pass_error_cal.v	/^output[30:0] pass_error_cp;$/;"	p
pass_error_cp	pass_error\gf_pass_error_cal.v	/^reg[30:0] pass_error_cp;$/;"	r
pass_error_cp_n	pass_error\gf_pass_error_cal.v	/^reg[30:0] pass_error_cp_n;$/;"	r
pass_error_mrp	pass_error\gf_pass_error_cal.v	/^output[30:0] pass_error_mrp;$/;"	p
pass_error_mrp	pass_error\gf_pass_error_cal.v	/^reg[30:0] pass_error_mrp;$/;"	r
pass_error_mrp_n	pass_error\gf_pass_error_cal.v	/^reg[30:0] pass_error_mrp_n;$/;"	r
pass_error_sp	pass_error\gf_pass_error_cal.v	/^output[30:0] pass_error_sp;$/;"	p
pass_error_sp	pass_error\gf_pass_error_cal.v	/^reg[30:0] pass_error_sp;$/;"	r
pass_error_sp_n	pass_error\gf_pass_error_cal.v	/^reg[30:0] pass_error_sp_n;$/;"	r
pos_error_bpc	pass_error\gf_pass_error_cal.v	/^wire pos_error_bpc=((clk_pass_cal_reg==1'b0)&&(clk_pass_cal==1'b1))?1'b1:1'b0;$/;"	n
rst	pass_error\gf_pass_error_cal.v	/^input rst;$/;"	p
rst_syn	pass_error\gf_pass_error_cal.v	/^input rst_syn;$/;"	p
bit1_add_vld	pass_error\gf_pass_error_pre.v	/^input bit1_add_vld;$/;"	p
bit1_add_vld_reg	pass_error\gf_pass_error_pre.v	/^reg bit1_add_vld_reg;$/;"	r
bit1_nmsedec	pass_error\gf_pass_error_pre.v	/^input[16:0] bit1_nmsedec; $/;"	p
bit1_nmsedec_reg	pass_error\gf_pass_error_pre.v	/^reg[16:0] bit1_nmsedec_reg;$/;"	r
bit2_add_vld	pass_error\gf_pass_error_pre.v	/^input bit2_add_vld;$/;"	p
bit2_add_vld_reg	pass_error\gf_pass_error_pre.v	/^reg bit2_add_vld_reg;$/;"	r
bit2_nmsedec	pass_error\gf_pass_error_pre.v	/^input[16:0] bit2_nmsedec;$/;"	p
bit2_nmsedec_reg	pass_error\gf_pass_error_pre.v	/^reg[16:0] bit2_nmsedec_reg;$/;"	r
bit3_add_vld	pass_error\gf_pass_error_pre.v	/^input bit3_add_vld;$/;"	p
bit3_add_vld_reg	pass_error\gf_pass_error_pre.v	/^reg bit3_add_vld_reg;$/;"	r
bit3_nmsedec	pass_error\gf_pass_error_pre.v	/^input[16:0] bit3_nmsedec;$/;"	p
bit3_nmsedec_reg	pass_error\gf_pass_error_pre.v	/^reg[16:0] bit3_nmsedec_reg;$/;"	r
bit4_add_vld	pass_error\gf_pass_error_pre.v	/^input bit4_add_vld;$/;"	p
bit4_add_vld_reg	pass_error\gf_pass_error_pre.v	/^reg bit4_add_vld_reg;$/;"	r
bit4_nmsedec	pass_error\gf_pass_error_pre.v	/^input[16:0] bit4_nmsedec;$/;"	p
bit4_nmsedec_reg	pass_error\gf_pass_error_pre.v	/^reg[16:0] bit4_nmsedec_reg;$/;"	r
bit_nmsedec_cp	pass_error\gf_pass_error_pre.v	/^output[25:0] bit_nmsedec_cp;$/;"	p
bit_nmsedec_cp	pass_error\gf_pass_error_pre.v	/^reg[25:0] bit_nmsedec_cp;$/;"	r
bit_nmsedec_cp_n	pass_error\gf_pass_error_pre.v	/^reg[25:0] bit_nmsedec_cp_n;$/;"	r
bit_nmsedec_mrp	pass_error\gf_pass_error_pre.v	/^output[25:0] bit_nmsedec_mrp;$/;"	p
bit_nmsedec_mrp	pass_error\gf_pass_error_pre.v	/^reg[25:0] bit_nmsedec_mrp;$/;"	r
bit_nmsedec_mrp_n	pass_error\gf_pass_error_pre.v	/^reg[25:0] bit_nmsedec_mrp_n;$/;"	r
bit_nmsedec_sp	pass_error\gf_pass_error_pre.v	/^output[25:0] bit_nmsedec_sp;$/;"	p
bit_nmsedec_sp	pass_error\gf_pass_error_pre.v	/^reg[25:0] bit_nmsedec_sp;$/;"	r
bit_nmsedec_sp_n	pass_error\gf_pass_error_pre.v	/^reg[25:0] bit_nmsedec_sp_n;$/;"	r
cal_out_vld	pass_error\gf_pass_error_pre.v	/^output cal_out_vld;$/;"	p
cal_out_vld	pass_error\gf_pass_error_pre.v	/^wire cal_out_vld;$/;"	n
cal_out_vld_1	pass_error\gf_pass_error_pre.v	/^wire cal_out_vld_1;$/;"	n
cal_out_vld_2	pass_error\gf_pass_error_pre.v	/^reg cal_out_vld_2;$/;"	r
cal_out_vld_3	pass_error\gf_pass_error_pre.v	/^reg cal_out_vld_3;$/;"	r
cal_out_vld_4	pass_error\gf_pass_error_pre.v	/^reg cal_out_vld_4;$/;"	r
cal_out_vld_5	pass_error\gf_pass_error_pre.v	/^reg cal_out_vld_5;$/;"	r
clear0	pass_error\gf_pass_error_pre.v	/^input clear0;$/;"	p
clk_pass_pre	pass_error\gf_pass_error_pre.v	/^input clk_pass_pre;$/;"	p
count_bp	pass_error\gf_pass_error_pre.v	/^input [3:0]count_bp;$/;"	p
count_bp_delay_b_reg	pass_error\gf_pass_error_pre.v	/^output[3:0]count_bp_delay_b_reg;$/;"	p
count_bp_delay_b_reg	pass_error\gf_pass_error_pre.v	/^reg[3:0] count_bp_delay_b_reg;$/;"	r
count_data	pass_error\gf_pass_error_pre.v	/^reg[1:0] count_data;$/;"	r
error_cal	pass_error\gf_pass_error_pre.v	/^wire error_cal;$/;"	n
error_cal_delay	pass_error\gf_pass_error_pre.v	/^reg error_cal_delay;$/;"	r
factor_get	pass_error\gf_pass_error_pre.v	/^wire factor_get;$/;"	n
fsm_for_last	pass_error\gf_pass_error_pre.v	/^reg fsm_for_last;$/;"	r
fsm_for_last_n	pass_error\gf_pass_error_pre.v	/^reg fsm_for_last_n;$/;"	r
fsm_pass_error	pass_error\gf_pass_error_pre.v	/^reg[1:0] fsm_pass_error;$/;"	r
fsm_pass_error_delay	pass_error\gf_pass_error_pre.v	/^reg[1:0] fsm_pass_error_delay;$/;"	r
fsm_pass_error_n	pass_error\gf_pass_error_pre.v	/^reg[1:0] fsm_pass_error_n;$/;"	r
last_count	pass_error\gf_pass_error_pre.v	/^reg[2:0] last_count;$/;"	r
last_count_vld	pass_error\gf_pass_error_pre.v	/^wire last_count_vld;$/;"	n
last_renew_vld	pass_error\gf_pass_error_pre.v	/^wire last_renew_vld;$/;"	n
mul_factor_error	pass_error\gf_pass_error_pre.v	/^input[3:0] mul_factor_error;$/;"	p
mul_factor_error_reg	pass_error\gf_pass_error_pre.v	/^output[3:0]mul_factor_error_reg;$/;"	p
mul_factor_error_reg	pass_error\gf_pass_error_pre.v	/^reg[3:0] mul_factor_error_reg;$/;"	r
pass_error_cal	pass_error\gf_pass_error_pre.v	/^parameter pass_error_cal= 2'b01;$/;"	c
pass_error_idle	pass_error\gf_pass_error_pre.v	/^parameter pass_error_idle= 2'b00;$/;"	c
pass_error_pre	pass_error\gf_pass_error_pre.v	/^module pass_error_pre (\/\/output$/;"	m
pass_error_start	pass_error\gf_pass_error_pre.v	/^input pass_error_start;$/;"	p
pass_error_start_delay_1	pass_error\gf_pass_error_pre.v	/^reg pass_error_start_delay_1;$/;"	r
pass_error_start_delay_2	pass_error\gf_pass_error_pre.v	/^reg pass_error_start_delay_2;$/;"	r
pass_error_start_delay_3	pass_error\gf_pass_error_pre.v	/^reg pass_error_start_delay_3;$/;"	r
pass_error_start_delay_4	pass_error\gf_pass_error_pre.v	/^reg pass_error_start_delay_4;$/;"	r
pass_error_wait	pass_error\gf_pass_error_pre.v	/^parameter pass_error_wait= 2'b10;$/;"	c
pass_judge_1_delay	pass_error\gf_pass_error_pre.v	/^input[2:0] pass_judge_1_delay;$/;"	p
pass_judge_1_reg	pass_error\gf_pass_error_pre.v	/^reg[2:0] pass_judge_1_reg; $/;"	r
pass_judge_2_delay	pass_error\gf_pass_error_pre.v	/^input[2:0] pass_judge_2_delay;$/;"	p
pass_judge_2_reg	pass_error\gf_pass_error_pre.v	/^reg[2:0] pass_judge_2_reg;$/;"	r
pass_judge_3_delay	pass_error\gf_pass_error_pre.v	/^input[2:0] pass_judge_3_delay;$/;"	p
pass_judge_3_reg	pass_error\gf_pass_error_pre.v	/^reg[2:0] pass_judge_3_reg;$/;"	r
pass_judge_4_delay	pass_error\gf_pass_error_pre.v	/^input[2:0] pass_judge_4_delay;$/;"	p
pass_judge_4_reg	pass_error\gf_pass_error_pre.v	/^reg[2:0] pass_judge_4_reg;$/;"	r
return_zero_1	pass_error\gf_pass_error_pre.v	/^wire return_zero_1;$/;"	n
return_zero_2	pass_error\gf_pass_error_pre.v	/^reg return_zero_2;$/;"	r
return_zero_3	pass_error\gf_pass_error_pre.v	/^reg return_zero_3;$/;"	r
return_zero_4	pass_error\gf_pass_error_pre.v	/^reg return_zero_4;$/;"	r
return_zero_5	pass_error\gf_pass_error_pre.v	/^reg return_zero_5;$/;"	r
return_zero_x	pass_error\gf_pass_error_pre.v	/^wire return_zero_x;$/;"	n
rst	pass_error\gf_pass_error_pre.v	/^input rst;$/;"	p
rst_syn	pass_error\gf_pass_error_pre.v	/^input rst_syn;$/;"	p
stall_vld	pass_error\gf_pass_error_pre.v	/^input stall_vld;$/;"	p
stop_d	pass_error\gf_pass_error_pre.v	/^input stop_d;$/;"	p
stop_d_delay_1	pass_error\gf_pass_error_pre.v	/^reg stop_d_delay_1;$/;"	r
stop_d_delay_2	pass_error\gf_pass_error_pre.v	/^reg stop_d_delay_2;$/;"	r
stop_d_delay_3	pass_error\gf_pass_error_pre.v	/^reg stop_d_delay_3;$/;"	r
bit1_add_vld	pass_error\gf_pass_error_unit.v	/^input bit1_add_vld;$/;"	p
bit1_nmsedec	pass_error\gf_pass_error_unit.v	/^input[16:0] bit1_nmsedec; $/;"	p
bit2_add_vld	pass_error\gf_pass_error_unit.v	/^input bit2_add_vld;$/;"	p
bit2_nmsedec	pass_error\gf_pass_error_unit.v	/^input[16:0] bit2_nmsedec;$/;"	p
bit3_add_vld	pass_error\gf_pass_error_unit.v	/^input bit3_add_vld;$/;"	p
bit3_nmsedec	pass_error\gf_pass_error_unit.v	/^input[16:0] bit3_nmsedec;$/;"	p
bit4_add_vld	pass_error\gf_pass_error_unit.v	/^input bit4_add_vld;$/;"	p
bit4_nmsedec	pass_error\gf_pass_error_unit.v	/^input[16:0] bit4_nmsedec;$/;"	p
bit_nmsedec_cp	pass_error\gf_pass_error_unit.v	/^wire[25:0] bit_nmsedec_cp;$/;"	n
bit_nmsedec_mrp	pass_error\gf_pass_error_unit.v	/^wire[25:0] bit_nmsedec_mrp;$/;"	n
bit_nmsedec_sp	pass_error\gf_pass_error_unit.v	/^wire[25:0] bit_nmsedec_sp;$/;"	n
cal_out_vld	pass_error\gf_pass_error_unit.v	/^wire cal_out_vld;$/;"	n
clear0	pass_error\gf_pass_error_unit.v	/^input clear0;$/;"	p
clk_pass_cal	pass_error\gf_pass_error_unit.v	/^input clk_pass_cal;$/;"	p
clk_pass_pre	pass_error\gf_pass_error_unit.v	/^input clk_pass_pre;$/;"	p
count_bp	pass_error\gf_pass_error_unit.v	/^input [3:0] count_bp;$/;"	p
count_bp_delay_b_reg	pass_error\gf_pass_error_unit.v	/^wire[3:0]count_bp_delay_b_reg;$/;"	n
mul_factor_error	pass_error\gf_pass_error_unit.v	/^input[3:0] mul_factor_error;$/;"	p
mul_factor_error_reg	pass_error\gf_pass_error_unit.v	/^wire[3:0]mul_factor_error_reg;$/;"	n
pass_error_cp	pass_error\gf_pass_error_unit.v	/^output[30:0] pass_error_cp;$/;"	p
pass_error_cp	pass_error\gf_pass_error_unit.v	/^wire[30:0] pass_error_cp;$/;"	n
pass_error_mrp	pass_error\gf_pass_error_unit.v	/^output[30:0] pass_error_mrp;$/;"	p
pass_error_mrp	pass_error\gf_pass_error_unit.v	/^wire[30:0] pass_error_mrp;$/;"	n
pass_error_sp	pass_error\gf_pass_error_unit.v	/^output[30:0] pass_error_sp;$/;"	p
pass_error_sp	pass_error\gf_pass_error_unit.v	/^wire[30:0] pass_error_sp;$/;"	n
pass_error_start	pass_error\gf_pass_error_unit.v	/^input pass_error_start;$/;"	p
pass_error_unit	pass_error\gf_pass_error_unit.v	/^module pass_error_unit (\/\/output$/;"	m
pass_judge_1_delay	pass_error\gf_pass_error_unit.v	/^input[2:0] pass_judge_1_delay;$/;"	p
pass_judge_2_delay	pass_error\gf_pass_error_unit.v	/^input[2:0] pass_judge_2_delay;$/;"	p
pass_judge_3_delay	pass_error\gf_pass_error_unit.v	/^input[2:0] pass_judge_3_delay;$/;"	p
pass_judge_4_delay	pass_error\gf_pass_error_unit.v	/^input[2:0] pass_judge_4_delay;$/;"	p
rst	pass_error\gf_pass_error_unit.v	/^input rst;$/;"	p
rst_syn	pass_error\gf_pass_error_unit.v	/^input rst_syn;$/;"	p
stall_vld	pass_error\gf_pass_error_unit.v	/^input stall_vld;$/;"	p
stop_d	pass_error\gf_pass_error_unit.v	/^input stop_d;$/;"	p
cal_vld	quant\quant_new.v	/^wire cal_vld;$/;"	n
cal_vld_reg	quant\quant_new.v	/^reg cal_vld_reg;$/;"	r
ce0_ctrl	quant\quant_new.v	/^input ce0_ctrl;$/;"	p
clk_qk	quant\quant_new.v	/^input clk_qk;$/;"	p
dwt_work	quant\quant_new.v	/^input dwt_work;$/;"	p
indic_mux_h	quant\quant_new.v	/^reg[3:0] indic_mux_h;$/;"	r
indic_mux_l	quant\quant_new.v	/^reg[3:0] indic_mux_l;$/;"	r
level	quant\quant_new.v	/^input [2:0] level;$/;"	p
mul_out_h_reg	quant\quant_new.v	/^reg[35:0] mul_out_h_reg;$/;"	r
mul_out_l_reg_unvld	quant\quant_new.v	/^reg[15:0] mul_out_l_reg_unvld;$/;"	r
mul_out_l_reg_vld	quant\quant_new.v	/^reg[35:0] mul_out_l_reg_vld;$/;"	r
mux_in1	quant\quant_new.v	/^          mux_in1=20'b01000011111110111100,     \/\/278460   LL5$/;"	c
mux_in10	quant\quant_new.v	/^          mux_in10=20'b00010000101001000101,    \/\/68165    HH3$/;"	c
mux_in11	quant\quant_new.v	/^          mux_in11=20'b00000111111111010000,    \/\/32720    LH2$/;"	c
mux_in12	quant\quant_new.v	/^          mux_in12=20'b00000111111111010000,    \/\/32720    HL2$/;"	c
mux_in13	quant\quant_new.v	/^          mux_in13=20'b00000111101111010011,    \/\/31699    HH2$/;"	c
mux_in14	quant\quant_new.v	/^          mux_in14=20'b00000100000010111000,    \/\/16568    LH1$/;"	c
mux_in15	quant\quant_new.v	/^          mux_in15=20'b00000100000010111000,    \/\/16568    HL1$/;"	c
mux_in16	quant\quant_new.v	/^          mux_in16=20'b00000100001010010111;    \/\/17047    HH1$/;"	c
mux_in2	quant\quant_new.v	/^          mux_in2=20'b01000100101100100010,     \/\/281378   LH5$/;"	c
mux_in3	quant\quant_new.v	/^          mux_in3=20'b01000100101100100010,     \/\/281378   HL5$/;"	c
mux_in4	quant\quant_new.v	/^          mux_in4=20'b01000101100100100011,     \/\/284963   HH5$/;"	c
mux_in5	quant\quant_new.v	/^          mux_in5=20'b00100010001010110011,     \/\/139955   LH4$/;"	c
mux_in6	quant\quant_new.v	/^          mux_in6=20'b00100010001010110011,     \/\/139955   HL4$/;"	c
mux_in7	quant\quant_new.v	/^          mux_in7=20'b00100010011010111001,     \/\/140985   HH4$/;"	c
mux_in8	quant\quant_new.v	/^          mux_in8=20'b00010000101111000100,     \/\/68548    LH3$/;"	c
mux_in9	quant\quant_new.v	/^          mux_in9=20'b00010000101111000100,     \/\/68548    HL3$/;"	c
mux_out_h	quant\quant_new.v	/^reg[19:0] mux_out_h;$/;"	r
mux_out_l	quant\quant_new.v	/^reg[19:0] mux_out_l;$/;"	r
quant_circuit	quant\quant_new.v	/^module quant_circuit ( \/\/output$/;"	m
quant_out_h	quant\quant_new.v	/^output[16:0] quant_out_h;$/;"	p
quant_out_h	quant\quant_new.v	/^reg[16:0] quant_out_h;$/;"	r
quant_out_l	quant\quant_new.v	/^output[16:0] quant_out_l;$/;"	p
quant_out_l	quant\quant_new.v	/^reg[16:0] quant_out_l;$/;"	r
quant_out_vld	quant\quant_new.v	/^output quant_out_vld;$/;"	p
quant_out_vld	quant\quant_new.v	/^reg quant_out_vld;$/;"	r
row_hdata	quant\quant_new.v	/^input [15:0] row_hdata;$/;"	p
row_ldata	quant\quant_new.v	/^input [15:0] row_ldata;$/;"	p
row_out_vld	quant\quant_new.v	/^input row_out_vld;$/;"	p
row_out_vld_reg	quant\quant_new.v	/^reg row_out_vld_reg;$/;"	r
rst	quant\quant_new.v	/^input rst;$/;"	p
rst_syn	quant\quant_new.v	/^input rst_syn;$/;"	p
signed	quant\quant_new.v	/^wire signed [35:0] mul_out_h;$/;"	n
signed	quant\quant_new.v	/^wire signed [35:0] mul_out_l;$/;"	n
IDLE	read_sram.v	/^parameter IDLE=0,$/;"	c
READING	read_sram.v	/^READING=2,$/;"	c
READ_BEGIN	read_sram.v	/^READ_BEGIN=1,$/;"	c
READ_OVER	read_sram.v	/^READ_OVER=3;$/;"	c
address_to_cpu	read_sram.v	/^output address_to_cpu;$/;"	p
clk	read_sram.v	/^input clk;$/;"	p
data_from_sram	read_sram.v	/^input data_from_sram;$/;"	p
data_to_cpu	read_sram.v	/^output data_to_cpu;$/;"	p
nextstate	read_sram.v	/^reg [2:0]nextstate;$/;"	r
read_sram	read_sram.v	/^module read_sram(\/*autoport*\/);$/;"	m
rst	read_sram.v	/^input rst;$/;"	p
start_jpeg	read_sram.v	/^input start_jpeg;$/;"	p
state	read_sram.v	/^reg [2:0]state;$/;"	r
addra_all_1	system_top.v	/^	wire [17:0] addra_all_1;$/;"	n
address_from_dwt	system_top.v	/^  wire [17:0]address_from_dwt;$/;"	n
address_to_sram	system_top.v	/^    output [17:0]address_to_sram;$/;"	p
address_to_sram	system_top.v	/^  wire [17:0]address_to_sram;$/;"	n
address_to_sram_reg	system_top.v	/^reg [17:0]address_to_sram_reg;\/\/for test$/;"	r
adv	system_top.v	/^    output adv;$/;"	p
adv	system_top.v	/^  wire adv;$/;"	n
byte_en	system_top.v	/^    output [3:0]byte_en;$/;"	p
byte_en	system_top.v	/^  wire [3:0]byte_en;$/;"	n
cam_data	system_top.v	/^    input [7:0]cam_data;$/;"	p
cam_data	system_top.v	/^  wire [7:0]cam_data;$/;"	n
cam_href	system_top.v	/^    input cam_href;$/;"	p
cam_href	system_top.v	/^  wire cam_href;$/;"	n
cam_pclk	system_top.v	/^    input cam_pclk;$/;"	p
cam_pclk	system_top.v	/^  wire cam_pclk;$/;"	n
cam_vsyn	system_top.v	/^    input cam_vsyn;$/;"	p
cam_vsyn	system_top.v	/^  wire cam_vsyn;$/;"	n
chip_en	system_top.v	/^    output chip_en;$/;"	p
chip_en	system_top.v	/^  wire chip_en;$/;"	n
clk_100	system_top.v	/^	wire clk_100;$/;"	n
clk_200	system_top.v	/^  wire clk_200;$/;"	n
clk_25	system_top.v	/^  wire clk_25;$/;"	n
clk_camera	system_top.v	/^    output clk_camera;$/;"	p
clk_camera	system_top.v	/^  wire clk_camera;$/;"	n
clk_dwt	system_top.v	/^	wire clk_dwt;$/;"	n
clk_fpga	system_top.v	/^	input				clk_fpga;$/;"	p
clk_sram	system_top.v	/^    output clk_sram;$/;"	p
clk_sram	system_top.v	/^  wire clk_sram;$/;"	n
compression_ratio	system_top.v	/^	input [2:0]compression_ratio;$/;"	p
compression_ratio	system_top.v	/^	wire [2:0]  compression_ratio;$/;"	n
configure_over	system_top.v	/^  wire configure_over;$/;"	n
data_sram	system_top.v	/^    inout [31:0]data_sram;$/;"	p
data_sram	system_top.v	/^  wire [31:0]data_sram;$/;"	n
data_to_jpeg	system_top.v	/^wire [31:0]data_to_jpeg;$/;"	n
douta_all_1	system_top.v	/^	wire [31:0] douta_all_1;$/;"	n
fpga_0_RS232_ctsN_pin	system_top.v	/^	wire fpga_0_RS232_ctsN_pin; $/;"	n
fpga_0_RS232_rtsN_pin	system_top.v	/^  wire fpga_0_RS232_rtsN_pin;$/;"	n
fpga_0_RS232_sin_pin	system_top.v	/^	input fpga_0_RS232_sin_pin;$/;"	p
fpga_0_RS232_sout_pin	system_top.v	/^	output fpga_0_RS232_sout_pin;$/;"	p
fpga_0_RS232_sout_pin	system_top.v	/^	wire        fpga_0_RS232_sout_pin;$/;"	n
fpga_0_SysACE_CompactFlash_CLK_OE_N_pin	system_top.v	/^	output fpga_0_SysACE_CompactFlash_CLK_OE_N_pin;$/;"	p
fpga_0_SysACE_CompactFlash_CLK_OE_N_pin	system_top.v	/^	wire        fpga_0_SysACE_CompactFlash_CLK_OE_N_pin;$/;"	n
fpga_0_SysACE_CompactFlash_SysACE_CEN_pin	system_top.v	/^	output fpga_0_SysACE_CompactFlash_SysACE_CEN_pin;$/;"	p
fpga_0_SysACE_CompactFlash_SysACE_CEN_pin	system_top.v	/^	wire        fpga_0_SysACE_CompactFlash_SysACE_CEN_pin;$/;"	n
fpga_0_SysACE_CompactFlash_SysACE_CLK_pin	system_top.v	/^	input fpga_0_SysACE_CompactFlash_SysACE_CLK_pin;$/;"	p
fpga_0_SysACE_CompactFlash_SysACE_MPA_pin	system_top.v	/^	output [6:0]fpga_0_SysACE_CompactFlash_SysACE_MPA_pin;$/;"	p
fpga_0_SysACE_CompactFlash_SysACE_MPA_pin	system_top.v	/^	wire [6:0]  fpga_0_SysACE_CompactFlash_SysACE_MPA_pin;$/;"	n
fpga_0_SysACE_CompactFlash_SysACE_MPD_pin	system_top.v	/^	inout [15:0] fpga_0_SysACE_CompactFlash_SysACE_MPD_pin;$/;"	p
fpga_0_SysACE_CompactFlash_SysACE_MPD_pin	system_top.v	/^  wire fpga_0_SysACE_CompactFlash_SysACE_MPD_pin;$/;"	n
fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin	system_top.v	/^	input fpga_0_SysACE_CompactFlash_SysACE_MPIRQ_pin;$/;"	p
fpga_0_SysACE_CompactFlash_SysACE_OEN_pin	system_top.v	/^	output fpga_0_SysACE_CompactFlash_SysACE_OEN_pin;$/;"	p
fpga_0_SysACE_CompactFlash_SysACE_OEN_pin	system_top.v	/^	wire        fpga_0_SysACE_CompactFlash_SysACE_OEN_pin;$/;"	n
fpga_0_SysACE_CompactFlash_SysACE_WEN_pin	system_top.v	/^	output fpga_0_SysACE_CompactFlash_SysACE_WEN_pin;$/;"	p
fpga_0_SysACE_CompactFlash_SysACE_WEN_pin	system_top.v	/^	wire        fpga_0_SysACE_CompactFlash_SysACE_WEN_pin;$/;"	n
fpga_push_button	system_top.v	/^	inout fpga_push_button;$/;"	p
fpga_push_button	system_top.v	/^  wire fpga_push_button;$/;"	n
jpeg_start	system_top.v	/^  wire jpeg_start;$/;"	n
my_bram_1_BRAM_Dout_B_pin	system_top.v	/^  wire my_bram_1_BRAM_Dout_B_pin;$/;"	n
my_bram_2_BRAM_Din_B_pin	system_top.v	/^  wire [0:31]my_bram_2_BRAM_Din_B_pin;$/;"	n
output_address	system_top.v	/^	wire [31:0] output_address;$/;"	n
output_en	system_top.v	/^    output output_en;$/;"	p
output_en	system_top.v	/^  wire output_en;$/;"	n
output_test_camera	system_top.v	/^    output output_test_camera;$/;"	p
output_test_camera	system_top.v	/^  wire output_test_camera;$/;"	n
output_test_sram	system_top.v	/^    output output_test_sram;$/;"	p
output_test_sram	system_top.v	/^  wire output_test_sram;$/;"	n
output_to_fpga_32	system_top.v	/^	wire [31:0] output_to_fpga_32;$/;"	n
rst	system_top.v	/^	input rst;$/;"	p
rst_n	system_top.v	/^  output rst_n;$/;"	p
rst_n	system_top.v	/^  wire rst_n;$/;"	n
scl	system_top.v	/^    output scl;$/;"	p
scl	system_top.v	/^  wire scl;$/;"	n
sda	system_top.v	/^    inout sda;$/;"	p
sda	system_top.v	/^  wire sda;$/;"	n
start_button	system_top.v	/^  wire start_button;$/;"	n
start_cpu	system_top.v	/^	output start_cpu;$/;"	p
start_cpu	system_top.v	/^	wire start_cpu;$/;"	n
test_signals	system_top.v	/^	output test_signals;$/;"	p
test_signals	system_top.v	/^	wire test_signals;$/;"	n
test_tier1	system_top.v	/^	wire test_tier1;$/;"	n
top	system_top.v	/^module top(\/*autoport*\/$/;"	m
write_en	system_top.v	/^	wire [3:0]  write_en;$/;"	n
write_en_n	system_top.v	/^    output write_en_n;$/;"	p
write_en_n	system_top.v	/^  wire write_en_n;$/;"	n
MQ_out	test_128.v	/^wire  [15:0]MQ_out;$/;"	n
MQ_out	test_128.v	/^wire [15:0]data_from_mq={MQ_out[7:0],MQ_out[15:8]};$/;"	n
RST_TIME	test_128.v	/^parameter RST_TIME = 10;$/;"	c
START_TIME	test_128.v	/^parameter START_TIME = 123965;$/;"	c
Y_U_V_over	test_128.v	/^wire [1:0] Y_U_V_over;$/;"	n
addra_1	test_128.v	/^wire [13:0] addra_1;$/;"	n
addra_1_b	test_128.v	/^wire [13:0] addra_1_b;$/;"	n
addra_1_m	test_128.v	/^wire [13:0] addra_1_m;		$/;"	n
addra_2_b	test_128.v	/^wire [13:0] addra_2_b;$/;"	n
addra_2_m	test_128.v	/^wire [13:0] addra_2_m;$/;"	n
addra_3_b	test_128.v	/^wire [13:0] addra_3_b;$/;"	n
addra_3_m	test_128.v	/^wire [13:0] addra_3_m;$/;"	n
addra_4_b	test_128.v	/^wire [13:0] addra_4_b;			 $/;"	n
addra_4_m	test_128.v	/^wire [13:0] addra_4_m;$/;"	n
addra_64	test_128.v	/^wire [11:0] addra_64;$/;"	n
addra_o1_r	test_128.v	/^wire [13:0] addra_o1_r;$/;"	n
addra_o1_w	test_128.v	/^wire [13:0] addra_o1_w;$/;"	n
addra_o2_r	test_128.v	/^wire [13:0] addra_o2_r;$/;"	n
addra_o2_w	test_128.v	/^wire [13:0] addra_o2_w;$/;"	n
addrb_1	test_128.v	/^wire [13:0] addrb_1; $/;"	n
addrb_64	test_128.v	/^wire [11:0] addrb_64;$/;"	n
address_HH	test_128.v	/^wire[13:0]address_HH;$/;"	n
address_HH_sel	test_128.v	/^wire [13:0]address_HH_sel=entropy_calc_over?addra_4_b:address_HH;$/;"	n
address_HL	test_128.v	/^wire[13:0]address_HL;$/;"	n
address_HL_sel	test_128.v	/^wire [13:0]address_HL_sel=entropy_calc_over?addra_2_b:address_HL;$/;"	n
address_LH	test_128.v	/^wire[13:0]address_LH;$/;"	n
address_LH_sel	test_128.v	/^wire [13:0]address_LH_sel=entropy_calc_over?addra_3_b:address_LH;$/;"	n
address_LL	test_128.v	/^wire[13:0]address_LL;$/;"	n
address_LL_sel	test_128.v	/^wire [13:0]address_LL_sel=addrb_1|address_LL;					 $/;"	n
arrange_out0	test_128.v	/^wire [7:0] arrange_out0;$/;"	n
arrange_out1	test_128.v	/^wire [7:0] arrange_out1;$/;"	n
arrange_out2	test_128.v	/^wire [7:0] arrange_out2;$/;"	n
arrange_out3	test_128.v	/^wire [7:0] arrange_out3;$/;"	n
arrange_out4	test_128.v	/^wire [7:0] arrange_out4;$/;"	n
arrange_out5	test_128.v	/^wire [7:0] arrange_out5;$/;"	n
arrange_out6	test_128.v	/^wire [7:0] arrange_out6;$/;"	n
arrange_out7	test_128.v	/^wire [7:0] arrange_out7;$/;"	n
arrange_out8	test_128.v	/^wire [7:0] arrange_out8;$/;"	n
arrange_out9	test_128.v	/^wire [7:0] arrange_out9;$/;"	n
band	test_128.v	/^wire [1:0]band;$/;"	n
bit1_add_vld	test_128.v	/^wire  bit1_add_vld;$/;"	n
bit1_nmsedec	test_128.v	/^wire[16:0] bit1_nmsedec;	$/;"	n
bit2_add_vld	test_128.v	/^wire  bit2_add_vld;$/;"	n
bit2_nmsedec	test_128.v	/^wire[16:0] bit2_nmsedec;$/;"	n
bit3_add_vld	test_128.v	/^wire  bit3_add_vld;$/;"	n
bit3_nmsedec	test_128.v	/^wire[16:0] bit3_nmsedec;$/;"	n
bit4_add_vld	test_128.v	/^wire  bit4_add_vld;$/;"	n
bit4_nmsedec	test_128.v	/^wire[16:0] bit4_nmsedec;$/;"	n
bit_enough_to_bpc	test_128.v	/^wire bit_enough_to_bpc;$/;"	n
block_all_bp_over	test_128.v	/^wire block_all_bp_over;$/;"	n
block_count_0_hh_u	test_128.v	/^wire [3:0]block_count_0_hh_u;$/;"	n
block_count_0_hh_v	test_128.v	/^wire [3:0]block_count_0_hh_v;  $/;"	n
block_count_0_hh_y	test_128.v	/^wire [3:0]block_count_0_hh_y;$/;"	n
block_count_0_hl_u	test_128.v	/^wire [3:0]block_count_0_hl_u;$/;"	n
block_count_0_hl_v	test_128.v	/^wire [3:0]block_count_0_hl_v;$/;"	n
block_count_0_hl_y	test_128.v	/^wire [3:0]block_count_0_hl_y;$/;"	n
block_count_0_lh_u	test_128.v	/^wire [3:0]block_count_0_lh_u;$/;"	n
block_count_0_lh_v	test_128.v	/^wire [3:0]block_count_0_lh_v;$/;"	n
block_count_0_lh_y	test_128.v	/^wire [3:0]block_count_0_lh_y;$/;"	n
block_count_1_hh_u	test_128.v	/^wire [3:0]block_count_1_hh_u;$/;"	n
block_count_1_hh_v	test_128.v	/^wire [3:0]block_count_1_hh_v;  $/;"	n
block_count_1_hh_y	test_128.v	/^wire [3:0]block_count_1_hh_y;$/;"	n
block_count_1_hl_u	test_128.v	/^wire [3:0]block_count_1_hl_u;$/;"	n
block_count_1_hl_v	test_128.v	/^wire [3:0]block_count_1_hl_v;$/;"	n
block_count_1_hl_y	test_128.v	/^wire [3:0]block_count_1_hl_y;$/;"	n
block_count_1_lh_u	test_128.v	/^wire [3:0]block_count_1_lh_u;$/;"	n
block_count_1_lh_v	test_128.v	/^wire [3:0]block_count_1_lh_v;$/;"	n
block_count_1_lh_y	test_128.v	/^wire [3:0]block_count_1_lh_y;$/;"	n
block_count_2_hh_u	test_128.v	/^wire [3:0]block_count_2_hh_u;$/;"	n
block_count_2_hh_v	test_128.v	/^wire [3:0]block_count_2_hh_v; $/;"	n
block_count_2_hh_y	test_128.v	/^wire [3:0]block_count_2_hh_y;$/;"	n
block_count_2_hl_u	test_128.v	/^wire [3:0]block_count_2_hl_u;$/;"	n
block_count_2_hl_v	test_128.v	/^wire [3:0]block_count_2_hl_v;$/;"	n
block_count_2_hl_y	test_128.v	/^wire [3:0]block_count_2_hl_y;$/;"	n
block_count_2_lh_u	test_128.v	/^wire [3:0]block_count_2_lh_u;$/;"	n
block_count_2_lh_v	test_128.v	/^wire [3:0]block_count_2_lh_v;$/;"	n
block_count_2_lh_y	test_128.v	/^wire [3:0]block_count_2_lh_y;$/;"	n
block_count_3_hh_u	test_128.v	/^wire [3:0]block_count_3_hh_u;$/;"	n
block_count_3_hh_v	test_128.v	/^wire [3:0]block_count_3_hh_v;$/;"	n
block_count_3_hh_y	test_128.v	/^wire [3:0]block_count_3_hh_y;$/;"	n
block_count_3_hl_u	test_128.v	/^wire [3:0]block_count_3_hl_u;$/;"	n
block_count_3_hl_v	test_128.v	/^wire [3:0]block_count_3_hl_v;$/;"	n
block_count_3_hl_y	test_128.v	/^wire [3:0]block_count_3_hl_y;$/;"	n
block_count_3_lh_u	test_128.v	/^wire [3:0]block_count_3_lh_u;$/;"	n
block_count_3_lh_v	test_128.v	/^wire [3:0]block_count_3_lh_v;$/;"	n
block_count_3_lh_y	test_128.v	/^wire [3:0]block_count_3_lh_y;$/;"	n
block_count_4_hh_u	test_128.v	/^wire [3:0]block_count_4_hh_u;$/;"	n
block_count_4_hh_v	test_128.v	/^wire [3:0]block_count_4_hh_v;$/;"	n
block_count_4_hh_y	test_128.v	/^wire [3:0]block_count_4_hh_y;$/;"	n
block_count_4_hl_u	test_128.v	/^wire [3:0]block_count_4_hl_u;$/;"	n
block_count_4_hl_v	test_128.v	/^wire [3:0]block_count_4_hl_v;$/;"	n
block_count_4_hl_y	test_128.v	/^wire [3:0]block_count_4_hl_y;$/;"	n
block_count_4_lh_u	test_128.v	/^wire [3:0]block_count_4_lh_u;$/;"	n
block_count_4_lh_v	test_128.v	/^wire [3:0]block_count_4_lh_v;$/;"	n
block_count_4_lh_y	test_128.v	/^wire [3:0]block_count_4_lh_y;$/;"	n
block_count_4_ll_u	test_128.v	/^wire [3:0]block_count_4_ll_u;$/;"	n
block_count_4_ll_v	test_128.v	/^wire [3:0]block_count_4_ll_v;$/;"	n
block_count_4_ll_y	test_128.v	/^wire [3:0]block_count_4_ll_y;$/;"	n
bp_data1_state	test_128.v	/^wire [3:0]bp_data1_state;$/;"	n
bp_data2_state	test_128.v	/^wire [3:0]bp_data2_state;$/;"	n
bp_data3_state	test_128.v	/^wire [3:0]bp_data3_state;$/;"	n
bp_data4_state	test_128.v	/^wire [3:0]bp_data4_state;$/;"	n
bpc_start	test_128.v	/^wire bpc_start;$/;"	n
bpc_start_delay	test_128.v	/^wire bpc_start_delay;$/;"	n
bpc_start_flag	test_128.v	/^wire bpc_start_flag;$/;"	n
bpc_start_reg	test_128.v	/^wire bpc_start_reg;$/;"	n
byte_number_codeblock	test_128.v	/^wire [13:0]byte_number_codeblock;$/;"	n
ce0_ctrl	test_128.v	/^wire ce0_ctrl;$/;"	n
clear0	test_128.v	/^wire clear0;$/;"	n
clk	test_128.v	/^wire clk=clk_rc;$/;"	n
clk_dwt	test_128.v	/^reg clk_dwt;$/;"	r
clk_rc	test_128.v	/^wire clk_rc=clk_dwt;$/;"	n
clk_sg	test_128.v	/^wire clk_sg;$/;"	n
clka	test_128.v	/^wire clka;$/;"	n
code_over_delay	test_128.v	/^wire code_over_delay;$/;"	n
code_over_flag	test_128.v	/^wire code_over_flag;$/;"	n
compression_ratio	test_128.v	/^wire [2:0]compression_ratio=0;$/;"	n
count_YUV	test_128.v	/^wire [1:0] count_YUV;$/;"	n
count_bp	test_128.v	/^wire [3:0]count_bp;$/;"	n
count_bp_to_genere	test_128.v	/^wire [3:0]count_bp_to_genere;	$/;"	n
count_clk_dwt	test_128.v	/^reg [1:0]count_clk_dwt;$/;"	r
data_HH	test_128.v	/^wire[16:0]data_HH=douta_4;$/;"	n
data_HL	test_128.v	/^wire[16:0]data_HL=douta_2;      \/\/notice RAM2 and RAM3 sequence $/;"	n
data_LH	test_128.v	/^wire[16:0]data_LH=douta_3;		\/\/notice RAM2 and RAM3 sequence$/;"	n
data_LL	test_128.v	/^wire[16:0]data_LL=doutb_1;$/;"	n
data_from_mq	test_128.v	/^wire [15:0]data_from_mq={MQ_out[7:0],MQ_out[15:8]};$/;"	n
data_out1	test_128.v	/^wire [16:0] data_out1;$/;"	n
data_out2	test_128.v	/^wire [16:0] data_out2;$/;"	n
data_out3	test_128.v	/^wire [16:0] data_out3;$/;"	n
data_out4	test_128.v	/^wire [16:0] data_out4;$/;"	n
data_valid_pass_reg	test_128.v	/^wire [1:0] data_valid_pass_reg;$/;"	n
dina_1	test_128.v	/^wire [16:0]	 dina_1;			$/;"	n
dina_2	test_128.v	/^wire [16:0]	 dina_2;			$/;"	n
dina_3	test_128.v	/^wire [16:0]	 dina_3;$/;"	n
dina_4	test_128.v	/^wire [16:0]	 dina_4;$/;"	n
dina_64	test_128.v	/^wire [16:0]	 dina_64;				$/;"	n
dina_o1	test_128.v	/^wire [16:0] dina_o1;$/;"	n
dina_o2	test_128.v	/^wire [16:0] dina_o2;$/;"	n
douta_1	test_128.v	/^wire[16:0] douta_1;$/;"	n
douta_2	test_128.v	/^wire [16:0]douta_2;$/;"	n
douta_3	test_128.v	/^wire [16:0]douta_3;$/;"	n
douta_4	test_128.v	/^wire [16:0]douta_4;$/;"	n
douta_64	test_128.v	/^wire[16:0] douta_64;$/;"	n
douta_o1	test_128.v	/^wire [16:0] douta_o1;$/;"	n
douta_o2	test_128.v	/^wire [16:0] douta_o2;$/;"	n
doutb_1	test_128.v	/^wire[16:0] doutb_1;$/;"	n
doutb_64	test_128.v	/^wire[16:0] doutb_64;					$/;"	n
doutb_o1	test_128.v	/^wire [16:0] doutb_o1;$/;"	n
doutb_o2	test_128.v	/^wire [16:0] doutb_o2;$/;"	n
dwt_work	test_128.v	/^wire dwt_work;$/;"	n
en_sel_HH	test_128.v	/^wire en_sel_HH=entropy_calc_over?ena_4_b:read_en_HH;$/;"	n
en_sel_HL	test_128.v	/^wire en_sel_HL=entropy_calc_over?ena_2_b:read_en_HL;$/;"	n
en_sel_LH	test_128.v	/^wire en_sel_LH=entropy_calc_over?ena_3_b:read_en_LH;$/;"	n
en_sel_LL	test_128.v	/^wire en_sel_LL=enb_1||read_en_LL;					 $/;"	n
ena_1	test_128.v	/^wire ena_1;	$/;"	n
ena_1_b	test_128.v	/^wire ena_1_b;$/;"	n
ena_1_m	test_128.v	/^wire ena_1_m;$/;"	n
ena_2_b	test_128.v	/^wire ena_2_b;$/;"	n
ena_2_m	test_128.v	/^wire ena_2_m;$/;"	n
ena_3_b	test_128.v	/^wire ena_3_b;$/;"	n
ena_3_m	test_128.v	/^wire ena_3_m;$/;"	n
ena_4_b	test_128.v	/^wire ena_4_b;		$/;"	n
ena_4_m	test_128.v	/^wire ena_4_m;$/;"	n
ena_64	test_128.v	/^wire ena_64;$/;"	n
ena_o1_r	test_128.v	/^wire ena_o1_r;$/;"	n
ena_o1_w	test_128.v	/^wire ena_o1_w;$/;"	n
ena_o2_r	test_128.v	/^wire ena_o2_r;$/;"	n
ena_o2_w	test_128.v	/^wire ena_o2_w;$/;"	n
enb_1	test_128.v	/^wire enb_1;$/;"	n
enb_64	test_128.v	/^wire enb_64;$/;"	n
entropy_calc_over	test_128.v	/^wire entropy_calc_over;					 $/;"	n
even_data	test_128.v	/^wire [15:0] even_data;$/;"	n
even_data_normal	test_128.v	/^wire[15:0] even_data_normal;$/;"	n
even_data_raw	test_128.v	/^wire [15:0] even_data_raw;$/;"	n
fifo_in0	test_128.v	/^wire [7:0] fifo_in0;$/;"	n
fifo_in1	test_128.v	/^wire [7:0] fifo_in1;$/;"	n
fifo_in2	test_128.v	/^wire [7:0] fifo_in2;$/;"	n
fifo_in3	test_128.v	/^wire [7:0] fifo_in3;$/;"	n
fifo_in4	test_128.v	/^wire [7:0] fifo_in4;$/;"	n
fifo_in5	test_128.v	/^wire [7:0] fifo_in5;$/;"	n
fifo_in6	test_128.v	/^wire [7:0] fifo_in6;$/;"	n
fifo_in7	test_128.v	/^wire [7:0] fifo_in7;$/;"	n
fifo_in8	test_128.v	/^wire [7:0] fifo_in8;$/;"	n
fifo_in9	test_128.v	/^wire [7:0] fifo_in9;$/;"	n
fifo_out	test_128.v	/^wire [7:0] fifo_out;$/;"	n
fifo_out0	test_128.v	/^wire [7:0] fifo_out0;$/;"	n
fifo_out1	test_128.v	/^wire [7:0] fifo_out1;$/;"	n
fifo_out2	test_128.v	/^wire [7:0] fifo_out2;$/;"	n
fifo_out3	test_128.v	/^wire [7:0] fifo_out3;$/;"	n
fifo_out4	test_128.v	/^wire [7:0] fifo_out4;$/;"	n
fifo_out5	test_128.v	/^wire [7:0] fifo_out5;$/;"	n
fifo_out6	test_128.v	/^wire [7:0] fifo_out6;$/;"	n
fifo_out7	test_128.v	/^wire [7:0] fifo_out7;$/;"	n
fifo_out8	test_128.v	/^wire [7:0] fifo_out8;$/;"	n
fifo_out9	test_128.v	/^wire [7:0] fifo_out9;$/;"	n
flush	test_128.v	/^wire flush;$/;"	n
flush_mq2	test_128.v	/^wire flush_mq2;$/;"	n
flush_over	test_128.v	/^wire flush_over;$/;"	n
halt	test_128.v	/^wire halt;$/;"	n
halt_to_fifo	test_128.v	/^wire halt_to_fifo;$/;"	n
last_stripe_vld	test_128.v	/^wire last_stripe_vld;$/;"	n
last_stripe_vld_delay	test_128.v	/^wire last_stripe_vld_delay;$/;"	n
level	test_128.v	/^wire [2:0] level;$/;"	n
level_delay	test_128.v	/^wire [2:0]level_delay;$/;"	n
level_flag	test_128.v	/^wire [2:0]level_flag;$/;"	n
level_reg	test_128.v	/^wire [2:0]level_reg;$/;"	n
mul_factor_error	test_128.v	/^wire[3:0] mul_factor_error;$/;"	n
odd_data	test_128.v	/^wire [15:0] odd_data;$/;"	n
odd_data_normal	test_128.v	/^wire[15:0] odd_data_normal;$/;"	n
odd_data_raw	test_128.v	/^wire [15:0] odd_data_raw;$/;"	n
one_codeblock_over	test_128.v	/^wire one_codeblock_over;$/;"	n
pass_error_cp	test_128.v	/^wire [30:0]pass_error_cp;$/;"	n
pass_error_mp	test_128.v	/^wire [30:0]pass_error_mp=pass_error_mrp;$/;"	n
pass_error_mrp	test_128.v	/^wire [30:0]pass_error_mrp;$/;"	n
pass_error_sp	test_128.v	/^wire [30:0]pass_error_sp;$/;"	n
pass_error_start	test_128.v	/^wire pass_error_start;$/;"	n
pass_judge_1	test_128.v	/^wire[2:0] pass_judge_1;$/;"	n
pass_judge_1_d	test_128.v	/^wire [2:0]pass_judge_1_d;$/;"	n
pass_judge_2	test_128.v	/^wire[2:0] pass_judge_2;$/;"	n
pass_judge_2_d	test_128.v	/^wire [2:0]pass_judge_2_d;								$/;"	n
pass_judge_3	test_128.v	/^wire[2:0] pass_judge_3;$/;"	n
pass_judge_3_d	test_128.v	/^wire [2:0]pass_judge_3_d;$/;"	n
pass_judge_4	test_128.v	/^wire[2:0] pass_judge_4;$/;"	n
pass_judge_4_d	test_128.v	/^wire [2:0]pass_judge_4_d;$/;"	n
pass_plane	test_128.v	/^wire [1:0]pass_plane=data_valid_pass_reg;$/;"	n
quant_out_h	test_128.v	/^wire[16:0] quant_out_h;$/;"	n
quant_out_l	test_128.v	/^wire[16:0] quant_out_l;$/;"	n
quant_out_vld	test_128.v	/^wire quant_out_vld;$/;"	n
rd_vld	test_128.v	/^wire [9:0] rd_vld;$/;"	n
rdempty	test_128.v	/^wire [9:0] rdempty;$/;"	n
read_en_HH	test_128.v	/^wire read_en_HH;$/;"	n
read_en_HL	test_128.v	/^wire read_en_HL;$/;"	n
read_en_LH	test_128.v	/^wire read_en_LH;$/;"	n
read_en_LL	test_128.v	/^wire read_en_LL;$/;"	n
rf_over	test_128.v	/^wire rf_over;$/;"	n
row_hdata	test_128.v	/^wire [15:0] row_hdata;$/;"	n
row_ldata	test_128.v	/^wire [15:0] row_ldata;$/;"	n
row_out_vld	test_128.v	/^wire row_out_vld;$/;"	n
rst	test_128.v	/^reg rst;$/;"	r
rst_syn	test_128.v	/^	reg rst_syn;$/;"	r
sel	test_128.v	/^wire sel;$/;"	n
song_require	test_128.v	/^wire [13:0]song_require=byte_number_codeblock;$/;"	n
stall_vld	test_128.v	/^wire stall_vld;$/;"	n
start	test_128.v	/^reg start;$/;"	r
start_aga	test_128.v	/^wire start_aga; $/;"	n
start_cf	test_128.v	/^wire start_cf;$/;"	n
stop_d	test_128.v	/^wire stop_d;	$/;"	n
stop_delay4	test_128.v	/^wire stop_delay4;$/;"	n
stop_flag	test_128.v	/^wire stop_flag;$/;"	n
stop_rd	test_128.v	/^wire stop_rd;$/;"	n
stripe_over_delay	test_128.v	/^wire stripe_over_delay;$/;"	n
stripe_over_flag	test_128.v	/^wire stripe_over_flag;$/;"	n
test	test_128.v	/^module test();$/;"	m
tier1_over	test_128.v	/^wire tier1_over=code_over_flag;$/;"	n
top_plane	test_128.v	/^wire [3:0]top_plane;$/;"	n
unvalid_cnt	test_128.v	/^wire[1:0]unvalid_cnt;$/;"	n
vld_num	test_128.v	/^wire [3:0] vld_num;$/;"	n
wea_1	test_128.v	/^wire wea_1;				 $/;"	n
wea_1_b	test_128.v	/^wire wea_1_b;$/;"	n
wea_1_m	test_128.v	/^wire wea_1_m;$/;"	n
wea_2_m	test_128.v	/^wire wea_2_m;$/;"	n
wea_3_m	test_128.v	/^wire wea_3_m;$/;"	n
wea_4_m	test_128.v	/^wire wea_4_m;$/;"	n
wea_64	test_128.v	/^wire wea_64;$/;"	n
wea_o1_r	test_128.v	/^wire wea_o1_r;$/;"	n
wea_o1_w	test_128.v	/^wire wea_o1_w;$/;"	n
wea_o2_r	test_128.v	/^wire wea_o2_r;$/;"	n
wea_o2_w	test_128.v	/^wire wea_o2_w;$/;"	n
web_1	test_128.v	/^wire web_1;$/;"	n
web_64	test_128.v	/^wire web_64;$/;"	n
word_last_cp	test_128.v	/^wire word_last_cp;$/;"	n
word_last_flag	test_128.v	/^wire  word_last_flag;$/;"	n
word_last_flag_plane_cp	test_128.v	/^wire word_last_flag_plane_cp=word_last_cp;$/;"	n
word_last_flag_plane_mp	test_128.v	/^wire word_last_flag_plane_mp=word_last_mrp;$/;"	n
word_last_flag_plane_sp	test_128.v	/^wire word_last_flag_plane_sp=word_last_sp;$/;"	n
word_last_mrp	test_128.v	/^wire word_last_mrp;$/;"	n
word_last_sp	test_128.v	/^wire word_last_sp;$/;"	n
word_last_valid	test_128.v	/^wire [1:0]word_last_valid;$/;"	n
wr_over	test_128.v	/^wire [1:0] wr_over;$/;"	n
wr_vld	test_128.v	/^wire [9:0]wr_vld;$/;"	n
wrfull	test_128.v	/^wire [9:0]wrfull;$/;"	n
zero_bp_count	test_128.v	/^wire [3:0]zero_bp_count;$/;"	n
zero_plane_number	test_128.v	/^wire [3:0]zero_plane_number=zero_bp_count;$/;"	n
RST_TIME	test_bench.v	/^parameter RST_TIME = 10;$/;"	c
START_TIME	test_bench.v	/^parameter START_TIME = 200000;$/;"	c
addra_all_1	test_bench.v	/^wire [31:0] addra_all_1;$/;"	n
clk_dwt	test_bench.v	/^reg clk_dwt;$/;"	r
clk_rc	test_bench.v	/^wire clk_rc;$/;"	n
clk_sg	test_bench.v	/^reg clk_sg;$/;"	r
compression_ratio	test_bench.v	/^reg  [2:0]  compression_ratio;$/;"	r
douta_all_1	test_bench.v	/^wire [31:0] douta_all_1;$/;"	n
ena_all_1	test_bench.v	/^wire        ena_all_1;$/;"	n
output_address	test_bench.v	/^wire [31:0] output_address;$/;"	n
output_to_fpga_32	test_bench.v	/^wire [31:0] output_to_fpga_32;$/;"	n
rst	test_bench.v	/^reg rst;$/;"	r
start_cpu	test_bench.v	/^reg start_cpu;$/;"	r
test	test_bench.v	/^module test();$/;"	m
test_tier1	test_bench.v	/^wire        test_tier1;$/;"	n
wea_all_1	test_bench.v	/^wire [3:0]  wea_all_1;$/;"	n
write_en	test_bench.v	/^wire [3:0]  write_en;$/;"	n
ADDR_WIDTH	tier2\codestream_generate.v	/^			ADDR_WIDTH=14;$/;"	c
ALL_PACKET_OVER	tier2\codestream_generate.v	/^		ALL_PACKET_OVER=21,$/;"	c
ALL_SUBBAND_OVER	tier2\codestream_generate.v	/^			ALL_SUBBAND_OVER=36,$/;"	c
CODEBLOCK_INCLUDED	tier2\codestream_generate.v	/^			CODEBLOCK_INCLUDED=5,$/;"	c
CODEBLOCK_NOT_INCLUDED	tier2\codestream_generate.v	/^			CODEBLOCK_NOT_INCLUDED=10,$/;"	c
CODESTREAM_GENERATE_OVER	tier2\codestream_generate.v	/^		CODESTREAM_GENERATE_OVER=24,$/;"	c
COMPARE_SLOPE	tier2\codestream_generate.v	/^			COMPARE_SLOPE=4,$/;"	c
EMPTY_PACKET	tier2\codestream_generate.v	/^		EMPTY_PACKET=20,$/;"	c
EOC	tier2\codestream_generate.v	/^		EOC=23,$/;"	c
EPH	tier2\codestream_generate.v	/^		EPH=16,$/;"	c
FIND_NEXT_CODEBLOCK_ADDRESS_BEGIN	tier2\codestream_generate.v	/^			FIND_NEXT_CODEBLOCK_ADDRESS_BEGIN=39,$/;"	c
FIND_NEXT_CODEBLOCK_ADDRESS_OVER	tier2\codestream_generate.v	/^			FIND_NEXT_CODEBLOCK_ADDRESS_OVER=40;$/;"	c
GENERATE_FILE_HEADER	tier2\codestream_generate.v	/^		GENERATE_FILE_HEADER=1,$/;"	c
GET_CODEBLOCK_ADDRESS	tier2\codestream_generate.v	/^			GET_CODEBLOCK_ADDRESS=1,$/;"	c
IDLE	tier2\codestream_generate.v	/^	parameter IDLE=0,$/;"	c
IDLE_TAGTREE	tier2\codestream_generate.v	/^	parameter IDLE_TAGTREE=0,$/;"	c
INCLUSION_TAGTREE_OVER	tier2\codestream_generate.v	/^			INCLUSION_TAGTREE_OVER=11,$/;"	c
ISOT	tier2\codestream_generate.v	/^		ISOT=4,$/;"	c
LSOP	tier2\codestream_generate.v	/^		LSOP=11,$/;"	c
LSOT	tier2\codestream_generate.v	/^		LSOT=3,$/;"	c
NEXT_PACKET	tier2\codestream_generate.v	/^		NEXT_PACKET=22,$/;"	c
NEXT_PASS	tier2\codestream_generate.v	/^			NEXT_PASS=8,$/;"	c
NEXT_TILE	tier2\codestream_generate.v	/^		NEXT_TILE=27,$/;"	c
ONE_BYTE	tier2\codestream_generate.v	/^	parameter ONE_BYTE=0,$/;"	c
ONE_CODEBLOCK_OVER	tier2\codestream_generate.v	/^			ONE_CODEBLOCK_OVER=30,$/;"	c
ONE_PACKET_OVER	tier2\codestream_generate.v	/^		ONE_PACKET_OVER=19,$/;"	c
ONE_PASS_OVER	tier2\codestream_generate.v	/^			ONE_PASS_OVER=29,$/;"	c
ONE_SUBBAND_OVER	tier2\codestream_generate.v	/^			ONE_SUBBAND_OVER=26,$/;"	c
ONE_TILE_OVER	tier2\codestream_generate.v	/^		ONE_TILE_OVER=26,$/;"	c
OUTPUT_TOTAL_BYTE_NUMBER	tier2\codestream_generate.v	/^		OUTPUT_TOTAL_BYTE_NUMBER=28,$/;"	c
PACKET_DATA_READING	tier2\codestream_generate.v	/^		PACKET_DATA_READING=18,$/;"	c
PACKET_DATA_READ_BEGIN	tier2\codestream_generate.v	/^		PACKET_DATA_READ_BEGIN=17,$/;"	c
PACKET_INDEX	tier2\codestream_generate.v	/^		PACKET_INDEX=12,$/;"	c
PASS_ALL_SCANED	tier2\codestream_generate.v	/^			PASS_ALL_SCANED=24,$/;"	c
PASS_INCLUDED	tier2\codestream_generate.v	/^			PASS_INCLUDED=23,$/;"	c
PASS_NOT_INCLUDED_ONCE	tier2\codestream_generate.v	/^			PASS_NOT_INCLUDED_ONCE=7,$/;"	c
PASS_NOT_INCLUDED_TWICE	tier2\codestream_generate.v	/^			PASS_NOT_INCLUDED_TWICE=9,$/;"	c
PSOT_1	tier2\codestream_generate.v	/^		PSOT_1=5,$/;"	c
PSOT_2	tier2\codestream_generate.v	/^		PSOT_2=6,$/;"	c
READ_FORMER_PASS_DATA	tier2\codestream_generate.v	/^			READ_FORMER_PASS_DATA=38,$/;"	c
READ_PASS_DATA	tier2\codestream_generate.v	/^			READ_PASS_DATA=37,$/;"	c
READ_PASS_FIRST_HEADER	tier2\codestream_generate.v	/^			READ_PASS_FIRST_HEADER=2,$/;"	c
READ_PASS_LENGTH_BEGIN	tier2\codestream_generate.v	/^			READ_PASS_LENGTH_BEGIN=22,$/;"	c
READ_PASS_SECOND_HEADER	tier2\codestream_generate.v	/^			READ_PASS_SECOND_HEADER=3,$/;"	c
SHIFT_BASE_NODE_INCLUSION	tier2\codestream_generate.v	/^			SHIFT_BASE_NODE_INCLUSION=34,$/;"	c
SHIFT_BASE_NODE_ZERO_PLANE	tier2\codestream_generate.v	/^			SHIFT_BASE_NODE_ZERO_PLANE=21,$/;"	c
SHIFT_BIT_ADDED	tier2\codestream_generate.v	/^			SHIFT_BIT_ADDED=31,$/;"	c
SHIFT_CODEBLOCK_INFO	tier2\codestream_generate.v	/^		SHIFT_CODEBLOCK_INFO=15,$/;"	c
SHIFT_INCLUSION_TAGTREE_BEGIN	tier2\codestream_generate.v	/^			SHIFT_INCLUSION_TAGTREE_BEGIN=17,$/;"	c
SHIFT_LAST_BYTE	tier2\codestream_generate.v	/^		SHIFT_LAST_BYTE=25,$/;"	c
SHIFT_PACKET_EMPTY_FLAG	tier2\codestream_generate.v	/^			SHIFT_PACKET_EMPTY_FLAG=25,$/;"	c
SHIFT_PADDING_BIT	tier2\codestream_generate.v	/^			SHIFT_PADDING_BIT=35,$/;"	c
SHIFT_PASS_LENGTH	tier2\codestream_generate.v	/^			SHIFT_PASS_LENGTH=28,$/;"	c
SHIFT_PASS_NUMBER	tier2\codestream_generate.v	/^			SHIFT_PASS_NUMBER=27,$/;"	c
SHIFT_ZERO_PLANE_TAGTREE_BEGIN	tier2\codestream_generate.v	/^			SHIFT_ZERO_PLANE_TAGTREE_BEGIN=18,$/;"	c
SOD	tier2\codestream_generate.v	/^		SOD=9,$/;"	c
SOP	tier2\codestream_generate.v	/^		SOP=10,	$/;"	c
SOT	tier2\codestream_generate.v	/^		SOT=2,$/;"	c
TAGTREE_CODE_BEGIN	tier2\codestream_generate.v	/^		TAGTREE_CODE_BEGIN=13,$/;"	c
TAGTREE_CODING	tier2\codestream_generate.v	/^		TAGTREE_CODING=14,$/;"	c
TAGTREE_CODING_OVER	tier2\codestream_generate.v	/^			TAGTREE_CODING_OVER=16,$/;"	c
THREE_BYTE	tier2\codestream_generate.v	/^			THREE_BYTE=2;$/;"	c
TNSOT	tier2\codestream_generate.v	/^		TNSOT=8,$/;"	c
TPSOT	tier2\codestream_generate.v	/^		TPSOT=7,$/;"	c
TWO_BYTE	tier2\codestream_generate.v	/^			TWO_BYTE=1,$/;"	c
WAIT_SHIFT_OVER	tier2\codestream_generate.v	/^		WAIT_SHIFT_OVER=29;$/;"	c
WORD_WIDTH	tier2\codestream_generate.v	/^parameter WORD_WIDTH=18,$/;"	c
ZERO_PLANE_TAGTREE_BEGIN	tier2\codestream_generate.v	/^			ZERO_PLANE_TAGTREE_BEGIN=12,$/;"	c
all_subband_over	tier2\codestream_generate.v	/^	wire all_subband_over;$/;"	n
bit_buffer	tier2\codestream_generate.v	/^	reg [7:0]bit_buffer;$/;"	r
bit_full_byte	tier2\codestream_generate.v	/^	wire bit_full_byte;$/;"	n
bit_rate_met	tier2\codestream_generate.v	/^	reg bit_rate_met;$/;"	r
bit_shift_over	tier2\codestream_generate.v	/^	wire bit_shift_over;$/;"	n
bit_stuff_0	tier2\codestream_generate.v	/^	wire bit_stuff_0;$/;"	n
clk	tier2\codestream_generate.v	/^	input clk;$/;"	p
codeblock_counter	tier2\codestream_generate.v	/^	output [7:0]codeblock_counter;$/;"	p
codeblock_counter	tier2\codestream_generate.v	/^	reg [7:0]codeblock_counter;$/;"	r
codeblock_index	tier2\codestream_generate.v	/^	wire [7:0]codeblock_index;$/;"	n
codeblock_shift_over	tier2\codestream_generate.v	/^	input codeblock_shift_over;$/;"	p
codestream_buffer	tier2\codestream_generate.v	/^	reg [23:0]codestream_buffer;$/;"	r
codestream_generate	tier2\codestream_generate.v	/^module codestream_generate(\/*autoarg*\/$/;"	m
codestream_generate_over	tier2\codestream_generate.v	/^	output codestream_generate_over;$/;"	p
codestream_generate_start	tier2\codestream_generate.v	/^	input codestream_generate_start;$/;"	p
codestream_output	tier2\codestream_generate.v	/^	wire [15:0]codestream_output;$/;"	n
codestream_output_32	tier2\codestream_generate.v	/^	reg [31:0]codestream_output_32;$/;"	r
codestream_output_en	tier2\codestream_generate.v	/^	reg codestream_output_en;$/;"	r
codestream_segment	tier2\codestream_generate.v	/^	reg [15:0]codestream_segment;$/;"	r
current_codeblock_inclusion	tier2\codestream_generate.v	/^	reg current_codeblock_inclusion;$/;"	r
current_codeblock_index	tier2\codestream_generate.v	/^	reg [7:0]current_codeblock_index;$/;"	r
data_from_ram	tier2\codestream_generate.v	/^	input [WORD_WIDTH-1:0]data_from_ram;$/;"	p
find_next_codeblock	tier2\codestream_generate.v	/^	reg find_next_codeblock;$/;"	r
lram_address_rd	tier2\codestream_generate.v	/^	output [ADDR_WIDTH-1:0]lram_address_rd;$/;"	p
lram_address_rd	tier2\codestream_generate.v	/^	reg [ADDR_WIDTH-1:0]lram_address_rd;$/;"	r
lram_read_en	tier2\codestream_generate.v	/^	output lram_read_en;$/;"	p
lram_read_en	tier2\codestream_generate.v	/^	reg lram_read_en;$/;"	r
next_codeblock_address	tier2\codestream_generate.v	/^	reg [ADDR_WIDTH-1:0]next_codeblock_address;$/;"	r
next_codeblock_already_found	tier2\codestream_generate.v	/^	reg next_codeblock_already_found;$/;"	r
nextstate	tier2\codestream_generate.v	/^	reg [6:0]nextstate;$/;"	r
nextstate_byte	tier2\codestream_generate.v	/^	reg [1:0]nextstate_byte;$/;"	r
nextstate_tagtree	tier2\codestream_generate.v	/^	reg [5:0]nextstate_tagtree;$/;"	r
one_pass_over	tier2\codestream_generate.v	/^	wire one_pass_over;$/;"	n
one_subband_over	tier2\codestream_generate.v	/^	wire one_subband_over;$/;"	n
one_tile_over	tier2\codestream_generate.v	/^	wire one_tile_over;$/;"	n
one_tile_over_reg_1	tier2\codestream_generate.v	/^	reg one_tile_over_reg_1;$/;"	r
one_tile_over_reg_2	tier2\codestream_generate.v	/^	reg one_tile_over_reg_2;$/;"	r
one_tile_over_reg_3	tier2\codestream_generate.v	/^	reg one_tile_over_reg_3;$/;"	r
one_tile_over_reg_4	tier2\codestream_generate.v	/^	reg one_tile_over_reg_4;$/;"	r
one_tile_over_reg_5	tier2\codestream_generate.v	/^	reg one_tile_over_reg_5;$/;"	r
output_address	tier2\codestream_generate.v	/^	output [31:0]output_address;$/;"	p
output_address	tier2\codestream_generate.v	/^	reg [31:0]output_address;$/;"	r
output_count	tier2\codestream_generate.v	/^	reg [1:0]output_count;$/;"	r
output_to_fpga_32	tier2\codestream_generate.v	/^	output [31:0]output_to_fpga_32;$/;"	p
output_to_fpga_32	tier2\codestream_generate.v	/^	reg [31:0]output_to_fpga_32;$/;"	r
output_valid_reg_1	tier2\codestream_generate.v	/^	reg output_valid_reg_1;$/;"	r
output_valid_reg_2	tier2\codestream_generate.v	/^	reg output_valid_reg_2;$/;"	r
packet_counter	tier2\codestream_generate.v	/^	reg [4:0]packet_counter;$/;"	r
packet_first_codeblock_address	tier2\codestream_generate.v	/^	reg [ADDR_WIDTH-1:0]packet_first_codeblock_address;$/;"	r
pass_address_temp	tier2\codestream_generate.v	/^	reg [ADDR_WIDTH-1:0]pass_address_temp;\/\/stores the former pass address$/;"	r
pass_bit_counter	tier2\codestream_generate.v	/^	reg [3:0]pass_bit_counter;$/;"	r
pass_byte_number	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number;$/;"	r
pass_byte_number_0	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_0;$/;"	r
pass_byte_number_1	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_1;$/;"	r
pass_byte_number_10	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_10;$/;"	r
pass_byte_number_11	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_11;$/;"	r
pass_byte_number_12	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_12;$/;"	r
pass_byte_number_13	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_13;$/;"	r
pass_byte_number_14	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_14;$/;"	r
pass_byte_number_15	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_15;$/;"	r
pass_byte_number_16	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_16;$/;"	r
pass_byte_number_17	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_17;$/;"	r
pass_byte_number_18	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_18;$/;"	r
pass_byte_number_19	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_19;$/;"	r
pass_byte_number_2	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_2;$/;"	r
pass_byte_number_20	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_20;$/;"	r
pass_byte_number_21	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_21;$/;"	r
pass_byte_number_22	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_22;$/;"	r
pass_byte_number_23	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_23;$/;"	r
pass_byte_number_24	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_24;$/;"	r
pass_byte_number_25	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_25;$/;"	r
pass_byte_number_26	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_26;$/;"	r
pass_byte_number_27	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_27;$/;"	r
pass_byte_number_28	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_28;$/;"	r
pass_byte_number_29	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_29;$/;"	r
pass_byte_number_3	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_3;$/;"	r
pass_byte_number_30	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_30;$/;"	r
pass_byte_number_31	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_31;$/;"	r
pass_byte_number_4	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_4;$/;"	r
pass_byte_number_5	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_5;$/;"	r
pass_byte_number_6	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_6;$/;"	r
pass_byte_number_7	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_7;$/;"	r
pass_byte_number_8	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_8;$/;"	r
pass_byte_number_9	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_9;$/;"	r
pass_byte_number_limit	tier2\codestream_generate.v	/^	reg [8:0]pass_byte_number_limit;$/;"	r
pass_counter	tier2\codestream_generate.v	/^	reg [4:0]pass_counter;$/;"	r
pass_counter_2	tier2\codestream_generate.v	/^	reg [4:0]pass_counter_2;$/;"	r
pass_first_header	tier2\codestream_generate.v	/^	reg [WORD_WIDTH-1:0]pass_first_header;$/;"	r
pass_included	tier2\codestream_generate.v	/^	wire pass_included;$/;"	n
pass_length_bit	tier2\codestream_generate.v	/^	reg [3:0]pass_length_bit;$/;"	r
pass_length_bit_temp	tier2\codestream_generate.v	/^	reg [3:0]pass_length_bit_temp;\/\/ in case of counting in the not included pass bit length$/;"	r
pass_not_included_once	tier2\codestream_generate.v	/^	reg pass_not_included_once;$/;"	r
pass_number_code	tier2\codestream_generate.v	/^	reg [8:0]pass_number_code;$/;"	r
pass_second_header	tier2\codestream_generate.v	/^	reg [WORD_WIDTH-1:0]pass_second_header;$/;"	r
pass_slope	tier2\codestream_generate.v	/^	wire [8:0]pass_slope;$/;"	n
pass_word_number	tier2\codestream_generate.v	/^	wire [7:0]pass_word_number;$/;"	n
pass_word_number_temp	tier2\codestream_generate.v	/^	reg [7:0]pass_word_number_temp;\/\/stores the former pass word number$/;"	r
read_former_pass_reg	tier2\codestream_generate.v	/^	reg read_former_pass_reg;$/;"	r
rst	tier2\codestream_generate.v	/^	input rst;$/;"	p
rst_syn	tier2\codestream_generate.v	/^	output rst_syn;$/;"	p
rst_syn	tier2\codestream_generate.v	/^	wire rst_syn;$/;"	n
shift_bit	tier2\codestream_generate.v	/^	reg shift_bit;$/;"	r
shift_counter	tier2\codestream_generate.v	/^	reg [3:0]shift_counter;$/;"	r
shift_en	tier2\codestream_generate.v	/^	reg shift_en;$/;"	r
shift_file_header_over	tier2\codestream_generate.v	/^	wire shift_file_header_over;$/;"	n
shift_last_word	tier2\codestream_generate.v	/^	reg shift_last_word;$/;"	r
single_byte	tier2\codestream_generate.v	/^	reg single_byte;$/;"	r
state	tier2\codestream_generate.v	/^	reg [6:0]state;$/;"	r
state_byte	tier2\codestream_generate.v	/^	reg [1:0]state_byte;$/;"	r
state_tagtree	tier2\codestream_generate.v	/^	reg [5:0]state_tagtree;$/;"	r
subband_counter	tier2\codestream_generate.v	/^	reg [1:0]subband_counter;$/;"	r
tagtree_coding_over	tier2\codestream_generate.v	/^	wire tagtree_coding_over;$/;"	n
target_byte_number	tier2\codestream_generate.v	/^	input [19:0]target_byte_number;$/;"	p
target_slope	tier2\codestream_generate.v	/^	input [8:0]target_slope;$/;"	p
tile_counter	tier2\codestream_generate.v	/^	reg [15:0]tile_counter;$/;"	r
total_byte_count_en	tier2\codestream_generate.v	/^	reg total_byte_count_en;$/;"	r
total_byte_counter	tier2\codestream_generate.v	/^	reg [20:0]total_byte_counter;\/\/ the total tile-part byte number from SOT(including the SOT marker) to the last byte of codestream$/;"	r
word_last_flag	tier2\codestream_generate.v	/^	wire [1:0]word_last_flag;$/;"	n
word_last_flag_former_pass	tier2\codestream_generate.v	/^	reg [1:0]word_last_flag_former_pass;$/;"	r
write_en	tier2\codestream_generate.v	/^	output [3:0]write_en;$/;"	p
write_en	tier2\codestream_generate.v	/^	reg [3:0]write_en;$/;"	r
zero_plane_number	tier2\codestream_generate.v	/^	wire [3:0]zero_plane_number;$/;"	n
zero_plane_number_reg	tier2\codestream_generate.v	/^	reg [3:0]zero_plane_number_reg;$/;"	r
din	tier2\fifo_256_16.v	/^input [15 : 0] din;$/;"	p
dout	tier2\fifo_256_16.v	/^output [15 : 0] dout;$/;"	p
empty	tier2\fifo_256_16.v	/^output empty;$/;"	p
fifo_256_16	tier2\fifo_256_16.v	/^module fifo_256_16($/;"	m
full	tier2\fifo_256_16.v	/^output full;$/;"	p
rd_clk	tier2\fifo_256_16.v	/^input rd_clk;$/;"	p
rd_data_count	tier2\fifo_256_16.v	/^output [7 : 0] rd_data_count;$/;"	p
rd_en	tier2\fifo_256_16.v	/^input rd_en;$/;"	p
rst	tier2\fifo_256_16.v	/^input rst;$/;"	p
wr_clk	tier2\fifo_256_16.v	/^input wr_clk;$/;"	p
wr_en	tier2\fifo_256_16.v	/^input wr_en;$/;"	p
din	tier2\fifo_bitplane_256_16.v	/^	input [15:0]din;$/;"	p
dout_cp_0	tier2\fifo_bitplane_256_16.v	/^	output [15:0]dout_cp_0;$/;"	p
dout_cp_0	tier2\fifo_bitplane_256_16.v	/^	wire [15:0]dout_cp_0;$/;"	n
dout_cp_1	tier2\fifo_bitplane_256_16.v	/^	output [15:0]dout_cp_1;$/;"	p
dout_cp_1	tier2\fifo_bitplane_256_16.v	/^	wire [15:0]dout_cp_1;$/;"	n
dout_mp_0	tier2\fifo_bitplane_256_16.v	/^	output [15:0]dout_mp_0;$/;"	p
dout_mp_0	tier2\fifo_bitplane_256_16.v	/^	wire [15:0]dout_mp_0;$/;"	n
dout_mp_1	tier2\fifo_bitplane_256_16.v	/^	output [15:0]dout_mp_1;$/;"	p
dout_mp_1	tier2\fifo_bitplane_256_16.v	/^	wire [15:0]dout_mp_1;$/;"	n
dout_sp_0	tier2\fifo_bitplane_256_16.v	/^	output [15:0]dout_sp_0;$/;"	p
dout_sp_0	tier2\fifo_bitplane_256_16.v	/^	wire [15:0]dout_sp_0;$/;"	n
dout_sp_1	tier2\fifo_bitplane_256_16.v	/^	output [15:0]dout_sp_1;$/;"	p
dout_sp_1	tier2\fifo_bitplane_256_16.v	/^	wire [15:0]dout_sp_1;$/;"	n
empty_cp_0	tier2\fifo_bitplane_256_16.v	/^	output empty_cp_0;$/;"	p
empty_cp_0	tier2\fifo_bitplane_256_16.v	/^	wire empty_cp_0;$/;"	n
empty_cp_1	tier2\fifo_bitplane_256_16.v	/^	output empty_cp_1;$/;"	p
empty_cp_1	tier2\fifo_bitplane_256_16.v	/^	wire empty_cp_1;$/;"	n
empty_mp_0	tier2\fifo_bitplane_256_16.v	/^	output empty_mp_0;$/;"	p
empty_mp_0	tier2\fifo_bitplane_256_16.v	/^	wire empty_mp_0;$/;"	n
empty_mp_1	tier2\fifo_bitplane_256_16.v	/^	output empty_mp_1;$/;"	p
empty_mp_1	tier2\fifo_bitplane_256_16.v	/^	wire empty_mp_1;$/;"	n
empty_sp_0	tier2\fifo_bitplane_256_16.v	/^	output empty_sp_0;$/;"	p
empty_sp_0	tier2\fifo_bitplane_256_16.v	/^	wire empty_sp_0;$/;"	n
empty_sp_1	tier2\fifo_bitplane_256_16.v	/^	output empty_sp_1;$/;"	p
empty_sp_1	tier2\fifo_bitplane_256_16.v	/^	wire empty_sp_1;$/;"	n
fifo_bitplane_256_16	tier2\fifo_bitplane_256_16.v	/^module fifo_bitplane_256_16(rd_clk,$/;"	m
fifo_group	tier2\fifo_bitplane_256_16.v	/^	input fifo_group;$/;"	p
full_cp_0	tier2\fifo_bitplane_256_16.v	/^	wire full_cp_0;$/;"	n
full_cp_1	tier2\fifo_bitplane_256_16.v	/^	wire full_cp_1;$/;"	n
full_mp_0	tier2\fifo_bitplane_256_16.v	/^	wire full_mp_0;$/;"	n
full_mp_1	tier2\fifo_bitplane_256_16.v	/^	wire full_mp_1;$/;"	n
full_sp_0	tier2\fifo_bitplane_256_16.v	/^	wire full_sp_0;$/;"	n
full_sp_1	tier2\fifo_bitplane_256_16.v	/^	wire full_sp_1;$/;"	n
pass	tier2\fifo_bitplane_256_16.v	/^	input [1:0]pass;$/;"	p
rd_clk	tier2\fifo_bitplane_256_16.v	/^	input rd_clk;$/;"	p
rd_data_count_cp_0	tier2\fifo_bitplane_256_16.v	/^	output [7:0]rd_data_count_cp_0;$/;"	p
rd_data_count_cp_0	tier2\fifo_bitplane_256_16.v	/^	wire [7:0]rd_data_count_cp_0;$/;"	n
rd_data_count_cp_1	tier2\fifo_bitplane_256_16.v	/^	output [7:0]rd_data_count_cp_1;$/;"	p
rd_data_count_cp_1	tier2\fifo_bitplane_256_16.v	/^	wire [7:0]rd_data_count_cp_1;$/;"	n
rd_data_count_mp_0	tier2\fifo_bitplane_256_16.v	/^	output [7:0]rd_data_count_mp_0;$/;"	p
rd_data_count_mp_0	tier2\fifo_bitplane_256_16.v	/^	wire [7:0]rd_data_count_mp_0;$/;"	n
rd_data_count_mp_1	tier2\fifo_bitplane_256_16.v	/^	output [7:0]rd_data_count_mp_1;$/;"	p
rd_data_count_mp_1	tier2\fifo_bitplane_256_16.v	/^	wire [7:0]rd_data_count_mp_1;$/;"	n
rd_data_count_sp_0	tier2\fifo_bitplane_256_16.v	/^	output [7:0]rd_data_count_sp_0;$/;"	p
rd_data_count_sp_0	tier2\fifo_bitplane_256_16.v	/^	wire [7:0]rd_data_count_sp_0;$/;"	n
rd_data_count_sp_1	tier2\fifo_bitplane_256_16.v	/^	output [7:0]rd_data_count_sp_1;$/;"	p
rd_data_count_sp_1	tier2\fifo_bitplane_256_16.v	/^	wire [7:0]rd_data_count_sp_1;$/;"	n
rd_en_cp_0	tier2\fifo_bitplane_256_16.v	/^	input rd_en_cp_0;$/;"	p
rd_en_cp_1	tier2\fifo_bitplane_256_16.v	/^	input rd_en_cp_1;$/;"	p
rd_en_mp_0	tier2\fifo_bitplane_256_16.v	/^	input rd_en_mp_0;$/;"	p
rd_en_mp_1	tier2\fifo_bitplane_256_16.v	/^	input rd_en_mp_1;$/;"	p
rd_en_sp_0	tier2\fifo_bitplane_256_16.v	/^	input rd_en_sp_0;$/;"	p
rd_en_sp_1	tier2\fifo_bitplane_256_16.v	/^	input rd_en_sp_1;$/;"	p
rst_syn	tier2\fifo_bitplane_256_16.v	/^	input rst_syn;$/;"	p
wr_clk	tier2\fifo_bitplane_256_16.v	/^	input wr_clk;$/;"	p
wr_en_cp_0	tier2\fifo_bitplane_256_16.v	/^	wire wr_en_cp_0=(pass==3)&&(!fifo_group);$/;"	n
wr_en_cp_1	tier2\fifo_bitplane_256_16.v	/^	wire wr_en_cp_1=(pass==3)&&(fifo_group);$/;"	n
wr_en_mp_0	tier2\fifo_bitplane_256_16.v	/^	wire wr_en_mp_0=(pass==2)&&(!fifo_group);$/;"	n
wr_en_mp_1	tier2\fifo_bitplane_256_16.v	/^	wire wr_en_mp_1=(pass==2)&&(fifo_group);$/;"	n
wr_en_sp_0	tier2\fifo_bitplane_256_16.v	/^	wire wr_en_sp_0=(pass==1)&&(!fifo_group);$/;"	n
wr_en_sp_1	tier2\fifo_bitplane_256_16.v	/^	wire wr_en_sp_1=(pass==1)&&(fifo_group);$/;"	n
ADDR_WIDTH	tier2\fifo_t1_t2.v	/^	parameter ADDR_WIDTH=14,$/;"	c
BUFFER	tier2\fifo_t1_t2.v	/^		BUFFER=12,$/;"	c
CAL_SLOPE_1	tier2\fifo_t1_t2.v	/^		CAL_SLOPE_1=2,$/;"	c
CAL_SLOPE_2	tier2\fifo_t1_t2.v	/^		CAL_SLOPE_2=3,$/;"	c
CAL_SLOPE_3	tier2\fifo_t1_t2.v	/^		CAL_SLOPE_3=4,$/;"	c
CAL_TRUNCATION_POINT	tier2\fifo_t1_t2.v	/^		CAL_TRUNCATION_POINT=10,$/;"	c
CAL_TRUNCATION_POINT_OVER	tier2\fifo_t1_t2.v	/^		CAL_TRUNCATION_POINT_OVER=11,$/;"	c
FIND_FIRST_PASS	tier2\fifo_t1_t2.v	/^		FIND_FIRST_PASS=1,$/;"	c
IDLE	tier2\fifo_t1_t2.v	/^	parameter IDLE=0,$/;"	c
NEXT_PASS	tier2\fifo_t1_t2.v	/^		NEXT_PASS=8,$/;"	c
ONE_EMPTY_CODEBLOCK_OVER	tier2\fifo_t1_t2.v	/^		ONE_EMPTY_CODEBLOCK_OVER=15;$/;"	c
PASS_OVER	tier2\fifo_t1_t2.v	/^		PASS_OVER=9,$/;"	c
SHIFT_CODESTREAM	tier2\fifo_t1_t2.v	/^		SHIFT_CODESTREAM=7,$/;"	c
SHIFT_OVER_FLAG	tier2\fifo_t1_t2.v	/^		SHIFT_OVER_FLAG=14,$/;"	c
SHIFT_PASS_FIRST_HEADER	tier2\fifo_t1_t2.v	/^		SHIFT_PASS_FIRST_HEADER=5,$/;"	c
SHIFT_PASS_SECOND_HEADER	tier2\fifo_t1_t2.v	/^		SHIFT_PASS_SECOND_HEADER=6,$/;"	c
WAITING_WRITE_OVER	tier2\fifo_t1_t2.v	/^		WAITING_WRITE_OVER=13,$/;"	c
WORD_WIDTH	tier2\fifo_t1_t2.v	/^		WORD_WIDTH=18;$/;"	c
buffer_all_over	tier2\fifo_t1_t2.v	/^	output buffer_all_over;$/;"	p
buffer_all_over	tier2\fifo_t1_t2.v	/^	reg buffer_all_over;$/;"	r
byte_counter	tier2\fifo_t1_t2.v	/^	reg [19:0]byte_counter;$/;"	r
byte_full	tier2\fifo_t1_t2.v	/^	wire byte_full;$/;"	n
cal_truncation_en	tier2\fifo_t1_t2.v	/^	wire cal_truncation_en;$/;"	n
cal_truncation_point_over	tier2\fifo_t1_t2.v	/^	output cal_truncation_point_over;$/;"	p
cal_truncation_point_over	tier2\fifo_t1_t2.v	/^	wire cal_truncation_point_over;$/;"	n
cal_truncation_point_start	tier2\fifo_t1_t2.v	/^	input cal_truncation_point_start;$/;"	p
codeblock_counter	tier2\fifo_t1_t2.v	/^	input [7:0]codeblock_counter;$/;"	p
codeblock_over_counter	tier2\fifo_t1_t2.v	/^	reg [5:0]codeblock_over_counter;$/;"	r
codeblock_shift_over	tier2\fifo_t1_t2.v	/^	output codeblock_shift_over;$/;"	p
codeblock_shift_over	tier2\fifo_t1_t2.v	/^	wire codeblock_shift_over;$/;"	n
compression_ratio	tier2\fifo_t1_t2.v	/^	input [2:0]compression_ratio;$/;"	p
data_from_mq	tier2\fifo_t1_t2.v	/^	input [15:0]data_from_mq;$/;"	p
distoration_tran	tier2\fifo_t1_t2.v	/^	reg [8:0]distoration_tran;$/;"	r
dout_plane_cp_0	tier2\fifo_t1_t2.v	/^    wire [15:0]dout_plane_cp_0;$/;"	n
dout_plane_cp_1	tier2\fifo_t1_t2.v	/^    wire [15:0]dout_plane_cp_1;$/;"	n
dout_plane_mp_0	tier2\fifo_t1_t2.v	/^    wire [15:0]dout_plane_mp_0;$/;"	n
dout_plane_mp_1	tier2\fifo_t1_t2.v	/^    wire [15:0]dout_plane_mp_1;$/;"	n
dout_plane_sp_0	tier2\fifo_t1_t2.v	/^	wire [15:0]dout_plane_sp_0;$/;"	n
dout_plane_sp_1	tier2\fifo_t1_t2.v	/^    wire [15:0]dout_plane_sp_1;$/;"	n
empty	tier2\fifo_t1_t2.v	/^	reg empty;$/;"	r
empty_combo	tier2\fifo_t1_t2.v	/^	wire [2:0]empty_combo;$/;"	n
empty_combo_0	tier2\fifo_t1_t2.v	/^	wire [2:0]empty_combo_0;$/;"	n
empty_combo_1	tier2\fifo_t1_t2.v	/^	wire [2:0]empty_combo_1;$/;"	n
empty_plane_cp_0	tier2\fifo_t1_t2.v	/^    wire empty_plane_cp_0;$/;"	n
empty_plane_cp_1	tier2\fifo_t1_t2.v	/^    wire empty_plane_cp_1;$/;"	n
empty_plane_mp_0	tier2\fifo_t1_t2.v	/^    wire empty_plane_mp_0;$/;"	n
empty_plane_mp_1	tier2\fifo_t1_t2.v	/^    wire empty_plane_mp_1;$/;"	n
empty_plane_sp_0	tier2\fifo_t1_t2.v	/^	wire empty_plane_sp_0;$/;"	n
empty_plane_sp_1	tier2\fifo_t1_t2.v	/^    wire empty_plane_sp_1;$/;"	n
exponent	tier2\fifo_t1_t2.v	/^	reg [4:0]exponent;$/;"	r
exponent_input	tier2\fifo_t1_t2.v	/^	reg [29:0]exponent_input;$/;"	r
fifo_group	tier2\fifo_t1_t2.v	/^	reg fifo_group;$/;"	r
fifo_out	tier2\fifo_t1_t2.v	/^	reg [15:0]fifo_out;$/;"	r
fifo_t1_t2	tier2\fifo_t1_t2.v	/^module fifo_t1_t2(\/*autoarg*\/$/;"	m
flush_over	tier2\fifo_t1_t2.v	/^	input flush_over;$/;"	p
flush_over_counter	tier2\fifo_t1_t2.v	/^	reg [3:0]flush_over_counter;$/;"	r
last_codeblock	tier2\fifo_t1_t2.v	/^	wire last_codeblock;$/;"	n
lram_address_wr	tier2\fifo_t1_t2.v	/^	output [ADDR_WIDTH-1:0]lram_address_wr;$/;"	p
lram_address_wr	tier2\fifo_t1_t2.v	/^	reg [ADDR_WIDTH-1:0]lram_address_wr;$/;"	r
lram_write_en	tier2\fifo_t1_t2.v	/^	output lram_write_en;$/;"	p
lram_write_en	tier2\fifo_t1_t2.v	/^	reg lram_write_en;$/;"	r
nextstate	tier2\fifo_t1_t2.v	/^	reg [4:0]nextstate;                     $/;"	r
one_codeblock_over	tier2\fifo_t1_t2.v	/^	input one_codeblock_over;$/;"	p
one_codeblock_over_reg	tier2\fifo_t1_t2.v	/^	reg one_codeblock_over_reg;$/;"	r
output_to_ram	tier2\fifo_t1_t2.v	/^	output [WORD_WIDTH-1:0]output_to_ram;$/;"	p
output_to_ram	tier2\fifo_t1_t2.v	/^	reg [17:0]output_to_ram;$/;"	r
pass_error	tier2\fifo_t1_t2.v	/^	reg [29:0]pass_error;$/;"	r
pass_error_expanded	tier2\fifo_t1_t2.v	/^	wire [38:0]pass_error_expanded;$/;"	n
pass_error_expanded_shifted	tier2\fifo_t1_t2.v	/^	wire [37:0]pass_error_expanded_shifted;$/;"	n
pass_error_plane_cp	tier2\fifo_t1_t2.v	/^	input [30:0]pass_error_plane_cp;$/;"	p
pass_error_plane_cp_0_reg	tier2\fifo_t1_t2.v	/^	reg [29:0]pass_error_plane_cp_0_reg;$/;"	r
pass_error_plane_cp_1_reg	tier2\fifo_t1_t2.v	/^	reg [29:0]pass_error_plane_cp_1_reg;$/;"	r
pass_error_plane_mp	tier2\fifo_t1_t2.v	/^	input [30:0]pass_error_plane_mp;$/;"	p
pass_error_plane_mp_0_reg	tier2\fifo_t1_t2.v	/^	reg [29:0]pass_error_plane_mp_0_reg;$/;"	r
pass_error_plane_mp_1_reg	tier2\fifo_t1_t2.v	/^	reg [29:0]pass_error_plane_mp_1_reg;$/;"	r
pass_error_plane_sp	tier2\fifo_t1_t2.v	/^	input [30:0]pass_error_plane_sp;$/;"	p
pass_error_plane_sp_0_reg	tier2\fifo_t1_t2.v	/^	reg [29:0]pass_error_plane_sp_0_reg;$/;"	r
pass_error_plane_sp_1_reg	tier2\fifo_t1_t2.v	/^	reg [29:0]pass_error_plane_sp_1_reg;$/;"	r
pass_length_tran	tier2\fifo_t1_t2.v	/^	reg [7:0]pass_length_tran;$/;"	r
pass_number	tier2\fifo_t1_t2.v	/^	reg [5:0]pass_number;$/;"	r
pass_over_reg	tier2\fifo_t1_t2.v	/^	reg pass_over_reg;$/;"	r
pass_plane	tier2\fifo_t1_t2.v	/^	input [1:0]pass_plane;$/;"	p
pass_word_count	tier2\fifo_t1_t2.v	/^	reg [7:0]pass_word_count;$/;"	r
pass_word_count_expanded	tier2\fifo_t1_t2.v	/^	wire [38:0]pass_word_count_expanded;$/;"	n
pass_word_count_expanded_shifted	tier2\fifo_t1_t2.v	/^	wire [37:0]pass_word_count_expanded_shifted;$/;"	n
rd_clk	tier2\fifo_t1_t2.v	/^	input rd_clk;$/;"	p
rd_data_count_plane_cp_0	tier2\fifo_t1_t2.v	/^	wire	[7:0]	rd_data_count_plane_cp_0; $/;"	n
rd_data_count_plane_cp_1	tier2\fifo_t1_t2.v	/^	wire	[7:0]	rd_data_count_plane_cp_1; $/;"	n
rd_data_count_plane_mp_0	tier2\fifo_t1_t2.v	/^	wire	[7:0]	rd_data_count_plane_mp_0; $/;"	n
rd_data_count_plane_mp_1	tier2\fifo_t1_t2.v	/^	wire	[7:0]	rd_data_count_plane_mp_1; $/;"	n
rd_data_count_plane_sp_0	tier2\fifo_t1_t2.v	/^	wire	[7:0]	rd_data_count_plane_sp_0; $/;"	n
rd_data_count_plane_sp_1	tier2\fifo_t1_t2.v	/^	wire	[7:0]	rd_data_count_plane_sp_1; $/;"	n
rd_en_plane_cp_0	tier2\fifo_t1_t2.v	/^	wire rd_en_plane_cp_0;$/;"	n
rd_en_plane_cp_1	tier2\fifo_t1_t2.v	/^	wire rd_en_plane_cp_1;$/;"	n
rd_en_plane_mp_0	tier2\fifo_t1_t2.v	/^	wire rd_en_plane_mp_0;$/;"	n
rd_en_plane_mp_1	tier2\fifo_t1_t2.v	/^	wire rd_en_plane_mp_1;$/;"	n
rd_en_plane_sp_0	tier2\fifo_t1_t2.v	/^	wire rd_en_plane_sp_0;$/;"	n
rd_en_plane_sp_1	tier2\fifo_t1_t2.v	/^	wire rd_en_plane_sp_1;$/;"	n
rears_pass_error	tier2\fifo_t1_t2.v	/^	wire [7:0]rears_pass_error;$/;"	n
rears_pass_word_count	tier2\fifo_t1_t2.v	/^	wire [7:0]rears_pass_word_count;$/;"	n
rst	tier2\fifo_t1_t2.v	/^	input rst;$/;"	p
rst_syn	tier2\fifo_t1_t2.v	/^	input rst_syn;$/;"	p
shift_number	tier2\fifo_t1_t2.v	/^	wire [4:0]shift_number=(30-exponent);$/;"	n
slope	tier2\fifo_t1_t2.v	/^	reg [8:0]slope;$/;"	r
slope_table_1	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_1  ;\/\/{{{$/;"	r
slope_table_10	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_10 ;$/;"	r
slope_table_100	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_100; $/;"	r
slope_table_101	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_101; $/;"	r
slope_table_102	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_102; $/;"	r
slope_table_103	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_103; $/;"	r
slope_table_104	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_104; $/;"	r
slope_table_105	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_105; $/;"	r
slope_table_106	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_106; $/;"	r
slope_table_107	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_107; $/;"	r
slope_table_108	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_108; $/;"	r
slope_table_109	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_109; $/;"	r
slope_table_11	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_11 ;$/;"	r
slope_table_110	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_110; $/;"	r
slope_table_111	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_111; $/;"	r
slope_table_112	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_112; $/;"	r
slope_table_113	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_113; $/;"	r
slope_table_114	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_114; $/;"	r
slope_table_115	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_115; $/;"	r
slope_table_116	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_116; $/;"	r
slope_table_117	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_117; $/;"	r
slope_table_118	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_118; $/;"	r
slope_table_119	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_119; $/;"	r
slope_table_12	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_12 ;$/;"	r
slope_table_120	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_120; $/;"	r
slope_table_121	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_121; $/;"	r
slope_table_122	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_122; $/;"	r
slope_table_123	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_123; $/;"	r
slope_table_124	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_124; $/;"	r
slope_table_125	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_125; $/;"	r
slope_table_126	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_126; $/;"	r
slope_table_127	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_127; $/;"	r
slope_table_128	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_128; $/;"	r
slope_table_129	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_129; $/;"	r
slope_table_13	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_13 ;$/;"	r
slope_table_130	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_130; $/;"	r
slope_table_131	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_131; $/;"	r
slope_table_132	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_132; $/;"	r
slope_table_133	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_133; $/;"	r
slope_table_134	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_134; $/;"	r
slope_table_135	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_135; $/;"	r
slope_table_136	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_136; $/;"	r
slope_table_137	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_137; $/;"	r
slope_table_138	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_138; $/;"	r
slope_table_139	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_139; $/;"	r
slope_table_14	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_14 ;$/;"	r
slope_table_140	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_140; $/;"	r
slope_table_141	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_141; $/;"	r
slope_table_142	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_142; $/;"	r
slope_table_143	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_143; $/;"	r
slope_table_144	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_144; $/;"	r
slope_table_145	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_145; $/;"	r
slope_table_146	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_146; $/;"	r
slope_table_147	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_147; $/;"	r
slope_table_148	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_148; $/;"	r
slope_table_149	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_149; $/;"	r
slope_table_15	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_15 ;$/;"	r
slope_table_150	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_150; $/;"	r
slope_table_151	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_151; $/;"	r
slope_table_152	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_152; $/;"	r
slope_table_153	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_153; $/;"	r
slope_table_154	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_154; $/;"	r
slope_table_155	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_155; $/;"	r
slope_table_156	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_156; $/;"	r
slope_table_157	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_157; $/;"	r
slope_table_158	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_158; $/;"	r
slope_table_159	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_159; $/;"	r
slope_table_16	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_16 ;$/;"	r
slope_table_160	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_160; $/;"	r
slope_table_161	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_161; $/;"	r
slope_table_162	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_162; $/;"	r
slope_table_163	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_163; $/;"	r
slope_table_164	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_164; $/;"	r
slope_table_165	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_165; $/;"	r
slope_table_166	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_166; $/;"	r
slope_table_167	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_167; $/;"	r
slope_table_168	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_168; $/;"	r
slope_table_169	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_169; $/;"	r
slope_table_17	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_17 ;$/;"	r
slope_table_170	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_170; $/;"	r
slope_table_171	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_171; $/;"	r
slope_table_172	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_172; $/;"	r
slope_table_173	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_173; $/;"	r
slope_table_174	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_174; $/;"	r
slope_table_175	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_175; $/;"	r
slope_table_176	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_176; $/;"	r
slope_table_177	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_177; $/;"	r
slope_table_178	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_178; $/;"	r
slope_table_179	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_179; $/;"	r
slope_table_18	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_18 ;$/;"	r
slope_table_180	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_180; $/;"	r
slope_table_181	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_181; $/;"	r
slope_table_182	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_182; $/;"	r
slope_table_183	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_183; $/;"	r
slope_table_184	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_184; $/;"	r
slope_table_185	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_185; $/;"	r
slope_table_186	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_186; $/;"	r
slope_table_187	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_187; $/;"	r
slope_table_188	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_188; $/;"	r
slope_table_189	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_189; $/;"	r
slope_table_19	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_19 ;$/;"	r
slope_table_190	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_190; $/;"	r
slope_table_191	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_191; $/;"	r
slope_table_192	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_192; $/;"	r
slope_table_193	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_193; $/;"	r
slope_table_194	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_194; $/;"	r
slope_table_195	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_195; $/;"	r
slope_table_196	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_196; $/;"	r
slope_table_197	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_197; $/;"	r
slope_table_198	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_198; $/;"	r
slope_table_199	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_199; $/;"	r
slope_table_2	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_2  ;$/;"	r
slope_table_20	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_20 ;$/;"	r
slope_table_200	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_200; $/;"	r
slope_table_201	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_201; $/;"	r
slope_table_202	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_202; $/;"	r
slope_table_203	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_203; $/;"	r
slope_table_204	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_204; $/;"	r
slope_table_205	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_205; $/;"	r
slope_table_206	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_206; $/;"	r
slope_table_207	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_207; $/;"	r
slope_table_208	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_208; $/;"	r
slope_table_209	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_209; $/;"	r
slope_table_21	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_21 ;$/;"	r
slope_table_210	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_210; $/;"	r
slope_table_211	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_211; $/;"	r
slope_table_212	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_212; $/;"	r
slope_table_213	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_213; $/;"	r
slope_table_214	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_214; $/;"	r
slope_table_215	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_215; $/;"	r
slope_table_216	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_216; $/;"	r
slope_table_217	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_217; $/;"	r
slope_table_218	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_218; $/;"	r
slope_table_219	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_219; $/;"	r
slope_table_22	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_22 ;$/;"	r
slope_table_220	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_220; $/;"	r
slope_table_221	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_221; $/;"	r
slope_table_222	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_222; $/;"	r
slope_table_223	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_223; $/;"	r
slope_table_224	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_224; $/;"	r
slope_table_225	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_225; $/;"	r
slope_table_226	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_226; $/;"	r
slope_table_227	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_227; $/;"	r
slope_table_228	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_228; $/;"	r
slope_table_229	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_229; $/;"	r
slope_table_23	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_23 ;$/;"	r
slope_table_230	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_230; $/;"	r
slope_table_231	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_231; $/;"	r
slope_table_232	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_232; $/;"	r
slope_table_233	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_233; $/;"	r
slope_table_234	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_234; $/;"	r
slope_table_235	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_235; $/;"	r
slope_table_236	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_236; $/;"	r
slope_table_237	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_237; $/;"	r
slope_table_238	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_238; $/;"	r
slope_table_239	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_239; $/;"	r
slope_table_24	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_24 ;$/;"	r
slope_table_240	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_240; $/;"	r
slope_table_241	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_241; $/;"	r
slope_table_242	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_242; $/;"	r
slope_table_243	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_243; $/;"	r
slope_table_244	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_244; $/;"	r
slope_table_245	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_245; $/;"	r
slope_table_246	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_246; $/;"	r
slope_table_247	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_247; $/;"	r
slope_table_248	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_248; $/;"	r
slope_table_249	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_249; $/;"	r
slope_table_25	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_25 ;$/;"	r
slope_table_250	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_250; $/;"	r
slope_table_251	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_251; $/;"	r
slope_table_252	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_252; $/;"	r
slope_table_253	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_253; $/;"	r
slope_table_254	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_254; $/;"	r
slope_table_255	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_255; $/;"	r
slope_table_256	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_256; $/;"	r
slope_table_257	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_257; $/;"	r
slope_table_258	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_258; $/;"	r
slope_table_259	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_259; $/;"	r
slope_table_26	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_26 ;$/;"	r
slope_table_260	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_260; $/;"	r
slope_table_261	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_261; $/;"	r
slope_table_262	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_262; $/;"	r
slope_table_263	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_263; $/;"	r
slope_table_264	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_264; $/;"	r
slope_table_265	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_265; $/;"	r
slope_table_266	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_266; $/;"	r
slope_table_267	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_267; $/;"	r
slope_table_268	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_268; $/;"	r
slope_table_269	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_269; $/;"	r
slope_table_27	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_27 ;$/;"	r
slope_table_270	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_270; $/;"	r
slope_table_271	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_271; $/;"	r
slope_table_272	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_272; $/;"	r
slope_table_273	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_273; $/;"	r
slope_table_274	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_274; $/;"	r
slope_table_275	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_275; $/;"	r
slope_table_276	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_276; $/;"	r
slope_table_277	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_277; $/;"	r
slope_table_278	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_278; $/;"	r
slope_table_279	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_279; $/;"	r
slope_table_28	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_28 ;$/;"	r
slope_table_280	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_280; $/;"	r
slope_table_281	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_281; $/;"	r
slope_table_282	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_282; $/;"	r
slope_table_283	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_283; $/;"	r
slope_table_284	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_284; $/;"	r
slope_table_285	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_285; $/;"	r
slope_table_286	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_286; $/;"	r
slope_table_287	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_287; $/;"	r
slope_table_288	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_288; $/;"	r
slope_table_289	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_289; $/;"	r
slope_table_29	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_29 ;$/;"	r
slope_table_290	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_290; $/;"	r
slope_table_291	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_291; $/;"	r
slope_table_292	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_292; $/;"	r
slope_table_293	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_293; $/;"	r
slope_table_294	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_294; $/;"	r
slope_table_295	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_295; $/;"	r
slope_table_296	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_296; $/;"	r
slope_table_297	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_297; $/;"	r
slope_table_298	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_298; $/;"	r
slope_table_299	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_299; $/;"	r
slope_table_3	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_3  ;$/;"	r
slope_table_30	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_30 ;$/;"	r
slope_table_300	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_300; $/;"	r
slope_table_301	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_301; $/;"	r
slope_table_302	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_302; $/;"	r
slope_table_303	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_303; $/;"	r
slope_table_304	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_304; $/;"	r
slope_table_305	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_305; $/;"	r
slope_table_306	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_306; $/;"	r
slope_table_307	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_307; $/;"	r
slope_table_308	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_308; $/;"	r
slope_table_309	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_309; $/;"	r
slope_table_31	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_31 ;$/;"	r
slope_table_310	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_310; $/;"	r
slope_table_311	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_311; $/;"	r
slope_table_312	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_312; $/;"	r
slope_table_313	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_313; $/;"	r
slope_table_314	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_314; $/;"	r
slope_table_315	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_315; $/;"	r
slope_table_316	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_316; $/;"	r
slope_table_317	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_317; $/;"	r
slope_table_318	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_318; $/;"	r
slope_table_319	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_319; $/;"	r
slope_table_32	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_32 ;$/;"	r
slope_table_320	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_320; $/;"	r
slope_table_321	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_321; $/;"	r
slope_table_322	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_322; $/;"	r
slope_table_323	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_323; $/;"	r
slope_table_324	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_324; $/;"	r
slope_table_325	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_325; $/;"	r
slope_table_326	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_326; $/;"	r
slope_table_327	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_327; $/;"	r
slope_table_328	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_328; $/;"	r
slope_table_329	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_329; $/;"	r
slope_table_33	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_33 ;$/;"	r
slope_table_330	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_330; $/;"	r
slope_table_331	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_331; $/;"	r
slope_table_332	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_332; $/;"	r
slope_table_333	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_333; $/;"	r
slope_table_334	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_334; $/;"	r
slope_table_335	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_335; $/;"	r
slope_table_336	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_336; $/;"	r
slope_table_337	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_337; $/;"	r
slope_table_338	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_338; $/;"	r
slope_table_339	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_339; $/;"	r
slope_table_34	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_34 ;$/;"	r
slope_table_340	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_340; $/;"	r
slope_table_341	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_341; $/;"	r
slope_table_342	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_342; $/;"	r
slope_table_343	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_343; $/;"	r
slope_table_344	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_344; $/;"	r
slope_table_345	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_345; $/;"	r
slope_table_346	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_346; $/;"	r
slope_table_347	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_347; $/;"	r
slope_table_348	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_348; $/;"	r
slope_table_349	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_349; $/;"	r
slope_table_35	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_35 ;$/;"	r
slope_table_350	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_350; $/;"	r
slope_table_351	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_351; $/;"	r
slope_table_352	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_352; $/;"	r
slope_table_353	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_353; $/;"	r
slope_table_354	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_354; $/;"	r
slope_table_355	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_355; $/;"	r
slope_table_356	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_356; $/;"	r
slope_table_357	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_357; $/;"	r
slope_table_358	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_358; $/;"	r
slope_table_359	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_359; $/;"	r
slope_table_36	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_36 ;$/;"	r
slope_table_360	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_360; $/;"	r
slope_table_361	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_361; $/;"	r
slope_table_362	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_362; $/;"	r
slope_table_363	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_363; $/;"	r
slope_table_364	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_364; $/;"	r
slope_table_365	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_365; $/;"	r
slope_table_366	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_366; $/;"	r
slope_table_367	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_367; $/;"	r
slope_table_368	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_368; $/;"	r
slope_table_369	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_369; $/;"	r
slope_table_37	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_37 ;$/;"	r
slope_table_370	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_370; $/;"	r
slope_table_371	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_371; $/;"	r
slope_table_372	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_372; $/;"	r
slope_table_373	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_373; $/;"	r
slope_table_374	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_374; $/;"	r
slope_table_375	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_375; $/;"	r
slope_table_376	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_376; $/;"	r
slope_table_377	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_377; $/;"	r
slope_table_378	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_378; $/;"	r
slope_table_379	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_379; $/;"	r
slope_table_38	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_38 ;$/;"	r
slope_table_380	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_380; $/;"	r
slope_table_381	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_381; $/;"	r
slope_table_382	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_382; $/;"	r
slope_table_383	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_383; $/;"	r
slope_table_384	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_384; $/;"	r
slope_table_385	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_385; $/;"	r
slope_table_386	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_386; $/;"	r
slope_table_387	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_387; $/;"	r
slope_table_388	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_388; $/;"	r
slope_table_389	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_389; $/;"	r
slope_table_39	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_39 ;$/;"	r
slope_table_390	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_390; $/;"	r
slope_table_391	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_391; $/;"	r
slope_table_392	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_392; $/;"	r
slope_table_393	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_393; $/;"	r
slope_table_394	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_394; $/;"	r
slope_table_395	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_395; $/;"	r
slope_table_396	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_396; $/;"	r
slope_table_397	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_397; $/;"	r
slope_table_398	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_398; $/;"	r
slope_table_399	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_399; $/;"	r
slope_table_4	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_4  ;$/;"	r
slope_table_40	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_40 ;$/;"	r
slope_table_400	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_400; $/;"	r
slope_table_401	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_401; $/;"	r
slope_table_402	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_402; $/;"	r
slope_table_403	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_403; $/;"	r
slope_table_404	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_404; $/;"	r
slope_table_405	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_405; $/;"	r
slope_table_406	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_406; $/;"	r
slope_table_407	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_407; $/;"	r
slope_table_408	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_408; $/;"	r
slope_table_409	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_409; $/;"	r
slope_table_41	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_41 ;$/;"	r
slope_table_410	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_410; $/;"	r
slope_table_411	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_411; $/;"	r
slope_table_412	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_412; $/;"	r
slope_table_413	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_413; $/;"	r
slope_table_414	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_414; $/;"	r
slope_table_415	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_415; $/;"	r
slope_table_416	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_416; $/;"	r
slope_table_417	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_417; $/;"	r
slope_table_418	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_418; $/;"	r
slope_table_419	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_419; $/;"	r
slope_table_42	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_42 ;$/;"	r
slope_table_420	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_420; $/;"	r
slope_table_421	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_421; $/;"	r
slope_table_422	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_422; $/;"	r
slope_table_423	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_423; $/;"	r
slope_table_424	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_424; $/;"	r
slope_table_425	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_425; $/;"	r
slope_table_426	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_426; $/;"	r
slope_table_427	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_427; $/;"	r
slope_table_428	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_428; $/;"	r
slope_table_429	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_429; $/;"	r
slope_table_43	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_43 ;$/;"	r
slope_table_430	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_430; $/;"	r
slope_table_431	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_431; $/;"	r
slope_table_432	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_432; $/;"	r
slope_table_433	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_433; $/;"	r
slope_table_434	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_434; $/;"	r
slope_table_435	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_435; $/;"	r
slope_table_436	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_436; $/;"	r
slope_table_437	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_437; $/;"	r
slope_table_438	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_438; $/;"	r
slope_table_439	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_439; $/;"	r
slope_table_44	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_44 ;$/;"	r
slope_table_440	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_440; $/;"	r
slope_table_441	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_441; $/;"	r
slope_table_442	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_442; $/;"	r
slope_table_443	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_443; $/;"	r
slope_table_444	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_444; $/;"	r
slope_table_445	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_445; $/;"	r
slope_table_446	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_446; $/;"	r
slope_table_447	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_447; $/;"	r
slope_table_448	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_448; $/;"	r
slope_table_449	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_449; $/;"	r
slope_table_45	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_45 ;$/;"	r
slope_table_450	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_450; $/;"	r
slope_table_451	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_451; $/;"	r
slope_table_452	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_452; $/;"	r
slope_table_453	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_453; $/;"	r
slope_table_454	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_454; $/;"	r
slope_table_455	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_455; $/;"	r
slope_table_456	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_456; $/;"	r
slope_table_457	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_457; $/;"	r
slope_table_458	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_458; $/;"	r
slope_table_459	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_459; $/;"	r
slope_table_46	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_46 ;$/;"	r
slope_table_460	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_460; $/;"	r
slope_table_461	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_461; $/;"	r
slope_table_462	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_462; $/;"	r
slope_table_463	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_463; $/;"	r
slope_table_464	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_464; $/;"	r
slope_table_465	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_465; $/;"	r
slope_table_466	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_466; $/;"	r
slope_table_467	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_467; $/;"	r
slope_table_468	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_468; $/;"	r
slope_table_469	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_469; $/;"	r
slope_table_47	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_47 ;$/;"	r
slope_table_470	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_470; $/;"	r
slope_table_471	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_471; $/;"	r
slope_table_472	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_472; $/;"	r
slope_table_473	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_473; $/;"	r
slope_table_474	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_474; $/;"	r
slope_table_475	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_475; $/;"	r
slope_table_476	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_476; $/;"	r
slope_table_477	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_477; $/;"	r
slope_table_478	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_478; $/;"	r
slope_table_479	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_479; $/;"	r
slope_table_48	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_48 ;$/;"	r
slope_table_480	tier2\fifo_t1_t2.v	/^	reg [9:0]slope_table_480; \/\/480=29*16+16\/\/}}}$/;"	r
slope_table_49	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_49 ;$/;"	r
slope_table_5	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_5  ;$/;"	r
slope_table_50	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_50 ;$/;"	r
slope_table_51	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_51 ;$/;"	r
slope_table_52	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_52 ;$/;"	r
slope_table_53	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_53 ;$/;"	r
slope_table_54	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_54 ;$/;"	r
slope_table_55	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_55 ;$/;"	r
slope_table_56	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_56 ;$/;"	r
slope_table_57	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_57 ;$/;"	r
slope_table_58	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_58 ;$/;"	r
slope_table_59	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_59 ;$/;"	r
slope_table_6	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_6  ;$/;"	r
slope_table_60	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_60 ;$/;"	r
slope_table_61	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_61 ;$/;"	r
slope_table_62	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_62 ;$/;"	r
slope_table_63	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_63 ;$/;"	r
slope_table_64	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_64 ;$/;"	r
slope_table_65	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_65 ;$/;"	r
slope_table_66	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_66 ;$/;"	r
slope_table_67	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_67 ;$/;"	r
slope_table_68	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_68 ;$/;"	r
slope_table_69	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_69 ;$/;"	r
slope_table_7	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_7  ;$/;"	r
slope_table_70	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_70 ;$/;"	r
slope_table_71	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_71 ;$/;"	r
slope_table_72	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_72 ;$/;"	r
slope_table_73	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_73 ;$/;"	r
slope_table_74	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_74 ;$/;"	r
slope_table_75	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_75 ;$/;"	r
slope_table_76	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_76 ;$/;"	r
slope_table_77	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_77 ;$/;"	r
slope_table_78	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_78 ;$/;"	r
slope_table_79	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_79 ;$/;"	r
slope_table_8	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_8  ;$/;"	r
slope_table_80	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_80 ;$/;"	r
slope_table_81	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_81 ;$/;"	r
slope_table_82	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_82 ;$/;"	r
slope_table_83	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_83 ;$/;"	r
slope_table_84	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_84 ;$/;"	r
slope_table_85	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_85 ;$/;"	r
slope_table_86	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_86 ;$/;"	r
slope_table_87	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_87 ;$/;"	r
slope_table_88	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_88 ;$/;"	r
slope_table_89	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_89 ;$/;"	r
slope_table_9	tier2\fifo_t1_t2.v	/^	reg [3:0]slope_table_9  ;$/;"	r
slope_table_90	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_90 ;$/;"	r
slope_table_91	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_91 ;$/;"	r
slope_table_92	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_92 ;$/;"	r
slope_table_93	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_93 ;$/;"	r
slope_table_94	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_94 ;$/;"	r
slope_table_95	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_95 ;$/;"	r
slope_table_96	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_96 ;$/;"	r
slope_table_97	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_97 ;$/;"	r
slope_table_98	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_98 ;$/;"	r
slope_table_99	tier2\fifo_t1_t2.v	/^	reg [8:0]slope_table_99 ;$/;"	r
state	tier2\fifo_t1_t2.v	/^	reg [4:0]state;                         $/;"	r
table_input	tier2\fifo_t1_t2.v	/^	reg [7:0]table_input;$/;"	r
table_output	tier2\fifo_t1_t2.v	/^	reg [7:0]table_output;$/;"	r
target_byte_number	tier2\fifo_t1_t2.v	/^	output [19:0]target_byte_number;$/;"	p
target_byte_number	tier2\fifo_t1_t2.v	/^	reg [19:0]target_byte_number;$/;"	r
target_slope	tier2\fifo_t1_t2.v	/^	output [8:0]target_slope;$/;"	p
target_slope	tier2\fifo_t1_t2.v	/^	reg [8:0]target_slope;$/;"	r
temp	tier2\fifo_t1_t2.v	/^	reg [8:0]temp;$/;"	r
time_counter	tier2\fifo_t1_t2.v	/^	reg [2:0]time_counter;$/;"	r
word_last_flag	tier2\fifo_t1_t2.v	/^	reg word_last_flag;$/;"	r
word_last_flag_plane_cp	tier2\fifo_t1_t2.v	/^	input word_last_flag_plane_cp;$/;"	p
word_last_flag_plane_cp_reg	tier2\fifo_t1_t2.v	/^	reg word_last_flag_plane_cp_reg;$/;"	r
word_last_flag_plane_mp	tier2\fifo_t1_t2.v	/^	input word_last_flag_plane_mp;$/;"	p
word_last_flag_plane_mp_reg	tier2\fifo_t1_t2.v	/^	reg word_last_flag_plane_mp_reg;$/;"	r
word_last_flag_plane_sp	tier2\fifo_t1_t2.v	/^	input word_last_flag_plane_sp;$/;"	p
word_last_flag_plane_sp_reg	tier2\fifo_t1_t2.v	/^	reg word_last_flag_plane_sp_reg;$/;"	r
word_last_flag_plus	tier2\fifo_t1_t2.v	/^	wire [1:0]word_last_flag_plus;$/;"	n
wr_clk	tier2\fifo_t1_t2.v	/^	input wr_clk;$/;"	p
zero_error_pass	tier2\fifo_t1_t2.v	/^	wire zero_error_pass;$/;"	n
zero_plane_number	tier2\fifo_t1_t2.v	/^	input [3:0]zero_plane_number;$/;"	p
zero_plane_number_reg	tier2\fifo_t1_t2.v	/^	reg [3:0]zero_plane_number_reg;$/;"	r
addra	tier2\ram_12k.v	/^input [13 : 0] addra;$/;"	p
clka	tier2\ram_12k.v	/^input clka;$/;"	p
dina	tier2\ram_12k.v	/^input [17 : 0] dina;$/;"	p
douta	tier2\ram_12k.v	/^output [17 : 0] douta;$/;"	p
ram_12k	tier2\ram_12k.v	/^module ram_12k($/;"	m
rsta	tier2\ram_12k.v	/^input rsta;$/;"	p
wea	tier2\ram_12k.v	/^input [0 : 0] wea;$/;"	p
BUFFERING_PASSES	tier2\tier2_control.v	/^		BUFFERING_PASSES=1,$/;"	c
CAL_TRUNCATION_POINT	tier2\tier2_control.v	/^		CAL_TRUNCATION_POINT=2,$/;"	c
GENERATING_CODESTREAM	tier2\tier2_control.v	/^		GENERATING_CODESTREAM=3;$/;"	c
IDLE	tier2\tier2_control.v	/^	parameter IDLE=0,$/;"	c
buffer_all_over	tier2\tier2_control.v	/^	input buffer_all_over;$/;"	p
cal_truncation_point_over	tier2\tier2_control.v	/^	input cal_truncation_point_over;$/;"	p
cal_truncation_point_start	tier2\tier2_control.v	/^	output cal_truncation_point_start;$/;"	p
cal_truncation_point_start	tier2\tier2_control.v	/^	wire cal_truncation_point_start;$/;"	n
clk	tier2\tier2_control.v	/^	input clk;$/;"	p
codestream_generate_over	tier2\tier2_control.v	/^	input codestream_generate_over;$/;"	p
codestream_generate_start	tier2\tier2_control.v	/^	output codestream_generate_start;$/;"	p
codestream_generate_start	tier2\tier2_control.v	/^	wire codestream_generate_start;$/;"	n
nextstate	tier2\tier2_control.v	/^	reg [2:0]nextstate;$/;"	r
rst	tier2\tier2_control.v	/^	input rst;$/;"	p
rst_syn	tier2\tier2_control.v	/^	input rst_syn;$/;"	p
state	tier2\tier2_control.v	/^	reg [2:0]state;$/;"	r
tier2_control	tier2\tier2_control.v	/^module tier2_control(clk,$/;"	m
ADDR_WIDTH	tier2\tier2_ram.v	/^	parameter ADDR_WIDTH=14,$/;"	c
WORD_WIDTH	tier2\tier2_ram.v	/^			WORD_WIDTH=18;$/;"	c
laddr_rd	tier2\tier2_ram.v	/^	input [ADDR_WIDTH-1:0]laddr_rd;$/;"	p
laddr_wr	tier2\tier2_ram.v	/^	input [ADDR_WIDTH-1:0]laddr_wr;$/;"	p
ldata_ram	tier2\tier2_ram.v	/^	output [WORD_WIDTH-1:0]ldata_ram;$/;"	p
lram_address	tier2\tier2_ram.v	/^	wire [ADDR_WIDTH-1:0]lram_address;$/;"	n
lram_read_en	tier2\tier2_ram.v	/^	input lram_read_en;$/;"	p
lram_write_en	tier2\tier2_ram.v	/^	input lram_write_en;$/;"	p
output_to_ram	tier2\tier2_ram.v	/^	input [WORD_WIDTH-1:0]output_to_ram;$/;"	p
rd_clk	tier2\tier2_ram.v	/^	input rd_clk;$/;"	p
rst_syn	tier2\tier2_ram.v	/^	input rst_syn;$/;"	p
tier2_ram	tier2\tier2_ram.v	/^module tier2_ram(rd_clk,$/;"	m
ADDR_WIDTH	tier2\tier2_top.v	/^			ADDR_WIDTH=14;$/;"	c
WORD_WIDTH	tier2\tier2_top.v	/^parameter WORD_WIDTH=18,$/;"	c
buffer_all_over	tier2\tier2_top.v	/^	wire buffer_all_over;$/;"	n
cal_truncation_point_start	tier2\tier2_top.v	/^	wire			cal_truncation_point_start;$/;"	n
clk	tier2\tier2_top.v	/^	wire clk=rd_clk;$/;"	n
codeblock_counter	tier2\tier2_top.v	/^	wire [7:0]codeblock_counter;$/;"	n
codeblock_shift_over	tier2\tier2_top.v	/^	wire codeblock_shift_over;$/;"	n
codestream_generate_over	tier2\tier2_top.v	/^	wire codestream_generate_over;$/;"	n
codestream_generate_start	tier2\tier2_top.v	/^	wire			codestream_generate_start;$/;"	n
compression_ratio	tier2\tier2_top.v	/^	input [2:0]compression_ratio;$/;"	p
data_from_mq	tier2\tier2_top.v	/^	input [15:0]data_from_mq;$/;"	p
data_from_ram	tier2\tier2_top.v	/^	wire [WORD_WIDTH-1:0]data_from_ram=ldata_ram;$/;"	n
flush_over	tier2\tier2_top.v	/^	input flush_over;$/;"	p
ldata_ram	tier2\tier2_top.v	/^	wire [WORD_WIDTH-1:0]ldata_ram;$/;"	n
lram_address_rd	tier2\tier2_top.v	/^	wire [ADDR_WIDTH-1:0]lram_address_rd;$/;"	n
lram_address_wr	tier2\tier2_top.v	/^	wire	[ADDR_WIDTH-1:0]	lram_address_wr;$/;"	n
lram_read_en	tier2\tier2_top.v	/^	wire lram_read_en;$/;"	n
lram_write_en	tier2\tier2_top.v	/^	wire			lram_write_en;$/;"	n
one_codeblock_over	tier2\tier2_top.v	/^	input one_codeblock_over;$/;"	p
output_address	tier2\tier2_top.v	/^	output [31:0]output_address;$/;"	p
output_address	tier2\tier2_top.v	/^	wire [31:0]output_address;$/;"	n
output_to_fpga_32	tier2\tier2_top.v	/^	output [31:0]output_to_fpga_32;$/;"	p
output_to_fpga_32	tier2\tier2_top.v	/^	wire [31:0]output_to_fpga_32;$/;"	n
output_to_ram	tier2\tier2_top.v	/^	wire	[WORD_WIDTH-1:0]	output_to_ram;$/;"	n
pass_error_cp	tier2\tier2_top.v	/^	input [30:0]pass_error_cp;$/;"	p
pass_error_mp	tier2\tier2_top.v	/^	input [30:0]pass_error_mp;$/;"	p
pass_error_plane_cp	tier2\tier2_top.v	/^	wire [30:0]pass_error_plane_cp=pass_error_cp;$/;"	n
pass_error_plane_mp	tier2\tier2_top.v	/^	wire [30:0]pass_error_plane_mp=pass_error_mp;$/;"	n
pass_error_plane_sp	tier2\tier2_top.v	/^	wire [30:0]pass_error_plane_sp=pass_error_sp;$/;"	n
pass_error_sp	tier2\tier2_top.v	/^	input [30:0]pass_error_sp;$/;"	p
pass_plane	tier2\tier2_top.v	/^	input [1:0]pass_plane ;$/;"	p
rd_clk	tier2\tier2_top.v	/^	input rd_clk;$/;"	p
rst	tier2\tier2_top.v	/^	input rst;$/;"	p
rst_syn	tier2\tier2_top.v	/^	output rst_syn;$/;"	p
rst_syn	tier2\tier2_top.v	/^	wire rst_syn;$/;"	n
target_byte_number	tier2\tier2_top.v	/^	wire [19:0]target_byte_number;$/;"	n
target_slope	tier2\tier2_top.v	/^	wire [8:0]target_slope;$/;"	n
tier2_top	tier2\tier2_top.v	/^module tier2_top(\/*autoarg*\/$/;"	m
word_last_flag_plane_cp	tier2\tier2_top.v	/^	input word_last_flag_plane_cp;$/;"	p
word_last_flag_plane_mp	tier2\tier2_top.v	/^	input word_last_flag_plane_mp;$/;"	p
word_last_flag_plane_sp	tier2\tier2_top.v	/^	input word_last_flag_plane_sp;$/;"	p
wr_clk	tier2\tier2_top.v	/^	input wr_clk;$/;"	p
write_en	tier2\tier2_top.v	/^	output [3:0]write_en;$/;"	p
write_en	tier2\tier2_top.v	/^	wire [3:0]write_en;$/;"	n
zero_plane_number	tier2\tier2_top.v	/^	input [3:0]zero_plane_number;$/;"	p
!_TAG_FILE_SORTED	1	/0=unsorted, 1=sorted, 2=foldcase/
!_TAG_FILE_FORMAT	2	/extended format; --format=1 will not append ;" to lines/
!_TAG_PROGRAM_VERSION	5.8	//
!_TAG_PROGRAM_AUTHOR	Darren Hiebert	/dhiebert@users.sourceforge.net/
!_TAG_PROGRAM_NAME	Exuberant Ctags	//
!_TAG_PROGRAM_URL	http://ctags.sourceforge.net	/official site/
