
# Program: Catapult System Level Synthesis
# Version: 2011a.41
#    File: Nlview netlist

module new "Convolotion:core:fsm" "orig"
load port clk input -attr xrf 28904 -attr oid 1 -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/clk}
load port rst input -attr xrf 28905 -attr oid 2 -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/rst}
load portBus fsm_output(18:0) output 19 fsm_output(18) fsm_output(17) fsm_output(16) fsm_output(15) fsm_output(14) fsm_output(13) fsm_output(12) fsm_output(11) fsm_output(10) fsm_output(9) fsm_output(8) fsm_output(7) fsm_output(6) fsm_output(5) fsm_output(4) fsm_output(3) fsm_output(2) fsm_output(1) fsm_output(0) -attr xrf 28906 -attr oid 3 -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load port st(for-1:for:for:for)#1_tr0 input -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/st(for-1:for:for:for)#1_tr0}
load port st(for-1:for:for)_tr0 input -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/st(for-1:for:for)_tr0}
load port st(for-1:for)#1_tr0 input -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/st(for-1:for)#1_tr0}
load port st(for-2:for:for)_tr0 input -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/st(for-2:for:for)_tr0}
load port st(for-2:for)#1_tr0 input -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/st(for-2:for)#1_tr0}
load port st(for)#1_tr0 input -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/st(for)#1_tr0}
load port st(for-3:for:for)_tr0 input -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/st(for-3:for:for)_tr0}
load port st(for-3:for)#1_tr0 input -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/st(for-3:for)#1_tr0}
load net {clk} -attr xrf 28907 -attr oid 4
load net {clk} -port {clk} -attr xrf 28908 -attr oid 5
load net {rst} -attr xrf 28909 -attr oid 6
load net {rst} -port {rst} -attr xrf 28910 -attr oid 7
load net {fsm_output(0)} -attr vt d
load net {fsm_output(1)} -attr vt d
load net {fsm_output(2)} -attr vt d
load net {fsm_output(3)} -attr vt d
load net {fsm_output(4)} -attr vt d
load net {fsm_output(5)} -attr vt d
load net {fsm_output(6)} -attr vt d
load net {fsm_output(7)} -attr vt d
load net {fsm_output(8)} -attr vt d
load net {fsm_output(9)} -attr vt d
load net {fsm_output(10)} -attr vt d
load net {fsm_output(11)} -attr vt d
load net {fsm_output(12)} -attr vt d
load net {fsm_output(13)} -attr vt d
load net {fsm_output(14)} -attr vt d
load net {fsm_output(15)} -attr vt d
load net {fsm_output(16)} -attr vt d
load net {fsm_output(17)} -attr vt d
load net {fsm_output(18)} -attr vt d
load netBundle {fsm_output} 19 {fsm_output(0)} {fsm_output(1)} {fsm_output(2)} {fsm_output(3)} {fsm_output(4)} {fsm_output(5)} {fsm_output(6)} {fsm_output(7)} {fsm_output(8)} {fsm_output(9)} {fsm_output(10)} {fsm_output(11)} {fsm_output(12)} {fsm_output(13)} {fsm_output(14)} {fsm_output(15)} {fsm_output(16)} {fsm_output(17)} {fsm_output(18)} -attr xrf 28911 -attr oid 8 -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(0)} -port {fsm_output(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(1)} -port {fsm_output(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(2)} -port {fsm_output(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(3)} -port {fsm_output(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(4)} -port {fsm_output(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(5)} -port {fsm_output(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(6)} -port {fsm_output(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(7)} -port {fsm_output(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(8)} -port {fsm_output(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(9)} -port {fsm_output(9)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(10)} -port {fsm_output(10)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(11)} -port {fsm_output(11)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(12)} -port {fsm_output(12)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(13)} -port {fsm_output(13)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(14)} -port {fsm_output(14)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(15)} -port {fsm_output(15)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(16)} -port {fsm_output(16)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(17)} -port {fsm_output(17)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {fsm_output(18)} -port {fsm_output(18)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm/fsm_output}
load net {st(for-1:for:for:for)#1_tr0} -attr vt d
load net {st(for-1:for:for:for)#1_tr0} -port {st(for-1:for:for:for)#1_tr0}
load net {st(for-1:for:for)_tr0} -attr vt d
load net {st(for-1:for:for)_tr0} -port {st(for-1:for:for)_tr0}
load net {st(for-1:for)#1_tr0} -attr vt d
load net {st(for-1:for)#1_tr0} -port {st(for-1:for)#1_tr0}
load net {st(for-2:for:for)_tr0} -attr vt d
load net {st(for-2:for:for)_tr0} -port {st(for-2:for:for)_tr0}
load net {st(for-2:for)#1_tr0} -attr vt d
load net {st(for-2:for)#1_tr0} -port {st(for-2:for)#1_tr0}
load net {st(for)#1_tr0} -attr vt d
load net {st(for)#1_tr0} -port {st(for)#1_tr0}
load net {st(for-3:for:for)_tr0} -attr vt d
load net {st(for-3:for:for)_tr0} -port {st(for-3:for:for)_tr0}
load net {st(for-3:for)#1_tr0} -attr vt d
load net {st(for-3:for)#1_tr0} -port {st(for-3:for)#1_tr0}
### END MODULE 

module new "Convolotion:core" "orig"
load port clk input -attr xrf 28912 -attr oid 9 -attr vt d -attr @path {/Convolotion/Convolotion:core/clk}
load port rst input -attr xrf 28913 -attr oid 10 -attr vt d -attr @path {/Convolotion/Convolotion:core/rst}
load portBus in:rsc:singleport.addr(17:0) output 18 in:rsc:singleport.addr(17) in:rsc:singleport.addr(16) in:rsc:singleport.addr(15) in:rsc:singleport.addr(14) in:rsc:singleport.addr(13) in:rsc:singleport.addr(12) in:rsc:singleport.addr(11) in:rsc:singleport.addr(10) in:rsc:singleport.addr(9) in:rsc:singleport.addr(8) in:rsc:singleport.addr(7) in:rsc:singleport.addr(6) in:rsc:singleport.addr(5) in:rsc:singleport.addr(4) in:rsc:singleport.addr(3) in:rsc:singleport.addr(2) in:rsc:singleport.addr(1) in:rsc:singleport.addr(0) -attr xrf 28914 -attr oid 11 -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load port in:rsc:singleport.re output -attr xrf 28915 -attr oid 12 -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.re}
load portBus in:rsc:singleport.data_out(7:0) input 8 in:rsc:singleport.data_out(7) in:rsc:singleport.data_out(6) in:rsc:singleport.data_out(5) in:rsc:singleport.data_out(4) in:rsc:singleport.data_out(3) in:rsc:singleport.data_out(2) in:rsc:singleport.data_out(1) in:rsc:singleport.data_out(0) -attr xrf 28916 -attr oid 13 -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load portBus out:rsc:singleport.data_in(7:0) output 8 out:rsc:singleport.data_in(7) out:rsc:singleport.data_in(6) out:rsc:singleport.data_in(5) out:rsc:singleport.data_in(4) out:rsc:singleport.data_in(3) out:rsc:singleport.data_in(2) out:rsc:singleport.data_in(1) out:rsc:singleport.data_in(0) -attr xrf 28917 -attr oid 14 -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load portBus out:rsc:singleport.addr(17:0) output 18 out:rsc:singleport.addr(17) out:rsc:singleport.addr(16) out:rsc:singleport.addr(15) out:rsc:singleport.addr(14) out:rsc:singleport.addr(13) out:rsc:singleport.addr(12) out:rsc:singleport.addr(11) out:rsc:singleport.addr(10) out:rsc:singleport.addr(9) out:rsc:singleport.addr(8) out:rsc:singleport.addr(7) out:rsc:singleport.addr(6) out:rsc:singleport.addr(5) out:rsc:singleport.addr(4) out:rsc:singleport.addr(3) out:rsc:singleport.addr(2) out:rsc:singleport.addr(1) out:rsc:singleport.addr(0) -attr xrf 28918 -attr oid 15 -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load port out:rsc:singleport.we output -attr xrf 28919 -attr oid 16 -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.we}
load symbol "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2,0,2,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(1:0) input 2 a(1) a(0) \
     portBus b(1:0) input 2 b(1) b(0) \
     portBus z(1:0) output 2 z(1) z(0) \

load symbol "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3,0,3,0,4)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(2:0) input 3 a(2) a(1) a(0) \
     portBus b(2:0) input 3 b(2) b(1) b(0) \
     portBus z(3:0) output 4 z(3) z(2) z(1) z(0) \

load symbol "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus a(8:0) input 9 a(8) a(7) a(6) a(5) a(4) a(3) a(2) a(1) a(0) \
     portBus b(2:0) input 3 b(2) b(1) b(0) \
     portBus z(10:0) output 11 z(10) z(9) z(8) z(7) z(6) z(5) z(4) z(3) z(2) z(1) z(0) \

load symbol "Convolotion:core:fsm" "orig" GEN \
     port clk#1 input \
     port rst#1 input \
     portBus fsm_output(18:0) output 19 fsm_output(18) fsm_output(17) fsm_output(16) fsm_output(15) fsm_output(14) fsm_output(13) fsm_output(12) fsm_output(11) fsm_output(10) fsm_output(9) fsm_output(8) fsm_output(7) fsm_output(6) fsm_output(5) fsm_output(4) fsm_output(3) fsm_output(2) fsm_output(1) fsm_output(0) \
     port st(for-1:for:for:for)#1_tr0 input \
     port st(for-1:for:for)_tr0 input \
     port st(for-1:for)#1_tr0 input \
     port st(for-2:for:for)_tr0 input \
     port st(for-2:for)#1_tr0 input \
     port st(for)#1_tr0 input \
     port st(for-3:for:for)_tr0 input \
     port st(for-3:for)#1_tr0 input \

load symbol "or(6,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus A4(0:0) input 1 A4(0) \
     portBus A5(0:0) input 1 A5(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "nor(3,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "or(2,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "not(1)" "INTERFACE" INV boxcolor 0 \
     portBus A(0:0) input 1 A(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "and(5,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus A4(0:0) input 1 A4(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "mux(2,6)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(5:0) input 6 A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(5:0) input 6 A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(5:0) output 6 Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "and(2,6)" "INTERFACE" AND boxcolor 0 \
     portBus A0(5:0) input 6 A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(5:0) input 6 A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus Z(5:0) output 6 Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(6,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(5:0) input 6 D(5) D(4) D(3) D(2) D(1) D(0) \
     portBus DRs(5:0) input 6 DRs(5) DRs(4) DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(5:0) output 6 Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "mux(2,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "and(2,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "reg(1,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(0:0) input 1 D(0) \
     portBus DRs(0:0) input 1 DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "nor(2,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "mux(2,9)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(8:0) input 9 A0(8) A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(8:0) input 9 A1(8) A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(8:0) output 9 Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "and(2,9)" "INTERFACE" AND boxcolor 0 \
     portBus A0(8:0) input 9 A0(8) A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(8:0) input 9 A1(8) A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus Z(8:0) output 9 Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "reg(9,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(8:0) input 9 D(8) D(7) D(6) D(5) D(4) D(3) D(2) D(1) D(0) \
     portBus DRs(8:0) input 9 DRs(8) DRs(7) DRs(6) DRs(5) DRs(4) DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(8:0) output 9 Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "and(3,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "and(3,9)" "INTERFACE" AND boxcolor 0 \
     portBus A0(8:0) input 9 A0(8) A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(8:0) input 9 A1(8) A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus A2(8:0) input 9 A2(8) A2(7) A2(6) A2(5) A2(4) A2(3) A2(2) A2(1) A2(0) \
     portBus Z(8:0) output 9 Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "or(3,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "mux(2,2)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(1:0) input 2 A0(1) A0(0) \
     portBus A1(1:0) input 2 A1(1) A1(0) \
     portBus S(0:0) input.top 1 S(0) \
     portBus Z(1:0) output 2 Z(1) Z(0) \

load symbol "nor(8,1)" "INTERFACE" NOR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus A4(0:0) input 1 A4(0) \
     portBus A5(0:0) input 1 A5(0) \
     portBus A6(0:0) input 1 A6(0) \
     portBus A7(0:0) input 1 A7(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "and(2,2)" "INTERFACE" AND boxcolor 0 \
     portBus A0(1:0) input 2 A0(1) A0(0) \
     portBus A1(1:0) input 2 A1(1) A1(0) \
     portBus Z(1:0) output 2 Z(1) Z(0) \

load symbol "reg(2,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(1:0) input 2 D(1) D(0) \
     portBus DRs(1:0) input 2 DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(1:0) output 2 Z(1) Z(0) \

load symbol "and(6,1)" "INTERFACE" AND boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus A4(0:0) input 1 A4(0) \
     portBus A5(0:0) input 1 A5(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "mux(16,1)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus A4(0:0) input 1 A4(0) \
     portBus A5(0:0) input 1 A5(0) \
     portBus A6(0:0) input 1 A6(0) \
     portBus A7(0:0) input 1 A7(0) \
     portBus A8(0:0) input 1 A8(0) \
     portBus A9(0:0) input 1 A9(0) \
     portBus A10(0:0) input 1 A10(0) \
     portBus A11(0:0) input 1 A11(0) \
     portBus A12(0:0) input 1 A12(0) \
     portBus A13(0:0) input 1 A13(0) \
     portBus A14(0:0) input 1 A14(0) \
     portBus A15(0:0) input 1 A15(0) \
     portBus S(3:0) input.top 4 S(3) S(2) S(1) S(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "or(4,1)" "INTERFACE" OR boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus A2(0:0) input 1 A2(0) \
     portBus A3(0:0) input 1 A3(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "mux(16,2)" "INTERFACE" MUX boxcolor 0 \
     portBus A0(1:0) input 2 A0(1) A0(0) \
     portBus A1(1:0) input 2 A1(1) A1(0) \
     portBus A2(1:0) input 2 A2(1) A2(0) \
     portBus A3(1:0) input 2 A3(1) A3(0) \
     portBus A4(1:0) input 2 A4(1) A4(0) \
     portBus A5(1:0) input 2 A5(1) A5(0) \
     portBus A6(1:0) input 2 A6(1) A6(0) \
     portBus A7(1:0) input 2 A7(1) A7(0) \
     portBus A8(1:0) input 2 A8(1) A8(0) \
     portBus A9(1:0) input 2 A9(1) A9(0) \
     portBus A10(1:0) input 2 A10(1) A10(0) \
     portBus A11(1:0) input 2 A11(1) A11(0) \
     portBus A12(1:0) input 2 A12(1) A12(0) \
     portBus A13(1:0) input 2 A13(1) A13(0) \
     portBus A14(1:0) input 2 A14(1) A14(0) \
     portBus A15(1:0) input 2 A15(1) A15(0) \
     portBus S(3:0) input.top 4 S(3) S(2) S(1) S(0) \
     portBus Z(1:0) output 2 Z(1) Z(0) \

load symbol "reg(10,1,0,0,1)" "INTERFACE" GEN boxcolor 1 \
     portBus D(9:0) input 10 D(9) D(8) D(7) D(6) D(5) D(4) D(3) D(2) D(1) D(0) \
     portBus DRs(9:0) input 10 DRs(9) DRs(8) DRs(7) DRs(6) DRs(5) DRs(4) DRs(3) DRs(2) DRs(1) DRs(0) \
     port clk input.clk \
     portBus Rs(0:0) input 1 Rs(0) \
     portBus Z(9:0) output 10 Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "add(2,0,2,0,3)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 A(1) A(0) \
     portBus B(1:0) input 2 B(1) B(0) \
     portBus Z(2:0) output 3 Z(2) Z(1) Z(0) \

load symbol "not(2)" "INTERFACE" INV boxcolor 0 \
     portBus A(1:0) input 2 A(1) A(0) \
     portBus Z(1:0) output 2 Z(1) Z(0) \

load symbol "add(2,-1,1,0,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 A(1) A(0) \
     portBus B(0:0) input 1 B(0) \
     portBus Z(1:0) output 2 Z(1) Z(0) \

load symbol "or(2,8)" "INTERFACE" OR boxcolor 0 \
     portBus A0(7:0) input 8 A0(7) A0(6) A0(5) A0(4) A0(3) A0(2) A0(1) A0(0) \
     portBus A1(7:0) input 8 A1(7) A1(6) A1(5) A1(4) A1(3) A1(2) A1(1) A1(0) \
     portBus Z(7:0) output 8 Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "mul(8,0,5,0,12)" "INTERFACE" RTL(*) boxcolor 0 \
     portBus A(7:0) input 8 A(7) A(6) A(5) A(4) A(3) A(2) A(1) A(0) \
     portBus B(4:0) input 5 B(4) B(3) B(2) B(1) B(0) \
     portBus Z(11:0) output 12 Z(11) Z(10) Z(9) Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "add(8,0,5,0,9)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(7:0) input 8 A(7) A(6) A(5) A(4) A(3) A(2) A(1) A(0) \
     portBus B(4:0) input 5 B(4) B(3) B(2) B(1) B(0) \
     portBus Z(8:0) output 9 Z(8) Z(7) Z(6) Z(5) Z(4) Z(3) Z(2) Z(1) Z(0) \

load symbol "nand(2,1)" "INTERFACE" NAND boxcolor 0 \
     portBus A0(0:0) input 1 A0(0) \
     portBus A1(0:0) input 1 A1(0) \
     portBus Z(0:0) output 1 Z(0) \

load symbol "add(2,-1,1,1,2)" "INTERFACE" RTL(+) boxcolor 0 \
     portBus A(1:0) input 2 A(1) A(0) \
     portBus B(0:0) input 1 B(0) \
     portBus Z(1:0) output 2 Z(1) Z(0) \

load net {reg#3(0)} -attr vt d
load net {reg#3(1)} -attr vt d
load net {reg#3(2)} -attr vt d
load net {reg#3(3)} -attr vt d
load net {reg#3(4)} -attr vt d
load net {reg#3(5)} -attr vt d
load net {reg#3(6)} -attr vt d
load net {reg#3(7)} -attr vt d
load net {reg#3(8)} -attr vt d
load netBundle {reg#3} 9 {reg#3(0)} {reg#3(1)} {reg#3(2)} {reg#3(3)} {reg#3(4)} {reg#3(5)} {reg#3(6)} {reg#3(7)} {reg#3(8)} -attr xrf 28920 -attr oid 17 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {Result.reg#1(0)} -attr vt d
load net {Result.reg#1(1)} -attr vt d
load net {Result.reg#1(2)} -attr vt d
load net {Result.reg#1(3)} -attr vt d
load net {Result.reg#1(4)} -attr vt d
load net {Result.reg#1(5)} -attr vt d
load netBundle {Result.reg#1} 6 {Result.reg#1(0)} {Result.reg#1(1)} {Result.reg#1(2)} {Result.reg#1(3)} {Result.reg#1(4)} {Result.reg#1(5)} -attr xrf 28921 -attr oid 18 -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {reg#5(0)} -attr vt d
load net {reg#5(1)} -attr vt d
load netBundle {reg#5} 2 {reg#5(0)} {reg#5(1)} -attr xrf 28922 -attr oid 19 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#5}
load net {reg#4(0)} -attr vt d
load net {reg#4(1)} -attr vt d
load netBundle {reg#4} 2 {reg#4(0)} {reg#4(1)} -attr xrf 28923 -attr oid 20 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#4}
load net {reg#1(0)} -attr vt d
load net {reg#1(1)} -attr vt d
load net {reg#1(2)} -attr vt d
load net {reg#1(3)} -attr vt d
load net {reg#1(4)} -attr vt d
load net {reg#1(5)} -attr vt d
load net {reg#1(6)} -attr vt d
load net {reg#1(7)} -attr vt d
load net {reg#1(8)} -attr vt d
load net {reg#1(9)} -attr vt d
load netBundle {reg#1} 10 {reg#1(0)} {reg#1(1)} {reg#1(2)} {reg#1(3)} {reg#1(4)} {reg#1(5)} {reg#1(6)} {reg#1(7)} {reg#1(8)} {reg#1(9)} -attr xrf 28924 -attr oid 21 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {for:for:for:for:else.reg(0)} -attr vt d
load net {for:for:for:for:else.reg(1)} -attr vt d
load netBundle {for:for:for:for:else.reg} 2 {for:for:for:for:else.reg(0)} {for:for:for:for:else.reg(1)} -attr xrf 28925 -attr oid 22 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else.reg}
load net {reg#2(0)} -attr vt d
load net {reg#2(1)} -attr vt d
load net {reg#2(2)} -attr vt d
load net {reg#2(3)} -attr vt d
load net {reg#2(4)} -attr vt d
load net {reg#2(5)} -attr vt d
load net {reg#2(6)} -attr vt d
load net {reg#2(7)} -attr vt d
load net {reg#2(8)} -attr vt d
load netBundle {reg#2} 9 {reg#2(0)} {reg#2(1)} {reg#2(2)} {reg#2(3)} {reg#2(4)} {reg#2(5)} {reg#2(6)} {reg#2(7)} {reg#2(8)} -attr xrf 28926 -attr oid 23 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg(Dcolumn#1.sva).tmp#1(0)} -attr vt d
load net {reg(Dcolumn#1.sva).tmp#1(1)} -attr vt d
load net {reg(Dcolumn#1.sva).tmp#1(2)} -attr vt d
load net {reg(Dcolumn#1.sva).tmp#1(3)} -attr vt d
load net {reg(Dcolumn#1.sva).tmp#1(4)} -attr vt d
load net {reg(Dcolumn#1.sva).tmp#1(5)} -attr vt d
load net {reg(Dcolumn#1.sva).tmp#1(6)} -attr vt d
load net {reg(Dcolumn#1.sva).tmp#1(7)} -attr vt d
load net {reg(Dcolumn#1.sva).tmp#1(8)} -attr vt d
load netBundle {reg(Dcolumn#1.sva).tmp#1} 9 {reg(Dcolumn#1.sva).tmp#1(0)} {reg(Dcolumn#1.sva).tmp#1(1)} {reg(Dcolumn#1.sva).tmp#1(2)} {reg(Dcolumn#1.sva).tmp#1(3)} {reg(Dcolumn#1.sva).tmp#1(4)} {reg(Dcolumn#1.sva).tmp#1(5)} {reg(Dcolumn#1.sva).tmp#1(6)} {reg(Dcolumn#1.sva).tmp#1(7)} {reg(Dcolumn#1.sva).tmp#1(8)} -attr xrf 28927 -attr oid 24 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {z.out(0)} -attr vt d
load net {z.out(1)} -attr vt d
load netBundle {z.out} 2 {z.out(0)} {z.out(1)} -attr xrf 28928 -attr oid 25 -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out}
load net {z.out#2(0)} -attr vt d
load net {z.out#2(1)} -attr vt d
load net {z.out#2(2)} -attr vt d
load net {z.out#2(3)} -attr vt d
load net {z.out#2(4)} -attr vt d
load net {z.out#2(5)} -attr vt d
load net {z.out#2(6)} -attr vt d
load net {z.out#2(7)} -attr vt d
load net {z.out#2(8)} -attr vt d
load net {z.out#2(9)} -attr vt d
load net {z.out#2(10)} -attr vt d
load netBundle {z.out#2} 11 {z.out#2(0)} {z.out#2(1)} {z.out#2(2)} {z.out#2(3)} {z.out#2(4)} {z.out#2(5)} {z.out#2(6)} {z.out#2(7)} {z.out#2(8)} {z.out#2(9)} {z.out#2(10)} -attr xrf 28929 -attr oid 26 -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#3(0)} -attr vt d
load net {z.out#3(1)} -attr vt d
load net {z.out#3(2)} -attr vt d
load net {z.out#3(3)} -attr vt d
load net {z.out#3(4)} -attr vt d
load net {z.out#3(5)} -attr vt d
load net {z.out#3(6)} -attr vt d
load net {z.out#3(7)} -attr vt d
load net {z.out#3(8)} -attr vt d
load net {z.out#3(9)} -attr vt d
load net {z.out#3(10)} -attr vt d
load netBundle {z.out#3} 11 {z.out#3(0)} {z.out#3(1)} {z.out#3(2)} {z.out#3(3)} {z.out#3(4)} {z.out#3(5)} {z.out#3(6)} {z.out#3(7)} {z.out#3(8)} {z.out#3(9)} {z.out#3(10)} -attr xrf 28930 -attr oid 27 -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#4(0)} -attr vt d
load net {z.out#4(1)} -attr vt d
load net {z.out#4(2)} -attr vt d
load net {z.out#4(3)} -attr vt d
load net {z.out#4(4)} -attr vt d
load net {z.out#4(5)} -attr vt d
load net {z.out#4(6)} -attr vt d
load net {z.out#4(7)} -attr vt d
load net {z.out#4(8)} -attr vt d
load net {z.out#4(9)} -attr vt d
load net {z.out#4(10)} -attr vt d
load netBundle {z.out#4} 11 {z.out#4(0)} {z.out#4(1)} {z.out#4(2)} {z.out#4(3)} {z.out#4(4)} {z.out#4(5)} {z.out#4(6)} {z.out#4(7)} {z.out#4(8)} {z.out#4(9)} {z.out#4(10)} -attr xrf 28931 -attr oid 28 -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {for:for:for:for:else:acc.sdt(0)} -attr vt d
load net {for:for:for:for:else:acc.sdt(1)} -attr vt d
load net {for:for:for:for:else:acc.sdt(2)} -attr vt d
load netBundle {for:for:for:for:else:acc.sdt} 3 {for:for:for:for:else:acc.sdt(0)} {for:for:for:for:else:acc.sdt(1)} {for:for:for:for:else:acc.sdt(2)} -attr xrf 28932 -attr oid 29 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc.sdt}
load net {for-1:for:for:for:else:conc#6(0)} -attr vt d
load net {for-1:for:for:for:else:conc#6(1)} -attr vt d
load net {for-1:for:for:for:else:conc#6(2)} -attr vt d
load net {for-1:for:for:for:else:conc#6(3)} -attr vt d
load netBundle {for-1:for:for:for:else:conc#6} 4 {for-1:for:for:for:else:conc#6(0)} {for-1:for:for:for:else:conc#6(1)} {for-1:for:for:for:else:conc#6(2)} {for-1:for:for:for:else:conc#6(3)} -attr xrf 28933 -attr oid 30 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#6}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(0)} -attr vt d
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(1)} -attr vt d
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(2)} -attr vt d
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(3)} -attr vt d
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(4)} -attr vt d
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(5)} -attr vt d
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(6)} -attr vt d
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(7)} -attr vt d
load netBundle {for:for:for:for:else:ac_fixed:cctor#1.sva} 8 {for:for:for:for:else:ac_fixed:cctor#1.sva(0)} {for:for:for:for:else:ac_fixed:cctor#1.sva(1)} {for:for:for:for:else:ac_fixed:cctor#1.sva(2)} {for:for:for:for:else:ac_fixed:cctor#1.sva(3)} {for:for:for:for:else:ac_fixed:cctor#1.sva(4)} {for:for:for:for:else:ac_fixed:cctor#1.sva(5)} {for:for:for:for:else:ac_fixed:cctor#1.sva(6)} {for:for:for:for:else:ac_fixed:cctor#1.sva(7)} -attr xrf 28934 -attr oid 31 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:ac_fixed:cctor#1.sva}
load net {slc.sat#1.sva(0)} -attr vt d
load net {slc.sat#1.sva(1)} -attr vt d
load net {slc.sat#1.sva(2)} -attr vt d
load net {slc.sat#1.sva(3)} -attr vt d
load net {slc.sat#1.sva(4)} -attr vt d
load net {slc.sat#1.sva(5)} -attr vt d
load net {slc.sat#1.sva(6)} -attr vt d
load net {slc.sat#1.sva(7)} -attr vt d
load net {slc.sat#1.sva(8)} -attr vt d
load netBundle {slc.sat#1.sva} 9 {slc.sat#1.sva(0)} {slc.sat#1.sva(1)} {slc.sat#1.sva(2)} {slc.sat#1.sva(3)} {slc.sat#1.sva(4)} {slc.sat#1.sva(5)} {slc.sat#1.sva(6)} {slc.sat#1.sva(7)} {slc.sat#1.sva(8)} -attr xrf 28935 -attr oid 32 -attr vt d -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load net {and#62.itm(0)} -attr vt d
load net {and#62.itm(1)} -attr vt d
load net {and#62.itm(2)} -attr vt d
load net {and#62.itm(3)} -attr vt d
load net {and#62.itm(4)} -attr vt d
load net {and#62.itm(5)} -attr vt d
load netBundle {and#62.itm} 6 {and#62.itm(0)} {and#62.itm(1)} {and#62.itm(2)} {and#62.itm(3)} {and#62.itm(4)} {and#62.itm(5)} -attr xrf 28936 -attr oid 33 -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {mux#9.itm(0)} -attr vt d
load net {mux#9.itm(1)} -attr vt d
load net {mux#9.itm(2)} -attr vt d
load net {mux#9.itm(3)} -attr vt d
load net {mux#9.itm(4)} -attr vt d
load net {mux#9.itm(5)} -attr vt d
load netBundle {mux#9.itm} 6 {mux#9.itm(0)} {mux#9.itm(1)} {mux#9.itm(2)} {mux#9.itm(3)} {mux#9.itm(4)} {mux#9.itm(5)} -attr xrf 28937 -attr oid 34 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(0)} -attr vt d
load net {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(1)} -attr vt d
load net {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(2)} -attr vt d
load net {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(3)} -attr vt d
load net {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(4)} -attr vt d
load net {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(5)} -attr vt d
load netBundle {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm} 6 {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(0)} {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(1)} {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(2)} {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(3)} {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(4)} {slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm(5)} -attr xrf 28938 -attr oid 35 -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm}
load net {exs#8.itm(0)} -attr vt d
load net {exs#8.itm(1)} -attr vt d
load net {exs#8.itm(2)} -attr vt d
load net {exs#8.itm(3)} -attr vt d
load net {exs#8.itm(4)} -attr vt d
load net {exs#8.itm(5)} -attr vt d
load netBundle {exs#8.itm} 6 {exs#8.itm(0)} {exs#8.itm(1)} {exs#8.itm(2)} {exs#8.itm(3)} {exs#8.itm(4)} {exs#8.itm(5)} -attr xrf 28939 -attr oid 36 -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm}
load net {and#69.itm(0)} -attr vt d
load net {and#69.itm(1)} -attr vt d
load net {and#69.itm(2)} -attr vt d
load net {and#69.itm(3)} -attr vt d
load net {and#69.itm(4)} -attr vt d
load net {and#69.itm(5)} -attr vt d
load net {and#69.itm(6)} -attr vt d
load net {and#69.itm(7)} -attr vt d
load net {and#69.itm(8)} -attr vt d
load netBundle {and#69.itm} 9 {and#69.itm(0)} {and#69.itm(1)} {and#69.itm(2)} {and#69.itm(3)} {and#69.itm(4)} {and#69.itm(5)} {and#69.itm(6)} {and#69.itm(7)} {and#69.itm(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {mux#21.itm(0)} -attr vt d
load net {mux#21.itm(1)} -attr vt d
load net {mux#21.itm(2)} -attr vt d
load net {mux#21.itm(3)} -attr vt d
load net {mux#21.itm(4)} -attr vt d
load net {mux#21.itm(5)} -attr vt d
load net {mux#21.itm(6)} -attr vt d
load net {mux#21.itm(7)} -attr vt d
load net {mux#21.itm(8)} -attr vt d
load netBundle {mux#21.itm} 9 {mux#21.itm(0)} {mux#21.itm(1)} {mux#21.itm(2)} {mux#21.itm(3)} {mux#21.itm(4)} {mux#21.itm(5)} {mux#21.itm(6)} {mux#21.itm(7)} {mux#21.itm(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {slc(for-1:acc#1.itm.pdr)#2.itm(0)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#2.itm(1)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#2.itm(2)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#2.itm(3)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#2.itm(4)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#2.itm(5)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#2.itm(6)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#2.itm(7)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#2.itm(8)} -attr vt d
load netBundle {slc(for-1:acc#1.itm.pdr)#2.itm} 9 {slc(for-1:acc#1.itm.pdr)#2.itm(0)} {slc(for-1:acc#1.itm.pdr)#2.itm(1)} {slc(for-1:acc#1.itm.pdr)#2.itm(2)} {slc(for-1:acc#1.itm.pdr)#2.itm(3)} {slc(for-1:acc#1.itm.pdr)#2.itm(4)} {slc(for-1:acc#1.itm.pdr)#2.itm(5)} {slc(for-1:acc#1.itm.pdr)#2.itm(6)} {slc(for-1:acc#1.itm.pdr)#2.itm(7)} {slc(for-1:acc#1.itm.pdr)#2.itm(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {exs#13.itm(0)} -attr vt d
load net {exs#13.itm(1)} -attr vt d
load net {exs#13.itm(2)} -attr vt d
load net {exs#13.itm(3)} -attr vt d
load net {exs#13.itm(4)} -attr vt d
load net {exs#13.itm(5)} -attr vt d
load net {exs#13.itm(6)} -attr vt d
load net {exs#13.itm(7)} -attr vt d
load net {exs#13.itm(8)} -attr vt d
load netBundle {exs#13.itm} 9 {exs#13.itm(0)} {exs#13.itm(1)} {exs#13.itm(2)} {exs#13.itm(3)} {exs#13.itm(4)} {exs#13.itm(5)} {exs#13.itm(6)} {exs#13.itm(7)} {exs#13.itm(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {and#61.itm(0)} -attr vt d
load net {and#61.itm(1)} -attr vt d
load net {and#61.itm(2)} -attr vt d
load net {and#61.itm(3)} -attr vt d
load net {and#61.itm(4)} -attr vt d
load net {and#61.itm(5)} -attr vt d
load net {and#61.itm(6)} -attr vt d
load net {and#61.itm(7)} -attr vt d
load net {and#61.itm(8)} -attr vt d
load netBundle {and#61.itm} 9 {and#61.itm(0)} {and#61.itm(1)} {and#61.itm(2)} {and#61.itm(3)} {and#61.itm(4)} {and#61.itm(5)} {and#61.itm(6)} {and#61.itm(7)} {and#61.itm(8)} -attr xrf 28940 -attr oid 37 -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {mux#11.itm(0)} -attr vt d
load net {mux#11.itm(1)} -attr vt d
load net {mux#11.itm(2)} -attr vt d
load net {mux#11.itm(3)} -attr vt d
load net {mux#11.itm(4)} -attr vt d
load net {mux#11.itm(5)} -attr vt d
load net {mux#11.itm(6)} -attr vt d
load net {mux#11.itm(7)} -attr vt d
load net {mux#11.itm(8)} -attr vt d
load netBundle {mux#11.itm} 9 {mux#11.itm(0)} {mux#11.itm(1)} {mux#11.itm(2)} {mux#11.itm(3)} {mux#11.itm(4)} {mux#11.itm(5)} {mux#11.itm(6)} {mux#11.itm(7)} {mux#11.itm(8)} -attr xrf 28941 -attr oid 38 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {slc(reg#1).itm(0)} -attr vt d
load net {slc(reg#1).itm(1)} -attr vt d
load net {slc(reg#1).itm(2)} -attr vt d
load net {slc(reg#1).itm(3)} -attr vt d
load net {slc(reg#1).itm(4)} -attr vt d
load net {slc(reg#1).itm(5)} -attr vt d
load net {slc(reg#1).itm(6)} -attr vt d
load net {slc(reg#1).itm(7)} -attr vt d
load net {slc(reg#1).itm(8)} -attr vt d
load netBundle {slc(reg#1).itm} 9 {slc(reg#1).itm(0)} {slc(reg#1).itm(1)} {slc(reg#1).itm(2)} {slc(reg#1).itm(3)} {slc(reg#1).itm(4)} {slc(reg#1).itm(5)} {slc(reg#1).itm(6)} {slc(reg#1).itm(7)} {slc(reg#1).itm(8)} -attr xrf 28942 -attr oid 39 -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {exs#9.itm(0)} -attr vt d
load net {exs#9.itm(1)} -attr vt d
load net {exs#9.itm(2)} -attr vt d
load net {exs#9.itm(3)} -attr vt d
load net {exs#9.itm(4)} -attr vt d
load net {exs#9.itm(5)} -attr vt d
load net {exs#9.itm(6)} -attr vt d
load net {exs#9.itm(7)} -attr vt d
load net {exs#9.itm(8)} -attr vt d
load netBundle {exs#9.itm} 9 {exs#9.itm(0)} {exs#9.itm(1)} {exs#9.itm(2)} {exs#9.itm(3)} {exs#9.itm(4)} {exs#9.itm(5)} {exs#9.itm(6)} {exs#9.itm(7)} {exs#9.itm(8)} -attr xrf 28943 -attr oid 40 -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {exs#1.itm(0)} -attr vt d
load net {exs#1.itm(1)} -attr vt d
load net {exs#1.itm(2)} -attr vt d
load net {exs#1.itm(3)} -attr vt d
load net {exs#1.itm(4)} -attr vt d
load net {exs#1.itm(5)} -attr vt d
load net {exs#1.itm(6)} -attr vt d
load net {exs#1.itm(7)} -attr vt d
load net {exs#1.itm(8)} -attr vt d
load netBundle {exs#1.itm} 9 {exs#1.itm(0)} {exs#1.itm(1)} {exs#1.itm(2)} {exs#1.itm(3)} {exs#1.itm(4)} {exs#1.itm(5)} {exs#1.itm(6)} {exs#1.itm(7)} {exs#1.itm(8)} -attr xrf 28944 -attr oid 41 -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {and.itm(0)} -attr vt d
load net {and.itm(1)} -attr vt d
load netBundle {and.itm} 2 {and.itm(0)} {and.itm(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and.itm}
load net {mux#12.itm(0)} -attr vt d
load net {mux#12.itm(1)} -attr vt d
load netBundle {mux#12.itm} 2 {mux#12.itm(0)} {mux#12.itm(1)} -attr xrf 28945 -attr oid 42 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#12.itm}
load net {exs#14.itm(0)} -attr vt d
load net {exs#14.itm(1)} -attr vt d
load netBundle {exs#14.itm} 2 {exs#14.itm(0)} {exs#14.itm(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#14.itm}
load net {and#70.itm(0)} -attr vt d
load net {and#70.itm(1)} -attr vt d
load netBundle {and#70.itm} 2 {and#70.itm(0)} {and#70.itm(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#70.itm}
load net {mux#13.itm(0)} -attr vt d
load net {mux#13.itm(1)} -attr vt d
load netBundle {mux#13.itm} 2 {mux#13.itm(0)} {mux#13.itm(1)} -attr xrf 28946 -attr oid 43 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#13.itm}
load net {exs#15.itm(0)} -attr vt d
load net {exs#15.itm(1)} -attr vt d
load netBundle {exs#15.itm} 2 {exs#15.itm(0)} {exs#15.itm(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#15.itm}
load net {for:for:for:for:else:mux.itm(0)} -attr vt d
load net {for:for:for:for:else:mux.itm(1)} -attr vt d
load netBundle {for:for:for:for:else:mux.itm} 2 {for:for:for:for:else:mux.itm(0)} {for:for:for:for:else:mux.itm(1)} -attr xrf 28947 -attr oid 44 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:mux.itm}
load net {slc(for-1:for:acc#3.itm.pdr).itm(0)} -attr vt d
load net {slc(for-1:for:acc#3.itm.pdr).itm(1)} -attr vt d
load net {slc(for-1:for:acc#3.itm.pdr).itm(2)} -attr vt d
load net {slc(for-1:for:acc#3.itm.pdr).itm(3)} -attr vt d
load net {slc(for-1:for:acc#3.itm.pdr).itm(4)} -attr vt d
load net {slc(for-1:for:acc#3.itm.pdr).itm(5)} -attr vt d
load net {slc(for-1:for:acc#3.itm.pdr).itm(6)} -attr vt d
load net {slc(for-1:for:acc#3.itm.pdr).itm(7)} -attr vt d
load net {slc(for-1:for:acc#3.itm.pdr).itm(8)} -attr vt d
load net {slc(for-1:for:acc#3.itm.pdr).itm(9)} -attr vt d
load netBundle {slc(for-1:for:acc#3.itm.pdr).itm} 10 {slc(for-1:for:acc#3.itm.pdr).itm(0)} {slc(for-1:for:acc#3.itm.pdr).itm(1)} {slc(for-1:for:acc#3.itm.pdr).itm(2)} {slc(for-1:for:acc#3.itm.pdr).itm(3)} {slc(for-1:for:acc#3.itm.pdr).itm(4)} {slc(for-1:for:acc#3.itm.pdr).itm(5)} {slc(for-1:for:acc#3.itm.pdr).itm(6)} {slc(for-1:for:acc#3.itm.pdr).itm(7)} {slc(for-1:for:acc#3.itm.pdr).itm(8)} {slc(for-1:for:acc#3.itm.pdr).itm(9)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {asn(for-1:for:for:for:else:asn#2).itm(0)} -attr vt d
load net {asn(for-1:for:for:for:else:asn#2).itm(1)} -attr vt d
load netBundle {asn(for-1:for:for:for:else:asn#2).itm} 2 {asn(for-1:for:for:for:else:asn#2).itm(0)} {asn(for-1:for:for:for:else:asn#2).itm(1)} -attr xrf 28948 -attr oid 45 -attr vt d -attr @path {/Convolotion/Convolotion:core/asn(for-1:for:for:for:else:asn#2).itm}
load net {asn.itm(0)} -attr vt d
load net {asn.itm(1)} -attr vt d
load netBundle {asn.itm} 2 {asn.itm(0)} {asn.itm(1)} -attr xrf 28949 -attr oid 46 -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm}
load net {for:for:for:for:else:acc.itm(0)} -attr vt d
load net {for:for:for:for:else:acc.itm(1)} -attr vt d
load net {for:for:for:for:else:acc.itm(2)} -attr vt d
load netBundle {for:for:for:for:else:acc.itm} 3 {for:for:for:for:else:acc.itm(0)} {for:for:for:for:else:acc.itm(1)} {for:for:for:for:else:acc.itm(2)} -attr xrf 28950 -attr oid 47 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc.itm}
load net {slc(for:for:for:for:else:acc.sdt)#1.itm(0)} -attr vt d
load net {slc(for:for:for:for:else:acc.sdt)#1.itm(1)} -attr vt d
load netBundle {slc(for:for:for:for:else:acc.sdt)#1.itm} 2 {slc(for:for:for:for:else:acc.sdt)#1.itm(0)} {slc(for:for:for:for:else:acc.sdt)#1.itm(1)} -attr xrf 28951 -attr oid 48 -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:acc.sdt)#1.itm}
load net {asn(for:for:for:for:else:asn#15).itm(0)} -attr vt d
load net {asn(for:for:for:for:else:asn#15).itm(1)} -attr vt d
load netBundle {asn(for:for:for:for:else:asn#15).itm} 2 {asn(for:for:for:for:else:asn#15).itm(0)} {asn(for:for:for:for:else:asn#15).itm(1)} -attr xrf 28952 -attr oid 49 -attr vt d -attr @path {/Convolotion/Convolotion:core/asn(for:for:for:for:else:asn#15).itm}
load net {for-1:for:for:for:oelse#2:not#1.itm(0)} -attr vt d
load net {for-1:for:for:for:oelse#2:not#1.itm(1)} -attr vt d
load netBundle {for-1:for:for:for:oelse#2:not#1.itm} 2 {for-1:for:for:for:oelse#2:not#1.itm(0)} {for-1:for:for:for:oelse#2:not#1.itm(1)} -attr xrf 28953 -attr oid 50 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:not#1.itm}
load net {slc(conv2#1.sva)#1.itm(0)} -attr vt d
load net {slc(conv2#1.sva)#1.itm(1)} -attr vt d
load netBundle {slc(conv2#1.sva)#1.itm} 2 {slc(conv2#1.sva)#1.itm(0)} {slc(conv2#1.sva)#1.itm(1)} -attr xrf 28954 -attr oid 51 -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#1.itm}
load net {slc(slc.sat#1.sva).itm(0)} -attr vt d
load net {slc(slc.sat#1.sva).itm(1)} -attr vt d
load net {slc(slc.sat#1.sva).itm(2)} -attr vt d
load net {slc(slc.sat#1.sva).itm(3)} -attr vt d
load net {slc(slc.sat#1.sva).itm(4)} -attr vt d
load net {slc(slc.sat#1.sva).itm(5)} -attr vt d
load net {slc(slc.sat#1.sva).itm(6)} -attr vt d
load net {slc(slc.sat#1.sva).itm(7)} -attr vt d
load netBundle {slc(slc.sat#1.sva).itm} 8 {slc(slc.sat#1.sva).itm(0)} {slc(slc.sat#1.sva).itm(1)} {slc(slc.sat#1.sva).itm(2)} {slc(slc.sat#1.sva).itm(3)} {slc(slc.sat#1.sva).itm(4)} {slc(slc.sat#1.sva).itm(5)} {slc(slc.sat#1.sva).itm(6)} {slc(slc.sat#1.sva).itm(7)} -attr xrf 28955 -attr oid 52 -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(slc.sat#1.sva).itm}
load net {exs#12.itm(0)} -attr vt d
load net {exs#12.itm(1)} -attr vt d
load net {exs#12.itm(2)} -attr vt d
load net {exs#12.itm(3)} -attr vt d
load net {exs#12.itm(4)} -attr vt d
load net {exs#12.itm(5)} -attr vt d
load net {exs#12.itm(6)} -attr vt d
load net {exs#12.itm(7)} -attr vt d
load netBundle {exs#12.itm} 8 {exs#12.itm(0)} {exs#12.itm(1)} {exs#12.itm(2)} {exs#12.itm(3)} {exs#12.itm(4)} {exs#12.itm(5)} {exs#12.itm(6)} {exs#12.itm(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#12.itm}
load net {for-1:for:for:for:else:conc#4.itm(0)} -attr vt d
load net {for-1:for:for:for:else:conc#4.itm(1)} -attr vt d
load net {for-1:for:for:for:else:conc#4.itm(2)} -attr vt d
load net {for-1:for:for:for:else:conc#4.itm(3)} -attr vt d
load net {for-1:for:for:for:else:conc#4.itm(4)} -attr vt d
load net {for-1:for:for:for:else:conc#4.itm(5)} -attr vt d
load net {for-1:for:for:for:else:conc#4.itm(6)} -attr vt d
load net {for-1:for:for:for:else:conc#4.itm(7)} -attr vt d
load netBundle {for-1:for:for:for:else:conc#4.itm} 8 {for-1:for:for:for:else:conc#4.itm(0)} {for-1:for:for:for:else:conc#4.itm(1)} {for-1:for:for:for:else:conc#4.itm(2)} {for-1:for:for:for:else:conc#4.itm(3)} {for-1:for:for:for:else:conc#4.itm(4)} {for-1:for:for:for:else:conc#4.itm(5)} {for-1:for:for:for:else:conc#4.itm(6)} {for-1:for:for:for:else:conc#4.itm(7)} -attr xrf 28956 -attr oid 53 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#4.itm}
load net {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(0)} -attr vt d
load net {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(1)} -attr vt d
load net {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(2)} -attr vt d
load net {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(3)} -attr vt d
load net {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(4)} -attr vt d
load netBundle {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm} 5 {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(0)} {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(1)} {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(2)} {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(3)} {for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm(4)} -attr xrf 28957 -attr oid 54 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm}
load net {for-1:for:for:for:else:mul#2.itm(0)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(1)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(2)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(3)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(4)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(5)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(6)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(7)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(8)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(9)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(10)} -attr vt d
load net {for-1:for:for:for:else:mul#2.itm(11)} -attr vt d
load netBundle {for-1:for:for:for:else:mul#2.itm} 12 {for-1:for:for:for:else:mul#2.itm(0)} {for-1:for:for:for:else:mul#2.itm(1)} {for-1:for:for:for:else:mul#2.itm(2)} {for-1:for:for:for:else:mul#2.itm(3)} {for-1:for:for:for:else:mul#2.itm(4)} {for-1:for:for:for:else:mul#2.itm(5)} {for-1:for:for:for:else:mul#2.itm(6)} {for-1:for:for:for:else:mul#2.itm(7)} {for-1:for:for:for:else:mul#2.itm(8)} {for-1:for:for:for:else:mul#2.itm(9)} {for-1:for:for:for:else:mul#2.itm(10)} {for-1:for:for:for:else:mul#2.itm(11)} -attr xrf 28958 -attr oid 55 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {conc#41.itm(0)} -attr vt d
load net {conc#41.itm(1)} -attr vt d
load net {conc#41.itm(2)} -attr vt d
load net {conc#41.itm(3)} -attr vt d
load net {conc#41.itm(4)} -attr vt d
load netBundle {conc#41.itm} 5 {conc#41.itm(0)} {conc#41.itm(1)} {conc#41.itm(2)} {conc#41.itm(3)} {conc#41.itm(4)} -attr xrf 28959 -attr oid 56 -attr vt d -attr @path {/Convolotion/Convolotion:core/conc#41.itm}
load net {for-1:for:for:for:else:exs#7.itm(0)} -attr vt d
load net {for-1:for:for:for:else:exs#7.itm(1)} -attr vt d
load netBundle {for-1:for:for:for:else:exs#7.itm} 2 {for-1:for:for:for:else:exs#7.itm(0)} {for-1:for:for:for:else:exs#7.itm(1)} -attr xrf 28960 -attr oid 57 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:exs#7.itm}
load net {mux#4.itm(0)} -attr vt d
load net {mux#4.itm(1)} -attr vt d
load net {mux#4.itm(2)} -attr vt d
load net {mux#4.itm(3)} -attr vt d
load net {mux#4.itm(4)} -attr vt d
load net {mux#4.itm(5)} -attr vt d
load net {mux#4.itm(6)} -attr vt d
load net {mux#4.itm(7)} -attr vt d
load net {mux#4.itm(8)} -attr vt d
load netBundle {mux#4.itm} 9 {mux#4.itm(0)} {mux#4.itm(1)} {mux#4.itm(2)} {mux#4.itm(3)} {mux#4.itm(4)} {mux#4.itm(5)} {mux#4.itm(6)} {mux#4.itm(7)} {mux#4.itm(8)} -attr xrf 28961 -attr oid 58 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {slc(for-1:acc#1.itm.pdr)#1.itm(0)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#1.itm(1)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#1.itm(2)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#1.itm(3)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#1.itm(4)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#1.itm(5)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#1.itm(6)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#1.itm(7)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr)#1.itm(8)} -attr vt d
load netBundle {slc(for-1:acc#1.itm.pdr)#1.itm} 9 {slc(for-1:acc#1.itm.pdr)#1.itm(0)} {slc(for-1:acc#1.itm.pdr)#1.itm(1)} {slc(for-1:acc#1.itm.pdr)#1.itm(2)} {slc(for-1:acc#1.itm.pdr)#1.itm(3)} {slc(for-1:acc#1.itm.pdr)#1.itm(4)} {slc(for-1:acc#1.itm.pdr)#1.itm(5)} {slc(for-1:acc#1.itm.pdr)#1.itm(6)} {slc(for-1:acc#1.itm.pdr)#1.itm(7)} {slc(for-1:acc#1.itm.pdr)#1.itm(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {slc(for-1:for:for:for:else:acc.itm.pdr).itm(0)} -attr vt d
load net {slc(for-1:for:for:for:else:acc.itm.pdr).itm(1)} -attr vt d
load net {slc(for-1:for:for:for:else:acc.itm.pdr).itm(2)} -attr vt d
load net {slc(for-1:for:for:for:else:acc.itm.pdr).itm(3)} -attr vt d
load net {slc(for-1:for:for:for:else:acc.itm.pdr).itm(4)} -attr vt d
load net {slc(for-1:for:for:for:else:acc.itm.pdr).itm(5)} -attr vt d
load net {slc(for-1:for:for:for:else:acc.itm.pdr).itm(6)} -attr vt d
load net {slc(for-1:for:for:for:else:acc.itm.pdr).itm(7)} -attr vt d
load net {slc(for-1:for:for:for:else:acc.itm.pdr).itm(8)} -attr vt d
load netBundle {slc(for-1:for:for:for:else:acc.itm.pdr).itm} 9 {slc(for-1:for:for:for:else:acc.itm.pdr).itm(0)} {slc(for-1:for:for:for:else:acc.itm.pdr).itm(1)} {slc(for-1:for:for:for:else:acc.itm.pdr).itm(2)} {slc(for-1:for:for:for:else:acc.itm.pdr).itm(3)} {slc(for-1:for:for:for:else:acc.itm.pdr).itm(4)} {slc(for-1:for:for:for:else:acc.itm.pdr).itm(5)} {slc(for-1:for:for:for:else:acc.itm.pdr).itm(6)} {slc(for-1:for:for:for:else:acc.itm.pdr).itm(7)} {slc(for-1:for:for:for:else:acc.itm.pdr).itm(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:for:for:else:acc.itm.pdr).itm}
load net {slc(for-1:acc#1.itm.pdr).itm(0)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr).itm(1)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr).itm(2)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr).itm(3)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr).itm(4)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr).itm(5)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr).itm(6)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr).itm(7)} -attr vt d
load net {slc(for-1:acc#1.itm.pdr).itm(8)} -attr vt d
load netBundle {slc(for-1:acc#1.itm.pdr).itm} 9 {slc(for-1:acc#1.itm.pdr).itm(0)} {slc(for-1:acc#1.itm.pdr).itm(1)} {slc(for-1:acc#1.itm.pdr).itm(2)} {slc(for-1:acc#1.itm.pdr).itm(3)} {slc(for-1:acc#1.itm.pdr).itm(4)} {slc(for-1:acc#1.itm.pdr).itm(5)} {slc(for-1:acc#1.itm.pdr).itm(6)} {slc(for-1:acc#1.itm.pdr).itm(7)} {slc(for-1:acc#1.itm.pdr).itm(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr).itm}
load net {mux.itm(0)} -attr vt d
load net {mux.itm(1)} -attr vt d
load net {mux.itm(2)} -attr vt d
load net {mux.itm(3)} -attr vt d
load net {mux.itm(4)} -attr vt d
load net {mux.itm(5)} -attr vt d
load net {mux.itm(6)} -attr vt d
load net {mux.itm(7)} -attr vt d
load net {mux.itm(8)} -attr vt d
load netBundle {mux.itm} 9 {mux.itm(0)} {mux.itm(1)} {mux.itm(2)} {mux.itm(3)} {mux.itm(4)} {mux.itm(5)} {mux.itm(6)} {mux.itm(7)} {mux.itm(8)} -attr xrf 28962 -attr oid 59 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load net {mux#8.itm(0)} -attr vt d
load net {mux#8.itm(1)} -attr vt d
load netBundle {mux#8.itm} 2 {mux#8.itm(0)} {mux#8.itm(1)} -attr xrf 28963 -attr oid 60 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#8.itm}
load net {conc.itm(0)} -attr vt d
load net {conc.itm(1)} -attr vt d
load net {conc.itm(2)} -attr vt d
load netBundle {conc.itm} 3 {conc.itm(0)} {conc.itm(1)} {conc.itm(2)} -attr xrf 28964 -attr oid 61 -attr vt d -attr @path {/Convolotion/Convolotion:core/conc.itm}
load net {mux.itm#1(0)} -attr vt d
load net {mux.itm#1(1)} -attr vt d
load net {mux.itm#1(2)} -attr vt d
load net {mux.itm#1(3)} -attr vt d
load net {mux.itm#1(4)} -attr vt d
load net {mux.itm#1(5)} -attr vt d
load net {mux.itm#1(6)} -attr vt d
load net {mux.itm#1(7)} -attr vt d
load net {mux.itm#1(8)} -attr vt d
load netBundle {mux.itm#1} 9 {mux.itm#1(0)} {mux.itm#1(1)} {mux.itm#1(2)} {mux.itm#1(3)} {mux.itm#1(4)} {mux.itm#1(5)} {mux.itm#1(6)} {mux.itm#1(7)} {mux.itm#1(8)} -attr xrf 28965 -attr oid 62 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {exs.itm(0)} -attr vt d
load net {exs.itm(1)} -attr vt d
load net {exs.itm(2)} -attr vt d
load netBundle {exs.itm} 3 {exs.itm(0)} {exs.itm(1)} {exs.itm(2)} -attr xrf 28966 -attr oid 63 -attr vt d -attr @path {/Convolotion/Convolotion:core/exs.itm}
load net {mux#23.itm(0)} -attr vt d
load net {mux#23.itm(1)} -attr vt d
load netBundle {mux#23.itm} 2 {mux#23.itm(0)} {mux#23.itm(1)} -attr xrf 28967 -attr oid 64 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#23.itm}
load net {for:for:for:for:acc#14.itm(0)} -attr vt d
load net {for:for:for:for:acc#14.itm(1)} -attr vt d
load netBundle {for:for:for:for:acc#14.itm} 2 {for:for:for:for:acc#14.itm(0)} {for:for:for:for:acc#14.itm(1)} -attr xrf 28968 -attr oid 65 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#14.itm}
load net {slc(conv2#1.sva)#3.itm(0)} -attr vt d
load net {slc(conv2#1.sva)#3.itm(1)} -attr vt d
load net {slc(conv2#1.sva)#3.itm(2)} -attr vt d
load net {slc(conv2#1.sva)#3.itm(3)} -attr vt d
load net {slc(conv2#1.sva)#3.itm(4)} -attr vt d
load net {slc(conv2#1.sva)#3.itm(5)} -attr vt d
load net {slc(conv2#1.sva)#3.itm(6)} -attr vt d
load net {slc(conv2#1.sva)#3.itm(7)} -attr vt d
load net {slc(conv2#1.sva)#3.itm(8)} -attr vt d
load netBundle {slc(conv2#1.sva)#3.itm} 9 {slc(conv2#1.sva)#3.itm(0)} {slc(conv2#1.sva)#3.itm(1)} {slc(conv2#1.sva)#3.itm(2)} {slc(conv2#1.sva)#3.itm(3)} {slc(conv2#1.sva)#3.itm(4)} {slc(conv2#1.sva)#3.itm(5)} {slc(conv2#1.sva)#3.itm(6)} {slc(conv2#1.sva)#3.itm(7)} {slc(conv2#1.sva)#3.itm(8)} -attr xrf 28969 -attr oid 66 -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {exs#8.itm#1(0)} -attr vt d
load net {exs#8.itm#1(1)} -attr vt d
load net {exs#8.itm#1(2)} -attr vt d
load netBundle {exs#8.itm#1} 3 {exs#8.itm#1(0)} {exs#8.itm#1(1)} {exs#8.itm#1(2)} -attr xrf 28970 -attr oid 67 -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm#1}
load net {conc#44.itm(0)} -attr vt d
load net {conc#44.itm(1)} -attr vt d
load netBundle {conc#44.itm} 2 {conc#44.itm(0)} {conc#44.itm(1)} -attr xrf 28971 -attr oid 68 -attr vt d -attr @path {/Convolotion/Convolotion:core/conc#44.itm}
load net {asn.itm#1(0)} -attr vt d
load net {asn.itm#1(1)} -attr vt d
load net {asn.itm#1(2)} -attr vt d
load net {asn.itm#1(3)} -attr vt d
load net {asn.itm#1(4)} -attr vt d
load net {asn.itm#1(5)} -attr vt d
load net {asn.itm#1(6)} -attr vt d
load net {asn.itm#1(7)} -attr vt d
load net {asn.itm#1(8)} -attr vt d
load netBundle {asn.itm#1} 9 {asn.itm#1(0)} {asn.itm#1(1)} {asn.itm#1(2)} {asn.itm#1(3)} {asn.itm#1(4)} {asn.itm#1(5)} {asn.itm#1(6)} {asn.itm#1(7)} {asn.itm#1(8)} -attr xrf 28972 -attr oid 69 -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {exs#9.itm#1(0)} -attr vt d
load net {exs#9.itm#1(1)} -attr vt d
load net {exs#9.itm#1(2)} -attr vt d
load netBundle {exs#9.itm#1} 3 {exs#9.itm#1(0)} {exs#9.itm#1(1)} {exs#9.itm#1(2)} -attr xrf 28973 -attr oid 70 -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm#1}
load net {mux#7.itm(0)} -attr vt d
load net {mux#7.itm(1)} -attr vt d
load netBundle {mux#7.itm} 2 {mux#7.itm(0)} {mux#7.itm(1)} -attr xrf 28974 -attr oid 71 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#7.itm}
load net {for:for:for:for:acc#12.itm(0)} -attr vt d
load net {for:for:for:for:acc#12.itm(1)} -attr vt d
load netBundle {for:for:for:for:acc#12.itm} 2 {for:for:for:for:acc#12.itm(0)} {for:for:for:for:acc#12.itm(1)} -attr xrf 28975 -attr oid 72 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#12.itm}
load net {clk} -attr xrf 28976 -attr oid 73
load net {clk} -port {clk} -attr xrf 28977 -attr oid 74
load net {rst} -attr xrf 28978 -attr oid 75
load net {rst} -port {rst} -attr xrf 28979 -attr oid 76
load net {in:rsc:singleport.addr(0)} -attr vt d
load net {in:rsc:singleport.addr(1)} -attr vt d
load net {in:rsc:singleport.addr(2)} -attr vt d
load net {in:rsc:singleport.addr(3)} -attr vt d
load net {in:rsc:singleport.addr(4)} -attr vt d
load net {in:rsc:singleport.addr(5)} -attr vt d
load net {in:rsc:singleport.addr(6)} -attr vt d
load net {in:rsc:singleport.addr(7)} -attr vt d
load net {in:rsc:singleport.addr(8)} -attr vt d
load net {in:rsc:singleport.addr(9)} -attr vt d
load net {in:rsc:singleport.addr(10)} -attr vt d
load net {in:rsc:singleport.addr(11)} -attr vt d
load net {in:rsc:singleport.addr(12)} -attr vt d
load net {in:rsc:singleport.addr(13)} -attr vt d
load net {in:rsc:singleport.addr(14)} -attr vt d
load net {in:rsc:singleport.addr(15)} -attr vt d
load net {in:rsc:singleport.addr(16)} -attr vt d
load net {in:rsc:singleport.addr(17)} -attr vt d
load netBundle {in:rsc:singleport.addr} 18 {in:rsc:singleport.addr(0)} {in:rsc:singleport.addr(1)} {in:rsc:singleport.addr(2)} {in:rsc:singleport.addr(3)} {in:rsc:singleport.addr(4)} {in:rsc:singleport.addr(5)} {in:rsc:singleport.addr(6)} {in:rsc:singleport.addr(7)} {in:rsc:singleport.addr(8)} {in:rsc:singleport.addr(9)} {in:rsc:singleport.addr(10)} {in:rsc:singleport.addr(11)} {in:rsc:singleport.addr(12)} {in:rsc:singleport.addr(13)} {in:rsc:singleport.addr(14)} {in:rsc:singleport.addr(15)} {in:rsc:singleport.addr(16)} {in:rsc:singleport.addr(17)} -attr xrf 28980 -attr oid 77 -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#2(0)} -port {in:rsc:singleport.addr(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#2(1)} -port {in:rsc:singleport.addr(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#2(2)} -port {in:rsc:singleport.addr(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#2(3)} -port {in:rsc:singleport.addr(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#2(4)} -port {in:rsc:singleport.addr(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#2(5)} -port {in:rsc:singleport.addr(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#2(6)} -port {in:rsc:singleport.addr(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#2(7)} -port {in:rsc:singleport.addr(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#2(8)} -port {in:rsc:singleport.addr(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#3(0)} -port {in:rsc:singleport.addr(9)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#3(1)} -port {in:rsc:singleport.addr(10)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#3(2)} -port {in:rsc:singleport.addr(11)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#3(3)} -port {in:rsc:singleport.addr(12)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#3(4)} -port {in:rsc:singleport.addr(13)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#3(5)} -port {in:rsc:singleport.addr(14)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#3(6)} -port {in:rsc:singleport.addr(15)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#3(7)} -port {in:rsc:singleport.addr(16)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {z.out#3(8)} -port {in:rsc:singleport.addr(17)} -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.addr}
load net {in:rsc:singleport.re} -attr xrf 28981 -attr oid 78 -attr vt d
load net {in:rsc:singleport.re} -port {in:rsc:singleport.re} -attr xrf 28982 -attr oid 79 -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.re}
load net {in:rsc:singleport.data_out(0)} -attr vt d
load net {in:rsc:singleport.data_out(1)} -attr vt d
load net {in:rsc:singleport.data_out(2)} -attr vt d
load net {in:rsc:singleport.data_out(3)} -attr vt d
load net {in:rsc:singleport.data_out(4)} -attr vt d
load net {in:rsc:singleport.data_out(5)} -attr vt d
load net {in:rsc:singleport.data_out(6)} -attr vt d
load net {in:rsc:singleport.data_out(7)} -attr vt d
load netBundle {in:rsc:singleport.data_out} 8 {in:rsc:singleport.data_out(0)} {in:rsc:singleport.data_out(1)} {in:rsc:singleport.data_out(2)} {in:rsc:singleport.data_out(3)} {in:rsc:singleport.data_out(4)} {in:rsc:singleport.data_out(5)} {in:rsc:singleport.data_out(6)} {in:rsc:singleport.data_out(7)} -attr xrf 28983 -attr oid 80 -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(0)} -port {in:rsc:singleport.data_out(0)} -attr vt d
load net {in:rsc:singleport.data_out(1)} -port {in:rsc:singleport.data_out(1)} -attr vt d
load net {in:rsc:singleport.data_out(2)} -port {in:rsc:singleport.data_out(2)} -attr vt d
load net {in:rsc:singleport.data_out(3)} -port {in:rsc:singleport.data_out(3)} -attr vt d
load net {in:rsc:singleport.data_out(4)} -port {in:rsc:singleport.data_out(4)} -attr vt d
load net {in:rsc:singleport.data_out(5)} -port {in:rsc:singleport.data_out(5)} -attr vt d
load net {in:rsc:singleport.data_out(6)} -port {in:rsc:singleport.data_out(6)} -attr vt d
load net {in:rsc:singleport.data_out(7)} -port {in:rsc:singleport.data_out(7)} -attr vt d
load netBundle in:rsc:singleport.data_out 8 in:rsc:singleport.data_out(0) in:rsc:singleport.data_out(1) in:rsc:singleport.data_out(2) in:rsc:singleport.data_out(3) in:rsc:singleport.data_out(4) in:rsc:singleport.data_out(5) in:rsc:singleport.data_out(6) in:rsc:singleport.data_out(7) -attr xrf 28984 -attr oid 81 -attr vt d -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {out:rsc:singleport.data_in(0)} -attr vt d
load net {out:rsc:singleport.data_in(1)} -attr vt d
load net {out:rsc:singleport.data_in(2)} -attr vt d
load net {out:rsc:singleport.data_in(3)} -attr vt d
load net {out:rsc:singleport.data_in(4)} -attr vt d
load net {out:rsc:singleport.data_in(5)} -attr vt d
load net {out:rsc:singleport.data_in(6)} -attr vt d
load net {out:rsc:singleport.data_in(7)} -attr vt d
load netBundle {out:rsc:singleport.data_in} 8 {out:rsc:singleport.data_in(0)} {out:rsc:singleport.data_in(1)} {out:rsc:singleport.data_in(2)} {out:rsc:singleport.data_in(3)} {out:rsc:singleport.data_in(4)} {out:rsc:singleport.data_in(5)} {out:rsc:singleport.data_in(6)} {out:rsc:singleport.data_in(7)} -attr xrf 28985 -attr oid 82 -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load net {reg#6} -port {out:rsc:singleport.data_in(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load net {Result.reg#1(0)} -port {out:rsc:singleport.data_in(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load net {Result.reg#1(1)} -port {out:rsc:singleport.data_in(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load net {Result.reg#1(2)} -port {out:rsc:singleport.data_in(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load net {Result.reg#1(3)} -port {out:rsc:singleport.data_in(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load net {Result.reg#1(4)} -port {out:rsc:singleport.data_in(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load net {Result.reg#1(5)} -port {out:rsc:singleport.data_in(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load net {Result.reg} -port {out:rsc:singleport.data_in(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.data_in}
load net {out:rsc:singleport.addr(0)} -attr vt d
load net {out:rsc:singleport.addr(1)} -attr vt d
load net {out:rsc:singleport.addr(2)} -attr vt d
load net {out:rsc:singleport.addr(3)} -attr vt d
load net {out:rsc:singleport.addr(4)} -attr vt d
load net {out:rsc:singleport.addr(5)} -attr vt d
load net {out:rsc:singleport.addr(6)} -attr vt d
load net {out:rsc:singleport.addr(7)} -attr vt d
load net {out:rsc:singleport.addr(8)} -attr vt d
load net {out:rsc:singleport.addr(9)} -attr vt d
load net {out:rsc:singleport.addr(10)} -attr vt d
load net {out:rsc:singleport.addr(11)} -attr vt d
load net {out:rsc:singleport.addr(12)} -attr vt d
load net {out:rsc:singleport.addr(13)} -attr vt d
load net {out:rsc:singleport.addr(14)} -attr vt d
load net {out:rsc:singleport.addr(15)} -attr vt d
load net {out:rsc:singleport.addr(16)} -attr vt d
load net {out:rsc:singleport.addr(17)} -attr vt d
load netBundle {out:rsc:singleport.addr} 18 {out:rsc:singleport.addr(0)} {out:rsc:singleport.addr(1)} {out:rsc:singleport.addr(2)} {out:rsc:singleport.addr(3)} {out:rsc:singleport.addr(4)} {out:rsc:singleport.addr(5)} {out:rsc:singleport.addr(6)} {out:rsc:singleport.addr(7)} {out:rsc:singleport.addr(8)} {out:rsc:singleport.addr(9)} {out:rsc:singleport.addr(10)} {out:rsc:singleport.addr(11)} {out:rsc:singleport.addr(12)} {out:rsc:singleport.addr(13)} {out:rsc:singleport.addr(14)} {out:rsc:singleport.addr(15)} {out:rsc:singleport.addr(16)} {out:rsc:singleport.addr(17)} -attr xrf 28986 -attr oid 83 -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {mux.itm(0)} -port {out:rsc:singleport.addr(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {mux.itm(1)} -port {out:rsc:singleport.addr(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {mux.itm(2)} -port {out:rsc:singleport.addr(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {mux.itm(3)} -port {out:rsc:singleport.addr(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {mux.itm(4)} -port {out:rsc:singleport.addr(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {mux.itm(5)} -port {out:rsc:singleport.addr(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {mux.itm(6)} -port {out:rsc:singleport.addr(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {mux.itm(7)} -port {out:rsc:singleport.addr(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {mux.itm(8)} -port {out:rsc:singleport.addr(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {reg#2(0)} -port {out:rsc:singleport.addr(9)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {reg#2(1)} -port {out:rsc:singleport.addr(10)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {reg#2(2)} -port {out:rsc:singleport.addr(11)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {reg#2(3)} -port {out:rsc:singleport.addr(12)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {reg#2(4)} -port {out:rsc:singleport.addr(13)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {reg#2(5)} -port {out:rsc:singleport.addr(14)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {reg#2(6)} -port {out:rsc:singleport.addr(15)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {reg#2(7)} -port {out:rsc:singleport.addr(16)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {reg#2(8)} -port {out:rsc:singleport.addr(17)} -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.addr}
load net {out:rsc:singleport.we} -attr xrf 28987 -attr oid 84 -attr vt d
load net {out:rsc:singleport.we} -port {out:rsc:singleport.we} -attr xrf 28988 -attr oid 85 -attr vt d -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.we}
load inst "Convolotion:core:fsm:inst" "Convolotion:core:fsm" "orig" -attr xrf 28989 -attr oid 86 -attr @path {/Convolotion/Convolotion:core/Convolotion:core:fsm:inst} -attr area 3.000000 -attr hier "/Convolotion/Convolotion:core/Convolotion:core:fsm" -pg 1 -lvl 3
load net {clk} -pin  "Convolotion:core:fsm:inst" {clk#1} -attr xrf 28990 -attr oid 87 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "Convolotion:core:fsm:inst" {rst#1} -attr xrf 28991 -attr oid 88 -attr @path {/Convolotion/Convolotion:core/rst}
load net {fsm_output#1(0)} -pin  "Convolotion:core:fsm:inst" {fsm_output(0)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(1)} -pin  "Convolotion:core:fsm:inst" {fsm_output(1)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(2)} -pin  "Convolotion:core:fsm:inst" {fsm_output(2)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(3)} -pin  "Convolotion:core:fsm:inst" {fsm_output(3)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(4)} -pin  "Convolotion:core:fsm:inst" {fsm_output(4)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(5)} -pin  "Convolotion:core:fsm:inst" {fsm_output(5)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(6)} -pin  "Convolotion:core:fsm:inst" {fsm_output(6)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(7)} -pin  "Convolotion:core:fsm:inst" {fsm_output(7)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(8)} -pin  "Convolotion:core:fsm:inst" {fsm_output(8)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(9)} -pin  "Convolotion:core:fsm:inst" {fsm_output(9)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(10)} -pin  "Convolotion:core:fsm:inst" {fsm_output(10)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(11)} -pin  "Convolotion:core:fsm:inst" {fsm_output(11)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(12)} -pin  "Convolotion:core:fsm:inst" {fsm_output(12)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(13)} -pin  "Convolotion:core:fsm:inst" {fsm_output(13)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(14)} -pin  "Convolotion:core:fsm:inst" {fsm_output(14)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(15)} -pin  "Convolotion:core:fsm:inst" {fsm_output(15)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(16)} -pin  "Convolotion:core:fsm:inst" {fsm_output(16)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(17)} -pin  "Convolotion:core:fsm:inst" {fsm_output(17)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {fsm_output#1(18)} -pin  "Convolotion:core:fsm:inst" {fsm_output(18)} -attr @path {/Convolotion/Convolotion:core/fsm_output}
load net {not#8.itm} -pin  "Convolotion:core:fsm:inst" {st(for-1:for:for:for)#1_tr0} -attr @path {/Convolotion/Convolotion:core/not#8.itm}
load net {not#11.itm} -pin  "Convolotion:core:fsm:inst" {st(for-1:for:for)_tr0} -attr @path {/Convolotion/Convolotion:core/not#11.itm}
load net {reg#1(9)} -pin  "Convolotion:core:fsm:inst" {st(for-1:for)#1_tr0} -attr xrf 28992 -attr oid 89 -attr @path {/Convolotion/Convolotion:core/slc(reg#1)#1.itm}
load net {not#12.itm} -pin  "Convolotion:core:fsm:inst" {st(for-2:for:for)_tr0} -attr @path {/Convolotion/Convolotion:core/not#12.itm}
load net {reg#1(9)} -pin  "Convolotion:core:fsm:inst" {st(for-2:for)#1_tr0} -attr xrf 28993 -attr oid 90 -attr @path {/Convolotion/Convolotion:core/slc(reg#1)#4.itm}
load net {z.out#2(9)} -pin  "Convolotion:core:fsm:inst" {st(for)#1_tr0} -attr @path {/Convolotion/Convolotion:core/slc(for-2:acc#1.tmp.pdr)#1.itm}
load net {not#13.itm} -pin  "Convolotion:core:fsm:inst" {st(for-3:for:for)_tr0} -attr @path {/Convolotion/Convolotion:core/not#13.itm}
load net {reg#1(9)} -pin  "Convolotion:core:fsm:inst" {st(for-3:for)#1_tr0} -attr xrf 28994 -attr oid 91 -attr @path {/Convolotion/Convolotion:core/slc(reg#1)#5.itm}
load inst "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2_0_2_0_2)" "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2,0,2,0,2)" "INTERFACE" -attr xrf 28995 -attr oid 92 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2,0,2,0,2)} -attr area 3.352794 -attr delay 0.971483 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {mux#8.itm(0)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2_0_2_0_2)" {a(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2_0_2_0_2)" {a(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#8.itm}
load net {PWR} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2_0_2_0_2)" {b(0)} -attr @path {/Convolotion/Convolotion:core/C1_2}
load net {GND} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2_0_2_0_2)" {b(1)} -attr @path {/Convolotion/Convolotion:core/C1_2}
load net {z.out(0)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2_0_2_0_2)" {z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out}
load net {z.out(1)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2_0_2_0_2)" {z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out}
load inst "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3,0,3,0,4)" "INTERFACE" -attr xrf 28996 -attr oid 93 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3,0,3,0,4)} -attr area 4.343046 -attr delay 1.039215 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3,0,3,0,4)"
load net {z.out(0)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {a(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/conc.itm}
load net {z.out(1)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {a(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/conc.itm}
load net {PWR} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {a(2)} -attr @path {/Convolotion/Convolotion:core/conc.itm}
load net {PWR} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {b(0)} -attr @path {/Convolotion/Convolotion:core/C1_3}
load net {GND} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {b(1)} -attr @path {/Convolotion/Convolotion:core/C1_3}
load net {GND} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {b(2)} -attr @path {/Convolotion/Convolotion:core/C1_3}
load net {z.out#1(0)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#1}
load net {z.out#1(1)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#1}
load net {z.out#1(2)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#1}
load net {z.out#1(3)} -pin  "for-1:for:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(3_0_3_0_4)" {z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#1}
load inst "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" "INTERFACE" -attr xrf 28997 -attr oid 94 -attr vt d -attr @path {/Convolotion/Convolotion:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)} -attr area 10.000000 -attr delay 1.105152 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)"
load net {mux.itm#1(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {a(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {a(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {a(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {a(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {a(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {a(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {a(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {a(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {a(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux#23.itm(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {b(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs.itm}
load net {mux#23.itm(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {b(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs.itm}
load net {mux#23.itm(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {b(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs.itm}
load net {z.out#2(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(9)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(9)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load net {z.out#2(10)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" {z(10)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#2}
load inst "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" "INTERFACE" -attr xrf 28998 -attr oid 95 -attr vt d -attr @path {/Convolotion/Convolotion:core/mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)#1} -attr area 10.000000 -attr delay 1.105152 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" -pg 1 -lvl 1
load net {z.out#4(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {a(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {z.out#4(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {a(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {z.out#4(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {a(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {z.out#4(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {a(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {z.out#4(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {a(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {z.out#4(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {a(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {z.out#4(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {a(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {z.out#4(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {a(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {z.out#4(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {a(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#3.itm}
load net {z.out#2(9)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {b(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm#1}
load net {and#71.itm} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {b(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm#1}
load net {and#71.itm} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {b(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm#1}
load net {z.out#3(0)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(1)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(2)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(3)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(4)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(5)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(6)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(7)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(8)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(9)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(9)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load net {z.out#3(10)} -pin  "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)#1" {z(10)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#3}
load inst "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)" "INTERFACE" -attr xrf 28999 -attr oid 96 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)} -attr area 10.000000 -attr delay 1.105152 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9,0,3,1,11)"
load net {reg#2(0)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {a(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {reg#2(1)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {a(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {reg#2(2)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {a(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {reg#2(3)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {a(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {reg#2(4)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {a(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {reg#2(5)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {a(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {reg#2(6)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {a(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {reg#2(7)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {a(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {reg#2(8)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {a(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm#1}
load net {mux#7.itm(0)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {b(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm#1}
load net {mux#7.itm(1)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {b(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm#1}
load net {mux#7.itm(1)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {b(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm#1}
load net {z.out#4(0)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(1)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(2)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(3)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(4)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(5)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(6)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(7)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(8)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(9)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(9)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load net {z.out#4(10)} -pin  "for-1:for:mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(9_0_3_1_11)" {z(10)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out#4}
load inst "or#32" "or(6,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/or#32} -attr area 2.029408 -attr delay 1.028576 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,6)"
load net {or.dcpl#30} -pin  "or#32" {A0(0)} -attr @path {/Convolotion/Convolotion:core/or.dcpl#30}
load net {fsm_output#1(18)} -pin  "or#32" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#65.itm}
load net {fsm_output#1(17)} -pin  "or#32" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#58.itm}
load net {fsm_output#1(11)} -pin  "or#32" {A3(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#42.itm}
load net {fsm_output#1(5)} -pin  "or#32" {A4(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#29.itm}
load net {fsm_output#1(12)} -pin  "or#32" {A5(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#44.itm}
load net {or#32.cse} -pin  "or#32" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or#32.cse}
load inst "nor#6" "nor(3,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#6} -attr area 1.055476 -attr delay 0.648066 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,3)"
load net {fsm_output#1(14)} -pin  "nor#6" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#14.itm}
load net {fsm_output#1(2)} -pin  "nor#6" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#2.itm}
load net {fsm_output#1(8)} -pin  "nor#6" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#8.itm}
load net {nor#6.itm} -pin  "nor#6" {Z(0)} -attr @path {/Convolotion/Convolotion:core/nor#6.itm}
load inst "or#33" "or(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/or#33} -attr area 0.730832 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,2)"
load net {nor#6.itm} -pin  "or#33" {A0(0)} -attr @path {/Convolotion/Convolotion:core/nor#6.itm}
load net {for:for:for:for.reg} -pin  "or#33" {A1(0)} -attr @path {/Convolotion/Convolotion:core/for:for:for:for.reg}
load net {or#33.itm} -pin  "or#33" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or#33.itm}
load inst "not#38" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#38} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(11)} -pin  "not#38" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#71.itm}
load net {not#38.itm} -pin  "not#38" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#38.itm}
load inst "and#15" "and(5,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/and#15} -attr area 1.704764 -attr delay 0.949399 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(1,5)"
load net {or#33.itm} -pin  "and#15" {A0(0)} -attr @path {/Convolotion/Convolotion:core/or#33.itm}
load net {and.dcpl#11} -pin  "and#15" {A1(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#11}
load net {and.dcpl#8} -pin  "and#15" {A2(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#8}
load net {not#38.itm} -pin  "and#15" {A3(0)} -attr @path {/Convolotion/Convolotion:core/not#38.itm}
load net {and.dcpl#7} -pin  "and#15" {A4(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#7}
load net {and#15.cse} -pin  "and#15" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and#15.cse}
load inst "mux#9" "mux(2,6)" "INTERFACE" -attr xrf 29000 -attr oid 97 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9} -attr area 5.517538 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(6,1,2)"
load net {Result.reg#1(0)} -pin  "mux#9" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(1)} -pin  "mux#9" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(2)} -pin  "mux#9" {A0(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(3)} -pin  "mux#9" {A0(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(4)} -pin  "mux#9" {A0(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(5)} -pin  "mux#9" {A0(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(1)} -pin  "mux#9" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(2)} -pin  "mux#9" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(3)} -pin  "mux#9" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(4)} -pin  "mux#9" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(5)} -pin  "mux#9" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(6)} -pin  "mux#9" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#1.itm}
load net {and#15.cse} -pin  "mux#9" {S(0)} -attr @path {/Convolotion/Convolotion:core/and#15.cse}
load net {mux#9.itm(0)} -pin  "mux#9" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "mux#9" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "mux#9" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "mux#9" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "mux#9" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "mux#9" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load inst "not#45" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#45} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {or#32.cse} -pin  "not#45" {A(0)} -attr @path {/Convolotion/Convolotion:core/or#32.cse}
load net {not#45.itm} -pin  "not#45" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#45.itm}
load inst "and#62" "and(2,6)" "INTERFACE" -attr xrf 29001 -attr oid 98 -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62} -attr area 4.379994 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(6,2)"
load net {mux#9.itm(0)} -pin  "and#62" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(1)} -pin  "and#62" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(2)} -pin  "and#62" {A0(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(3)} -pin  "and#62" {A0(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(4)} -pin  "and#62" {A0(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {mux#9.itm(5)} -pin  "and#62" {A0(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#9.itm}
load net {not#45.itm} -pin  "and#62" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm}
load net {not#45.itm} -pin  "and#62" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm}
load net {not#45.itm} -pin  "and#62" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm}
load net {not#45.itm} -pin  "and#62" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm}
load net {not#45.itm} -pin  "and#62" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm}
load net {not#45.itm} -pin  "and#62" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#8.itm}
load net {and#62.itm(0)} -pin  "and#62" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(1)} -pin  "and#62" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(2)} -pin  "and#62" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(3)} -pin  "and#62" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(4)} -pin  "and#62" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(5)} -pin  "and#62" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load inst "reg(Result.reg#1)" "reg(6,1,0,0,1)" "INTERFACE" -attr xrf 29002 -attr oid 99 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Result.reg#1)}
load net {and#62.itm(0)} -pin  "reg(Result.reg#1)" {D(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(1)} -pin  "reg(Result.reg#1)" {D(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(2)} -pin  "reg(Result.reg#1)" {D(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(3)} -pin  "reg(Result.reg#1)" {D(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(4)} -pin  "reg(Result.reg#1)" {D(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {and#62.itm(5)} -pin  "reg(Result.reg#1)" {D(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#62.itm}
load net {GND} -pin  "reg(Result.reg#1)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_6}
load net {GND} -pin  "reg(Result.reg#1)" {DRs(1)} -attr @path {/Convolotion/Convolotion:core/C0_6}
load net {GND} -pin  "reg(Result.reg#1)" {DRs(2)} -attr @path {/Convolotion/Convolotion:core/C0_6}
load net {GND} -pin  "reg(Result.reg#1)" {DRs(3)} -attr @path {/Convolotion/Convolotion:core/C0_6}
load net {GND} -pin  "reg(Result.reg#1)" {DRs(4)} -attr @path {/Convolotion/Convolotion:core/C0_6}
load net {GND} -pin  "reg(Result.reg#1)" {DRs(5)} -attr @path {/Convolotion/Convolotion:core/C0_6}
load net {clk} -pin  "reg(Result.reg#1)" {clk} -attr xrf 29003 -attr oid 100 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(Result.reg#1)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {Result.reg#1(0)} -pin  "reg(Result.reg#1)" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(1)} -pin  "reg(Result.reg#1)" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(2)} -pin  "reg(Result.reg#1)" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(3)} -pin  "reg(Result.reg#1)" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(4)} -pin  "reg(Result.reg#1)" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load net {Result.reg#1(5)} -pin  "reg(Result.reg#1)" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/Result.reg#1}
load inst "mux#10" "mux(2,1)" "INTERFACE" -attr xrf 29004 -attr oid 101 -attr vt c -attr @path {/Convolotion/Convolotion:core/mux#10} -attr area 0.920423 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(1,1,2)"
load net {Result.reg} -pin  "mux#10" {A0(0)} -attr @path {/Convolotion/Convolotion:core/Result.reg}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(7)} -pin  "mux#10" {A1(0)} -attr vt c -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:ac_fixed:cctor#1.sva)#2.itm}
load net {and#15.cse} -pin  "mux#10" {S(0)} -attr @path {/Convolotion/Convolotion:core/and#15.cse}
load net {mux#10.itm} -pin  "mux#10" {Z(0)} -attr vt c -attr @path {/Convolotion/Convolotion:core/mux#10.itm}
load inst "not#46" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#46} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {or#32.cse} -pin  "not#46" {A(0)} -attr @path {/Convolotion/Convolotion:core/or#32.cse}
load net {not#46.itm} -pin  "not#46" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#46.itm}
load inst "and#63" "and(2,1)" "INTERFACE" -attr xrf 29005 -attr oid 102 -attr vt c -attr @path {/Convolotion/Convolotion:core/and#63} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(1,2)"
load net {mux#10.itm} -pin  "and#63" {A0(0)} -attr vt c -attr @path {/Convolotion/Convolotion:core/mux#10.itm}
load net {not#46.itm} -pin  "and#63" {A1(0)} -attr @path {/Convolotion/Convolotion:core/not#46.itm}
load net {and#63.itm} -pin  "and#63" {Z(0)} -attr vt c -attr @path {/Convolotion/Convolotion:core/and#63.itm}
load inst "reg(Result.reg)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 29006 -attr oid 103 -attr vt c -attr @path {/Convolotion/Convolotion:core/reg(Result.reg)}
load net {and#63.itm} -pin  "reg(Result.reg)" {D(0)} -attr vt c -attr @path {/Convolotion/Convolotion:core/and#63.itm}
load net {GND} -pin  "reg(Result.reg)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_1}
load net {clk} -pin  "reg(Result.reg)" {clk} -attr xrf 29007 -attr oid 104 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(Result.reg)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {Result.reg} -pin  "reg(Result.reg)" {Z(0)} -attr @path {/Convolotion/Convolotion:core/Result.reg}
load inst "nor#16" "nor(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#16} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,2)"
load net {fsm_output#1(18)} -pin  "nor#16" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#108.itm}
load net {fsm_output#1(6)} -pin  "nor#16" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#107.itm}
load net {nor#16.itm} -pin  "nor#16" {Z(0)} -attr @path {/Convolotion/Convolotion:core/nor#16.itm}
load inst "nor#15" "nor(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#15} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,2)"
load net {nor#16.itm} -pin  "nor#15" {A0(0)} -attr @path {/Convolotion/Convolotion:core/nor#16.itm}
load net {fsm_output#1(0)} -pin  "nor#15" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#109.itm}
load net {nor#15.itm} -pin  "nor#15" {Z(0)} -attr @path {/Convolotion/Convolotion:core/nor#15.itm}
load inst "mux#21" "mux(2,9)" "INTERFACE" -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21} -attr area 8.275807 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(9,1,2)"
load net {z.out#2(0)} -pin  "mux#21" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {z.out#2(1)} -pin  "mux#21" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {z.out#2(2)} -pin  "mux#21" {A0(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {z.out#2(3)} -pin  "mux#21" {A0(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {z.out#2(4)} -pin  "mux#21" {A0(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {z.out#2(5)} -pin  "mux#21" {A0(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {z.out#2(6)} -pin  "mux#21" {A0(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {z.out#2(7)} -pin  "mux#21" {A0(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {z.out#2(8)} -pin  "mux#21" {A0(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#2.itm}
load net {reg#3(0)} -pin  "mux#21" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(1)} -pin  "mux#21" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(2)} -pin  "mux#21" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(3)} -pin  "mux#21" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(4)} -pin  "mux#21" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(5)} -pin  "mux#21" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(6)} -pin  "mux#21" {A1(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(7)} -pin  "mux#21" {A1(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(8)} -pin  "mux#21" {A1(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {nor#15.itm} -pin  "mux#21" {S(0)} -attr @path {/Convolotion/Convolotion:core/nor#15.itm}
load net {mux#21.itm(0)} -pin  "mux#21" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(1)} -pin  "mux#21" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(2)} -pin  "mux#21" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(3)} -pin  "mux#21" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(4)} -pin  "mux#21" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(5)} -pin  "mux#21" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(6)} -pin  "mux#21" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(7)} -pin  "mux#21" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(8)} -pin  "mux#21" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load inst "not#53" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#53} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(0)} -pin  "not#53" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output).itm}
load net {not#53.itm} -pin  "not#53" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#53.itm}
load inst "and#69" "and(2,9)" "INTERFACE" -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69} -attr area 6.569492 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(9,2)"
load net {mux#21.itm(0)} -pin  "and#69" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(1)} -pin  "and#69" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(2)} -pin  "and#69" {A0(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(3)} -pin  "and#69" {A0(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(4)} -pin  "and#69" {A0(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(5)} -pin  "and#69" {A0(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(6)} -pin  "and#69" {A0(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(7)} -pin  "and#69" {A0(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {mux#21.itm(8)} -pin  "and#69" {A0(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#21.itm}
load net {not#53.itm} -pin  "and#69" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {not#53.itm} -pin  "and#69" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {not#53.itm} -pin  "and#69" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {not#53.itm} -pin  "and#69" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {not#53.itm} -pin  "and#69" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {not#53.itm} -pin  "and#69" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {not#53.itm} -pin  "and#69" {A1(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {not#53.itm} -pin  "and#69" {A1(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {not#53.itm} -pin  "and#69" {A1(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#13.itm}
load net {and#69.itm(0)} -pin  "and#69" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(1)} -pin  "and#69" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(2)} -pin  "and#69" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(3)} -pin  "and#69" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(4)} -pin  "and#69" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(5)} -pin  "and#69" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(6)} -pin  "and#69" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(7)} -pin  "and#69" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(8)} -pin  "and#69" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load inst "reg(reg#3)" "reg(9,1,0,0,1)" "INTERFACE" -attr xrf 29008 -attr oid 105 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(reg#3)}
load net {and#69.itm(0)} -pin  "reg(reg#3)" {D(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(1)} -pin  "reg(reg#3)" {D(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(2)} -pin  "reg(reg#3)" {D(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(3)} -pin  "reg(reg#3)" {D(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(4)} -pin  "reg(reg#3)" {D(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(5)} -pin  "reg(reg#3)" {D(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(6)} -pin  "reg(reg#3)" {D(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(7)} -pin  "reg(reg#3)" {D(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {and#69.itm(8)} -pin  "reg(reg#3)" {D(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#69.itm}
load net {GND} -pin  "reg(reg#3)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#3)" {DRs(1)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#3)" {DRs(2)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#3)" {DRs(3)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#3)" {DRs(4)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#3)" {DRs(5)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#3)" {DRs(6)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#3)" {DRs(7)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#3)" {DRs(8)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {clk} -pin  "reg(reg#3)" {clk} -attr xrf 29009 -attr oid 106 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(reg#3)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {reg#3(0)} -pin  "reg(reg#3)" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(1)} -pin  "reg(reg#3)" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(2)} -pin  "reg(reg#3)" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(3)} -pin  "reg(reg#3)" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(4)} -pin  "reg(reg#3)" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(5)} -pin  "reg(reg#3)" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(6)} -pin  "reg(reg#3)" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(7)} -pin  "reg(reg#3)" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(8)} -pin  "reg(reg#3)" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load inst "nor#10" "nor(3,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#10} -attr area 1.055476 -attr delay 0.648066 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,3)"
load net {fsm_output#1(11)} -pin  "nor#10" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#72.itm}
load net {fsm_output#1(5)} -pin  "nor#10" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#30.itm}
load net {fsm_output#1(12)} -pin  "nor#10" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#69.itm}
load net {nor#10.itm} -pin  "nor#10" {Z(0)} -attr @path {/Convolotion/Convolotion:core/nor#10.itm}
load inst "and#39" "and(3,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/and#39} -attr area 1.055476 -attr delay 0.648066 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(1,3)"
load net {and.dcpl#11} -pin  "and#39" {A0(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#11}
load net {and.dcpl#8} -pin  "and#39" {A1(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#8}
load net {nor#10.itm} -pin  "and#39" {A2(0)} -attr @path {/Convolotion/Convolotion:core/nor#10.itm}
load net {and#39.itm} -pin  "and#39" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and#39.itm}
load inst "mux#11" "mux(2,9)" "INTERFACE" -attr xrf 29010 -attr oid 107 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11} -attr area 8.275807 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(9,1,2)"
load net {reg#2(0)} -pin  "mux#11" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(1)} -pin  "mux#11" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(2)} -pin  "mux#11" {A0(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(3)} -pin  "mux#11" {A0(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(4)} -pin  "mux#11" {A0(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(5)} -pin  "mux#11" {A0(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(6)} -pin  "mux#11" {A0(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(7)} -pin  "mux#11" {A0(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(8)} -pin  "mux#11" {A0(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#1(0)} -pin  "mux#11" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {reg#1(1)} -pin  "mux#11" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {reg#1(2)} -pin  "mux#11" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {reg#1(3)} -pin  "mux#11" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {reg#1(4)} -pin  "mux#11" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {reg#1(5)} -pin  "mux#11" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {reg#1(6)} -pin  "mux#11" {A1(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {reg#1(7)} -pin  "mux#11" {A1(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {reg#1(8)} -pin  "mux#11" {A1(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(reg#1).itm}
load net {and#39.itm} -pin  "mux#11" {S(0)} -attr @path {/Convolotion/Convolotion:core/and#39.itm}
load net {mux#11.itm(0)} -pin  "mux#11" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "mux#11" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "mux#11" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "mux#11" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "mux#11" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "mux#11" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "mux#11" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "mux#11" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "mux#11" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load inst "not#47" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#47} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(12)} -pin  "not#47" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#12.itm}
load net {not#47.itm} -pin  "not#47" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#47.itm}
load inst "not#44" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#44} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {or#48.cse} -pin  "not#44" {A(0)} -attr @path {/Convolotion/Convolotion:core/or#48.cse}
load net {not#44.itm} -pin  "not#44" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#44.itm}
load inst "and#61" "and(3,9)" "INTERFACE" -attr xrf 29011 -attr oid 108 -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61} -attr area 9.491288 -attr delay 0.648066 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(9,3)"
load net {mux#11.itm(0)} -pin  "and#61" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(1)} -pin  "and#61" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(2)} -pin  "and#61" {A0(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(3)} -pin  "and#61" {A0(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(4)} -pin  "and#61" {A0(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(5)} -pin  "and#61" {A0(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(6)} -pin  "and#61" {A0(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(7)} -pin  "and#61" {A0(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {mux#11.itm(8)} -pin  "and#61" {A0(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#11.itm}
load net {not#47.itm} -pin  "and#61" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {not#47.itm} -pin  "and#61" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {not#47.itm} -pin  "and#61" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {not#47.itm} -pin  "and#61" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {not#47.itm} -pin  "and#61" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {not#47.itm} -pin  "and#61" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {not#47.itm} -pin  "and#61" {A1(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {not#47.itm} -pin  "and#61" {A1(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {not#47.itm} -pin  "and#61" {A1(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#9.itm}
load net {not#44.itm} -pin  "and#61" {A2(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {not#44.itm} -pin  "and#61" {A2(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {not#44.itm} -pin  "and#61" {A2(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {not#44.itm} -pin  "and#61" {A2(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {not#44.itm} -pin  "and#61" {A2(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {not#44.itm} -pin  "and#61" {A2(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {not#44.itm} -pin  "and#61" {A2(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {not#44.itm} -pin  "and#61" {A2(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {not#44.itm} -pin  "and#61" {A2(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#1.itm}
load net {and#61.itm(0)} -pin  "and#61" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(1)} -pin  "and#61" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(2)} -pin  "and#61" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(3)} -pin  "and#61" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(4)} -pin  "and#61" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(5)} -pin  "and#61" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(6)} -pin  "and#61" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(7)} -pin  "and#61" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(8)} -pin  "and#61" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load inst "reg(reg#2)" "reg(9,1,0,0,1)" "INTERFACE" -attr xrf 29012 -attr oid 109 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(reg#2)}
load net {and#61.itm(0)} -pin  "reg(reg#2)" {D(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(1)} -pin  "reg(reg#2)" {D(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(2)} -pin  "reg(reg#2)" {D(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(3)} -pin  "reg(reg#2)" {D(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(4)} -pin  "reg(reg#2)" {D(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(5)} -pin  "reg(reg#2)" {D(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(6)} -pin  "reg(reg#2)" {D(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(7)} -pin  "reg(reg#2)" {D(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {and#61.itm(8)} -pin  "reg(reg#2)" {D(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#61.itm}
load net {GND} -pin  "reg(reg#2)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#2)" {DRs(1)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#2)" {DRs(2)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#2)" {DRs(3)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#2)" {DRs(4)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#2)" {DRs(5)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#2)" {DRs(6)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#2)" {DRs(7)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {GND} -pin  "reg(reg#2)" {DRs(8)} -attr @path {/Convolotion/Convolotion:core/C0_11#6}
load net {clk} -pin  "reg(reg#2)" {clk} -attr xrf 29013 -attr oid 110 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(reg#2)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {reg#2(0)} -pin  "reg(reg#2)" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(1)} -pin  "reg(reg#2)" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(2)} -pin  "reg(reg#2)" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(3)} -pin  "reg(reg#2)" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(4)} -pin  "reg(reg#2)" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(5)} -pin  "reg(reg#2)" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(6)} -pin  "reg(reg#2)" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(7)} -pin  "reg(reg#2)" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load net {reg#2(8)} -pin  "reg(reg#2)" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#2}
load inst "or#26" "or(3,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/or#26} -attr area 1.055476 -attr delay 0.630668 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,3)"
load net {fsm_output#1(14)} -pin  "or#26" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#54.itm}
load net {fsm_output#1(2)} -pin  "or#26" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#25.itm}
load net {fsm_output#1(8)} -pin  "or#26" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#38.itm}
load net {or#26.itm} -pin  "or#26" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or#26.itm}
load inst "mux#12" "mux(2,2)" "INTERFACE" -attr xrf 29014 -attr oid 111 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#12} -attr area 1.839846 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(2,1,2)"
load net {reg#4(0)} -pin  "mux#12" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#4}
load net {reg#4(1)} -pin  "mux#12" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#4}
load net {z.out(0)} -pin  "mux#12" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out}
load net {z.out(1)} -pin  "mux#12" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out}
load net {or#26.itm} -pin  "mux#12" {S(0)} -attr @path {/Convolotion/Convolotion:core/or#26.itm}
load net {mux#12.itm(0)} -pin  "mux#12" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "mux#12" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#12.itm}
load inst "nor#17" "nor(8,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#17} -attr area 2.678696 -attr delay 1.226652 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,8)"
load net {or#48.cse} -pin  "nor#17" {A0(0)} -attr @path {/Convolotion/Convolotion:core/or#48.cse}
load net {fsm_output#1(17)} -pin  "nor#17" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#17.itm}
load net {fsm_output#1(11)} -pin  "nor#17" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#11.itm}
load net {fsm_output#1(5)} -pin  "nor#17" {A3(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#5.itm}
load net {fsm_output#1(12)} -pin  "nor#17" {A4(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#46.itm}
load net {fsm_output#1(15)} -pin  "nor#17" {A5(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#55.itm}
load net {fsm_output#1(9)} -pin  "nor#17" {A6(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#39.itm}
load net {fsm_output#1(3)} -pin  "nor#17" {A7(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#26.itm}
load net {nor#17.itm} -pin  "nor#17" {Z(0)} -attr @path {/Convolotion/Convolotion:core/nor#17.itm}
load inst "and" "and(2,2)" "INTERFACE" -attr vt d -attr @path {/Convolotion/Convolotion:core/and} -attr area 1.460665 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(2,2)"
load net {mux#12.itm(0)} -pin  "and" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#12.itm}
load net {mux#12.itm(1)} -pin  "and" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#12.itm}
load net {nor#17.itm} -pin  "and" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#14.itm}
load net {nor#17.itm} -pin  "and" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#14.itm}
load net {and.itm(0)} -pin  "and" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and.itm}
load net {and.itm(1)} -pin  "and" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and.itm}
load inst "reg(reg#4)" "reg(2,1,0,0,1)" "INTERFACE" -attr xrf 29015 -attr oid 112 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(reg#4)}
load net {and.itm(0)} -pin  "reg(reg#4)" {D(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and.itm}
load net {and.itm(1)} -pin  "reg(reg#4)" {D(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and.itm}
load net {GND} -pin  "reg(reg#4)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_2}
load net {GND} -pin  "reg(reg#4)" {DRs(1)} -attr @path {/Convolotion/Convolotion:core/C0_2}
load net {clk} -pin  "reg(reg#4)" {clk} -attr xrf 29016 -attr oid 113 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(reg#4)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {reg#4(0)} -pin  "reg(reg#4)" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#4}
load net {reg#4(1)} -pin  "reg(reg#4)" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#4}
load inst "not#15" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#15} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(18)} -pin  "not#15" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#66.itm}
load net {not#15.itm} -pin  "not#15" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#15.itm}
load inst "nor#11" "nor(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#11} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,2)"
load net {fsm_output#1(17)} -pin  "nor#11" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#59.itm}
load net {fsm_output#1(11)} -pin  "nor#11" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#43.itm}
load net {nor#11.itm} -pin  "nor#11" {Z(0)} -attr @path {/Convolotion/Convolotion:core/nor#11.itm}
load inst "not#29" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#29} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(15)} -pin  "not#29" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#15.itm}
load net {not#29.itm} -pin  "not#29" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#29.itm}
load inst "nor#12" "nor(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#12} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,2)"
load net {fsm_output#1(9)} -pin  "nor#12" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#9.itm}
load net {fsm_output#1(3)} -pin  "nor#12" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#3.itm}
load net {nor#12.itm} -pin  "nor#12" {Z(0)} -attr @path {/Convolotion/Convolotion:core/nor#12.itm}
load inst "and#48" "and(6,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/and#48} -attr area 2.029408 -attr delay 1.056950 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(1,6)"
load net {and.dcpl#11} -pin  "and#48" {A0(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#11}
load net {not#15.itm} -pin  "and#48" {A1(0)} -attr @path {/Convolotion/Convolotion:core/not#15.itm}
load net {nor#11.itm} -pin  "and#48" {A2(0)} -attr @path {/Convolotion/Convolotion:core/nor#11.itm}
load net {and.dcpl#7} -pin  "and#48" {A3(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#7}
load net {not#29.itm} -pin  "and#48" {A4(0)} -attr @path {/Convolotion/Convolotion:core/not#29.itm}
load net {nor#12.itm} -pin  "and#48" {A5(0)} -attr @path {/Convolotion/Convolotion:core/nor#12.itm}
load net {and#48.itm} -pin  "and#48" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and#48.itm}
load inst "mux#13" "mux(2,2)" "INTERFACE" -attr xrf 29017 -attr oid 114 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#13} -attr area 1.839846 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(2,1,2)"
load net {reg#5(0)} -pin  "mux#13" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#5}
load net {reg#5(1)} -pin  "mux#13" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#5}
load net {z.out(0)} -pin  "mux#13" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out}
load net {z.out(1)} -pin  "mux#13" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/z.out}
load net {and#48.itm} -pin  "mux#13" {S(0)} -attr @path {/Convolotion/Convolotion:core/and#48.itm}
load net {mux#13.itm(0)} -pin  "mux#13" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "mux#13" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#13.itm}
load inst "not#55" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#55} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {or#32.cse} -pin  "not#55" {A(0)} -attr @path {/Convolotion/Convolotion:core/or#32.cse}
load net {not#55.itm} -pin  "not#55" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#55.itm}
load inst "and#70" "and(2,2)" "INTERFACE" -attr vt d -attr @path {/Convolotion/Convolotion:core/and#70} -attr area 1.460665 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(2,2)"
load net {mux#13.itm(0)} -pin  "and#70" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#13.itm}
load net {mux#13.itm(1)} -pin  "and#70" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#13.itm}
load net {not#55.itm} -pin  "and#70" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#15.itm}
load net {not#55.itm} -pin  "and#70" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#15.itm}
load net {and#70.itm(0)} -pin  "and#70" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#70.itm}
load net {and#70.itm(1)} -pin  "and#70" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#70.itm}
load inst "reg(reg#5)" "reg(2,1,0,0,1)" "INTERFACE" -attr xrf 29018 -attr oid 115 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(reg#5)}
load net {and#70.itm(0)} -pin  "reg(reg#5)" {D(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#70.itm}
load net {and#70.itm(1)} -pin  "reg(reg#5)" {D(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/and#70.itm}
load net {GND} -pin  "reg(reg#5)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_2}
load net {GND} -pin  "reg(reg#5)" {DRs(1)} -attr @path {/Convolotion/Convolotion:core/C0_2}
load net {clk} -pin  "reg(reg#5)" {clk} -attr xrf 29019 -attr oid 116 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(reg#5)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {reg#5(0)} -pin  "reg(reg#5)" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#5}
load net {reg#5(1)} -pin  "reg(reg#5)" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#5}
load inst "mux#14" "mux(2,1)" "INTERFACE" -attr xrf 29020 -attr oid 117 -attr @path {/Convolotion/Convolotion:core/mux#14} -attr area 0.920423 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(1,1,2)"
load net {reg#6} -pin  "mux#14" {A0(0)} -attr @path {/Convolotion/Convolotion:core/reg#6}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(0)} -pin  "mux#14" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:ac_fixed:cctor#1.sva).itm}
load net {and#15.cse} -pin  "mux#14" {S(0)} -attr @path {/Convolotion/Convolotion:core/and#15.cse}
load net {mux#14.itm} -pin  "mux#14" {Z(0)} -attr @path {/Convolotion/Convolotion:core/mux#14.itm}
load inst "not#49" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#49} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {or#32.cse} -pin  "not#49" {A(0)} -attr @path {/Convolotion/Convolotion:core/or#32.cse}
load net {not#49.itm} -pin  "not#49" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#49.itm}
load inst "and#67" "and(2,1)" "INTERFACE" -attr xrf 29021 -attr oid 118 -attr @path {/Convolotion/Convolotion:core/and#67} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(1,2)"
load net {mux#14.itm} -pin  "and#67" {A0(0)} -attr @path {/Convolotion/Convolotion:core/mux#14.itm}
load net {not#49.itm} -pin  "and#67" {A1(0)} -attr @path {/Convolotion/Convolotion:core/not#49.itm}
load net {and#67.itm} -pin  "and#67" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and#67.itm}
load inst "reg(reg#6)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 29022 -attr oid 119 -attr @path {/Convolotion/Convolotion:core/reg(reg#6)}
load net {and#67.itm} -pin  "reg(reg#6)" {D(0)} -attr @path {/Convolotion/Convolotion:core/and#67.itm}
load net {GND} -pin  "reg(reg#6)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_1}
load net {clk} -pin  "reg(reg#6)" {clk} -attr xrf 29023 -attr oid 120 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(reg#6)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {reg#6} -pin  "reg(reg#6)" {Z(0)} -attr @path {/Convolotion/Convolotion:core/reg#6}
load inst "for:for:for:for:else:mux#1" "mux(16,1)" "INTERFACE" -attr xrf 29024 -attr oid 121 -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:mux#1} -attr area 10.064643 -attr delay 2.684479 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(1,4,16)"
load net {DC} -pin  "for:for:for:for:else:mux#1" {A0(0)} -attr @path {/Convolotion/Convolotion:core/C-_1}
load net {DC} -pin  "for:for:for:for:else:mux#1" {A1(0)} -attr @path {/Convolotion/Convolotion:core/C-_1}
load net {DC} -pin  "for:for:for:for:else:mux#1" {A2(0)} -attr @path {/Convolotion/Convolotion:core/C-_1}
load net {DC} -pin  "for:for:for:for:else:mux#1" {A3(0)} -attr @path {/Convolotion/Convolotion:core/C-_1}
load net {DC} -pin  "for:for:for:for:else:mux#1" {A4(0)} -attr @path {/Convolotion/Convolotion:core/C-_1}
load net {DC} -pin  "for:for:for:for:else:mux#1" {A5(0)} -attr @path {/Convolotion/Convolotion:core/C-_1}
load net {DC} -pin  "for:for:for:for:else:mux#1" {A6(0)} -attr @path {/Convolotion/Convolotion:core/C-_1}
load net {GND} -pin  "for:for:for:for:else:mux#1" {A7(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#21}
load net {GND} -pin  "for:for:for:for:else:mux#1" {A8(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#22}
load net {GND} -pin  "for:for:for:for:else:mux#1" {A9(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#23}
load net {GND} -pin  "for:for:for:for:else:mux#1" {A10(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#24}
load net {PWR} -pin  "for:for:for:for:else:mux#1" {A11(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#25}
load net {GND} -pin  "for:for:for:for:else:mux#1" {A12(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#26}
load net {GND} -pin  "for:for:for:for:else:mux#1" {A13(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#27}
load net {GND} -pin  "for:for:for:for:else:mux#1" {A14(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#28}
load net {GND} -pin  "for:for:for:for:else:mux#1" {A15(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#29}
load net {for:for:for:for:else:acc.sdt(0)} -pin  "for:for:for:for:else:mux#1" {S(0)} -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#6}
load net {for:for:for:for:else:acc.itm(0)} -pin  "for:for:for:for:else:mux#1" {S(1)} -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#6}
load net {for:for:for:for:else:acc.itm(1)} -pin  "for:for:for:for:else:mux#1" {S(2)} -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#6}
load net {for:for:for:for:else:acc.itm(2)} -pin  "for:for:for:for:else:mux#1" {S(3)} -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#6}
load net {for:for:for:for:else:mux#1.itm} -pin  "for:for:for:for:else:mux#1" {Z(0)} -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:mux#1.itm}
load inst "reg(for:for:for:for:else.reg#1)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 29025 -attr oid 122 -attr @path {/Convolotion/Convolotion:core/reg(for:for:for:for:else.reg#1)}
load net {for:for:for:for:else:mux#1.itm} -pin  "reg(for:for:for:for:else.reg#1)" {D(0)} -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:mux#1.itm}
load net {GND} -pin  "reg(for:for:for:for:else.reg#1)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_1}
load net {clk} -pin  "reg(for:for:for:for:else.reg#1)" {clk} -attr xrf 29026 -attr oid 123 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(for:for:for:for:else.reg#1)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {for:for:for:for:else.reg#1} -pin  "reg(for:for:for:for:else.reg#1)" {Z(0)} -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else.reg#1}
load inst "reg(reg#7)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 29027 -attr oid 124 -attr @path {/Convolotion/Convolotion:core/reg(reg#7)}
load net {z.out#1(2)} -pin  "reg(reg#7)" {D(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:for:for:acc#8.pdr).itm}
load net {GND} -pin  "reg(reg#7)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_1}
load net {clk} -pin  "reg(reg#7)" {clk} -attr xrf 29028 -attr oid 125 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(reg#7)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {reg#7} -pin  "reg(reg#7)" {Z(0)} -attr @path {/Convolotion/Convolotion:core/reg#7}
load inst "for:for:for:for:if:or#7" "or(4,1)" "INTERFACE" -attr xrf 29029 -attr oid 126 -attr @path {/Convolotion/Convolotion:core/for:for:for:for:if:or#7} -attr area 1.380120 -attr delay 0.795815 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,4)"
load net {for-1:for:for:for:oelse#2:acc#2(1)} -pin  "for:for:for:for:if:or#7" {A0(0)} -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:slc#1.itm}
load net {z.out#4(10)} -pin  "for:for:for:for:if:or#7" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#2.itm}
load net {z.out#2(9)} -pin  "for:for:for:for:if:or#7" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(conv1.sva)#2.itm}
load net {z.out#2(10)} -pin  "for:for:for:for:if:or#7" {A3(0)} -attr @path {/Convolotion/Convolotion:core/slc(conv1.sva)#3.itm}
load net {for:for:for:for:if:or#7.itm} -pin  "for:for:for:for:if:or#7" {Z(0)} -attr @path {/Convolotion/Convolotion:core/for:for:for:for:if:or#7.itm}
load inst "for:for:for:for:if:or#2" "or(3,1)" "INTERFACE" -attr xrf 29030 -attr oid 127 -attr @path {/Convolotion/Convolotion:core/for:for:for:for:if:or#2} -attr area 1.055476 -attr delay 0.630668 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,3)"
load net {for-1:for:for:for:oelse#2:acc#2(1)} -pin  "for:for:for:for:if:or#2" {A0(0)} -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:slc#3.itm}
load net {z.out#4(10)} -pin  "for:for:for:for:if:or#2" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#5.itm}
load net {z.out#2(9)} -pin  "for:for:for:for:if:or#2" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:for:for:acc#1.tmp.pdr).itm}
load net {for:for:for:for:if:or#2.itm} -pin  "for:for:for:for:if:or#2" {Z(0)} -attr @path {/Convolotion/Convolotion:core/for:for:for:for:if:or#2.itm}
load inst "mux#16" "mux(2,1)" "INTERFACE" -attr xrf 29031 -attr oid 128 -attr @path {/Convolotion/Convolotion:core/mux#16} -attr area 0.920423 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(1,1,2)"
load net {for:for:for:for:if:or#7.itm} -pin  "mux#16" {A0(0)} -attr @path {/Convolotion/Convolotion:core/for:for:for:for:if:or#7.itm}
load net {for:for:for:for:if:or#2.itm} -pin  "mux#16" {A1(0)} -attr @path {/Convolotion/Convolotion:core/for:for:for:for:if:or#2.itm}
load net {fsm_output#1(13)} -pin  "mux#16" {S(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#53.itm}
load net {mux#16.itm} -pin  "mux#16" {Z(0)} -attr @path {/Convolotion/Convolotion:core/mux#16.itm}
load inst "reg(for:for:for:for.reg)" "reg(1,1,0,0,1)" "INTERFACE" -attr xrf 29032 -attr oid 129 -attr @path {/Convolotion/Convolotion:core/reg(for:for:for:for.reg)}
load net {mux#16.itm} -pin  "reg(for:for:for:for.reg)" {D(0)} -attr @path {/Convolotion/Convolotion:core/mux#16.itm}
load net {GND} -pin  "reg(for:for:for:for.reg)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_1}
load net {clk} -pin  "reg(for:for:for:for.reg)" {clk} -attr xrf 29033 -attr oid 130 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(for:for:for:for.reg)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {for:for:for:for.reg} -pin  "reg(for:for:for:for.reg)" {Z(0)} -attr @path {/Convolotion/Convolotion:core/for:for:for:for.reg}
load inst "for:for:for:for:else:mux" "mux(16,2)" "INTERFACE" -attr xrf 29034 -attr oid 131 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:mux} -attr area 20.129286 -attr delay 2.684479 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(2,4,16)"
load net {DC} -pin  "for:for:for:for:else:mux" {A0(0)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A0(1)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A1(0)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A1(1)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A2(0)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A2(1)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A3(0)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A3(1)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A4(0)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A4(1)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A5(0)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A5(1)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A6(0)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {DC} -pin  "for:for:for:for:else:mux" {A6(1)} -attr @path {/Convolotion/Convolotion:core/C--_2}
load net {PWR} -pin  "for:for:for:for:else:mux" {A7(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#12}
load net {GND} -pin  "for:for:for:for:else:mux" {A7(1)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#12}
load net {GND} -pin  "for:for:for:for:else:mux" {A8(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#13}
load net {PWR} -pin  "for:for:for:for:else:mux" {A8(1)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#13}
load net {PWR} -pin  "for:for:for:for:else:mux" {A9(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#14}
load net {GND} -pin  "for:for:for:for:else:mux" {A9(1)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#14}
load net {GND} -pin  "for:for:for:for:else:mux" {A10(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#15}
load net {PWR} -pin  "for:for:for:for:else:mux" {A10(1)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#15}
load net {GND} -pin  "for:for:for:for:else:mux" {A11(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#16}
load net {GND} -pin  "for:for:for:for:else:mux" {A11(1)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#16}
load net {GND} -pin  "for:for:for:for:else:mux" {A12(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#17}
load net {PWR} -pin  "for:for:for:for:else:mux" {A12(1)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#17}
load net {PWR} -pin  "for:for:for:for:else:mux" {A13(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#18}
load net {GND} -pin  "for:for:for:for:else:mux" {A13(1)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#18}
load net {GND} -pin  "for:for:for:for:else:mux" {A14(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#19}
load net {PWR} -pin  "for:for:for:for:else:mux" {A14(1)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#19}
load net {PWR} -pin  "for:for:for:for:else:mux" {A15(0)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#20}
load net {GND} -pin  "for:for:for:for:else:mux" {A15(1)} -attr @path {/Convolotion/Convolotion:core/kernel.rom#20}
load net {for:for:for:for:else:acc.sdt(0)} -pin  "for:for:for:for:else:mux" {S(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#6}
load net {for:for:for:for:else:acc.itm(0)} -pin  "for:for:for:for:else:mux" {S(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#6}
load net {for:for:for:for:else:acc.itm(1)} -pin  "for:for:for:for:else:mux" {S(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#6}
load net {for:for:for:for:else:acc.itm(2)} -pin  "for:for:for:for:else:mux" {S(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#6}
load net {for:for:for:for:else:mux.itm(0)} -pin  "for:for:for:for:else:mux" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:mux.itm}
load net {for:for:for:for:else:mux.itm(1)} -pin  "for:for:for:for:else:mux" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:mux.itm}
load inst "reg(for:for:for:for:else.reg)" "reg(2,1,0,0,1)" "INTERFACE" -attr xrf 29035 -attr oid 132 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(for:for:for:for:else.reg)}
load net {for:for:for:for:else:mux.itm(0)} -pin  "reg(for:for:for:for:else.reg)" {D(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:mux.itm}
load net {for:for:for:for:else:mux.itm(1)} -pin  "reg(for:for:for:for:else.reg)" {D(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:mux.itm}
load net {GND} -pin  "reg(for:for:for:for:else.reg)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_2}
load net {GND} -pin  "reg(for:for:for:for:else.reg)" {DRs(1)} -attr @path {/Convolotion/Convolotion:core/C0_2}
load net {clk} -pin  "reg(for:for:for:for:else.reg)" {clk} -attr xrf 29036 -attr oid 133 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(for:for:for:for:else.reg)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {for:for:for:for:else.reg(0)} -pin  "reg(for:for:for:for:else.reg)" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else.reg}
load net {for:for:for:for:else.reg(1)} -pin  "reg(for:for:for:for:else.reg)" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else.reg}
load inst "reg(reg#1)" "reg(10,1,0,0,1)" "INTERFACE" -attr xrf 29037 -attr oid 134 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(reg#1)}
load net {z.out#4(0)} -pin  "reg(reg#1)" {D(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {z.out#4(1)} -pin  "reg(reg#1)" {D(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {z.out#4(2)} -pin  "reg(reg#1)" {D(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {z.out#4(3)} -pin  "reg(reg#1)" {D(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {z.out#4(4)} -pin  "reg(reg#1)" {D(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {z.out#4(5)} -pin  "reg(reg#1)" {D(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {z.out#4(6)} -pin  "reg(reg#1)" {D(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {z.out#4(7)} -pin  "reg(reg#1)" {D(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {z.out#4(8)} -pin  "reg(reg#1)" {D(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {z.out#4(9)} -pin  "reg(reg#1)" {D(9)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:acc#3.itm.pdr).itm}
load net {GND} -pin  "reg(reg#1)" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {GND} -pin  "reg(reg#1)" {DRs(1)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {GND} -pin  "reg(reg#1)" {DRs(2)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {GND} -pin  "reg(reg#1)" {DRs(3)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {GND} -pin  "reg(reg#1)" {DRs(4)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {GND} -pin  "reg(reg#1)" {DRs(5)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {GND} -pin  "reg(reg#1)" {DRs(6)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {GND} -pin  "reg(reg#1)" {DRs(7)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {GND} -pin  "reg(reg#1)" {DRs(8)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {GND} -pin  "reg(reg#1)" {DRs(9)} -attr @path {/Convolotion/Convolotion:core/C0_10}
load net {clk} -pin  "reg(reg#1)" {clk} -attr xrf 29038 -attr oid 135 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(reg#1)" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {reg#1(0)} -pin  "reg(reg#1)" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {reg#1(1)} -pin  "reg(reg#1)" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {reg#1(2)} -pin  "reg(reg#1)" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {reg#1(3)} -pin  "reg(reg#1)" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {reg#1(4)} -pin  "reg(reg#1)" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {reg#1(5)} -pin  "reg(reg#1)" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {reg#1(6)} -pin  "reg(reg#1)" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {reg#1(7)} -pin  "reg(reg#1)" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {reg#1(8)} -pin  "reg(reg#1)" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load net {reg#1(9)} -pin  "reg(reg#1)" {Z(9)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#1}
load inst "for:for:for:for:else:acc#8" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 29039 -attr oid 136 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc#8} -attr area 3.352794 -attr delay 0.971483 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {reg#4(0)} -pin  "for:for:for:for:else:acc#8" {A(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn(for-1:for:for:for:else:asn#2).itm}
load net {reg#4(1)} -pin  "for:for:for:for:else:acc#8" {A(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn(for-1:for:for:for:else:asn#2).itm}
load net {reg#5(0)} -pin  "for:for:for:for:else:acc#8" {B(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm}
load net {reg#5(1)} -pin  "for:for:for:for:else:acc#8" {B(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn.itm}
load net {for:for:for:for:else:acc.sdt(0)} -pin  "for:for:for:for:else:acc#8" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc.sdt}
load net {for:for:for:for:else:acc.sdt(1)} -pin  "for:for:for:for:else:acc#8" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc.sdt}
load net {for:for:for:for:else:acc.sdt(2)} -pin  "for:for:for:for:else:acc#8" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc.sdt}
load inst "for:for:for:for:else:acc" "add(2,0,2,0,3)" "INTERFACE" -attr xrf 29040 -attr oid 137 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc} -attr area 3.353794 -attr delay 0.971483 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2,0,2,0,3)"
load net {for:for:for:for:else:acc.sdt(1)} -pin  "for:for:for:for:else:acc" {A(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:acc.sdt)#1.itm}
load net {for:for:for:for:else:acc.sdt(2)} -pin  "for:for:for:for:else:acc" {A(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for:for:for:for:else:acc.sdt)#1.itm}
load net {reg#4(0)} -pin  "for:for:for:for:else:acc" {B(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn(for:for:for:for:else:asn#15).itm}
load net {reg#4(1)} -pin  "for:for:for:for:else:acc" {B(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/asn(for:for:for:for:else:asn#15).itm}
load net {for:for:for:for:else:acc.itm(0)} -pin  "for:for:for:for:else:acc" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc.itm}
load net {for:for:for:for:else:acc.itm(1)} -pin  "for:for:for:for:else:acc" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc.itm}
load net {for:for:for:for:else:acc.itm(2)} -pin  "for:for:for:for:else:acc" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:acc.itm}
load inst "for-1:for:for:for:oelse#2:not#1" "not(2)" "INTERFACE" -attr xrf 29041 -attr oid 138 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:not#1} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(2)"
load net {z.out#4(9)} -pin  "for-1:for:for:for:oelse#2:not#1" {A(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#1.itm}
load net {z.out#4(10)} -pin  "for-1:for:for:for:oelse#2:not#1" {A(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(conv2#1.sva)#1.itm}
load net {for-1:for:for:for:oelse#2:not#1.itm(0)} -pin  "for-1:for:for:for:oelse#2:not#1" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:not#1.itm}
load net {for-1:for:for:for:oelse#2:not#1.itm(1)} -pin  "for-1:for:for:for:oelse#2:not#1" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:not#1.itm}
load inst "for-1:for:for:for:oelse#2:acc#1" "add(2,-1,1,0,2)" "INTERFACE" -attr xrf 29042 -attr oid 139 -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:acc#1} -attr area 3.352794 -attr delay 0.971483 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2,0,2,0,2)"
load net {for-1:for:for:for:oelse#2:not#1.itm(0)} -pin  "for-1:for:for:for:oelse#2:acc#1" {A(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:not#1.itm}
load net {for-1:for:for:for:oelse#2:not#1.itm(1)} -pin  "for-1:for:for:for:oelse#2:acc#1" {A(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:not#1.itm}
load net {PWR} -pin  "for-1:for:for:for:oelse#2:acc#1" {B(0)} -attr @path {/Convolotion/Convolotion:core/C1_1}
load net {for-1:for:for:for:oelse#2:acc#2(0)} -pin  "for-1:for:for:for:oelse#2:acc#1" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:acc#2}
load net {for-1:for:for:for:oelse#2:acc#2(1)} -pin  "for-1:for:for:for:oelse#2:acc#1" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:acc#2}
load inst "or#90" "or(2,8)" "INTERFACE" -attr vt dc -attr @path {/Convolotion/Convolotion:core/or#90} -attr area 5.839659 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(8,2)"
load net {slc.sat#1.sva(0)} -pin  "or#90" {A0(0)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc(slc.sat#1.sva).itm}
load net {slc.sat#1.sva(1)} -pin  "or#90" {A0(1)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc(slc.sat#1.sva).itm}
load net {slc.sat#1.sva(2)} -pin  "or#90" {A0(2)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc(slc.sat#1.sva).itm}
load net {slc.sat#1.sva(3)} -pin  "or#90" {A0(3)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc(slc.sat#1.sva).itm}
load net {slc.sat#1.sva(4)} -pin  "or#90" {A0(4)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc(slc.sat#1.sva).itm}
load net {slc.sat#1.sva(5)} -pin  "or#90" {A0(5)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc(slc.sat#1.sva).itm}
load net {slc.sat#1.sva(6)} -pin  "or#90" {A0(6)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc(slc.sat#1.sva).itm}
load net {slc.sat#1.sva(7)} -pin  "or#90" {A0(7)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc(slc.sat#1.sva).itm}
load net {slc.sat#1.sva(8)} -pin  "or#90" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#12.itm}
load net {slc.sat#1.sva(8)} -pin  "or#90" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#12.itm}
load net {slc.sat#1.sva(8)} -pin  "or#90" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#12.itm}
load net {slc.sat#1.sva(8)} -pin  "or#90" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#12.itm}
load net {slc.sat#1.sva(8)} -pin  "or#90" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#12.itm}
load net {slc.sat#1.sva(8)} -pin  "or#90" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#12.itm}
load net {slc.sat#1.sva(8)} -pin  "or#90" {A1(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#12.itm}
load net {slc.sat#1.sva(8)} -pin  "or#90" {A1(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/exs#12.itm}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(0)} -pin  "or#90" {Z(0)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:ac_fixed:cctor#1.sva}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(1)} -pin  "or#90" {Z(1)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:ac_fixed:cctor#1.sva}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(2)} -pin  "or#90" {Z(2)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:ac_fixed:cctor#1.sva}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(3)} -pin  "or#90" {Z(3)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:ac_fixed:cctor#1.sva}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(4)} -pin  "or#90" {Z(4)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:ac_fixed:cctor#1.sva}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(5)} -pin  "or#90" {Z(5)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:ac_fixed:cctor#1.sva}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(6)} -pin  "or#90" {Z(6)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:ac_fixed:cctor#1.sva}
load net {for:for:for:for:else:ac_fixed:cctor#1.sva(7)} -pin  "or#90" {Z(7)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for:for:for:for:else:ac_fixed:cctor#1.sva}
load inst "for-1:for:for:for:else:mul#2" "mul(8,0,5,0,12)" "INTERFACE" -attr xrf 29043 -attr oid 140 -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2} -attr area 340.284558 -attr delay 2.858169 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mul(5,0,8,0,12)"
load net {in:rsc:singleport.data_out(0)} -pin  "for-1:for:for:for:else:mul#2" {A(0)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(1)} -pin  "for-1:for:for:for:else:mul#2" {A(1)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(2)} -pin  "for-1:for:for:for:else:mul#2" {A(2)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(3)} -pin  "for-1:for:for:for:else:mul#2" {A(3)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(4)} -pin  "for-1:for:for:for:else:mul#2" {A(4)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(5)} -pin  "for-1:for:for:for:else:mul#2" {A(5)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(6)} -pin  "for-1:for:for:for:else:mul#2" {A(6)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(7)} -pin  "for-1:for:for:for:else:mul#2" {A(7)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.data_out}
load net {for:for:for:for:else.reg#1} -pin  "for-1:for:for:for:else:mul#2" {B(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/conc#41.itm}
load net {for:for:for:for:else.reg#1} -pin  "for-1:for:for:for:else:mul#2" {B(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/conc#41.itm}
load net {GND} -pin  "for-1:for:for:for:else:mul#2" {B(2)} -attr @path {/Convolotion/Convolotion:core/conc#41.itm}
load net {for:for:for:for:else.reg(0)} -pin  "for-1:for:for:for:else:mul#2" {B(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/conc#41.itm}
load net {for:for:for:for:else.reg(1)} -pin  "for-1:for:for:for:else:mul#2" {B(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/conc#41.itm}
load net {for-1:for:for:for:else:mul#2.itm(0)} -pin  "for-1:for:for:for:else:mul#2" {Z(0)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(1)} -pin  "for-1:for:for:for:else:mul#2" {Z(1)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(2)} -pin  "for-1:for:for:for:else:mul#2" {Z(2)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(3)} -pin  "for-1:for:for:for:else:mul#2" {Z(3)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(4)} -pin  "for-1:for:for:for:else:mul#2" {Z(4)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(5)} -pin  "for-1:for:for:for:else:mul#2" {Z(5)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(6)} -pin  "for-1:for:for:for:else:mul#2" {Z(6)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(7)} -pin  "for-1:for:for:for:else:mul#2" {Z(7)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(8)} -pin  "for-1:for:for:for:else:mul#2" {Z(8)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(9)} -pin  "for-1:for:for:for:else:mul#2" {Z(9)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(10)} -pin  "for-1:for:for:for:else:mul#2" {Z(10)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load net {for-1:for:for:for:else:mul#2.itm(11)} -pin  "for-1:for:for:for:else:mul#2" {Z(11)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:mul#2.itm}
load inst "for-1:for:for:for:else:acc#4" "add(8,0,5,0,9)" "INTERFACE" -attr xrf 29044 -attr oid 141 -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:acc#4} -attr area 9.306576 -attr delay 1.421563 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(8,0,5,0,9)"
load net {reg#6} -pin  "for-1:for:for:for:else:acc#4" {A(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#4.itm}
load net {Result.reg#1(0)} -pin  "for-1:for:for:for:else:acc#4" {A(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#4.itm}
load net {Result.reg#1(1)} -pin  "for-1:for:for:for:else:acc#4" {A(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#4.itm}
load net {Result.reg#1(2)} -pin  "for-1:for:for:for:else:acc#4" {A(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#4.itm}
load net {Result.reg#1(3)} -pin  "for-1:for:for:for:else:acc#4" {A(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#4.itm}
load net {Result.reg#1(4)} -pin  "for-1:for:for:for:else:acc#4" {A(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#4.itm}
load net {Result.reg#1(5)} -pin  "for-1:for:for:for:else:acc#4" {A(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#4.itm}
load net {Result.reg} -pin  "for-1:for:for:for:else:acc#4" {A(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:conc#4.itm}
load net {for-1:for:for:for:else:mul#2.itm(7)} -pin  "for-1:for:for:for:else:acc#4" {B(0)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm}
load net {for-1:for:for:for:else:mul#2.itm(8)} -pin  "for-1:for:for:for:else:acc#4" {B(1)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm}
load net {for-1:for:for:for:else:mul#2.itm(9)} -pin  "for-1:for:for:for:else:acc#4" {B(2)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm}
load net {for-1:for:for:for:else:mul#2.itm(10)} -pin  "for-1:for:for:for:else:acc#4" {B(3)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm}
load net {for-1:for:for:for:else:mul#2.itm(11)} -pin  "for-1:for:for:for:else:acc#4" {B(4)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:else:slc(for:for:for:for:else:mul#1.sdt)#1.itm}
load net {slc.sat#1.sva(0)} -pin  "for-1:for:for:for:else:acc#4" {Z(0)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load net {slc.sat#1.sva(1)} -pin  "for-1:for:for:for:else:acc#4" {Z(1)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load net {slc.sat#1.sva(2)} -pin  "for-1:for:for:for:else:acc#4" {Z(2)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load net {slc.sat#1.sva(3)} -pin  "for-1:for:for:for:else:acc#4" {Z(3)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load net {slc.sat#1.sva(4)} -pin  "for-1:for:for:for:else:acc#4" {Z(4)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load net {slc.sat#1.sva(5)} -pin  "for-1:for:for:for:else:acc#4" {Z(5)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load net {slc.sat#1.sva(6)} -pin  "for-1:for:for:for:else:acc#4" {Z(6)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load net {slc.sat#1.sva(7)} -pin  "for-1:for:for:for:else:acc#4" {Z(7)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load net {slc.sat#1.sva(8)} -pin  "for-1:for:for:for:else:acc#4" {Z(8)} -attr vt dc -attr @path {/Convolotion/Convolotion:core/slc.sat#1.sva}
load inst "or#30" "or(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/or#30} -attr area 0.730832 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,2)"
load net {fsm_output#1(6)} -pin  "or#30" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#33.itm}
load net {fsm_output#1(0)} -pin  "or#30" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#20.itm}
load net {or.dcpl#30} -pin  "or#30" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or.dcpl#30}
load inst "nor#2" "nor(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#2} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,2)"
load net {fsm_output#1(5)} -pin  "nor#2" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#70.itm}
load net {fsm_output#1(12)} -pin  "nor#2" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#68.itm}
load net {and.dcpl#7} -pin  "nor#2" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#7}
load inst "nor#3" "nor(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#3} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,2)"
load net {fsm_output#1(18)} -pin  "nor#3" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#83.itm}
load net {fsm_output#1(17)} -pin  "nor#3" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#73.itm}
load net {and.dcpl#8} -pin  "nor#3" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#8}
load inst "nor#4" "nor(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#4} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,2)"
load net {fsm_output#1(6)} -pin  "nor#4" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#85.itm}
load net {fsm_output#1(0)} -pin  "nor#4" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#21.itm}
load net {and.dcpl#11} -pin  "nor#4" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and.dcpl#11}
load inst "or#48" "or(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/or#48} -attr area 0.730832 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,2)"
load net {or.dcpl#30} -pin  "or#48" {A0(0)} -attr @path {/Convolotion/Convolotion:core/or.dcpl#30}
load net {fsm_output#1(18)} -pin  "or#48" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#67.itm}
load net {or#48.cse} -pin  "or#48" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or#48.cse}
load inst "mux#4" "mux(2,9)" "INTERFACE" -attr xrf 29045 -attr oid 142 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4} -attr area 8.275807 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(9,1,2)"
load net {z.out#2(0)} -pin  "mux#4" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {z.out#2(1)} -pin  "mux#4" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {z.out#2(2)} -pin  "mux#4" {A0(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {z.out#2(3)} -pin  "mux#4" {A0(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {z.out#2(4)} -pin  "mux#4" {A0(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {z.out#2(5)} -pin  "mux#4" {A0(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {z.out#2(6)} -pin  "mux#4" {A0(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {z.out#2(7)} -pin  "mux#4" {A0(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {z.out#2(8)} -pin  "mux#4" {A0(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/slc(for-1:acc#1.itm.pdr)#1.itm}
load net {reg(Dcolumn#1.sva).tmp#1(0)} -pin  "mux#4" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(1)} -pin  "mux#4" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(2)} -pin  "mux#4" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(3)} -pin  "mux#4" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(4)} -pin  "mux#4" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(5)} -pin  "mux#4" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(6)} -pin  "mux#4" {A1(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(7)} -pin  "mux#4" {A1(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(8)} -pin  "mux#4" {A1(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {fsm_output#1(12)} -pin  "mux#4" {S(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#45.itm}
load net {mux#4.itm(0)} -pin  "mux#4" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "mux#4" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "mux#4" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "mux#4" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "mux#4" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "mux#4" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "mux#4" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "mux#4" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(8)} -pin  "mux#4" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load inst "reg(Dcolumn#1.sva)#1" "reg(9,1,0,0,1)" "INTERFACE" -attr xrf 29046 -attr oid 143 -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva)#1}
load net {mux#4.itm(0)} -pin  "reg(Dcolumn#1.sva)#1" {D(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(1)} -pin  "reg(Dcolumn#1.sva)#1" {D(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(2)} -pin  "reg(Dcolumn#1.sva)#1" {D(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(3)} -pin  "reg(Dcolumn#1.sva)#1" {D(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(4)} -pin  "reg(Dcolumn#1.sva)#1" {D(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(5)} -pin  "reg(Dcolumn#1.sva)#1" {D(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(6)} -pin  "reg(Dcolumn#1.sva)#1" {D(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(7)} -pin  "reg(Dcolumn#1.sva)#1" {D(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {mux#4.itm(8)} -pin  "reg(Dcolumn#1.sva)#1" {D(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#4.itm}
load net {GND} -pin  "reg(Dcolumn#1.sva)#1" {DRs(0)} -attr @path {/Convolotion/Convolotion:core/C0_10#2}
load net {GND} -pin  "reg(Dcolumn#1.sva)#1" {DRs(1)} -attr @path {/Convolotion/Convolotion:core/C0_10#2}
load net {GND} -pin  "reg(Dcolumn#1.sva)#1" {DRs(2)} -attr @path {/Convolotion/Convolotion:core/C0_10#2}
load net {GND} -pin  "reg(Dcolumn#1.sva)#1" {DRs(3)} -attr @path {/Convolotion/Convolotion:core/C0_10#2}
load net {GND} -pin  "reg(Dcolumn#1.sva)#1" {DRs(4)} -attr @path {/Convolotion/Convolotion:core/C0_10#2}
load net {GND} -pin  "reg(Dcolumn#1.sva)#1" {DRs(5)} -attr @path {/Convolotion/Convolotion:core/C0_10#2}
load net {GND} -pin  "reg(Dcolumn#1.sva)#1" {DRs(6)} -attr @path {/Convolotion/Convolotion:core/C0_10#2}
load net {GND} -pin  "reg(Dcolumn#1.sva)#1" {DRs(7)} -attr @path {/Convolotion/Convolotion:core/C0_10#2}
load net {GND} -pin  "reg(Dcolumn#1.sva)#1" {DRs(8)} -attr @path {/Convolotion/Convolotion:core/C0_10#2}
load net {clk} -pin  "reg(Dcolumn#1.sva)#1" {clk} -attr xrf 29047 -attr oid 144 -attr @path {/Convolotion/Convolotion:core/clk}
load net {rst} -pin  "reg(Dcolumn#1.sva)#1" {Rs(0)} -attr @path {/Convolotion/Convolotion:core/rst}
load net {reg(Dcolumn#1.sva).tmp#1(0)} -pin  "reg(Dcolumn#1.sva)#1" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(1)} -pin  "reg(Dcolumn#1.sva)#1" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(2)} -pin  "reg(Dcolumn#1.sva)#1" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(3)} -pin  "reg(Dcolumn#1.sva)#1" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(4)} -pin  "reg(Dcolumn#1.sva)#1" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(5)} -pin  "reg(Dcolumn#1.sva)#1" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(6)} -pin  "reg(Dcolumn#1.sva)#1" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(7)} -pin  "reg(Dcolumn#1.sva)#1" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(8)} -pin  "reg(Dcolumn#1.sva)#1" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load inst "nor#7" "nor(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#7} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,2)"
load net {z.out#2(9)} -pin  "nor#7" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-3:for:for:for:acc#1.tmp)#1.itm}
load net {z.out#2(10)} -pin  "nor#7" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-3:for:for:for:acc#1.tmp).itm}
load net {nor#7.itm} -pin  "nor#7" {Z(0)} -attr @path {/Convolotion/Convolotion:core/nor#7.itm}
load inst "and#32" "and(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/and#32} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(1,2)"
load net {nor#7.itm} -pin  "and#32" {A0(0)} -attr @path {/Convolotion/Convolotion:core/nor#7.itm}
load net {fsm_output#1(13)} -pin  "and#32" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#50.itm}
load net {and#32.itm} -pin  "and#32" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and#32.itm}
load inst "not#24" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#24} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {z.out#2(9)} -pin  "not#24" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:for:for:acc#1.tmp.pdr)#1.itm}
load net {not#24.itm} -pin  "not#24" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#24.itm}
load inst "and#30" "and(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/and#30} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(1,2)"
load net {fsm_output#1(1)} -pin  "and#30" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#22.itm}
load net {not#24.itm} -pin  "and#30" {A1(0)} -attr @path {/Convolotion/Convolotion:core/not#24.itm}
load net {and#30.itm} -pin  "and#30" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and#30.itm}
load inst "not#23" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#23} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {z.out#2(9)} -pin  "not#23" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-2:for:for:for:acc#1.tmp.pdr)#1.itm}
load net {not#23.itm} -pin  "not#23" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#23.itm}
load inst "and#29" "and(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/and#29} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(1,2)"
load net {fsm_output#1(7)} -pin  "and#29" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#35.itm}
load net {not#23.itm} -pin  "and#29" {A1(0)} -attr @path {/Convolotion/Convolotion:core/not#23.itm}
load net {and#29.itm} -pin  "and#29" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and#29.itm}
load inst "or#46" "or(3,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/or#46} -attr area 1.055476 -attr delay 0.630668 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,3)"
load net {and#32.itm} -pin  "or#46" {A0(0)} -attr @path {/Convolotion/Convolotion:core/and#32.itm}
load net {and#30.itm} -pin  "or#46" {A1(0)} -attr @path {/Convolotion/Convolotion:core/and#30.itm}
load net {and#29.itm} -pin  "or#46" {A2(0)} -attr @path {/Convolotion/Convolotion:core/and#29.itm}
load net {or#46.itm} -pin  "or#46" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or#46.itm}
load inst "nor#8" "nor(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor#8} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,2)"
load net {z.out#4(10)} -pin  "nor#8" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:for:for:acc#3.tmp).itm}
load net {for-1:for:for:for:oelse#2:acc#2(1)} -pin  "nor#8" {A1(0)} -attr @path {/Convolotion/Convolotion:core/for-1:for:for:for:oelse#2:slc.itm}
load net {nor#8.itm} -pin  "nor#8" {Z(0)} -attr @path {/Convolotion/Convolotion:core/nor#8.itm}
load inst "nand#2" "nand(2,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nand#2} -attr area 0.730832 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nand(1,2)"
load net {or#46.itm} -pin  "nand#2" {A0(0)} -attr @path {/Convolotion/Convolotion:core/or#46.itm}
load net {nor#8.itm} -pin  "nand#2" {A1(0)} -attr @path {/Convolotion/Convolotion:core/nor#8.itm}
load net {in:rsc:singleport.re} -pin  "nand#2" {Z(0)} -attr @path {/Convolotion/Convolotion:core/in:rsc:singleport.re}
load inst "mux" "mux(2,9)" "INTERFACE" -attr xrf 29048 -attr oid 145 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux} -attr area 8.275807 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(9,1,2)"
load net {reg(Dcolumn#1.sva).tmp#1(0)} -pin  "mux" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(1)} -pin  "mux" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(2)} -pin  "mux" {A0(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(3)} -pin  "mux" {A0(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(4)} -pin  "mux" {A0(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(5)} -pin  "mux" {A0(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(6)} -pin  "mux" {A0(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(7)} -pin  "mux" {A0(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(8)} -pin  "mux" {A0(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg#3(0)} -pin  "mux" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(1)} -pin  "mux" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(2)} -pin  "mux" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(3)} -pin  "mux" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(4)} -pin  "mux" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(5)} -pin  "mux" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(6)} -pin  "mux" {A1(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(7)} -pin  "mux" {A1(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(8)} -pin  "mux" {A1(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {fsm_output#1(16)} -pin  "mux" {S(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#16.itm}
load net {mux.itm(0)} -pin  "mux" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load net {mux.itm(1)} -pin  "mux" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load net {mux.itm(2)} -pin  "mux" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load net {mux.itm(3)} -pin  "mux" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load net {mux.itm(4)} -pin  "mux" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load net {mux.itm(5)} -pin  "mux" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load net {mux.itm(6)} -pin  "mux" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load net {mux.itm(7)} -pin  "mux" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load net {mux.itm(8)} -pin  "mux" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm}
load inst "nor" "nor(3,1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/nor} -attr area 1.055476 -attr delay 0.648066 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_nor(1,3)"
load net {fsm_output#1(10)} -pin  "nor" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#104.itm}
load net {fsm_output#1(16)} -pin  "nor" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#105.itm}
load net {fsm_output#1(4)} -pin  "nor" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#106.itm}
load net {out:rsc:singleport.we} -pin  "nor" {Z(0)} -attr @path {/Convolotion/Convolotion:core/out:rsc:singleport.we}
load inst "or#81" "or(3,1)" "INTERFACE" -attr xrf 29049 -attr oid 146 -attr @path {/Convolotion/Convolotion:core/or#81} -attr area 1.055476 -attr delay 0.630668 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,3)"
load net {fsm_output#1(3)} -pin  "or#81" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#27.itm}
load net {fsm_output#1(9)} -pin  "or#81" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#40.itm}
load net {fsm_output#1(15)} -pin  "or#81" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#56.itm}
load net {or#81.itm} -pin  "or#81" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or#81.itm}
load inst "mux#8" "mux(2,2)" "INTERFACE" -attr xrf 29050 -attr oid 147 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#8} -attr area 1.839846 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(2,1,2)"
load net {reg#5(0)} -pin  "mux#8" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#5}
load net {reg#5(1)} -pin  "mux#8" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#5}
load net {reg#4(0)} -pin  "mux#8" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#4}
load net {reg#4(1)} -pin  "mux#8" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#4}
load net {or#81.itm} -pin  "mux#8" {S(0)} -attr @path {/Convolotion/Convolotion:core/or#81.itm}
load net {mux#8.itm(0)} -pin  "mux#8" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#8.itm}
load net {mux#8.itm(1)} -pin  "mux#8" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#8.itm}
load inst "or#85" "or(2,1)" "INTERFACE" -attr xrf 29051 -attr oid 148 -attr @path {/Convolotion/Convolotion:core/or#85} -attr area 0.730832 -attr delay 0.397907 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,2)"
load net {fsm_output#1(18)} -pin  "or#85" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#84.itm}
load net {fsm_output#1(13)} -pin  "or#85" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#101.itm}
load net {or#85.itm} -pin  "or#85" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or#85.itm}
load inst "mux#22" "mux(2,9)" "INTERFACE" -attr xrf 29052 -attr oid 149 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#22} -attr area 8.275807 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(9,1,2)"
load net {reg(Dcolumn#1.sva).tmp#1(0)} -pin  "mux#22" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(1)} -pin  "mux#22" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(2)} -pin  "mux#22" {A0(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(3)} -pin  "mux#22" {A0(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(4)} -pin  "mux#22" {A0(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(5)} -pin  "mux#22" {A0(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(6)} -pin  "mux#22" {A0(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(7)} -pin  "mux#22" {A0(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg(Dcolumn#1.sva).tmp#1(8)} -pin  "mux#22" {A0(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg(Dcolumn#1.sva).tmp#1}
load net {reg#3(0)} -pin  "mux#22" {A1(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(1)} -pin  "mux#22" {A1(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(2)} -pin  "mux#22" {A1(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(3)} -pin  "mux#22" {A1(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(4)} -pin  "mux#22" {A1(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(5)} -pin  "mux#22" {A1(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(6)} -pin  "mux#22" {A1(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(7)} -pin  "mux#22" {A1(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {reg#3(8)} -pin  "mux#22" {A1(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#3}
load net {or#85.itm} -pin  "mux#22" {S(0)} -attr @path {/Convolotion/Convolotion:core/or#85.itm}
load net {mux.itm#1(0)} -pin  "mux#22" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(1)} -pin  "mux#22" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(2)} -pin  "mux#22" {Z(2)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(3)} -pin  "mux#22" {Z(3)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(4)} -pin  "mux#22" {Z(4)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(5)} -pin  "mux#22" {Z(5)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(6)} -pin  "mux#22" {Z(6)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(7)} -pin  "mux#22" {Z(7)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load net {mux.itm#1(8)} -pin  "mux#22" {Z(8)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux.itm#1}
load inst "for:for:for:for:acc#14" "add(2,-1,1,1,2)" "INTERFACE" -attr xrf 29053 -attr oid 150 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#14} -attr area 3.000000 -attr delay 0.808645 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2,0,1,1,3)"
load net {reg#5(0)} -pin  "for:for:for:for:acc#14" {A(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#5}
load net {reg#5(1)} -pin  "for:for:for:for:acc#14" {A(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#5}
load net {PWR} -pin  "for:for:for:for:acc#14" {B(0)} -attr @path {/Convolotion/Convolotion:core/Cn1_1}
load net {for:for:for:for:acc#14.itm(0)} -pin  "for:for:for:for:acc#14" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#14.itm}
load net {for:for:for:for:acc#14.itm(1)} -pin  "for:for:for:for:acc#14" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#14.itm}
load inst "or" "or(3,1)" "INTERFACE" -attr xrf 29054 -attr oid 151 -attr @path {/Convolotion/Convolotion:core/or} -attr area 1.055476 -attr delay 0.630668 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,3)"
load net {fsm_output#1(1)} -pin  "or" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#90.itm}
load net {fsm_output#1(7)} -pin  "or" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#95.itm}
load net {fsm_output#1(13)} -pin  "or" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#102.itm}
load net {or.itm} -pin  "or" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or.itm}
load inst "mux#23" "mux(2,2)" "INTERFACE" -attr xrf 29055 -attr oid 152 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#23} -attr area 1.839846 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(2,1,2)"
load net {for:for:for:for:acc#14.itm(0)} -pin  "mux#23" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#14.itm}
load net {for:for:for:for:acc#14.itm(1)} -pin  "mux#23" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#14.itm}
load net {PWR} -pin  "mux#23" {A1(0)} -attr @path {/Convolotion/Convolotion:core/C1_3#1}
load net {GND} -pin  "mux#23" {A1(1)} -attr @path {/Convolotion/Convolotion:core/C1_3#1}
load net {or.itm} -pin  "mux#23" {S(0)} -attr @path {/Convolotion/Convolotion:core/or.itm}
load net {mux#23.itm(0)} -pin  "mux#23" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#23.itm}
load net {mux#23.itm(1)} -pin  "mux#23" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#23.itm}
load inst "mux#24" "mux(2,1)" "INTERFACE" -attr xrf 29056 -attr oid 153 -attr @path {/Convolotion/Convolotion:core/mux#24} -attr area 0.920423 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(1,1,2)"
load net {z.out#2(10)} -pin  "mux#24" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(z.out#2).itm}
load net {z.out#2(9)} -pin  "mux#24" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:for:for:acc#1.tmp.pdr)#3.itm}
load net {fsm_output#1(13)} -pin  "mux#24" {S(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#79.itm}
load net {mux#24.itm} -pin  "mux#24" {Z(0)} -attr @path {/Convolotion/Convolotion:core/mux#24.itm}
load inst "not" "not(1)" "INTERFACE" -attr xrf 29057 -attr oid 154 -attr @path {/Convolotion/Convolotion:core/not} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {fsm_output#1(7)} -pin  "not" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#77.itm}
load net {not.itm} -pin  "not" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not.itm}
load inst "and#71" "and(2,1)" "INTERFACE" -attr xrf 29058 -attr oid 155 -attr @path {/Convolotion/Convolotion:core/and#71} -attr area 0.730832 -attr delay 0.408884 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_and(1,2)"
load net {mux#24.itm} -pin  "and#71" {A0(0)} -attr @path {/Convolotion/Convolotion:core/mux#24.itm}
load net {not.itm} -pin  "and#71" {A1(0)} -attr @path {/Convolotion/Convolotion:core/not.itm}
load net {and#71.itm} -pin  "and#71" {Z(0)} -attr @path {/Convolotion/Convolotion:core/and#71.itm}
load inst "for:for:for:for:acc#12" "add(2,-1,1,1,2)" "INTERFACE" -attr xrf 29059 -attr oid 156 -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#12} -attr area 3.000000 -attr delay 0.808645 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_add(2,0,1,1,3)"
load net {reg#4(0)} -pin  "for:for:for:for:acc#12" {A(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#4}
load net {reg#4(1)} -pin  "for:for:for:for:acc#12" {A(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/reg#4}
load net {PWR} -pin  "for:for:for:for:acc#12" {B(0)} -attr @path {/Convolotion/Convolotion:core/Cn1_1}
load net {for:for:for:for:acc#12.itm(0)} -pin  "for:for:for:for:acc#12" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#12.itm}
load net {for:for:for:for:acc#12.itm(1)} -pin  "for:for:for:for:acc#12" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#12.itm}
load inst "or#88" "or(3,1)" "INTERFACE" -attr xrf 29060 -attr oid 157 -attr @path {/Convolotion/Convolotion:core/or#88} -attr area 1.055476 -attr delay 0.630668 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_or(1,3)"
load net {fsm_output#1(1)} -pin  "or#88" {A0(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#88.itm}
load net {fsm_output#1(7)} -pin  "or#88" {A1(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#93.itm}
load net {fsm_output#1(13)} -pin  "or#88" {A2(0)} -attr @path {/Convolotion/Convolotion:core/slc(fsm_output)#100.itm}
load net {or#88.itm} -pin  "or#88" {Z(0)} -attr @path {/Convolotion/Convolotion:core/or#88.itm}
load inst "mux#7" "mux(2,2)" "INTERFACE" -attr xrf 29061 -attr oid 158 -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#7} -attr area 1.839846 -attr delay 0.946750 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_mux(2,1,2)"
load net {for:for:for:for:acc#12.itm(0)} -pin  "mux#7" {A0(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#12.itm}
load net {for:for:for:for:acc#12.itm(1)} -pin  "mux#7" {A0(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/for:for:for:for:acc#12.itm}
load net {PWR} -pin  "mux#7" {A1(0)} -attr @path {/Convolotion/Convolotion:core/C1_3#2}
load net {GND} -pin  "mux#7" {A1(1)} -attr @path {/Convolotion/Convolotion:core/C1_3#2}
load net {or#88.itm} -pin  "mux#7" {S(0)} -attr @path {/Convolotion/Convolotion:core/or#88.itm}
load net {mux#7.itm(0)} -pin  "mux#7" {Z(0)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#7.itm}
load net {mux#7.itm(1)} -pin  "mux#7" {Z(1)} -attr vt d -attr @path {/Convolotion/Convolotion:core/mux#7.itm}
load inst "not#8" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#8} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {reg#7} -pin  "not#8" {A(0)} -attr @path {/Convolotion/Convolotion:core/reg#7}
load net {not#8.itm} -pin  "not#8" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#8.itm}
load inst "not#11" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#11} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {z.out#1(2)} -pin  "not#11" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:for:acc#3.pdr).itm}
load net {not#11.itm} -pin  "not#11" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#11.itm}
load inst "not#12" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#12} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {z.out#1(2)} -pin  "not#12" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:for:acc#3.pdr)#1.itm}
load net {not#12.itm} -pin  "not#12" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#12.itm}
load inst "not#13" "not(1)" "INTERFACE" -attr @path {/Convolotion/Convolotion:core/not#13} -attr area 0.001000 -attr qmod "mgc_Altera-Cyclone-II-6_beh_psr.mgc_not(1)"
load net {z.out#1(2)} -pin  "not#13" {A(0)} -attr @path {/Convolotion/Convolotion:core/slc(for-1:for:for:acc#3.pdr)#4.itm}
load net {not#13.itm} -pin  "not#13" {Z(0)} -attr @path {/Convolotion/Convolotion:core/not#13.itm}
### END MODULE 

module new "Convolotion" "v11"
load port clk input -attr xrf 29062 -attr oid 159 -attr vt d -attr @path {/Convolotion/clk}
load port rst input -attr xrf 29063 -attr oid 160 -attr vt d -attr @path {/Convolotion/rst}
load portBus in:rsc:singleport.data_in(7:0) output 8 in:rsc:singleport.data_in(7) in:rsc:singleport.data_in(6) in:rsc:singleport.data_in(5) in:rsc:singleport.data_in(4) in:rsc:singleport.data_in(3) in:rsc:singleport.data_in(2) in:rsc:singleport.data_in(1) in:rsc:singleport.data_in(0) -attr xrf 29064 -attr oid 161 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.data_in}
load portBus in:rsc:singleport.addr(17:0) output 18 in:rsc:singleport.addr(17) in:rsc:singleport.addr(16) in:rsc:singleport.addr(15) in:rsc:singleport.addr(14) in:rsc:singleport.addr(13) in:rsc:singleport.addr(12) in:rsc:singleport.addr(11) in:rsc:singleport.addr(10) in:rsc:singleport.addr(9) in:rsc:singleport.addr(8) in:rsc:singleport.addr(7) in:rsc:singleport.addr(6) in:rsc:singleport.addr(5) in:rsc:singleport.addr(4) in:rsc:singleport.addr(3) in:rsc:singleport.addr(2) in:rsc:singleport.addr(1) in:rsc:singleport.addr(0) -attr xrf 29065 -attr oid 162 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load port in:rsc:singleport.re output -attr xrf 29066 -attr oid 163 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.re}
load port in:rsc:singleport.we output -attr xrf 29067 -attr oid 164 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.we}
load portBus in:rsc:singleport.data_out(7:0) input 8 in:rsc:singleport.data_out(7) in:rsc:singleport.data_out(6) in:rsc:singleport.data_out(5) in:rsc:singleport.data_out(4) in:rsc:singleport.data_out(3) in:rsc:singleport.data_out(2) in:rsc:singleport.data_out(1) in:rsc:singleport.data_out(0) -attr xrf 29068 -attr oid 165 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.data_out}
load portBus out:rsc:singleport.data_in(7:0) output 8 out:rsc:singleport.data_in(7) out:rsc:singleport.data_in(6) out:rsc:singleport.data_in(5) out:rsc:singleport.data_in(4) out:rsc:singleport.data_in(3) out:rsc:singleport.data_in(2) out:rsc:singleport.data_in(1) out:rsc:singleport.data_in(0) -attr xrf 29069 -attr oid 166 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load portBus out:rsc:singleport.addr(17:0) output 18 out:rsc:singleport.addr(17) out:rsc:singleport.addr(16) out:rsc:singleport.addr(15) out:rsc:singleport.addr(14) out:rsc:singleport.addr(13) out:rsc:singleport.addr(12) out:rsc:singleport.addr(11) out:rsc:singleport.addr(10) out:rsc:singleport.addr(9) out:rsc:singleport.addr(8) out:rsc:singleport.addr(7) out:rsc:singleport.addr(6) out:rsc:singleport.addr(5) out:rsc:singleport.addr(4) out:rsc:singleport.addr(3) out:rsc:singleport.addr(2) out:rsc:singleport.addr(1) out:rsc:singleport.addr(0) -attr xrf 29070 -attr oid 167 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load port out:rsc:singleport.re output -attr xrf 29071 -attr oid 168 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.re}
load port out:rsc:singleport.we output -attr xrf 29072 -attr oid 169 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.we}
load portBus out:rsc:singleport.data_out(7:0) input 8 out:rsc:singleport.data_out(7) out:rsc:singleport.data_out(6) out:rsc:singleport.data_out(5) out:rsc:singleport.data_out(4) out:rsc:singleport.data_out(3) out:rsc:singleport.data_out(2) out:rsc:singleport.data_out(1) out:rsc:singleport.data_out(0) -attr xrf 29073 -attr oid 170 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_out}
load symbol "Convolotion:core" "orig" GEN \
     port clk#1 input \
     port rst#1 input \
     portBus in:rsc:singleport.addr#1(17:0) output 18 in:rsc:singleport.addr#1(17) in:rsc:singleport.addr#1(16) in:rsc:singleport.addr#1(15) in:rsc:singleport.addr#1(14) in:rsc:singleport.addr#1(13) in:rsc:singleport.addr#1(12) in:rsc:singleport.addr#1(11) in:rsc:singleport.addr#1(10) in:rsc:singleport.addr#1(9) in:rsc:singleport.addr#1(8) in:rsc:singleport.addr#1(7) in:rsc:singleport.addr#1(6) in:rsc:singleport.addr#1(5) in:rsc:singleport.addr#1(4) in:rsc:singleport.addr#1(3) in:rsc:singleport.addr#1(2) in:rsc:singleport.addr#1(1) in:rsc:singleport.addr#1(0) \
     port in:rsc:singleport.re#1 output \
     portBus in:rsc:singleport.data_out#1(7:0) input 8 in:rsc:singleport.data_out#1(7) in:rsc:singleport.data_out#1(6) in:rsc:singleport.data_out#1(5) in:rsc:singleport.data_out#1(4) in:rsc:singleport.data_out#1(3) in:rsc:singleport.data_out#1(2) in:rsc:singleport.data_out#1(1) in:rsc:singleport.data_out#1(0) \
     portBus out:rsc:singleport.data_in#1(7:0) output 8 out:rsc:singleport.data_in#1(7) out:rsc:singleport.data_in#1(6) out:rsc:singleport.data_in#1(5) out:rsc:singleport.data_in#1(4) out:rsc:singleport.data_in#1(3) out:rsc:singleport.data_in#1(2) out:rsc:singleport.data_in#1(1) out:rsc:singleport.data_in#1(0) \
     portBus out:rsc:singleport.addr#1(17:0) output 18 out:rsc:singleport.addr#1(17) out:rsc:singleport.addr#1(16) out:rsc:singleport.addr#1(15) out:rsc:singleport.addr#1(14) out:rsc:singleport.addr#1(13) out:rsc:singleport.addr#1(12) out:rsc:singleport.addr#1(11) out:rsc:singleport.addr#1(10) out:rsc:singleport.addr#1(9) out:rsc:singleport.addr#1(8) out:rsc:singleport.addr#1(7) out:rsc:singleport.addr#1(6) out:rsc:singleport.addr#1(5) out:rsc:singleport.addr#1(4) out:rsc:singleport.addr#1(3) out:rsc:singleport.addr#1(2) out:rsc:singleport.addr#1(1) out:rsc:singleport.addr#1(0) \
     port out:rsc:singleport.we#1 output \

load net {in:rsc:singleport.addr.reg(0)} -attr vt d
load net {in:rsc:singleport.addr.reg(1)} -attr vt d
load net {in:rsc:singleport.addr.reg(2)} -attr vt d
load net {in:rsc:singleport.addr.reg(3)} -attr vt d
load net {in:rsc:singleport.addr.reg(4)} -attr vt d
load net {in:rsc:singleport.addr.reg(5)} -attr vt d
load net {in:rsc:singleport.addr.reg(6)} -attr vt d
load net {in:rsc:singleport.addr.reg(7)} -attr vt d
load net {in:rsc:singleport.addr.reg(8)} -attr vt d
load net {in:rsc:singleport.addr.reg(9)} -attr vt d
load net {in:rsc:singleport.addr.reg(10)} -attr vt d
load net {in:rsc:singleport.addr.reg(11)} -attr vt d
load net {in:rsc:singleport.addr.reg(12)} -attr vt d
load net {in:rsc:singleport.addr.reg(13)} -attr vt d
load net {in:rsc:singleport.addr.reg(14)} -attr vt d
load net {in:rsc:singleport.addr.reg(15)} -attr vt d
load net {in:rsc:singleport.addr.reg(16)} -attr vt d
load net {in:rsc:singleport.addr.reg(17)} -attr vt d
load netBundle {in:rsc:singleport.addr.reg} 18 {in:rsc:singleport.addr.reg(0)} {in:rsc:singleport.addr.reg(1)} {in:rsc:singleport.addr.reg(2)} {in:rsc:singleport.addr.reg(3)} {in:rsc:singleport.addr.reg(4)} {in:rsc:singleport.addr.reg(5)} {in:rsc:singleport.addr.reg(6)} {in:rsc:singleport.addr.reg(7)} {in:rsc:singleport.addr.reg(8)} {in:rsc:singleport.addr.reg(9)} {in:rsc:singleport.addr.reg(10)} {in:rsc:singleport.addr.reg(11)} {in:rsc:singleport.addr.reg(12)} {in:rsc:singleport.addr.reg(13)} {in:rsc:singleport.addr.reg(14)} {in:rsc:singleport.addr.reg(15)} {in:rsc:singleport.addr.reg(16)} {in:rsc:singleport.addr.reg(17)} -attr xrf 29074 -attr oid 171 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {out:rsc:singleport.data_in.reg(0)} -attr vt d
load net {out:rsc:singleport.data_in.reg(1)} -attr vt d
load net {out:rsc:singleport.data_in.reg(2)} -attr vt d
load net {out:rsc:singleport.data_in.reg(3)} -attr vt d
load net {out:rsc:singleport.data_in.reg(4)} -attr vt d
load net {out:rsc:singleport.data_in.reg(5)} -attr vt d
load net {out:rsc:singleport.data_in.reg(6)} -attr vt d
load net {out:rsc:singleport.data_in.reg(7)} -attr vt d
load netBundle {out:rsc:singleport.data_in.reg} 8 {out:rsc:singleport.data_in.reg(0)} {out:rsc:singleport.data_in.reg(1)} {out:rsc:singleport.data_in.reg(2)} {out:rsc:singleport.data_in.reg(3)} {out:rsc:singleport.data_in.reg(4)} {out:rsc:singleport.data_in.reg(5)} {out:rsc:singleport.data_in.reg(6)} {out:rsc:singleport.data_in.reg(7)} -attr xrf 29075 -attr oid 172 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in.reg}
load net {out:rsc:singleport.addr.reg(0)} -attr vt d
load net {out:rsc:singleport.addr.reg(1)} -attr vt d
load net {out:rsc:singleport.addr.reg(2)} -attr vt d
load net {out:rsc:singleport.addr.reg(3)} -attr vt d
load net {out:rsc:singleport.addr.reg(4)} -attr vt d
load net {out:rsc:singleport.addr.reg(5)} -attr vt d
load net {out:rsc:singleport.addr.reg(6)} -attr vt d
load net {out:rsc:singleport.addr.reg(7)} -attr vt d
load net {out:rsc:singleport.addr.reg(8)} -attr vt d
load net {out:rsc:singleport.addr.reg(9)} -attr vt d
load net {out:rsc:singleport.addr.reg(10)} -attr vt d
load net {out:rsc:singleport.addr.reg(11)} -attr vt d
load net {out:rsc:singleport.addr.reg(12)} -attr vt d
load net {out:rsc:singleport.addr.reg(13)} -attr vt d
load net {out:rsc:singleport.addr.reg(14)} -attr vt d
load net {out:rsc:singleport.addr.reg(15)} -attr vt d
load net {out:rsc:singleport.addr.reg(16)} -attr vt d
load net {out:rsc:singleport.addr.reg(17)} -attr vt d
load netBundle {out:rsc:singleport.addr.reg} 18 {out:rsc:singleport.addr.reg(0)} {out:rsc:singleport.addr.reg(1)} {out:rsc:singleport.addr.reg(2)} {out:rsc:singleport.addr.reg(3)} {out:rsc:singleport.addr.reg(4)} {out:rsc:singleport.addr.reg(5)} {out:rsc:singleport.addr.reg(6)} {out:rsc:singleport.addr.reg(7)} {out:rsc:singleport.addr.reg(8)} {out:rsc:singleport.addr.reg(9)} {out:rsc:singleport.addr.reg(10)} {out:rsc:singleport.addr.reg(11)} {out:rsc:singleport.addr.reg(12)} {out:rsc:singleport.addr.reg(13)} {out:rsc:singleport.addr.reg(14)} {out:rsc:singleport.addr.reg(15)} {out:rsc:singleport.addr.reg(16)} {out:rsc:singleport.addr.reg(17)} -attr xrf 29076 -attr oid 173 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {clk} -attr xrf 29077 -attr oid 174
load net {clk} -port {clk} -attr xrf 29078 -attr oid 175
load net {rst} -attr xrf 29079 -attr oid 176
load net {rst} -port {rst} -attr xrf 29080 -attr oid 177
load net {in:rsc:singleport.data_in(0)} -attr vt d
load net {in:rsc:singleport.data_in(1)} -attr vt d
load net {in:rsc:singleport.data_in(2)} -attr vt d
load net {in:rsc:singleport.data_in(3)} -attr vt d
load net {in:rsc:singleport.data_in(4)} -attr vt d
load net {in:rsc:singleport.data_in(5)} -attr vt d
load net {in:rsc:singleport.data_in(6)} -attr vt d
load net {in:rsc:singleport.data_in(7)} -attr vt d
load netBundle {in:rsc:singleport.data_in} 8 {in:rsc:singleport.data_in(0)} {in:rsc:singleport.data_in(1)} {in:rsc:singleport.data_in(2)} {in:rsc:singleport.data_in(3)} {in:rsc:singleport.data_in(4)} {in:rsc:singleport.data_in(5)} {in:rsc:singleport.data_in(6)} {in:rsc:singleport.data_in(7)} -attr xrf 29081 -attr oid 178 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.data_in}
load net {DC} -port {in:rsc:singleport.data_in(0)} -attr @path {/Convolotion/in:rsc:singleport.data_in}
load net {DC} -port {in:rsc:singleport.data_in(1)} -attr @path {/Convolotion/in:rsc:singleport.data_in}
load net {DC} -port {in:rsc:singleport.data_in(2)} -attr @path {/Convolotion/in:rsc:singleport.data_in}
load net {DC} -port {in:rsc:singleport.data_in(3)} -attr @path {/Convolotion/in:rsc:singleport.data_in}
load net {DC} -port {in:rsc:singleport.data_in(4)} -attr @path {/Convolotion/in:rsc:singleport.data_in}
load net {DC} -port {in:rsc:singleport.data_in(5)} -attr @path {/Convolotion/in:rsc:singleport.data_in}
load net {DC} -port {in:rsc:singleport.data_in(6)} -attr @path {/Convolotion/in:rsc:singleport.data_in}
load net {DC} -port {in:rsc:singleport.data_in(7)} -attr @path {/Convolotion/in:rsc:singleport.data_in}
load net {in:rsc:singleport.addr(0)} -attr vt d
load net {in:rsc:singleport.addr(1)} -attr vt d
load net {in:rsc:singleport.addr(2)} -attr vt d
load net {in:rsc:singleport.addr(3)} -attr vt d
load net {in:rsc:singleport.addr(4)} -attr vt d
load net {in:rsc:singleport.addr(5)} -attr vt d
load net {in:rsc:singleport.addr(6)} -attr vt d
load net {in:rsc:singleport.addr(7)} -attr vt d
load net {in:rsc:singleport.addr(8)} -attr vt d
load net {in:rsc:singleport.addr(9)} -attr vt d
load net {in:rsc:singleport.addr(10)} -attr vt d
load net {in:rsc:singleport.addr(11)} -attr vt d
load net {in:rsc:singleport.addr(12)} -attr vt d
load net {in:rsc:singleport.addr(13)} -attr vt d
load net {in:rsc:singleport.addr(14)} -attr vt d
load net {in:rsc:singleport.addr(15)} -attr vt d
load net {in:rsc:singleport.addr(16)} -attr vt d
load net {in:rsc:singleport.addr(17)} -attr vt d
load netBundle {in:rsc:singleport.addr} 18 {in:rsc:singleport.addr(0)} {in:rsc:singleport.addr(1)} {in:rsc:singleport.addr(2)} {in:rsc:singleport.addr(3)} {in:rsc:singleport.addr(4)} {in:rsc:singleport.addr(5)} {in:rsc:singleport.addr(6)} {in:rsc:singleport.addr(7)} {in:rsc:singleport.addr(8)} {in:rsc:singleport.addr(9)} {in:rsc:singleport.addr(10)} {in:rsc:singleport.addr(11)} {in:rsc:singleport.addr(12)} {in:rsc:singleport.addr(13)} {in:rsc:singleport.addr(14)} {in:rsc:singleport.addr(15)} {in:rsc:singleport.addr(16)} {in:rsc:singleport.addr(17)} -attr xrf 29082 -attr oid 179 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(0)} -port {in:rsc:singleport.addr(0)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(1)} -port {in:rsc:singleport.addr(1)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(2)} -port {in:rsc:singleport.addr(2)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(3)} -port {in:rsc:singleport.addr(3)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(4)} -port {in:rsc:singleport.addr(4)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(5)} -port {in:rsc:singleport.addr(5)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(6)} -port {in:rsc:singleport.addr(6)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(7)} -port {in:rsc:singleport.addr(7)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(8)} -port {in:rsc:singleport.addr(8)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(9)} -port {in:rsc:singleport.addr(9)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(10)} -port {in:rsc:singleport.addr(10)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(11)} -port {in:rsc:singleport.addr(11)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(12)} -port {in:rsc:singleport.addr(12)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(13)} -port {in:rsc:singleport.addr(13)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(14)} -port {in:rsc:singleport.addr(14)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(15)} -port {in:rsc:singleport.addr(15)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(16)} -port {in:rsc:singleport.addr(16)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.addr.reg(17)} -port {in:rsc:singleport.addr(17)} -attr vt d -attr @path {/Convolotion/in:rsc:singleport.addr}
load net {in:rsc:singleport.re} -attr xrf 29083 -attr oid 180 -attr vt d
load net {in:rsc:singleport.re.reg} -port {in:rsc:singleport.re} -attr xrf 29084 -attr oid 181 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.re}
load net {in:rsc:singleport.we} -attr xrf 29085 -attr oid 182 -attr vt d
load net {PWR} -port {in:rsc:singleport.we} -attr xrf 29086 -attr oid 183 -attr @path {/Convolotion/in:rsc:singleport.we}
load net {in:rsc:singleport.data_out(0)} -attr vt d
load net {in:rsc:singleport.data_out(1)} -attr vt d
load net {in:rsc:singleport.data_out(2)} -attr vt d
load net {in:rsc:singleport.data_out(3)} -attr vt d
load net {in:rsc:singleport.data_out(4)} -attr vt d
load net {in:rsc:singleport.data_out(5)} -attr vt d
load net {in:rsc:singleport.data_out(6)} -attr vt d
load net {in:rsc:singleport.data_out(7)} -attr vt d
load netBundle {in:rsc:singleport.data_out} 8 {in:rsc:singleport.data_out(0)} {in:rsc:singleport.data_out(1)} {in:rsc:singleport.data_out(2)} {in:rsc:singleport.data_out(3)} {in:rsc:singleport.data_out(4)} {in:rsc:singleport.data_out(5)} {in:rsc:singleport.data_out(6)} {in:rsc:singleport.data_out(7)} -attr xrf 29087 -attr oid 184 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(0)} -port {in:rsc:singleport.data_out(0)} -attr vt d
load net {in:rsc:singleport.data_out(1)} -port {in:rsc:singleport.data_out(1)} -attr vt d
load net {in:rsc:singleport.data_out(2)} -port {in:rsc:singleport.data_out(2)} -attr vt d
load net {in:rsc:singleport.data_out(3)} -port {in:rsc:singleport.data_out(3)} -attr vt d
load net {in:rsc:singleport.data_out(4)} -port {in:rsc:singleport.data_out(4)} -attr vt d
load net {in:rsc:singleport.data_out(5)} -port {in:rsc:singleport.data_out(5)} -attr vt d
load net {in:rsc:singleport.data_out(6)} -port {in:rsc:singleport.data_out(6)} -attr vt d
load net {in:rsc:singleport.data_out(7)} -port {in:rsc:singleport.data_out(7)} -attr vt d
load netBundle in:rsc:singleport.data_out 8 in:rsc:singleport.data_out(0) in:rsc:singleport.data_out(1) in:rsc:singleport.data_out(2) in:rsc:singleport.data_out(3) in:rsc:singleport.data_out(4) in:rsc:singleport.data_out(5) in:rsc:singleport.data_out(6) in:rsc:singleport.data_out(7) -attr xrf 29088 -attr oid 185 -attr vt d -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {out:rsc:singleport.data_in(0)} -attr vt d
load net {out:rsc:singleport.data_in(1)} -attr vt d
load net {out:rsc:singleport.data_in(2)} -attr vt d
load net {out:rsc:singleport.data_in(3)} -attr vt d
load net {out:rsc:singleport.data_in(4)} -attr vt d
load net {out:rsc:singleport.data_in(5)} -attr vt d
load net {out:rsc:singleport.data_in(6)} -attr vt d
load net {out:rsc:singleport.data_in(7)} -attr vt d
load netBundle {out:rsc:singleport.data_in} 8 {out:rsc:singleport.data_in(0)} {out:rsc:singleport.data_in(1)} {out:rsc:singleport.data_in(2)} {out:rsc:singleport.data_in(3)} {out:rsc:singleport.data_in(4)} {out:rsc:singleport.data_in(5)} {out:rsc:singleport.data_in(6)} {out:rsc:singleport.data_in(7)} -attr xrf 29089 -attr oid 186 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load net {out:rsc:singleport.data_in.reg(0)} -port {out:rsc:singleport.data_in(0)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load net {out:rsc:singleport.data_in.reg(1)} -port {out:rsc:singleport.data_in(1)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load net {out:rsc:singleport.data_in.reg(2)} -port {out:rsc:singleport.data_in(2)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load net {out:rsc:singleport.data_in.reg(3)} -port {out:rsc:singleport.data_in(3)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load net {out:rsc:singleport.data_in.reg(4)} -port {out:rsc:singleport.data_in(4)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load net {out:rsc:singleport.data_in.reg(5)} -port {out:rsc:singleport.data_in(5)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load net {out:rsc:singleport.data_in.reg(6)} -port {out:rsc:singleport.data_in(6)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load net {out:rsc:singleport.data_in.reg(7)} -port {out:rsc:singleport.data_in(7)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_in}
load net {out:rsc:singleport.addr(0)} -attr vt d
load net {out:rsc:singleport.addr(1)} -attr vt d
load net {out:rsc:singleport.addr(2)} -attr vt d
load net {out:rsc:singleport.addr(3)} -attr vt d
load net {out:rsc:singleport.addr(4)} -attr vt d
load net {out:rsc:singleport.addr(5)} -attr vt d
load net {out:rsc:singleport.addr(6)} -attr vt d
load net {out:rsc:singleport.addr(7)} -attr vt d
load net {out:rsc:singleport.addr(8)} -attr vt d
load net {out:rsc:singleport.addr(9)} -attr vt d
load net {out:rsc:singleport.addr(10)} -attr vt d
load net {out:rsc:singleport.addr(11)} -attr vt d
load net {out:rsc:singleport.addr(12)} -attr vt d
load net {out:rsc:singleport.addr(13)} -attr vt d
load net {out:rsc:singleport.addr(14)} -attr vt d
load net {out:rsc:singleport.addr(15)} -attr vt d
load net {out:rsc:singleport.addr(16)} -attr vt d
load net {out:rsc:singleport.addr(17)} -attr vt d
load netBundle {out:rsc:singleport.addr} 18 {out:rsc:singleport.addr(0)} {out:rsc:singleport.addr(1)} {out:rsc:singleport.addr(2)} {out:rsc:singleport.addr(3)} {out:rsc:singleport.addr(4)} {out:rsc:singleport.addr(5)} {out:rsc:singleport.addr(6)} {out:rsc:singleport.addr(7)} {out:rsc:singleport.addr(8)} {out:rsc:singleport.addr(9)} {out:rsc:singleport.addr(10)} {out:rsc:singleport.addr(11)} {out:rsc:singleport.addr(12)} {out:rsc:singleport.addr(13)} {out:rsc:singleport.addr(14)} {out:rsc:singleport.addr(15)} {out:rsc:singleport.addr(16)} {out:rsc:singleport.addr(17)} -attr xrf 29090 -attr oid 187 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(0)} -port {out:rsc:singleport.addr(0)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(1)} -port {out:rsc:singleport.addr(1)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(2)} -port {out:rsc:singleport.addr(2)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(3)} -port {out:rsc:singleport.addr(3)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(4)} -port {out:rsc:singleport.addr(4)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(5)} -port {out:rsc:singleport.addr(5)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(6)} -port {out:rsc:singleport.addr(6)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(7)} -port {out:rsc:singleport.addr(7)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(8)} -port {out:rsc:singleport.addr(8)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(9)} -port {out:rsc:singleport.addr(9)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(10)} -port {out:rsc:singleport.addr(10)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(11)} -port {out:rsc:singleport.addr(11)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(12)} -port {out:rsc:singleport.addr(12)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(13)} -port {out:rsc:singleport.addr(13)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(14)} -port {out:rsc:singleport.addr(14)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(15)} -port {out:rsc:singleport.addr(15)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(16)} -port {out:rsc:singleport.addr(16)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.addr.reg(17)} -port {out:rsc:singleport.addr(17)} -attr vt d -attr @path {/Convolotion/out:rsc:singleport.addr}
load net {out:rsc:singleport.re} -attr xrf 29091 -attr oid 188 -attr vt d
load net {PWR} -port {out:rsc:singleport.re} -attr xrf 29092 -attr oid 189 -attr @path {/Convolotion/out:rsc:singleport.re}
load net {out:rsc:singleport.we} -attr xrf 29093 -attr oid 190 -attr vt d
load net {out:rsc:singleport.we.reg} -port {out:rsc:singleport.we} -attr xrf 29094 -attr oid 191 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.we}
load net {out:rsc:singleport.data_out(0)} -attr vt d
load net {out:rsc:singleport.data_out(1)} -attr vt d
load net {out:rsc:singleport.data_out(2)} -attr vt d
load net {out:rsc:singleport.data_out(3)} -attr vt d
load net {out:rsc:singleport.data_out(4)} -attr vt d
load net {out:rsc:singleport.data_out(5)} -attr vt d
load net {out:rsc:singleport.data_out(6)} -attr vt d
load net {out:rsc:singleport.data_out(7)} -attr vt d
load netBundle {out:rsc:singleport.data_out} 8 {out:rsc:singleport.data_out(0)} {out:rsc:singleport.data_out(1)} {out:rsc:singleport.data_out(2)} {out:rsc:singleport.data_out(3)} {out:rsc:singleport.data_out(4)} {out:rsc:singleport.data_out(5)} {out:rsc:singleport.data_out(6)} {out:rsc:singleport.data_out(7)} -attr xrf 29095 -attr oid 192 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_out}
load net {out:rsc:singleport.data_out(0)} -port {out:rsc:singleport.data_out(0)} -attr vt d
load net {out:rsc:singleport.data_out(1)} -port {out:rsc:singleport.data_out(1)} -attr vt d
load net {out:rsc:singleport.data_out(2)} -port {out:rsc:singleport.data_out(2)} -attr vt d
load net {out:rsc:singleport.data_out(3)} -port {out:rsc:singleport.data_out(3)} -attr vt d
load net {out:rsc:singleport.data_out(4)} -port {out:rsc:singleport.data_out(4)} -attr vt d
load net {out:rsc:singleport.data_out(5)} -port {out:rsc:singleport.data_out(5)} -attr vt d
load net {out:rsc:singleport.data_out(6)} -port {out:rsc:singleport.data_out(6)} -attr vt d
load net {out:rsc:singleport.data_out(7)} -port {out:rsc:singleport.data_out(7)} -attr vt d
load netBundle out:rsc:singleport.data_out 8 out:rsc:singleport.data_out(0) out:rsc:singleport.data_out(1) out:rsc:singleport.data_out(2) out:rsc:singleport.data_out(3) out:rsc:singleport.data_out(4) out:rsc:singleport.data_out(5) out:rsc:singleport.data_out(6) out:rsc:singleport.data_out(7) -attr xrf 29096 -attr oid 193 -attr vt d -attr @path {/Convolotion/out:rsc:singleport.data_out}
load inst "Convolotion:core:inst" "Convolotion:core" "orig" -attr xrf 29097 -attr oid 194 -attr vt dc -attr @path {/Convolotion/Convolotion:core:inst} -attr area 560.531352 -attr delay 6.033274 -attr hier "/Convolotion/Convolotion:core" -pg 1 -lvl 5
load net {clk} -pin  "Convolotion:core:inst" {clk#1} -attr xrf 29098 -attr oid 195 -attr @path {/Convolotion/clk}
load net {rst} -pin  "Convolotion:core:inst" {rst#1} -attr xrf 29099 -attr oid 196 -attr @path {/Convolotion/rst}
load net {in:rsc:singleport.addr.reg(0)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(0)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(1)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(1)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(2)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(2)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(3)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(3)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(4)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(4)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(5)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(5)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(6)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(6)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(7)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(7)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(8)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(8)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(9)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(9)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(10)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(10)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(11)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(11)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(12)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(12)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(13)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(13)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(14)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(14)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(15)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(15)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(16)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(16)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.addr.reg(17)} -pin  "Convolotion:core:inst" {in:rsc:singleport.addr#1(17)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.addr.reg}
load net {in:rsc:singleport.re.reg} -pin  "Convolotion:core:inst" {in:rsc:singleport.re#1} -attr xrf 29100 -attr oid 197 -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.re.reg}
load net {in:rsc:singleport.data_out(0)} -pin  "Convolotion:core:inst" {in:rsc:singleport.data_out#1(0)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(1)} -pin  "Convolotion:core:inst" {in:rsc:singleport.data_out#1(1)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(2)} -pin  "Convolotion:core:inst" {in:rsc:singleport.data_out#1(2)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(3)} -pin  "Convolotion:core:inst" {in:rsc:singleport.data_out#1(3)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(4)} -pin  "Convolotion:core:inst" {in:rsc:singleport.data_out#1(4)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(5)} -pin  "Convolotion:core:inst" {in:rsc:singleport.data_out#1(5)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(6)} -pin  "Convolotion:core:inst" {in:rsc:singleport.data_out#1(6)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {in:rsc:singleport.data_out(7)} -pin  "Convolotion:core:inst" {in:rsc:singleport.data_out#1(7)} -attr vt dc -attr @path {/Convolotion/in:rsc:singleport.data_out}
load net {out:rsc:singleport.data_in.reg(0)} -pin  "Convolotion:core:inst" {out:rsc:singleport.data_in#1(0)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.data_in.reg}
load net {out:rsc:singleport.data_in.reg(1)} -pin  "Convolotion:core:inst" {out:rsc:singleport.data_in#1(1)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.data_in.reg}
load net {out:rsc:singleport.data_in.reg(2)} -pin  "Convolotion:core:inst" {out:rsc:singleport.data_in#1(2)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.data_in.reg}
load net {out:rsc:singleport.data_in.reg(3)} -pin  "Convolotion:core:inst" {out:rsc:singleport.data_in#1(3)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.data_in.reg}
load net {out:rsc:singleport.data_in.reg(4)} -pin  "Convolotion:core:inst" {out:rsc:singleport.data_in#1(4)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.data_in.reg}
load net {out:rsc:singleport.data_in.reg(5)} -pin  "Convolotion:core:inst" {out:rsc:singleport.data_in#1(5)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.data_in.reg}
load net {out:rsc:singleport.data_in.reg(6)} -pin  "Convolotion:core:inst" {out:rsc:singleport.data_in#1(6)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.data_in.reg}
load net {out:rsc:singleport.data_in.reg(7)} -pin  "Convolotion:core:inst" {out:rsc:singleport.data_in#1(7)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.data_in.reg}
load net {out:rsc:singleport.addr.reg(0)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(0)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(1)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(1)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(2)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(2)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(3)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(3)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(4)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(4)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(5)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(5)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(6)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(6)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(7)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(7)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(8)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(8)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(9)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(9)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(10)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(10)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(11)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(11)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(12)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(12)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(13)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(13)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(14)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(14)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(15)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(15)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(16)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(16)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.addr.reg(17)} -pin  "Convolotion:core:inst" {out:rsc:singleport.addr#1(17)} -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.addr.reg}
load net {out:rsc:singleport.we.reg} -pin  "Convolotion:core:inst" {out:rsc:singleport.we#1} -attr xrf 29101 -attr oid 198 -attr vt dc -attr @path {/Convolotion/out:rsc:singleport.we.reg}
### END MODULE 

