// Seed: 864154948
module module_0 (
    input  tri  id_0,
    output wand id_1,
    output wand id_2,
    input  wand id_3,
    output tri1 id_4,
    input  tri1 id_5
);
  wire id_7;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    output tri id_2,
    input supply0 id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    output tri0 id_7,
    output tri0 id_8,
    input supply1 id_9,
    output uwire id_10,
    input supply1 id_11,
    input wor id_12,
    output wand id_13,
    input tri id_14,
    input supply0 id_15,
    input tri1 id_16,
    output tri0 id_17,
    input tri1 id_18,
    input supply0 id_19,
    output supply1 id_20,
    output wor id_21,
    output wire id_22,
    output tri0 id_23,
    input tri1 id_24,
    input supply1 id_25,
    output tri id_26,
    output supply0 id_27
);
  wire id_29;
  assign id_20 = 1'd0 - id_24;
  wire id_30;
  assign id_17 = id_18;
  id_31(
      id_23, (1), 1, 1, id_11, 1 & 1 == id_30 & 1'h0, 1, 1
  );
  wire id_32, id_33 = 1 ^ 1;
  wire id_34, id_35;
  module_0(
      id_4, id_27, id_2, id_4, id_10, id_24
  );
  integer id_36;
  wire id_37;
  wire id_38, id_39, id_40, id_41, id_42;
endmodule
