#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Fri Nov 17 13:40:21 2023
# Process ID: 1192
# Current directory: C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.runs/synth_1
# Command line: vivado.exe -log Top_Student.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Top_Student.tcl
# Log file: C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.runs/synth_1/Top_Student.vds
# Journal file: C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Top_Student.tcl -notrace
Command: synth_design -top Top_Student -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 28412 
WARNING: [Synth 8-976] current_gate has already been declared [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/canvas_grid.v:128]
WARNING: [Synth 8-2654] second declaration of current_gate ignored [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/canvas_grid.v:128]
INFO: [Synth 8-994] current_gate is declared here [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/canvas_grid.v:123]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 398.453 ; gain = 111.664
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Top_Student' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Top_Student.v:23]
	Parameter INIT_SCREEN bound to: 0 - type: integer 
	Parameter MENU_SCREEN bound to: 1 - type: integer 
	Parameter KMAP_CIR_SCREEN bound to: 2 - type: integer 
	Parameter CIR_SIM_SCREEN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Menu' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Menu.v:3]
	Parameter Menured bound to: 16'b1111100000000000 
	Parameter expression bound to: 16'b1010010100101101 
	Parameter circuit bound to: 16'b0001111111000000 
	Parameter blue bound to: 16'b0000000000111111 
	Parameter black bound to: 16'b0000000000000000 
	Parameter light bound to: 16'b1111111111111111 
	Parameter INIT_SCREEN bound to: 0 - type: integer 
	Parameter MENU_SCREEN bound to: 1 - type: integer 
	Parameter KMAP_CIR_SCREEN bound to: 2 - type: integer 
	Parameter CIR_SIM_SCREEN bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'clock_gen' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/clock_gen.v:23]
INFO: [Synth 8-6155] done synthesizing module 'clock_gen' (1#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/clock_gen.v:23]
INFO: [Synth 8-6157] synthesizing module 'display1' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display1.v:3]
INFO: [Synth 8-6155] done synthesizing module 'display1' (2#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display1.v:3]
INFO: [Synth 8-6157] synthesizing module 'display2' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display2.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display2' (3#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display2.v:23]
INFO: [Synth 8-6157] synthesizing module 'Blinkingdisplay' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Blinkingdisplay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Blinkingdisplay' (4#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Blinkingdisplay.v:23]
INFO: [Synth 8-6157] synthesizing module 'button_debounce' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/button_debounce.v:4]
	Parameter MAX_DEBOUNCE_COUNT bound to: 14999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'button_debounce' (5#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/button_debounce.v:4]
INFO: [Synth 8-6155] done synthesizing module 'Menu' (6#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Menu.v:3]
INFO: [Synth 8-226] default block is never used [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Top_Student.v:139]
INFO: [Synth 8-6157] synthesizing module 'student_bc_top_file' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/student_bc_top_file.v:43]
INFO: [Synth 8-6157] synthesizing module 'gate_screen' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:1]
	Parameter m_6p25m bound to: 7 - type: integer 
	Parameter x_draw bound to: 7'b0011011 
	Parameter x_increase bound to: 7'b0010110 
	Parameter y_draw bound to: 6'b010001 
	Parameter y_increase bound to: 6'b001110 
	Parameter pixel_data_A bound to: 16'b1111100000000000 
	Parameter pixel_data_B bound to: 16'b0000011111100000 
	Parameter pixel_data_not_0 bound to: 16'b0000000000011111 
	Parameter pixel_data_not_1 bound to: 16'b1111110000000000 
	Parameter pixel_data_and_0 bound to: 16'b0000011110001111 
	Parameter pixel_data_and_1 bound to: 16'b0111100000011110 
	Parameter pixel_data_word bound to: 16'b1111111111111111 
INFO: [Synth 8-6157] synthesizing module 'k_map' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/K-map.v:1]
INFO: [Synth 8-226] default block is never used [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/K-map.v:16]
INFO: [Synth 8-6155] done synthesizing module 'k_map' (7#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/K-map.v:1]
INFO: [Synth 8-6157] synthesizing module 'clk_divider' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/clk_divider.v:3]
INFO: [Synth 8-6155] done synthesizing module 'clk_divider' (8#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/clk_divider.v:3]
INFO: [Synth 8-6157] synthesizing module 'pixel_index_to_xy' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/pixel_index_to_xy.v:1]
INFO: [Synth 8-6155] done synthesizing module 'pixel_index_to_xy' (9#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/pixel_index_to_xy.v:1]
INFO: [Synth 8-6157] synthesizing module 'rainbow' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:1]
	Parameter m bound to: 4999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'rainbow' (10#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:1]
INFO: [Synth 8-6157] synthesizing module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:205]
INFO: [Synth 8-6155] done synthesizing module 'draw_rect' (11#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:205]
INFO: [Synth 8-6157] synthesizing module 'draw_A' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:224]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:231]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:231]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:232]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:232]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:232]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:233]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:233]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:234]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:234]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:234]
INFO: [Synth 8-6155] done synthesizing module 'draw_A' (12#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:224]
INFO: [Synth 8-6157] synthesizing module 'draw_B' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:250]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:257]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:258]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:258]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:258]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:259]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:259]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:259]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:259]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:260]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:260]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:261]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:261]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:261]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:262]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:262]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:262]
INFO: [Synth 8-6155] done synthesizing module 'draw_B' (13#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:250]
INFO: [Synth 8-6157] synthesizing module 'draw_OUT' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:351]
INFO: [Synth 8-6157] synthesizing module 'draw_O' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:282]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:289]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:289]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:290]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:290]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:290]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:290]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:291]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:291]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:292]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:292]
INFO: [Synth 8-6155] done synthesizing module 'draw_O' (14#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:282]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_O' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:358]
INFO: [Synth 8-6157] synthesizing module 'draw_U' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:308]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:315]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:316]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:316]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:316]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:317]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:317]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:317]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:317]
INFO: [Synth 8-6155] done synthesizing module 'draw_U' (15#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:308]
INFO: [Synth 8-6157] synthesizing module 'draw_T' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:331]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:338]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:338]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:338]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'draw_rect' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:339]
INFO: [Synth 8-6155] done synthesizing module 'draw_T' (16#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:331]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_T' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:360]
INFO: [Synth 8-6155] done synthesizing module 'draw_OUT' (17#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:351]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'draw_OUT' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:94]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module 'draw_OUT' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:94]
INFO: [Synth 8-6157] synthesizing module 'NOT' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate.v:33]
INFO: [Synth 8-6157] synthesizing module 'draw_not' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_gates.v:67]
INFO: [Synth 8-6155] done synthesizing module 'draw_not' (18#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_gates.v:67]
INFO: [Synth 8-6155] done synthesizing module 'NOT' (19#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate.v:33]
INFO: [Synth 8-6157] synthesizing module 'AND' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate.v:1]
INFO: [Synth 8-6157] synthesizing module 'draw_and' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_gates.v:1]
INFO: [Synth 8-6155] done synthesizing module 'draw_and' (20#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_gates.v:1]
INFO: [Synth 8-6155] done synthesizing module 'AND' (21#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate.v:1]
INFO: [Synth 8-6157] synthesizing module 'OR' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate.v:17]
INFO: [Synth 8-6157] synthesizing module 'draw_or' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_gates.v:33]
INFO: [Synth 8-6155] done synthesizing module 'draw_or' (22#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_gates.v:33]
INFO: [Synth 8-6155] done synthesizing module 'OR' (23#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate.v:17]
INFO: [Synth 8-6157] synthesizing module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/wire.v:33]
INFO: [Synth 8-6157] synthesizing module 'draw_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:37]
INFO: [Synth 8-6157] synthesizing module 'draw_wire_vert' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:1]
INFO: [Synth 8-6155] done synthesizing module 'draw_wire_vert' (24#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:1]
INFO: [Synth 8-6157] synthesizing module 'draw_wire_horz' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:19]
INFO: [Synth 8-6155] done synthesizing module 'draw_wire_horz' (25#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:19]
INFO: [Synth 8-6155] done synthesizing module 'draw_wire' (26#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:37]
INFO: [Synth 8-6155] done synthesizing module 'wire_' (27#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/wire.v:33]
INFO: [Synth 8-6157] synthesizing module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/wire.v:49]
INFO: [Synth 8-6157] synthesizing module 'draw_wire_inv' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:57]
INFO: [Synth 8-6155] done synthesizing module 'draw_wire_inv' (28#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:57]
INFO: [Synth 8-6155] done synthesizing module '_wire' (29#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/wire.v:49]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:120]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:121]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:121]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:121]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:122]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:122]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:122]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:123]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:123]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:123]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:124]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:124]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:124]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:126]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:127]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:128]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:128]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:128]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:129]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:129]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:129]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:130]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:130]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:130]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:132]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:133]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:133]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:133]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'y_end' does not match port width (6) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:134]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module 'wire_' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:136]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:137]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:137]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:137]
WARNING: [Synth 8-689] width (32) of port connection 'x_draw' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:138]
WARNING: [Synth 8-689] width (32) of port connection 'x_end' does not match port width (7) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:138]
WARNING: [Synth 8-689] width (32) of port connection 'y_draw' does not match port width (6) of module '_wire' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:138]
INFO: [Synth 8-6155] done synthesizing module 'gate_screen' (30#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:1]
INFO: [Synth 8-6157] synthesizing module 'kmap' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/kmap.v:3]
	Parameter blue bound to: 16'b0000000000111111 
	Parameter white bound to: 16'b1111111111111111 
	Parameter black bound to: 16'b0000000000000000 
	Parameter box1x bound to: 1 - type: integer 
	Parameter box2x bound to: 30 - type: integer 
	Parameter box3x bound to: 1 - type: integer 
	Parameter box4x bound to: 67 - type: integer 
	Parameter boxyup bound to: 7 - type: integer 
	Parameter boxyup2 bound to: 27 - type: integer 
	Parameter boxyup3 bound to: 47 - type: integer 
WARNING: [Synth 8-324] index 11 out of range [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/kmap.v:122]
INFO: [Synth 8-6155] done synthesizing module 'kmap' (31#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/kmap.v:3]
INFO: [Synth 8-6155] done synthesizing module 'student_bc_top_file' (32#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/student_bc_top_file.v:43]
INFO: [Synth 8-6157] synthesizing module 'student_a_top_file' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/student_a_top_file.v:23]
INFO: [Synth 8-6157] synthesizing module 'pixel_index_to_xycoord' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/pixel_index_to_xycoord.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pixel_index_to_xycoord' (33#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/pixel_index_to_xycoord.v:23]
INFO: [Synth 8-6157] synthesizing module 'invert_xy' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/invert_xy.v:23]
INFO: [Synth 8-6155] done synthesizing module 'invert_xy' (34#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/invert_xy.v:23]
INFO: [Synth 8-6157] synthesizing module 'mouse_tracker' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/mouse_tracker.v:23]
	Parameter SET_X bound to: 3'b000 
	Parameter SET_Y bound to: 3'b001 
	Parameter SETMAX_X bound to: 3'b010 
	Parameter SETMAX_Y bound to: 3'b011 
	Parameter INIT_DONE bound to: 3'b100 
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Mouse_Control.vhd:212]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Ps2Interface.vhd:156' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Mouse_Control.vhd:374]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Ps2Interface.vhd:184]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (35#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Ps2Interface.vhd:184]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Mouse_Control.vhd:455]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Mouse_Control.vhd:461]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Mouse_Control.vhd:519]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Mouse_Control.vhd:525]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (36#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Mouse_Control.vhd:212]
WARNING: [Synth 8-350] instance 'nolabel_line63' of module 'MouseCtl' requires 16 connections, but only 15 given [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/mouse_tracker.v:63]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/mouse_tracker.v:93]
INFO: [Synth 8-6157] synthesizing module 'draw_squarecursor' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_squarecursor.v:23]
	Parameter EDGE_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_squarecursor' (37#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_squarecursor.v:23]
INFO: [Synth 8-6157] synthesizing module 'mouseinput_interpreter' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/mouseinput_interpreter.v:23]
INFO: [Synth 8-6157] synthesizing module 'sigignore_debounce' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/sigignore_debounce.v:23]
	Parameter MAX_DEBOUNCE_COUNT bound to: 9999999 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sigignore_debounce' (38#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/sigignore_debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mouseinput_interpreter' (39#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/mouseinput_interpreter.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mouse_tracker' (40#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/mouse_tracker.v:23]
INFO: [Synth 8-6157] synthesizing module 'displaybutton_control' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 49 - type: integer 
	Parameter UPPERBOUND_Y bound to: 59 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 49 - type: integer 
	Parameter UPPERBOUND_Y bound to: 59 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border' (41#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 49 - type: integer 
	Parameter UPPERBOUND_Y bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad' (42#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drawborder_en' does not match port width (1) of module 'display_button' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:52]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized0' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 34 - type: integer 
	Parameter UPPERBOUND_Y bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized0' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 34 - type: integer 
	Parameter UPPERBOUND_Y bound to: 44 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized0' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized0' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 34 - type: integer 
	Parameter UPPERBOUND_Y bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized0' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized0' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drawborder_en' does not match port width (1) of module 'display_button__parameterized0' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:72]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized1' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 19 - type: integer 
	Parameter UPPERBOUND_Y bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized1' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 19 - type: integer 
	Parameter UPPERBOUND_Y bound to: 29 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized1' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized1' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 19 - type: integer 
	Parameter UPPERBOUND_Y bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized1' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized1' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drawborder_en' does not match port width (1) of module 'display_button__parameterized1' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:92]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized2' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 4 - type: integer 
	Parameter UPPERBOUND_Y bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized2' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 4 - type: integer 
	Parameter UPPERBOUND_Y bound to: 14 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized2' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized2' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 9 - type: integer 
	Parameter LOWERBOUND_Y bound to: 4 - type: integer 
	Parameter UPPERBOUND_Y bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized2' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized2' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drawborder_en' does not match port width (1) of module 'display_button__parameterized2' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:112]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized3' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 49 - type: integer 
	Parameter UPPERBOUND_Y bound to: 59 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized3' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 49 - type: integer 
	Parameter UPPERBOUND_Y bound to: 59 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized3' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized3' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 49 - type: integer 
	Parameter UPPERBOUND_Y bound to: 59 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized3' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized3' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
WARNING: [Synth 8-689] width (32) of port connection 'drawborder_en' does not match port width (1) of module 'display_button__parameterized3' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:134]
INFO: [Common 17-14] Message 'Synth 8-689' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized4' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 34 - type: integer 
	Parameter UPPERBOUND_Y bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized4' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 34 - type: integer 
	Parameter UPPERBOUND_Y bound to: 44 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized4' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized4' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 34 - type: integer 
	Parameter UPPERBOUND_Y bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized4' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized4' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
WARNING: [Synth 8-350] instance 'gateinput_2' of module 'display_button' requires 14 connections, but only 13 given [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:152]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized5' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 19 - type: integer 
	Parameter UPPERBOUND_Y bound to: 29 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized5' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 19 - type: integer 
	Parameter UPPERBOUND_Y bound to: 29 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized5' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized5' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 19 - type: integer 
	Parameter UPPERBOUND_Y bound to: 29 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized5' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized5' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized6' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 4 - type: integer 
	Parameter UPPERBOUND_Y bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized6' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 4 - type: integer 
	Parameter UPPERBOUND_Y bound to: 14 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized6' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized6' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 11 - type: integer 
	Parameter UPPERBOUND_X bound to: 20 - type: integer 
	Parameter LOWERBOUND_Y bound to: 4 - type: integer 
	Parameter UPPERBOUND_Y bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized6' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized6' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized7' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 42 - type: integer 
	Parameter UPPERBOUND_X bound to: 51 - type: integer 
	Parameter LOWERBOUND_Y bound to: 8 - type: integer 
	Parameter UPPERBOUND_Y bound to: 18 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized7' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 42 - type: integer 
	Parameter UPPERBOUND_X bound to: 51 - type: integer 
	Parameter LOWERBOUND_Y bound to: 8 - type: integer 
	Parameter UPPERBOUND_Y bound to: 18 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized7' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized7' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 42 - type: integer 
	Parameter UPPERBOUND_X bound to: 51 - type: integer 
	Parameter LOWERBOUND_Y bound to: 8 - type: integer 
	Parameter UPPERBOUND_Y bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized7' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized7' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized8' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized8' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 8 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized8' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized8' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 8 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized8' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized8' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized9' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 9 - type: integer 
	Parameter UPPERBOUND_Y bound to: 17 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized9' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 9 - type: integer 
	Parameter UPPERBOUND_Y bound to: 17 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized9' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized9' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 9 - type: integer 
	Parameter UPPERBOUND_Y bound to: 17 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized9' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized9' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized10' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 18 - type: integer 
	Parameter UPPERBOUND_Y bound to: 26 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized10' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 18 - type: integer 
	Parameter UPPERBOUND_Y bound to: 26 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized10' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized10' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 18 - type: integer 
	Parameter UPPERBOUND_Y bound to: 26 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized10' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized10' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized11' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 27 - type: integer 
	Parameter UPPERBOUND_Y bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized11' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 27 - type: integer 
	Parameter UPPERBOUND_Y bound to: 35 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized11' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized11' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 27 - type: integer 
	Parameter UPPERBOUND_Y bound to: 35 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized11' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized11' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized12' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 36 - type: integer 
	Parameter UPPERBOUND_Y bound to: 44 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized12' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 36 - type: integer 
	Parameter UPPERBOUND_Y bound to: 44 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized12' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized12' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 36 - type: integer 
	Parameter UPPERBOUND_Y bound to: 44 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized12' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized12' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized13' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 45 - type: integer 
	Parameter UPPERBOUND_Y bound to: 53 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized13' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 45 - type: integer 
	Parameter UPPERBOUND_Y bound to: 53 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized13' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized13' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 45 - type: integer 
	Parameter UPPERBOUND_Y bound to: 53 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized13' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized13' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized14' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 54 - type: integer 
	Parameter UPPERBOUND_Y bound to: 62 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized14' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 54 - type: integer 
	Parameter UPPERBOUND_Y bound to: 62 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized14' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized14' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 73 - type: integer 
	Parameter UPPERBOUND_X bound to: 95 - type: integer 
	Parameter LOWERBOUND_Y bound to: 54 - type: integer 
	Parameter UPPERBOUND_Y bound to: 62 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized14' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized14' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized15' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized15' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized15' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized15' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized15' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized15' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized16' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 40 - type: integer 
	Parameter UPPERBOUND_X bound to: 55 - type: integer 
	Parameter LOWERBOUND_Y bound to: 27 - type: integer 
	Parameter UPPERBOUND_Y bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized16' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 40 - type: integer 
	Parameter UPPERBOUND_X bound to: 55 - type: integer 
	Parameter LOWERBOUND_Y bound to: 27 - type: integer 
	Parameter UPPERBOUND_Y bound to: 37 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized16' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized16' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 40 - type: integer 
	Parameter UPPERBOUND_X bound to: 55 - type: integer 
	Parameter LOWERBOUND_Y bound to: 27 - type: integer 
	Parameter UPPERBOUND_Y bound to: 37 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized16' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized16' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized17' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized17' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 16 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized17' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Synth 8-6157] synthesizing module 'draw_quad__parameterized17' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized17' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized17' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
INFO: [Synth 8-6157] synthesizing module 'display_button__parameterized18' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 16 - type: integer 
	Parameter UPPERBOUND_Y bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'draw_border__parameterized18' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 16 - type: integer 
	Parameter UPPERBOUND_Y bound to: 32 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized18' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 16 - type: integer 
	Parameter UPPERBOUND_Y bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized18' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Synth 8-6155] done synthesizing module 'display_button__parameterized18' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/display_button.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 32 - type: integer 
	Parameter UPPERBOUND_Y bound to: 48 - type: integer 
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 32 - type: integer 
	Parameter UPPERBOUND_Y bound to: 48 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_border__parameterized19' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_border.v:23]
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 32 - type: integer 
	Parameter UPPERBOUND_Y bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'draw_quad__parameterized19' (43#1) [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_quad.v:23]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 48 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 48 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
	Parameter LOWERBOUND_X bound to: 0 - type: integer 
	Parameter UPPERBOUND_X bound to: 32 - type: integer 
	Parameter LOWERBOUND_Y bound to: 48 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 16 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 16 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 16 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 16 - type: integer 
	Parameter UPPERBOUND_Y bound to: 32 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 16 - type: integer 
	Parameter UPPERBOUND_Y bound to: 32 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 16 - type: integer 
	Parameter UPPERBOUND_Y bound to: 32 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 32 - type: integer 
	Parameter UPPERBOUND_Y bound to: 48 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 32 - type: integer 
	Parameter UPPERBOUND_Y bound to: 48 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 32 - type: integer 
	Parameter UPPERBOUND_Y bound to: 48 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 48 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 48 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
	Parameter LOWERBOUND_X bound to: 32 - type: integer 
	Parameter UPPERBOUND_X bound to: 64 - type: integer 
	Parameter LOWERBOUND_Y bound to: 48 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 16 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 16 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 0 - type: integer 
	Parameter UPPERBOUND_Y bound to: 16 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 16 - type: integer 
	Parameter UPPERBOUND_Y bound to: 32 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 16 - type: integer 
	Parameter UPPERBOUND_Y bound to: 32 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 16 - type: integer 
	Parameter UPPERBOUND_Y bound to: 32 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 32 - type: integer 
	Parameter UPPERBOUND_Y bound to: 48 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 32 - type: integer 
	Parameter UPPERBOUND_Y bound to: 48 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 32 - type: integer 
	Parameter UPPERBOUND_Y bound to: 48 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 48 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 48 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
	Parameter BORDER_THICKNESS bound to: 1 - type: integer 
	Parameter LOWERBOUND_X bound to: 64 - type: integer 
	Parameter UPPERBOUND_X bound to: 96 - type: integer 
	Parameter LOWERBOUND_Y bound to: 48 - type: integer 
	Parameter UPPERBOUND_Y bound to: 64 - type: integer 
WARNING: [Synth 8-3848] Net is_quad in module/entity displaybutton_control does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:39]
	Parameter MAX_DEBOUNCE_COUNT bound to: 29999999 - type: integer 
	Parameter NOGATE bound to: 0 - type: integer 
	Parameter AND2 bound to: 1 - type: integer 
	Parameter AND3 bound to: 2 - type: integer 
	Parameter AND4 bound to: 3 - type: integer 
	Parameter NAND2 bound to: 4 - type: integer 
	Parameter NAND3 bound to: 5 - type: integer 
	Parameter NAND4 bound to: 6 - type: integer 
	Parameter OR2 bound to: 7 - type: integer 
	Parameter OR3 bound to: 8 - type: integer 
	Parameter OR4 bound to: 9 - type: integer 
	Parameter NOR2 bound to: 10 - type: integer 
	Parameter NOR3 bound to: 11 - type: integer 
	Parameter NOR4 bound to: 12 - type: integer 
	Parameter XOR2 bound to: 13 - type: integer 
	Parameter XOR3 bound to: 14 - type: integer 
	Parameter XOR4 bound to: 15 - type: integer 
	Parameter XNOR2 bound to: 16 - type: integer 
	Parameter XNOR3 bound to: 17 - type: integer 
	Parameter XNOR4 bound to: 18 - type: integer 
	Parameter NOT bound to: 19 - type: integer 
	Parameter AND bound to: 20 - type: integer 
	Parameter NAND bound to: 21 - type: integer 
	Parameter OR bound to: 22 - type: integer 
	Parameter NOR bound to: 23 - type: integer 
	Parameter XOR bound to: 24 - type: integer 
	Parameter XNOR bound to: 25 - type: integer 
	Parameter INPUT_FREQUENCY bound to: 100000000 - type: integer 
	Parameter OUTPUT_FREQUENCY bound to: 10000000 - type: integer 
	Parameter MAX_COUNT bound to: 4 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gateconfig_menu.v:223]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gateconfig_menu.v:276]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gateconfig_menu.v:286]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gateconfig_menu.v:296]
	Parameter ORIGIN_X bound to: 45 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/numinputs_display.v:39]
	Parameter ORIGIN_X bound to: 45 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
	Parameter ORIGIN_X bound to: 45 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
	Parameter ORIGIN_X bound to: 45 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
	Parameter ORIGIN_X bound to: 45 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
	Parameter ORIGIN_X bound to: 45 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 3 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 43 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 43 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 43 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 43 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 43 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 7 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 22 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 37 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 14 - type: integer 
	Parameter ORIGIN_Y bound to: 52 - type: integer 
	Parameter ORIGIN_X bound to: 49 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 49 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 49 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 49 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 49 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter ORIGIN_X bound to: 49 - type: integer 
	Parameter ORIGIN_Y bound to: 30 - type: integer 
	Parameter NOT bound to: 19 - type: integer 
	Parameter AND bound to: 20 - type: integer 
	Parameter NAND bound to: 21 - type: integer 
	Parameter OR bound to: 22 - type: integer 
	Parameter NOR bound to: 23 - type: integer 
	Parameter XOR bound to: 24 - type: integer 
	Parameter XNOR bound to: 25 - type: integer 
	Parameter INPUT_FREQUENCY bound to: 100000000 - type: integer 
	Parameter OUTPUT_FREQUENCY bound to: 2 - type: integer 
	Parameter MAX_COUNT bound to: 24999999 - type: integer 
	Parameter ORIGIN_X bound to: 75 - type: integer 
	Parameter ORIGIN_Y bound to: 2 - type: integer 
	Parameter ORIGIN_X bound to: 80 - type: integer 
	Parameter ORIGIN_Y bound to: 2 - type: integer 
	Parameter ORIGIN_X bound to: 85 - type: integer 
	Parameter ORIGIN_Y bound to: 2 - type: integer 
	Parameter ORIGIN_X bound to: 75 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
	Parameter ORIGIN_X bound to: 80 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
	Parameter ORIGIN_X bound to: 85 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
	Parameter ORIGIN_X bound to: 90 - type: integer 
	Parameter ORIGIN_Y bound to: 11 - type: integer 
	Parameter ORIGIN_X bound to: 75 - type: integer 
	Parameter ORIGIN_Y bound to: 20 - type: integer 
	Parameter ORIGIN_X bound to: 80 - type: integer 
	Parameter ORIGIN_Y bound to: 20 - type: integer 
	Parameter ORIGIN_X bound to: 75 - type: integer 
	Parameter ORIGIN_Y bound to: 29 - type: integer 
	Parameter ORIGIN_X bound to: 80 - type: integer 
	Parameter ORIGIN_Y bound to: 29 - type: integer 
	Parameter ORIGIN_X bound to: 85 - type: integer 
	Parameter ORIGIN_Y bound to: 29 - type: integer 
	Parameter ORIGIN_X bound to: 75 - type: integer 
	Parameter ORIGIN_Y bound to: 38 - type: integer 
	Parameter ORIGIN_X bound to: 80 - type: integer 
	Parameter ORIGIN_Y bound to: 38 - type: integer 
	Parameter ORIGIN_X bound to: 85 - type: integer 
	Parameter ORIGIN_Y bound to: 38 - type: integer 
	Parameter ORIGIN_X bound to: 75 - type: integer 
	Parameter ORIGIN_Y bound to: 47 - type: integer 
	Parameter ORIGIN_X bound to: 80 - type: integer 
	Parameter ORIGIN_Y bound to: 47 - type: integer 
	Parameter ORIGIN_X bound to: 85 - type: integer 
	Parameter ORIGIN_Y bound to: 47 - type: integer 
	Parameter ORIGIN_X bound to: 90 - type: integer 
	Parameter ORIGIN_Y bound to: 47 - type: integer 
	Parameter ORIGIN_X bound to: 75 - type: integer 
	Parameter ORIGIN_Y bound to: 56 - type: integer 
	Parameter ORIGIN_X bound to: 80 - type: integer 
	Parameter ORIGIN_Y bound to: 56 - type: integer 
	Parameter ORIGIN_X bound to: 85 - type: integer 
	Parameter ORIGIN_Y bound to: 56 - type: integer 
	Parameter GRIDCELL_WIDTH bound to: 32 - type: integer 
	Parameter GRIDCELL_HEIGHT bound to: 16 - type: integer 
	Parameter GRID_COLUMNS bound to: 3 - type: integer 
	Parameter GRID_ROWS bound to: 4 - type: integer 
	Parameter CIRCUIT1 bound to: 0 - type: integer 
	Parameter CIRCUIT2 bound to: 12 - type: integer 
	Parameter CIRCUIT3 bound to: 24 - type: integer 
	Parameter CIRCUIT4 bound to: 36 - type: integer 
	Parameter NOGATE bound to: 0 - type: integer 
	Parameter AND2 bound to: 1 - type: integer 
	Parameter AND3 bound to: 2 - type: integer 
	Parameter AND4 bound to: 3 - type: integer 
	Parameter NAND2 bound to: 4 - type: integer 
	Parameter NAND3 bound to: 5 - type: integer 
	Parameter NAND4 bound to: 6 - type: integer 
	Parameter OR2 bound to: 7 - type: integer 
	Parameter OR3 bound to: 8 - type: integer 
	Parameter OR4 bound to: 9 - type: integer 
	Parameter NOR2 bound to: 10 - type: integer 
	Parameter NOR3 bound to: 11 - type: integer 
	Parameter NOR4 bound to: 12 - type: integer 
	Parameter XOR2 bound to: 13 - type: integer 
	Parameter XOR3 bound to: 14 - type: integer 
	Parameter XOR4 bound to: 15 - type: integer 
	Parameter XNOR2 bound to: 16 - type: integer 
	Parameter XNOR3 bound to: 17 - type: integer 
	Parameter XNOR4 bound to: 18 - type: integer 
	Parameter NOT bound to: 19 - type: integer 
	Parameter NOGATE_DRAWING bound to: 5'b00000 
	Parameter ALLGATE_DRAWING bound to: 5'b00001 
	Parameter AND_DRAWING bound to: 5'b00010 
	Parameter OR_DRAWING bound to: 5'b00011 
	Parameter XOR_DRAWING bound to: 5'b00100 
	Parameter NOT_DRAWING bound to: 5'b00101 
	Parameter BUBBLE_DRAWING bound to: 5'b00110 
	Parameter ANDorNOT_DRAWING bound to: 5'b00111 
	Parameter ORorAND_DRAWING bound to: 5'b01000 
	Parameter IN1_DRAWING bound to: 5'b01001 
	Parameter IN2_DRAWING bound to: 5'b01010 
	Parameter IN3_DRAWING bound to: 5'b01011 
	Parameter IN4_DRAWING bound to: 5'b01100 
	Parameter GRIDCELL_WIDTH bound to: 32 - type: integer 
	Parameter GRIDCELL_HEIGHT bound to: 16 - type: integer 
	Parameter GRID_COLUMNS bound to: 3 - type: integer 
	Parameter GRID_ROWS bound to: 4 - type: integer 
WARNING: [Synth 8-350] instance 'nolabel_line129' of module 'canvasgrid_ram' requires 10 connections, but only 9 given [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/canvas_grid.v:129]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/canvas_grid.v:170]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/canvas_grid.v:301]
	Parameter MAX_DEBOUNCE_COUNT bound to: 230 - type: integer 
	Parameter SEG_CIR1 bound to: 1476677638 - type: integer 
	Parameter SEG_CIR2 bound to: 1476677723 - type: integer 
	Parameter SEG_CIR3 bound to: 1476677711 - type: integer 
	Parameter SEG_CIR4 bound to: 1476677734 - type: integer 
	Parameter MAX_DEBOUNCE_COUNT bound to: 300 - type: integer 
WARNING: [Synth 8-3848] Net gate_type[0][3] in module/entity circuit_logic does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/circuit_logic.v:92]
WARNING: [Synth 8-3848] Net gate_type[0][2] in module/entity circuit_logic does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/circuit_logic.v:92]
WARNING: [Synth 8-3848] Net gate_type[0][1] in module/entity circuit_logic does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/circuit_logic.v:92]
WARNING: [Synth 8-3848] Net gate_type[0][0] in module/entity circuit_logic does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/circuit_logic.v:92]
WARNING: [Synth 8-3848] Net gate_inputs[0][3] in module/entity circuit_logic does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/circuit_logic.v:91]
WARNING: [Synth 8-3848] Net gate_inputs[0][2] in module/entity circuit_logic does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/circuit_logic.v:91]
WARNING: [Synth 8-3848] Net gate_inputs[0][1] in module/entity circuit_logic does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/circuit_logic.v:91]
WARNING: [Synth 8-3848] Net gate_inputs[0][0] in module/entity circuit_logic does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/circuit_logic.v:91]
	Parameter BG_COLOUR bound to: 16'b0000000000000000 
	Parameter LINE_COLOUR bound to: 16'b1111111111100000 
	Parameter TEXT_COLOUR bound to: 16'b1111111111111111 
	Parameter TEXT_HL_COLOUR bound to: 16'b0000011111111111 
	Parameter FIRST_LINE_X bound to: 8 - type: integer 
	Parameter LINE_X_INCREMENT bound to: 5 - type: integer 
	Parameter NO_OF_LINE_X bound to: 16 - type: integer 
	Parameter FIRST_LINE_Y bound to: 28 - type: integer 
	Parameter LINE_Y_INCREMENT bound to: 9 - type: integer 
	Parameter NO_OF_LINE_Y bound to: 4 - type: integer 
	Parameter CHAR_OFFSET_X bound to: 1 - type: integer 
	Parameter CHAR_OFFSET_Y bound to: 4 - type: integer 
	Parameter CHAR_OUTPUT_OFFSET_Y bound to: 12 - type: integer 
	Parameter HEADER_OFFSET_X bound to: 2 - type: integer 
	Parameter HEADER_OFFSET_Y bound to: 3 - type: integer 
	Parameter BG_COLOUR bound to: 16'b0000000000000000 
	Parameter LINE_COLOUR bound to: 16'b1000000000011111 
	Parameter TEXT_COLOUR bound to: 16'b1111111111111111 
	Parameter TEXT_HL_COLOUR bound to: 16'b0000011111110010 
	Parameter KMAP_OFFSET_X bound to: 8 - type: integer 
	Parameter FIRST_LINE_X bound to: 24 - type: integer 
	Parameter LINE_X_INCREMENT bound to: 8 - type: integer 
	Parameter NO_OF_LINE_X bound to: 4 - type: integer 
	Parameter FIRST_LINE_Y bound to: 11 - type: integer 
	Parameter LINE_Y_INCREMENT bound to: 12 - type: integer 
	Parameter NO_OF_LINE_Y bound to: 4 - type: integer 
	Parameter CHAR_OFFSET_X bound to: 2 - type: integer 
	Parameter CHAR_OFFSET_Y bound to: 2 - type: integer 
	Parameter CHAR_SPACE_OFFSET_Y bound to: 5 - type: integer 
	Parameter CHAR_HEADER_OFFSET_X bound to: 14 - type: integer 
	Parameter CHAR_HEADER_OFFSET_Y bound to: 4 - type: integer 
	Parameter CHAR_OUTPUT_OFFSET_Y bound to: 2 - type: integer 
	Parameter AB_OFFSET_Y bound to: 7 - type: integer 
	Parameter CD_OFFSET_X bound to: 9 - type: integer 
	Parameter OUTPUT_CHOSEN_OFFSET_X bound to: 1 - type: integer 
	Parameter OUTPUT_CHOSEN_OFFSET_Y bound to: 6 - type: integer 
	Parameter DURATION_MS bound to: 1000 - type: integer 
	Parameter SEG_NOT bound to: 928806912 - type: integer 
	Parameter SEG_AND bound to: 2000117248 - type: integer 
	Parameter SEG_NAND bound to: 930559838 - type: integer 
	Parameter SEG_OR bound to: 1548746752 - type: integer 
	Parameter SEG_NOR bound to: 928796672 - type: integer 
	Parameter SEG_XOR bound to: 1985761280 - type: integer 
	Parameter SEG_XNOR bound to: 1983339600 - type: integer 
	Parameter SEG_UNUSED bound to: 1077952576 - type: integer 
	Parameter SEG_A bound to: 1996488704 - type: integer 
	Parameter SEG_B bound to: 2080374784 - type: integer 
	Parameter SEG_C bound to: 956301312 - type: integer 
	Parameter SEG_D bound to: 1577058304 - type: integer 
	Parameter SEG_0 bound to: 8'b00111111 
	Parameter SEG_1 bound to: 8'b00000110 
	Parameter SEG_2 bound to: 8'b01011011 
	Parameter SEG_3 bound to: 8'b01001111 
WARNING: [Synth 8-3848] Net gate_type[0][3] in module/entity gate_pos_type_segment does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_pos_type_segment.v:49]
WARNING: [Synth 8-3848] Net gate_type[0][2] in module/entity gate_pos_type_segment does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_pos_type_segment.v:49]
WARNING: [Synth 8-3848] Net gate_type[0][1] in module/entity gate_pos_type_segment does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_pos_type_segment.v:49]
WARNING: [Synth 8-3848] Net gate_type[0][0] in module/entity gate_pos_type_segment does not have driver. [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_pos_type_segment.v:49]
	Parameter Width bound to: 96 - type: integer 
	Parameter Height bound to: 64 - type: integer 
	Parameter PixelCount bound to: 6144 - type: integer 
	Parameter PixelCountWidth bound to: 13 - type: integer 
	Parameter ClkFreq bound to: 6250000 - type: integer 
	Parameter FrameFreq bound to: 60 - type: integer 
	Parameter FrameDiv bound to: 104166 - type: integer 
	Parameter FrameDivWidth bound to: 17 - type: integer 
	Parameter PowerDelay bound to: 20 - type: integer 
	Parameter ResetDelay bound to: 3 - type: integer 
	Parameter VccEnDelay bound to: 20 - type: integer 
	Parameter StartupCompleteDelay bound to: 100 - type: integer 
	Parameter MaxDelay bound to: 100 - type: integer 
	Parameter MaxDelayCount bound to: 625000 - type: integer 
	Parameter StateCount bound to: 32 - type: integer 
	Parameter StateWidth bound to: 5 - type: integer 
	Parameter PowerUp bound to: 5'b00000 
	Parameter Reset bound to: 5'b00001 
	Parameter ReleaseReset bound to: 5'b00011 
	Parameter EnableDriver bound to: 5'b00010 
	Parameter DisplayOff bound to: 5'b00110 
	Parameter SetRemapDisplayFormat bound to: 5'b00111 
	Parameter SetStartLine bound to: 5'b00101 
	Parameter SetOffset bound to: 5'b00100 
	Parameter SetNormalDisplay bound to: 5'b01100 
	Parameter SetMultiplexRatio bound to: 5'b01101 
	Parameter SetMasterConfiguration bound to: 5'b01111 
	Parameter DisablePowerSave bound to: 5'b01110 
	Parameter SetPhaseAdjust bound to: 5'b01010 
	Parameter SetDisplayClock bound to: 5'b01011 
	Parameter SetSecondPrechargeA bound to: 5'b01001 
	Parameter SetSecondPrechargeB bound to: 5'b01000 
	Parameter SetSecondPrechargeC bound to: 5'b11000 
	Parameter SetPrechargeLevel bound to: 5'b11001 
	Parameter SetVCOMH bound to: 5'b11011 
	Parameter SetMasterCurrent bound to: 5'b11010 
	Parameter SetContrastA bound to: 5'b11110 
	Parameter SetContrastB bound to: 5'b11111 
	Parameter SetContrastC bound to: 5'b11101 
	Parameter DisableScrolling bound to: 5'b11100 
	Parameter ClearScreen bound to: 5'b10100 
	Parameter VccEn bound to: 5'b10101 
	Parameter DisplayOn bound to: 5'b10111 
	Parameter PrepareNextFrame bound to: 5'b10110 
	Parameter SetColAddress bound to: 5'b10010 
	Parameter SetRowAddress bound to: 5'b10011 
	Parameter WaitNextFrame bound to: 5'b10001 
	Parameter SendPixel bound to: 5'b10000 
	Parameter SpiCommandMaxWidth bound to: 40 - type: integer 
	Parameter SpiCommandBitCountWidth bound to: 6 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Oled_Display.v:123]
INFO: [Synth 8-226] default block is never used [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Oled_Display.v:198]
WARNING: [Synth 8-693] zero replication count - replication ignored [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Oled_Display.v:346]
INFO: [Synth 8-226] default block is never used [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/seven_segment_driver.v:86]
WARNING: [Synth 8-3331] design oled_driver has unconnected port PMOD[2]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[9]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[8]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[7]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[6]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[5]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[4]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[3]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[2]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[1]
WARNING: [Synth 8-3331] design student_d_top_file has unconnected port sw[0]
WARNING: [Synth 8-3331] design gateconfig_menu has unconnected port gateconfig_en
WARNING: [Synth 8-3331] design displaybutton_control has unconnected port is_quad
WARNING: [Synth 8-3331] design displaybutton_control has unconnected port canvasgrid_en
WARNING: [Synth 8-3331] design displaybutton_control has unconnected port mouse_middlepressed
WARNING: [Synth 8-3331] design kmap has unconnected port sw[11]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[10]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[9]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[8]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[7]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[6]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[5]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[4]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[3]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[2]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[1]
WARNING: [Synth 8-3331] design kmap has unconnected port sw[0]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[15]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[14]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[13]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[12]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[11]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[10]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[9]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[8]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[7]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[6]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[5]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[4]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[3]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[2]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[1]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[15]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[14]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[13]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[12]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[11]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[10]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[9]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[8]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[7]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[6]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[5]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[4]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[3]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[2]
WARNING: [Synth 8-3331] design Menu has unconnected port sw[1]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 680.422 ; gain = 393.633
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin w_A_0:A to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:104]
WARNING: [Synth 8-3295] tying undriven pin w_B_0:A to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:112]
WARNING: [Synth 8-3295] tying undriven pin w_not0_0:A to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:120]
WARNING: [Synth 8-3295] tying undriven pin w_not1_0:A to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:126]
WARNING: [Synth 8-3295] tying undriven pin w_and0_0:A to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:132]
WARNING: [Synth 8-3295] tying undriven pin w_and1_0:A to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:136]
WARNING: [Synth 8-3295] tying undriven pin gateinput_2:drawquad_en to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:152]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:oledconfirm_id to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:oled_id to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[11] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[10] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[9] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[8] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[7] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[6] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[5] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[4] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[3] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[2] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[1] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_x[0] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[11] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[10] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[9] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[8] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[7] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[6] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[5] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[4] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[3] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[2] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[1] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_y[0] to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
WARNING: [Synth 8-3295] tying undriven pin currentgrid_display:mouse_input to constant 0 [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/displaybutton_control.v:403]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 680.422 ; gain = 393.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 680.422 ; gain = 393.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/ip/logicgate_rom/logicgate_rom/logicgate_rom_in_context.xdc] for cell 'nolabel_line184/nolabel_line259/nolabel_line102'
Finished Parsing XDC File [c:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/ip/logicgate_rom/logicgate_rom/logicgate_rom_in_context.xdc] for cell 'nolabel_line184/nolabel_line259/nolabel_line102'
Parsing XDC File [c:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/ip/canvasgrid_ram/canvasgrid_ram/canvasgrid_ram_in_context.xdc] for cell 'nolabel_line184/nolabel_line259/nolabel_line129'
Finished Parsing XDC File [c:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/ip/canvasgrid_ram/canvasgrid_ram/canvasgrid_ram_in_context.xdc] for cell 'nolabel_line184/nolabel_line259/nolabel_line129'
Parsing XDC File [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/constrs_1/imports/new/constraint.xdc]
Finished Parsing XDC File [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/constrs_1/imports/new/constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/constrs_1/imports/new/constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Top_Student_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Top_Student_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 2501.395 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nolabel_line184/nolabel_line259/nolabel_line102' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'nolabel_line184/nolabel_line259/nolabel_line129' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for nolabel_line184/nolabel_line259/nolabel_line102. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for nolabel_line184/nolabel_line259/nolabel_line129. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:04 ; elapsed = 00:01:06 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startup_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "mode_state" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "option0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "option0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "escape_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "escape_wait_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "escape_wait_count" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "oled_data_mainmenu" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data_mainmenu" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "startup_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "option0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "option0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "escape_count0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "escape_wait_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "escape_wait_count" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data_mainmenu" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data_mainmenu" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mode_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data_mainmenu" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "clk_output0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:19]
INFO: [Synth 8-5546] ROM "c_up_red" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "c_up_red" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'showcircuit_reg' into 'ready_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/kmap.v:129]
WARNING: [Synth 8-6014] Unused sequential element showcircuit_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/kmap.v:129]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Ps2Interface'
INFO: [Synth 8-5546] ROM "reset_bit_count" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "busy" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "read_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "load_tx_data" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ps2_clk_h" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_100us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_20us_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "delay_63clk_counter_enable" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'MouseCtl'
INFO: [Synth 8-5545] ROM "periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "timeout" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "reset_periodic_check_cnt" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "new_event" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'init_currstate_reg' in module 'mouse_tracker'
WARNING: [Synth 8-6014] Unused sequential element init_nextstate_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/mouse_tracker.v:92]
INFO: [Synth 8-5544] ROM "value" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "value" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mouse_setsignals" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IMPROVED_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "loaddata_rdy0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_init0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numinputs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "loaddata_rdy0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "load_init0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "numinputs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "logicgate" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "numinputs" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "IMPROVED_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "simdata_rdy0" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "gate_inputs_10_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_11_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_12_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_13_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_20_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_21_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_22_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_23_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_30_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_31_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_32_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "gate_inputs_33_loaded" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "canvas_rgbdata" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state_reg[3][3]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state_reg[3][2]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state_reg[3][1]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "current_state_reg[3][0]" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "gate_index0" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_one_zero13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_one_zero13" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "text_colour" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_one_zero2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_highlight_y1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "x_one_zero2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_highlight_y1" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "text_colour" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "oled_data" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_one_zero0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_one_zero2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_one_zero3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_one_zero4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "y_one_zero4" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "double_click_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_page" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "double_click_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_page" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "double_click_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "double_click_counter" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Oled_Display'
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "fsm_next_state0" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Common 17-14] Message 'Synth 8-5544' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5546] ROM "fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'reg_pixel_data_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/rainbow.v:217]
WARNING: [Synth 8-327] inferring latch for variable 'reg_pixel_data_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_gates.v:83]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'reg_pixel_data_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_gates.v:18]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate.v:13]
WARNING: [Synth 8-327] inferring latch for variable 'reg_pixel_data_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_gates.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate.v:29]
WARNING: [Synth 8-327] inferring latch for variable 'reg_pixel_data_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:12]
WARNING: [Synth 8-327] inferring latch for variable 'reg_pixel_data_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/draw_in_wire.v:30]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/wire.v:45]
WARNING: [Synth 8-327] inferring latch for variable 'Z_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/wire.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'or_0_in_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:102]
WARNING: [Synth 8-327] inferring latch for variable 'and_0_in_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:99]
WARNING: [Synth 8-327] inferring latch for variable 'and_1_in_reg' [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/gate_screen.v:100]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                00000000000000001 |                            00000
            rx_down_edge |                00000000000000010 |                            00011
                rx_clk_l |                00000000000000100 |                            00010
                rx_clk_h |                00000000000001000 |                            00001
         rx_error_parity |                00000000000010000 |                            00100
           rx_data_ready |                00000000000100000 |                            00101
          tx_force_clk_l |                00000000001000000 |                            00110
      tx_bring_data_down |                00000000010000000 |                            00111
          tx_release_clk |                00000000100000000 |                            01000
 tx_first_wait_down_edge |                00000001000000000 |                            01001
                tx_clk_l |                00000010000000000 |                            01010
         tx_wait_up_edge |                00000100000000000 |                            01011
tx_wait_up_edge_before_ack |                00001000000000000 |                            01101
             tx_wait_ack |                00010000000000000 |                            01110
         tx_received_ack |                00100000000000000 |                            01111
         tx_error_no_ack |                01000000000000000 |                            10000
                tx_clk_h |                10000000000000000 |                            01100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Ps2Interface'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset | 0000000000000000000000000000000000001 |                           000000
          reset_wait_ack | 0000000000000000000000000000000000010 |                           000001
reset_wait_bat_completion | 0000000000000000000000000000000000100 |                           000010
           reset_wait_id | 0000000000000000000000000000000001000 |                           000011
reset_set_sample_rate_200 | 0000000000000000000000000000000010000 |                           000100
reset_set_sample_rate_200_wait_ack | 0000000000000000000000000000000100000 |                           000101
reset_send_sample_rate_200 | 0000000000000000000000000000001000000 |                           000110
reset_send_sample_rate_200_wait_ack | 0000000000000000000000000000010000000 |                           000111
reset_set_sample_rate_100 | 0000000000000000000000000000100000000 |                           001000
reset_set_sample_rate_100_wait_ack | 0000000000000000000000000001000000000 |                           001001
reset_send_sample_rate_100 | 0000000000000000000000000010000000000 |                           001010
reset_send_sample_rate_100_wait_ack | 0000000000000000000000000100000000000 |                           001011
reset_set_sample_rate_80 | 0000000000000000000000001000000000000 |                           001100
reset_set_sample_rate_80_wait_ack | 0000000000000000000000010000000000000 |                           001101
reset_send_sample_rate_80 | 0000000000000000000000100000000000000 |                           001110
reset_send_sample_rate_80_wait_ack | 0000000000000000000001000000000000000 |                           001111
           reset_read_id | 0000000000000000000010000000000000000 |                           010000
  reset_read_id_wait_ack | 0000000000000000000100000000000000000 |                           010001
   reset_read_id_wait_id | 0000000000000000001000000000000000000 |                           010010
    reset_set_resolution | 0000000000000000010000000000000000000 |                           010011
reset_set_resolution_wait_ack | 0000000000000000100000000000000000000 |                           010100
   reset_send_resolution | 0000000000000001000000000000000000000 |                           010101
reset_send_resolution_wait_ack | 0000000000000010000000000000000000000 |                           010110
reset_set_sample_rate_40 | 0000000000000100000000000000000000000 |                           010111
reset_set_sample_rate_40_wait_ack | 0000000000001000000000000000000000000 |                           011000
reset_send_sample_rate_40 | 0000000000010000000000000000000000000 |                           011001
reset_send_sample_rate_40_wait_ack | 0000000000100000000000000000000000000 |                           011010
  reset_enable_reporting | 0000000001000000000000000000000000000 |                           011011
reset_enable_reporting_wait_ack | 0000000010000000000000000000000000000 |                           011100
             read_byte_1 | 0000000100000000000000000000000000000 |                           011101
             read_byte_2 | 0000001000000000000000000000000000000 |                           011110
             read_byte_3 | 0000010000000000000000000000000000000 |                           011111
             read_byte_4 | 0000100000000000000000000000000000000 |                           100000
          mark_new_event | 0001000000000000000000000000000000000 |                           100100
           check_read_id | 0010000000000000000000000000000000000 |                           100001
  check_read_id_wait_ack | 0100000000000000000000000000000000000 |                           100010
   check_read_id_wait_id | 1000000000000000000000000000000000000 |                           100011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'MouseCtl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   SET_X |                            00001 |                              000
                   SET_Y |                            00010 |                              001
                SETMAX_X |                            00100 |                              010
                SETMAX_Y |                            01000 |                              011
               INIT_DONE |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'init_currstate_reg' using encoding 'one-hot' in module 'mouse_tracker'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 PowerUp | 00000000100000000000000000000000 |                            00000
                   Reset | 00000000000100000000000000000000 |                            00001
            ReleaseReset | 00000000000000000000100000000000 |                            00011
            EnableDriver | 00000000000000000001000000000000 |                            00010
              DisplayOff | 00000000000000000100000000000000 |                            00110
   SetRemapDisplayFormat | 00000100000000000000000000000000 |                            00111
            SetStartLine | 00001000000000000000000000000000 |                            00101
               SetOffset | 10000000000000000000000000000000 |                            00100
        SetNormalDisplay | 00000000000000000000000010000000 |                            01100
       SetMultiplexRatio | 00000000000000000000000000100000 |                            01101
  SetMasterConfiguration | 00000000000000000000000001000000 |                            01111
        DisablePowerSave | 00000000000000000000000000000100 |                            01110
          SetPhaseAdjust | 00000000000000000000000000001000 |                            01010
         SetDisplayClock | 00000000001000000000000000000000 |                            01011
     SetSecondPrechargeA | 00000000010000000000000000000000 |                            01001
     SetSecondPrechargeB | 01000000000000000000000000000000 |                            01000
     SetSecondPrechargeC | 00000010000000000000000000000000 |                            11000
       SetPrechargeLevel | 00000001000000000000000000000000 |                            11001
                SetVCOMH | 00000000000000010000000000000000 |                            11011
        SetMasterCurrent | 00000000000000100000000000000000 |                            11010
            SetContrastA | 00000000000001000000000000000000 |                            11110
            SetContrastB | 00100000000000000000000000000000 |                            11111
            SetContrastC | 00000000000000000000000000000001 |                            11101
        DisableScrolling | 00000000000000000000000000000010 |                            11100
             ClearScreen | 00000000000000000000000000010000 |                            10100
                   VccEn | 00010000000000000000000000000000 |                            10101
               DisplayOn | 00000000000010000000000000000000 |                            10111
        PrepareNextFrame | 00000000000000001000000000000000 |                            10110
           SetColAddress | 00000000000000000000010000000000 |                            10010
           SetRowAddress | 00000000000000000000000100000000 |                            10011
           WaitNextFrame | 00000000000000000000001000000000 |                            10001
               SendPixel | 00000000000000000010000000000000 |                            10000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'Oled_Display'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'nolabel_line233/btn_clock_gen' (clock_gen) to 'nolabel_line233/clk1k_gen'

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |student_d_top_file__GB0 |           1|     24524|
|2     |kmap_gen                |           1|     13197|
|3     |Top_Student__GCB0       |           1|     26536|
|4     |Top_Student__GCB1       |           1|     23397|
|5     |Top_Student__GCB2       |           1|     42868|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 18    
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     17 Bit       Adders := 3     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     13 Bit       Adders := 6     
	   2 Input     12 Bit       Adders := 34    
	   2 Input     11 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 8     
	   2 Input      8 Bit       Adders := 131   
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 128   
	   2 Input      6 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 14    
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               40 Bit    Registers := 3     
	               32 Bit    Registers := 6     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               17 Bit    Registers := 3     
	               16 Bit    Registers := 52    
	               12 Bit    Registers := 7     
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 24    
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 14    
	                1 Bit    Registers := 252   
+---Muxes : 
	   2 Input     40 Bit        Muxes := 9     
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	  21 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   3 Input     32 Bit        Muxes := 1     
	  32 Input     32 Bit        Muxes := 3     
	   4 Input     31 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	  32 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 2     
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 21    
	   4 Input     16 Bit        Muxes := 41    
	   6 Input     16 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 270   
	  16 Input     16 Bit        Muxes := 1     
	   3 Input     16 Bit        Muxes := 6     
	  30 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 2     
	   4 Input     15 Bit        Muxes := 10    
	   3 Input     15 Bit        Muxes := 1     
	   4 Input     14 Bit        Muxes := 15    
	   4 Input     13 Bit        Muxes := 10    
	   4 Input     12 Bit        Muxes := 15    
	   2 Input     12 Bit        Muxes := 10    
	   5 Input     12 Bit        Muxes := 1     
	   4 Input     11 Bit        Muxes := 10    
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 15    
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 10    
	   3 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 17    
	   2 Input      8 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 7     
	   4 Input      7 Bit        Muxes := 10    
	   3 Input      7 Bit        Muxes := 2     
	   7 Input      7 Bit        Muxes := 2     
	  16 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 18    
	   2 Input      6 Bit        Muxes := 5     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 36    
	   5 Input      5 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 20    
	  16 Input      5 Bit        Muxes := 2     
	   6 Input      5 Bit        Muxes := 1     
	   9 Input      5 Bit        Muxes := 1     
	   7 Input      5 Bit        Muxes := 3     
	  32 Input      5 Bit        Muxes := 3     
	   4 Input      4 Bit        Muxes := 27    
	   3 Input      4 Bit        Muxes := 1     
	  37 Input      4 Bit        Muxes := 1     
	  12 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 10    
	  16 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   9 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 15    
	  16 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 15    
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 226   
	   5 Input      1 Bit        Muxes := 9     
	   4 Input      1 Bit        Muxes := 36    
	   7 Input      1 Bit        Muxes := 6     
	   6 Input      1 Bit        Muxes := 4     
	  17 Input      1 Bit        Muxes := 4     
	  37 Input      1 Bit        Muxes := 20    
	  12 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
	  11 Input      1 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Top_Student 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module clock_gen__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module is_a 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_b 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_c 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
Module is_d 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_zero_big__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_one_big__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_two__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_three__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_zero_big__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_one_big__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_two 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_three 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_str_out 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 10    
+---Muxes : 
	   5 Input      1 Bit        Muxes := 2     
Module is_one_big 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_zero_big 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module kmap_gen 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 5     
	   6 Input     16 Bit        Muxes := 1     
	   4 Input     15 Bit        Muxes := 5     
	   4 Input     14 Bit        Muxes := 5     
	   4 Input     13 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 5     
	   3 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 5     
	   4 Input      9 Bit        Muxes := 5     
	   3 Input      9 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 5     
	   2 Input      7 Bit        Muxes := 6     
	   4 Input      7 Bit        Muxes := 5     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 5     
	   2 Input      6 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   5 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 5     
	   3 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 25    
	   4 Input      1 Bit        Muxes := 10    
Module clock_gen__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module button_debounce__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module clock_gen__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_gen__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_gen__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_gen__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module button_debounce__parameterized2__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module button_debounce__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module circuit_preloader 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input     31 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module all_gates__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module all_gates 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
Module clock_gen__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module circuit_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 29    
	                4 Bit    Registers := 4     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 68    
	   4 Input     16 Bit        Muxes := 25    
	   4 Input     14 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 5     
	   4 Input      6 Bit        Muxes := 5     
	   4 Input      5 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 55    
	   4 Input      1 Bit        Muxes := 20    
Module clock_gen__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module is_a__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_b__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_c__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
Module is_d__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_zero_big__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_one_big__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_two__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_three__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_zero_big__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_one_big__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_two__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_three__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 3     
Module is_str_out__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 10    
+---Muxes : 
	   5 Input      1 Bit        Muxes := 2     
Module is_one 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module is_zero 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
Module truth_table_gen 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 1     
	  16 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 6     
	   4 Input     15 Bit        Muxes := 5     
	   4 Input     14 Bit        Muxes := 5     
	   4 Input     13 Bit        Muxes := 5     
	   4 Input     12 Bit        Muxes := 5     
	   4 Input     11 Bit        Muxes := 5     
	   4 Input     10 Bit        Muxes := 5     
	   3 Input     10 Bit        Muxes := 1     
	   4 Input      9 Bit        Muxes := 5     
	   4 Input      8 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      7 Bit        Muxes := 5     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   3 Input      7 Bit        Muxes := 1     
	   4 Input      6 Bit        Muxes := 6     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 5     
	   4 Input      2 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 20    
	   4 Input      1 Bit        Muxes := 5     
Module clock_gen__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module gate_pos_type_segment 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	  21 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input     31 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      5 Bit        Muxes := 5     
Module student_d_top_file 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	   7 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 1     
Module led_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module k_map 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
	  16 Input      6 Bit        Muxes := 1     
	  16 Input      5 Bit        Muxes := 2     
	  16 Input      3 Bit        Muxes := 1     
	  16 Input      2 Bit        Muxes := 3     
Module clk_divider 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clk_divider__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module rainbow 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
Module draw_rect__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 3     
Module draw_rect__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_B 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
Module draw_rect__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_O 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
Module draw_rect__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_U 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module draw_rect__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_rect__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_T 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_OUT 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 3     
Module draw_not__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module draw_not 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 4     
	   2 Input      7 Bit       Adders := 2     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
Module draw_and__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module draw_and 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 3     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
Module draw_or 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   3 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      7 Bit       Adders := 4     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_vert__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module draw_wire_vert__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_horz__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module draw_wire_inv 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module gate_screen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   2 Input      8 Bit       Adders := 12    
	   2 Input      7 Bit       Adders := 8     
+---Muxes : 
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 12    
Module kmap 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 9     
	   3 Input     16 Bit        Muxes := 4     
	   4 Input      6 Bit        Muxes := 1     
Module student_bc_top_file 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
Module invert_xy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
Module Ps2Interface 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               11 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 17    
+---Muxes : 
	  17 Input     17 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 18    
	   2 Input     11 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	  17 Input      1 Bit        Muxes := 4     
Module MouseCtl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   2 Input     24 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               12 Bit    Registers := 6     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 17    
+---Muxes : 
	  37 Input     37 Bit        Muxes := 1     
	   2 Input     37 Bit        Muxes := 69    
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 10    
	   2 Input      9 Bit        Muxes := 2     
	  37 Input      8 Bit        Muxes := 3     
	  37 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	  37 Input      1 Bit        Muxes := 20    
Module draw_squarecursor 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     13 Bit       Adders := 6     
	   3 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module sigignore_debounce__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sigignore_debounce__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module sigignore_debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module mouse_tracker 
Detailed RTL Component Info : 
+---Registers : 
	               12 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   5 Input     12 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 4     
Module draw_border 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module draw_border__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module draw_quad__parameterized28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module display_button__parameterized28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module button_debounce__parameterized0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module button_debounce__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module improved_clock 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module numinputs_display 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   6 Input      5 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module stage_display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module stage_display__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module stage_display__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module stage_display__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module stage_display__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module gate_display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module gate_display__parameterized0 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module gate_display__parameterized1 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module gate_display__parameterized2 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module gate_display__parameterized3 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
Module gateconfig_menu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 10    
+---Registers : 
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 9     
	                1 Bit    Registers := 3     
+---Muxes : 
	   9 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 26    
	   5 Input      5 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 3     
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 11    
	   9 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 25    
	  12 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
Module improved_clock__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module gatename_display 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module improved_clock__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module xy_to_grid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      1 Bit        Muxes := 1     
Module canvas_grid 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 12    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 12    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input      6 Bit        Muxes := 1     
	  21 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	  13 Input      1 Bit        Muxes := 12    
Module student_a_top_file 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	  30 Input     16 Bit        Muxes := 1     
	   4 Input     16 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module clock_gen__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module seven_segment_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
Module clock_gen__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module oled_driver__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module clock_gen__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module oled_driver__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module clock_gen 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module Oled_Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               40 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                6 Bit    Registers := 1     
+---Muxes : 
	   2 Input     40 Bit        Muxes := 3     
	  32 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	  32 Input     20 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	  32 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	  32 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module oled_driver 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module clock_gen__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module clock_gen__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module display1 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   7 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 12    
Module display2 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 15    
	   3 Input     15 Bit        Muxes := 1     
Module Blinkingdisplay 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module button_debounce__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module button_debounce 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module Menu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   7 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design Top_Student has unconnected port JA[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JB[2]
WARNING: [Synth 8-3331] design Top_Student has unconnected port JC[2]
INFO: [Synth 8-5545] ROM "btn_clock_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk10_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segment_circuit_load_clock_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "double_click_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_page" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "circuit_loader/btn_clock_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segment/clk1k_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "btn_clock_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "double_click_counter0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_page" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "segment_circuit_load_clock_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk10_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk1_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_output0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "clk_divider_1/clk_output0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "c_up_red" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[31] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[30] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[29] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[28] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[27] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[26] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[25] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[24] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[23] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[22] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[21] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[20] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[19] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[18] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[17] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[16] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[15] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[14] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[13] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[12] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[11] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[10] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[9] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[8] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[7] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[6] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[5] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[4] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[3] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[2] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[1] driven by constant 0
WARNING: [Synth 8-3917] design Top_Student__GCB0 has port segment_data_student_bc[0] driven by constant 0
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[15]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[14]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[13]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[12]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[11]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[10]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[9]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[8]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[7]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[6]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[5]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[4]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[3]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[2]
WARNING: [Synth 8-3331] design gate_screen has unconnected port led[1]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[15]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[14]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[13]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[12]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[11]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[10]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[9]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[8]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[7]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[6]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[5]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[4]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[3]
WARNING: [Synth 8-3331] design gate_screen has unconnected port sw[2]
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[1]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[2]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[3]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[4]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[5]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[6]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[7]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[8]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[9]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[11]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[12]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[13]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[15]  is always disabled
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[0]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[1]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[2]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[3]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[4]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[6]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[7]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[8]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[9]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[10]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[11]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[12]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[13]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit1/oled_data_reg[14]' (FDS) to 'nolabel_line168/unit1/oled_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[0]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[1]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[2]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[3]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[4]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[5]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[6]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[7]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[8]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[9]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[10]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[11]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[12]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[13]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[14]' (LD) to 'nolabel_line168/unit2/OUT/T/T1/reg_pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[0]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[1]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[2]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[3]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[4]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[5]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[6]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[7]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[8]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[9]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[10]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[11]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[12]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[13]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[14]' (LD) to 'nolabel_line168/unit2/OUT/T/T0/reg_pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[0]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[1]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[2]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[3]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[4]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[5]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[6]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[7]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[8]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[9]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[10]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[11]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[12]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[13]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[14]' (LD) to 'nolabel_line168/unit2/OUT/U/U2/reg_pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[0]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[1]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[2]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[3]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[4]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[5]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[6]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[7]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[8]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[9]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[10]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[11]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[12]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[13]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[14]' (LD) to 'nolabel_line168/unit2/OUT/U/U1/reg_pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[0]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[1]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[2]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[3]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[4]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[5]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[6]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[7]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[8]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[9]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[10]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[11]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[11]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[12]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[12]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[13]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[13]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[14]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[14]' (LD) to 'nolabel_line168/unit2/OUT/U/U0/reg_pixel_data_reg[15]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[0]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[1]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[1]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[2]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[2]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[3]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[3]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[4]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[4]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[5]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[5]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[6]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[6]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[7]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[7]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[8]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[8]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[9]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[9]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[10]'
INFO: [Synth 8-3886] merging instance 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[10]' (LD) to 'nolabel_line168/unit2/OUT/O/O3/reg_pixel_data_reg[11]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_1/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and1_0/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and0_2/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and0_1/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_and0_0/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not1_4/\w/w_v/reg_pixel_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not1_3/\w/w_v/reg_pixel_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not1_2/\w/w_v/reg_pixel_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not1_1/\w/w_v/reg_pixel_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not1_0/\w/w_v/reg_pixel_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not0_4/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not0_3/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not0_2/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not0_1/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_not0_0/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_6/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_5/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_4/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_2/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_1/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_B_0/\w/w_v/reg_pixel_data_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_5/\w/w_v/reg_pixel_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_4/\w/w_v/reg_pixel_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_3/\w/w_v/reg_pixel_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_2/\w/w_v/reg_pixel_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_1/\w/w_v/reg_pixel_data_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\nolabel_line168/unit2 /w_A_0/\w/w_v/reg_pixel_data_reg[10] )
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_h/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_h/reg_pixel_data_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_B_3/\w/w_v/reg_pixel_data_reg[10]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_h/reg_pixel_data_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_A_6/\w/w_v/reg_pixel_data_reg[15]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/Z_reg is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[14]  is always disabled
WARNING: [Synth 8-264] enable of latch \nolabel_line168/unit2 /w_and1_2/\w/w_v/reg_pixel_data_reg[14]  is always disabled
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-264' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (clk_output_reg) is unused and will be removed from module clk_divider.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[15]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[14]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[13]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[12]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[11]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[10]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[9]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[8]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[7]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[6]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[5]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[4]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[3]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[2]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[1]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_0/reg_pixel_data_reg[0]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[15]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[14]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[13]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[12]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[11]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[10]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[9]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[8]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[7]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[6]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[5]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[4]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[3]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[2]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[1]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_1/reg_pixel_data_reg[0]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[15]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[14]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[13]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[12]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[11]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[10]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[9]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[8]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[7]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[6]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[5]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[4]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[3]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[2]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[1]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_2/reg_pixel_data_reg[0]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[15]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[14]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[13]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[12]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[11]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[10]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[9]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[8]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[7]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[6]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[5]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[4]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[3]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[2]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[1]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (rainbow_rect_3/reg_pixel_data_reg[0]) is unused and will be removed from module gate_screen.
WARNING: [Synth 8-3332] Sequential element (_or/reg_pixel_data_reg[15]) is unused and will be removed from module OR.
WARNING: [Synth 8-3332] Sequential element (_or/reg_pixel_data_reg[10]) is unused and will be removed from module OR.
WARNING: [Synth 8-3332] Sequential element (Z_reg) is unused and will be removed from module OR.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[10]) is unused and will be removed from module wire__1.
WARNING: [Synth 8-3332] Sequential element (Z_reg) is unused and will be removed from module wire__1.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[10]) is unused and will be removed from module _wire__1.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[10]) is unused and will be removed from module wire__2.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[10]) is unused and will be removed from module wire__3.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[10]) is unused and will be removed from module wire__4.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[10]) is unused and will be removed from module wire__5.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[10]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[9]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[8]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[7]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[6]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[5]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[4]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[3]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[2]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[1]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[0]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[10]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[9]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[8]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[7]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[6]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[5]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[4]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[3]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[2]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[1]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_h/reg_pixel_data_reg[0]) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (Z_reg) is unused and will be removed from module wire__6.
WARNING: [Synth 8-3332] Sequential element (w/w_v/reg_pixel_data_reg[15]) is unused and will be removed from module wire__7.
WARNING: [Synth 8-3332] Sequential element (Z_reg) is unused and will be removed from module wire__7.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-6014] Unused sequential element nolabel_line63/new_event_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/Mouse_Control.vhd:610]
INFO: [Synth 8-5545] ROM "nolabel_line63/periodic_check_tick" won't be mapped to RAM because address size (26) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "nolabel_line63/timeout" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element nolabel_line56/COUNT_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/improved_clock.v:35]
WARNING: [Synth 8-6014] Unused sequential element nolabel_line56/IMPROVED_CLOCK_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/improved_clock.v:36]
INFO: [Synth 8-5545] ROM "prescaler_1Hz/COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "prescaler_1Hz/IMPROVED_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nolabel_line71/COUNT0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "nolabel_line71/IMPROVED_CLOCK0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "oled_JB/oled/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "seven_seg/clk1k_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "oled_JB/clk6p25m_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "oled_JB/oled/fsm_next_state0" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design Top_Student__GCB1 has port JB[6] driven by constant 1
WARNING: [Synth 8-3331] design gateconfig_menu has unconnected port gateconfig_en
WARNING: [Synth 8-3331] design displaybutton_control has unconnected port is_quad
WARNING: [Synth 8-3331] design displaybutton_control has unconnected port canvasgrid_en
WARNING: [Synth 8-3331] design displaybutton_control has unconnected port mouse_middlepressed
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line184/nolabel_line101/\value_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line184/nolabel_line259/\circuit_selected_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (nolabel_line184/nolabel_line259/\prev_circuitselected_reg[1] )
WARNING: [Synth 8-6014] Unused sequential element mif_reader_clk_gen/clk_out_reg was removed.  [C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.srcs/sources_1/imports/new/clock_gen.v:28]
INFO: [Synth 8-5545] ROM "startup_2Hz_clk_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "escape_wait_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startup_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "oled/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk6p25m_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "oled/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "oled/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "clk6p25m_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "oled/fsm_next_state0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "escape_wait_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startup_count0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "startup_2Hz_clk_gen/clk_out0" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Menu has unconnected port sw[1]
WARNING: [Synth 8-3331] design oled_driver has unconnected port PMOD[2]
WARNING: [Synth 8-3331] design oled_driver__2 has unconnected port PMOD[2]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\menu/display1 /\oled_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\menu/display2 /\oled_data_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\menu/nolabel_line24/oled_reg[11] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:06 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |student_d_top_file__GB0 |           1|     12745|
|2     |kmap_gen                |           1|      5243|
|3     |Top_Student__GCB0       |           1|      3709|
|4     |Top_Student__GCB1       |           1|      6847|
|5     |Top_Student__GCB2       |           1|      7647|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:05 ; elapsed = 00:02:14 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:08 ; elapsed = 00:02:16 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |student_d_top_file__GB0 |           1|     12722|
|2     |kmap_gen                |           1|      5243|
|3     |Top_Student__GCB0       |           1|      3709|
|4     |Top_Student__GCB1       |           1|      6752|
|5     |Top_Student__GCB2       |           1|      7635|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:11 ; elapsed = 00:02:28 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------------+------------+----------+
|      |RTL Partition           |Replication |Instances |
+------+------------------------+------------+----------+
|1     |student_d_top_file__GB0 |           1|      4921|
|2     |kmap_gen                |           1|      2062|
|3     |Top_Student__GCB0       |           1|      1925|
|4     |Top_Student__GCB1       |           1|      3549|
|5     |Top_Student__GCB2       |           1|      3270|
+------+------------------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/ps2_clk_h_reg is being inverted and renamed to nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/ps2_clk_h_reg_inv.
INFO: [Synth 8-5365] Flop nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/ps2_data_h_reg is being inverted and renamed to nolabel_line184/nolabel_line101/nolabel_line63/Inst_Ps2Interface/ps2_data_h_reg_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \nolabel_line184/nolabel_line259/nolabel_line129  has unconnected pin dinb[0]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:14 ; elapsed = 00:02:30 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:14 ; elapsed = 00:02:30 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:15 ; elapsed = 00:02:32 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:16 ; elapsed = 00:02:33 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:16 ; elapsed = 00:02:33 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:17 ; elapsed = 00:02:33 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |logicgate_rom  |         1|
|2     |canvasgrid_ram |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |canvasgrid_ram |     1|
|2     |logicgate_rom  |     1|
|3     |BUFG           |    10|
|4     |CARRY4         |  1243|
|5     |LUT1           |   565|
|6     |LUT2           |  2730|
|7     |LUT3           |  1023|
|8     |LUT4           |  1553|
|9     |LUT5           |  1528|
|10    |LUT6           |  4190|
|11    |MUXF7          |   374|
|12    |MUXF8          |   109|
|13    |FDCE           |    78|
|14    |FDE_1          |    96|
|15    |FDPE           |     4|
|16    |FDRE           |  2611|
|17    |FDSE           |    54|
|18    |LD             |   103|
|19    |IBUF           |    14|
|20    |IOBUF          |     2|
|21    |OBUF           |    49|
|22    |OBUFT          |     3|
+------+---------------+------+

Report Instance Areas: 
+------+-----------------------------------+-----------------------------------+------+
|      |Instance                           |Module                             |Cells |
+------+-----------------------------------+-----------------------------------+------+
|1     |top                                |                                   | 16386|
|2     |  led_array                        |led_driver                         |    16|
|3     |  menu                             |Menu                               |   592|
|4     |    display1                       |display1                           |     6|
|5     |    display2                       |display2                           |     6|
|6     |    nolabel_line24                 |Blinkingdisplay                    |    24|
|7     |    startup_2Hz_clk_gen            |clock_gen_181                      |    57|
|8     |    unit2                          |button_debounce                    |    54|
|9     |    unit3                          |button_debounce_182                |    53|
|10    |  nolabel_line168                  |student_bc_top_file                |  1554|
|11    |    unit1                          |kmap                               |   206|
|12    |    unit2                          |gate_screen                        |   932|
|13    |      A                            |draw_A                             |    35|
|14    |        A0                         |draw_rect_177                      |    14|
|15    |        A1                         |draw_rect_178                      |    13|
|16    |        A2                         |draw_rect_179                      |     7|
|17    |        A3                         |draw_rect_180                      |     1|
|18    |      B                            |draw_B                             |    46|
|19    |        B0                         |draw_rect                          |    13|
|20    |        B1                         |draw_rect_172                      |    12|
|21    |        B2                         |draw_rect_173                      |    11|
|22    |        B3                         |draw_rect_174                      |     7|
|23    |        B4                         |draw_rect_175                      |     1|
|24    |        B5                         |draw_rect_176                      |     1|
|25    |      and_0                        |AND                                |    51|
|26    |        _and                       |draw_and_171                       |    49|
|27    |      and_1                        |AND_66                             |    47|
|28    |        _and                       |draw_and                           |    45|
|29    |      not_0                        |NOT                                |    55|
|30    |        _not                       |draw_not_170                       |    54|
|31    |      not_1                        |NOT_67                             |    50|
|32    |        _not                       |draw_not                           |    49|
|33    |      or_0                         |OR                                 |    41|
|34    |        _or                        |draw_or                            |    41|
|35    |      rainbow_0                    |rainbow                            |   163|
|36    |        clk_divider_1              |clk_divider                        |    55|
|37    |      w_A_0                        |wire_                              |    13|
|38    |        w                          |draw_wire_167                      |    13|
|39    |          w_h                      |draw_wire_horz_168                 |    11|
|40    |          w_v                      |draw_wire_vert_169                 |     2|
|41    |      w_A_1                        |_wire                              |    16|
|42    |        w                          |draw_wire_inv_164                  |    15|
|43    |          w_h                      |draw_wire_horz_165                 |    14|
|44    |          w_v                      |draw_wire_vert_166                 |     1|
|45    |      w_A_2                        |wire__68                           |    18|
|46    |        w                          |draw_wire_161                      |    16|
|47    |          w_h                      |draw_wire_horz_162                 |    15|
|48    |          w_v                      |draw_wire_vert_163                 |     1|
|49    |      w_A_3                        |wire__69                           |    16|
|50    |        w                          |draw_wire_158                      |    14|
|51    |          w_h                      |draw_wire_horz_159                 |    13|
|52    |          w_v                      |draw_wire_vert_160                 |     1|
|53    |      w_A_4                        |wire__70                           |    17|
|54    |        w                          |draw_wire_155                      |    15|
|55    |          w_h                      |draw_wire_horz_156                 |    14|
|56    |          w_v                      |draw_wire_vert_157                 |     1|
|57    |      w_A_5                        |wire__71                           |    22|
|58    |        w                          |draw_wire_152                      |    20|
|59    |          w_h                      |draw_wire_horz_153                 |    18|
|60    |          w_v                      |draw_wire_vert_154                 |     2|
|61    |      w_B_0                        |wire__72                           |    14|
|62    |        w                          |draw_wire_149                      |    14|
|63    |          w_h                      |draw_wire_horz_150                 |    12|
|64    |          w_v                      |draw_wire_vert_151                 |     2|
|65    |      w_B_1                        |wire__73                           |    14|
|66    |        w                          |draw_wire_146                      |    13|
|67    |          w_h                      |draw_wire_horz_147                 |    12|
|68    |          w_v                      |draw_wire_vert_148                 |     1|
|69    |      w_B_2                        |wire__74                           |    17|
|70    |        w                          |draw_wire_143                      |    15|
|71    |          w_h                      |draw_wire_horz_144                 |    14|
|72    |          w_v                      |draw_wire_vert_145                 |     1|
|73    |      w_B_4                        |_wire_75                           |    21|
|74    |        w                          |draw_wire_inv_140                  |    20|
|75    |          w_h                      |draw_wire_horz_141                 |    14|
|76    |          w_v                      |draw_wire_vert_142                 |     6|
|77    |      w_B_5                        |_wire_76                           |    16|
|78    |        w                          |draw_wire_inv_137                  |    15|
|79    |          w_h                      |draw_wire_horz_138                 |    14|
|80    |          w_v                      |draw_wire_vert_139                 |     1|
|81    |      w_B_6                        |_wire_77                           |    15|
|82    |        w                          |draw_wire_inv_134                  |    14|
|83    |          w_h                      |draw_wire_horz_135                 |    13|
|84    |          w_v                      |draw_wire_vert_136                 |     1|
|85    |      w_and0_0                     |wire__78                           |    17|
|86    |        w                          |draw_wire_131                      |    17|
|87    |          w_h                      |draw_wire_horz_132                 |    10|
|88    |          w_v                      |draw_wire_vert_133                 |     7|
|89    |      w_and0_1                     |wire__79                           |    13|
|90    |        w                          |draw_wire_128                      |    12|
|91    |          w_h                      |draw_wire_horz_129                 |    11|
|92    |          w_v                      |draw_wire_vert_130                 |     1|
|93    |      w_and0_2                     |wire__80                           |    14|
|94    |        w                          |draw_wire_125                      |    12|
|95    |          w_h                      |draw_wire_horz_126                 |    11|
|96    |          w_v                      |draw_wire_vert_127                 |     1|
|97    |      w_and1_0                     |wire__81                           |    21|
|98    |        w                          |draw_wire_122                      |    21|
|99    |          w_h                      |draw_wire_horz_123                 |    11|
|100   |          w_v                      |draw_wire_vert_124                 |    10|
|101   |      w_and1_1                     |_wire_82                           |    17|
|102   |        w                          |draw_wire_inv_119                  |    16|
|103   |          w_h                      |draw_wire_horz_120                 |    15|
|104   |          w_v                      |draw_wire_vert_121                 |     1|
|105   |      w_not0_0                     |wire__83                           |    19|
|106   |        w                          |draw_wire_116                      |    19|
|107   |          w_h                      |draw_wire_horz_117                 |    16|
|108   |          w_v                      |draw_wire_vert_118                 |     3|
|109   |      w_not0_1                     |_wire_84                           |    15|
|110   |        w                          |draw_wire_inv_113                  |    14|
|111   |          w_h                      |draw_wire_horz_114                 |    13|
|112   |          w_v                      |draw_wire_vert_115                 |     1|
|113   |      w_not0_2                     |wire__85                           |    19|
|114   |        w                          |draw_wire_110                      |    18|
|115   |          w_h                      |draw_wire_horz_111                 |    14|
|116   |          w_v                      |draw_wire_vert_112                 |     4|
|117   |      w_not0_3                     |wire__86                           |    16|
|118   |        w                          |draw_wire_107                      |    15|
|119   |          w_h                      |draw_wire_horz_108                 |    14|
|120   |          w_v                      |draw_wire_vert_109                 |     1|
|121   |      w_not0_4                     |wire__87                           |    15|
|122   |        w                          |draw_wire_104                      |    14|
|123   |          w_h                      |draw_wire_horz_105                 |    13|
|124   |          w_v                      |draw_wire_vert_106                 |     1|
|125   |      w_not1_0                     |wire__88                           |    16|
|126   |        w                          |draw_wire_101                      |    16|
|127   |          w_h                      |draw_wire_horz_102                 |    14|
|128   |          w_v                      |draw_wire_vert_103                 |     2|
|129   |      w_not1_1                     |wire__89                           |    14|
|130   |        w                          |draw_wire                          |    13|
|131   |          w_h                      |draw_wire_horz_99                  |    12|
|132   |          w_v                      |draw_wire_vert_100                 |     1|
|133   |      w_not1_2                     |_wire_90                           |    16|
|134   |        w                          |draw_wire_inv_96                   |    15|
|135   |          w_h                      |draw_wire_horz_97                  |    13|
|136   |          w_v                      |draw_wire_vert_98                  |     2|
|137   |      w_not1_3                     |_wire_91                           |    15|
|138   |        w                          |draw_wire_inv_93                   |    14|
|139   |          w_h                      |draw_wire_horz_94                  |    13|
|140   |          w_v                      |draw_wire_vert_95                  |     1|
|141   |      w_not1_4                     |_wire_92                           |    14|
|142   |        w                          |draw_wire_inv                      |    13|
|143   |          w_h                      |draw_wire_horz                     |    12|
|144   |          w_v                      |draw_wire_vert                     |     1|
|145   |  nolabel_line184                  |student_a_top_file                 |  3308|
|146   |    btnL_debouncer                 |button_debounce__parameterized0    |    54|
|147   |    btnR_debouncer                 |button_debounce__parameterized0_63 |    54|
|148   |    nolabel_line101                |mouse_tracker                      |  1442|
|149   |      nolabel_line124              |draw_squarecursor                  |    51|
|150   |      nolabel_line135              |mouseinput_interpreter             |   161|
|151   |        nolabel_line56             |sigignore_debounce                 |    55|
|152   |        nolabel_line64             |sigignore_debounce_64              |    53|
|153   |        nolabel_line72             |sigignore_debounce_65              |    53|
|154   |      nolabel_line63               |MouseCtl                           |  1177|
|155   |        Inst_Ps2Interface          |Ps2Interface                       |   285|
|156   |    nolabel_line125                |displaybutton_control              |   130|
|157   |      btn_num_gateinputs           |display_button__parameterized7     |     6|
|158   |        nolabel_line49             |draw_border__parameterized7        |     4|
|159   |      button_AND                   |display_button__parameterized8     |     9|
|160   |        nolabel_line49             |draw_border__parameterized8        |     8|
|161   |      button_NAND                  |display_button__parameterized9     |     6|
|162   |        nolabel_line49             |draw_border__parameterized9        |     5|
|163   |      button_NOGATE                |display_button__parameterized15    |     4|
|164   |      button_NOR                   |display_button__parameterized11    |     6|
|165   |        nolabel_line49             |draw_border__parameterized11       |     5|
|166   |      button_NOT                   |display_button__parameterized14    |    12|
|167   |        nolabel_line49             |draw_border__parameterized14       |     5|
|168   |      button_OR                    |display_button__parameterized10    |     5|
|169   |        nolabel_line49             |draw_border__parameterized10       |     4|
|170   |      button_XNOR                  |display_button__parameterized13    |     6|
|171   |        nolabel_line49             |draw_border__parameterized13       |     4|
|172   |      button_XOR                   |display_button__parameterized12    |     6|
|173   |        nolabel_line49             |draw_border__parameterized12       |     4|
|174   |      currentgrid_display          |display_button__parameterized16    |     6|
|175   |        nolabel_line49             |draw_border__parameterized16       |     6|
|176   |      gateinput_1                  |display_button__parameterized3     |     6|
|177   |        nolabel_line49             |draw_border__parameterized3        |     5|
|178   |      gateinput_2                  |display_button__parameterized4     |     5|
|179   |        nolabel_line49             |draw_border__parameterized4        |     4|
|180   |      gateinput_3                  |display_button__parameterized5     |     6|
|181   |        nolabel_line49             |draw_border__parameterized5        |     5|
|182   |      gateinput_4                  |display_button__parameterized6     |     5|
|183   |        nolabel_line49             |draw_border__parameterized6        |     4|
|184   |      gridcell0                    |display_button__parameterized17    |     1|
|185   |      gridcell_1                   |display_button__parameterized18    |     2|
|186   |      gridcell_10                  |display_button__parameterized27    |     3|
|187   |      gridcell_11                  |display_button__parameterized28    |     2|
|188   |      gridcell_2                   |display_button__parameterized19    |     1|
|189   |      gridcell_3                   |display_button__parameterized20    |     1|
|190   |      gridcell_4                   |display_button__parameterized21    |     1|
|191   |      gridcell_5                   |display_button__parameterized22    |     2|
|192   |      gridcell_6                   |display_button__parameterized23    |     6|
|193   |      gridcell_7                   |display_button__parameterized24    |     1|
|194   |      gridcell_8                   |display_button__parameterized25    |     1|
|195   |      gridcell_9                   |display_button__parameterized26    |     1|
|196   |      stageinput_1                 |display_button                     |     5|
|197   |        nolabel_line49             |draw_border                        |     4|
|198   |      stageinput_2                 |display_button__parameterized0     |     5|
|199   |        nolabel_line49             |draw_border__parameterized0        |     4|
|200   |      stageinput_3                 |display_button__parameterized1     |     4|
|201   |        nolabel_line49             |draw_border__parameterized1        |     3|
|202   |      stageinput_4                 |display_button__parameterized2     |     6|
|203   |        nolabel_line49             |draw_border__parameterized2        |     5|
|204   |    nolabel_line194                |gateconfig_menu                    |   246|
|205   |      nolabel_line313              |numinputs_display                  |    10|
|206   |      nolabel_line326              |stagedisplay_control               |    44|
|207   |        selected_stage             |stage_display__parameterized3      |     6|
|208   |        stageinput1                |stage_display__parameterized2      |    10|
|209   |        stageinput2                |stage_display__parameterized1      |     9|
|210   |        stageinput3                |stage_display__parameterized0      |    10|
|211   |        stageinput4                |stage_display                      |     9|
|212   |      nolabel_line343              |gatedisplay_control                |    49|
|213   |        gateinput1                 |gate_display__parameterized2       |    11|
|214   |        gateinput2                 |gate_display__parameterized1       |    11|
|215   |        gateinput3                 |gate_display__parameterized0       |    11|
|216   |        gateinput4                 |gate_display                       |     9|
|217   |        selected_gate              |gate_display__parameterized3       |     7|
|218   |    nolabel_line237                |gatename_display                   |    54|
|219   |      prescaler_1Hz                |improved_clock__parameterized0     |    54|
|220   |    nolabel_line259                |canvas_grid                        |  1254|
|221   |      nolabel_line71               |improved_clock                     |    51|
|222   |      nolabel_line92               |xy_to_grid                         |     4|
|223   |    nolabel_line79                 |invert_xy                          |    21|
|224   |  nolabel_line233                  |student_d_top_file                 |  4363|
|225   |    btn_clock_gen                  |clock_gen_7                        |    54|
|226   |    circuit_analyser               |circuit_logic                      |  1287|
|227   |      clk10m_gen                   |clock_gen_62                       |    63|
|228   |    circuit_loader                 |circuit_preloader                  |   174|
|229   |      btnL_debouncer               |button_debounce__parameterized2    |    55|
|230   |      btnR_debouncer               |button_debounce__parameterized2_60 |    54|
|231   |      btn_clock_gen                |clock_gen_61                       |    54|
|232   |    clk10_gen                      |clock_gen_8                        |    75|
|233   |    clk1_gen                       |clock_gen_9                        |    54|
|234   |    kmap                           |kmap_gen                           |  1251|
|235   |      clk25m_gen                   |clock_gen_33                       |    61|
|236   |      a                            |is_a_30                            |    30|
|237   |        index_to_xy                |cartesian_pixel_59                 |    30|
|238   |      b                            |is_b_31                            |    40|
|239   |        index_to_xy                |cartesian_pixel_58                 |    40|
|240   |      c                            |is_c_32                            |    40|
|241   |        index_to_xy                |cartesian_pixel_57                 |    40|
|242   |      d                            |is_d_34                            |    52|
|243   |        index_to_xy                |cartesian_pixel_56                 |    52|
|244   |      nolabel_line157              |is_str_out_35                      |   241|
|245   |        gate0                      |is_zero_big_40                     |    39|
|246   |          index_to_xy              |cartesian_pixel_55                 |    39|
|247   |        gate1                      |is_one_big_41                      |    39|
|248   |          index_to_xy              |cartesian_pixel_54                 |    39|
|249   |        gate2                      |is_two_42                          |    25|
|250   |          index_to_xy              |cartesian_pixel_53                 |    25|
|251   |        gate3                      |is_three_43                        |    26|
|252   |          index_to_xy              |cartesian_pixel_52                 |    26|
|253   |        stage0                     |is_zero_big_44                     |    30|
|254   |          index_to_xy              |cartesian_pixel_51                 |    30|
|255   |        stage1                     |is_one_big_45                      |    28|
|256   |          index_to_xy              |cartesian_pixel_50                 |    28|
|257   |        stage2                     |is_two_46                          |    27|
|258   |          index_to_xy              |cartesian_pixel_49                 |    27|
|259   |        stage3                     |is_three_47                        |    27|
|260   |          index_to_xy              |cartesian_pixel_48                 |    27|
|261   |      oneHEADER_CELL               |is_one_big_36                      |    81|
|262   |        index_to_xy                |cartesian_pixel_39                 |    81|
|263   |      zeroHEADER_CELL              |is_zero_big_37                     |    45|
|264   |        index_to_xy                |cartesian_pixel_38                 |    45|
|265   |    nolabel_line116                |button_debounce__parameterized1    |    62|
|266   |    segment                        |gate_pos_type_segment              |   136|
|267   |      clk1k_gen                    |clock_gen_29                       |    54|
|268   |    segment_circuit_load_clock_gen |clock_gen_10                       |    53|
|269   |    truth_table                    |truth_table_gen                    |  1001|
|270   |      a                            |is_a                               |    63|
|271   |        index_to_xy                |cartesian_pixel_28                 |    63|
|272   |      b                            |is_b                               |    56|
|273   |        index_to_xy                |cartesian_pixel_27                 |    56|
|274   |      c                            |is_c                               |    65|
|275   |        index_to_xy                |cartesian_pixel_26                 |    65|
|276   |      clk25m_gen                   |clock_gen_11                       |    63|
|277   |      d                            |is_d                               |    83|
|278   |        index_to_xy                |cartesian_pixel_25                 |    83|
|279   |      fout                         |is_str_out                         |   402|
|280   |        gate0                      |is_zero_big                        |    64|
|281   |          index_to_xy              |cartesian_pixel_24                 |    64|
|282   |        gate1                      |is_one_big                         |    60|
|283   |          index_to_xy              |cartesian_pixel_23                 |    60|
|284   |        gate2                      |is_two                             |    38|
|285   |          index_to_xy              |cartesian_pixel_22                 |    38|
|286   |        gate3                      |is_three                           |    40|
|287   |          index_to_xy              |cartesian_pixel_21                 |    40|
|288   |        stage0                     |is_zero_big_13                     |    69|
|289   |          index_to_xy              |cartesian_pixel_20                 |    69|
|290   |        stage1                     |is_one_big_14                      |    55|
|291   |          index_to_xy              |cartesian_pixel_19                 |    55|
|292   |        stage2                     |is_two_15                          |    38|
|293   |          index_to_xy              |cartesian_pixel_18                 |    38|
|294   |        stage3                     |is_three_16                        |    38|
|295   |          index_to_xy              |cartesian_pixel_17                 |    38|
|296   |      oneABCDOUT                   |is_one                             |   104|
|297   |        index_to_xy                |cartesian_pixel_12                 |   104|
|298   |      zeroABCDOUT                  |is_zero                            |    67|
|299   |        index_to_xy                |cartesian_pixel                    |    67|
|300   |  oled_JA                          |oled_driver                        |   868|
|301   |    clk6p25m_gen                   |clock_gen_5                        |    52|
|302   |    oled                           |Oled_Display_6                     |   816|
|303   |  oled_JB                          |oled_driver_0                      |  2883|
|304   |    clk6p25m_gen                   |clock_gen_3                        |    51|
|305   |    oled                           |Oled_Display_4                     |  2832|
|306   |  oled_JC                          |oled_driver_1                      |  2614|
|307   |    clk6p25m_gen                   |clock_gen_2                        |    52|
|308   |    oled                           |Oled_Display                       |  2562|
|309   |  seven_seg                        |seven_segment_driver               |    74|
|310   |    clk1k_gen                      |clock_gen                          |    54|
+------+-----------------------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:17 ; elapsed = 00:02:33 . Memory (MB): peak = 2504.254 ; gain = 2217.465
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 21 critical warnings and 308 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:44 . Memory (MB): peak = 2504.254 ; gain = 393.633
Synthesis Optimization Complete : Time (s): cpu = 00:02:17 ; elapsed = 00:02:34 . Memory (MB): peak = 2504.254 ; gain = 2217.465
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1941 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 201 instances were transformed.
  FDE_1 => FDRE (inverted pins: C): 96 instances
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  LD => LDCE: 103 instances

INFO: [Common 17-83] Releasing license: Synthesis
635 Infos, 509 Warnings, 21 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:21 ; elapsed = 00:02:40 . Memory (MB): peak = 2504.254 ; gain = 2228.957
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Irwin/University/AY2023-2024/EE2026/xc7a35tcpg236-1_LAB_PROJECTS/ULTIMATE_FINAL_PROJECT/ULTIMATE_FINAL_PROJECT.runs/synth_1/Top_Student.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Top_Student_utilization_synth.rpt -pb Top_Student_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.103 . Memory (MB): peak = 2504.254 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 13:43:11 2023...
