$date
	Sat Oct 31 10:08:08 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module Testbench $end
$var wire 4 ! salida4 [3:0] $end
$var wire 2 " salida2 [1:0] $end
$var wire 1 # salida $end
$var reg 1 $ D $end
$var reg 2 % D2 [1:0] $end
$var reg 4 & D4 [3:0] $end
$var reg 1 ' clk $end
$var reg 1 ( enable $end
$var reg 1 ) reset $end
$scope module F1 $end
$var wire 1 $ D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 # salida $end
$upscope $end
$scope module F2 $end
$var wire 2 * D2 [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 2 + salida [1:0] $end
$scope module D0 $end
$var wire 1 , D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 - salida $end
$upscope $end
$scope module D1 $end
$var wire 1 . D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 / salida $end
$upscope $end
$upscope $end
$scope module F4 $end
$var wire 4 0 D4 [3:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 4 1 salida4 [3:0] $end
$scope module D2 $end
$var wire 2 2 D2 [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 2 3 salida [1:0] $end
$scope module D0 $end
$var wire 1 4 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 5 salida $end
$upscope $end
$scope module D1 $end
$var wire 1 6 D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 7 salida $end
$upscope $end
$upscope $end
$scope module D3 $end
$var wire 2 8 D2 [1:0] $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var wire 2 9 salida [1:0] $end
$scope module D0 $end
$var wire 1 : D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 ; salida $end
$upscope $end
$scope module D1 $end
$var wire 1 < D $end
$var wire 1 ' clk $end
$var wire 1 ( enable $end
$var wire 1 ) reset $end
$var reg 1 = salida $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x=
0<
x;
0:
bx 9
b0 8
x7
06
x5
04
bx 3
b0 2
bx 1
b0 0
x/
0.
x-
0,
bx +
b0 *
0)
0(
0'
b0 &
b0 %
0$
x#
bx "
bx !
$end
#2
1'
#4
0'
#5
0=
b0 9
0;
07
b0 !
b0 1
b0 3
05
0/
b0 "
b0 +
0-
0#
1)
#6
0)
1'
#8
0'
#10
1'
#11
1(
1$
#12
0'
#14
1#
1'
#16
16
b10 2
1,
0'
b10 &
b10 0
b1 %
b1 *
#18
b10 !
b10 1
b10 3
17
b1 "
b1 +
1-
1'
#20
0'
#21
06
1<
b0 2
b10 8
1.
b1000 &
b1000 0
b11 %
b11 *
#22
b11 "
b11 +
1/
b0 3
07
b1000 !
b1000 1
b10 9
1=
1'
#24
0'
#26
1'
0(
#28
0'
#30
1'
#31
14
1:
0<
b1 2
b1 8
b101 &
b101 0
0$
1(
#32
0'
#34
0=
b1 9
1;
b101 !
b101 1
b1 3
15
0#
1'
#36
0'
#38
1'
#40
0'
#41
0,
b10 %
b10 *
