{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674508999140 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674508999140 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 23 16:23:19 2023 " "Processing started: Mon Jan 23 16:23:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674508999140 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674508999140 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off bus -c bus " "Command: quartus_map --read_settings_files=on --write_settings_files=off bus -c bus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674508999140 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674508999488 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_32_1.v(38) " "Verilog HDL warning at mux_32_1.v(38): extended using \"x\" or \"z\"" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/mux_32_1.v" 38 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1674508999527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/mux_32_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674508999528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674508999528 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(23) " "Verilog HDL Expression warning at encoder_32_5.v(23): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(24) " "Verilog HDL Expression warning at encoder_32_5.v(24): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 24 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(25) " "Verilog HDL Expression warning at encoder_32_5.v(25): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 25 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(26) " "Verilog HDL Expression warning at encoder_32_5.v(26): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(27) " "Verilog HDL Expression warning at encoder_32_5.v(27): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 27 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(28) " "Verilog HDL Expression warning at encoder_32_5.v(28): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 28 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(29) " "Verilog HDL Expression warning at encoder_32_5.v(29): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 29 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(30) " "Verilog HDL Expression warning at encoder_32_5.v(30): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 30 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(31) " "Verilog HDL Expression warning at encoder_32_5.v(31): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 31 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(32) " "Verilog HDL Expression warning at encoder_32_5.v(32): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 32 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999531 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(33) " "Verilog HDL Expression warning at encoder_32_5.v(33): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 33 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999532 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(34) " "Verilog HDL Expression warning at encoder_32_5.v(34): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 34 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999532 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(35) " "Verilog HDL Expression warning at encoder_32_5.v(35): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 35 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999532 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(36) " "Verilog HDL Expression warning at encoder_32_5.v(36): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 36 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999532 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(37) " "Verilog HDL Expression warning at encoder_32_5.v(37): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 37 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999532 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "8 encoder_32_5.v(38) " "Verilog HDL Expression warning at encoder_32_5.v(38): truncated literal to match 8 bits" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 38 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1674508999532 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "encoder_32_5.v(39) " "Verilog HDL warning at encoder_32_5.v(39): extended using \"x\" or \"z\"" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 39 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1674508999532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674508999532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674508999532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus.v 1 1 " "Found 1 design units, including 1 entities, in source file bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus " "Found entity 1: bus" {  } { { "bus.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674508999536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674508999536 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bus " "Elaborating entity \"bus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674508999559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 mux_32_1:mux " "Elaborating entity \"mux_32_1\" for hierarchy \"mux_32_1:mux\"" {  } { { "bus.v" "mux" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/bus.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508999604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:encoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:encoder\"" {  } { { "bus.v" "encoder" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/bus.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674508999621 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 encoder_32_5.v(39) " "Verilog HDL assignment warning at encoder_32_5.v(39): truncated value with size 32 to match size of target (5)" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674508999622 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(14) " "Verilog HDL Case Statement warning at encoder_32_5.v(14): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 14 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Quartus II" 0 -1 1674508999622 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(24) " "Verilog HDL Case Statement warning at encoder_32_5.v(24): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 24 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999622 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(25) " "Verilog HDL Case Statement warning at encoder_32_5.v(25): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999622 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(26) " "Verilog HDL Case Statement warning at encoder_32_5.v(26): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 26 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999622 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(27) " "Verilog HDL Case Statement warning at encoder_32_5.v(27): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 27 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999622 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(28) " "Verilog HDL Case Statement warning at encoder_32_5.v(28): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 28 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999622 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(29) " "Verilog HDL Case Statement warning at encoder_32_5.v(29): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999622 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(30) " "Verilog HDL Case Statement warning at encoder_32_5.v(30): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 30 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999623 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(31) " "Verilog HDL Case Statement warning at encoder_32_5.v(31): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 31 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999623 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(32) " "Verilog HDL Case Statement warning at encoder_32_5.v(32): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 32 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999623 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(33) " "Verilog HDL Case Statement warning at encoder_32_5.v(33): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 33 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999623 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(34) " "Verilog HDL Case Statement warning at encoder_32_5.v(34): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 34 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999623 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(35) " "Verilog HDL Case Statement warning at encoder_32_5.v(35): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 35 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999623 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(36) " "Verilog HDL Case Statement warning at encoder_32_5.v(36): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 36 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999623 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(37) " "Verilog HDL Case Statement warning at encoder_32_5.v(37): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999623 "|bus|encoder_32_5:encoder"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "encoder_32_5.v(38) " "Verilog HDL Case Statement warning at encoder_32_5.v(38): case item expression covers a value already covered by a previous case item" {  } { { "encoder_32_5.v" "" { Text "C:/Users/olive/OneDrive/Documents/CPU_project/encoder_32_5.v" 38 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Quartus II" 0 -1 1674508999623 "|bus|encoder_32_5:encoder"}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Quartus II" 0 -1 1674508999966 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/olive/OneDrive/Documents/CPU_project/output_files/bus.map.smsg " "Generated suppressed messages file C:/Users/olive/OneDrive/Documents/CPU_project/output_files/bus.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1674509000001 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  34 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 34 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4611 " "Peak virtual memory: 4611 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674509000035 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jan 23 16:23:20 2023 " "Processing ended: Mon Jan 23 16:23:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674509000035 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674509000035 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674509000035 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674509000035 ""}
