--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml TwentyFortyEight.twx TwentyFortyEight.ncd -o
TwentyFortyEight.twr TwentyFortyEight.pcf -ucf Nexys3_Master.ucf

Design file:              TwentyFortyEight.ncd
Physical constraint file: TwentyFortyEight.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2949 paths analyzed, 693 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.445ns.
--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosY/tmpSR_26 (SLICE_X27Y17.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.555ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/STATE_FSM_FFd1_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.411ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.267 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/STATE_FSM_FFd1_1 to givedir/genDecimalPosY/tmpSR_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.408   givedir/genDecimalPosY/STATE_FSM_FFd1_2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd1_1
    SLICE_X25Y21.A2      net (fanout=2)        0.611   givedir/genDecimalPosY/STATE_FSM_FFd1_1
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/_n0533_inv1
                                                       givedir/genDecimalPosY/_n0533_inv1_1
    SLICE_X26Y17.C1      net (fanout=8)        1.104   givedir/genDecimalPosY/_n0533_inv1
    SLICE_X26Y17.C       Tilo                  0.204   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/_n0232_inv1
    SLICE_X27Y17.CE      net (fanout=2)        0.485   givedir/genDecimalPosY/_n0232_inv
    SLICE_X27Y17.CLK     Tceck                 0.340   givedir/genDecimalPosY/tmpSR_26
                                                       givedir/genDecimalPosY/tmpSR_26
    -------------------------------------------------  ---------------------------
    Total                                      3.411ns (1.211ns logic, 2.200ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.628ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/STATE_FSM_FFd3_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.336ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.156 - 0.157)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/STATE_FSM_FFd3_1 to givedir/genDecimalPosY/tmpSR_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AMUX    Tshcko                0.461   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3_1
    SLICE_X25Y21.A3      net (fanout=2)        0.483   givedir/genDecimalPosY/STATE_FSM_FFd3_1
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/_n0533_inv1
                                                       givedir/genDecimalPosY/_n0533_inv1_1
    SLICE_X26Y17.C1      net (fanout=8)        1.104   givedir/genDecimalPosY/_n0533_inv1
    SLICE_X26Y17.C       Tilo                  0.204   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/_n0232_inv1
    SLICE_X27Y17.CE      net (fanout=2)        0.485   givedir/genDecimalPosY/_n0232_inv
    SLICE_X27Y17.CLK     Tceck                 0.340   givedir/genDecimalPosY/tmpSR_26
                                                       givedir/genDecimalPosY/tmpSR_26
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (1.264ns logic, 2.072ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.664ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/shiftCount_2 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.297ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.156 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/shiftCount_2 to givedir/genDecimalPosY/tmpSR_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.BQ      Tcko                  0.447   givedir/genDecimalPosY/shiftCount<3>
                                                       givedir/genDecimalPosY/shiftCount_2
    SLICE_X27Y21.C1      net (fanout=4)        0.698   givedir/genDecimalPosY/shiftCount<2>
    SLICE_X27Y21.C       Tilo                  0.259   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3-In11
    SLICE_X26Y17.C3      net (fanout=9)        0.864   givedir/genDecimalPosX/STATE_FSM_FFd3-In1
    SLICE_X26Y17.C       Tilo                  0.204   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/_n0232_inv1
    SLICE_X27Y17.CE      net (fanout=2)        0.485   givedir/genDecimalPosY/_n0232_inv
    SLICE_X27Y17.CLK     Tceck                 0.340   givedir/genDecimalPosY/tmpSR_26
                                                       givedir/genDecimalPosY/tmpSR_26
    -------------------------------------------------  ---------------------------
    Total                                      3.297ns (1.250ns logic, 2.047ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point givedir/clkCount_4 (SLICE_X30Y24.A1), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/clkCount_9 (FF)
  Destination:          givedir/clkCount_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.390ns (Levels of Logic = 3)
  Clock Path Skew:      -0.011ns (0.142 - 0.153)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/clkCount_9 to givedir/clkCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y25.BQ      Tcko                  0.447   givedir/clkCount<11>
                                                       givedir/clkCount_9
    SLICE_X33Y25.D2      net (fanout=2)        0.785   givedir/clkCount<9>
    SLICE_X33Y25.D       Tilo                  0.259   givedir/clkCount<14>
                                                       givedir/clkCount[15]_PWR_2_o_equal_35_o<15>1
    SLICE_X33Y24.B1      net (fanout=1)        0.650   givedir/clkCount[15]_PWR_2_o_equal_35_o<15>
    SLICE_X33Y24.B       Tilo                  0.259   givedir/dclk
                                                       givedir/clkCount[15]_PWR_2_o_equal_35_o<15>3
    SLICE_X30Y24.A1      net (fanout=16)       0.701   givedir/clkCount[15]_PWR_2_o_equal_35_o
    SLICE_X30Y24.CLK     Tas                   0.289   givedir/clkCount<7>
                                                       givedir/clkCount_4_rstpot
                                                       givedir/clkCount_4
    -------------------------------------------------  ---------------------------
    Total                                      3.390ns (1.254ns logic, 2.136ns route)
                                                       (37.0% logic, 63.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/clkCount_4 (FF)
  Destination:          givedir/clkCount_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.137ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/clkCount_4 to givedir/clkCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y24.AQ      Tcko                  0.447   givedir/clkCount<7>
                                                       givedir/clkCount_4
    SLICE_X33Y25.D3      net (fanout=2)        0.532   givedir/clkCount<4>
    SLICE_X33Y25.D       Tilo                  0.259   givedir/clkCount<14>
                                                       givedir/clkCount[15]_PWR_2_o_equal_35_o<15>1
    SLICE_X33Y24.B1      net (fanout=1)        0.650   givedir/clkCount[15]_PWR_2_o_equal_35_o<15>
    SLICE_X33Y24.B       Tilo                  0.259   givedir/dclk
                                                       givedir/clkCount[15]_PWR_2_o_equal_35_o<15>3
    SLICE_X30Y24.A1      net (fanout=16)       0.701   givedir/clkCount[15]_PWR_2_o_equal_35_o
    SLICE_X30Y24.CLK     Tas                   0.289   givedir/clkCount<7>
                                                       givedir/clkCount_4_rstpot
                                                       givedir/clkCount_4
    -------------------------------------------------  ---------------------------
    Total                                      3.137ns (1.254ns logic, 1.883ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/clkCount_15 (FF)
  Destination:          givedir/clkCount_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 3)
  Clock Path Skew:      -0.018ns (0.272 - 0.290)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/clkCount_15 to givedir/clkCount_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y24.AQ      Tcko                  0.391   givedir/dclk
                                                       givedir/clkCount_15
    SLICE_X33Y25.D6      net (fanout=2)        0.547   givedir/clkCount<15>
    SLICE_X33Y25.D       Tilo                  0.259   givedir/clkCount<14>
                                                       givedir/clkCount[15]_PWR_2_o_equal_35_o<15>1
    SLICE_X33Y24.B1      net (fanout=1)        0.650   givedir/clkCount[15]_PWR_2_o_equal_35_o<15>
    SLICE_X33Y24.B       Tilo                  0.259   givedir/dclk
                                                       givedir/clkCount[15]_PWR_2_o_equal_35_o<15>3
    SLICE_X30Y24.A1      net (fanout=16)       0.701   givedir/clkCount[15]_PWR_2_o_equal_35_o
    SLICE_X30Y24.CLK     Tas                   0.289   givedir/clkCount<7>
                                                       givedir/clkCount_4_rstpot
                                                       givedir/clkCount_4
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (1.198ns logic, 1.898ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosY/tmpSR_25 (SLICE_X27Y17.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.571ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/STATE_FSM_FFd1_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 2)
  Clock Path Skew:      0.001ns (0.267 - 0.266)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/STATE_FSM_FFd1_1 to givedir/genDecimalPosY/tmpSR_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y21.AQ      Tcko                  0.408   givedir/genDecimalPosY/STATE_FSM_FFd1_2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd1_1
    SLICE_X25Y21.A2      net (fanout=2)        0.611   givedir/genDecimalPosY/STATE_FSM_FFd1_1
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/_n0533_inv1
                                                       givedir/genDecimalPosY/_n0533_inv1_1
    SLICE_X26Y17.C1      net (fanout=8)        1.104   givedir/genDecimalPosY/_n0533_inv1
    SLICE_X26Y17.C       Tilo                  0.204   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/_n0232_inv1
    SLICE_X27Y17.CE      net (fanout=2)        0.485   givedir/genDecimalPosY/_n0232_inv
    SLICE_X27Y17.CLK     Tceck                 0.324   givedir/genDecimalPosY/tmpSR_26
                                                       givedir/genDecimalPosY/tmpSR_25
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (1.195ns logic, 2.200ns route)
                                                       (35.2% logic, 64.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.644ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/STATE_FSM_FFd3_1 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.320ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.156 - 0.157)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/STATE_FSM_FFd3_1 to givedir/genDecimalPosY/tmpSR_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y21.AMUX    Tshcko                0.461   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3_1
    SLICE_X25Y21.A3      net (fanout=2)        0.483   givedir/genDecimalPosY/STATE_FSM_FFd3_1
    SLICE_X25Y21.A       Tilo                  0.259   givedir/genDecimalPosY/_n0533_inv1
                                                       givedir/genDecimalPosY/_n0533_inv1_1
    SLICE_X26Y17.C1      net (fanout=8)        1.104   givedir/genDecimalPosY/_n0533_inv1
    SLICE_X26Y17.C       Tilo                  0.204   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/_n0232_inv1
    SLICE_X27Y17.CE      net (fanout=2)        0.485   givedir/genDecimalPosY/_n0232_inv
    SLICE_X27Y17.CLK     Tceck                 0.324   givedir/genDecimalPosY/tmpSR_26
                                                       givedir/genDecimalPosY/tmpSR_25
    -------------------------------------------------  ---------------------------
    Total                                      3.320ns (1.248ns logic, 2.072ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               givedir/genDecimalPosY/shiftCount_2 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.281ns (Levels of Logic = 2)
  Clock Path Skew:      -0.004ns (0.156 - 0.160)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: givedir/genDecimalPosY/shiftCount_2 to givedir/genDecimalPosY/tmpSR_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y20.BQ      Tcko                  0.447   givedir/genDecimalPosY/shiftCount<3>
                                                       givedir/genDecimalPosY/shiftCount_2
    SLICE_X27Y21.C1      net (fanout=4)        0.698   givedir/genDecimalPosY/shiftCount<2>
    SLICE_X27Y21.C       Tilo                  0.259   givedir/genDecimalPosY/STATE_FSM_FFd2
                                                       givedir/genDecimalPosY/STATE_FSM_FFd3-In11
    SLICE_X26Y17.C3      net (fanout=9)        0.864   givedir/genDecimalPosX/STATE_FSM_FFd3-In1
    SLICE_X26Y17.C       Tilo                  0.204   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/_n0232_inv1
    SLICE_X27Y17.CE      net (fanout=2)        0.485   givedir/genDecimalPosY/_n0232_inv
    SLICE_X27Y17.CLK     Tceck                 0.324   givedir/genDecimalPosY/tmpSR_26
                                                       givedir/genDecimalPosY/tmpSR_25
    -------------------------------------------------  ---------------------------
    Total                                      3.281ns (1.234ns logic, 2.047ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosY/tmpSR_11 (SLICE_X22Y21.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosY/tmpSR_10 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosY/tmpSR_10 to givedir/genDecimalPosY/tmpSR_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y21.CQ      Tcko                  0.234   givedir/genDecimalPosY/tmpSR_10
                                                       givedir/genDecimalPosY/tmpSR_10
    SLICE_X22Y21.C5      net (fanout=1)        0.058   givedir/genDecimalPosY/tmpSR_10
    SLICE_X22Y21.CLK     Tah         (-Th)    -0.131   givedir/genDecimalPosY/tmpSR_10
                                                       givedir/genDecimalPosY/Mmux_STATE[2]_tmpSR[27]_wide_mux_16_OUT[11]11
                                                       givedir/genDecimalPosY/tmpSR_11
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.365ns logic, 0.058ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosY/tmpSR_27 (SLICE_X26Y17.CE), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosY/tmpSR_25 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosY/tmpSR_25 to givedir/genDecimalPosY/tmpSR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.BQ      Tcko                  0.198   givedir/genDecimalPosY/tmpSR_26
                                                       givedir/genDecimalPosY/tmpSR_25
    SLICE_X26Y17.C4      net (fanout=5)        0.153   givedir/genDecimalPosY/tmpSR_25
    SLICE_X26Y17.C       Tilo                  0.156   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/_n0232_inv1
    SLICE_X26Y17.CE      net (fanout=2)        0.010   givedir/genDecimalPosY/_n0232_inv
    SLICE_X26Y17.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/tmpSR_27
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.262ns logic, 0.163ns route)
                                                       (61.6% logic, 38.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosY/tmpSR_27 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosY/tmpSR_27 to givedir/genDecimalPosY/tmpSR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y17.AQ      Tcko                  0.234   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/tmpSR_27
    SLICE_X26Y17.C5      net (fanout=3)        0.199   givedir/genDecimalPosY/tmpSR_27
    SLICE_X26Y17.C       Tilo                  0.156   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/_n0232_inv1
    SLICE_X26Y17.CE      net (fanout=2)        0.010   givedir/genDecimalPosY/_n0232_inv
    SLICE_X26Y17.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/tmpSR_27
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.298ns logic, 0.209ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.692ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosY/tmpSR_24 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_27 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosY/tmpSR_24 to givedir/genDecimalPosY/tmpSR_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y17.AQ      Tcko                  0.198   givedir/genDecimalPosY/tmpSR_26
                                                       givedir/genDecimalPosY/tmpSR_24
    SLICE_X26Y17.C6      net (fanout=6)        0.422   givedir/genDecimalPosY/tmpSR_24
    SLICE_X26Y17.C       Tilo                  0.156   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/_n0232_inv1
    SLICE_X26Y17.CE      net (fanout=2)        0.010   givedir/genDecimalPosY/_n0232_inv
    SLICE_X26Y17.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosY/tmpSR_27
                                                       givedir/genDecimalPosY/tmpSR_27
    -------------------------------------------------  ---------------------------
    Total                                      0.694ns (0.262ns logic, 0.432ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point givedir/genDecimalPosY/tmpSR_15 (SLICE_X26Y18.CE), 12 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosY/tmpSR_13 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosY/tmpSR_13 to givedir/genDecimalPosY/tmpSR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.BQ      Tcko                  0.198   givedir/genDecimalPosY/tmpSR_14
                                                       givedir/genDecimalPosY/tmpSR_13
    SLICE_X26Y18.C4      net (fanout=5)        0.156   givedir/genDecimalPosY/tmpSR_13
    SLICE_X26Y18.C       Tilo                  0.156   givedir/genDecimalPosY/tmpSR_15
                                                       givedir/genDecimalPosY/_n0460_inv1
    SLICE_X26Y18.CE      net (fanout=2)        0.010   givedir/genDecimalPosY/_n0460_inv
    SLICE_X26Y18.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosY/tmpSR_15
                                                       givedir/genDecimalPosY/tmpSR_15
    -------------------------------------------------  ---------------------------
    Total                                      0.428ns (0.262ns logic, 0.166ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.507ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosY/tmpSR_15 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.507ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosY/tmpSR_15 to givedir/genDecimalPosY/tmpSR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y18.AQ      Tcko                  0.234   givedir/genDecimalPosY/tmpSR_15
                                                       givedir/genDecimalPosY/tmpSR_15
    SLICE_X26Y18.C5      net (fanout=4)        0.199   givedir/genDecimalPosY/tmpSR_15
    SLICE_X26Y18.C       Tilo                  0.156   givedir/genDecimalPosY/tmpSR_15
                                                       givedir/genDecimalPosY/_n0460_inv1
    SLICE_X26Y18.CE      net (fanout=2)        0.010   givedir/genDecimalPosY/_n0460_inv
    SLICE_X26Y18.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosY/tmpSR_15
                                                       givedir/genDecimalPosY/tmpSR_15
    -------------------------------------------------  ---------------------------
    Total                                      0.507ns (0.298ns logic, 0.209ns route)
                                                       (58.8% logic, 41.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               givedir/genDecimalPosY/tmpSR_12 (FF)
  Destination:          givedir/genDecimalPosY/tmpSR_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: givedir/genDecimalPosY/tmpSR_12 to givedir/genDecimalPosY/tmpSR_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y18.AQ      Tcko                  0.198   givedir/genDecimalPosY/tmpSR_14
                                                       givedir/genDecimalPosY/tmpSR_12
    SLICE_X26Y18.C1      net (fanout=6)        0.275   givedir/genDecimalPosY/tmpSR_12
    SLICE_X26Y18.C       Tilo                  0.156   givedir/genDecimalPosY/tmpSR_15
                                                       givedir/genDecimalPosY/_n0460_inv1
    SLICE_X26Y18.CE      net (fanout=2)        0.010   givedir/genDecimalPosY/_n0460_inv
    SLICE_X26Y18.CLK     Tckce       (-Th)     0.092   givedir/genDecimalPosY/tmpSR_15
                                                       givedir/genDecimalPosY/tmpSR_15
    -------------------------------------------------  ---------------------------
    Total                                      0.547ns (0.262ns logic, 0.285ns route)
                                                       (47.9% logic, 52.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.361ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: led_5/CLK0
  Logical resource: led_5/CK0
  Location pin: OLOGIC_X13Y0.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: givedir/genDecimalPosX/tmpSR_26/CLK
  Logical resource: givedir/genDecimalPosX/tmpSR_24/CK
  Location pin: SLICE_X20Y19.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.445|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2949 paths, 0 nets, and 824 connections

Design statistics:
   Minimum period:   3.445ns{1}   (Maximum frequency: 290.276MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec 02 11:29:04 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 222 MB



