 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 20
Design : riscv_core
Version: O-2018.06-SP1
Date   : Sun Mar  3 02:55:15 2024
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p6vm40c   Library: saed14rvt_ss0p6vm40c
Wire Load Model Mode: top

  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_a_ex_o_reg_2_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1590/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U168/X (SAEDRVT14_INV_PS_3)                  0.03       4.66 r
  id_stage_i/U1028/X (SAEDRVT14_OAI222_4)                 0.06       4.72 f
  id_stage_i/U1027/X (SAEDRVT14_AO221_4)                  0.05       4.77 f
  id_stage_i/U1920/X (SAEDRVT14_INV_3)                    0.02       4.79 r
  id_stage_i/U1024/X (SAEDRVT14_AO2BB2_4)                 0.04       4.83 f
  id_stage_i/alu_operand_a_ex_o_reg_2_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_a_ex_o_reg_2_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1245/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1830/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_MM_3)                 0.03       4.71 f
  id_stage_i/U1316/X (SAEDRVT14_AOI222_4)                 0.07       4.79 r
  id_stage_i/U1271/X (SAEDRVT14_AO2BB2_4)                 0.04       4.83 f
  id_stage_i/alu_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.05


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_1__2_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1590/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U168/X (SAEDRVT14_INV_PS_3)                  0.03       4.66 r
  id_stage_i/U1589/X (SAEDRVT14_OAI222_4)                 0.06       4.72 f
  id_stage_i/hwloop_regs_i/hwlp_cnt_data_i[2] (riscv_hwloop_regs_N_REGS2)
                                                          0.00       4.72 f
  id_stage_i/hwloop_regs_i/U205/X (SAEDRVT14_AOI222_4)
                                                          0.09       4.80 r
  id_stage_i/hwloop_regs_i/U393/X (SAEDRVT14_INV_3)       0.02       4.82 f
  id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_1__2_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_1__2_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_a_ex_o_reg_2_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1590/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U168/X (SAEDRVT14_INV_PS_3)                  0.03       4.66 r
  id_stage_i/U1028/X (SAEDRVT14_OAI222_4)                 0.06       4.72 f
  id_stage_i/U1027/X (SAEDRVT14_AO221_4)                  0.05       4.77 f
  id_stage_i/U1920/X (SAEDRVT14_INV_3)                    0.02       4.79 r
  id_stage_i/U1026/X (SAEDRVT14_AO2BB2_4)                 0.04       4.82 f
  id_stage_i/mult_operand_a_ex_o_reg_2_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_a_ex_o_reg_2_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_a_ex_o_reg_2_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1590/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U168/X (SAEDRVT14_INV_PS_3)                  0.03       4.66 r
  id_stage_i/U1028/X (SAEDRVT14_OAI222_4)                 0.06       4.72 f
  id_stage_i/U1027/X (SAEDRVT14_AO221_4)                  0.05       4.77 f
  id_stage_i/U1920/X (SAEDRVT14_INV_3)                    0.02       4.79 r
  id_stage_i/U1025/X (SAEDRVT14_AO2BB2_4)                 0.04       4.82 f
  id_stage_i/mult_dot_op_a_ex_o_reg_2_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_a_ex_o_reg_2_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1245/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1830/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_MM_3)                 0.03       4.71 f
  id_stage_i/U1316/X (SAEDRVT14_AOI222_4)                 0.07       4.79 r
  id_stage_i/U1314/X (SAEDRVT14_AO2BB2_4)                 0.04       4.82 f
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_26_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1245/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1830/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_MM_3)                 0.03       4.71 f
  id_stage_i/U1316/X (SAEDRVT14_AOI222_4)                 0.07       4.79 r
  id_stage_i/U1315/X (SAEDRVT14_AO2BB2_4)                 0.04       4.82 f
  id_stage_i/mult_operand_b_ex_o_reg_26_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.83 f
  data arrival time                                                  4.83

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_26_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_0__2_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1590/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U168/X (SAEDRVT14_INV_PS_3)                  0.03       4.66 r
  id_stage_i/U1589/X (SAEDRVT14_OAI222_4)                 0.06       4.72 f
  id_stage_i/hwloop_regs_i/hwlp_cnt_data_i[2] (riscv_hwloop_regs_N_REGS2)
                                                          0.00       4.72 f
  id_stage_i/hwloop_regs_i/U173/X (SAEDRVT14_AOI222_4)
                                                          0.08       4.80 r
  id_stage_i/hwloop_regs_i/U392/X (SAEDRVT14_INV_3)       0.02       4.82 f
  id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_0__2_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.82 f
  data arrival time                                                  4.82

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/hwloop_regs_i/hwlp_counter_q_reg_0__2_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_10_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1245/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1830/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_MM_3)                 0.03       4.71 f
  id_stage_i/U1364/X (SAEDRVT14_AOI22_3)                  0.05       4.77 r
  id_stage_i/U1287/X (SAEDRVT14_AO2BB2_4)                 0.04       4.81 f
  id_stage_i/alu_operand_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.81 f
  data arrival time                                                  4.81

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_18_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1245/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1830/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_MM_3)                 0.03       4.71 f
  id_stage_i/U1340/X (SAEDRVT14_AOI22_3)                  0.05       4.76 r
  id_stage_i/U1279/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/alu_operand_b_ex_o_reg_18_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.81 f
  data arrival time                                                  4.81

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_18_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U568/X (SAEDRVT14_MUXI2_4)             0.07       4.30 r
  ex_stage_i/alu_i/U564/X (SAEDRVT14_AN4_4)               0.05       4.36 r
  ex_stage_i/alu_i/U549/X (SAEDRVT14_ND2_3)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U70/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U3/X (SAEDRVT14_INV_PS_3)                    0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U325/X (SAEDRVT14_INV_PS_3)                  0.02       4.52 r
  id_stage_i/U1248/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1827/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1828/X (SAEDRVT14_ND2_3)                    0.04       4.69 f
  id_stage_i/U1319/X (SAEDRVT14_AOI222_4)                 0.07       4.76 r
  id_stage_i/U1272/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/alu_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.81 f
  data arrival time                                                  4.81

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_28_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U262/X (SAEDRVT14_MUXI2_4)             0.07       4.30 r
  ex_stage_i/alu_i/U260/X (SAEDRVT14_AN4_4)               0.05       4.36 r
  ex_stage_i/alu_i/U246/X (SAEDRVT14_ND2_3)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[4] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U55/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U16/X (SAEDRVT14_INV_PS_3)                   0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[4] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[4] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U517/X (SAEDRVT14_INV_PS_3)                  0.02       4.52 r
  id_stage_i/U1239/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1835/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1836/X (SAEDRVT14_ND2_3)                    0.04       4.69 f
  id_stage_i/U1310/X (SAEDRVT14_AOI222_4)                 0.07       4.76 r
  id_stage_i/U1269/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/alu_operand_b_ex_o_reg_28_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.81 f
  data arrival time                                                  4.81

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_28_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/alu_operand_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U281/X (SAEDRVT14_MUXI2_4)             0.07       4.30 r
  ex_stage_i/alu_i/U279/X (SAEDRVT14_AN4_4)               0.05       4.36 r
  ex_stage_i/alu_i/U265/X (SAEDRVT14_ND2_3)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U56/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U17/X (SAEDRVT14_INV_PS_3)                   0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U518/X (SAEDRVT14_INV_PS_3)                  0.02       4.52 r
  id_stage_i/U1242/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1832/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1833/X (SAEDRVT14_ND2_3)                    0.04       4.69 f
  id_stage_i/U1313/X (SAEDRVT14_AOI222_4)                 0.07       4.76 r
  id_stage_i/U1270/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/alu_operand_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.81 f
  data arrival time                                                  4.81

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/alu_operand_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_10_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1245/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1830/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_MM_3)                 0.03       4.71 f
  id_stage_i/U1364/X (SAEDRVT14_AOI22_3)                  0.05       4.77 r
  id_stage_i/U1362/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/mult_dot_op_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.81 f
  data arrival time                                                  4.81

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_10_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1245/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1830/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_MM_3)                 0.03       4.71 f
  id_stage_i/U1364/X (SAEDRVT14_AOI22_3)                  0.05       4.77 r
  id_stage_i/U1363/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/mult_operand_b_ex_o_reg_10_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.81 f
  data arrival time                                                  4.81

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_10_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_18_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1245/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1830/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_MM_3)                 0.03       4.71 f
  id_stage_i/U1340/X (SAEDRVT14_AOI22_3)                  0.05       4.76 r
  id_stage_i/U1339/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/mult_operand_b_ex_o_reg_18_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.81 f
  data arrival time                                                  4.81

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_18_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_18_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U329/X (SAEDRVT14_MUXI2_4)             0.06       4.30 r
  ex_stage_i/alu_i/U327/X (SAEDRVT14_AN4_4)               0.05       4.35 r
  ex_stage_i/alu_i/U326/X (SAEDRVT14_AN4_4)               0.06       4.41 r
  ex_stage_i/alu_i/U325/X (SAEDRVT14_INV_3)               0.02       4.43 f
  ex_stage_i/alu_i/result_o[2] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.43 f
  ex_stage_i/U59/X (SAEDRVT14_AOI222_4)                   0.08       4.51 r
  ex_stage_i/U101/X (SAEDRVT14_INV_3)                     0.02       4.53 f
  ex_stage_i/regfile_alu_wdata_fw_o[2] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/regfile_alu_wdata_fw_i[2] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.53 f
  id_stage_i/U1921/X (SAEDRVT14_INV_3)                    0.02       4.55 r
  id_stage_i/U1245/X (SAEDRVT14_OAI222_4)                 0.08       4.63 f
  id_stage_i/U1830/X (SAEDRVT14_AOI22_3)                  0.05       4.68 r
  id_stage_i/U1919/X (SAEDRVT14_ND2_MM_3)                 0.03       4.71 f
  id_stage_i/U1340/X (SAEDRVT14_AOI22_3)                  0.05       4.76 r
  id_stage_i/U1338/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/mult_dot_op_b_ex_o_reg_18_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.81 f
  data arrival time                                                  4.81

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_18_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U568/X (SAEDRVT14_MUXI2_4)             0.07       4.30 r
  ex_stage_i/alu_i/U564/X (SAEDRVT14_AN4_4)               0.05       4.36 r
  ex_stage_i/alu_i/U549/X (SAEDRVT14_ND2_3)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U70/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U3/X (SAEDRVT14_INV_PS_3)                    0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U325/X (SAEDRVT14_INV_PS_3)                  0.02       4.52 r
  id_stage_i/U1248/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1827/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1828/X (SAEDRVT14_ND2_3)                    0.04       4.69 f
  id_stage_i/U1319/X (SAEDRVT14_AOI222_4)                 0.07       4.76 r
  id_stage_i/U1317/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.80 f
  data arrival time                                                  4.80

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_operand_b_ex_o_reg_25_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U568/X (SAEDRVT14_MUXI2_4)             0.07       4.30 r
  ex_stage_i/alu_i/U564/X (SAEDRVT14_AN4_4)               0.05       4.36 r
  ex_stage_i/alu_i/U549/X (SAEDRVT14_ND2_3)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[1] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U70/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U3/X (SAEDRVT14_INV_PS_3)                    0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[1] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[1] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U325/X (SAEDRVT14_INV_PS_3)                  0.02       4.52 r
  id_stage_i/U1248/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1827/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1828/X (SAEDRVT14_ND2_3)                    0.04       4.69 f
  id_stage_i/U1319/X (SAEDRVT14_AOI222_4)                 0.07       4.76 r
  id_stage_i/U1318/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/mult_operand_b_ex_o_reg_25_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.80 f
  data arrival time                                                  4.80

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_operand_b_ex_o_reg_25_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: id_stage_i/alu_operator_ex_o_reg_3_
              (rising edge-triggered flip-flop clocked by CLK_I)
  Endpoint: id_stage_i/mult_dot_op_b_ex_o_reg_27_
            (rising edge-triggered flip-flop clocked by CLK_I)
  Path Group: CLK_I
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  riscv_core         35000                 saed14rvt_ss0p6vm40c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_I (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  id_stage_i/alu_operator_ex_o_reg_3_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00 #     0.00 r
  id_stage_i/alu_operator_ex_o_reg_3_/Q (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.06       0.06 f
  id_stage_i/alu_operator_ex_o[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_operator_i[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/operator_i[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       0.06 f
  ex_stage_i/alu_i/U2446/X (SAEDRVT14_NR2_MM_3)           0.04       0.10 r
  ex_stage_i/alu_i/U2445/X (SAEDRVT14_AN3_4)              0.05       0.15 r
  ex_stage_i/alu_i/U2444/X (SAEDRVT14_INV_3)              0.03       0.18 f
  ex_stage_i/alu_i/U2443/X (SAEDRVT14_NR2_MM_3)           0.03       0.21 r
  ex_stage_i/alu_i/U2427/X (SAEDRVT14_INV_3)              0.03       0.24 f
  ex_stage_i/alu_i/U16/X (SAEDRVT14_OR2_MM_4)             0.05       0.29 f
  ex_stage_i/alu_i/U2425/X (SAEDRVT14_INV_3)              0.08       0.37 r
  ex_stage_i/alu_i/U97/X (SAEDRVT14_EO2_3)                0.08       0.45 f
  ex_stage_i/alu_i/add_168/A[2] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       0.45 f
  ex_stage_i/alu_i/add_168/U79/X (SAEDRVT14_INV_3)        0.02       0.47 r
  ex_stage_i/alu_i/add_168/U164/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       0.50 r
  ex_stage_i/alu_i/add_168/U163/X (SAEDRVT14_OA22_4)      0.04       0.54 r
  ex_stage_i/alu_i/add_168/U14/X (SAEDRVT14_AN2_MM_3)     0.04       0.58 r
  ex_stage_i/alu_i/add_168/U162/X (SAEDRVT14_OA22_4)      0.04       0.62 r
  ex_stage_i/alu_i/add_168/U41/X (SAEDRVT14_AN2_MM_3)     0.04       0.65 r
  ex_stage_i/alu_i/add_168/U161/X (SAEDRVT14_OA22_4)      0.04       0.69 r
  ex_stage_i/alu_i/add_168/U160/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       0.73 r
  ex_stage_i/alu_i/add_168/U159/X (SAEDRVT14_OA22_4)      0.04       0.77 r
  ex_stage_i/alu_i/add_168/U17/X (SAEDRVT14_AN2_MM_3)     0.04       0.81 r
  ex_stage_i/alu_i/add_168/U158/X (SAEDRVT14_OA22_4)      0.04       0.85 r
  ex_stage_i/alu_i/add_168/U33/X (SAEDRVT14_AN2_MM_3)     0.04       0.88 r
  ex_stage_i/alu_i/add_168/U157/X (SAEDRVT14_OA22_4)      0.04       0.92 r
  ex_stage_i/alu_i/add_168/U48/X (SAEDRVT14_AN2_MM_3)     0.04       0.96 r
  ex_stage_i/alu_i/add_168/U156/X (SAEDRVT14_OA22_4)      0.04       1.00 r
  ex_stage_i/alu_i/add_168/U154/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       1.04 f
  ex_stage_i/alu_i/add_168/U82/X (SAEDRVT14_INV_3)        0.02       1.06 r
  ex_stage_i/alu_i/add_168/U151/X (SAEDRVT14_OA22_4)      0.05       1.11 r
  ex_stage_i/alu_i/add_168/U20/X (SAEDRVT14_AN2_MM_3)     0.04       1.14 r
  ex_stage_i/alu_i/add_168/U149/X (SAEDRVT14_OA22_4)      0.04       1.18 r
  ex_stage_i/alu_i/add_168/U22/X (SAEDRVT14_AN2_MM_3)     0.04       1.22 r
  ex_stage_i/alu_i/add_168/U147/X (SAEDRVT14_OA22_4)      0.04       1.26 r
  ex_stage_i/alu_i/add_168/U24/X (SAEDRVT14_AN2_MM_3)     0.04       1.30 r
  ex_stage_i/alu_i/add_168/U145/X (SAEDRVT14_OA22_4)      0.04       1.34 r
  ex_stage_i/alu_i/add_168/U26/X (SAEDRVT14_AN2_MM_3)     0.04       1.37 r
  ex_stage_i/alu_i/add_168/U143/X (SAEDRVT14_OA22_4)      0.04       1.41 r
  ex_stage_i/alu_i/add_168/U28/X (SAEDRVT14_AN2_MM_3)     0.04       1.45 r
  ex_stage_i/alu_i/add_168/U141/X (SAEDRVT14_OA22_4)      0.04       1.49 r
  ex_stage_i/alu_i/add_168/U5/X (SAEDRVT14_AN2_MM_3)      0.04       1.53 r
  ex_stage_i/alu_i/add_168/U139/X (SAEDRVT14_OA22_4)      0.04       1.57 r
  ex_stage_i/alu_i/add_168/U80/X (SAEDRVT14_ND2_MM_3)     0.03       1.60 f
  ex_stage_i/alu_i/add_168/U137/X (SAEDRVT14_AO2BB2_4)
                                                          0.05       1.65 f
  ex_stage_i/alu_i/add_168/U1/X (SAEDRVT14_OR2_MM_3)      0.03       1.69 f
  ex_stage_i/alu_i/add_168/U136/X (SAEDRVT14_AOI22_3)     0.05       1.74 r
  ex_stage_i/alu_i/add_168/U133/X (SAEDRVT14_AN2_MM_3)
                                                          0.03       1.77 r
  ex_stage_i/alu_i/add_168/U132/X (SAEDRVT14_OA22_4)      0.04       1.81 r
  ex_stage_i/alu_i/add_168/U35/X (SAEDRVT14_AN2_MM_3)     0.04       1.85 r
  ex_stage_i/alu_i/add_168/U130/X (SAEDRVT14_OA22_4)      0.04       1.89 r
  ex_stage_i/alu_i/add_168/U128/X (SAEDRVT14_AN2_MM_3)
                                                          0.04       1.92 r
  ex_stage_i/alu_i/add_168/U127/X (SAEDRVT14_OA22_4)      0.04       1.96 r
  ex_stage_i/alu_i/add_168/U8/X (SAEDRVT14_AN2_MM_3)      0.04       2.00 r
  ex_stage_i/alu_i/add_168/U125/X (SAEDRVT14_OA22_4)      0.04       2.04 r
  ex_stage_i/alu_i/add_168/U10/X (SAEDRVT14_AN2_MM_3)     0.04       2.08 r
  ex_stage_i/alu_i/add_168/U123/X (SAEDRVT14_OA22_4)      0.04       2.12 r
  ex_stage_i/alu_i/add_168/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.15 r
  ex_stage_i/alu_i/add_168/U121/X (SAEDRVT14_OA22_4)      0.04       2.19 r
  ex_stage_i/alu_i/add_168/U31/X (SAEDRVT14_AN2_MM_3)     0.04       2.23 r
  ex_stage_i/alu_i/add_168/U119/X (SAEDRVT14_OA22_4)      0.04       2.27 r
  ex_stage_i/alu_i/add_168/U46/X (SAEDRVT14_AN2_MM_3)     0.04       2.31 r
  ex_stage_i/alu_i/add_168/U117/X (SAEDRVT14_OA22_4)      0.04       2.34 r
  ex_stage_i/alu_i/add_168/U116/X (SAEDRVT14_AO2BB2_4)
                                                          0.04       2.39 f
  ex_stage_i/alu_i/add_168/U81/X (SAEDRVT14_INV_3)        0.02       2.41 r
  ex_stage_i/alu_i/add_168/U115/X (SAEDRVT14_EO3_4)       0.08       2.49 f
  ex_stage_i/alu_i/add_168/SUM[28] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_2)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/A[24] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       2.49 f
  ex_stage_i/alu_i/add_182/U35/X (SAEDRVT14_INV_3)        0.02       2.51 r
  ex_stage_i/alu_i/add_182/U84/X (SAEDRVT14_AN2_MM_3)     0.03       2.54 r
  ex_stage_i/alu_i/add_182/U83/X (SAEDRVT14_OA22_4)       0.04       2.58 r
  ex_stage_i/alu_i/add_182/U9/X (SAEDRVT14_AN2_MM_3)      0.04       2.62 r
  ex_stage_i/alu_i/add_182/U81/X (SAEDRVT14_OA22_4)       0.04       2.66 r
  ex_stage_i/alu_i/add_182/U7/X (SAEDRVT14_AN2_MM_3)      0.04       2.70 r
  ex_stage_i/alu_i/add_182/U79/X (SAEDRVT14_OA22_4)       0.04       2.74 r
  ex_stage_i/alu_i/add_182/U5/X (SAEDRVT14_AN2_MM_3)      0.04       2.77 r
  ex_stage_i/alu_i/add_182/U77/X (SAEDRVT14_OA22_4)       0.04       2.81 r
  ex_stage_i/alu_i/add_182/U3/X (SAEDRVT14_AN2_MM_3)      0.04       2.85 r
  ex_stage_i/alu_i/add_182/U75/X (SAEDRVT14_OA22_4)       0.04       2.89 r
  ex_stage_i/alu_i/add_182/U12/X (SAEDRVT14_AN2_MM_3)     0.04       2.93 r
  ex_stage_i/alu_i/add_182/U72/X (SAEDRVT14_OA22_4)       0.04       2.97 r
  ex_stage_i/alu_i/add_182/U32/X (SAEDRVT14_AN2_MM_3)     0.04       3.00 r
  ex_stage_i/alu_i/add_182/U70/X (SAEDRVT14_OA22_4)       0.04       3.04 r
  ex_stage_i/alu_i/add_182/U69/X (SAEDRVT14_EN2_3)        0.05       3.09 f
  ex_stage_i/alu_i/add_182/SUM[31] (riscv_alu_SHARED_INT_DIV0_FPU0_DW01_add_1)
                                                          0.00       3.09 f
  ex_stage_i/alu_i/U1934/X (SAEDRVT14_AOI222_4)           0.09       3.18 r
  ex_stage_i/alu_i/U141/X (SAEDRVT14_INV_PS_3)            0.04       3.22 f
  ex_stage_i/alu_i/U43/X (SAEDRVT14_AN2_MM_3)             0.05       3.27 f
  ex_stage_i/alu_i/U1923/X (SAEDRVT14_INV_3)              0.08       3.35 r
  ex_stage_i/alu_i/U8/X (SAEDRVT14_BUF_3)                 0.05       3.40 r
  ex_stage_i/alu_i/U1801/X (SAEDRVT14_OA21_4)             0.06       3.46 r
  ex_stage_i/alu_i/U1645/X (SAEDRVT14_OA22_4)             0.04       3.50 r
  ex_stage_i/alu_i/U1644/X (SAEDRVT14_AN2_MM_3)           0.04       3.54 r
  ex_stage_i/alu_i/U1643/X (SAEDRVT14_INV_3)              0.03       3.56 f
  ex_stage_i/alu_i/U1638/X (SAEDRVT14_AOI22_3)            0.05       3.61 r
  ex_stage_i/alu_i/U1625/X (SAEDRVT14_AN2_MM_3)           0.03       3.63 r
  ex_stage_i/alu_i/U1624/X (SAEDRVT14_OAI222_4)           0.08       3.71 f
  ex_stage_i/alu_i/U1623/X (SAEDRVT14_INV_3)              0.02       3.73 r
  ex_stage_i/alu_i/U1622/X (SAEDRVT14_AN3_4)              0.04       3.77 r
  ex_stage_i/alu_i/U1616/X (SAEDRVT14_OAI222_4)           0.08       3.85 f
  ex_stage_i/alu_i/U1241/X (SAEDRVT14_INV_3)              0.02       3.87 r
  ex_stage_i/alu_i/U381/X (SAEDRVT14_MUXI2_4)             0.05       3.92 f
  ex_stage_i/alu_i/U136/X (SAEDRVT14_AOI22_3)             0.04       3.97 r
  ex_stage_i/alu_i/U137/X (SAEDRVT14_AN2_MM_3)            0.03       4.00 r
  ex_stage_i/alu_i/U138/X (SAEDRVT14_OA22_4)              0.05       4.04 r
  ex_stage_i/alu_i/U139/X (SAEDRVT14_OAI22_3)             0.04       4.08 f
  ex_stage_i/alu_i/U140/X (SAEDRVT14_AO2BB2_4)            0.06       4.14 f
  ex_stage_i/alu_i/U952/X (SAEDRVT14_ND3_3)               0.04       4.18 r
  ex_stage_i/alu_i/U926/X (SAEDRVT14_INV_3)               0.06       4.24 f
  ex_stage_i/alu_i/U281/X (SAEDRVT14_MUXI2_4)             0.07       4.30 r
  ex_stage_i/alu_i/U279/X (SAEDRVT14_AN4_4)               0.05       4.36 r
  ex_stage_i/alu_i/U265/X (SAEDRVT14_ND2_3)               0.04       4.39 f
  ex_stage_i/alu_i/result_o[3] (riscv_alu_SHARED_INT_DIV0_FPU0)
                                                          0.00       4.39 f
  ex_stage_i/U56/X (SAEDRVT14_AOI222_4)                   0.08       4.47 r
  ex_stage_i/U17/X (SAEDRVT14_INV_PS_3)                   0.02       4.50 f
  ex_stage_i/regfile_alu_wdata_fw_o[3] (riscv_ex_stage_FPU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/regfile_alu_wdata_fw_i[3] (riscv_id_stage_N_HWLP2_PULP_SECURE0_FPU0_APU0_SHARED_FP0_SHARED_DSP_MULT0_SHARED_INT_DIV0_SHARED_FP_DIVSQRT0_WAPUTYPE0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                                          0.00       4.50 f
  id_stage_i/U518/X (SAEDRVT14_INV_PS_3)                  0.02       4.52 r
  id_stage_i/U1242/X (SAEDRVT14_OAI222_4)                 0.08       4.60 f
  id_stage_i/U1832/X (SAEDRVT14_AOI22_3)                  0.05       4.65 r
  id_stage_i/U1833/X (SAEDRVT14_ND2_3)                    0.04       4.69 f
  id_stage_i/U1313/X (SAEDRVT14_AOI222_4)                 0.07       4.76 r
  id_stage_i/U1311/X (SAEDRVT14_AO2BB2_4)                 0.04       4.80 f
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/D (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.80 f
  data arrival time                                                  4.80

  clock CLK_I (rise edge)                                 5.00       5.00
  clock network delay (ideal)                             0.00       5.00
  clock uncertainty                                      -0.10       4.90
  id_stage_i/mult_dot_op_b_ex_o_reg_27_/CK (SAEDRVT14_FDPRBQ_V2_4)
                                                          0.00       4.90 r
  library setup time                                     -0.02       4.88
  data required time                                                 4.88
  --------------------------------------------------------------------------
  data required time                                                 4.88
  data arrival time                                                 -4.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


1
