{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1654689684091 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1654689684092 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  8 15:01:23 2022 " "Processing started: Wed Jun  8 15:01:23 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1654689684092 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654689684092 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab04_02 -c lab04_02 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab04_02 -c lab04_02" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654689684092 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1654689684714 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1654689684714 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "lab04_02.sv(256) " "Verilog HDL warning at lab04_02.sv(256): extended using \"x\" or \"z\"" {  } { { "lab04_02.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/lab04_02.sv" 256 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1654689695408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab04_02.sv 5 5 " "Found 5 design units, including 5 entities, in source file lab04_02.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab04_02 " "Found entity 1: lab04_02" {  } { { "lab04_02.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/lab04_02.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654689695411 ""} { "Info" "ISGN_ENTITY_NAME" "2 main_state_machine " "Found entity 2: main_state_machine" {  } { { "lab04_02.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/lab04_02.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654689695411 ""} { "Info" "ISGN_ENTITY_NAME" "3 aludec " "Found entity 3: aludec" {  } { { "lab04_02.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/lab04_02.sv" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654689695411 ""} { "Info" "ISGN_ENTITY_NAME" "4 instrdec " "Found entity 4: instrdec" {  } { { "lab04_02.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/lab04_02.sv" 137 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654689695411 ""} { "Info" "ISGN_ENTITY_NAME" "5 testbench " "Found entity 5: testbench" {  } { { "lab04_02.sv" "" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/lab04_02.sv" 154 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1654689695411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654689695411 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab04_02 " "Elaborating entity \"lab04_02\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1654689695450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main_state_machine main_state_machine:msm " "Elaborating entity \"main_state_machine\" for hierarchy \"main_state_machine:msm\"" {  } { { "lab04_02.sv" "msm" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/lab04_02.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654689695462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrdec instrdec:id " "Elaborating entity \"instrdec\" for hierarchy \"instrdec:id\"" {  } { { "lab04_02.sv" "id" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/lab04_02.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654689695475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aludec aludec:ad " "Elaborating entity \"aludec\" for hierarchy \"aludec:ad\"" {  } { { "lab04_02.sv" "ad" { Text "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/lab04_02.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654689695483 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1654689696101 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1654689696312 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/output_files/lab04_02.map.smsg " "Generated suppressed messages file C:/Users/ralia/Desktop/git/csa-2022/lab04/src/lab04_02/output_files/lab04_02.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1654689696347 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1654689696471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1654689696471 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1654689696519 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1654689696519 ""} { "Info" "ICUT_CUT_TM_LCELLS" "28 " "Implemented 28 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1654689696519 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1654689696519 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1654689696538 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jun  8 15:01:36 2022 " "Processing ended: Wed Jun  8 15:01:36 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1654689696538 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1654689696538 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1654689696538 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1654689696538 ""}
