Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov  4 23:53:57 2025
| Host         : BHARATHI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Basys3_XOR_PUF_Top_control_sets_placed.rpt
| Design       : Basys3_XOR_PUF_Top
| Device       : xc7a35t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               9 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              17 |            5 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------+-------------------------+------------------+----------------+--------------+
|              Clock Signal              |          Enable Signal          |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+---------------------------------+-------------------------+------------------+----------------+--------------+
|  puf_inst/puf6/s8/mux_bottom/OutputMux |                                 |                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         |                                 |                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         | btn_debounce_inst/registered_in |                         |                1 |              1 |         1.00 |
|  puf_inst/puf7/s8/mux_bottom/OutputMux |                                 |                         |                1 |              1 |         1.00 |
|  puf_inst/puf1/s8/mux_bottom/OutputMux |                                 |                         |                1 |              1 |         1.00 |
|  puf_inst/puf3/s8/mux_bottom/OutputMux |                                 |                         |                1 |              1 |         1.00 |
|  puf_inst/puf5/s8/mux_bottom/OutputMux |                                 |                         |                1 |              1 |         1.00 |
|  puf_inst/puf8/s8/mux_bottom/OutputMux |                                 |                         |                1 |              1 |         1.00 |
|  puf_inst/puf2/s8/mux_bottom/OutputMux |                                 |                         |                1 |              1 |         1.00 |
|  puf_inst/puf4/s8/mux_bottom/OutputMux |                                 |                         |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         |                                 | btn_debounce_inst/clear |                5 |             17 |         3.40 |
+----------------------------------------+---------------------------------+-------------------------+------------------+----------------+--------------+


