<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="mem_read_top_rfi_C" xd:componentRef="mem_read_top_rfi_C" xd:initiationInterval="x" xd:clockPeriod="10" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:type="generic_axi_lite" xd:offset="0x0"/>
  <xd:arg xd:name="*(raw_data_real_i_mem)" xd:originalName="raw_data_real_i_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="in"/>
  <xd:arg xd:name="raw_data_real_i_mem" xd:originalName="raw_data_real_i_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x10" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="raw_data_real_i_stream" xd:originalName="raw_data_real_i_stream" xd:direction="out" xd:interfaceRef="raw_data_real_i_stream" xd:busTypeRef="axis" xd:dataWidth="16"/>
  <xd:arg xd:name="*(raw_data_im_i_mem)" xd:originalName="raw_data_im_i_mem" xd:direction="inout" xd:interfaceRef="m_axi_gmem" xd:busTypeRef="aximm" xd:dataWidth="32" xd:bufferDirection="in"/>
  <xd:arg xd:name="raw_data_im_i_mem" xd:originalName="raw_data_im_i_mem" xd:direction="in" xd:interfaceRef="s_axi_control" xd:busTypeRef="axilite" xd:offset="0x1C" xd:dataWidth="32" xd:aximmInterfaceRef="m_axi_gmem"/>
  <xd:arg xd:name="raw_data_im_i_stream" xd:originalName="raw_data_im_i_stream" xd:direction="out" xd:interfaceRef="raw_data_im_i_stream" xd:busTypeRef="axis" xd:dataWidth="16"/>
  <xd:latencyEstimates xd:best-case="undef" xd:worst-case="undef" xd:average-case="undef"/>
  <xd:resourceEstimates xd:LUT="1589" xd:FF="1246" xd:BRAM="0" xd:DSP="0"/>
</xd:acceleratorMap>
