$date
	Tue Nov 19 20:31:49 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module top $end
$var wire 8 ! p_q [0:7] $end
$var reg 1 " p_clk $end
$var reg 8 # p_din [0:7] $end
$var reg 1 $ p_load $end
$var reg 1 % p_rst $end
$scope module shreg $end
$var wire 1 " clk $end
$var wire 8 & din [0:7] $end
$var wire 1 $ load $end
$var wire 1 % rst_n $end
$var reg 8 ' q [0:7] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx '
b0 &
x%
0$
b0 #
0"
bx !
$end
#50
1"
#100
0"
#150
1"
#200
0"
#250
1"
#300
0"
#350
1"
#400
0"
#450
1"
#500
0"
#550
1"
#600
0"
#650
1"
#700
0"
#750
1"
#800
0"
#850
1"
#880
b11001000 #
b11001000 &
1$
#900
0"
#950
b11001000 !
b11001000 '
1"
#980
0$
#1000
0"
#1050
b1100100 !
b1100100 '
1"
#1100
0"
#1150
b110010 !
b110010 '
1"
#1200
0"
#1250
b11001 !
b11001 '
1"
#1300
0"
#1350
b11001010 !
b11001010 '
1"
#1400
0"
#1450
b1100101 !
b1100101 '
1"
#1480
b0 #
b0 &
1$
#1500
0"
#1550
b1 !
b1 '
1"
#1580
0$
#1600
0"
#1650
b11000110 !
b11000110 '
1"
#1700
0"
#1750
b1100011 !
b1100011 '
1"
#1800
0"
#1850
b11110111 !
b11110111 '
1"
#1900
0"
#1950
b10111101 !
b10111101 '
1"
#2000
0"
