

================================================================
== Vivado HLS Report for 'check'
================================================================
* Date:           Wed Jan  6 13:25:36 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        mips_fun
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       32|       32|         1|          -|          -|    32|    no    |
        |- Loop 2  |      128|      128|         2|          -|          -|    64|    no    |
        |- Loop 3  |        ?|        ?|   4 ~ 6  |          -|          -|     ?|    no    |
        |- Loop 4  |       16|       16|         2|          -|          -|     8|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 5 
4 --> 3 
5 --> 6 
6 --> 13 7 8 10 11 14 16 18 19 20 22 23 
7 --> 13 
8 --> 9 
9 --> 13 
10 --> 13 
11 --> 12 
12 --> 13 
13 --> 25 
14 --> 15 
15 --> 13 
16 --> 17 
17 --> 13 
18 --> 13 
19 --> 13 
20 --> 21 
21 --> 13 
22 --> 13 
23 --> 24 
24 --> 13 
25 --> 5 26 
26 --> 27 
27 --> 26 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !7"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @check_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%reg = alloca [32 x i32], align 16" [mips_fun.c:104]   --->   Operation 30 'alloca' 'reg' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dmem = alloca [64 x i32], align 16" [mips_fun.c:108]   --->   Operation 31 'alloca' 'dmem' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "br label %1" [mips_fun.c:128]   --->   Operation 32 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_0 = phi i6 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 33 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.42ns)   --->   "%icmp_ln128 = icmp eq i6 %i_0, -32" [mips_fun.c:128]   --->   Operation 34 'icmp' 'icmp_ln128' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32) nounwind"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.82ns)   --->   "%i = add i6 %i_0, 1" [mips_fun.c:128]   --->   Operation 36 'add' 'i' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %icmp_ln128, label %3, label %2" [mips_fun.c:128]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln130 = zext i6 %i_0 to i64" [mips_fun.c:130]   --->   Operation 38 'zext' 'zext_ln130' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%reg_addr_1 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln130" [mips_fun.c:130]   --->   Operation 39 'getelementptr' 'reg_addr_1' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (3.25ns)   --->   "store i32 0, i32* %reg_addr_1, align 4" [mips_fun.c:130]   --->   Operation 40 'store' <Predicate = (!icmp_ln128)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [mips_fun.c:128]   --->   Operation 41 'br' <Predicate = (!icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%reg_addr = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 29" [mips_fun.c:132]   --->   Operation 42 'getelementptr' 'reg_addr' <Predicate = (icmp_ln128)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.25ns)   --->   "store i32 2147479548, i32* %reg_addr, align 4" [mips_fun.c:132]   --->   Operation 43 'store' <Predicate = (icmp_ln128)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 44 [1/1] (1.76ns)   --->   "br label %4" [mips_fun.c:134]   --->   Operation 44 'br' <Predicate = (icmp_ln128)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%i_1 = phi i7 [ 0, %3 ], [ %i_2, %5 ]"   --->   Operation 45 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.48ns)   --->   "%icmp_ln134 = icmp eq i7 %i_1, -64" [mips_fun.c:134]   --->   Operation 46 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 1.48> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind"   --->   Operation 47 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.87ns)   --->   "%i_2 = add i7 %i_1, 1" [mips_fun.c:134]   --->   Operation 48 'add' 'i_2' <Predicate = true> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln134, label %.preheader.preheader, label %5" [mips_fun.c:134]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln136 = zext i7 %i_1 to i64" [mips_fun.c:136]   --->   Operation 50 'zext' 'zext_ln136' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%A_addr = getelementptr [8 x i7]* @A, i64 0, i64 %zext_ln136" [mips_fun.c:136]   --->   Operation 51 'getelementptr' 'A_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_3 : Operation 52 [2/2] (3.25ns)   --->   "%A_load = load i7* %A_addr, align 1" [mips_fun.c:136]   --->   Operation 52 'load' 'A_load' <Predicate = (!icmp_ln134)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%pc_6 = alloca i32"   --->   Operation 53 'alloca' 'pc_6' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%Hi_2 = alloca i32"   --->   Operation 54 'alloca' 'Hi_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%Lo = alloca i32"   --->   Operation 55 'alloca' 'Lo' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%reg_addr_2 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 0" [mips_fun.c:294]   --->   Operation 56 'getelementptr' 'reg_addr_2' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%reg_addr_3 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 31" [mips_fun.c:231]   --->   Operation 57 'getelementptr' 'reg_addr_3' <Predicate = (icmp_ln134)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.81ns)   --->   "store i32 0, i32* %Lo" [mips_fun.c:143]   --->   Operation 58 'store' <Predicate = (icmp_ln134)> <Delay = 1.81>
ST_3 : Operation 59 [1/1] (1.81ns)   --->   "store i32 0, i32* %Hi_2" [mips_fun.c:143]   --->   Operation 59 'store' <Predicate = (icmp_ln134)> <Delay = 1.81>
ST_3 : Operation 60 [1/1] (2.02ns)   --->   "store i32 4194304, i32* %pc_6" [mips_fun.c:143]   --->   Operation 60 'store' <Predicate = (icmp_ln134)> <Delay = 2.02>
ST_3 : Operation 61 [1/1] (1.76ns)   --->   "br label %.preheader" [mips_fun.c:143]   --->   Operation 61 'br' <Predicate = (icmp_ln134)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 62 [1/2] (3.25ns)   --->   "%A_load = load i7* %A_addr, align 1" [mips_fun.c:136]   --->   Operation 62 'load' 'A_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln136 = sext i7 %A_load to i32" [mips_fun.c:136]   --->   Operation 63 'sext' 'sext_ln136' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%dmem_addr = getelementptr inbounds [64 x i32]* %dmem, i64 0, i64 %zext_ln136" [mips_fun.c:136]   --->   Operation 64 'getelementptr' 'dmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (3.25ns)   --->   "store i32 %sext_ln136, i32* %dmem_addr, align 4" [mips_fun.c:136]   --->   Operation 65 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "br label %4" [mips_fun.c:134]   --->   Operation 66 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 3.25>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%pc_6_load = load i32* %pc_6" [mips_fun.c:144]   --->   Operation 67 'load' 'pc_6_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%trunc_ln143_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %pc_6_load, i32 2, i32 7)" [mips_fun.c:143]   --->   Operation 68 'partselect' 'trunc_ln143_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln143 = zext i6 %trunc_ln143_1 to i64" [mips_fun.c:143]   --->   Operation 69 'zext' 'zext_ln143' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%imem_addr = getelementptr inbounds [44 x i32]* @imem, i64 0, i64 %zext_ln143" [mips_fun.c:143]   --->   Operation 70 'getelementptr' 'imem_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [2/2] (3.25ns)   --->   "%ins = load i32* %imem_addr, align 4" [mips_fun.c:143]   --->   Operation 71 'load' 'ins' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>

State 6 <SV = 4> <Delay = 6.50>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%n_inst_0 = phi i32 [ 0, %.preheader.preheader ], [ %n_inst, %._crit_edge ]"   --->   Operation 72 'phi' 'n_inst_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/2] (3.25ns)   --->   "%ins = load i32* %imem_addr, align 4" [mips_fun.c:143]   --->   Operation 73 'load' 'ins' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%address = trunc i32 %ins to i16" [mips_fun.c:143]   --->   Operation 74 'trunc' 'address' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%funct = trunc i32 %ins to i6" [mips_fun.c:143]   --->   Operation 75 'trunc' 'funct' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (2.55ns)   --->   "%pc = add nsw i32 4, %pc_6_load" [mips_fun.c:144]   --->   Operation 76 'add' 'pc' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %ins, i32 26, i32 31)" [mips_fun.c:146]   --->   Operation 77 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%n_inst = add nsw i32 1, %n_inst_0" [mips_fun.c:295]   --->   Operation 78 'add' 'n_inst' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.30ns)   --->   "switch i6 %tmp_1, label %25 [
    i6 0, label %6
    i6 2, label %23
    i6 3, label %24
  ]" [mips_fun.c:148]   --->   Operation 79 'switch' <Predicate = true> <Delay = 1.30>
ST_6 : Operation 80 [1/1] (3.25ns)   --->   "store i32 %pc, i32* %reg_addr_3, align 4" [mips_fun.c:231]   --->   Operation 80 'store' <Predicate = (tmp_1 == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln232 = trunc i32 %ins to i26" [mips_fun.c:232]   --->   Operation 81 'trunc' 'trunc_ln232' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%pc_2 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %trunc_ln232, i2 0)" [mips_fun.c:232]   --->   Operation 82 'bitconcatenate' 'pc_2' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln232 = zext i28 %pc_2 to i32" [mips_fun.c:232]   --->   Operation 83 'zext' 'zext_ln232' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (2.02ns)   --->   "store i32 %zext_ln232, i32* %pc_6" [mips_fun.c:233]   --->   Operation 84 'store' <Predicate = (tmp_1 == 3)> <Delay = 2.02>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:233]   --->   Operation 85 'br' <Predicate = (tmp_1 == 3)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i32 %ins to i26" [mips_fun.c:227]   --->   Operation 86 'trunc' 'trunc_ln227' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "%pc_1 = call i28 @_ssdm_op_BitConcatenate.i28.i26.i2(i26 %trunc_ln227, i2 0)" [mips_fun.c:227]   --->   Operation 87 'bitconcatenate' 'pc_1' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln227 = zext i28 %pc_1 to i32" [mips_fun.c:227]   --->   Operation 88 'zext' 'zext_ln227' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (2.02ns)   --->   "store i32 %zext_ln227, i32* %pc_6" [mips_fun.c:228]   --->   Operation 89 'store' <Predicate = (tmp_1 == 2)> <Delay = 2.02>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:228]   --->   Operation 90 'br' <Predicate = (tmp_1 == 2)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%shamt = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 6, i32 10)" [mips_fun.c:152]   --->   Operation 91 'partselect' 'shamt' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln152 = zext i5 %shamt to i32" [mips_fun.c:152]   --->   Operation 92 'zext' 'zext_ln152' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%rd = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 11, i32 15)" [mips_fun.c:153]   --->   Operation 93 'partselect' 'rd' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%rt_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 16, i32 20)" [mips_fun.c:154]   --->   Operation 94 'partselect' 'rt_1' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%rs_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 21, i32 25)" [mips_fun.c:155]   --->   Operation 95 'partselect' 'rs_1' <Predicate = (tmp_1 == 0)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (1.42ns)   --->   "switch i6 %funct, label %.._crit_edge_crit_edge [
    i6 -31, label %7
    i6 -29, label %8
    i6 24, label %9
    i6 25, label %10
    i6 16, label %11
    i6 18, label %12
    i6 -28, label %13
    i6 -27, label %14
    i6 -26, label %15
    i6 0, label %16
    i6 2, label %17
    i6 4, label %18
    i6 6, label %19
    i6 -22, label %20
    i6 -21, label %21
    i6 8, label %22
  ]" [mips_fun.c:157]   --->   Operation 96 'switch' <Predicate = (tmp_1 == 0)> <Delay = 1.42>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln217 = zext i5 %rs_1 to i64" [mips_fun.c:217]   --->   Operation 97 'zext' 'zext_ln217' <Predicate = (tmp_1 == 0 & funct == 8)> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%reg_addr_63 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln217" [mips_fun.c:217]   --->   Operation 98 'getelementptr' 'reg_addr_63' <Predicate = (tmp_1 == 0 & funct == 8)> <Delay = 0.00>
ST_6 : Operation 99 [2/2] (3.25ns)   --->   "%pc_8 = load i32* %reg_addr_63, align 4" [mips_fun.c:217]   --->   Operation 99 'load' 'pc_8' <Predicate = (tmp_1 == 0 & funct == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i5 %rs_1 to i64" [mips_fun.c:213]   --->   Operation 100 'zext' 'zext_ln213' <Predicate = (tmp_1 == 0 & funct == 43)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%reg_addr_60 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln213" [mips_fun.c:213]   --->   Operation 101 'getelementptr' 'reg_addr_60' <Predicate = (tmp_1 == 0 & funct == 43)> <Delay = 0.00>
ST_6 : Operation 102 [2/2] (3.25ns)   --->   "%reg_load_36 = load i32* %reg_addr_60, align 4" [mips_fun.c:213]   --->   Operation 102 'load' 'reg_load_36' <Predicate = (tmp_1 == 0 & funct == 43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i5 %rt_1 to i64" [mips_fun.c:213]   --->   Operation 103 'zext' 'zext_ln213_1' <Predicate = (tmp_1 == 0 & funct == 43)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns)   --->   "%reg_addr_61 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln213_1" [mips_fun.c:213]   --->   Operation 104 'getelementptr' 'reg_addr_61' <Predicate = (tmp_1 == 0 & funct == 43)> <Delay = 0.00>
ST_6 : Operation 105 [2/2] (3.25ns)   --->   "%reg_load_37 = load i32* %reg_addr_61, align 4" [mips_fun.c:213]   --->   Operation 105 'load' 'reg_load_37' <Predicate = (tmp_1 == 0 & funct == 43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 106 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:214]   --->   Operation 106 'store' <Predicate = (tmp_1 == 0 & funct == 43)> <Delay = 2.02>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln210 = zext i5 %rs_1 to i64" [mips_fun.c:210]   --->   Operation 107 'zext' 'zext_ln210' <Predicate = (tmp_1 == 0 & funct == 42)> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%reg_addr_57 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln210" [mips_fun.c:210]   --->   Operation 108 'getelementptr' 'reg_addr_57' <Predicate = (tmp_1 == 0 & funct == 42)> <Delay = 0.00>
ST_6 : Operation 109 [2/2] (3.25ns)   --->   "%reg_load_34 = load i32* %reg_addr_57, align 4" [mips_fun.c:210]   --->   Operation 109 'load' 'reg_load_34' <Predicate = (tmp_1 == 0 & funct == 42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln210_1 = zext i5 %rt_1 to i64" [mips_fun.c:210]   --->   Operation 110 'zext' 'zext_ln210_1' <Predicate = (tmp_1 == 0 & funct == 42)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%reg_addr_58 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln210_1" [mips_fun.c:210]   --->   Operation 111 'getelementptr' 'reg_addr_58' <Predicate = (tmp_1 == 0 & funct == 42)> <Delay = 0.00>
ST_6 : Operation 112 [2/2] (3.25ns)   --->   "%reg_load_35 = load i32* %reg_addr_58, align 4" [mips_fun.c:210]   --->   Operation 112 'load' 'reg_load_35' <Predicate = (tmp_1 == 0 & funct == 42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 113 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:211]   --->   Operation 113 'store' <Predicate = (tmp_1 == 0 & funct == 42)> <Delay = 2.02>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln206 = zext i5 %rt_1 to i64" [mips_fun.c:206]   --->   Operation 114 'zext' 'zext_ln206' <Predicate = (tmp_1 == 0 & funct == 6)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%reg_addr_54 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln206" [mips_fun.c:206]   --->   Operation 115 'getelementptr' 'reg_addr_54' <Predicate = (tmp_1 == 0 & funct == 6)> <Delay = 0.00>
ST_6 : Operation 116 [2/2] (3.25ns)   --->   "%reg_load_32 = load i32* %reg_addr_54, align 4" [mips_fun.c:206]   --->   Operation 116 'load' 'reg_load_32' <Predicate = (tmp_1 == 0 & funct == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln206_1 = zext i5 %rs_1 to i64" [mips_fun.c:206]   --->   Operation 117 'zext' 'zext_ln206_1' <Predicate = (tmp_1 == 0 & funct == 6)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%reg_addr_55 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln206_1" [mips_fun.c:206]   --->   Operation 118 'getelementptr' 'reg_addr_55' <Predicate = (tmp_1 == 0 & funct == 6)> <Delay = 0.00>
ST_6 : Operation 119 [2/2] (3.25ns)   --->   "%reg_load_33 = load i32* %reg_addr_55, align 4" [mips_fun.c:206]   --->   Operation 119 'load' 'reg_load_33' <Predicate = (tmp_1 == 0 & funct == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 120 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:207]   --->   Operation 120 'store' <Predicate = (tmp_1 == 0 & funct == 6)> <Delay = 2.02>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i5 %rt_1 to i64" [mips_fun.c:203]   --->   Operation 121 'zext' 'zext_ln203' <Predicate = (tmp_1 == 0 & funct == 4)> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%reg_addr_51 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln203" [mips_fun.c:203]   --->   Operation 122 'getelementptr' 'reg_addr_51' <Predicate = (tmp_1 == 0 & funct == 4)> <Delay = 0.00>
ST_6 : Operation 123 [2/2] (3.25ns)   --->   "%reg_load_30 = load i32* %reg_addr_51, align 4" [mips_fun.c:203]   --->   Operation 123 'load' 'reg_load_30' <Predicate = (tmp_1 == 0 & funct == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i5 %rs_1 to i64" [mips_fun.c:203]   --->   Operation 124 'zext' 'zext_ln203_1' <Predicate = (tmp_1 == 0 & funct == 4)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%reg_addr_52 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln203_1" [mips_fun.c:203]   --->   Operation 125 'getelementptr' 'reg_addr_52' <Predicate = (tmp_1 == 0 & funct == 4)> <Delay = 0.00>
ST_6 : Operation 126 [2/2] (3.25ns)   --->   "%reg_load_31 = load i32* %reg_addr_52, align 4" [mips_fun.c:203]   --->   Operation 126 'load' 'reg_load_31' <Predicate = (tmp_1 == 0 & funct == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 127 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:204]   --->   Operation 127 'store' <Predicate = (tmp_1 == 0 & funct == 4)> <Delay = 2.02>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln200 = zext i5 %rt_1 to i64" [mips_fun.c:200]   --->   Operation 128 'zext' 'zext_ln200' <Predicate = (tmp_1 == 0 & funct == 2)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%reg_addr_49 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln200" [mips_fun.c:200]   --->   Operation 129 'getelementptr' 'reg_addr_49' <Predicate = (tmp_1 == 0 & funct == 2)> <Delay = 0.00>
ST_6 : Operation 130 [2/2] (3.25ns)   --->   "%reg_load_29 = load i32* %reg_addr_49, align 4" [mips_fun.c:200]   --->   Operation 130 'load' 'reg_load_29' <Predicate = (tmp_1 == 0 & funct == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 131 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:201]   --->   Operation 131 'store' <Predicate = (tmp_1 == 0 & funct == 2)> <Delay = 2.02>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln197 = zext i5 %rt_1 to i64" [mips_fun.c:197]   --->   Operation 132 'zext' 'zext_ln197' <Predicate = (tmp_1 == 0 & funct == 0)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%reg_addr_47 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln197" [mips_fun.c:197]   --->   Operation 133 'getelementptr' 'reg_addr_47' <Predicate = (tmp_1 == 0 & funct == 0)> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (3.25ns)   --->   "%reg_load_28 = load i32* %reg_addr_47, align 4" [mips_fun.c:197]   --->   Operation 134 'load' 'reg_load_28' <Predicate = (tmp_1 == 0 & funct == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 135 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:198]   --->   Operation 135 'store' <Predicate = (tmp_1 == 0 & funct == 0)> <Delay = 2.02>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln194 = zext i5 %rs_1 to i64" [mips_fun.c:194]   --->   Operation 136 'zext' 'zext_ln194' <Predicate = (tmp_1 == 0 & funct == 38)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%reg_addr_44 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln194" [mips_fun.c:194]   --->   Operation 137 'getelementptr' 'reg_addr_44' <Predicate = (tmp_1 == 0 & funct == 38)> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (3.25ns)   --->   "%reg_load_26 = load i32* %reg_addr_44, align 4" [mips_fun.c:194]   --->   Operation 138 'load' 'reg_load_26' <Predicate = (tmp_1 == 0 & funct == 38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln194_1 = zext i5 %rt_1 to i64" [mips_fun.c:194]   --->   Operation 139 'zext' 'zext_ln194_1' <Predicate = (tmp_1 == 0 & funct == 38)> <Delay = 0.00>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%reg_addr_45 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln194_1" [mips_fun.c:194]   --->   Operation 140 'getelementptr' 'reg_addr_45' <Predicate = (tmp_1 == 0 & funct == 38)> <Delay = 0.00>
ST_6 : Operation 141 [2/2] (3.25ns)   --->   "%reg_load_27 = load i32* %reg_addr_45, align 4" [mips_fun.c:194]   --->   Operation 141 'load' 'reg_load_27' <Predicate = (tmp_1 == 0 & funct == 38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 142 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:195]   --->   Operation 142 'store' <Predicate = (tmp_1 == 0 & funct == 38)> <Delay = 2.02>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln191 = zext i5 %rs_1 to i64" [mips_fun.c:191]   --->   Operation 143 'zext' 'zext_ln191' <Predicate = (tmp_1 == 0 & funct == 37)> <Delay = 0.00>
ST_6 : Operation 144 [1/1] (0.00ns)   --->   "%reg_addr_41 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln191" [mips_fun.c:191]   --->   Operation 144 'getelementptr' 'reg_addr_41' <Predicate = (tmp_1 == 0 & funct == 37)> <Delay = 0.00>
ST_6 : Operation 145 [2/2] (3.25ns)   --->   "%reg_load_24 = load i32* %reg_addr_41, align 4" [mips_fun.c:191]   --->   Operation 145 'load' 'reg_load_24' <Predicate = (tmp_1 == 0 & funct == 37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln191_1 = zext i5 %rt_1 to i64" [mips_fun.c:191]   --->   Operation 146 'zext' 'zext_ln191_1' <Predicate = (tmp_1 == 0 & funct == 37)> <Delay = 0.00>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%reg_addr_42 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln191_1" [mips_fun.c:191]   --->   Operation 147 'getelementptr' 'reg_addr_42' <Predicate = (tmp_1 == 0 & funct == 37)> <Delay = 0.00>
ST_6 : Operation 148 [2/2] (3.25ns)   --->   "%reg_load_25 = load i32* %reg_addr_42, align 4" [mips_fun.c:191]   --->   Operation 148 'load' 'reg_load_25' <Predicate = (tmp_1 == 0 & funct == 37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 149 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:192]   --->   Operation 149 'store' <Predicate = (tmp_1 == 0 & funct == 37)> <Delay = 2.02>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln188 = zext i5 %rs_1 to i64" [mips_fun.c:188]   --->   Operation 150 'zext' 'zext_ln188' <Predicate = (tmp_1 == 0 & funct == 36)> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns)   --->   "%reg_addr_38 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln188" [mips_fun.c:188]   --->   Operation 151 'getelementptr' 'reg_addr_38' <Predicate = (tmp_1 == 0 & funct == 36)> <Delay = 0.00>
ST_6 : Operation 152 [2/2] (3.25ns)   --->   "%reg_load_22 = load i32* %reg_addr_38, align 4" [mips_fun.c:188]   --->   Operation 152 'load' 'reg_load_22' <Predicate = (tmp_1 == 0 & funct == 36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln188_1 = zext i5 %rt_1 to i64" [mips_fun.c:188]   --->   Operation 153 'zext' 'zext_ln188_1' <Predicate = (tmp_1 == 0 & funct == 36)> <Delay = 0.00>
ST_6 : Operation 154 [1/1] (0.00ns)   --->   "%reg_addr_39 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln188_1" [mips_fun.c:188]   --->   Operation 154 'getelementptr' 'reg_addr_39' <Predicate = (tmp_1 == 0 & funct == 36)> <Delay = 0.00>
ST_6 : Operation 155 [2/2] (3.25ns)   --->   "%reg_load_23 = load i32* %reg_addr_39, align 4" [mips_fun.c:188]   --->   Operation 155 'load' 'reg_load_23' <Predicate = (tmp_1 == 0 & funct == 36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 156 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:189]   --->   Operation 156 'store' <Predicate = (tmp_1 == 0 & funct == 36)> <Delay = 2.02>
ST_6 : Operation 157 [1/1] (0.00ns)   --->   "%Lo_load = load i32* %Lo" [mips_fun.c:184]   --->   Operation 157 'load' 'Lo_load' <Predicate = (tmp_1 == 0 & funct == 18)> <Delay = 0.00>
ST_6 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln184 = zext i5 %rd to i64" [mips_fun.c:184]   --->   Operation 158 'zext' 'zext_ln184' <Predicate = (tmp_1 == 0 & funct == 18)> <Delay = 0.00>
ST_6 : Operation 159 [1/1] (0.00ns)   --->   "%reg_addr_37 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln184" [mips_fun.c:184]   --->   Operation 159 'getelementptr' 'reg_addr_37' <Predicate = (tmp_1 == 0 & funct == 18)> <Delay = 0.00>
ST_6 : Operation 160 [1/1] (3.25ns)   --->   "store i32 %Lo_load, i32* %reg_addr_37, align 4" [mips_fun.c:184]   --->   Operation 160 'store' <Predicate = (tmp_1 == 0 & funct == 18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 161 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:185]   --->   Operation 161 'store' <Predicate = (tmp_1 == 0 & funct == 18)> <Delay = 2.02>
ST_6 : Operation 162 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:185]   --->   Operation 162 'br' <Predicate = (tmp_1 == 0 & funct == 18)> <Delay = 0.00>
ST_6 : Operation 163 [1/1] (0.00ns)   --->   "%Hi_2_load = load i32* %Hi_2" [mips_fun.c:181]   --->   Operation 163 'load' 'Hi_2_load' <Predicate = (tmp_1 == 0 & funct == 16)> <Delay = 0.00>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln181 = zext i5 %rd to i64" [mips_fun.c:181]   --->   Operation 164 'zext' 'zext_ln181' <Predicate = (tmp_1 == 0 & funct == 16)> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%reg_addr_36 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln181" [mips_fun.c:181]   --->   Operation 165 'getelementptr' 'reg_addr_36' <Predicate = (tmp_1 == 0 & funct == 16)> <Delay = 0.00>
ST_6 : Operation 166 [1/1] (3.25ns)   --->   "store i32 %Hi_2_load, i32* %reg_addr_36, align 4" [mips_fun.c:181]   --->   Operation 166 'store' <Predicate = (tmp_1 == 0 & funct == 16)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 167 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:182]   --->   Operation 167 'store' <Predicate = (tmp_1 == 0 & funct == 16)> <Delay = 2.02>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:182]   --->   Operation 168 'br' <Predicate = (tmp_1 == 0 & funct == 16)> <Delay = 0.00>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln173 = zext i5 %rs_1 to i64" [mips_fun.c:173]   --->   Operation 169 'zext' 'zext_ln173' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%reg_addr_34 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln173" [mips_fun.c:173]   --->   Operation 170 'getelementptr' 'reg_addr_34' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 0.00>
ST_6 : Operation 171 [2/2] (3.25ns)   --->   "%reg_load_20 = load i32* %reg_addr_34, align 4" [mips_fun.c:173]   --->   Operation 171 'load' 'reg_load_20' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%zext_ln173_2 = zext i5 %rt_1 to i64" [mips_fun.c:173]   --->   Operation 172 'zext' 'zext_ln173_2' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "%reg_addr_35 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln173_2" [mips_fun.c:173]   --->   Operation 173 'getelementptr' 'reg_addr_35' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 0.00>
ST_6 : Operation 174 [2/2] (3.25ns)   --->   "%reg_load_21 = load i32* %reg_addr_35, align 4" [mips_fun.c:173]   --->   Operation 174 'load' 'reg_load_21' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 175 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:178]   --->   Operation 175 'store' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 2.02>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln168 = zext i5 %rs_1 to i64" [mips_fun.c:168]   --->   Operation 176 'zext' 'zext_ln168' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%reg_addr_32 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln168" [mips_fun.c:168]   --->   Operation 177 'getelementptr' 'reg_addr_32' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (3.25ns)   --->   "%reg_load_18 = load i32* %reg_addr_32, align 4" [mips_fun.c:168]   --->   Operation 178 'load' 'reg_load_18' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln168_1 = zext i5 %rt_1 to i64" [mips_fun.c:168]   --->   Operation 179 'zext' 'zext_ln168_1' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%reg_addr_33 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln168_1" [mips_fun.c:168]   --->   Operation 180 'getelementptr' 'reg_addr_33' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (3.25ns)   --->   "%reg_load_19 = load i32* %reg_addr_33, align 4" [mips_fun.c:168]   --->   Operation 181 'load' 'reg_load_19' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 182 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:171]   --->   Operation 182 'store' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 2.02>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln164 = zext i5 %rs_1 to i64" [mips_fun.c:164]   --->   Operation 183 'zext' 'zext_ln164' <Predicate = (tmp_1 == 0 & funct == 35)> <Delay = 0.00>
ST_6 : Operation 184 [1/1] (0.00ns)   --->   "%reg_addr_29 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln164" [mips_fun.c:164]   --->   Operation 184 'getelementptr' 'reg_addr_29' <Predicate = (tmp_1 == 0 & funct == 35)> <Delay = 0.00>
ST_6 : Operation 185 [2/2] (3.25ns)   --->   "%reg_load_16 = load i32* %reg_addr_29, align 4" [mips_fun.c:164]   --->   Operation 185 'load' 'reg_load_16' <Predicate = (tmp_1 == 0 & funct == 35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i5 %rt_1 to i64" [mips_fun.c:164]   --->   Operation 186 'zext' 'zext_ln164_1' <Predicate = (tmp_1 == 0 & funct == 35)> <Delay = 0.00>
ST_6 : Operation 187 [1/1] (0.00ns)   --->   "%reg_addr_30 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln164_1" [mips_fun.c:164]   --->   Operation 187 'getelementptr' 'reg_addr_30' <Predicate = (tmp_1 == 0 & funct == 35)> <Delay = 0.00>
ST_6 : Operation 188 [2/2] (3.25ns)   --->   "%reg_load_17 = load i32* %reg_addr_30, align 4" [mips_fun.c:164]   --->   Operation 188 'load' 'reg_load_17' <Predicate = (tmp_1 == 0 & funct == 35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 189 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:165]   --->   Operation 189 'store' <Predicate = (tmp_1 == 0 & funct == 35)> <Delay = 2.02>
ST_6 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i5 %rs_1 to i64" [mips_fun.c:161]   --->   Operation 190 'zext' 'zext_ln161' <Predicate = (tmp_1 == 0 & funct == 33)> <Delay = 0.00>
ST_6 : Operation 191 [1/1] (0.00ns)   --->   "%reg_addr_26 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln161" [mips_fun.c:161]   --->   Operation 191 'getelementptr' 'reg_addr_26' <Predicate = (tmp_1 == 0 & funct == 33)> <Delay = 0.00>
ST_6 : Operation 192 [2/2] (3.25ns)   --->   "%reg_load_14 = load i32* %reg_addr_26, align 4" [mips_fun.c:161]   --->   Operation 192 'load' 'reg_load_14' <Predicate = (tmp_1 == 0 & funct == 33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i5 %rt_1 to i64" [mips_fun.c:161]   --->   Operation 193 'zext' 'zext_ln161_1' <Predicate = (tmp_1 == 0 & funct == 33)> <Delay = 0.00>
ST_6 : Operation 194 [1/1] (0.00ns)   --->   "%reg_addr_27 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln161_1" [mips_fun.c:161]   --->   Operation 194 'getelementptr' 'reg_addr_27' <Predicate = (tmp_1 == 0 & funct == 33)> <Delay = 0.00>
ST_6 : Operation 195 [2/2] (3.25ns)   --->   "%reg_load_15 = load i32* %reg_addr_27, align 4" [mips_fun.c:161]   --->   Operation 195 'load' 'reg_load_15' <Predicate = (tmp_1 == 0 & funct == 33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 196 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:162]   --->   Operation 196 'store' <Predicate = (tmp_1 == 0 & funct == 33)> <Delay = 2.02>
ST_6 : Operation 197 [1/1] (2.02ns)   --->   "store i32 0, i32* %pc_6" [mips_fun.c:157]   --->   Operation 197 'store' <Predicate = (tmp_1 == 0 & funct != 33 & funct != 35 & funct != 24 & funct != 25 & funct != 16 & funct != 18 & funct != 36 & funct != 37 & funct != 38 & funct != 0 & funct != 2 & funct != 4 & funct != 6 & funct != 42 & funct != 43 & funct != 8)> <Delay = 2.02>
ST_6 : Operation 198 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:157]   --->   Operation 198 'br' <Predicate = (tmp_1 == 0 & funct != 33 & funct != 35 & funct != 24 & funct != 25 & funct != 16 & funct != 18 & funct != 36 & funct != 37 & funct != 38 & funct != 0 & funct != 2 & funct != 4 & funct != 6 & funct != 42 & funct != 43 & funct != 8)> <Delay = 0.00>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%rt = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 16, i32 20)" [mips_fun.c:238]   --->   Operation 199 'partselect' 'rt' <Predicate = (tmp_1 != 0 & tmp_1 != 2 & tmp_1 != 3)> <Delay = 0.00>
ST_6 : Operation 200 [1/1] (0.00ns)   --->   "%rs = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %ins, i32 21, i32 25)" [mips_fun.c:239]   --->   Operation 200 'partselect' 'rs' <Predicate = (tmp_1 != 0 & tmp_1 != 2 & tmp_1 != 3)> <Delay = 0.00>
ST_6 : Operation 201 [1/1] (1.36ns)   --->   "switch i6 %tmp_1, label %.._crit_edge_crit_edge2 [
    i6 9, label %26
    i6 12, label %27
    i6 13, label %28
    i6 14, label %29
    i6 -29, label %30
    i6 -21, label %31
    i6 15, label %32
    i6 4, label %33
    i6 5, label %35
    i6 1, label %37
    i6 10, label %39
    i6 11, label %40
  ]" [mips_fun.c:240]   --->   Operation 201 'switch' <Predicate = (tmp_1 != 0 & tmp_1 != 2 & tmp_1 != 3)> <Delay = 1.36>
ST_6 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln285 = zext i5 %rs to i64" [mips_fun.c:285]   --->   Operation 202 'zext' 'zext_ln285' <Predicate = (tmp_1 == 11)> <Delay = 0.00>
ST_6 : Operation 203 [1/1] (0.00ns)   --->   "%reg_addr_24 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln285" [mips_fun.c:285]   --->   Operation 203 'getelementptr' 'reg_addr_24' <Predicate = (tmp_1 == 11)> <Delay = 0.00>
ST_6 : Operation 204 [2/2] (3.25ns)   --->   "%reg_load_13 = load i32* %reg_addr_24, align 4" [mips_fun.c:285]   --->   Operation 204 'load' 'reg_load_13' <Predicate = (tmp_1 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 205 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:286]   --->   Operation 205 'store' <Predicate = (tmp_1 == 11)> <Delay = 2.02>
ST_6 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln281 = zext i5 %rs to i64" [mips_fun.c:281]   --->   Operation 206 'zext' 'zext_ln281' <Predicate = (tmp_1 == 10)> <Delay = 0.00>
ST_6 : Operation 207 [1/1] (0.00ns)   --->   "%reg_addr_22 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln281" [mips_fun.c:281]   --->   Operation 207 'getelementptr' 'reg_addr_22' <Predicate = (tmp_1 == 10)> <Delay = 0.00>
ST_6 : Operation 208 [2/2] (3.25ns)   --->   "%reg_load_12 = load i32* %reg_addr_22, align 4" [mips_fun.c:281]   --->   Operation 208 'load' 'reg_load_12' <Predicate = (tmp_1 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 209 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:282]   --->   Operation 209 'store' <Predicate = (tmp_1 == 10)> <Delay = 2.02>
ST_6 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln276 = zext i5 %rs to i64" [mips_fun.c:276]   --->   Operation 210 'zext' 'zext_ln276' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_6 : Operation 211 [1/1] (0.00ns)   --->   "%reg_addr_21 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln276" [mips_fun.c:276]   --->   Operation 211 'getelementptr' 'reg_addr_21' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_6 : Operation 212 [2/2] (3.25ns)   --->   "%reg_load_11 = load i32* %reg_addr_21, align 4" [mips_fun.c:276]   --->   Operation 212 'load' 'reg_load_11' <Predicate = (tmp_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln272 = zext i5 %rs to i64" [mips_fun.c:272]   --->   Operation 213 'zext' 'zext_ln272' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_6 : Operation 214 [1/1] (0.00ns)   --->   "%reg_addr_19 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln272" [mips_fun.c:272]   --->   Operation 214 'getelementptr' 'reg_addr_19' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_6 : Operation 215 [2/2] (3.25ns)   --->   "%reg_load_9 = load i32* %reg_addr_19, align 4" [mips_fun.c:272]   --->   Operation 215 'load' 'reg_load_9' <Predicate = (tmp_1 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln272_1 = zext i5 %rt to i64" [mips_fun.c:272]   --->   Operation 216 'zext' 'zext_ln272_1' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_6 : Operation 217 [1/1] (0.00ns)   --->   "%reg_addr_20 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln272_1" [mips_fun.c:272]   --->   Operation 217 'getelementptr' 'reg_addr_20' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_6 : Operation 218 [2/2] (3.25ns)   --->   "%reg_load_10 = load i32* %reg_addr_20, align 4" [mips_fun.c:272]   --->   Operation 218 'load' 'reg_load_10' <Predicate = (tmp_1 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln268 = zext i5 %rs to i64" [mips_fun.c:268]   --->   Operation 219 'zext' 'zext_ln268' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_6 : Operation 220 [1/1] (0.00ns)   --->   "%reg_addr_17 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln268" [mips_fun.c:268]   --->   Operation 220 'getelementptr' 'reg_addr_17' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_6 : Operation 221 [2/2] (3.25ns)   --->   "%reg_load_7 = load i32* %reg_addr_17, align 4" [mips_fun.c:268]   --->   Operation 221 'load' 'reg_load_7' <Predicate = (tmp_1 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 222 [1/1] (0.00ns)   --->   "%zext_ln268_1 = zext i5 %rt to i64" [mips_fun.c:268]   --->   Operation 222 'zext' 'zext_ln268_1' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_6 : Operation 223 [1/1] (0.00ns)   --->   "%reg_addr_18 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln268_1" [mips_fun.c:268]   --->   Operation 223 'getelementptr' 'reg_addr_18' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_6 : Operation 224 [2/2] (3.25ns)   --->   "%reg_load_8 = load i32* %reg_addr_18, align 4" [mips_fun.c:268]   --->   Operation 224 'load' 'reg_load_8' <Predicate = (tmp_1 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 225 [1/1] (0.00ns)   --->   "%shl_ln264 = shl i32 %ins, 16" [mips_fun.c:264]   --->   Operation 225 'shl' 'shl_ln264' <Predicate = (tmp_1 == 15)> <Delay = 0.00>
ST_6 : Operation 226 [1/1] (0.00ns)   --->   "%zext_ln264 = zext i5 %rt to i64" [mips_fun.c:264]   --->   Operation 226 'zext' 'zext_ln264' <Predicate = (tmp_1 == 15)> <Delay = 0.00>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%reg_addr_16 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln264" [mips_fun.c:264]   --->   Operation 227 'getelementptr' 'reg_addr_16' <Predicate = (tmp_1 == 15)> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (3.25ns)   --->   "store i32 %shl_ln264, i32* %reg_addr_16, align 4" [mips_fun.c:264]   --->   Operation 228 'store' <Predicate = (tmp_1 == 15)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 229 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:265]   --->   Operation 229 'store' <Predicate = (tmp_1 == 15)> <Delay = 2.02>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:265]   --->   Operation 230 'br' <Predicate = (tmp_1 == 15)> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln260 = zext i5 %rt to i64" [mips_fun.c:260]   --->   Operation 231 'zext' 'zext_ln260' <Predicate = (tmp_1 == 43)> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%reg_addr_14 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln260" [mips_fun.c:260]   --->   Operation 232 'getelementptr' 'reg_addr_14' <Predicate = (tmp_1 == 43)> <Delay = 0.00>
ST_6 : Operation 233 [2/2] (3.25ns)   --->   "%reg_load_5 = load i32* %reg_addr_14, align 4" [mips_fun.c:260]   --->   Operation 233 'load' 'reg_load_5' <Predicate = (tmp_1 == 43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%zext_ln260_1 = zext i5 %rs to i64" [mips_fun.c:260]   --->   Operation 234 'zext' 'zext_ln260_1' <Predicate = (tmp_1 == 43)> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%reg_addr_15 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln260_1" [mips_fun.c:260]   --->   Operation 235 'getelementptr' 'reg_addr_15' <Predicate = (tmp_1 == 43)> <Delay = 0.00>
ST_6 : Operation 236 [2/2] (3.25ns)   --->   "%reg_load_6 = load i32* %reg_addr_15, align 4" [mips_fun.c:260]   --->   Operation 236 'load' 'reg_load_6' <Predicate = (tmp_1 == 43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln260_1 = trunc i32 %ins to i8" [mips_fun.c:260]   --->   Operation 237 'trunc' 'trunc_ln260_1' <Predicate = (tmp_1 == 43)> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:261]   --->   Operation 238 'store' <Predicate = (tmp_1 == 43)> <Delay = 2.02>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln257 = zext i5 %rs to i64" [mips_fun.c:257]   --->   Operation 239 'zext' 'zext_ln257' <Predicate = (tmp_1 == 35)> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%reg_addr_12 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln257" [mips_fun.c:257]   --->   Operation 240 'getelementptr' 'reg_addr_12' <Predicate = (tmp_1 == 35)> <Delay = 0.00>
ST_6 : Operation 241 [2/2] (3.25ns)   --->   "%reg_load_4 = load i32* %reg_addr_12, align 4" [mips_fun.c:257]   --->   Operation 241 'load' 'reg_load_4' <Predicate = (tmp_1 == 35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%trunc_ln257_1 = trunc i32 %ins to i8" [mips_fun.c:257]   --->   Operation 242 'trunc' 'trunc_ln257_1' <Predicate = (tmp_1 == 35)> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:258]   --->   Operation 243 'store' <Predicate = (tmp_1 == 35)> <Delay = 2.02>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i5 %rs to i64" [mips_fun.c:253]   --->   Operation 244 'zext' 'zext_ln253' <Predicate = (tmp_1 == 14)> <Delay = 0.00>
ST_6 : Operation 245 [1/1] (0.00ns)   --->   "%reg_addr_10 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln253" [mips_fun.c:253]   --->   Operation 245 'getelementptr' 'reg_addr_10' <Predicate = (tmp_1 == 14)> <Delay = 0.00>
ST_6 : Operation 246 [2/2] (3.25ns)   --->   "%reg_load_3 = load i32* %reg_addr_10, align 4" [mips_fun.c:253]   --->   Operation 246 'load' 'reg_load_3' <Predicate = (tmp_1 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 247 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:254]   --->   Operation 247 'store' <Predicate = (tmp_1 == 14)> <Delay = 2.02>
ST_6 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln250 = zext i5 %rs to i64" [mips_fun.c:250]   --->   Operation 248 'zext' 'zext_ln250' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%reg_addr_8 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln250" [mips_fun.c:250]   --->   Operation 249 'getelementptr' 'reg_addr_8' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_6 : Operation 250 [2/2] (3.25ns)   --->   "%reg_load_2 = load i32* %reg_addr_8, align 4" [mips_fun.c:250]   --->   Operation 250 'load' 'reg_load_2' <Predicate = (tmp_1 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 251 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:251]   --->   Operation 251 'store' <Predicate = (tmp_1 == 13)> <Delay = 2.02>
ST_6 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln247 = zext i5 %rs to i64" [mips_fun.c:247]   --->   Operation 252 'zext' 'zext_ln247' <Predicate = (tmp_1 == 12)> <Delay = 0.00>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%reg_addr_6 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln247" [mips_fun.c:247]   --->   Operation 253 'getelementptr' 'reg_addr_6' <Predicate = (tmp_1 == 12)> <Delay = 0.00>
ST_6 : Operation 254 [2/2] (3.25ns)   --->   "%reg_load_1 = load i32* %reg_addr_6, align 4" [mips_fun.c:247]   --->   Operation 254 'load' 'reg_load_1' <Predicate = (tmp_1 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 255 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:248]   --->   Operation 255 'store' <Predicate = (tmp_1 == 12)> <Delay = 2.02>
ST_6 : Operation 256 [1/1] (0.00ns)   --->   "%zext_ln243 = zext i5 %rs to i64" [mips_fun.c:243]   --->   Operation 256 'zext' 'zext_ln243' <Predicate = (tmp_1 == 9)> <Delay = 0.00>
ST_6 : Operation 257 [1/1] (0.00ns)   --->   "%reg_addr_4 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln243" [mips_fun.c:243]   --->   Operation 257 'getelementptr' 'reg_addr_4' <Predicate = (tmp_1 == 9)> <Delay = 0.00>
ST_6 : Operation 258 [2/2] (3.25ns)   --->   "%reg_load = load i32* %reg_addr_4, align 4" [mips_fun.c:243]   --->   Operation 258 'load' 'reg_load' <Predicate = (tmp_1 == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_6 : Operation 259 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:244]   --->   Operation 259 'store' <Predicate = (tmp_1 == 9)> <Delay = 2.02>
ST_6 : Operation 260 [1/1] (2.02ns)   --->   "store i32 0, i32* %pc_6" [mips_fun.c:240]   --->   Operation 260 'store' <Predicate = (tmp_1 != 0 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 1 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14 & tmp_1 != 15 & tmp_1 != 35 & tmp_1 != 43)> <Delay = 2.02>
ST_6 : Operation 261 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:240]   --->   Operation 261 'br' <Predicate = (tmp_1 != 0 & tmp_1 != 2 & tmp_1 != 3 & tmp_1 != 1 & tmp_1 != 4 & tmp_1 != 5 & tmp_1 != 9 & tmp_1 != 10 & tmp_1 != 11 & tmp_1 != 12 & tmp_1 != 13 & tmp_1 != 14 & tmp_1 != 15 & tmp_1 != 35 & tmp_1 != 43)> <Delay = 0.00>

State 7 <SV = 5> <Delay = 5.28>
ST_7 : Operation 262 [1/2] (3.25ns)   --->   "%pc_8 = load i32* %reg_addr_63, align 4" [mips_fun.c:217]   --->   Operation 262 'load' 'pc_8' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_7 : Operation 263 [1/1] (2.02ns)   --->   "store i32 %pc_8, i32* %pc_6" [mips_fun.c:218]   --->   Operation 263 'store' <Predicate = true> <Delay = 2.02>
ST_7 : Operation 264 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:218]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 5> <Delay = 7.67>
ST_8 : Operation 265 [1/2] (3.25ns)   --->   "%reg_load_36 = load i32* %reg_addr_60, align 4" [mips_fun.c:213]   --->   Operation 265 'load' 'reg_load_36' <Predicate = (funct == 43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 266 [1/2] (3.25ns)   --->   "%reg_load_37 = load i32* %reg_addr_61, align 4" [mips_fun.c:213]   --->   Operation 266 'load' 'reg_load_37' <Predicate = (funct == 43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 267 [1/1] (2.47ns)   --->   "%icmp_ln213 = icmp ult i32 %reg_load_36, %reg_load_37" [mips_fun.c:213]   --->   Operation 267 'icmp' 'icmp_ln213' <Predicate = (funct == 43)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 268 [1/2] (3.25ns)   --->   "%reg_load_34 = load i32* %reg_addr_57, align 4" [mips_fun.c:210]   --->   Operation 268 'load' 'reg_load_34' <Predicate = (funct == 42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 269 [1/2] (3.25ns)   --->   "%reg_load_35 = load i32* %reg_addr_58, align 4" [mips_fun.c:210]   --->   Operation 269 'load' 'reg_load_35' <Predicate = (funct == 42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 270 [1/1] (2.47ns)   --->   "%icmp_ln210 = icmp slt i32 %reg_load_34, %reg_load_35" [mips_fun.c:210]   --->   Operation 270 'icmp' 'icmp_ln210' <Predicate = (funct == 42)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 271 [1/2] (3.25ns)   --->   "%reg_load_32 = load i32* %reg_addr_54, align 4" [mips_fun.c:206]   --->   Operation 271 'load' 'reg_load_32' <Predicate = (funct == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 272 [1/2] (3.25ns)   --->   "%reg_load_33 = load i32* %reg_addr_55, align 4" [mips_fun.c:206]   --->   Operation 272 'load' 'reg_load_33' <Predicate = (funct == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 273 [1/1] (4.42ns)   --->   "%ashr_ln206 = ashr i32 %reg_load_32, %reg_load_33" [mips_fun.c:206]   --->   Operation 273 'ashr' 'ashr_ln206' <Predicate = (funct == 6)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 274 [1/2] (3.25ns)   --->   "%reg_load_30 = load i32* %reg_addr_51, align 4" [mips_fun.c:203]   --->   Operation 274 'load' 'reg_load_30' <Predicate = (funct == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 275 [1/2] (3.25ns)   --->   "%reg_load_31 = load i32* %reg_addr_52, align 4" [mips_fun.c:203]   --->   Operation 275 'load' 'reg_load_31' <Predicate = (funct == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 276 [1/1] (4.42ns)   --->   "%shl_ln203 = shl i32 %reg_load_30, %reg_load_31" [mips_fun.c:203]   --->   Operation 276 'shl' 'shl_ln203' <Predicate = (funct == 4)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 277 [1/2] (3.25ns)   --->   "%reg_load_29 = load i32* %reg_addr_49, align 4" [mips_fun.c:200]   --->   Operation 277 'load' 'reg_load_29' <Predicate = (funct == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 278 [1/1] (4.42ns)   --->   "%ashr_ln200 = ashr i32 %reg_load_29, %zext_ln152" [mips_fun.c:200]   --->   Operation 278 'ashr' 'ashr_ln200' <Predicate = (funct == 2)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 279 [1/2] (3.25ns)   --->   "%reg_load_28 = load i32* %reg_addr_47, align 4" [mips_fun.c:197]   --->   Operation 279 'load' 'reg_load_28' <Predicate = (funct == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 280 [1/1] (4.42ns)   --->   "%shl_ln197 = shl i32 %reg_load_28, %zext_ln152" [mips_fun.c:197]   --->   Operation 280 'shl' 'shl_ln197' <Predicate = (funct == 0)> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 6> <Delay = 3.25>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln213_2 = zext i1 %icmp_ln213 to i32" [mips_fun.c:213]   --->   Operation 281 'zext' 'zext_ln213_2' <Predicate = (funct == 43)> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln213_3 = zext i5 %rd to i64" [mips_fun.c:213]   --->   Operation 282 'zext' 'zext_ln213_3' <Predicate = (funct == 43)> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%reg_addr_62 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln213_3" [mips_fun.c:213]   --->   Operation 283 'getelementptr' 'reg_addr_62' <Predicate = (funct == 43)> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (3.25ns)   --->   "store i32 %zext_ln213_2, i32* %reg_addr_62, align 4" [mips_fun.c:213]   --->   Operation 284 'store' <Predicate = (funct == 43)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:214]   --->   Operation 285 'br' <Predicate = (funct == 43)> <Delay = 0.00>
ST_9 : Operation 286 [1/1] (0.00ns)   --->   "%zext_ln210_2 = zext i1 %icmp_ln210 to i32" [mips_fun.c:210]   --->   Operation 286 'zext' 'zext_ln210_2' <Predicate = (funct == 42)> <Delay = 0.00>
ST_9 : Operation 287 [1/1] (0.00ns)   --->   "%zext_ln210_3 = zext i5 %rd to i64" [mips_fun.c:210]   --->   Operation 287 'zext' 'zext_ln210_3' <Predicate = (funct == 42)> <Delay = 0.00>
ST_9 : Operation 288 [1/1] (0.00ns)   --->   "%reg_addr_59 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln210_3" [mips_fun.c:210]   --->   Operation 288 'getelementptr' 'reg_addr_59' <Predicate = (funct == 42)> <Delay = 0.00>
ST_9 : Operation 289 [1/1] (3.25ns)   --->   "store i32 %zext_ln210_2, i32* %reg_addr_59, align 4" [mips_fun.c:210]   --->   Operation 289 'store' <Predicate = (funct == 42)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 290 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:211]   --->   Operation 290 'br' <Predicate = (funct == 42)> <Delay = 0.00>
ST_9 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln206_2 = zext i5 %rd to i64" [mips_fun.c:206]   --->   Operation 291 'zext' 'zext_ln206_2' <Predicate = (funct == 6)> <Delay = 0.00>
ST_9 : Operation 292 [1/1] (0.00ns)   --->   "%reg_addr_56 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln206_2" [mips_fun.c:206]   --->   Operation 292 'getelementptr' 'reg_addr_56' <Predicate = (funct == 6)> <Delay = 0.00>
ST_9 : Operation 293 [1/1] (3.25ns)   --->   "store i32 %ashr_ln206, i32* %reg_addr_56, align 4" [mips_fun.c:206]   --->   Operation 293 'store' <Predicate = (funct == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 294 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:207]   --->   Operation 294 'br' <Predicate = (funct == 6)> <Delay = 0.00>
ST_9 : Operation 295 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i5 %rd to i64" [mips_fun.c:203]   --->   Operation 295 'zext' 'zext_ln203_2' <Predicate = (funct == 4)> <Delay = 0.00>
ST_9 : Operation 296 [1/1] (0.00ns)   --->   "%reg_addr_53 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln203_2" [mips_fun.c:203]   --->   Operation 296 'getelementptr' 'reg_addr_53' <Predicate = (funct == 4)> <Delay = 0.00>
ST_9 : Operation 297 [1/1] (3.25ns)   --->   "store i32 %shl_ln203, i32* %reg_addr_53, align 4" [mips_fun.c:203]   --->   Operation 297 'store' <Predicate = (funct == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 298 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:204]   --->   Operation 298 'br' <Predicate = (funct == 4)> <Delay = 0.00>
ST_9 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln200_1 = zext i5 %rd to i64" [mips_fun.c:200]   --->   Operation 299 'zext' 'zext_ln200_1' <Predicate = (funct == 2)> <Delay = 0.00>
ST_9 : Operation 300 [1/1] (0.00ns)   --->   "%reg_addr_50 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln200_1" [mips_fun.c:200]   --->   Operation 300 'getelementptr' 'reg_addr_50' <Predicate = (funct == 2)> <Delay = 0.00>
ST_9 : Operation 301 [1/1] (3.25ns)   --->   "store i32 %ashr_ln200, i32* %reg_addr_50, align 4" [mips_fun.c:200]   --->   Operation 301 'store' <Predicate = (funct == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 302 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:201]   --->   Operation 302 'br' <Predicate = (funct == 2)> <Delay = 0.00>
ST_9 : Operation 303 [1/1] (0.00ns)   --->   "%zext_ln197_1 = zext i5 %rd to i64" [mips_fun.c:197]   --->   Operation 303 'zext' 'zext_ln197_1' <Predicate = (funct == 0)> <Delay = 0.00>
ST_9 : Operation 304 [1/1] (0.00ns)   --->   "%reg_addr_48 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln197_1" [mips_fun.c:197]   --->   Operation 304 'getelementptr' 'reg_addr_48' <Predicate = (funct == 0)> <Delay = 0.00>
ST_9 : Operation 305 [1/1] (3.25ns)   --->   "store i32 %shl_ln197, i32* %reg_addr_48, align 4" [mips_fun.c:197]   --->   Operation 305 'store' <Predicate = (funct == 0)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_9 : Operation 306 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:198]   --->   Operation 306 'br' <Predicate = (funct == 0)> <Delay = 0.00>

State 10 <SV = 5> <Delay = 7.50>
ST_10 : Operation 307 [1/2] (3.25ns)   --->   "%reg_load_26 = load i32* %reg_addr_44, align 4" [mips_fun.c:194]   --->   Operation 307 'load' 'reg_load_26' <Predicate = (funct == 38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 308 [1/2] (3.25ns)   --->   "%reg_load_27 = load i32* %reg_addr_45, align 4" [mips_fun.c:194]   --->   Operation 308 'load' 'reg_load_27' <Predicate = (funct == 38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 309 [1/1] (0.99ns)   --->   "%xor_ln194 = xor i32 %reg_load_27, %reg_load_26" [mips_fun.c:194]   --->   Operation 309 'xor' 'xor_ln194' <Predicate = (funct == 38)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln194_2 = zext i5 %rd to i64" [mips_fun.c:194]   --->   Operation 310 'zext' 'zext_ln194_2' <Predicate = (funct == 38)> <Delay = 0.00>
ST_10 : Operation 311 [1/1] (0.00ns)   --->   "%reg_addr_46 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln194_2" [mips_fun.c:194]   --->   Operation 311 'getelementptr' 'reg_addr_46' <Predicate = (funct == 38)> <Delay = 0.00>
ST_10 : Operation 312 [1/1] (3.25ns)   --->   "store i32 %xor_ln194, i32* %reg_addr_46, align 4" [mips_fun.c:194]   --->   Operation 312 'store' <Predicate = (funct == 38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 313 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:195]   --->   Operation 313 'br' <Predicate = (funct == 38)> <Delay = 0.00>
ST_10 : Operation 314 [1/2] (3.25ns)   --->   "%reg_load_24 = load i32* %reg_addr_41, align 4" [mips_fun.c:191]   --->   Operation 314 'load' 'reg_load_24' <Predicate = (funct == 37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 315 [1/2] (3.25ns)   --->   "%reg_load_25 = load i32* %reg_addr_42, align 4" [mips_fun.c:191]   --->   Operation 315 'load' 'reg_load_25' <Predicate = (funct == 37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 316 [1/1] (0.99ns)   --->   "%or_ln191 = or i32 %reg_load_25, %reg_load_24" [mips_fun.c:191]   --->   Operation 316 'or' 'or_ln191' <Predicate = (funct == 37)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln191_2 = zext i5 %rd to i64" [mips_fun.c:191]   --->   Operation 317 'zext' 'zext_ln191_2' <Predicate = (funct == 37)> <Delay = 0.00>
ST_10 : Operation 318 [1/1] (0.00ns)   --->   "%reg_addr_43 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln191_2" [mips_fun.c:191]   --->   Operation 318 'getelementptr' 'reg_addr_43' <Predicate = (funct == 37)> <Delay = 0.00>
ST_10 : Operation 319 [1/1] (3.25ns)   --->   "store i32 %or_ln191, i32* %reg_addr_43, align 4" [mips_fun.c:191]   --->   Operation 319 'store' <Predicate = (funct == 37)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 320 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:192]   --->   Operation 320 'br' <Predicate = (funct == 37)> <Delay = 0.00>
ST_10 : Operation 321 [1/2] (3.25ns)   --->   "%reg_load_22 = load i32* %reg_addr_38, align 4" [mips_fun.c:188]   --->   Operation 321 'load' 'reg_load_22' <Predicate = (funct == 36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 322 [1/2] (3.25ns)   --->   "%reg_load_23 = load i32* %reg_addr_39, align 4" [mips_fun.c:188]   --->   Operation 322 'load' 'reg_load_23' <Predicate = (funct == 36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 323 [1/1] (0.99ns)   --->   "%and_ln188 = and i32 %reg_load_23, %reg_load_22" [mips_fun.c:188]   --->   Operation 323 'and' 'and_ln188' <Predicate = (funct == 36)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 324 [1/1] (0.00ns)   --->   "%zext_ln188_2 = zext i5 %rd to i64" [mips_fun.c:188]   --->   Operation 324 'zext' 'zext_ln188_2' <Predicate = (funct == 36)> <Delay = 0.00>
ST_10 : Operation 325 [1/1] (0.00ns)   --->   "%reg_addr_40 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln188_2" [mips_fun.c:188]   --->   Operation 325 'getelementptr' 'reg_addr_40' <Predicate = (funct == 36)> <Delay = 0.00>
ST_10 : Operation 326 [1/1] (3.25ns)   --->   "store i32 %and_ln188, i32* %reg_addr_40, align 4" [mips_fun.c:188]   --->   Operation 326 'store' <Predicate = (funct == 36)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_10 : Operation 327 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:189]   --->   Operation 327 'br' <Predicate = (funct == 36)> <Delay = 0.00>

State 11 <SV = 5> <Delay = 3.25>
ST_11 : Operation 328 [1/2] (3.25ns)   --->   "%reg_load_20 = load i32* %reg_addr_34, align 4" [mips_fun.c:173]   --->   Operation 328 'load' 'reg_load_20' <Predicate = (funct == 25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 329 [1/2] (3.25ns)   --->   "%reg_load_21 = load i32* %reg_addr_35, align 4" [mips_fun.c:173]   --->   Operation 329 'load' 'reg_load_21' <Predicate = (funct == 25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 330 [1/2] (3.25ns)   --->   "%reg_load_18 = load i32* %reg_addr_32, align 4" [mips_fun.c:168]   --->   Operation 330 'load' 'reg_load_18' <Predicate = (funct == 24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_11 : Operation 331 [1/2] (3.25ns)   --->   "%reg_load_19 = load i32* %reg_addr_33, align 4" [mips_fun.c:168]   --->   Operation 331 'load' 'reg_load_19' <Predicate = (funct == 24)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 12 <SV = 6> <Delay = 8.51>
ST_12 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln173_1 = zext i32 %reg_load_20 to i64" [mips_fun.c:173]   --->   Operation 332 'zext' 'zext_ln173_1' <Predicate = (funct == 25)> <Delay = 0.00>
ST_12 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln173_3 = zext i32 %reg_load_21 to i64" [mips_fun.c:173]   --->   Operation 333 'zext' 'zext_ln173_3' <Predicate = (funct == 25)> <Delay = 0.00>
ST_12 : Operation 334 [1/1] (8.51ns)   --->   "%hilo_1 = mul i64 %zext_ln173_1, %zext_ln173_3" [mips_fun.c:173]   --->   Operation 334 'mul' 'hilo_1' <Predicate = (funct == 25)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns)   --->   "%Lo_2 = trunc i64 %hilo_1 to i32" [mips_fun.c:176]   --->   Operation 335 'trunc' 'Lo_2' <Predicate = (funct == 25)> <Delay = 0.00>
ST_12 : Operation 336 [1/1] (0.00ns)   --->   "%Hi_1 = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %hilo_1, i32 32, i32 63)" [mips_fun.c:177]   --->   Operation 336 'partselect' 'Hi_1' <Predicate = (funct == 25)> <Delay = 0.00>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln168 = sext i32 %reg_load_18 to i64" [mips_fun.c:168]   --->   Operation 337 'sext' 'sext_ln168' <Predicate = (funct == 24)> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%sext_ln168_1 = sext i32 %reg_load_19 to i64" [mips_fun.c:168]   --->   Operation 338 'sext' 'sext_ln168_1' <Predicate = (funct == 24)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (8.51ns)   --->   "%hilo = mul nsw i64 %sext_ln168, %sext_ln168_1" [mips_fun.c:168]   --->   Operation 339 'mul' 'hilo' <Predicate = (funct == 24)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.00ns)   --->   "%Lo_1 = trunc i64 %hilo to i32" [mips_fun.c:169]   --->   Operation 340 'trunc' 'Lo_1' <Predicate = (funct == 24)> <Delay = 0.00>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%Hi = call i32 @_ssdm_op_PartSelect.i32.i64.i32.i32(i64 %hilo, i32 32, i32 63)" [mips_fun.c:170]   --->   Operation 341 'partselect' 'Hi' <Predicate = (funct == 24)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 1.81>
ST_13 : Operation 342 [1/1] (1.81ns)   --->   "store i32 %Lo_2, i32* %Lo" [mips_fun.c:178]   --->   Operation 342 'store' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 1.81>
ST_13 : Operation 343 [1/1] (1.81ns)   --->   "store i32 %Hi_1, i32* %Hi_2" [mips_fun.c:178]   --->   Operation 343 'store' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 1.81>
ST_13 : Operation 344 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:178]   --->   Operation 344 'br' <Predicate = (tmp_1 == 0 & funct == 25)> <Delay = 0.00>
ST_13 : Operation 345 [1/1] (1.81ns)   --->   "store i32 %Lo_1, i32* %Lo" [mips_fun.c:171]   --->   Operation 345 'store' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 1.81>
ST_13 : Operation 346 [1/1] (1.81ns)   --->   "store i32 %Hi, i32* %Hi_2" [mips_fun.c:171]   --->   Operation 346 'store' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 1.81>
ST_13 : Operation 347 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:171]   --->   Operation 347 'br' <Predicate = (tmp_1 == 0 & funct == 24)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 5.80>
ST_14 : Operation 348 [1/2] (3.25ns)   --->   "%reg_load_16 = load i32* %reg_addr_29, align 4" [mips_fun.c:164]   --->   Operation 348 'load' 'reg_load_16' <Predicate = (funct == 35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 349 [1/2] (3.25ns)   --->   "%reg_load_17 = load i32* %reg_addr_30, align 4" [mips_fun.c:164]   --->   Operation 349 'load' 'reg_load_17' <Predicate = (funct == 35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 350 [1/1] (2.55ns)   --->   "%sub_ln164 = sub nsw i32 %reg_load_16, %reg_load_17" [mips_fun.c:164]   --->   Operation 350 'sub' 'sub_ln164' <Predicate = (funct == 35)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 351 [1/2] (3.25ns)   --->   "%reg_load_14 = load i32* %reg_addr_26, align 4" [mips_fun.c:161]   --->   Operation 351 'load' 'reg_load_14' <Predicate = (funct == 33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 352 [1/2] (3.25ns)   --->   "%reg_load_15 = load i32* %reg_addr_27, align 4" [mips_fun.c:161]   --->   Operation 352 'load' 'reg_load_15' <Predicate = (funct == 33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_14 : Operation 353 [1/1] (2.55ns)   --->   "%add_ln161 = add nsw i32 %reg_load_15, %reg_load_14" [mips_fun.c:161]   --->   Operation 353 'add' 'add_ln161' <Predicate = (funct == 33)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 3.25>
ST_15 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln164_2 = zext i5 %rd to i64" [mips_fun.c:164]   --->   Operation 354 'zext' 'zext_ln164_2' <Predicate = (funct == 35)> <Delay = 0.00>
ST_15 : Operation 355 [1/1] (0.00ns)   --->   "%reg_addr_31 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln164_2" [mips_fun.c:164]   --->   Operation 355 'getelementptr' 'reg_addr_31' <Predicate = (funct == 35)> <Delay = 0.00>
ST_15 : Operation 356 [1/1] (3.25ns)   --->   "store i32 %sub_ln164, i32* %reg_addr_31, align 4" [mips_fun.c:164]   --->   Operation 356 'store' <Predicate = (funct == 35)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 357 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:165]   --->   Operation 357 'br' <Predicate = (funct == 35)> <Delay = 0.00>
ST_15 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln161_2 = zext i5 %rd to i64" [mips_fun.c:161]   --->   Operation 358 'zext' 'zext_ln161_2' <Predicate = (funct == 33)> <Delay = 0.00>
ST_15 : Operation 359 [1/1] (0.00ns)   --->   "%reg_addr_28 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln161_2" [mips_fun.c:161]   --->   Operation 359 'getelementptr' 'reg_addr_28' <Predicate = (funct == 33)> <Delay = 0.00>
ST_15 : Operation 360 [1/1] (3.25ns)   --->   "store i32 %add_ln161, i32* %reg_addr_28, align 4" [mips_fun.c:161]   --->   Operation 360 'store' <Predicate = (funct == 33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_15 : Operation 361 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:162]   --->   Operation 361 'br' <Predicate = (funct == 33)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 5.72>
ST_16 : Operation 362 [1/2] (3.25ns)   --->   "%reg_load_13 = load i32* %reg_addr_24, align 4" [mips_fun.c:285]   --->   Operation 362 'load' 'reg_load_13' <Predicate = (tmp_1 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln285_1 = zext i16 %address to i32" [mips_fun.c:285]   --->   Operation 363 'zext' 'zext_ln285_1' <Predicate = (tmp_1 == 11)> <Delay = 0.00>
ST_16 : Operation 364 [1/1] (2.47ns)   --->   "%icmp_ln285 = icmp ult i32 %reg_load_13, %zext_ln285_1" [mips_fun.c:285]   --->   Operation 364 'icmp' 'icmp_ln285' <Predicate = (tmp_1 == 11)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 365 [1/2] (3.25ns)   --->   "%reg_load_12 = load i32* %reg_addr_22, align 4" [mips_fun.c:281]   --->   Operation 365 'load' 'reg_load_12' <Predicate = (tmp_1 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_16 : Operation 366 [1/1] (0.00ns)   --->   "%sext_ln281 = sext i16 %address to i32" [mips_fun.c:281]   --->   Operation 366 'sext' 'sext_ln281' <Predicate = (tmp_1 == 10)> <Delay = 0.00>
ST_16 : Operation 367 [1/1] (2.47ns)   --->   "%icmp_ln281 = icmp slt i32 %reg_load_12, %sext_ln281" [mips_fun.c:281]   --->   Operation 367 'icmp' 'icmp_ln281' <Predicate = (tmp_1 == 10)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 3.25>
ST_17 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln285_2 = zext i1 %icmp_ln285 to i32" [mips_fun.c:285]   --->   Operation 368 'zext' 'zext_ln285_2' <Predicate = (tmp_1 == 11)> <Delay = 0.00>
ST_17 : Operation 369 [1/1] (0.00ns)   --->   "%zext_ln285_3 = zext i5 %rt to i64" [mips_fun.c:285]   --->   Operation 369 'zext' 'zext_ln285_3' <Predicate = (tmp_1 == 11)> <Delay = 0.00>
ST_17 : Operation 370 [1/1] (0.00ns)   --->   "%reg_addr_25 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln285_3" [mips_fun.c:285]   --->   Operation 370 'getelementptr' 'reg_addr_25' <Predicate = (tmp_1 == 11)> <Delay = 0.00>
ST_17 : Operation 371 [1/1] (3.25ns)   --->   "store i32 %zext_ln285_2, i32* %reg_addr_25, align 4" [mips_fun.c:285]   --->   Operation 371 'store' <Predicate = (tmp_1 == 11)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 372 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:286]   --->   Operation 372 'br' <Predicate = (tmp_1 == 11)> <Delay = 0.00>
ST_17 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln281_1 = zext i1 %icmp_ln281 to i32" [mips_fun.c:281]   --->   Operation 373 'zext' 'zext_ln281_1' <Predicate = (tmp_1 == 10)> <Delay = 0.00>
ST_17 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln281_2 = zext i5 %rt to i64" [mips_fun.c:281]   --->   Operation 374 'zext' 'zext_ln281_2' <Predicate = (tmp_1 == 10)> <Delay = 0.00>
ST_17 : Operation 375 [1/1] (0.00ns)   --->   "%reg_addr_23 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln281_2" [mips_fun.c:281]   --->   Operation 375 'getelementptr' 'reg_addr_23' <Predicate = (tmp_1 == 10)> <Delay = 0.00>
ST_17 : Operation 376 [1/1] (3.25ns)   --->   "store i32 %zext_ln281_1, i32* %reg_addr_23, align 4" [mips_fun.c:281]   --->   Operation 376 'store' <Predicate = (tmp_1 == 10)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_17 : Operation 377 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:282]   --->   Operation 377 'br' <Predicate = (tmp_1 == 10)> <Delay = 0.00>

State 18 <SV = 5> <Delay = 5.72>
ST_18 : Operation 378 [1/2] (3.25ns)   --->   "%reg_load_11 = load i32* %reg_addr_21, align 4" [mips_fun.c:276]   --->   Operation 378 'load' 'reg_load_11' <Predicate = (tmp_1 == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_2 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_load_11, i32 31)" [mips_fun.c:276]   --->   Operation 379 'bitselect' 'tmp_2' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_18 : Operation 380 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.._crit_edge_crit_edge5, label %38" [mips_fun.c:276]   --->   Operation 380 'br' <Predicate = (tmp_1 == 1)> <Delay = 0.00>
ST_18 : Operation 381 [1/1] (0.00ns)   --->   "%shl_ln3 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %address, i2 0)" [mips_fun.c:277]   --->   Operation 381 'bitconcatenate' 'shl_ln3' <Predicate = (tmp_1 == 1 & !tmp_2)> <Delay = 0.00>
ST_18 : Operation 382 [1/1] (0.00ns)   --->   "%sext_ln277 = sext i18 %shl_ln3 to i32" [mips_fun.c:277]   --->   Operation 382 'sext' 'sext_ln277' <Predicate = (tmp_1 == 1 & !tmp_2)> <Delay = 0.00>
ST_18 : Operation 383 [1/1] (2.55ns)   --->   "%pc_11 = add nsw i32 %pc_6_load, %sext_ln277" [mips_fun.c:277]   --->   Operation 383 'add' 'pc_11' <Predicate = (tmp_1 == 1 & !tmp_2)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 384 [1/1] (2.02ns)   --->   "store i32 %pc_11, i32* %pc_6" [mips_fun.c:277]   --->   Operation 384 'store' <Predicate = (tmp_1 == 1 & !tmp_2)> <Delay = 2.02>
ST_18 : Operation 385 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:277]   --->   Operation 385 'br' <Predicate = (tmp_1 == 1 & !tmp_2)> <Delay = 0.00>
ST_18 : Operation 386 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:276]   --->   Operation 386 'store' <Predicate = (tmp_1 == 1 & tmp_2)> <Delay = 2.02>
ST_18 : Operation 387 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:276]   --->   Operation 387 'br' <Predicate = (tmp_1 == 1 & tmp_2)> <Delay = 0.00>
ST_18 : Operation 388 [1/2] (3.25ns)   --->   "%reg_load_9 = load i32* %reg_addr_19, align 4" [mips_fun.c:272]   --->   Operation 388 'load' 'reg_load_9' <Predicate = (tmp_1 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 389 [1/2] (3.25ns)   --->   "%reg_load_10 = load i32* %reg_addr_20, align 4" [mips_fun.c:272]   --->   Operation 389 'load' 'reg_load_10' <Predicate = (tmp_1 == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 390 [1/1] (2.47ns)   --->   "%icmp_ln272 = icmp eq i32 %reg_load_9, %reg_load_10" [mips_fun.c:272]   --->   Operation 390 'icmp' 'icmp_ln272' <Predicate = (tmp_1 == 5)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 391 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %.._crit_edge_crit_edge4, label %36" [mips_fun.c:272]   --->   Operation 391 'br' <Predicate = (tmp_1 == 5)> <Delay = 0.00>
ST_18 : Operation 392 [1/1] (0.00ns)   --->   "%shl_ln2 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %address, i2 0)" [mips_fun.c:273]   --->   Operation 392 'bitconcatenate' 'shl_ln2' <Predicate = (tmp_1 == 5 & !icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 393 [1/1] (0.00ns)   --->   "%sext_ln273 = sext i18 %shl_ln2 to i32" [mips_fun.c:273]   --->   Operation 393 'sext' 'sext_ln273' <Predicate = (tmp_1 == 5 & !icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 394 [1/1] (2.55ns)   --->   "%pc_10 = add nsw i32 %pc_6_load, %sext_ln273" [mips_fun.c:273]   --->   Operation 394 'add' 'pc_10' <Predicate = (tmp_1 == 5 & !icmp_ln272)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 395 [1/1] (2.02ns)   --->   "store i32 %pc_10, i32* %pc_6" [mips_fun.c:273]   --->   Operation 395 'store' <Predicate = (tmp_1 == 5 & !icmp_ln272)> <Delay = 2.02>
ST_18 : Operation 396 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:273]   --->   Operation 396 'br' <Predicate = (tmp_1 == 5 & !icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 397 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:272]   --->   Operation 397 'store' <Predicate = (tmp_1 == 5 & icmp_ln272)> <Delay = 2.02>
ST_18 : Operation 398 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:272]   --->   Operation 398 'br' <Predicate = (tmp_1 == 5 & icmp_ln272)> <Delay = 0.00>
ST_18 : Operation 399 [1/2] (3.25ns)   --->   "%reg_load_7 = load i32* %reg_addr_17, align 4" [mips_fun.c:268]   --->   Operation 399 'load' 'reg_load_7' <Predicate = (tmp_1 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 400 [1/2] (3.25ns)   --->   "%reg_load_8 = load i32* %reg_addr_18, align 4" [mips_fun.c:268]   --->   Operation 400 'load' 'reg_load_8' <Predicate = (tmp_1 == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_18 : Operation 401 [1/1] (2.47ns)   --->   "%icmp_ln268 = icmp eq i32 %reg_load_7, %reg_load_8" [mips_fun.c:268]   --->   Operation 401 'icmp' 'icmp_ln268' <Predicate = (tmp_1 == 4)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 402 [1/1] (0.00ns)   --->   "br i1 %icmp_ln268, label %34, label %.._crit_edge_crit_edge3" [mips_fun.c:268]   --->   Operation 402 'br' <Predicate = (tmp_1 == 4)> <Delay = 0.00>
ST_18 : Operation 403 [1/1] (2.02ns)   --->   "store i32 %pc, i32* %pc_6" [mips_fun.c:268]   --->   Operation 403 'store' <Predicate = (tmp_1 == 4 & !icmp_ln268)> <Delay = 2.02>
ST_18 : Operation 404 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:268]   --->   Operation 404 'br' <Predicate = (tmp_1 == 4 & !icmp_ln268)> <Delay = 0.00>
ST_18 : Operation 405 [1/1] (0.00ns)   --->   "%shl_ln1 = call i18 @_ssdm_op_BitConcatenate.i18.i16.i2(i16 %address, i2 0)" [mips_fun.c:269]   --->   Operation 405 'bitconcatenate' 'shl_ln1' <Predicate = (tmp_1 == 4 & icmp_ln268)> <Delay = 0.00>
ST_18 : Operation 406 [1/1] (0.00ns)   --->   "%sext_ln269 = sext i18 %shl_ln1 to i32" [mips_fun.c:269]   --->   Operation 406 'sext' 'sext_ln269' <Predicate = (tmp_1 == 4 & icmp_ln268)> <Delay = 0.00>
ST_18 : Operation 407 [1/1] (2.55ns)   --->   "%pc_9 = add nsw i32 %pc_6_load, %sext_ln269" [mips_fun.c:269]   --->   Operation 407 'add' 'pc_9' <Predicate = (tmp_1 == 4 & icmp_ln268)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 408 [1/1] (2.02ns)   --->   "store i32 %pc_9, i32* %pc_6" [mips_fun.c:269]   --->   Operation 408 'store' <Predicate = (tmp_1 == 4 & icmp_ln268)> <Delay = 2.02>
ST_18 : Operation 409 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:269]   --->   Operation 409 'br' <Predicate = (tmp_1 == 4 & icmp_ln268)> <Delay = 0.00>

State 19 <SV = 5> <Delay = 8.42>
ST_19 : Operation 410 [1/2] (3.25ns)   --->   "%reg_load_5 = load i32* %reg_addr_14, align 4" [mips_fun.c:260]   --->   Operation 410 'load' 'reg_load_5' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 411 [1/2] (3.25ns)   --->   "%reg_load_6 = load i32* %reg_addr_15, align 4" [mips_fun.c:260]   --->   Operation 411 'load' 'reg_load_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 412 [1/1] (0.00ns)   --->   "%trunc_ln260 = trunc i32 %reg_load_6 to i8" [mips_fun.c:260]   --->   Operation 412 'trunc' 'trunc_ln260' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 413 [1/1] (1.91ns)   --->   "%add_ln260 = add i8 %trunc_ln260_1, %trunc_ln260" [mips_fun.c:260]   --->   Operation 413 'add' 'add_ln260' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 414 [1/1] (0.00ns)   --->   "%trunc_ln260_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln260, i32 2, i32 7)" [mips_fun.c:260]   --->   Operation 414 'partselect' 'trunc_ln260_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 415 [1/1] (0.00ns)   --->   "%zext_ln260_2 = zext i6 %trunc_ln260_2 to i64" [mips_fun.c:260]   --->   Operation 415 'zext' 'zext_ln260_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 416 [1/1] (0.00ns)   --->   "%dmem_addr_2 = getelementptr inbounds [64 x i32]* %dmem, i64 0, i64 %zext_ln260_2" [mips_fun.c:260]   --->   Operation 416 'getelementptr' 'dmem_addr_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 417 [1/1] (3.25ns)   --->   "store i32 %reg_load_5, i32* %dmem_addr_2, align 4" [mips_fun.c:260]   --->   Operation 417 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_19 : Operation 418 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:261]   --->   Operation 418 'br' <Predicate = true> <Delay = 0.00>

State 20 <SV = 5> <Delay = 8.42>
ST_20 : Operation 419 [1/2] (3.25ns)   --->   "%reg_load_4 = load i32* %reg_addr_12, align 4" [mips_fun.c:257]   --->   Operation 419 'load' 'reg_load_4' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_20 : Operation 420 [1/1] (0.00ns)   --->   "%trunc_ln257 = trunc i32 %reg_load_4 to i8" [mips_fun.c:257]   --->   Operation 420 'trunc' 'trunc_ln257' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 421 [1/1] (1.91ns)   --->   "%add_ln257 = add i8 %trunc_ln257_1, %trunc_ln257" [mips_fun.c:257]   --->   Operation 421 'add' 'add_ln257' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 422 [1/1] (0.00ns)   --->   "%trunc_ln257_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %add_ln257, i32 2, i32 7)" [mips_fun.c:257]   --->   Operation 422 'partselect' 'trunc_ln257_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 423 [1/1] (0.00ns)   --->   "%zext_ln257_1 = zext i6 %trunc_ln257_2 to i64" [mips_fun.c:257]   --->   Operation 423 'zext' 'zext_ln257_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 424 [1/1] (0.00ns)   --->   "%dmem_addr_1 = getelementptr inbounds [64 x i32]* %dmem, i64 0, i64 %zext_ln257_1" [mips_fun.c:257]   --->   Operation 424 'getelementptr' 'dmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 425 [2/2] (3.25ns)   --->   "%dmem_load = load i32* %dmem_addr_1, align 4" [mips_fun.c:257]   --->   Operation 425 'load' 'dmem_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>

State 21 <SV = 6> <Delay = 6.50>
ST_21 : Operation 426 [1/2] (3.25ns)   --->   "%dmem_load = load i32* %dmem_addr_1, align 4" [mips_fun.c:257]   --->   Operation 426 'load' 'dmem_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln257_2 = zext i5 %rt to i64" [mips_fun.c:257]   --->   Operation 427 'zext' 'zext_ln257_2' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 428 [1/1] (0.00ns)   --->   "%reg_addr_13 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln257_2" [mips_fun.c:257]   --->   Operation 428 'getelementptr' 'reg_addr_13' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (3.25ns)   --->   "store i32 %dmem_load, i32* %reg_addr_13, align 4" [mips_fun.c:257]   --->   Operation 429 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 430 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:258]   --->   Operation 430 'br' <Predicate = true> <Delay = 0.00>

State 22 <SV = 5> <Delay = 7.50>
ST_22 : Operation 431 [1/2] (3.25ns)   --->   "%reg_load_3 = load i32* %reg_addr_10, align 4" [mips_fun.c:253]   --->   Operation 431 'load' 'reg_load_3' <Predicate = (tmp_1 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i16 %address to i32" [mips_fun.c:253]   --->   Operation 432 'zext' 'zext_ln253_1' <Predicate = (tmp_1 == 14)> <Delay = 0.00>
ST_22 : Operation 433 [1/1] (0.99ns)   --->   "%xor_ln253 = xor i32 %reg_load_3, %zext_ln253_1" [mips_fun.c:253]   --->   Operation 433 'xor' 'xor_ln253' <Predicate = (tmp_1 == 14)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 434 [1/1] (0.00ns)   --->   "%zext_ln253_2 = zext i5 %rt to i64" [mips_fun.c:253]   --->   Operation 434 'zext' 'zext_ln253_2' <Predicate = (tmp_1 == 14)> <Delay = 0.00>
ST_22 : Operation 435 [1/1] (0.00ns)   --->   "%reg_addr_11 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln253_2" [mips_fun.c:253]   --->   Operation 435 'getelementptr' 'reg_addr_11' <Predicate = (tmp_1 == 14)> <Delay = 0.00>
ST_22 : Operation 436 [1/1] (3.25ns)   --->   "store i32 %xor_ln253, i32* %reg_addr_11, align 4" [mips_fun.c:253]   --->   Operation 436 'store' <Predicate = (tmp_1 == 14)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 437 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:254]   --->   Operation 437 'br' <Predicate = (tmp_1 == 14)> <Delay = 0.00>
ST_22 : Operation 438 [1/2] (3.25ns)   --->   "%reg_load_2 = load i32* %reg_addr_8, align 4" [mips_fun.c:250]   --->   Operation 438 'load' 'reg_load_2' <Predicate = (tmp_1 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 439 [1/1] (0.00ns)   --->   "%trunc_ln250 = trunc i32 %reg_load_2 to i16" [mips_fun.c:250]   --->   Operation 439 'trunc' 'trunc_ln250' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_22 : Operation 440 [1/1] (0.99ns)   --->   "%or_ln250 = or i16 %trunc_ln250, %address" [mips_fun.c:250]   --->   Operation 440 'or' 'or_ln250' <Predicate = (tmp_1 == 13)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 441 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %reg_load_2, i32 16, i32 31)" [mips_fun.c:250]   --->   Operation 441 'partselect' 'tmp' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_22 : Operation 442 [1/1] (0.00ns)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i16.i16(i16 %tmp, i16 %or_ln250)" [mips_fun.c:250]   --->   Operation 442 'bitconcatenate' 'or_ln' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_22 : Operation 443 [1/1] (0.00ns)   --->   "%zext_ln250_1 = zext i5 %rt to i64" [mips_fun.c:250]   --->   Operation 443 'zext' 'zext_ln250_1' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_22 : Operation 444 [1/1] (0.00ns)   --->   "%reg_addr_9 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln250_1" [mips_fun.c:250]   --->   Operation 444 'getelementptr' 'reg_addr_9' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_22 : Operation 445 [1/1] (3.25ns)   --->   "store i32 %or_ln, i32* %reg_addr_9, align 4" [mips_fun.c:250]   --->   Operation 445 'store' <Predicate = (tmp_1 == 13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 446 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:251]   --->   Operation 446 'br' <Predicate = (tmp_1 == 13)> <Delay = 0.00>
ST_22 : Operation 447 [1/2] (3.25ns)   --->   "%reg_load_1 = load i32* %reg_addr_6, align 4" [mips_fun.c:247]   --->   Operation 447 'load' 'reg_load_1' <Predicate = (tmp_1 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 448 [1/1] (0.00ns)   --->   "%trunc_ln247 = trunc i32 %reg_load_1 to i16" [mips_fun.c:247]   --->   Operation 448 'trunc' 'trunc_ln247' <Predicate = (tmp_1 == 12)> <Delay = 0.00>
ST_22 : Operation 449 [1/1] (0.99ns)   --->   "%and_ln247 = and i16 %trunc_ln247, %address" [mips_fun.c:247]   --->   Operation 449 'and' 'and_ln247' <Predicate = (tmp_1 == 12)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 450 [1/1] (0.00ns)   --->   "%zext_ln247_1 = zext i16 %and_ln247 to i32" [mips_fun.c:247]   --->   Operation 450 'zext' 'zext_ln247_1' <Predicate = (tmp_1 == 12)> <Delay = 0.00>
ST_22 : Operation 451 [1/1] (0.00ns)   --->   "%zext_ln247_2 = zext i5 %rt to i64" [mips_fun.c:247]   --->   Operation 451 'zext' 'zext_ln247_2' <Predicate = (tmp_1 == 12)> <Delay = 0.00>
ST_22 : Operation 452 [1/1] (0.00ns)   --->   "%reg_addr_7 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln247_2" [mips_fun.c:247]   --->   Operation 452 'getelementptr' 'reg_addr_7' <Predicate = (tmp_1 == 12)> <Delay = 0.00>
ST_22 : Operation 453 [1/1] (3.25ns)   --->   "store i32 %zext_ln247_1, i32* %reg_addr_7, align 4" [mips_fun.c:247]   --->   Operation 453 'store' <Predicate = (tmp_1 == 12)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 454 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:248]   --->   Operation 454 'br' <Predicate = (tmp_1 == 12)> <Delay = 0.00>

State 23 <SV = 5> <Delay = 5.80>
ST_23 : Operation 455 [1/2] (3.25ns)   --->   "%reg_load = load i32* %reg_addr_4, align 4" [mips_fun.c:243]   --->   Operation 455 'load' 'reg_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_23 : Operation 456 [1/1] (0.00ns)   --->   "%sext_ln243 = sext i16 %address to i32" [mips_fun.c:243]   --->   Operation 456 'sext' 'sext_ln243' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 457 [1/1] (2.55ns)   --->   "%add_ln243 = add nsw i32 %reg_load, %sext_ln243" [mips_fun.c:243]   --->   Operation 457 'add' 'add_ln243' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 6> <Delay = 3.25>
ST_24 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln243_1 = zext i5 %rt to i64" [mips_fun.c:243]   --->   Operation 458 'zext' 'zext_ln243_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 459 [1/1] (0.00ns)   --->   "%reg_addr_5 = getelementptr inbounds [32 x i32]* %reg, i64 0, i64 %zext_ln243_1" [mips_fun.c:243]   --->   Operation 459 'getelementptr' 'reg_addr_5' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 460 [1/1] (3.25ns)   --->   "store i32 %add_ln243, i32* %reg_addr_5, align 4" [mips_fun.c:243]   --->   Operation 460 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_24 : Operation 461 [1/1] (0.00ns)   --->   "br label %._crit_edge" [mips_fun.c:244]   --->   Operation 461 'br' <Predicate = true> <Delay = 0.00>

State 25 <SV = 8> <Delay = 3.25>
ST_25 : Operation 462 [1/1] (0.00ns)   --->   "%pc_6_load_1 = load i32* %pc_6" [mips_fun.c:296]   --->   Operation 462 'load' 'pc_6_load_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 463 [1/1] (3.25ns)   --->   "store i32 0, i32* %reg_addr_2, align 16" [mips_fun.c:294]   --->   Operation 463 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_25 : Operation 464 [1/1] (2.47ns)   --->   "%icmp_ln296 = icmp eq i32 %pc_6_load_1, 0" [mips_fun.c:296]   --->   Operation 464 'icmp' 'icmp_ln296' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 465 [1/1] (0.00ns)   --->   "br i1 %icmp_ln296, label %41, label %.preheader" [mips_fun.c:296]   --->   Operation 465 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 466 [1/1] (2.47ns)   --->   "%icmp_ln299 = icmp ne i32 %n_inst, 611" [mips_fun.c:299]   --->   Operation 466 'icmp' 'icmp_ln299' <Predicate = (icmp_ln296)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 467 [1/1] (0.00ns)   --->   "%zext_ln299 = zext i1 %icmp_ln299 to i4" [mips_fun.c:299]   --->   Operation 467 'zext' 'zext_ln299' <Predicate = (icmp_ln296)> <Delay = 0.00>
ST_25 : Operation 468 [1/1] (1.76ns)   --->   "br label %42" [mips_fun.c:300]   --->   Operation 468 'br' <Predicate = (icmp_ln296)> <Delay = 1.76>

State 26 <SV = 9> <Delay = 3.25>
ST_26 : Operation 469 [1/1] (0.00ns)   --->   "%main_result_0 = phi i4 [ %zext_ln299, %41 ], [ %main_result, %43 ]"   --->   Operation 469 'phi' 'main_result_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 470 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %41 ], [ %j, %43 ]"   --->   Operation 470 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 471 [1/1] (1.30ns)   --->   "%icmp_ln300 = icmp eq i4 %j_0, -8" [mips_fun.c:300]   --->   Operation 471 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 472 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 472 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 473 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [mips_fun.c:300]   --->   Operation 473 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 474 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %44, label %43" [mips_fun.c:300]   --->   Operation 474 'br' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln302 = zext i4 %j_0 to i64" [mips_fun.c:302]   --->   Operation 475 'zext' 'zext_ln302' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 476 [1/1] (0.00ns)   --->   "%dmem_addr_3 = getelementptr inbounds [64 x i32]* %dmem, i64 0, i64 %zext_ln302" [mips_fun.c:302]   --->   Operation 476 'getelementptr' 'dmem_addr_3' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 477 [2/2] (3.25ns)   --->   "%dmem_load_1 = load i32* %dmem_addr_3, align 4" [mips_fun.c:302]   --->   Operation 477 'load' 'dmem_load_1' <Predicate = (!icmp_ln300)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_26 : Operation 478 [1/1] (0.00ns)   --->   "%outData_addr = getelementptr [8 x i7]* @outData, i64 0, i64 %zext_ln302" [mips_fun.c:302]   --->   Operation 478 'getelementptr' 'outData_addr' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 479 [2/2] (3.25ns)   --->   "%outData_load = load i7* %outData_addr, align 1" [mips_fun.c:302]   --->   Operation 479 'load' 'outData_load' <Predicate = (!icmp_ln300)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_26 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln300 = zext i4 %main_result_0 to i32" [mips_fun.c:300]   --->   Operation 480 'zext' 'zext_ln300' <Predicate = (icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 481 [1/1] (0.00ns)   --->   "ret i32 %zext_ln300" [mips_fun.c:307]   --->   Operation 481 'ret' <Predicate = (icmp_ln300)> <Delay = 0.00>

State 27 <SV = 10> <Delay = 7.46>
ST_27 : Operation 482 [1/2] (3.25ns)   --->   "%dmem_load_1 = load i32* %dmem_addr_3, align 4" [mips_fun.c:302]   --->   Operation 482 'load' 'dmem_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_27 : Operation 483 [1/2] (3.25ns)   --->   "%outData_load = load i7* %outData_addr, align 1" [mips_fun.c:302]   --->   Operation 483 'load' 'outData_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 7> <Depth = 8> <ROM>
ST_27 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln302 = sext i7 %outData_load to i32" [mips_fun.c:302]   --->   Operation 484 'sext' 'sext_ln302' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 485 [1/1] (2.47ns)   --->   "%icmp_ln304 = icmp ne i32 %dmem_load_1, %sext_ln302" [mips_fun.c:304]   --->   Operation 485 'icmp' 'icmp_ln304' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 486 [1/1] (0.00ns)   --->   "%zext_ln304 = zext i1 %icmp_ln304 to i4" [mips_fun.c:304]   --->   Operation 486 'zext' 'zext_ln304' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 487 [1/1] (1.73ns)   --->   "%main_result = add i4 %zext_ln304, %main_result_0" [mips_fun.c:304]   --->   Operation 487 'add' 'main_result' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 488 [1/1] (0.00ns)   --->   "br label %42" [mips_fun.c:300]   --->   Operation 488 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', mips_fun.c:128) [13]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mips_fun.c:128) [13]  (0 ns)
	'getelementptr' operation ('reg_addr_1', mips_fun.c:130) [20]  (0 ns)
	'store' operation ('store_ln130', mips_fun.c:130) of constant 0 on array 'reg', mips_fun.c:104 [21]  (3.25 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', mips_fun.c:134) [28]  (0 ns)
	'getelementptr' operation ('A_addr', mips_fun.c:136) [35]  (0 ns)
	'load' operation ('A_load', mips_fun.c:136) on array 'A' [36]  (3.25 ns)

 <State 4>: 6.51ns
The critical path consists of the following:
	'load' operation ('A_load', mips_fun.c:136) on array 'A' [36]  (3.25 ns)
	'store' operation ('store_ln136', mips_fun.c:136) of variable 'sext_ln136', mips_fun.c:136 on array 'dmem', mips_fun.c:108 [39]  (3.25 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'load' operation ('pc_6_load', mips_fun.c:144) on local variable 'pc' [53]  (0 ns)
	'getelementptr' operation ('imem_addr', mips_fun.c:143) [56]  (0 ns)
	'load' operation ('ins', mips_fun.c:143) on array 'imem' [57]  (3.25 ns)

 <State 6>: 6.51ns
The critical path consists of the following:
	'load' operation ('ins', mips_fun.c:143) on array 'imem' [57]  (3.25 ns)
	'getelementptr' operation ('reg_addr_6', mips_fun.c:247) [422]  (0 ns)
	'load' operation ('reg_load_1', mips_fun.c:247) on array 'reg', mips_fun.c:104 [423]  (3.25 ns)

 <State 7>: 5.28ns
The critical path consists of the following:
	'load' operation ('pc', mips_fun.c:217) on array 'reg', mips_fun.c:104 [87]  (3.25 ns)
	'store' operation ('store_ln218', mips_fun.c:218) of variable 'pc', mips_fun.c:217 on local variable 'pc' [88]  (2.03 ns)

 <State 8>: 7.67ns
The critical path consists of the following:
	'load' operation ('reg_load_32', mips_fun.c:206) on array 'reg', mips_fun.c:104 [121]  (3.25 ns)
	'ashr' operation ('ashr_ln206', mips_fun.c:206) [125]  (4.42 ns)

 <State 9>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln213', mips_fun.c:213) of variable 'zext_ln213_2', mips_fun.c:213 on array 'reg', mips_fun.c:104 [101]  (3.25 ns)

 <State 10>: 7.5ns
The critical path consists of the following:
	'load' operation ('reg_load_26', mips_fun.c:194) on array 'reg', mips_fun.c:104 [167]  (3.25 ns)
	'xor' operation ('xor_ln194', mips_fun.c:194) [171]  (0.993 ns)
	'store' operation ('store_ln194', mips_fun.c:194) of variable 'xor_ln194', mips_fun.c:194 on array 'reg', mips_fun.c:104 [174]  (3.25 ns)

 <State 11>: 3.25ns
The critical path consists of the following:
	'load' operation ('reg_load_20', mips_fun.c:173) on array 'reg', mips_fun.c:104 [220]  (3.25 ns)

 <State 12>: 8.51ns
The critical path consists of the following:
	'mul' operation ('hilo', mips_fun.c:173) [226]  (8.51 ns)

 <State 13>: 1.81ns
The critical path consists of the following:
	'store' operation ('store_ln178', mips_fun.c:178) of variable 'Lo', mips_fun.c:176 on local variable 'Lo' [229]  (1.81 ns)

 <State 14>: 5.81ns
The critical path consists of the following:
	'load' operation ('reg_load_16', mips_fun.c:164) on array 'reg', mips_fun.c:104 [252]  (3.25 ns)
	'sub' operation ('sub_ln164', mips_fun.c:164) [256]  (2.55 ns)

 <State 15>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('reg_addr_31', mips_fun.c:164) [258]  (0 ns)
	'store' operation ('store_ln164', mips_fun.c:164) of variable 'sub_ln164', mips_fun.c:164 on array 'reg', mips_fun.c:104 [259]  (3.25 ns)

 <State 16>: 5.73ns
The critical path consists of the following:
	'load' operation ('reg_load_13', mips_fun.c:285) on array 'reg', mips_fun.c:104 [285]  (3.25 ns)
	'icmp' operation ('icmp_ln285', mips_fun.c:285) [287]  (2.47 ns)

 <State 17>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln285', mips_fun.c:285) of variable 'zext_ln285_2', mips_fun.c:285 on array 'reg', mips_fun.c:104 [291]  (3.25 ns)

 <State 18>: 5.73ns
The critical path consists of the following:
	'load' operation ('reg_load_9', mips_fun.c:272) on array 'reg', mips_fun.c:104 [324]  (3.25 ns)
	'icmp' operation ('icmp_ln272', mips_fun.c:272) [328]  (2.47 ns)

 <State 19>: 8.42ns
The critical path consists of the following:
	'load' operation ('reg_load_6', mips_fun.c:260) on array 'reg', mips_fun.c:104 [370]  (3.25 ns)
	'add' operation ('add_ln260', mips_fun.c:260) [373]  (1.92 ns)
	'getelementptr' operation ('dmem_addr_2', mips_fun.c:260) [376]  (0 ns)
	'store' operation ('store_ln260', mips_fun.c:260) of variable 'reg_load_5', mips_fun.c:260 on array 'dmem', mips_fun.c:108 [377]  (3.25 ns)

 <State 20>: 8.42ns
The critical path consists of the following:
	'load' operation ('reg_load_4', mips_fun.c:257) on array 'reg', mips_fun.c:104 [383]  (3.25 ns)
	'add' operation ('add_ln257', mips_fun.c:257) [386]  (1.92 ns)
	'getelementptr' operation ('dmem_addr_1', mips_fun.c:257) [389]  (0 ns)
	'load' operation ('dmem_load', mips_fun.c:257) on array 'dmem', mips_fun.c:108 [390]  (3.25 ns)

 <State 21>: 6.51ns
The critical path consists of the following:
	'load' operation ('dmem_load', mips_fun.c:257) on array 'dmem', mips_fun.c:108 [390]  (3.25 ns)
	'store' operation ('store_ln257', mips_fun.c:257) of variable 'dmem_load', mips_fun.c:257 on array 'reg', mips_fun.c:104 [393]  (3.25 ns)

 <State 22>: 7.5ns
The critical path consists of the following:
	'load' operation ('reg_load_3', mips_fun.c:253) on array 'reg', mips_fun.c:104 [399]  (3.25 ns)
	'xor' operation ('xor_ln253', mips_fun.c:253) [401]  (0.993 ns)
	'store' operation ('store_ln253', mips_fun.c:253) of variable 'xor_ln253', mips_fun.c:253 on array 'reg', mips_fun.c:104 [404]  (3.25 ns)

 <State 23>: 5.81ns
The critical path consists of the following:
	'load' operation ('reg_load', mips_fun.c:243) on array 'reg', mips_fun.c:104 [435]  (3.25 ns)
	'add' operation ('add_ln243', mips_fun.c:243) [437]  (2.55 ns)

 <State 24>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('reg_addr_5', mips_fun.c:243) [439]  (0 ns)
	'store' operation ('store_ln243', mips_fun.c:243) of variable 'add_ln243', mips_fun.c:243 on array 'reg', mips_fun.c:104 [440]  (3.25 ns)

 <State 25>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln294', mips_fun.c:294) of constant 0 on array 'reg', mips_fun.c:104 [448]  (3.25 ns)

 <State 26>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', mips_fun.c:300) [457]  (0 ns)
	'getelementptr' operation ('dmem_addr_3', mips_fun.c:302) [464]  (0 ns)
	'load' operation ('dmem_load_1', mips_fun.c:302) on array 'dmem', mips_fun.c:108 [465]  (3.25 ns)

 <State 27>: 7.46ns
The critical path consists of the following:
	'load' operation ('dmem_load_1', mips_fun.c:302) on array 'dmem', mips_fun.c:108 [465]  (3.25 ns)
	'icmp' operation ('icmp_ln304', mips_fun.c:304) [469]  (2.47 ns)
	'add' operation ('main_result', mips_fun.c:304) [471]  (1.74 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
