{
   "ActiveEmotionalView":"Default View",
   "Color Coded_ScaleFactor":"0.569952",
   "Color Coded_TopLeft":"-177,-2",
   "Default View_ScaleFactor":"0.622054",
   "Default View_TopLeft":"-855,670",
   "ExpandedHierarchyInLayout":"",
   "PinnedBlocks":"/proc_sys_reset|/processing_system7|/xlconstant|/axi_interconnect_0|/clk_wiz_0|/xlconcat_0|",
   "PinnedPorts":"adc_data_ch1|adc_data_ch2|gpio_n|adc_clk|dac_dat_a|dac_dat_b|clk_out|trig|succ|DDR|FIXED_IO|",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:9.0 TLS
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 5 -x 1500 -y 500 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 5 -x 1500 -y 530 -defaultsOSRD
preplace port adc_clk -pg 1 -lvl 0 -x -780 -y 450 -defaultsOSRD
preplace port clk_out -pg 1 -lvl 5 -x 1500 -y 590 -defaultsOSRD
preplace port trig -pg 1 -lvl 5 -x 1500 -y 280 -defaultsOSRD
preplace portBus adc_data_ch1 -pg 1 -lvl 0 -x -780 -y 120 -defaultsOSRD
preplace portBus adc_data_ch2 -pg 1 -lvl 0 -x -780 -y 150 -defaultsOSRD
preplace portBus gpio_n -pg 1 -lvl 0 -x -780 -y 180 -defaultsOSRD -left
preplace portBus dac_dat_a -pg 1 -lvl 5 -x 1500 -y 1610 -defaultsOSRD
preplace portBus dac_dat_b -pg 1 -lvl 5 -x 1500 -y 1640 -defaultsOSRD
preplace portBus succ -pg 1 -lvl 5 -x 1500 -y 310 -defaultsOSRD
preplace portBus gpio_p -pg 1 -lvl 5 -x 1500 -y -260 -defaultsOSRD
preplace inst proc_sys_reset -pg 1 -lvl 4 -x 1200 -y 420 -defaultsOSRD
preplace inst processing_system7 -pg 1 -lvl 4 -x 1200 -y 830 -defaultsOSRD
preplace inst xlconstant -pg 1 -lvl 3 -x 700 -y 500 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 4 -x 1200 -y 1220 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x -470 -y 440 -defaultsOSRD
preplace inst xlconcat_0 -pg 1 -lvl 3 -x 700 -y 1840 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 2 -x 210 -y 1790 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 4 -x 1200 -y 1500 -defaultsOSRD
preplace inst integrator_top_0 -pg 1 -lvl 1 -x -470 -y 890 -defaultsOSRD
preplace inst rp_expansion_to_in_0 -pg 1 -lvl 4 -x 1200 -y -250 -defaultsOSRD
preplace inst reg_ctrl_top_0 -pg 1 -lvl 1 -x -470 -y 1160 -defaultsOSRD
preplace inst generate_top_0 -pg 1 -lvl 2 -x 210 -y 1490 -defaultsOSRD
preplace inst acquire_top_0 -pg 1 -lvl 2 -x 210 -y 1180 -defaultsOSRD
preplace inst waveform_top_0 -pg 1 -lvl 3 -x 700 -y 1470 -defaultsOSRD
preplace inst AXI_HP_top_0 -pg 1 -lvl 2 -x 210 -y 820 -defaultsOSRD
preplace netloc xlconstant_dout 1 3 1 910 420n
preplace netloc processing_system7_FCLK_RESET0_N 1 3 2 970 320 1450
preplace netloc acquire_top_0_succ 1 2 3 450 310 N 310 N
preplace netloc proc_sys_reset_interconnect_aresetn 1 3 2 970 1370 1460
preplace netloc M00_ARESETN_1 1 0 5 -750 790 -210 1320 490 1320 950 1350 1440
preplace netloc ACLK_1 1 1 3 N 440 N 440 920
preplace netloc clk_gen_locked 1 0 5 -730 800 -220 1330 480 1330 940 590 N
preplace netloc adc_clk_1 1 0 1 N 450
preplace netloc xlconcat_0_dout 1 3 1 930 880n
preplace netloc Net1 1 2 1 500 1690n
preplace netloc reg_ctrl_top_0_fifo_min_thresh 1 1 1 -250 810n
preplace netloc reg_ctrl_top_0_ctrl_reg 1 1 1 -240 830n
preplace netloc reg_ctrl_top_0_cfg_dec 1 1 1 -230 1140n
preplace netloc reg_ctrl_top_0_start_acq 1 1 1 -240 1160n
preplace netloc AXI_HP_top_0_intr 1 2 1 460 850n
preplace netloc AXI_HP_top_0_fifo_rd_cnt 1 0 3 -720 1320 -230J 1310 450
preplace netloc waveform_top_0_bram_dout_valid 1 1 3 -180 1660 480J 1590 910
preplace netloc waveform_top_0_bram_dout_1 1 1 3 -270 1670 490J 1600 900
preplace netloc waveform_top_0_bram_dout_2 1 1 3 -220 1680 500J 1610 890
preplace netloc generate_top_0_bram_read_addr_1 1 2 1 470 1460n
preplace netloc generate_top_0_bram_read_addr_2 1 2 1 440 1480n
preplace netloc generate_top_0_dac_val_1 1 1 4 -200 1640 420 1620 NJ 1620 1450J
preplace netloc generate_top_0_dac_val_2 1 1 4 -190 1650 410 1630 NJ 1630 1450J
preplace netloc reg_ctrl_top_0_start_gen 1 1 1 -280 1220n
preplace netloc reg_ctrl_top_0_decimation_1 1 1 1 -270 1240n
preplace netloc reg_ctrl_top_0_decimation_2 1 1 1 -290 1260n
preplace netloc integrator_top_0_integrated_signal 1 1 1 -200 890n
preplace netloc acquire_top_0_data_detector 1 1 2 -190 970 420
preplace netloc acquire_top_0_data_osc2 1 1 2 -190 670 430
preplace netloc acquire_top_0_data_osc1 1 1 2 -200 660 440
preplace netloc acquire_top_0_trig 1 0 3 -720 980 -230 980 410
preplace netloc adc_data_ch1_1 1 0 1 -760 120n
preplace netloc rp_expansion_to_in_0_gpio_out 1 4 1 N -240
preplace netloc Net 1 4 1 NJ -260
preplace netloc reg_ctrl_top_0_waveform_len_1 1 1 1 -250 1180n
preplace netloc reg_ctrl_top_0_waveform_len_2 1 1 1 -260 1200n
preplace netloc AXI_HP_top_0_m_axi 1 2 2 NJ 790 930
preplace netloc processing_system7_M_AXI_GP0 1 3 2 970 670 1420
preplace netloc axi_interconnect_0_M00_AXI 1 0 5 -740 1340 N 1340 N 1340 N 1340 1420
preplace netloc processing_system7_FIXED_IO 1 4 1 1480 530n
preplace netloc processing_system7_DDR 1 4 1 1470 500n
preplace netloc axi_interconnect_1_M00_AXI 1 2 3 500 1350 910J 1360 1420
preplace netloc processing_system7_M_AXI_GP1 1 3 2 960 660 1430
levelinfo -pg 1 -780 -470 210 700 1200 1500
pagesize -pg 1 -db -bbox -sgen -960 -320 1660 2100
"
}
0
