# Generated by Yosys 0.9+4081 (open-tool-forge build) (git sha1 ef4ddfac, gcc 9.3.0-17ubuntu1~20.04 -Os)
autoidx 5304
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw
  parameter \WIDTH 4
  parameter \DEFAULT_VALUE 4'0100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2030_EN[0:0]$2061
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2032_CHECK[0:0]$2042
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2032_EN[0:0]$2043
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2033_CHECK[0:0]$2044
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2033_EN[0:0]$2045
  attribute \src "register_rw.v:19.2-26.5"
  wire width 4 $0\dffreg[3:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4212
  wire $auto$clk2fflogic.cc:156:execute$4222
  wire $auto$clk2fflogic.cc:156:execute$4232
  wire width 4 $auto$clk2fflogic.cc:156:execute$4242
  wire width 4 $auto$clk2fflogic.cc:156:execute$4252
  wire $auto$clk2fflogic.cc:156:execute$4262
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4272
  wire $auto$clk2fflogic.cc:156:execute$4282
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4292
  wire width 4 $auto$clk2fflogic.cc:156:execute$4302
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4214
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4218
  wire $auto$clk2fflogic.cc:192:execute$4228
  wire $auto$clk2fflogic.cc:192:execute$4238
  wire width 4 $auto$clk2fflogic.cc:192:execute$4248
  wire $auto$clk2fflogic.cc:192:execute$4268
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4278
  wire $auto$clk2fflogic.cc:192:execute$4288
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4298
  wire width 4 $auto$clk2fflogic.cc:192:execute$4308
  wire $auto$rtlil.cc:2167:Eqx$4217
  wire $auto$rtlil.cc:2224:Mux$4231
  wire $auto$rtlil.cc:2224:Mux$4241
  wire width 4 $auto$rtlil.cc:2224:Mux$4251
  wire width 4 $auto$rtlil.cc:2224:Mux$4261
  wire $auto$rtlil.cc:2224:Mux$4271
  wire $auto$rtlil.cc:2224:Mux$4281
  wire $auto$rtlil.cc:2224:Mux$4291
  wire $auto$rtlil.cc:2224:Mux$4301
  wire $auto$rtlil.cc:2817:Anyseq$4843
  wire $auto$rtlil.cc:2817:Anyseq$4845
  wire $auto$rtlil.cc:2817:Anyseq$4847
  wire $auto$rtlil.cc:2817:Anyseq$4849
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2050_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2056_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2047_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2049_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2053_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2055_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2046_Y
  attribute \src "register_rw.v:52.32-52.43"
  wire $logic_not$register_rw.v:52$2048_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2051_Y
  wire $procmux$3629_Y
  wire $procmux$3633_Y
  wire $procmux$3637_Y
  wire $procmux$3641_Y
  wire width 4 $procmux$3645_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 4 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 4 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 4 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2057
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2030_EN[0:0]$2061
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4213
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$4212
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4223
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4231
    connect \Q $auto$clk2fflogic.cc:156:execute$4222
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4233
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4241
    connect \Q $auto$clk2fflogic.cc:156:execute$4232
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4243
    parameter \WIDTH 4
    connect \D $auto$rtlil.cc:2224:Mux$4251
    connect \Q $auto$clk2fflogic.cc:156:execute$4242
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4253
    parameter \WIDTH 4
    connect \D $auto$rtlil.cc:2224:Mux$4261
    connect \Q $auto$clk2fflogic.cc:156:execute$4252
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4263
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4271
    connect \Q $auto$clk2fflogic.cc:156:execute$4262
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4273
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4281
    connect \Q $auto$clk2fflogic.cc:156:execute$4272
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4283
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4291
    connect \Q $auto$clk2fflogic.cc:156:execute$4282
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4293
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4301
    connect \Q $auto$clk2fflogic.cc:156:execute$4292
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4303
    parameter \WIDTH 4
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4302
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4215
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4214
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4214 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4217
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4219
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$4218
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4229
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$4228
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4239
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$4238
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4249
    parameter \WIDTH 4
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$4248
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4269
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2032_CHECK[0:0]$2042
    connect \Q $auto$clk2fflogic.cc:192:execute$4268
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4279
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2032_EN[0:0]$2043
    connect \Q $auto$clk2fflogic.cc:192:execute$4278
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4289
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2033_CHECK[0:0]$2044
    connect \Q $auto$clk2fflogic.cc:192:execute$4288
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4299
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2033_EN[0:0]$2045
    connect \Q $auto$clk2fflogic.cc:192:execute$4298
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4309
    parameter \WIDTH 4
    connect \D $0\dffreg[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4308
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4220
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4212
    connect \B $auto$clk2fflogic.cc:192:execute$4218
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4230
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4222
    connect \B $auto$clk2fflogic.cc:192:execute$4228
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y $auto$rtlil.cc:2224:Mux$4231
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4240
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4232
    connect \B $auto$clk2fflogic.cc:192:execute$4238
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y $auto$rtlil.cc:2224:Mux$4241
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4250
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4242
    connect \B $auto$clk2fflogic.cc:192:execute$4248
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y $auto$rtlil.cc:2224:Mux$4251
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4260
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4252
    connect \B $auto$clk2fflogic.cc:156:execute$4302
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y $auto$rtlil.cc:2224:Mux$4261
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4270
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4262
    connect \B $auto$clk2fflogic.cc:192:execute$4268
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y $auto$rtlil.cc:2224:Mux$4271
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4280
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4272
    connect \B $auto$clk2fflogic.cc:192:execute$4278
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y $auto$rtlil.cc:2224:Mux$4281
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4290
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4282
    connect \B $auto$clk2fflogic.cc:192:execute$4288
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y $auto$rtlil.cc:2224:Mux$4291
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4300
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4292
    connect \B $auto$clk2fflogic.cc:192:execute$4298
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y $auto$rtlil.cc:2224:Mux$4301
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4310
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4302
    connect \B $auto$clk2fflogic.cc:192:execute$4308
    connect \S $auto$rtlil.cc:2167:Eqx$4217
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$4842
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4843
  end
  cell $anyseq $auto$setundef.cc:501:execute$4844
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4845
  end
  cell $anyseq $auto$setundef.cc:501:execute$4846
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4847
  end
  cell $anyseq $auto$setundef.cc:501:execute$4848
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4849
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2050
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4251
    connect \Y $eq$register_rw.v:53$2050_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2056
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4261
    connect \Y $eq$register_rw.v:57$2056_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2031
    connect \Y $0$formal$register_rw.v:37$2030_EN[0:0]$2061
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2047
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4231
    connect \B $logic_not$register_rw.v:52$2046_Y
    connect \Y $logic_and$register_rw.v:52$2047_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2049
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2047_Y
    connect \B $logic_not$register_rw.v:52$2048_Y
    connect \Y $logic_and$register_rw.v:52$2049_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2053
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2051_Y
    connect \B $logic_not$register_rw.v:52$2046_Y
    connect \Y $logic_and$register_rw.v:56$2053_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2055
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2053_Y
    connect \B $logic_not$register_rw.v:52$2048_Y
    connect \Y $logic_and$register_rw.v:56$2055_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2046
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2046_Y
  end
  attribute \src "register_rw.v:52.32-52.43"
  cell $logic_not $logic_not$register_rw.v:52$2048
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4241
    connect \Y $logic_not$register_rw.v:52$2048_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2051
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4231
    connect \Y $logic_not$register_rw.v:56$2051_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3629
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2049_Y
    connect \Y $procmux$3629_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3631
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3629_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2032_EN[0:0]$2043
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3633
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4843
    connect \B $eq$register_rw.v:53$2050_Y
    connect \S $logic_and$register_rw.v:52$2049_Y
    connect \Y $procmux$3633_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3635
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4845
    connect \B $procmux$3633_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2032_CHECK[0:0]$2042
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3637
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2055_Y
    connect \Y $procmux$3637_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3639
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3637_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2033_EN[0:0]$2045
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3641
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4847
    connect \B $eq$register_rw.v:57$2056_Y
    connect \S $logic_and$register_rw.v:56$2055_Y
    connect \Y $procmux$3641_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3643
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4849
    connect \B $procmux$3641_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2033_CHECK[0:0]$2044
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3645
    parameter \WIDTH 4
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3645_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3648
    parameter \WIDTH 4
    connect \A $procmux$3645_Y
    connect \B 4'0100
    connect \S \rst
    connect \Y $0\dffreg[3:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$4271
    connect \EN $auto$rtlil.cc:2224:Mux$4281
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$4291
    connect \EN $auto$rtlil.cc:2224:Mux$4301
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw
  parameter \WIDTH 6
  parameter \DEFAULT_VALUE 6'110110
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2114_EN[0:0]$2145
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2116_CHECK[0:0]$2126
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2116_EN[0:0]$2127
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2117_CHECK[0:0]$2128
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2117_EN[0:0]$2129
  attribute \src "register_rw.v:19.2-26.5"
  wire width 6 $0\dffreg[5:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4312
  wire $auto$clk2fflogic.cc:156:execute$4322
  wire $auto$clk2fflogic.cc:156:execute$4332
  wire width 6 $auto$clk2fflogic.cc:156:execute$4342
  wire width 6 $auto$clk2fflogic.cc:156:execute$4352
  wire $auto$clk2fflogic.cc:156:execute$4362
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4372
  wire $auto$clk2fflogic.cc:156:execute$4382
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4392
  wire width 6 $auto$clk2fflogic.cc:156:execute$4402
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4314
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4318
  wire $auto$clk2fflogic.cc:192:execute$4328
  wire $auto$clk2fflogic.cc:192:execute$4338
  wire width 6 $auto$clk2fflogic.cc:192:execute$4348
  wire $auto$clk2fflogic.cc:192:execute$4368
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4378
  wire $auto$clk2fflogic.cc:192:execute$4388
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4398
  wire width 6 $auto$clk2fflogic.cc:192:execute$4408
  wire $auto$rtlil.cc:2167:Eqx$4317
  wire $auto$rtlil.cc:2224:Mux$4331
  wire $auto$rtlil.cc:2224:Mux$4341
  wire width 6 $auto$rtlil.cc:2224:Mux$4351
  wire width 6 $auto$rtlil.cc:2224:Mux$4361
  wire $auto$rtlil.cc:2224:Mux$4371
  wire $auto$rtlil.cc:2224:Mux$4381
  wire $auto$rtlil.cc:2224:Mux$4391
  wire $auto$rtlil.cc:2224:Mux$4401
  wire $auto$rtlil.cc:2817:Anyseq$4851
  wire $auto$rtlil.cc:2817:Anyseq$4853
  wire $auto$rtlil.cc:2817:Anyseq$4855
  wire $auto$rtlil.cc:2817:Anyseq$4857
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2134_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2140_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2131_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2133_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2137_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2139_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2130_Y
  attribute \src "register_rw.v:52.32-52.43"
  wire $logic_not$register_rw.v:52$2132_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2135_Y
  wire $procmux$3587_Y
  wire $procmux$3591_Y
  wire $procmux$3595_Y
  wire $procmux$3599_Y
  wire width 6 $procmux$3603_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 6 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 6 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 6 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2141
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2114_EN[0:0]$2145
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4313
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$4312
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4323
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4331
    connect \Q $auto$clk2fflogic.cc:156:execute$4322
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4333
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4341
    connect \Q $auto$clk2fflogic.cc:156:execute$4332
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4343
    parameter \WIDTH 6
    connect \D $auto$rtlil.cc:2224:Mux$4351
    connect \Q $auto$clk2fflogic.cc:156:execute$4342
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4353
    parameter \WIDTH 6
    connect \D $auto$rtlil.cc:2224:Mux$4361
    connect \Q $auto$clk2fflogic.cc:156:execute$4352
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4363
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4371
    connect \Q $auto$clk2fflogic.cc:156:execute$4362
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4373
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4381
    connect \Q $auto$clk2fflogic.cc:156:execute$4372
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4383
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4391
    connect \Q $auto$clk2fflogic.cc:156:execute$4382
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4393
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4401
    connect \Q $auto$clk2fflogic.cc:156:execute$4392
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4403
    parameter \WIDTH 6
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4402
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4315
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4314
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4316
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4314 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4317
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4319
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$4318
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4329
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$4328
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4339
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$4338
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4349
    parameter \WIDTH 6
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$4348
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4369
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2116_CHECK[0:0]$2126
    connect \Q $auto$clk2fflogic.cc:192:execute$4368
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4379
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2116_EN[0:0]$2127
    connect \Q $auto$clk2fflogic.cc:192:execute$4378
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4389
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2117_CHECK[0:0]$2128
    connect \Q $auto$clk2fflogic.cc:192:execute$4388
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4399
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2117_EN[0:0]$2129
    connect \Q $auto$clk2fflogic.cc:192:execute$4398
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4409
    parameter \WIDTH 6
    connect \D $0\dffreg[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4408
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4320
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4312
    connect \B $auto$clk2fflogic.cc:192:execute$4318
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4330
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4322
    connect \B $auto$clk2fflogic.cc:192:execute$4328
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y $auto$rtlil.cc:2224:Mux$4331
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4340
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4332
    connect \B $auto$clk2fflogic.cc:192:execute$4338
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y $auto$rtlil.cc:2224:Mux$4341
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4350
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$4342
    connect \B $auto$clk2fflogic.cc:192:execute$4348
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y $auto$rtlil.cc:2224:Mux$4351
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4360
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$4352
    connect \B $auto$clk2fflogic.cc:156:execute$4402
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y $auto$rtlil.cc:2224:Mux$4361
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4370
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4362
    connect \B $auto$clk2fflogic.cc:192:execute$4368
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y $auto$rtlil.cc:2224:Mux$4371
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4380
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4372
    connect \B $auto$clk2fflogic.cc:192:execute$4378
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y $auto$rtlil.cc:2224:Mux$4381
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4390
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4382
    connect \B $auto$clk2fflogic.cc:192:execute$4388
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y $auto$rtlil.cc:2224:Mux$4391
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4400
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4392
    connect \B $auto$clk2fflogic.cc:192:execute$4398
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y $auto$rtlil.cc:2224:Mux$4401
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4410
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$4402
    connect \B $auto$clk2fflogic.cc:192:execute$4408
    connect \S $auto$rtlil.cc:2167:Eqx$4317
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$4850
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4851
  end
  cell $anyseq $auto$setundef.cc:501:execute$4852
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4853
  end
  cell $anyseq $auto$setundef.cc:501:execute$4854
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4855
  end
  cell $anyseq $auto$setundef.cc:501:execute$4856
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4857
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2134
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4351
    connect \Y $eq$register_rw.v:53$2134_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2140
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4361
    connect \Y $eq$register_rw.v:57$2140_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2115
    connect \Y $0$formal$register_rw.v:37$2114_EN[0:0]$2145
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2131
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4331
    connect \B $logic_not$register_rw.v:52$2130_Y
    connect \Y $logic_and$register_rw.v:52$2131_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2133
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2131_Y
    connect \B $logic_not$register_rw.v:52$2132_Y
    connect \Y $logic_and$register_rw.v:52$2133_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2137
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2135_Y
    connect \B $logic_not$register_rw.v:52$2130_Y
    connect \Y $logic_and$register_rw.v:56$2137_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2139
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2137_Y
    connect \B $logic_not$register_rw.v:52$2132_Y
    connect \Y $logic_and$register_rw.v:56$2139_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2130
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2130_Y
  end
  attribute \src "register_rw.v:52.32-52.43"
  cell $logic_not $logic_not$register_rw.v:52$2132
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4341
    connect \Y $logic_not$register_rw.v:52$2132_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2135
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4331
    connect \Y $logic_not$register_rw.v:56$2135_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3587
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2133_Y
    connect \Y $procmux$3587_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3589
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3587_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2116_EN[0:0]$2127
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3591
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4851
    connect \B $eq$register_rw.v:53$2134_Y
    connect \S $logic_and$register_rw.v:52$2133_Y
    connect \Y $procmux$3591_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3593
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4853
    connect \B $procmux$3591_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2116_CHECK[0:0]$2126
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3595
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2139_Y
    connect \Y $procmux$3595_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3597
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3595_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2117_EN[0:0]$2129
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3599
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4855
    connect \B $eq$register_rw.v:57$2140_Y
    connect \S $logic_and$register_rw.v:56$2139_Y
    connect \Y $procmux$3599_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3601
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4857
    connect \B $procmux$3599_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2117_CHECK[0:0]$2128
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3603
    parameter \WIDTH 6
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3603_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3606
    parameter \WIDTH 6
    connect \A $procmux$3603_Y
    connect \B 6'110110
    connect \S \rst
    connect \Y $0\dffreg[5:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$4371
    connect \EN $auto$rtlil.cc:2224:Mux$4381
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$4391
    connect \EN $auto$rtlil.cc:2224:Mux$4401
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw
  parameter \WIDTH 8
  parameter \DEFAULT_VALUE 8'01000100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$2072_EN[0:0]$2103
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2074_CHECK[0:0]$2084
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$2074_EN[0:0]$2085
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2075_CHECK[0:0]$2086
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$2075_EN[0:0]$2087
  attribute \src "register_rw.v:19.2-26.5"
  wire width 8 $0\dffreg[7:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4412
  wire $auto$clk2fflogic.cc:156:execute$4422
  wire $auto$clk2fflogic.cc:156:execute$4432
  wire width 8 $auto$clk2fflogic.cc:156:execute$4442
  wire width 8 $auto$clk2fflogic.cc:156:execute$4452
  wire $auto$clk2fflogic.cc:156:execute$4462
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4472
  wire $auto$clk2fflogic.cc:156:execute$4482
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4492
  wire width 8 $auto$clk2fflogic.cc:156:execute$4502
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4414
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4418
  wire $auto$clk2fflogic.cc:192:execute$4428
  wire $auto$clk2fflogic.cc:192:execute$4438
  wire width 8 $auto$clk2fflogic.cc:192:execute$4448
  wire $auto$clk2fflogic.cc:192:execute$4468
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4478
  wire $auto$clk2fflogic.cc:192:execute$4488
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4498
  wire width 8 $auto$clk2fflogic.cc:192:execute$4508
  wire $auto$rtlil.cc:2167:Eqx$4417
  wire $auto$rtlil.cc:2224:Mux$4431
  wire $auto$rtlil.cc:2224:Mux$4441
  wire width 8 $auto$rtlil.cc:2224:Mux$4451
  wire width 8 $auto$rtlil.cc:2224:Mux$4461
  wire $auto$rtlil.cc:2224:Mux$4471
  wire $auto$rtlil.cc:2224:Mux$4481
  wire $auto$rtlil.cc:2224:Mux$4491
  wire $auto$rtlil.cc:2224:Mux$4501
  wire $auto$rtlil.cc:2817:Anyseq$4859
  wire $auto$rtlil.cc:2817:Anyseq$4861
  wire $auto$rtlil.cc:2817:Anyseq$4863
  wire $auto$rtlil.cc:2817:Anyseq$4865
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2092_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2098_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2089_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2091_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2095_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2097_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2088_Y
  attribute \src "register_rw.v:52.32-52.43"
  wire $logic_not$register_rw.v:52$2090_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2093_Y
  wire $procmux$3608_Y
  wire $procmux$3612_Y
  wire $procmux$3616_Y
  wire $procmux$3620_Y
  wire width 8 $procmux$3624_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 8 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 8 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 8 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2099
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$2072_EN[0:0]$2103
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4413
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$4412
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4423
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4431
    connect \Q $auto$clk2fflogic.cc:156:execute$4422
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4433
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4441
    connect \Q $auto$clk2fflogic.cc:156:execute$4432
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4443
    parameter \WIDTH 8
    connect \D $auto$rtlil.cc:2224:Mux$4451
    connect \Q $auto$clk2fflogic.cc:156:execute$4442
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4453
    parameter \WIDTH 8
    connect \D $auto$rtlil.cc:2224:Mux$4461
    connect \Q $auto$clk2fflogic.cc:156:execute$4452
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4463
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4471
    connect \Q $auto$clk2fflogic.cc:156:execute$4462
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4473
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4481
    connect \Q $auto$clk2fflogic.cc:156:execute$4472
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4483
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4491
    connect \Q $auto$clk2fflogic.cc:156:execute$4482
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4493
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4501
    connect \Q $auto$clk2fflogic.cc:156:execute$4492
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4503
    parameter \WIDTH 8
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4502
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4415
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4414
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4416
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4414 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4417
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4419
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$4418
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4429
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$4428
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4439
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$4438
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4449
    parameter \WIDTH 8
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$4448
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4469
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2074_CHECK[0:0]$2084
    connect \Q $auto$clk2fflogic.cc:192:execute$4468
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4479
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$2074_EN[0:0]$2085
    connect \Q $auto$clk2fflogic.cc:192:execute$4478
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4489
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2075_CHECK[0:0]$2086
    connect \Q $auto$clk2fflogic.cc:192:execute$4488
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4499
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$2075_EN[0:0]$2087
    connect \Q $auto$clk2fflogic.cc:192:execute$4498
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4509
    parameter \WIDTH 8
    connect \D $0\dffreg[7:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4508
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4420
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4412
    connect \B $auto$clk2fflogic.cc:192:execute$4418
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4430
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4422
    connect \B $auto$clk2fflogic.cc:192:execute$4428
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y $auto$rtlil.cc:2224:Mux$4431
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4440
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4432
    connect \B $auto$clk2fflogic.cc:192:execute$4438
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y $auto$rtlil.cc:2224:Mux$4441
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4450
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$4442
    connect \B $auto$clk2fflogic.cc:192:execute$4448
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y $auto$rtlil.cc:2224:Mux$4451
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4460
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$4452
    connect \B $auto$clk2fflogic.cc:156:execute$4502
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y $auto$rtlil.cc:2224:Mux$4461
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4470
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4462
    connect \B $auto$clk2fflogic.cc:192:execute$4468
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y $auto$rtlil.cc:2224:Mux$4471
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4480
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4472
    connect \B $auto$clk2fflogic.cc:192:execute$4478
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y $auto$rtlil.cc:2224:Mux$4481
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4490
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4482
    connect \B $auto$clk2fflogic.cc:192:execute$4488
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y $auto$rtlil.cc:2224:Mux$4491
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4500
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4492
    connect \B $auto$clk2fflogic.cc:192:execute$4498
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y $auto$rtlil.cc:2224:Mux$4501
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4510
    parameter \WIDTH 8
    connect \A $auto$clk2fflogic.cc:156:execute$4502
    connect \B $auto$clk2fflogic.cc:192:execute$4508
    connect \S $auto$rtlil.cc:2167:Eqx$4417
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$4858
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4859
  end
  cell $anyseq $auto$setundef.cc:501:execute$4860
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4861
  end
  cell $anyseq $auto$setundef.cc:501:execute$4862
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4863
  end
  cell $anyseq $auto$setundef.cc:501:execute$4864
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4865
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2092
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4451
    connect \Y $eq$register_rw.v:53$2092_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2098
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4461
    connect \Y $eq$register_rw.v:57$2098_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$2073
    connect \Y $0$formal$register_rw.v:37$2072_EN[0:0]$2103
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2089
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4431
    connect \B $logic_not$register_rw.v:52$2088_Y
    connect \Y $logic_and$register_rw.v:52$2089_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2091
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2089_Y
    connect \B $logic_not$register_rw.v:52$2090_Y
    connect \Y $logic_and$register_rw.v:52$2091_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2095
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2093_Y
    connect \B $logic_not$register_rw.v:52$2088_Y
    connect \Y $logic_and$register_rw.v:56$2095_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2097
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2095_Y
    connect \B $logic_not$register_rw.v:52$2090_Y
    connect \Y $logic_and$register_rw.v:56$2097_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2088
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2088_Y
  end
  attribute \src "register_rw.v:52.32-52.43"
  cell $logic_not $logic_not$register_rw.v:52$2090
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4441
    connect \Y $logic_not$register_rw.v:52$2090_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2093
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4431
    connect \Y $logic_not$register_rw.v:56$2093_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3608
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2091_Y
    connect \Y $procmux$3608_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3610
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3608_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2074_EN[0:0]$2085
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$3612
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4859
    connect \B $eq$register_rw.v:53$2092_Y
    connect \S $logic_and$register_rw.v:52$2091_Y
    connect \Y $procmux$3612_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$3614
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4861
    connect \B $procmux$3612_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$2074_CHECK[0:0]$2084
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3616
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2097_Y
    connect \Y $procmux$3616_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3618
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3616_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2075_EN[0:0]$2087
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$3620
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4863
    connect \B $eq$register_rw.v:57$2098_Y
    connect \S $logic_and$register_rw.v:56$2097_Y
    connect \Y $procmux$3620_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$3622
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4865
    connect \B $procmux$3620_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$2075_CHECK[0:0]$2086
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$3624
    parameter \WIDTH 8
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$3624_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$3627
    parameter \WIDTH 8
    connect \A $procmux$3624_Y
    connect \B 8'01000100
    connect \S \rst
    connect \Y $0\dffreg[7:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$4471
    connect \EN $auto$rtlil.cc:2224:Mux$4481
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$4491
    connect \EN $auto$rtlil.cc:2224:Mux$4501
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \dynports 1
attribute \hdlname "\\register_rw"
attribute \src "register_rw.v:4.1-62.10"
module $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw
  parameter \WIDTH 5
  parameter \DEFAULT_VALUE 5'10100
  attribute \src "register_rw.v:0.0-0.0"
  wire $0$formal$register_rw.v:37$1988_EN[0:0]$2019
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$1990_CHECK[0:0]$2000
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:53$1990_EN[0:0]$2001
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$1991_CHECK[0:0]$2002
  attribute \src "register_rw.v:39.2-58.6"
  wire $0$formal$register_rw.v:57$1991_EN[0:0]$2003
  attribute \src "register_rw.v:19.2-26.5"
  wire width 5 $0\dffreg[4:0]
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4512
  wire $auto$clk2fflogic.cc:156:execute$4522
  wire $auto$clk2fflogic.cc:156:execute$4532
  wire width 5 $auto$clk2fflogic.cc:156:execute$4542
  wire width 5 $auto$clk2fflogic.cc:156:execute$4552
  wire $auto$clk2fflogic.cc:156:execute$4562
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4572
  wire $auto$clk2fflogic.cc:156:execute$4582
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:156:execute$4592
  wire width 5 $auto$clk2fflogic.cc:156:execute$4602
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4514
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4518
  wire $auto$clk2fflogic.cc:192:execute$4528
  wire $auto$clk2fflogic.cc:192:execute$4538
  wire width 5 $auto$clk2fflogic.cc:192:execute$4548
  wire $auto$clk2fflogic.cc:192:execute$4568
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4578
  wire $auto$clk2fflogic.cc:192:execute$4588
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:192:execute$4598
  wire width 5 $auto$clk2fflogic.cc:192:execute$4608
  wire $auto$rtlil.cc:2167:Eqx$4517
  wire $auto$rtlil.cc:2224:Mux$4531
  wire $auto$rtlil.cc:2224:Mux$4541
  wire width 5 $auto$rtlil.cc:2224:Mux$4551
  wire width 5 $auto$rtlil.cc:2224:Mux$4561
  wire $auto$rtlil.cc:2224:Mux$4571
  wire $auto$rtlil.cc:2224:Mux$4581
  wire $auto$rtlil.cc:2224:Mux$4591
  wire $auto$rtlil.cc:2224:Mux$4601
  wire $auto$rtlil.cc:2817:Anyseq$4867
  wire $auto$rtlil.cc:2817:Anyseq$4869
  wire $auto$rtlil.cc:2817:Anyseq$4871
  wire $auto$rtlil.cc:2817:Anyseq$4873
  attribute \src "register_rw.v:53.20-53.46"
  wire $eq$register_rw.v:53$2008_Y
  attribute \src "register_rw.v:57.25-57.52"
  wire $eq$register_rw.v:57$2014_Y
  attribute \src "register_rw.v:52.8-52.28"
  wire $logic_and$register_rw.v:52$2005_Y
  attribute \src "register_rw.v:52.8-52.43"
  wire $logic_and$register_rw.v:52$2007_Y
  attribute \src "register_rw.v:56.9-56.30"
  wire $logic_and$register_rw.v:56$2011_Y
  attribute \src "register_rw.v:56.9-56.45"
  wire $logic_and$register_rw.v:56$2013_Y
  attribute \src "register_rw.v:52.23-52.28"
  wire $logic_not$register_rw.v:52$2004_Y
  attribute \src "register_rw.v:52.32-52.43"
  wire $logic_not$register_rw.v:52$2006_Y
  attribute \src "register_rw.v:56.9-56.21"
  wire $logic_not$register_rw.v:56$2009_Y
  wire $procmux$2150_Y
  wire $procmux$2154_Y
  wire $procmux$2158_Y
  wire $procmux$2162_Y
  wire width 5 $procmux$2166_Y
  attribute \src "register_rw.v:11.11-11.14"
  wire input 2 \clk
  attribute \src "register_rw.v:13.22-13.29"
  wire width 5 input 4 \data_in
  attribute \src "register_rw.v:14.23-14.31"
  wire width 5 output 5 \data_out
  attribute \src "register_rw.v:17.18-17.24"
  wire width 5 \dffreg
  attribute \src "register_rw.v:34.6-34.18"
  wire \f_past_valid
  attribute \src "register_rw.v:10.10-10.13"
  wire input 1 \rst
  attribute \src "register_rw.v:12.10-12.14"
  wire input 3 \wren
  attribute \src "register_rw.v:37.9-37.21"
  cell $assume $assume$register_rw.v:37$2015
    connect \A \rst
    connect \EN $0$formal$register_rw.v:37$1988_EN[0:0]$2019
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4513
    parameter \WIDTH 1
    connect \D \f_past_valid
    connect \Q $auto$clk2fflogic.cc:156:execute$4512
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4523
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4531
    connect \Q $auto$clk2fflogic.cc:156:execute$4522
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4533
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4541
    connect \Q $auto$clk2fflogic.cc:156:execute$4532
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4543
    parameter \WIDTH 5
    connect \D $auto$rtlil.cc:2224:Mux$4551
    connect \Q $auto$clk2fflogic.cc:156:execute$4542
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4553
    parameter \WIDTH 5
    connect \D $auto$rtlil.cc:2224:Mux$4561
    connect \Q $auto$clk2fflogic.cc:156:execute$4552
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4563
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4571
    connect \Q $auto$clk2fflogic.cc:156:execute$4562
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4573
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4581
    connect \Q $auto$clk2fflogic.cc:156:execute$4572
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4583
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4591
    connect \Q $auto$clk2fflogic.cc:156:execute$4582
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4593
    parameter \WIDTH 1
    connect \D $auto$rtlil.cc:2224:Mux$4601
    connect \Q $auto$clk2fflogic.cc:156:execute$4592
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4603
    parameter \WIDTH 5
    connect \D \dffreg
    connect \Q $auto$clk2fflogic.cc:156:execute$4602
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4515
    parameter \WIDTH 1
    connect \D \clk
    connect \Q $auto$clk2fflogic.cc:168:execute$4514
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk $auto$clk2fflogic.cc:168:execute$4514 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4517
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4519
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q $auto$clk2fflogic.cc:192:execute$4518
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4529
    parameter \WIDTH 1
    connect \D \wren
    connect \Q $auto$clk2fflogic.cc:192:execute$4528
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4539
    parameter \WIDTH 1
    connect \D \rst
    connect \Q $auto$clk2fflogic.cc:192:execute$4538
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4549
    parameter \WIDTH 5
    connect \D \data_in
    connect \Q $auto$clk2fflogic.cc:192:execute$4548
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4569
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$1990_CHECK[0:0]$2000
    connect \Q $auto$clk2fflogic.cc:192:execute$4568
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4579
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:53$1990_EN[0:0]$2001
    connect \Q $auto$clk2fflogic.cc:192:execute$4578
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4589
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$1991_CHECK[0:0]$2002
    connect \Q $auto$clk2fflogic.cc:192:execute$4588
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4599
    parameter \WIDTH 1
    connect \D $0$formal$register_rw.v:57$1991_EN[0:0]$2003
    connect \Q $auto$clk2fflogic.cc:192:execute$4598
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4609
    parameter \WIDTH 5
    connect \D $0\dffreg[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4608
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4520
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4512
    connect \B $auto$clk2fflogic.cc:192:execute$4518
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y \f_past_valid
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4530
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4522
    connect \B $auto$clk2fflogic.cc:192:execute$4528
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y $auto$rtlil.cc:2224:Mux$4531
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4540
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4532
    connect \B $auto$clk2fflogic.cc:192:execute$4538
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y $auto$rtlil.cc:2224:Mux$4541
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4550
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4542
    connect \B $auto$clk2fflogic.cc:192:execute$4548
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y $auto$rtlil.cc:2224:Mux$4551
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4560
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4552
    connect \B $auto$clk2fflogic.cc:156:execute$4602
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y $auto$rtlil.cc:2224:Mux$4561
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4570
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4562
    connect \B $auto$clk2fflogic.cc:192:execute$4568
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y $auto$rtlil.cc:2224:Mux$4571
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4580
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4572
    connect \B $auto$clk2fflogic.cc:192:execute$4578
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y $auto$rtlil.cc:2224:Mux$4581
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4590
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4582
    connect \B $auto$clk2fflogic.cc:192:execute$4588
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y $auto$rtlil.cc:2224:Mux$4591
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4600
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4592
    connect \B $auto$clk2fflogic.cc:192:execute$4598
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y $auto$rtlil.cc:2224:Mux$4601
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4610
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4602
    connect \B $auto$clk2fflogic.cc:192:execute$4608
    connect \S $auto$rtlil.cc:2167:Eqx$4517
    connect \Y \dffreg
  end
  cell $anyseq $auto$setundef.cc:501:execute$4866
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4867
  end
  cell $anyseq $auto$setundef.cc:501:execute$4868
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4869
  end
  cell $anyseq $auto$setundef.cc:501:execute$4870
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4871
  end
  cell $anyseq $auto$setundef.cc:501:execute$4872
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4873
  end
  attribute \src "register_rw.v:53.20-53.46"
  cell $eq $eq$register_rw.v:53$2008
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4551
    connect \Y $eq$register_rw.v:53$2008_Y
  end
  attribute \src "register_rw.v:57.25-57.52"
  cell $eq $eq$register_rw.v:57$2014
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \dffreg
    connect \B $auto$rtlil.cc:2224:Mux$4561
    connect \Y $eq$register_rw.v:57$2014_Y
  end
  attribute \module_not_derived 1
  attribute \src "register_rw.v:0.0-0.0"
  cell $initstate $initstate$1989
    connect \Y $0$formal$register_rw.v:37$1988_EN[0:0]$2019
  end
  attribute \src "register_rw.v:52.8-52.28"
  cell $logic_and $logic_and$register_rw.v:52$2005
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4531
    connect \B $logic_not$register_rw.v:52$2004_Y
    connect \Y $logic_and$register_rw.v:52$2005_Y
  end
  attribute \src "register_rw.v:52.8-52.43"
  cell $logic_and $logic_and$register_rw.v:52$2007
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:52$2005_Y
    connect \B $logic_not$register_rw.v:52$2006_Y
    connect \Y $logic_and$register_rw.v:52$2007_Y
  end
  attribute \src "register_rw.v:56.9-56.30"
  cell $logic_and $logic_and$register_rw.v:56$2011
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$register_rw.v:56$2009_Y
    connect \B $logic_not$register_rw.v:52$2004_Y
    connect \Y $logic_and$register_rw.v:56$2011_Y
  end
  attribute \src "register_rw.v:56.9-56.45"
  cell $logic_and $logic_and$register_rw.v:56$2013
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$register_rw.v:56$2011_Y
    connect \B $logic_not$register_rw.v:52$2006_Y
    connect \Y $logic_and$register_rw.v:56$2013_Y
  end
  attribute \src "register_rw.v:52.23-52.28"
  cell $logic_not $logic_not$register_rw.v:52$2004
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren
    connect \Y $logic_not$register_rw.v:52$2004_Y
  end
  attribute \src "register_rw.v:52.32-52.43"
  cell $logic_not $logic_not$register_rw.v:52$2006
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4541
    connect \Y $logic_not$register_rw.v:52$2006_Y
  end
  attribute \src "register_rw.v:56.9-56.21"
  cell $logic_not $logic_not$register_rw.v:56$2009
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:2224:Mux$4531
    connect \Y $logic_not$register_rw.v:56$2009_Y
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$2150
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:52$2007_Y
    connect \Y $procmux$2150_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$2152
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2150_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$1990_EN[0:0]$2001
  end
  attribute \src "register_rw.v:52.8-52.43|register_rw.v:52.4-53.48"
  cell $mux $procmux$2154
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4867
    connect \B $eq$register_rw.v:53$2008_Y
    connect \S $logic_and$register_rw.v:52$2007_Y
    connect \Y $procmux$2154_Y
  end
  attribute \src "register_rw.v:51.7-51.19|register_rw.v:51.3-53.48"
  cell $mux $procmux$2156
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4869
    connect \B $procmux$2154_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:53$1990_CHECK[0:0]$2000
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$2158
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$register_rw.v:56$2013_Y
    connect \Y $procmux$2158_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$2160
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2158_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$1991_EN[0:0]$2003
  end
  attribute \src "register_rw.v:56.9-56.45|register_rw.v:56.5-57.54"
  cell $mux $procmux$2162
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4871
    connect \B $eq$register_rw.v:57$2014_Y
    connect \S $logic_and$register_rw.v:56$2013_Y
    connect \Y $procmux$2162_Y
  end
  attribute \src "register_rw.v:55.8-55.20|register_rw.v:55.4-57.54"
  cell $mux $procmux$2164
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4873
    connect \B $procmux$2162_Y
    connect \S \f_past_valid
    connect \Y $0$formal$register_rw.v:57$1991_CHECK[0:0]$2002
  end
  attribute \src "register_rw.v:23.12-23.16|register_rw.v:23.8-25.6"
  cell $mux $procmux$2166
    parameter \WIDTH 5
    connect \A \dffreg
    connect \B \data_in
    connect \S \wren
    connect \Y $procmux$2166_Y
  end
  attribute \full_case 1
  attribute \src "register_rw.v:20.7-20.10|register_rw.v:20.3-25.6"
  cell $mux $procmux$2169
    parameter \WIDTH 5
    connect \A $procmux$2166_Y
    connect \B 5'10100
    connect \S \rst
    connect \Y $0\dffreg[4:0]
  end
  attribute \src "register_rw.v:53.5-53.47"
  cell $assert \_load_
    connect \A $auto$rtlil.cc:2224:Mux$4571
    connect \EN $auto$rtlil.cc:2224:Mux$4581
  end
  attribute \src "register_rw.v:57.6-57.53"
  cell $assert \_remember_
    connect \A $auto$rtlil.cc:2224:Mux$4591
    connect \EN $auto$rtlil.cc:2224:Mux$4601
  end
  connect \data_out \dffreg
end
attribute \keep 1
attribute \hdlname "\\hyperram"
attribute \src "hyperram.v:2.1-1094.10"
module \hyperram
  parameter \DEFAULT_TCSH 4
  parameter \DEFAULT_TPRE 4
  parameter \DEFAULT_TACC 6
  parameter \DEFAULT_TPOST 4
  parameter \DEFAULT_TIMEOUT 20
  parameter \FIXED_LATENCY 1
  parameter \DOUBLE_LATENCY 1
  parameter \MIN_TACC 2
  parameter \MIN_TIMEOUT 4
  parameter \S_IDLE 0
  parameter \S_PRE 1
  parameter \S_CA 2
  parameter \S_LATENCY 3
  parameter \S_WRITE 4
  parameter \S_READ 5
  parameter \S_POST 6
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1001$1129_CHECK[0:0]$1429
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1001$1129_EN[0:0]$1430
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1005$1130_CHECK[0:0]$1431
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1005$1130_EN[0:0]$1432
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1007$1131_CHECK[0:0]$1433
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1007$1131_EN[0:0]$1434
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1011$1132_CHECK[0:0]$1435
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1011$1132_EN[0:0]$1436
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1013$1133_CHECK[0:0]$1437
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1013$1133_EN[0:0]$1438
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1015$1134_CHECK[0:0]$1439
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1015$1134_EN[0:0]$1440
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1019$1135_CHECK[0:0]$1441
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1019$1135_EN[0:0]$1442
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1022$1136_CHECK[0:0]$1443
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1022$1136_EN[0:0]$1444
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1025$1137_CHECK[0:0]$1445
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1025$1137_EN[0:0]$1446
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1030$1138_CHECK[0:0]$1447
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1030$1138_EN[0:0]$1448
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1033$1139_CHECK[0:0]$1449
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1033$1139_EN[0:0]$1450
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1036$1140_CHECK[0:0]$1451
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1036$1140_EN[0:0]$1452
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1039$1141_CHECK[0:0]$1453
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1039$1141_EN[0:0]$1454
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1042$1142_CHECK[0:0]$1455
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1042$1142_EN[0:0]$1456
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1047$1143_CHECK[0:0]$1457
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1051$1144_CHECK[0:0]$1459
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1051$1144_EN[0:0]$1460
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1053$1145_CHECK[0:0]$1461
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1053$1145_EN[0:0]$1462
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1057$1146_CHECK[0:0]$1463
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1057$1146_EN[0:0]$1464
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1065$1148_CHECK[0:0]$1467
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1065$1148_EN[0:0]$1468
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1070$1149_CHECK[0:0]$1469
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1070$1149_EN[0:0]$1470
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1073$1150_CHECK[0:0]$1471
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1073$1150_EN[0:0]$1472
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1074$1151_CHECK[0:0]$1473
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1074$1151_EN[0:0]$1474
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1075$1152_CHECK[0:0]$1475
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1075$1152_EN[0:0]$1476
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1076$1153_CHECK[0:0]$1477
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1076$1153_EN[0:0]$1478
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1084$1154_CHECK[0:0]$1479
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1084$1154_EN[0:0]$1480
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1085$1155_CHECK[0:0]$1481
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1086$1156_CHECK[0:0]$1483
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:1087$1157_CHECK[0:0]$1485
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:392$1082_EN[0:0]$1833
  attribute \src "hyperram.v:0.0-0.0"
  wire $0$formal$hyperram.v:393$1084_CHECK[0:0]$1835
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:402$1086_CHECK[0:0]$1343
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:402$1086_EN[0:0]$1344
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:405$1087_CHECK[0:0]$1345
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:405$1087_EN[0:0]$1346
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:854$1088_CHECK[0:0]$1347
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:860$1089_CHECK[0:0]$1349
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:861$1090_CHECK[0:0]$1351
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:867$1091_CHECK[0:0]$1353
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:867$1091_EN[0:0]$1354
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:868$1092_CHECK[0:0]$1355
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:869$1093_CHECK[0:0]$1357
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:872$1094_CHECK[0:0]$1359
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:872$1094_EN[0:0]$1360
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:874$1095_CHECK[0:0]$1361
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:874$1095_EN[0:0]$1362
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:877$1096_CHECK[0:0]$1363
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:877$1096_EN[0:0]$1364
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:879$1097_CHECK[0:0]$1365
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:879$1097_EN[0:0]$1366
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:879$1098_CHECK[0:0]$1367
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:881$1099_CHECK[0:0]$1369
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:889$1100_CHECK[0:0]$1371
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:889$1100_EN[0:0]$1372
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:891$1101_CHECK[0:0]$1373
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:891$1101_EN[0:0]$1374
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:893$1102_CHECK[0:0]$1375
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:893$1102_EN[0:0]$1376
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:907$1103_CHECK[0:0]$1377
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:907$1103_EN[0:0]$1378
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:923$1104_CHECK[0:0]$1379
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:923$1104_EN[0:0]$1380
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:925$1105_CHECK[0:0]$1381
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:925$1105_EN[0:0]$1382
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:929$1106_CHECK[0:0]$1383
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:929$1106_EN[0:0]$1384
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:931$1107_CHECK[0:0]$1385
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:931$1107_EN[0:0]$1386
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:937$1108_CHECK[0:0]$1387
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:937$1108_EN[0:0]$1388
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:939$1109_CHECK[0:0]$1389
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:939$1109_EN[0:0]$1390
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:944$1110_CHECK[0:0]$1391
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:944$1110_EN[0:0]$1392
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:945$1111_CHECK[0:0]$1393
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:946$1112_CHECK[0:0]$1395
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:947$1113_CHECK[0:0]$1397
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:949$1114_CHECK[0:0]$1399
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:949$1114_EN[0:0]$1400
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:955$1115_CHECK[0:0]$1401
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:955$1115_EN[0:0]$1402
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:959$1116_CHECK[0:0]$1403
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:959$1116_EN[0:0]$1404
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:962$1117_CHECK[0:0]$1405
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:962$1117_EN[0:0]$1406
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:965$1118_CHECK[0:0]$1407
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:965$1118_EN[0:0]$1408
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:968$1119_CHECK[0:0]$1409
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:968$1119_EN[0:0]$1410
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:971$1120_CHECK[0:0]$1411
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:971$1120_EN[0:0]$1412
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:974$1121_CHECK[0:0]$1413
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:974$1121_EN[0:0]$1414
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:977$1122_CHECK[0:0]$1415
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:977$1122_EN[0:0]$1416
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:980$1123_CHECK[0:0]$1417
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:980$1123_EN[0:0]$1418
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:983$1124_CHECK[0:0]$1419
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:983$1124_EN[0:0]$1420
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:986$1125_CHECK[0:0]$1421
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:986$1125_EN[0:0]$1422
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:992$1126_CHECK[0:0]$1423
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:992$1126_EN[0:0]$1424
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:995$1127_CHECK[0:0]$1425
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:995$1127_EN[0:0]$1426
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:998$1128_CHECK[0:0]$1427
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$formal$hyperram.v:998$1128_EN[0:0]$1428
  attribute \src "hyperram.v:396.1-1091.4"
  wire $0$past$hyperram.v:1064$1063$0[0:0]$1324
  attribute \src "hyperram.v:116.1-263.4"
  wire width 48 $0\CA_r[47:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\bus_clk_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 3 $0\bus_state_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\busy_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 6 $0\cycle_cnt_r[5:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 32 $0\datar_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 32 $0\dataw_r[31:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\double_latency_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\fixed_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire width 3 $0\read_cnt_r[2:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\read_timeout_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_2x_latency_r[0:0]
  attribute \src "hyperram.v:277.1-325.4"
  wire $0\rwds_r[0:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\sel_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tacc_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tcsh_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpost_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 4 $0\tpre_r[3:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire width 5 $0\trmax_r[4:0]
  attribute \src "hyperram.v:116.1-263.4"
  wire $0\valid_r[0:0]
  wire width 2 $add$hyperram.v:1005$1675_Y
  wire width 2 $add$hyperram.v:1007$1682_Y
  wire width 4 $add$hyperram.v:1065$1785_Y
  wire width 7 $add$hyperram.v:992$1638_Y
  wire $and$hyperram.v:0$1487_Y
  wire $and$hyperram.v:0$1496_Y
  wire $auto$clk2fflogic.cc:156:execute$4612
  wire $auto$clk2fflogic.cc:156:execute$4622
  wire width 3 $auto$clk2fflogic.cc:156:execute$4632
  wire $auto$clk2fflogic.cc:156:execute$4642
  wire width 32 $auto$clk2fflogic.cc:156:execute$4652
  wire width 4 $auto$clk2fflogic.cc:156:execute$4662
  wire width 4 $auto$clk2fflogic.cc:156:execute$4672
  wire width 4 $auto$clk2fflogic.cc:156:execute$4682
  wire width 4 $auto$clk2fflogic.cc:156:execute$4692
  wire width 5 $auto$clk2fflogic.cc:156:execute$4702
  wire $auto$clk2fflogic.cc:156:execute$4712
  wire $auto$clk2fflogic.cc:156:execute$4722
  wire width 32 $auto$clk2fflogic.cc:156:execute$4732
  wire width 48 $auto$clk2fflogic.cc:156:execute$4742
  wire width 4 $auto$clk2fflogic.cc:156:execute$4752
  wire $auto$clk2fflogic.cc:156:execute$4762
  wire $auto$clk2fflogic.cc:156:execute$4772
  wire width 3 $auto$clk2fflogic.cc:156:execute$4782
  wire $auto$clk2fflogic.cc:156:execute$4792
  wire width 6 $auto$clk2fflogic.cc:156:execute$4802
  attribute \init 1'0
  wire $auto$clk2fflogic.cc:168:execute$4614
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4664
  wire $auto$clk2fflogic.cc:192:execute$4618
  wire $auto$clk2fflogic.cc:192:execute$4628
  wire width 3 $auto$clk2fflogic.cc:192:execute$4638
  wire $auto$clk2fflogic.cc:192:execute$4648
  wire width 32 $auto$clk2fflogic.cc:192:execute$4658
  wire width 4 $auto$clk2fflogic.cc:192:execute$4668
  wire width 4 $auto$clk2fflogic.cc:192:execute$4678
  wire width 4 $auto$clk2fflogic.cc:192:execute$4688
  wire width 4 $auto$clk2fflogic.cc:192:execute$4698
  wire width 5 $auto$clk2fflogic.cc:192:execute$4708
  wire $auto$clk2fflogic.cc:192:execute$4718
  wire $auto$clk2fflogic.cc:192:execute$4728
  wire width 32 $auto$clk2fflogic.cc:192:execute$4738
  wire width 48 $auto$clk2fflogic.cc:192:execute$4748
  wire width 4 $auto$clk2fflogic.cc:192:execute$4758
  wire $auto$clk2fflogic.cc:192:execute$4768
  wire $auto$clk2fflogic.cc:192:execute$4778
  wire width 3 $auto$clk2fflogic.cc:192:execute$4788
  wire $auto$clk2fflogic.cc:192:execute$4798
  wire width 6 $auto$clk2fflogic.cc:192:execute$4808
  wire $auto$rtlil.cc:2167:Eqx$4617
  wire $auto$rtlil.cc:2167:Eqx$4667
  wire $auto$rtlil.cc:2817:Anyseq$4875
  wire $auto$rtlil.cc:2817:Anyseq$4877
  wire $auto$rtlil.cc:2817:Anyseq$4879
  wire $auto$rtlil.cc:2817:Anyseq$4881
  wire $auto$rtlil.cc:2817:Anyseq$4883
  wire $auto$rtlil.cc:2817:Anyseq$4885
  wire $auto$rtlil.cc:2817:Anyseq$4887
  wire $auto$rtlil.cc:2817:Anyseq$4889
  wire $auto$rtlil.cc:2817:Anyseq$4891
  wire $auto$rtlil.cc:2817:Anyseq$4893
  wire $auto$rtlil.cc:2817:Anyseq$4895
  wire $auto$rtlil.cc:2817:Anyseq$4897
  wire $auto$rtlil.cc:2817:Anyseq$4899
  wire $auto$rtlil.cc:2817:Anyseq$4901
  wire $auto$rtlil.cc:2817:Anyseq$4903
  wire $auto$rtlil.cc:2817:Anyseq$4905
  wire $auto$rtlil.cc:2817:Anyseq$4907
  wire $auto$rtlil.cc:2817:Anyseq$4909
  wire $auto$rtlil.cc:2817:Anyseq$4911
  wire $auto$rtlil.cc:2817:Anyseq$4913
  wire $auto$rtlil.cc:2817:Anyseq$4915
  wire $auto$rtlil.cc:2817:Anyseq$4917
  wire $auto$rtlil.cc:2817:Anyseq$4919
  wire $auto$rtlil.cc:2817:Anyseq$4921
  wire $auto$rtlil.cc:2817:Anyseq$4923
  wire $auto$rtlil.cc:2817:Anyseq$4925
  wire $auto$rtlil.cc:2817:Anyseq$4927
  wire $auto$rtlil.cc:2817:Anyseq$4929
  wire $auto$rtlil.cc:2817:Anyseq$4931
  wire $auto$rtlil.cc:2817:Anyseq$4933
  wire $auto$rtlil.cc:2817:Anyseq$4935
  wire $auto$rtlil.cc:2817:Anyseq$4937
  wire $auto$rtlil.cc:2817:Anyseq$4939
  wire $auto$rtlil.cc:2817:Anyseq$4941
  wire $auto$rtlil.cc:2817:Anyseq$4943
  wire $auto$rtlil.cc:2817:Anyseq$4945
  wire $auto$rtlil.cc:2817:Anyseq$4947
  wire $auto$rtlil.cc:2817:Anyseq$4949
  wire $auto$rtlil.cc:2817:Anyseq$4951
  wire $auto$rtlil.cc:2817:Anyseq$4953
  wire $auto$rtlil.cc:2817:Anyseq$4955
  wire $auto$rtlil.cc:2817:Anyseq$4957
  wire $auto$rtlil.cc:2817:Anyseq$4959
  wire $auto$rtlil.cc:2817:Anyseq$4961
  wire $auto$rtlil.cc:2817:Anyseq$4963
  wire $auto$rtlil.cc:2817:Anyseq$4965
  wire $auto$rtlil.cc:2817:Anyseq$4967
  wire $auto$rtlil.cc:2817:Anyseq$4969
  wire $auto$rtlil.cc:2817:Anyseq$4971
  wire $auto$rtlil.cc:2817:Anyseq$4973
  wire $auto$rtlil.cc:2817:Anyseq$4975
  wire $auto$rtlil.cc:2817:Anyseq$4977
  wire $auto$rtlil.cc:2817:Anyseq$4979
  wire $auto$rtlil.cc:2817:Anyseq$4981
  wire $auto$rtlil.cc:2817:Anyseq$4983
  wire $auto$rtlil.cc:2817:Anyseq$4985
  wire $auto$rtlil.cc:2817:Anyseq$4987
  wire $auto$rtlil.cc:2817:Anyseq$4989
  wire $auto$rtlil.cc:2817:Anyseq$4991
  wire $auto$rtlil.cc:2817:Anyseq$4993
  wire $auto$rtlil.cc:2817:Anyseq$4995
  wire $auto$rtlil.cc:2817:Anyseq$4997
  wire $auto$rtlil.cc:2817:Anyseq$4999
  wire $auto$rtlil.cc:2817:Anyseq$5001
  wire $auto$rtlil.cc:2817:Anyseq$5003
  wire $auto$rtlil.cc:2817:Anyseq$5005
  wire $auto$rtlil.cc:2817:Anyseq$5007
  wire $auto$rtlil.cc:2817:Anyseq$5009
  wire $auto$rtlil.cc:2817:Anyseq$5011
  wire $auto$rtlil.cc:2817:Anyseq$5013
  wire $auto$rtlil.cc:2817:Anyseq$5015
  wire $auto$rtlil.cc:2817:Anyseq$5017
  wire $auto$rtlil.cc:2817:Anyseq$5019
  wire $auto$rtlil.cc:2817:Anyseq$5021
  wire $auto$rtlil.cc:2817:Anyseq$5023
  wire $auto$rtlil.cc:2817:Anyseq$5025
  wire $auto$rtlil.cc:2817:Anyseq$5027
  wire $auto$rtlil.cc:2817:Anyseq$5029
  wire $auto$rtlil.cc:2817:Anyseq$5031
  wire $auto$rtlil.cc:2817:Anyseq$5033
  wire $auto$rtlil.cc:2817:Anyseq$5035
  wire $auto$rtlil.cc:2817:Anyseq$5037
  wire $auto$rtlil.cc:2817:Anyseq$5039
  wire $auto$rtlil.cc:2817:Anyseq$5041
  wire $auto$rtlil.cc:2817:Anyseq$5043
  wire $auto$rtlil.cc:2817:Anyseq$5045
  wire $auto$rtlil.cc:2817:Anyseq$5047
  wire $auto$rtlil.cc:2817:Anyseq$5049
  wire $auto$rtlil.cc:2817:Anyseq$5051
  wire $auto$rtlil.cc:2817:Anyseq$5053
  wire $auto$rtlil.cc:2817:Anyseq$5055
  wire $auto$rtlil.cc:2817:Anyseq$5057
  wire $auto$rtlil.cc:2817:Anyseq$5059
  wire $auto$rtlil.cc:2817:Anyseq$5061
  wire $auto$rtlil.cc:2817:Anyseq$5063
  wire $auto$rtlil.cc:2817:Anyseq$5065
  wire $auto$rtlil.cc:2817:Anyseq$5067
  wire $auto$rtlil.cc:2817:Anyseq$5069
  wire $auto$rtlil.cc:2817:Anyseq$5071
  wire $auto$rtlil.cc:2817:Anyseq$5073
  wire $auto$rtlil.cc:2817:Anyseq$5075
  wire $auto$rtlil.cc:2817:Anyseq$5077
  wire $auto$rtlil.cc:2817:Anyseq$5079
  wire $auto$rtlil.cc:2817:Anyseq$5081
  wire $auto$rtlil.cc:2817:Anyseq$5083
  wire $auto$rtlil.cc:2817:Anyseq$5085
  wire $auto$rtlil.cc:2817:Anyseq$5087
  wire $auto$rtlil.cc:2817:Anyseq$5089
  wire $auto$rtlil.cc:2817:Anyseq$5091
  wire $auto$rtlil.cc:2817:Anyseq$5093
  wire $auto$rtlil.cc:2817:Anyseq$5095
  wire $auto$rtlil.cc:2817:Anyseq$5097
  wire $auto$rtlil.cc:2817:Anyseq$5099
  wire $auto$rtlil.cc:2817:Anyseq$5101
  wire $auto$rtlil.cc:2817:Anyseq$5103
  wire $auto$rtlil.cc:2817:Anyseq$5105
  wire $auto$rtlil.cc:2817:Anyseq$5107
  wire $auto$rtlil.cc:2817:Anyseq$5109
  wire $auto$rtlil.cc:2817:Anyseq$5111
  wire $auto$rtlil.cc:2817:Anyseq$5113
  wire $auto$rtlil.cc:2817:Anyseq$5115
  wire $auto$rtlil.cc:2817:Anyseq$5117
  wire $auto$rtlil.cc:2817:Anyseq$5119
  wire $auto$rtlil.cc:2817:Anyseq$5121
  wire $auto$rtlil.cc:2817:Anyseq$5123
  wire $auto$rtlil.cc:2817:Anyseq$5125
  wire $auto$rtlil.cc:2817:Anyseq$5127
  wire $auto$rtlil.cc:2817:Anyseq$5129
  wire $auto$rtlil.cc:2817:Anyseq$5131
  wire $auto$rtlil.cc:2817:Anyseq$5133
  wire $auto$rtlil.cc:2817:Anyseq$5135
  wire $auto$rtlil.cc:2817:Anyseq$5137
  wire $auto$rtlil.cc:2817:Anyseq$5139
  wire $auto$rtlil.cc:2817:Anyseq$5141
  wire $auto$rtlil.cc:2817:Anyseq$5143
  wire $auto$rtlil.cc:2817:Anyseq$5145
  wire $auto$rtlil.cc:2817:Anyseq$5147
  wire $auto$rtlil.cc:2817:Anyseq$5149
  wire $auto$rtlil.cc:2817:Anyseq$5151
  wire $auto$rtlil.cc:2817:Anyseq$5153
  wire $auto$rtlil.cc:2817:Anyseq$5155
  wire $auto$rtlil.cc:2817:Anyseq$5157
  wire $auto$rtlil.cc:2817:Anyseq$5159
  wire $auto$rtlil.cc:2817:Anyseq$5161
  wire $auto$rtlil.cc:2817:Anyseq$5163
  wire $auto$rtlil.cc:2817:Anyseq$5165
  wire $auto$rtlil.cc:2817:Anyseq$5167
  wire $auto$rtlil.cc:2817:Anyseq$5169
  wire $auto$rtlil.cc:2817:Anyseq$5171
  wire $auto$rtlil.cc:2817:Anyseq$5173
  wire $auto$rtlil.cc:2817:Anyseq$5175
  attribute \src "hyperram.v:335.66-335.85"
  wire width 32 $auto$wreduce.cc:454:run$4185
  attribute \src "hyperram.v:1005.97-1005.105"
  wire width 32 $auto$wreduce.cc:454:run$4186
  attribute \src "hyperram.v:1005.55-1005.81"
  wire width 32 $auto$wreduce.cc:454:run$4187
  attribute \src "hyperram.v:1005.55-1005.90"
  wire width 32 $auto$wreduce.cc:454:run$4188
  attribute \src "hyperram.v:1007.54-1007.81"
  wire width 32 $auto$wreduce.cc:454:run$4189
  attribute \src "hyperram.v:1007.54-1007.90"
  wire width 32 $auto$wreduce.cc:454:run$4190
  attribute \src "hyperram.v:1011.51-1011.62"
  wire width 32 $auto$wreduce.cc:454:run$4191
  attribute \src "hyperram.v:894.44-894.57"
  wire width 32 $auto$wreduce.cc:454:run$4192
  attribute \src "hyperram.v:335.66-335.85"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4194
  wire width 3 $auto$wreduce.cc:454:run$4195
  attribute \src "hyperram.v:89.43-89.62"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4196
  attribute \src "hyperram.v:91.43-91.66"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4197
  attribute \src "hyperram.v:91.73-91.101"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4198
  attribute \src "hyperram.v:91.22-91.103"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4199
  attribute \src "hyperram.v:97.22-97.96"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4200
  attribute \src "hyperram.v:99.22-99.104"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $auto$wreduce.cc:454:run$4201
  attribute \src "hyperram.v:1000.24-1000.50"
  wire $eq$hyperram.v:1000$1662_Y
  attribute \src "hyperram.v:1000.56-1000.78"
  wire $eq$hyperram.v:1000$1664_Y
  attribute \src "hyperram.v:1001.35-1001.51"
  wire $eq$hyperram.v:1001$1666_Y
  attribute \src "hyperram.v:1003.56-1003.80"
  wire $eq$hyperram.v:1003$1673_Y
  attribute \src "hyperram.v:1005.40-1005.105"
  wire $eq$hyperram.v:1005$1681_Y
  attribute \src "hyperram.v:1007.39-1007.105"
  wire $eq$hyperram.v:1007$1688_Y
  attribute \src "hyperram.v:1010.24-1010.55"
  wire $eq$hyperram.v:1010$1693_Y
  attribute \src "hyperram.v:1010.61-1010.82"
  wire $eq$hyperram.v:1010$1695_Y
  attribute \src "hyperram.v:1011.36-1011.66"
  wire $eq$hyperram.v:1011$1699_Y
  attribute \src "hyperram.v:1013.38-1013.53"
  wire $eq$hyperram.v:1013$1700_Y
  attribute \src "hyperram.v:1015.38-1015.53"
  wire $eq$hyperram.v:1015$1701_Y
  attribute \src "hyperram.v:1019.36-1019.52"
  wire $eq$hyperram.v:1019$1710_Y
  attribute \src "hyperram.v:1021.25-1021.54"
  wire $eq$hyperram.v:1021$1715_Y
  attribute \src "hyperram.v:1021.60-1021.88"
  wire $eq$hyperram.v:1021$1716_Y
  attribute \src "hyperram.v:1021.95-1021.116"
  wire $eq$hyperram.v:1021$1719_Y
  attribute \src "hyperram.v:1022.32-1022.54"
  wire $eq$hyperram.v:1022$1721_Y
  attribute \src "hyperram.v:1024.24-1024.52"
  wire $eq$hyperram.v:1024$1726_Y
  attribute \src "hyperram.v:1024.58-1024.79"
  wire $eq$hyperram.v:1024$1728_Y
  attribute \src "hyperram.v:1025.32-1025.53"
  wire $eq$hyperram.v:1025$1730_Y
  attribute \src "hyperram.v:1032.24-1032.52"
  wire $eq$hyperram.v:1032$1738_Y
  attribute \src "hyperram.v:1050.9-1050.32"
  wire $eq$hyperram.v:1050$1763_Y
  attribute \src "hyperram.v:1056.8-1056.27"
  wire $eq$hyperram.v:1056$1767_Y
  attribute \src "hyperram.v:1065.33-1065.68"
  wire $eq$hyperram.v:1065$1786_Y
  attribute \src "hyperram.v:1073.16-1073.41"
  wire $eq$hyperram.v:1073$1794_Y
  attribute \src "hyperram.v:1074.16-1074.41"
  wire $eq$hyperram.v:1074$1795_Y
  attribute \src "hyperram.v:1075.16-1075.41"
  wire $eq$hyperram.v:1075$1796_Y
  attribute \src "hyperram.v:1076.16-1076.41"
  wire $eq$hyperram.v:1076$1797_Y
  attribute \src "hyperram.v:1084.29-1084.53"
  wire $eq$hyperram.v:1084$1811_Y
  attribute \src "hyperram.v:1085.26-1085.47"
  wire $eq$hyperram.v:1085$1812_Y
  attribute \src "hyperram.v:1086.29-1086.60"
  wire $eq$hyperram.v:1086$1813_Y
  attribute \src "hyperram.v:1087.28-1087.53"
  wire $eq$hyperram.v:1087$1815_Y
  attribute \src "hyperram.v:240.10-240.26"
  wire $eq$hyperram.v:240$1204_Y
  attribute \src "hyperram.v:240.32-240.47"
  wire $eq$hyperram.v:240$1205_Y
  attribute \src "hyperram.v:297.9-297.25"
  wire $eq$hyperram.v:297$1228_Y
  attribute \src "hyperram.v:855.11-855.33"
  wire $eq$hyperram.v:855$1504_Y
  attribute \src "hyperram.v:866.42-866.62"
  wire $eq$hyperram.v:866$1512_Y
  attribute \src "hyperram.v:867.24-867.47"
  wire $eq$hyperram.v:867$1514_Y
  attribute \src "hyperram.v:868.24-868.47"
  wire $eq$hyperram.v:868$1515_Y
  attribute \src "hyperram.v:869.25-869.50"
  wire $eq$hyperram.v:869$1516_Y
  attribute \src "hyperram.v:872.27-872.52"
  wire $eq$hyperram.v:872$1518_Y
  attribute \src "hyperram.v:874.27-874.49"
  wire $eq$hyperram.v:874$1519_Y
  attribute \src "hyperram.v:877.26-877.49"
  wire $eq$hyperram.v:877$1521_Y
  attribute \src "hyperram.v:879.26-879.44"
  wire $eq$hyperram.v:879$1522_Y
  attribute \src "hyperram.v:881.12-881.53"
  wire $eq$hyperram.v:881$1523_Y
  attribute \src "hyperram.v:882.12-882.55"
  wire $eq$hyperram.v:882$1524_Y
  attribute \src "hyperram.v:894.12-894.58"
  wire $eq$hyperram.v:894$1534_Y
  attribute \src "hyperram.v:908.12-908.61"
  wire $eq$hyperram.v:908$1538_Y
  attribute \src "hyperram.v:929.30-929.62"
  wire $eq$hyperram.v:929$1549_Y
  attribute \src "hyperram.v:949.30-949.58"
  wire $eq$hyperram.v:949$1559_Y
  attribute \src "hyperram.v:961.7-961.34"
  wire $eq$hyperram.v:961$1568_Y
  attribute \src "hyperram.v:982.24-982.46"
  wire $eq$hyperram.v:982$1613_Y
  attribute \src "hyperram.v:991.24-991.57"
  wire $eq$hyperram.v:991$1634_Y
  attribute \src "hyperram.v:992.27-992.64"
  wire $eq$hyperram.v:992$1639_Y
  attribute \src "hyperram.v:995.31-995.52"
  wire $eq$hyperram.v:995$1648_Y
  attribute \src "hyperram.v:998.30-998.46"
  wire $eq$hyperram.v:998$1657_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$1129_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1001$1129_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1005$1130_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1005$1130_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$1131_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1007$1131_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1011$1132_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1011$1132_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1013$1133_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1013$1133_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$1134_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1015$1134_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1019$1135_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1019$1135_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1022$1136_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1022$1136_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1025$1137_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1025$1137_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1030$1138_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$1139_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1033$1139_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$1140_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1036$1140_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1141_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1039$1141_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$1142_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1042$1142_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1047$1143_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1051$1144_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1051$1144_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$1145_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1053$1145_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1146_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1057$1146_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1065$1148_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1065$1148_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1070$1149_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1070$1149_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1073$1150_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1073$1150_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1074$1151_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1074$1151_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1075$1152_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1075$1152_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1076$1153_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1076$1153_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1084$1154_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1084$1154_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1085$1155_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1086$1156_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:1087$1157_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$1086_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:402$1086_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$1087_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:405$1087_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$1088_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:854$1088_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:860$1089_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:861$1090_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$1091_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:867$1091_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:868$1092_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:869$1093_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$1094_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:872$1094_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$1095_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:874$1095_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$1096_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:877$1096_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1097_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1097_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:879$1098_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:881$1099_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1100_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:889$1100_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1101_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:891$1101_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1102_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:893$1102_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$1103_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:907$1103_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$1104_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:923$1104_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$1105_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:925$1105_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$1106_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:929$1106_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1107_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:931$1107_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1108_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:937$1108_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$1109_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:939$1109_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1110_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:944$1110_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:945$1111_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:946$1112_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:947$1113_CHECK
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$1114_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:949$1114_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$1115_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:955$1115_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1116_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:959$1116_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1117_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:962$1117_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1118_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:965$1118_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1119_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:968$1119_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:971$1120_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:971$1120_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1121_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:974$1121_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$1122_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:977$1122_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$1123_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:980$1123_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$1124_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:983$1124_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:986$1125_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:986$1125_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:992$1126_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:992$1126_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$1127_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:995$1127_EN
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:998$1128_CHECK
  attribute \init 1'0
  attribute \src "hyperram.v:0.0-0.0"
  wire $formal$hyperram.v:998$1128_EN
  attribute \src "hyperram.v:172.17-172.35"
  wire $ge$hyperram.v:172$1189_Y
  attribute \src "hyperram.v:174.18-174.40"
  wire $ge$hyperram.v:174$1192_Y
  attribute \src "hyperram.v:860.24-860.42"
  wire $ge$hyperram.v:860$1507_Y
  attribute \src "hyperram.v:861.25-861.47"
  wire $ge$hyperram.v:861$1508_Y
  attribute \src "hyperram.v:871.8-871.37"
  wire $ge$hyperram.v:871$1517_Y
  attribute \src "hyperram.v:876.8-876.33"
  wire $ge$hyperram.v:876$1520_Y
  attribute \src "hyperram.v:1000.7-1000.12"
  wire $logic_and$hyperram.v:1000$1661_Y
  attribute \src "hyperram.v:1000.7-1000.51"
  wire $logic_and$hyperram.v:1000$1663_Y
  attribute \src "hyperram.v:1000.7-1000.79"
  wire $logic_and$hyperram.v:1000$1665_Y
  attribute \src "hyperram.v:1003.7-1003.81"
  wire $logic_and$hyperram.v:1003$1674_Y
  attribute \src "hyperram.v:1010.7-1010.56"
  wire $logic_and$hyperram.v:1010$1694_Y
  attribute \src "hyperram.v:1010.7-1010.83"
  wire $logic_and$hyperram.v:1010$1696_Y
  attribute \src "hyperram.v:1018.7-1018.84"
  wire $logic_and$hyperram.v:1018$1709_Y
  attribute \src "hyperram.v:1021.7-1021.90"
  wire $logic_and$hyperram.v:1021$1718_Y
  attribute \src "hyperram.v:1021.7-1021.117"
  wire $logic_and$hyperram.v:1021$1720_Y
  attribute \src "hyperram.v:1024.7-1024.53"
  wire $logic_and$hyperram.v:1024$1727_Y
  attribute \src "hyperram.v:1024.7-1024.80"
  wire $logic_and$hyperram.v:1024$1729_Y
  attribute \src "hyperram.v:1029.6-1029.28"
  wire $logic_and$hyperram.v:1029$1732_Y
  attribute \src "hyperram.v:1032.7-1032.53"
  wire $logic_and$hyperram.v:1032$1739_Y
  attribute \src "hyperram.v:1032.7-1032.96"
  wire $logic_and$hyperram.v:1032$1742_Y
  attribute \src "hyperram.v:1035.7-1035.64"
  wire $logic_and$hyperram.v:1035$1746_Y
  attribute \src "hyperram.v:1038.7-1038.47"
  wire $logic_and$hyperram.v:1038$1749_Y
  attribute \src "hyperram.v:1038.7-1038.81"
  wire $logic_and$hyperram.v:1038$1751_Y
  attribute \src "hyperram.v:1038.7-1038.104"
  wire $logic_and$hyperram.v:1038$1753_Y
  attribute \src "hyperram.v:1038.7-1038.122"
  wire $logic_and$hyperram.v:1038$1754_Y
  attribute \src "hyperram.v:1049.7-1049.64"
  wire $logic_and$hyperram.v:1049$1762_Y
  attribute \src "hyperram.v:1050.8-1050.61"
  wire $logic_and$hyperram.v:1050$1765_Y
  attribute \src "hyperram.v:1056.91-1056.136"
  wire $logic_and$hyperram.v:1056$1773_Y
  attribute \src "hyperram.v:1064.7-1064.65"
  wire $logic_and$hyperram.v:1064$1781_Y
  attribute \src "hyperram.v:1064.7-1064.102"
  wire $logic_and$hyperram.v:1064$1782_Y
  attribute \src "hyperram.v:1064.7-1064.134"
  wire $logic_and$hyperram.v:1064$1784_Y
  attribute \src "hyperram.v:1068.7-1068.62"
  wire $logic_and$hyperram.v:1068$1789_Y
  attribute \src "hyperram.v:1068.7-1068.99"
  wire $logic_and$hyperram.v:1068$1791_Y
  attribute \src "hyperram.v:1082.6-1082.35"
  wire $logic_and$hyperram.v:1082$1799_Y
  attribute \src "hyperram.v:1082.6-1082.45"
  wire $logic_and$hyperram.v:1082$1801_Y
  attribute \src "hyperram.v:1083.7-1083.75"
  wire $logic_and$hyperram.v:1083$1808_Y
  attribute \src "hyperram.v:1083.7-1083.86"
  wire $logic_and$hyperram.v:1083$1810_Y
  attribute \src "hyperram.v:145.9-145.31"
  wire $logic_and$hyperram.v:145$1181_Y
  attribute \src "hyperram.v:164.9-164.62"
  wire $logic_and$hyperram.v:164$1188_Y
  attribute \src "hyperram.v:245.24-245.63"
  wire $logic_and$hyperram.v:245$1209_Y
  attribute \src "hyperram.v:270.21-270.70"
  wire $logic_and$hyperram.v:270$1216_Y
  attribute \src "hyperram.v:270.21-270.97"
  wire $logic_and$hyperram.v:270$1218_Y
  attribute \src "hyperram.v:270.103-270.146"
  wire $logic_and$hyperram.v:270$1221_Y
  attribute \src "hyperram.v:309.10-309.37"
  wire $logic_and$hyperram.v:309$1230_Y
  attribute \src "hyperram.v:309.43-309.66"
  wire $logic_and$hyperram.v:309$1231_Y
  attribute \src "hyperram.v:402.10-402.15"
  wire $logic_and$hyperram.v:402$1490_Y
  attribute \src "hyperram.v:402.26-402.31"
  wire $logic_and$hyperram.v:402$1494_Y
  attribute \src "hyperram.v:403.17-403.22"
  wire $logic_and$hyperram.v:403$1499_Y
  attribute \src "hyperram.v:866.7-866.63"
  wire $logic_and$hyperram.v:866$1513_Y
  attribute \src "hyperram.v:954.6-954.34"
  wire $logic_and$hyperram.v:954$1560_Y
  attribute \src "hyperram.v:965.64-965.102"
  wire $logic_and$hyperram.v:965$1575_Y
  attribute \src "hyperram.v:971.115-971.149"
  wire $logic_and$hyperram.v:971$1590_Y
  attribute \src "hyperram.v:979.7-979.48"
  wire $logic_and$hyperram.v:979$1605_Y
  attribute \src "hyperram.v:979.7-979.82"
  wire $logic_and$hyperram.v:979$1607_Y
  attribute \src "hyperram.v:982.7-982.47"
  wire $logic_and$hyperram.v:982$1614_Y
  attribute \src "hyperram.v:982.7-982.81"
  wire $logic_and$hyperram.v:982$1616_Y
  attribute \src "hyperram.v:985.7-985.82"
  wire $logic_and$hyperram.v:985$1625_Y
  attribute \src "hyperram.v:985.7-985.99"
  wire $logic_and$hyperram.v:985$1626_Y
  attribute \src "hyperram.v:991.7-991.58"
  wire $logic_and$hyperram.v:991$1635_Y
  attribute \src "hyperram.v:991.7-991.85"
  wire $logic_and$hyperram.v:991$1637_Y
  attribute \src "hyperram.v:994.7-994.79"
  wire $logic_and$hyperram.v:994$1647_Y
  attribute \src "hyperram.v:997.7-997.52"
  wire $logic_and$hyperram.v:997$1654_Y
  attribute \src "hyperram.v:997.7-997.77"
  wire $logic_and$hyperram.v:997$1656_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1489_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1492_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1498_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $logic_not$hyperram.v:0$1601_Y
  attribute \src "hyperram.v:1029.22-1029.28"
  wire $logic_not$hyperram.v:1029$1731_Y
  attribute \src "hyperram.v:1032.80-1032.95"
  wire $logic_not$hyperram.v:1032$1740_Y
  attribute \src "hyperram.v:1038.7-1038.20"
  wire $logic_not$hyperram.v:1038$1747_Y
  attribute \src "hyperram.v:1038.85-1038.104"
  wire $logic_not$hyperram.v:1038$1752_Y
  attribute \src "hyperram.v:1053.33-1053.48"
  wire $logic_not$hyperram.v:1053$1766_Y
  attribute \src "hyperram.v:1083.79-1083.86"
  wire $logic_not$hyperram.v:1083$1809_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $logic_not$hyperram.v:164$1184_Y
  attribute \src "hyperram.v:270.101-270.147"
  wire $logic_not$hyperram.v:270$1222_Y
  attribute \src "hyperram.v:309.23-309.37"
  wire $logic_not$hyperram.v:309$1229_Y
  attribute \src "hyperram.v:333.51-333.62"
  wire $logic_not$hyperram.v:333$1240_Y
  attribute \src "hyperram.v:891.26-891.36"
  wire $logic_not$hyperram.v:891$1530_Y
  attribute \src "hyperram.v:925.28-925.40"
  wire $logic_not$hyperram.v:925$1544_Y
  attribute \src "hyperram.v:931.30-931.40"
  wire $logic_not$hyperram.v:931$1550_Y
  attribute \src "hyperram.v:945.27-945.36"
  wire $logic_not$hyperram.v:945$1555_Y
  attribute \src "hyperram.v:1021.24-1021.89"
  wire $logic_or$hyperram.v:1021$1717_Y
  attribute \src "hyperram.v:1032.58-1032.95"
  wire $logic_or$hyperram.v:1032$1741_Y
  attribute \src "hyperram.v:1056.7-1056.58"
  wire $logic_or$hyperram.v:1056$1769_Y
  attribute \src "hyperram.v:1056.7-1056.86"
  wire $logic_or$hyperram.v:1056$1771_Y
  attribute \src "hyperram.v:1056.7-1056.137"
  wire $logic_or$hyperram.v:1056$1774_Y
  attribute \src "hyperram.v:1064.107-1064.133"
  wire $logic_or$hyperram.v:1064$1783_Y
  attribute \src "hyperram.v:164.27-164.61"
  wire $logic_or$hyperram.v:164$1187_Y
  attribute \src "hyperram.v:240.9-240.48"
  wire $logic_or$hyperram.v:240$1206_Y
  attribute \src "hyperram.v:309.9-309.67"
  wire $logic_or$hyperram.v:309$1232_Y
  attribute \src "hyperram.v:402.10-402.38"
  wire $logic_or$hyperram.v:402$1495_Y
  attribute \src "hyperram.v:959.32-959.81"
  wire $logic_or$hyperram.v:959$1567_Y
  attribute \src "hyperram.v:962.30-962.77"
  wire $logic_or$hyperram.v:962$1571_Y
  attribute \src "hyperram.v:965.38-965.103"
  wire $logic_or$hyperram.v:965$1576_Y
  attribute \src "hyperram.v:965.38-965.133"
  wire $logic_or$hyperram.v:965$1578_Y
  attribute \src "hyperram.v:968.33-968.84"
  wire $logic_or$hyperram.v:968$1582_Y
  attribute \src "hyperram.v:971.39-971.110"
  wire $logic_or$hyperram.v:971$1588_Y
  attribute \src "hyperram.v:971.39-971.151"
  wire $logic_or$hyperram.v:971$1591_Y
  attribute \src "hyperram.v:974.32-974.82"
  wire $logic_or$hyperram.v:974$1595_Y
  attribute \src "hyperram.v:977.32-977.82"
  wire $logic_or$hyperram.v:977$1599_Y
  attribute \src "hyperram.v:270.131-270.145"
  wire $lt$hyperram.v:270$1220_Y
  attribute \src "hyperram.v:1030.20-1030.37"
  wire $ne$hyperram.v:1030$1733_Y
  attribute \src "hyperram.v:1041.7-1041.28"
  wire $ne$hyperram.v:1041$1755_Y
  attribute \src "hyperram.v:1050.38-1050.60"
  wire $ne$hyperram.v:1050$1764_Y
  attribute \src "hyperram.v:1064.8-1064.37"
  wire $ne$hyperram.v:1064$1779_Y
  attribute \src "hyperram.v:1068.67-1068.98"
  wire $ne$hyperram.v:1068$1790_Y
  attribute \src "hyperram.v:1070.30-1070.55"
  wire $ne$hyperram.v:1070$1793_Y
  attribute \src "hyperram.v:245.47-245.62"
  wire $ne$hyperram.v:245$1208_Y
  attribute \src "hyperram.v:270.49-270.69"
  wire $ne$hyperram.v:270$1215_Y
  attribute \src "hyperram.v:270.75-270.96"
  wire $ne$hyperram.v:270$1217_Y
  attribute \src "hyperram.v:406.16-406.37"
  wire $ne$hyperram.v:406$1500_Y
  attribute \src "hyperram.v:979.53-979.81"
  wire $ne$hyperram.v:979$1606_Y
  attribute \src "hyperram.v:980.30-980.63"
  wire $ne$hyperram.v:980$1608_Y
  attribute \src "hyperram.v:1087.39-1087.53"
  wire $not$hyperram.v:1087$1814_Y
  attribute \src "hyperram.v:109.22-109.30"
  wire $not$hyperram.v:109$1175_Y
  attribute \src "hyperram.v:155.18-155.25"
  wire $not$hyperram.v:155$1182_Y
  attribute \src "hyperram.v:855.20-855.33"
  wire $not$hyperram.v:855$1503_Y
  attribute \src "hyperram.v:949.42-949.58"
  wire $not$hyperram.v:949$1558_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1032$1051$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1032$1052$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1064$1063$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1064$1064$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $past$hyperram.v:1069$1068$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 32 $past$hyperram.v:1084$1078$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:1085$1079$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1086$1080$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:1087$1081$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:867$1000$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:868$1001$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:869$1002$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 5 $past$hyperram.v:871$1003$0
  attribute \src "hyperram.v:0.0-0.0"
  wire width 4 $past$hyperram.v:876$1005$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:881$1007$0
  attribute \src "hyperram.v:0.0-0.0"
  wire $past$hyperram.v:882$1008$0
  wire $procmux$2171_Y
  wire $procmux$2175_Y
  wire $procmux$2195_Y
  wire $procmux$2199_Y
  wire $procmux$2207_Y
  wire $procmux$2215_Y
  wire $procmux$2220_Y
  wire $procmux$2222_Y
  wire $procmux$2227_Y
  wire $procmux$2229_Y
  wire $procmux$2234_Y
  wire $procmux$2236_Y
  wire $procmux$2241_Y
  wire $procmux$2243_Y
  wire $procmux$2248_Y
  wire $procmux$2250_Y
  wire $procmux$2255_Y
  wire $procmux$2257_Y
  wire $procmux$2262_Y
  wire $procmux$2264_Y
  wire $procmux$2269_Y
  wire $procmux$2271_Y
  wire $procmux$2279_Y
  wire $procmux$2287_Y
  wire $procmux$2292_Y
  wire $procmux$2297_Y
  wire $procmux$2302_Y
  wire $procmux$2307_Y
  wire $procmux$2311_Y
  wire $procmux$2315_Y
  wire $procmux$2319_Y
  wire $procmux$2323_Y
  wire $procmux$2328_Y
  wire $procmux$2333_Y
  wire $procmux$2338_Y
  wire $procmux$2343_Y
  wire $procmux$2348_Y
  wire $procmux$2350_Y
  wire $procmux$2355_Y
  wire $procmux$2357_Y
  wire $procmux$2362_Y
  wire $procmux$2364_Y
  wire $procmux$2369_Y
  wire $procmux$2371_Y
  wire $procmux$2387_Y
  wire $procmux$2391_Y
  wire $procmux$2399_Y
  wire $procmux$2407_Y
  wire $procmux$2415_Y
  wire $procmux$2419_Y
  wire $procmux$2421_Y
  wire $procmux$2425_Y
  wire $procmux$2427_Y
  wire $procmux$2435_Y
  wire $procmux$2439_Y
  wire $procmux$2443_Y
  wire $procmux$2447_Y
  wire $procmux$2451_Y
  wire $procmux$2455_Y
  wire $procmux$2459_Y
  wire $procmux$2463_Y
  wire $procmux$2467_Y
  wire $procmux$2471_Y
  wire $procmux$2475_Y
  wire $procmux$2479_Y
  wire $procmux$2483_Y
  wire $procmux$2487_Y
  wire $procmux$2491_Y
  wire $procmux$2495_Y
  wire $procmux$2499_Y
  wire $procmux$2503_Y
  wire $procmux$2507_Y
  wire $procmux$2511_Y
  wire $procmux$2515_Y
  wire $procmux$2519_Y
  wire $procmux$2523_Y
  wire $procmux$2527_Y
  wire $procmux$2531_Y
  wire $procmux$2535_Y
  wire $procmux$2539_Y
  wire $procmux$2543_Y
  wire $procmux$2548_Y
  wire $procmux$2550_Y
  wire $procmux$2555_Y
  wire $procmux$2557_Y
  wire $procmux$2562_Y
  wire $procmux$2564_Y
  wire $procmux$2569_Y
  wire $procmux$2571_Y
  wire $procmux$2575_Y
  wire $procmux$2579_Y
  wire $procmux$2586_Y
  wire $procmux$2591_Y
  wire $procmux$2593_Y
  wire $procmux$2600_Y
  wire $procmux$2605_Y
  wire $procmux$2607_Y
  wire $procmux$2611_Y
  wire $procmux$2615_Y
  wire $procmux$2619_Y
  wire $procmux$2623_Y
  wire $procmux$2627_Y
  wire $procmux$2631_Y
  wire $procmux$2639_Y
  wire $procmux$2643_Y
  wire $procmux$2647_Y
  wire $procmux$2651_Y
  wire $procmux$2655_Y
  wire $procmux$2659_Y
  wire $procmux$2663_Y
  wire $procmux$2667_Y
  wire $procmux$2676_Y
  wire $procmux$2678_Y
  wire $procmux$2683_Y
  wire $procmux$2685_Y
  wire $procmux$2690_Y
  wire $procmux$2692_Y
  wire $procmux$2697_Y
  wire $procmux$2699_Y
  wire $procmux$2703_Y
  wire $procmux$2707_Y
  wire $procmux$2715_Y
  wire $procmux$2719_Y
  wire $procmux$2723_Y
  wire $procmux$2724_CMP
  wire $procmux$2725_Y
  wire $procmux$2729_Y
  wire $procmux$2731_Y
  wire $procmux$2738_Y
  wire $procmux$2739_CMP
  wire $procmux$2740_Y
  wire $procmux$2747_Y
  wire $procmux$2749_Y
  wire $procmux$2755_Y
  wire $procmux$2757_Y
  wire $procmux$2763_Y
  wire $procmux$2765_Y
  wire $procmux$2770_Y
  wire $procmux$2771_CMP
  wire $procmux$2772_Y
  wire $procmux$2777_Y
  wire $procmux$2779_Y
  wire $procmux$2783_Y
  wire $procmux$2785_Y
  wire $procmux$2789_Y
  wire $procmux$2791_Y
  wire $procmux$2795_Y
  wire $procmux$2799_Y
  wire $procmux$2807_Y
  wire $procmux$2815_Y
  wire $procmux$2823_Y
  wire width 8 $procmux$2829_Y
  wire width 8 $procmux$2837_Y
  wire $procmux$2842_CMP
  wire width 8 $procmux$2846_Y
  wire width 8 $procmux$2848_Y
  wire width 8 $procmux$2850_Y
  wire width 8 $procmux$2856_Y
  wire width 8 $procmux$2858_Y
  wire width 8 $procmux$2860_Y
  wire width 8 $procmux$2868_Y
  wire width 8 $procmux$2870_Y
  wire width 8 $procmux$2872_Y
  wire width 8 $procmux$2881_Y
  wire width 8 $procmux$2883_Y
  wire width 8 $procmux$2885_Y
  wire width 3 $procmux$2894_Y
  wire width 3 $procmux$2896_Y
  wire width 3 $procmux$2898_Y
  wire width 3 $procmux$2901_Y
  wire width 3 $procmux$2903_Y
  wire $procmux$2910_Y
  wire $procmux$2912_Y
  wire $procmux$2918_Y
  wire width 13 $procmux$2929_Y
  wire width 13 $procmux$2931_Y
  wire width 3 $procmux$2942_Y
  wire width 3 $procmux$2944_Y
  wire width 29 $procmux$2955_Y
  wire width 29 $procmux$2957_Y
  wire $procmux$2968_Y
  wire $procmux$2970_Y
  wire $procmux$2981_Y
  wire $procmux$2983_Y
  wire $procmux$2994_Y
  wire $procmux$2996_Y
  wire width 6 $procmux$3002_Y
  wire $procmux$3003_CMP
  wire width 6 $procmux$3004_Y
  wire width 6 $procmux$3006_Y
  wire width 6 $procmux$3009_Y
  wire width 6 $procmux$3013_Y
  wire width 6 $procmux$3017_Y
  wire width 6 $procmux$3020_Y
  wire width 6 $procmux$3024_Y
  wire width 6 $procmux$3027_Y
  wire width 6 $procmux$3030_Y
  wire width 6 $procmux$3034_Y
  wire width 6 $procmux$3039_Y
  wire width 3 $procmux$3046_Y
  wire width 3 $procmux$3048_Y
  wire width 3 $procmux$3051_Y
  wire width 3 $procmux$3055_Y
  wire width 3 $procmux$3062_Y
  wire width 3 $procmux$3066_Y
  wire width 3 $procmux$3069_Y
  wire width 3 $procmux$3072_Y
  wire width 3 $procmux$3076_Y
  wire width 3 $procmux$3079_Y
  wire $procmux$3087_Y
  wire $procmux$3089_Y
  wire $procmux$3091_Y
  wire $procmux$3098_Y
  wire $procmux$3100_Y
  wire $procmux$3102_Y
  wire width 4 $procmux$3114_Y
  wire width 4 $procmux$3116_Y
  wire width 32 $procmux$3130_Y
  wire width 32 $procmux$3132_Y
  wire $procmux$3143_Y
  wire $procmux$3145_Y
  wire $procmux$3156_Y
  wire $procmux$3158_Y
  wire width 5 $procmux$3169_Y
  wire width 5 $procmux$3171_Y
  wire width 4 $procmux$3182_Y
  wire width 4 $procmux$3184_Y
  wire width 4 $procmux$3195_Y
  wire width 4 $procmux$3197_Y
  wire width 4 $procmux$3208_Y
  wire width 4 $procmux$3210_Y
  wire width 4 $procmux$3221_Y
  wire width 4 $procmux$3223_Y
  wire width 6 $procmux$3229_Y
  wire width 6 $procmux$3233_Y
  attribute \src "hyperram.v:164.9-164.22"
  wire $reduce_or$hyperram.v:164$1183_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1533_Y
  attribute \src "hyperram.v:0.0-0.0"
  wire width 8 $shiftx$hyperram.v:0$1537_Y
  attribute \src "hyperram.v:1005.55-1005.94"
  wire width 32 $sub$hyperram.v:1005$1678_Y
  attribute \src "hyperram.v:1005.55-1005.105"
  wire width 32 $sub$hyperram.v:1005$1680_Y
  attribute \src "hyperram.v:1007.54-1007.94"
  wire width 32 $sub$hyperram.v:1007$1685_Y
  attribute \src "hyperram.v:1007.54-1007.105"
  wire width 32 $sub$hyperram.v:1007$1687_Y
  attribute \src "hyperram.v:1011.51-1011.66"
  wire width 32 $sub$hyperram.v:1011$1698_Y
  attribute \src "hyperram.v:143.21-143.36"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:143$1179_Y
  attribute \src "hyperram.v:221.22-221.41"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:221$1201_Y
  attribute \src "hyperram.v:312.21-312.35"
  attribute \unused_bits "3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $sub$hyperram.v:312$1234_Y
  attribute \src "hyperram.v:89.69-89.93"
  wire width 32 $sub$hyperram.v:89$1160_Y
  attribute \src "hyperram.v:172.16-172.56"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:172$1191_Y
  attribute \src "hyperram.v:174.17-174.65"
  attribute \unused_bits "5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:174$1194_Y
  attribute \src "hyperram.v:287.16-287.43"
  attribute \unused_bits "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:287$1227_Y
  attribute \src "hyperram.v:89.22-89.95"
  attribute \unused_bits "6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 $ternary$hyperram.v:89$1161_Y
  attribute \src "hyperram.v:59.12-59.16"
  wire width 48 \CA_r
  attribute \src "hyperram.v:18.16-18.22"
  wire width 32 input 6 \addr_i
  attribute \src "hyperram.v:266.5-266.14"
  wire \bus_clk_r
  attribute \src "hyperram.v:66.11-66.22"
  wire width 3 \bus_state_r
  attribute \src "hyperram.v:61.5-61.11"
  wire \busy_r
  attribute \src "hyperram.v:268.6-268.16"
  wire \clk_active
  attribute \src "hyperram.v:13.10-13.15"
  wire input 1 \clk_i
  attribute \src "hyperram.v:112.11-112.22"
  wire width 6 \cycle_cnt_r
  attribute \src "hyperram.v:20.15-20.21"
  wire width 32 input 8 \data_i
  attribute \src "hyperram.v:22.16-22.22"
  wire width 32 output 10 \data_o
  attribute \src "hyperram.v:385.39-385.46"
  wire width 8 \datar_0
  attribute \src "hyperram.v:385.30-385.37"
  wire width 8 \datar_1
  attribute \src "hyperram.v:385.21-385.28"
  wire width 8 \datar_2
  attribute \src "hyperram.v:385.12-385.19"
  wire width 8 \datar_3
  attribute \src "hyperram.v:273.12-273.19"
  wire width 32 \datar_r
  attribute \src "hyperram.v:58.12-58.19"
  wire width 32 \dataw_r
  attribute \src "hyperram.v:31.10-31.26"
  wire input 18 \double_latency_i
  attribute \src "hyperram.v:55.5-55.21"
  wire \double_latency_r
  attribute \init 1'0
  attribute \src "hyperram.v:382.5-382.17"
  wire \f_past_valid
  attribute \src "hyperram.v:30.10-30.25"
  wire input 17 \fixed_latency_i
  attribute \src "hyperram.v:54.5-54.20"
  wire \fixed_latency_r
  attribute \src "hyperram.v:35.11-35.19"
  wire output 21 \hb_clk_o
  attribute \src "hyperram.v:36.11-36.20"
  wire output 22 \hb_clkn_o
  attribute \src "hyperram.v:34.11-34.19"
  wire output 20 \hb_csn_o
  attribute \src "hyperram.v:340.13-340.24"
  wire width 8 \hb_data_out
  attribute \src "hyperram.v:42.14-42.21"
  wire width 8 input 28 \hb_dq_i
  attribute \src "hyperram.v:39.15-39.22"
  wire width 8 output 25 \hb_dq_o
  attribute \src "hyperram.v:40.11-40.20"
  wire output 26 \hb_dq_oen
  attribute \src "hyperram.v:33.11-33.20"
  wire output 19 \hb_rstn_o
  attribute \src "hyperram.v:41.10-41.19"
  wire input 27 \hb_rwds_i
  attribute \src "hyperram.v:37.11-37.20"
  wire output 23 \hb_rwds_o
  attribute \src "hyperram.v:38.11-38.22"
  wire output 24 \hb_rwds_oen
  attribute \src "hyperram.v:80.13-80.27"
  wire width 6 \latency_cycles
  attribute \src "hyperram.v:114.11-114.21"
  wire width 3 \read_cnt_r
  attribute \src "hyperram.v:69.6-69.13"
  wire \read_op
  attribute \src "hyperram.v:23.11-23.25"
  wire output 11 \read_timeout_o
  attribute \src "hyperram.v:62.5-62.19"
  wire \read_timeout_r
  attribute \src "hyperram.v:21.11-21.18"
  wire output 9 \ready_o
  attribute \src "hyperram.v:71.6-71.16"
  wire \reg_access
  attribute \src "hyperram.v:17.10-17.20"
  wire input 5 \regspace_i
  attribute \src "hyperram.v:14.10-14.15"
  wire input 2 \rst_i
  attribute \src "hyperram.v:77.5-77.22"
  wire \rwds_2x_latency_r
  attribute \src "hyperram.v:75.5-75.11"
  wire \rwds_r
  attribute \src "hyperram.v:19.14-19.19"
  wire width 4 input 7 \sel_i
  attribute \src "hyperram.v:60.11-60.16"
  wire width 4 \sel_r
  attribute \src "hyperram.v:29.14-29.20"
  wire width 4 input 16 \tacc_i
  attribute \src "hyperram.v:51.11-51.17"
  wire width 4 \tacc_r
  attribute \src "hyperram.v:25.14-25.20"
  wire width 4 input 12 \tcsh_i
  attribute \src "hyperram.v:49.11-49.17"
  wire width 4 \tcsh_r
  attribute \src "hyperram.v:27.14-27.21"
  wire width 4 input 14 \tpost_i
  attribute \src "hyperram.v:52.11-52.18"
  wire width 4 \tpost_r
  attribute \src "hyperram.v:26.14-26.20"
  wire width 4 input 13 \tpre_i
  attribute \src "hyperram.v:50.11-50.17"
  wire width 4 \tpre_r
  attribute \src "hyperram.v:28.14-28.21"
  wire width 5 input 15 \trmax_i
  attribute \src "hyperram.v:53.11-53.18"
  wire width 5 \trmax_r
  attribute \src "hyperram.v:15.10-15.17"
  wire input 3 \valid_i
  attribute \src "hyperram.v:106.5-106.12"
  wire \valid_r
  attribute \src "hyperram.v:108.6-108.17"
  wire \valid_start
  attribute \src "hyperram.v:16.10-16.16"
  wire input 4 \wren_i
  attribute \src "hyperram.v:1005.60-1005.80"
  cell $add $add$hyperram.v:1005$1675
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \double_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1005$1675_Y
  end
  attribute \src "hyperram.v:1007.59-1007.80"
  cell $add $add$hyperram.v:1007$1682
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 2
    connect \A \rwds_2x_latency_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1007$1682_Y
  end
  attribute \src "hyperram.v:1065.33-1065.47"
  cell $add $add$hyperram.v:1065$1785
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 4
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:1065$1785_Y
  end
  attribute \src "hyperram.v:992.49-992.64"
  cell $add $add$hyperram.v:992$1638
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 7
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $add$hyperram.v:992$1638_Y
  end
  attribute \src "hyperram.v:109.22-109.40"
  cell $and $and$hyperram.v:109$1176
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $not$hyperram.v:109$1175_Y
    connect \B \valid_i
    connect \Y \valid_start
  end
  attribute \src "hyperram.v:1073.7-1073.43"
  cell $assert $assert$hyperram.v:1073$1826
    connect \A $formal$hyperram.v:1073$1150_CHECK
    connect \EN $formal$hyperram.v:1073$1150_EN
  end
  attribute \src "hyperram.v:1074.7-1074.43"
  cell $assert $assert$hyperram.v:1074$1827
    connect \A $formal$hyperram.v:1074$1151_CHECK
    connect \EN $formal$hyperram.v:1074$1151_EN
  end
  attribute \src "hyperram.v:1075.7-1075.43"
  cell $assert $assert$hyperram.v:1075$1828
    connect \A $formal$hyperram.v:1075$1152_CHECK
    connect \EN $formal$hyperram.v:1075$1152_EN
  end
  attribute \src "hyperram.v:1076.7-1076.43"
  cell $assert $assert$hyperram.v:1076$1829
    connect \A $formal$hyperram.v:1076$1153_CHECK
    connect \EN $formal$hyperram.v:1076$1153_EN
  end
  attribute \src "hyperram.v:854.35-855.35"
  cell $assert $assert$hyperram.v:854$1821
    connect \A $formal$hyperram.v:854$1088_CHECK
    connect \EN $formal$hyperram.v:854$1088_EN
  end
  attribute \src "hyperram.v:879.47-881.55"
  cell $assert $assert$hyperram.v:879$1822
    connect \A $formal$hyperram.v:879$1098_CHECK
    connect \EN $formal$hyperram.v:867$1091_EN
  end
  attribute \src "hyperram.v:881.56-882.57"
  cell $assert $assert$hyperram.v:881$1823
    connect \A $formal$hyperram.v:881$1099_CHECK
    connect \EN $formal$hyperram.v:867$1091_EN
  end
  attribute \src "hyperram.v:893.33-894.60"
  cell $assert $assert$hyperram.v:893$1824
    connect \A $formal$hyperram.v:893$1102_CHECK
    connect \EN $formal$hyperram.v:893$1102_EN
  end
  attribute \src "hyperram.v:907.36-908.63"
  cell $assert $assert$hyperram.v:907$1825
    connect \A $formal$hyperram.v:907$1103_CHECK
    connect \EN $formal$hyperram.v:907$1103_EN
  end
  attribute \src "hyperram.v:392.8-392.22"
  cell $assume $assume$hyperram.v:392$1817
    connect \A \rst_i
    connect \EN $0$formal$hyperram.v:392$1082_EN[0:0]$1833
  end
  attribute \src "hyperram.v:393.8-393.23"
  cell $assume $assume$hyperram.v:393$1818
    connect \A $0$formal$hyperram.v:393$1084_CHECK[0:0]$1835
    connect \EN $0$formal$hyperram.v:392$1082_EN[0:0]$1833
  end
  attribute \src "hyperram.v:402.39-403.30"
  cell $assume $assume$hyperram.v:402$1819
    connect \A $formal$hyperram.v:402$1086_CHECK
    connect \EN $formal$hyperram.v:402$1086_EN
  end
  attribute \src "hyperram.v:405.28-406.38"
  cell $assume $assume$hyperram.v:405$1820
    connect \A $formal$hyperram.v:405$1087_CHECK
    connect \EN $formal$hyperram.v:405$1087_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4613
    parameter \WIDTH 1
    connect \D \rwds_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4612
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4623
    parameter \WIDTH 1
    connect \D \rwds_2x_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4622
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4633
    parameter \WIDTH 3
    connect \D \read_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4632
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4643
    parameter \WIDTH 1
    connect \D \bus_clk_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4642
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4653
    parameter \WIDTH 32
    connect \D \datar_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4652
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4663
    parameter \WIDTH 4
    connect \D \tcsh_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4662
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4673
    parameter \WIDTH 4
    connect \D \tpre_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4672
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4683
    parameter \WIDTH 4
    connect \D \tacc_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4682
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4693
    parameter \WIDTH 4
    connect \D \tpost_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4692
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4703
    parameter \WIDTH 5
    connect \D \trmax_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4702
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4713
    parameter \WIDTH 1
    connect \D \fixed_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4712
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4723
    parameter \WIDTH 1
    connect \D \double_latency_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4722
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4733
    parameter \WIDTH 32
    connect \D \dataw_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4732
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4743
    parameter \WIDTH 48
    connect \D \CA_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4742
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4753
    parameter \WIDTH 4
    connect \D \sel_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4752
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4763
    parameter \WIDTH 1
    connect \D \busy_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4762
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4773
    parameter \WIDTH 1
    connect \D \read_timeout_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4772
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4783
    parameter \WIDTH 3
    connect \D \bus_state_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4782
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4793
    parameter \WIDTH 1
    connect \D \valid_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4792
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4803
    parameter \WIDTH 6
    connect \D \cycle_cnt_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4802
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4615
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$4614
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4665
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$4664
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$4614 }
    connect \B 2'01
    connect \Y $auto$rtlil.cc:2167:Eqx$4617
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \clk_i $auto$clk2fflogic.cc:168:execute$4664 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4667
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4619
    parameter \WIDTH 1
    connect \D $0\rwds_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4618
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4629
    parameter \WIDTH 1
    connect \D $0\rwds_2x_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4628
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4639
    parameter \WIDTH 3
    connect \D $0\read_cnt_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4638
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4649
    parameter \WIDTH 1
    connect \D $0\bus_clk_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4648
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4659
    parameter \WIDTH 32
    connect \D $0\datar_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4658
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4669
    parameter \WIDTH 4
    connect \D $0\tcsh_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4668
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4679
    parameter \WIDTH 4
    connect \D $0\tpre_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4678
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4689
    parameter \WIDTH 4
    connect \D $0\tacc_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4688
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4699
    parameter \WIDTH 4
    connect \D $0\tpost_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4698
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4709
    parameter \WIDTH 5
    connect \D $0\trmax_r[4:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4708
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4719
    parameter \WIDTH 1
    connect \D $0\fixed_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4718
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4729
    parameter \WIDTH 1
    connect \D $0\double_latency_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4728
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4739
    parameter \WIDTH 32
    connect \D $0\dataw_r[31:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4738
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4749
    parameter \WIDTH 48
    connect \D $0\CA_r[47:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4748
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4759
    parameter \WIDTH 4
    connect \D $0\sel_r[3:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4758
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4769
    parameter \WIDTH 1
    connect \D $0\busy_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4768
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4779
    parameter \WIDTH 1
    connect \D $0\read_timeout_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4778
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4789
    parameter \WIDTH 3
    connect \D $0\bus_state_r[2:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4788
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4799
    parameter \WIDTH 1
    connect \D $0\valid_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4798
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4809
    parameter \WIDTH 6
    connect \D $0\cycle_cnt_r[5:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4808
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4620
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4612
    connect \B $auto$clk2fflogic.cc:192:execute$4618
    connect \S $auto$rtlil.cc:2167:Eqx$4617
    connect \Y \rwds_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4630
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4622
    connect \B $auto$clk2fflogic.cc:192:execute$4628
    connect \S $auto$rtlil.cc:2167:Eqx$4617
    connect \Y \rwds_2x_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4640
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$4632
    connect \B $auto$clk2fflogic.cc:192:execute$4638
    connect \S $auto$rtlil.cc:2167:Eqx$4617
    connect \Y \read_cnt_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4650
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4642
    connect \B $auto$clk2fflogic.cc:192:execute$4648
    connect \S $auto$rtlil.cc:2167:Eqx$4617
    connect \Y \bus_clk_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4660
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$4652
    connect \B $auto$clk2fflogic.cc:192:execute$4658
    connect \S $auto$rtlil.cc:2167:Eqx$4617
    connect \Y \datar_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4670
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4662
    connect \B $auto$clk2fflogic.cc:192:execute$4668
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \tcsh_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4680
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4672
    connect \B $auto$clk2fflogic.cc:192:execute$4678
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \tpre_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4690
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4682
    connect \B $auto$clk2fflogic.cc:192:execute$4688
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \tacc_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4700
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4692
    connect \B $auto$clk2fflogic.cc:192:execute$4698
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \tpost_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4710
    parameter \WIDTH 5
    connect \A $auto$clk2fflogic.cc:156:execute$4702
    connect \B $auto$clk2fflogic.cc:192:execute$4708
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \trmax_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4720
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4712
    connect \B $auto$clk2fflogic.cc:192:execute$4718
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \fixed_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4730
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4722
    connect \B $auto$clk2fflogic.cc:192:execute$4728
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \double_latency_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4740
    parameter \WIDTH 32
    connect \A $auto$clk2fflogic.cc:156:execute$4732
    connect \B $auto$clk2fflogic.cc:192:execute$4738
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \dataw_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4750
    parameter \WIDTH 48
    connect \A $auto$clk2fflogic.cc:156:execute$4742
    connect \B $auto$clk2fflogic.cc:192:execute$4748
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \CA_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4760
    parameter \WIDTH 4
    connect \A $auto$clk2fflogic.cc:156:execute$4752
    connect \B $auto$clk2fflogic.cc:192:execute$4758
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \sel_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4770
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4762
    connect \B $auto$clk2fflogic.cc:192:execute$4768
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \busy_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4780
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4772
    connect \B $auto$clk2fflogic.cc:192:execute$4778
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \read_timeout_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4790
    parameter \WIDTH 3
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \B $auto$clk2fflogic.cc:192:execute$4788
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \bus_state_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4800
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4792
    connect \B $auto$clk2fflogic.cc:192:execute$4798
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \valid_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4810
    parameter \WIDTH 6
    connect \A $auto$clk2fflogic.cc:156:execute$4802
    connect \B $auto$clk2fflogic.cc:192:execute$4808
    connect \S $auto$rtlil.cc:2167:Eqx$4667
    connect \Y \cycle_cnt_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$4874
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4875
  end
  cell $anyseq $auto$setundef.cc:501:execute$4876
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4877
  end
  cell $anyseq $auto$setundef.cc:501:execute$4878
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4879
  end
  cell $anyseq $auto$setundef.cc:501:execute$4880
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4881
  end
  cell $anyseq $auto$setundef.cc:501:execute$4882
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4883
  end
  cell $anyseq $auto$setundef.cc:501:execute$4884
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4885
  end
  cell $anyseq $auto$setundef.cc:501:execute$4886
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4887
  end
  cell $anyseq $auto$setundef.cc:501:execute$4888
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4889
  end
  cell $anyseq $auto$setundef.cc:501:execute$4890
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4891
  end
  cell $anyseq $auto$setundef.cc:501:execute$4892
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4893
  end
  cell $anyseq $auto$setundef.cc:501:execute$4894
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4895
  end
  cell $anyseq $auto$setundef.cc:501:execute$4896
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4897
  end
  cell $anyseq $auto$setundef.cc:501:execute$4898
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4899
  end
  cell $anyseq $auto$setundef.cc:501:execute$4900
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4901
  end
  cell $anyseq $auto$setundef.cc:501:execute$4902
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4903
  end
  cell $anyseq $auto$setundef.cc:501:execute$4904
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4905
  end
  cell $anyseq $auto$setundef.cc:501:execute$4906
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4907
  end
  cell $anyseq $auto$setundef.cc:501:execute$4908
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4909
  end
  cell $anyseq $auto$setundef.cc:501:execute$4910
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4911
  end
  cell $anyseq $auto$setundef.cc:501:execute$4912
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4913
  end
  cell $anyseq $auto$setundef.cc:501:execute$4914
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4915
  end
  cell $anyseq $auto$setundef.cc:501:execute$4916
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4917
  end
  cell $anyseq $auto$setundef.cc:501:execute$4918
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4919
  end
  cell $anyseq $auto$setundef.cc:501:execute$4920
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4921
  end
  cell $anyseq $auto$setundef.cc:501:execute$4922
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4923
  end
  cell $anyseq $auto$setundef.cc:501:execute$4924
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4925
  end
  cell $anyseq $auto$setundef.cc:501:execute$4926
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4927
  end
  cell $anyseq $auto$setundef.cc:501:execute$4928
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4929
  end
  cell $anyseq $auto$setundef.cc:501:execute$4930
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4931
  end
  cell $anyseq $auto$setundef.cc:501:execute$4932
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4933
  end
  cell $anyseq $auto$setundef.cc:501:execute$4934
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4935
  end
  cell $anyseq $auto$setundef.cc:501:execute$4936
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4937
  end
  cell $anyseq $auto$setundef.cc:501:execute$4938
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4939
  end
  cell $anyseq $auto$setundef.cc:501:execute$4940
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4941
  end
  cell $anyseq $auto$setundef.cc:501:execute$4942
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4943
  end
  cell $anyseq $auto$setundef.cc:501:execute$4944
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4945
  end
  cell $anyseq $auto$setundef.cc:501:execute$4946
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4947
  end
  cell $anyseq $auto$setundef.cc:501:execute$4948
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4949
  end
  cell $anyseq $auto$setundef.cc:501:execute$4950
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4951
  end
  cell $anyseq $auto$setundef.cc:501:execute$4952
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4953
  end
  cell $anyseq $auto$setundef.cc:501:execute$4954
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4955
  end
  cell $anyseq $auto$setundef.cc:501:execute$4956
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4957
  end
  cell $anyseq $auto$setundef.cc:501:execute$4958
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4959
  end
  cell $anyseq $auto$setundef.cc:501:execute$4960
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4961
  end
  cell $anyseq $auto$setundef.cc:501:execute$4962
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4963
  end
  cell $anyseq $auto$setundef.cc:501:execute$4964
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4965
  end
  cell $anyseq $auto$setundef.cc:501:execute$4966
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4967
  end
  cell $anyseq $auto$setundef.cc:501:execute$4968
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4969
  end
  cell $anyseq $auto$setundef.cc:501:execute$4970
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4971
  end
  cell $anyseq $auto$setundef.cc:501:execute$4972
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4973
  end
  cell $anyseq $auto$setundef.cc:501:execute$4974
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4975
  end
  cell $anyseq $auto$setundef.cc:501:execute$4976
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4977
  end
  cell $anyseq $auto$setundef.cc:501:execute$4978
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4979
  end
  cell $anyseq $auto$setundef.cc:501:execute$4980
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4981
  end
  cell $anyseq $auto$setundef.cc:501:execute$4982
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4983
  end
  cell $anyseq $auto$setundef.cc:501:execute$4984
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4985
  end
  cell $anyseq $auto$setundef.cc:501:execute$4986
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4987
  end
  cell $anyseq $auto$setundef.cc:501:execute$4988
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4989
  end
  cell $anyseq $auto$setundef.cc:501:execute$4990
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4991
  end
  cell $anyseq $auto$setundef.cc:501:execute$4992
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4993
  end
  cell $anyseq $auto$setundef.cc:501:execute$4994
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4995
  end
  cell $anyseq $auto$setundef.cc:501:execute$4996
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4997
  end
  cell $anyseq $auto$setundef.cc:501:execute$4998
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$4999
  end
  cell $anyseq $auto$setundef.cc:501:execute$5000
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5001
  end
  cell $anyseq $auto$setundef.cc:501:execute$5002
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5003
  end
  cell $anyseq $auto$setundef.cc:501:execute$5004
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5005
  end
  cell $anyseq $auto$setundef.cc:501:execute$5006
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5007
  end
  cell $anyseq $auto$setundef.cc:501:execute$5008
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5009
  end
  cell $anyseq $auto$setundef.cc:501:execute$5010
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5011
  end
  cell $anyseq $auto$setundef.cc:501:execute$5012
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5013
  end
  cell $anyseq $auto$setundef.cc:501:execute$5014
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5015
  end
  cell $anyseq $auto$setundef.cc:501:execute$5016
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5017
  end
  cell $anyseq $auto$setundef.cc:501:execute$5018
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5019
  end
  cell $anyseq $auto$setundef.cc:501:execute$5020
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5021
  end
  cell $anyseq $auto$setundef.cc:501:execute$5022
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5023
  end
  cell $anyseq $auto$setundef.cc:501:execute$5024
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5025
  end
  cell $anyseq $auto$setundef.cc:501:execute$5026
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5027
  end
  cell $anyseq $auto$setundef.cc:501:execute$5028
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5029
  end
  cell $anyseq $auto$setundef.cc:501:execute$5030
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5031
  end
  cell $anyseq $auto$setundef.cc:501:execute$5032
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5033
  end
  cell $anyseq $auto$setundef.cc:501:execute$5034
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5035
  end
  cell $anyseq $auto$setundef.cc:501:execute$5036
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5037
  end
  cell $anyseq $auto$setundef.cc:501:execute$5038
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5039
  end
  cell $anyseq $auto$setundef.cc:501:execute$5040
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5041
  end
  cell $anyseq $auto$setundef.cc:501:execute$5042
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5043
  end
  cell $anyseq $auto$setundef.cc:501:execute$5044
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5045
  end
  cell $anyseq $auto$setundef.cc:501:execute$5046
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5047
  end
  cell $anyseq $auto$setundef.cc:501:execute$5048
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5049
  end
  cell $anyseq $auto$setundef.cc:501:execute$5050
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5051
  end
  cell $anyseq $auto$setundef.cc:501:execute$5052
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5053
  end
  cell $anyseq $auto$setundef.cc:501:execute$5054
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5055
  end
  cell $anyseq $auto$setundef.cc:501:execute$5056
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5057
  end
  cell $anyseq $auto$setundef.cc:501:execute$5058
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5059
  end
  cell $anyseq $auto$setundef.cc:501:execute$5060
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5061
  end
  cell $anyseq $auto$setundef.cc:501:execute$5062
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5063
  end
  cell $anyseq $auto$setundef.cc:501:execute$5064
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5065
  end
  cell $anyseq $auto$setundef.cc:501:execute$5066
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5067
  end
  cell $anyseq $auto$setundef.cc:501:execute$5068
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5069
  end
  cell $anyseq $auto$setundef.cc:501:execute$5070
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5071
  end
  cell $anyseq $auto$setundef.cc:501:execute$5072
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5073
  end
  cell $anyseq $auto$setundef.cc:501:execute$5074
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5075
  end
  cell $anyseq $auto$setundef.cc:501:execute$5076
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5077
  end
  cell $anyseq $auto$setundef.cc:501:execute$5078
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5079
  end
  cell $anyseq $auto$setundef.cc:501:execute$5080
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5081
  end
  cell $anyseq $auto$setundef.cc:501:execute$5082
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5083
  end
  cell $anyseq $auto$setundef.cc:501:execute$5084
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5085
  end
  cell $anyseq $auto$setundef.cc:501:execute$5086
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5087
  end
  cell $anyseq $auto$setundef.cc:501:execute$5088
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5089
  end
  cell $anyseq $auto$setundef.cc:501:execute$5090
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5091
  end
  cell $anyseq $auto$setundef.cc:501:execute$5092
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5093
  end
  cell $anyseq $auto$setundef.cc:501:execute$5094
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5095
  end
  cell $anyseq $auto$setundef.cc:501:execute$5096
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5097
  end
  cell $anyseq $auto$setundef.cc:501:execute$5098
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5099
  end
  cell $anyseq $auto$setundef.cc:501:execute$5100
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5101
  end
  cell $anyseq $auto$setundef.cc:501:execute$5102
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5103
  end
  cell $anyseq $auto$setundef.cc:501:execute$5104
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5105
  end
  cell $anyseq $auto$setundef.cc:501:execute$5106
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5107
  end
  cell $anyseq $auto$setundef.cc:501:execute$5108
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5109
  end
  cell $anyseq $auto$setundef.cc:501:execute$5110
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5111
  end
  cell $anyseq $auto$setundef.cc:501:execute$5112
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5113
  end
  cell $anyseq $auto$setundef.cc:501:execute$5114
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5115
  end
  cell $anyseq $auto$setundef.cc:501:execute$5116
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5117
  end
  cell $anyseq $auto$setundef.cc:501:execute$5118
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5119
  end
  cell $anyseq $auto$setundef.cc:501:execute$5120
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5121
  end
  cell $anyseq $auto$setundef.cc:501:execute$5122
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5123
  end
  cell $anyseq $auto$setundef.cc:501:execute$5124
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5125
  end
  cell $anyseq $auto$setundef.cc:501:execute$5126
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5127
  end
  cell $anyseq $auto$setundef.cc:501:execute$5128
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5129
  end
  cell $anyseq $auto$setundef.cc:501:execute$5130
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5131
  end
  cell $anyseq $auto$setundef.cc:501:execute$5132
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5133
  end
  cell $anyseq $auto$setundef.cc:501:execute$5134
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5135
  end
  cell $anyseq $auto$setundef.cc:501:execute$5136
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5137
  end
  cell $anyseq $auto$setundef.cc:501:execute$5138
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5139
  end
  cell $anyseq $auto$setundef.cc:501:execute$5140
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5141
  end
  cell $anyseq $auto$setundef.cc:501:execute$5142
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5143
  end
  cell $anyseq $auto$setundef.cc:501:execute$5144
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5145
  end
  cell $anyseq $auto$setundef.cc:501:execute$5146
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5147
  end
  cell $anyseq $auto$setundef.cc:501:execute$5148
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5149
  end
  cell $anyseq $auto$setundef.cc:501:execute$5150
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5151
  end
  cell $anyseq $auto$setundef.cc:501:execute$5152
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5153
  end
  cell $anyseq $auto$setundef.cc:501:execute$5154
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5155
  end
  cell $anyseq $auto$setundef.cc:501:execute$5156
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5157
  end
  cell $anyseq $auto$setundef.cc:501:execute$5158
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5159
  end
  cell $anyseq $auto$setundef.cc:501:execute$5160
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5161
  end
  cell $anyseq $auto$setundef.cc:501:execute$5162
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5163
  end
  cell $anyseq $auto$setundef.cc:501:execute$5164
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5165
  end
  cell $anyseq $auto$setundef.cc:501:execute$5166
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5167
  end
  cell $anyseq $auto$setundef.cc:501:execute$5168
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5169
  end
  cell $anyseq $auto$setundef.cc:501:execute$5170
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5171
  end
  cell $anyseq $auto$setundef.cc:501:execute$5172
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5173
  end
  cell $anyseq $auto$setundef.cc:501:execute$5174
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5175
  end
  attribute \src "hyperram.v:1000.56-1000.78"
  cell $eq $eq$hyperram.v:1000$1664
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1000$1664_Y
  end
  attribute \src "hyperram.v:1001.35-1001.51"
  cell $eq $eq$hyperram.v:1001$1666
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:1001$1666_Y
  end
  attribute \src "hyperram.v:1003.56-1003.80"
  cell $eq $eq$hyperram.v:1003$1673
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1003$1673_Y
  end
  attribute \src "hyperram.v:1005.40-1005.105"
  cell $eq $eq$hyperram.v:1005$1681
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1005$1680_Y
    connect \Y $eq$hyperram.v:1005$1681_Y
  end
  attribute \src "hyperram.v:1007.39-1007.105"
  cell $eq $eq$hyperram.v:1007$1688
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:1007$1687_Y
    connect \Y $eq$hyperram.v:1007$1688_Y
  end
  attribute \src "hyperram.v:1010.61-1010.82"
  cell $eq $eq$hyperram.v:1010$1695
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:1010$1695_Y
  end
  attribute \src "hyperram.v:1011.36-1011.66"
  cell $eq $eq$hyperram.v:1011$1699
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B { $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [6:0] }
    connect \Y $eq$hyperram.v:1011$1699_Y
  end
  attribute \src "hyperram.v:1013.38-1013.53"
  cell $eq $eq$hyperram.v:1013$1700
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1013$1700_Y
  end
  attribute \src "hyperram.v:1015.38-1015.53"
  cell $eq $eq$hyperram.v:1015$1701
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:1015$1701_Y
  end
  attribute \src "hyperram.v:1018.24-1018.55"
  cell $eq $eq$hyperram.v:1018$1706
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \B 2'11
    connect \Y $eq$hyperram.v:1010$1693_Y
  end
  attribute \src "hyperram.v:1019.36-1019.52"
  cell $eq $eq$hyperram.v:1019$1710
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'11
    connect \Y $eq$hyperram.v:1019$1710_Y
  end
  attribute \src "hyperram.v:1021.25-1021.54"
  cell $eq $eq$hyperram.v:1021$1715
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \B 3'100
    connect \Y $eq$hyperram.v:1021$1715_Y
  end
  attribute \src "hyperram.v:1021.60-1021.88"
  cell $eq $eq$hyperram.v:1021$1716
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \B 3'101
    connect \Y $eq$hyperram.v:1021$1716_Y
  end
  attribute \src "hyperram.v:1021.95-1021.116"
  cell $eq $eq$hyperram.v:1021$1719
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $eq$hyperram.v:1021$1719_Y
  end
  attribute \src "hyperram.v:1022.32-1022.54"
  cell $eq $eq$hyperram.v:1022$1721
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpost_r
    connect \Y $eq$hyperram.v:1022$1721_Y
  end
  attribute \src "hyperram.v:1024.24-1024.52"
  cell $eq $eq$hyperram.v:1024$1726
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \B 3'110
    connect \Y $eq$hyperram.v:1024$1726_Y
  end
  attribute \src "hyperram.v:1024.58-1024.79"
  cell $logic_not $eq$hyperram.v:1024$1728
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $eq$hyperram.v:1024$1728_Y
  end
  attribute \src "hyperram.v:1025.32-1025.53"
  cell $eq $eq$hyperram.v:1025$1730
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tcsh_r
    connect \Y $eq$hyperram.v:1025$1730_Y
  end
  attribute \src "hyperram.v:1032.24-1032.52"
  cell $logic_not $eq$hyperram.v:1032$1738
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \Y $eq$hyperram.v:1032$1738_Y
  end
  attribute \src "hyperram.v:1050.9-1050.32"
  cell $logic_not $eq$hyperram.v:1050$1763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4802
    connect \Y $eq$hyperram.v:1050$1763_Y
  end
  attribute \src "hyperram.v:1056.8-1056.27"
  cell $eq $eq$hyperram.v:1056$1767
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:1056$1767_Y
  end
  attribute \src "hyperram.v:1065.33-1065.68"
  cell $eq $eq$hyperram.v:1065$1786
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $add$hyperram.v:1065$1785_Y
    connect \B $auto$clk2fflogic.cc:156:execute$4632
    connect \Y $eq$hyperram.v:1065$1786_Y
  end
  attribute \src "hyperram.v:1073.16-1073.41"
  cell $eq $eq$hyperram.v:1073$1794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [31:24]
    connect \B $past$hyperram.v:1069$1068$0
    connect \Y $eq$hyperram.v:1073$1794_Y
  end
  attribute \src "hyperram.v:1074.16-1074.41"
  cell $eq $eq$hyperram.v:1074$1795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [23:16]
    connect \B $past$hyperram.v:1069$1068$0
    connect \Y $eq$hyperram.v:1074$1795_Y
  end
  attribute \src "hyperram.v:1075.16-1075.41"
  cell $eq $eq$hyperram.v:1075$1796
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [15:8]
    connect \B $past$hyperram.v:1069$1068$0
    connect \Y $eq$hyperram.v:1075$1796_Y
  end
  attribute \src "hyperram.v:1076.16-1076.41"
  cell $eq $eq$hyperram.v:1076$1797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \datar_r [7:0]
    connect \B $past$hyperram.v:1069$1068$0
    connect \Y $eq$hyperram.v:1076$1797_Y
  end
  attribute \src "hyperram.v:1084.29-1084.53"
  cell $eq $eq$hyperram.v:1084$1811
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \dataw_r
    connect \B $past$hyperram.v:1084$1078$0
    connect \Y $eq$hyperram.v:1084$1811_Y
  end
  attribute \src "hyperram.v:1085.26-1085.47"
  cell $eq $eq$hyperram.v:1085$1812
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B $past$hyperram.v:1085$1079$0
    connect \Y $eq$hyperram.v:1085$1812_Y
  end
  attribute \src "hyperram.v:1086.29-1086.60"
  cell $eq $eq$hyperram.v:1086$1813
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \B $past$hyperram.v:1086$1080$0
    connect \Y $eq$hyperram.v:1086$1813_Y
  end
  attribute \src "hyperram.v:1087.28-1087.53"
  cell $eq $eq$hyperram.v:1087$1815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:1087$1814_Y
    connect \Y $eq$hyperram.v:1087$1815_Y
  end
  attribute \src "hyperram.v:240.10-240.26"
  cell $logic_not $eq$hyperram.v:240$1204
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $eq$hyperram.v:240$1204_Y
  end
  attribute \src "hyperram.v:240.32-240.47"
  cell $logic_not $eq$hyperram.v:240$1205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $eq$hyperram.v:240$1205_Y
  end
  attribute \src "hyperram.v:297.9-297.25"
  cell $eq $eq$hyperram.v:297$1228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:297$1228_Y
  end
  attribute \src "hyperram.v:855.11-855.33"
  cell $eq $eq$hyperram.v:855$1504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $not$hyperram.v:855$1503_Y
    connect \Y $eq$hyperram.v:855$1504_Y
  end
  attribute \src "hyperram.v:866.42-866.62"
  cell $eq $eq$hyperram.v:866$1512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $eq$hyperram.v:866$1512_Y
  end
  attribute \src "hyperram.v:867.24-867.47"
  cell $eq $eq$hyperram.v:867$1514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tcsh_r
    connect \B $past$hyperram.v:867$1000$0
    connect \Y $eq$hyperram.v:867$1514_Y
  end
  attribute \src "hyperram.v:868.24-868.47"
  cell $eq $eq$hyperram.v:868$1515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpre_r
    connect \B $past$hyperram.v:868$1001$0
    connect \Y $eq$hyperram.v:868$1515_Y
  end
  attribute \src "hyperram.v:869.25-869.50"
  cell $eq $eq$hyperram.v:869$1516
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tpost_r
    connect \B $past$hyperram.v:869$1002$0
    connect \Y $eq$hyperram.v:869$1516_Y
  end
  attribute \src "hyperram.v:872.27-872.52"
  cell $eq $eq$hyperram.v:872$1518
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B $past$hyperram.v:871$1003$0
    connect \Y $eq$hyperram.v:872$1518_Y
  end
  attribute \src "hyperram.v:874.27-874.49"
  cell $eq $eq$hyperram.v:874$1519
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $eq$hyperram.v:874$1519_Y
  end
  attribute \src "hyperram.v:877.26-877.49"
  cell $eq $eq$hyperram.v:877$1521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B $past$hyperram.v:876$1005$0
    connect \Y $eq$hyperram.v:877$1521_Y
  end
  attribute \src "hyperram.v:879.26-879.44"
  cell $eq $eq$hyperram.v:879$1522
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $eq$hyperram.v:879$1522_Y
  end
  attribute \src "hyperram.v:881.12-881.53"
  cell $eq $eq$hyperram.v:881$1523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \fixed_latency_r
    connect \B $past$hyperram.v:881$1007$0
    connect \Y $eq$hyperram.v:881$1523_Y
  end
  attribute \src "hyperram.v:882.12-882.55"
  cell $eq $eq$hyperram.v:882$1524
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \double_latency_r
    connect \B $past$hyperram.v:882$1008$0
    connect \Y $eq$hyperram.v:882$1524_Y
  end
  attribute \src "hyperram.v:894.12-894.58"
  cell $eq $eq$hyperram.v:894$1534
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$1533_Y
    connect \Y $eq$hyperram.v:894$1534_Y
  end
  attribute \src "hyperram.v:908.12-908.61"
  cell $eq $eq$hyperram.v:908$1538
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \hb_dq_o
    connect \B $shiftx$hyperram.v:0$1537_Y
    connect \Y $eq$hyperram.v:908$1538_Y
  end
  attribute \src "hyperram.v:929.30-929.62"
  cell $eq $eq$hyperram.v:929$1549
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \B $auto$wreduce.cc:454:run$4194 [0]
    connect \Y $eq$hyperram.v:929$1549_Y
  end
  attribute \src "hyperram.v:949.30-949.58"
  cell $eq $eq$hyperram.v:949$1559
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $not$hyperram.v:949$1558_Y
    connect \Y $eq$hyperram.v:949$1559_Y
  end
  attribute \src "hyperram.v:961.7-961.34"
  cell $eq $eq$hyperram.v:961$1568
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \B 1'1
    connect \Y $eq$hyperram.v:961$1568_Y
  end
  attribute \src "hyperram.v:964.7-964.33"
  cell $eq $eq$hyperram.v:964$1572
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \B 2'10
    connect \Y $eq$hyperram.v:1000$1662_Y
  end
  attribute \src "hyperram.v:982.24-982.46"
  cell $logic_not $eq$hyperram.v:982$1613
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4632
    connect \Y $eq$hyperram.v:982$1613_Y
  end
  attribute \src "hyperram.v:991.24-991.57"
  cell $eq $eq$hyperram.v:991$1634
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \B \bus_state_r
    connect \Y $eq$hyperram.v:991$1634_Y
  end
  attribute \src "hyperram.v:992.27-992.64"
  cell $eq $eq$hyperram.v:992$1639
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 7
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4802
    connect \B $add$hyperram.v:992$1638_Y
    connect \Y $eq$hyperram.v:992$1639_Y
  end
  attribute \src "hyperram.v:995.31-995.52"
  cell $eq $eq$hyperram.v:995$1648
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B \tpre_r
    connect \Y $eq$hyperram.v:995$1648_Y
  end
  attribute \src "hyperram.v:998.30-998.46"
  cell $eq $eq$hyperram.v:998$1657
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'101
    connect \Y $eq$hyperram.v:998$1657_Y
  end
  attribute \src "hyperram.v:172.17-172.35"
  cell $ge $ge$hyperram.v:172$1189
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_i
    connect \B 2'10
    connect \Y $ge$hyperram.v:172$1189_Y
  end
  attribute \src "hyperram.v:174.18-174.40"
  cell $ge $ge$hyperram.v:174$1192
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_i
    connect \B 3'100
    connect \Y $ge$hyperram.v:174$1192_Y
  end
  attribute \src "hyperram.v:860.24-860.42"
  cell $ge $ge$hyperram.v:860$1507
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \tacc_r
    connect \B 2'10
    connect \Y $ge$hyperram.v:860$1507_Y
  end
  attribute \src "hyperram.v:861.25-861.47"
  cell $ge $ge$hyperram.v:861$1508
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \trmax_r
    connect \B 3'100
    connect \Y $ge$hyperram.v:861$1508_Y
  end
  attribute \src "hyperram.v:871.8-871.37"
  cell $ge $ge$hyperram.v:871$1517
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:871$1003$0
    connect \B 3'100
    connect \Y $ge$hyperram.v:871$1517_Y
  end
  attribute \src "hyperram.v:876.8-876.33"
  cell $ge $ge$hyperram.v:876$1520
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:876$1005$0
    connect \B 2'10
    connect \Y $ge$hyperram.v:876$1520_Y
  end
  attribute \module_not_derived 1
  attribute \src "hyperram.v:0.0-0.0"
  cell $initstate $initstate$1083
    connect \Y $0$formal$hyperram.v:392$1082_EN[0:0]$1833
  end
  attribute \src "hyperram.v:1000.7-1000.51"
  cell $logic_and $logic_and$hyperram.v:1000$1663
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1661_Y
    connect \B $eq$hyperram.v:1000$1662_Y
    connect \Y $logic_and$hyperram.v:1000$1663_Y
  end
  attribute \src "hyperram.v:1000.7-1000.79"
  cell $logic_and $logic_and$hyperram.v:1000$1665
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1663_Y
    connect \B $eq$hyperram.v:1000$1664_Y
    connect \Y $logic_and$hyperram.v:1000$1665_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81"
  cell $logic_and $logic_and$hyperram.v:1003$1674
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1663_Y
    connect \B $eq$hyperram.v:1003$1673_Y
    connect \Y $logic_and$hyperram.v:1003$1674_Y
  end
  attribute \src "hyperram.v:1010.7-1010.56"
  cell $logic_and $logic_and$hyperram.v:1010$1694
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1661_Y
    connect \B $eq$hyperram.v:1010$1693_Y
    connect \Y $logic_and$hyperram.v:1010$1694_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83"
  cell $logic_and $logic_and$hyperram.v:1010$1696
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1010$1694_Y
    connect \B $eq$hyperram.v:1010$1695_Y
    connect \Y $logic_and$hyperram.v:1010$1696_Y
  end
  attribute \src "hyperram.v:1018.7-1018.84"
  cell $logic_and $logic_and$hyperram.v:1018$1709
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1010$1694_Y
    connect \B $eq$hyperram.v:1000$1664_Y
    connect \Y $logic_and$hyperram.v:1018$1709_Y
  end
  attribute \src "hyperram.v:1021.7-1021.90"
  cell $logic_and $logic_and$hyperram.v:1021$1718
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1661_Y
    connect \B $logic_or$hyperram.v:1021$1717_Y
    connect \Y $logic_and$hyperram.v:1021$1718_Y
  end
  attribute \src "hyperram.v:1021.7-1021.117"
  cell $logic_and $logic_and$hyperram.v:1021$1720
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1021$1718_Y
    connect \B $eq$hyperram.v:1021$1719_Y
    connect \Y $logic_and$hyperram.v:1021$1720_Y
  end
  attribute \src "hyperram.v:1024.7-1024.53"
  cell $logic_and $logic_and$hyperram.v:1024$1727
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1661_Y
    connect \B $eq$hyperram.v:1024$1726_Y
    connect \Y $logic_and$hyperram.v:1024$1727_Y
  end
  attribute \src "hyperram.v:1024.7-1024.80"
  cell $logic_and $logic_and$hyperram.v:1024$1729
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1024$1727_Y
    connect \B $eq$hyperram.v:1024$1728_Y
    connect \Y $logic_and$hyperram.v:1024$1729_Y
  end
  attribute \src "hyperram.v:1032.7-1032.96"
  cell $logic_and $logic_and$hyperram.v:1032$1742
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1739_Y
    connect \B $logic_or$hyperram.v:1032$1741_Y
    connect \Y $logic_and$hyperram.v:1032$1742_Y
  end
  attribute \src "hyperram.v:1035.7-1035.64"
  cell $logic_and $logic_and$hyperram.v:1035$1746
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$1728_Y
    connect \B $eq$hyperram.v:1024$1726_Y
    connect \Y $logic_and$hyperram.v:1035$1746_Y
  end
  attribute \src "hyperram.v:1038.7-1038.47"
  cell $logic_and $logic_and$hyperram.v:1038$1749
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:1038$1747_Y
    connect \B $eq$hyperram.v:1024$1728_Y
    connect \Y $logic_and$hyperram.v:1038$1749_Y
  end
  attribute \src "hyperram.v:1038.7-1038.81"
  cell $logic_and $logic_and$hyperram.v:1038$1751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1749_Y
    connect \B $eq$hyperram.v:1032$1738_Y
    connect \Y $logic_and$hyperram.v:1038$1751_Y
  end
  attribute \src "hyperram.v:1038.7-1038.104"
  cell $logic_and $logic_and$hyperram.v:1038$1753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1751_Y
    connect \B $logic_not$hyperram.v:1038$1752_Y
    connect \Y $logic_and$hyperram.v:1038$1753_Y
  end
  attribute \src "hyperram.v:1038.7-1038.122"
  cell $logic_and $logic_and$hyperram.v:1038$1754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1038$1753_Y
    connect \B $past$hyperram.v:1032$1052$0
    connect \Y $logic_and$hyperram.v:1038$1754_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64"
  cell $logic_and $logic_and$hyperram.v:1049$1762
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$1716_Y
    connect \B $eq$hyperram.v:1021$1719_Y
    connect \Y $logic_and$hyperram.v:1049$1762_Y
  end
  attribute \src "hyperram.v:1050.8-1050.61"
  cell $logic_and $logic_and$hyperram.v:1050$1765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1050$1763_Y
    connect \B $ne$hyperram.v:1050$1764_Y
    connect \Y $logic_and$hyperram.v:1050$1765_Y
  end
  attribute \src "hyperram.v:1056.91-1056.136"
  cell $logic_and $logic_and$hyperram.v:1056$1773
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1695_Y
    connect \B $auto$clk2fflogic.cc:156:execute$4802
    connect \Y $logic_and$hyperram.v:1056$1773_Y
  end
  attribute \src "hyperram.v:1064.7-1064.65"
  cell $logic_and $logic_and$hyperram.v:1064$1781
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1064$1779_Y
    connect \B $eq$hyperram.v:1010$1695_Y
    connect \Y $logic_and$hyperram.v:1064$1781_Y
  end
  attribute \src "hyperram.v:1064.7-1064.102"
  cell $logic_and $logic_and$hyperram.v:1064$1782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1064$1781_Y
    connect \B $past$hyperram.v:1064$1063$0
    connect \Y $logic_and$hyperram.v:1064$1782_Y
  end
  attribute \src "hyperram.v:1064.7-1064.134"
  cell $logic_and $logic_and$hyperram.v:1064$1784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1064$1782_Y
    connect \B $logic_or$hyperram.v:1064$1783_Y
    connect \Y $logic_and$hyperram.v:1064$1784_Y
  end
  attribute \src "hyperram.v:1068.7-1068.62"
  cell $logic_and $logic_and$hyperram.v:1068$1789
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1695_Y
    connect \B $logic_or$hyperram.v:1064$1783_Y
    connect \Y $logic_and$hyperram.v:1068$1789_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99"
  cell $logic_and $logic_and$hyperram.v:1068$1791
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1068$1789_Y
    connect \B $ne$hyperram.v:1068$1790_Y
    connect \Y $logic_and$hyperram.v:1068$1791_Y
  end
  attribute \src "hyperram.v:1082.6-1082.35"
  cell $logic_and $logic_and$hyperram.v:1082$1799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1038$1747_Y
    connect \Y $logic_and$hyperram.v:1082$1799_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45"
  cell $logic_and $logic_and$hyperram.v:1082$1801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1082$1799_Y
    connect \B $logic_not$hyperram.v:1029$1731_Y
    connect \Y $logic_and$hyperram.v:1082$1801_Y
  end
  attribute \src "hyperram.v:1083.7-1083.75"
  cell $logic_and $logic_and$hyperram.v:1083$1808
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1739_Y
    connect \B $past$hyperram.v:1032$1051$0
    connect \Y $logic_and$hyperram.v:1083$1808_Y
  end
  attribute \src "hyperram.v:1083.7-1083.86"
  cell $logic_and $logic_and$hyperram.v:1083$1810
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1083$1808_Y
    connect \B $logic_not$hyperram.v:1083$1809_Y
    connect \Y $logic_and$hyperram.v:1083$1810_Y
  end
  attribute \src "hyperram.v:145.9-145.31"
  cell $logic_and $logic_and$hyperram.v:145$1181
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_start
    connect \B $logic_not$hyperram.v:1083$1809_Y
    connect \Y $logic_and$hyperram.v:145$1181_Y
  end
  attribute \src "hyperram.v:164.9-164.62"
  cell $logic_and $logic_and$hyperram.v:164$1188
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:164$1184_Y
    connect \B $logic_or$hyperram.v:164$1187_Y
    connect \Y $logic_and$hyperram.v:164$1188_Y
  end
  attribute \src "hyperram.v:245.24-245.63"
  cell $logic_and $logic_and$hyperram.v:245$1209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$1204_Y
    connect \B $ne$hyperram.v:245$1208_Y
    connect \Y $logic_and$hyperram.v:245$1209_Y
  end
  attribute \src "hyperram.v:270.21-270.70"
  cell $logic_and $logic_and$hyperram.v:270$1216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $ne$hyperram.v:1041$1755_Y
    connect \B $ne$hyperram.v:270$1215_Y
    connect \Y $logic_and$hyperram.v:270$1216_Y
  end
  attribute \src "hyperram.v:270.21-270.97"
  cell $logic_and $logic_and$hyperram.v:270$1218
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1216_Y
    connect \B $ne$hyperram.v:270$1217_Y
    connect \Y $logic_and$hyperram.v:270$1218_Y
  end
  attribute \src "hyperram.v:270.103-270.146"
  cell $logic_and $logic_and$hyperram.v:270$1221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1695_Y
    connect \B $lt$hyperram.v:270$1220_Y
    connect \Y $logic_and$hyperram.v:270$1221_Y
  end
  attribute \src "hyperram.v:270.21-270.147"
  cell $logic_and $logic_and$hyperram.v:270$1223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1218_Y
    connect \B $logic_not$hyperram.v:270$1222_Y
    connect \Y \clk_active
  end
  attribute \src "hyperram.v:309.10-309.37"
  cell $logic_and $logic_and$hyperram.v:309$1230
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_i
    connect \B $logic_not$hyperram.v:309$1229_Y
    connect \Y $logic_and$hyperram.v:309$1230_Y
  end
  attribute \src "hyperram.v:309.43-309.66"
  cell $logic_and $logic_and$hyperram.v:309$1231
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rwds_r
    connect \B \read_cnt_r [0]
    connect \Y $logic_and$hyperram.v:309$1231_Y
  end
  attribute \src "hyperram.v:402.10-402.15"
  cell $logic_and $logic_and$hyperram.v:402$1490
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1487_Y }
    connect \B $logic_not$hyperram.v:0$1489_Y
    connect \Y $logic_and$hyperram.v:402$1490_Y
  end
  attribute \src "hyperram.v:402.26-402.31"
  cell $logic_and $logic_and$hyperram.v:402$1494
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1492_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$hyperram.v:402$1494_Y
  end
  attribute \src "hyperram.v:403.17-403.22"
  cell $logic_and $logic_and$hyperram.v:403$1499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1496_Y }
    connect \B $logic_not$hyperram.v:0$1498_Y
    connect \Y $logic_and$hyperram.v:403$1499_Y
  end
  attribute \src "hyperram.v:854.6-854.28"
  cell $logic_and $logic_and$hyperram.v:854$1502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$hyperram.v:1029$1731_Y
    connect \Y $logic_and$hyperram.v:1029$1732_Y
  end
  attribute \src "hyperram.v:866.7-866.63"
  cell $logic_and $logic_and$hyperram.v:866$1513
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1032$1738_Y
    connect \B $eq$hyperram.v:866$1512_Y
    connect \Y $logic_and$hyperram.v:866$1513_Y
  end
  attribute \src "hyperram.v:922.7-922.46"
  cell $logic_and $logic_and$hyperram.v:922$1543
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1664_Y
    connect \B $logic_not$hyperram.v:333$1240_Y
    connect \Y \hb_rwds_oen
  end
  attribute \src "hyperram.v:954.6-954.34"
  cell $logic_and $logic_and$hyperram.v:954$1560
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $and$hyperram.v:0$1487_Y
    connect \Y $logic_and$hyperram.v:954$1560_Y
  end
  attribute \src "hyperram.v:965.64-965.102"
  cell $logic_and $logic_and$hyperram.v:965$1575
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1664_Y
    connect \B \CA_r [46]
    connect \Y $logic_and$hyperram.v:965$1575_Y
  end
  attribute \src "hyperram.v:971.115-971.149"
  cell $logic_and $logic_and$hyperram.v:971$1590
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1695_Y
    connect \B \CA_r [47]
    connect \Y $logic_and$hyperram.v:971$1590_Y
  end
  attribute \src "hyperram.v:979.7-979.12"
  cell $logic_and $logic_and$hyperram.v:979$1603
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$hyperram.v:0$1601_Y
    connect \B { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_and$hyperram.v:1000$1661_Y
  end
  attribute \src "hyperram.v:979.7-979.48"
  cell $logic_and $logic_and$hyperram.v:979$1605
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1661_Y
    connect \B $eq$hyperram.v:1050$1763_Y
    connect \Y $logic_and$hyperram.v:979$1605_Y
  end
  attribute \src "hyperram.v:979.7-979.82"
  cell $logic_and $logic_and$hyperram.v:979$1607
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:979$1605_Y
    connect \B $ne$hyperram.v:979$1606_Y
    connect \Y $logic_and$hyperram.v:979$1607_Y
  end
  attribute \src "hyperram.v:982.7-982.47"
  cell $logic_and $logic_and$hyperram.v:982$1614
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1661_Y
    connect \B $eq$hyperram.v:982$1613_Y
    connect \Y $logic_and$hyperram.v:982$1614_Y
  end
  attribute \src "hyperram.v:982.7-982.81"
  cell $logic_and $logic_and$hyperram.v:982$1616
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:982$1614_Y
    connect \B $eq$hyperram.v:1021$1716_Y
    connect \Y $logic_and$hyperram.v:982$1616_Y
  end
  attribute \src "hyperram.v:985.7-985.53"
  cell $logic_and $logic_and$hyperram.v:985$1623
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1661_Y
    connect \B $eq$hyperram.v:1032$1738_Y
    connect \Y $logic_and$hyperram.v:1032$1739_Y
  end
  attribute \src "hyperram.v:985.7-985.82"
  cell $logic_and $logic_and$hyperram.v:985$1625
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1739_Y
    connect \B $eq$hyperram.v:1050$1763_Y
    connect \Y $logic_and$hyperram.v:985$1625_Y
  end
  attribute \src "hyperram.v:985.7-985.99"
  cell $logic_and $logic_and$hyperram.v:985$1626
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:985$1625_Y
    connect \B $auto$clk2fflogic.cc:156:execute$4762
    connect \Y $logic_and$hyperram.v:985$1626_Y
  end
  attribute \src "hyperram.v:991.7-991.58"
  cell $logic_and $logic_and$hyperram.v:991$1635
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1661_Y
    connect \B $eq$hyperram.v:991$1634_Y
    connect \Y $logic_and$hyperram.v:991$1635_Y
  end
  attribute \src "hyperram.v:991.7-991.85"
  cell $logic_and $logic_and$hyperram.v:991$1637
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:991$1635_Y
    connect \B $ne$hyperram.v:1041$1755_Y
    connect \Y $logic_and$hyperram.v:991$1637_Y
  end
  attribute \src "hyperram.v:994.7-994.79"
  cell $logic_and $logic_and$hyperram.v:994$1647
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1032$1739_Y
    connect \B $eq$hyperram.v:866$1512_Y
    connect \Y $logic_and$hyperram.v:994$1647_Y
  end
  attribute \src "hyperram.v:997.7-997.52"
  cell $logic_and $logic_and$hyperram.v:997$1654
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:1000$1661_Y
    connect \B $eq$hyperram.v:961$1568_Y
    connect \Y $logic_and$hyperram.v:997$1654_Y
  end
  attribute \src "hyperram.v:997.7-997.77"
  cell $logic_and $logic_and$hyperram.v:997$1656
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:997$1654_Y
    connect \B $eq$hyperram.v:1056$1767_Y
    connect \Y $logic_and$hyperram.v:997$1656_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$hyperram.v:0$1489_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1492
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1487_Y }
    connect \Y $logic_not$hyperram.v:0$1492_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1498
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \clk_i }
    connect \Y $logic_not$hyperram.v:0$1498_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$hyperram.v:0$1803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$hyperram.v:0$1496_Y }
    connect \Y $logic_not$hyperram.v:0$1601_Y
  end
  attribute \src "hyperram.v:1005.97-1005.105"
  cell $logic_not $logic_not$hyperram.v:1005$1679
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$4186 [0]
  end
  attribute \src "hyperram.v:1029.22-1029.28"
  cell $logic_not $logic_not$hyperram.v:1029$1731
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$hyperram.v:1029$1731_Y
  end
  attribute \src "hyperram.v:1032.80-1032.95"
  cell $logic_not $logic_not$hyperram.v:1032$1740
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$1052$0
    connect \Y $logic_not$hyperram.v:1032$1740_Y
  end
  attribute \src "hyperram.v:1038.7-1038.20"
  cell $logic_not $logic_not$hyperram.v:1038$1747
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1487_Y
    connect \Y $logic_not$hyperram.v:1038$1747_Y
  end
  attribute \src "hyperram.v:1038.85-1038.104"
  cell $logic_not $logic_not$hyperram.v:1038$1752
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$1051$0
    connect \Y $logic_not$hyperram.v:1038$1752_Y
  end
  attribute \src "hyperram.v:1053.33-1053.48"
  cell $logic_not $logic_not$hyperram.v:1053$1766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_timeout_r
    connect \Y $logic_not$hyperram.v:1053$1766_Y
  end
  attribute \src "hyperram.v:1083.79-1083.86"
  cell $logic_not $logic_not$hyperram.v:1083$1809
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y $logic_not$hyperram.v:1083$1809_Y
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $logic_not $logic_not$hyperram.v:164$1184
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $reduce_or$hyperram.v:164$1183_Y
    connect \Y $logic_not$hyperram.v:164$1184_Y
  end
  attribute \src "hyperram.v:270.101-270.147"
  cell $logic_not $logic_not$hyperram.v:270$1222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:270$1221_Y
    connect \Y $logic_not$hyperram.v:270$1222_Y
  end
  attribute \src "hyperram.v:309.23-309.37"
  cell $logic_not $logic_not$hyperram.v:309$1229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r [0]
    connect \Y $logic_not$hyperram.v:309$1229_Y
  end
  attribute \src "hyperram.v:333.51-333.62"
  cell $logic_not $logic_not$hyperram.v:333$1240
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \CA_r [46]
    connect \Y $logic_not$hyperram.v:333$1240_Y
  end
  attribute \src "hyperram.v:393.16-393.22"
  cell $logic_not $logic_not$hyperram.v:393$1837
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \Y $0$formal$hyperram.v:393$1084_CHECK[0:0]$1835
  end
  attribute \src "hyperram.v:891.26-891.36"
  cell $logic_not $logic_not$hyperram.v:891$1530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_dq_oen
    connect \Y $logic_not$hyperram.v:891$1530_Y
  end
  attribute \src "hyperram.v:925.28-925.40"
  cell $logic_not $logic_not$hyperram.v:925$1544
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_oen
    connect \Y $logic_not$hyperram.v:925$1544_Y
  end
  attribute \src "hyperram.v:931.30-931.40"
  cell $logic_not $logic_not$hyperram.v:931$1550
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_rwds_o
    connect \Y $logic_not$hyperram.v:931$1550_Y
  end
  attribute \src "hyperram.v:945.27-945.36"
  cell $logic_not $logic_not$hyperram.v:945$1555
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y $logic_not$hyperram.v:945$1555_Y
  end
  attribute \src "hyperram.v:1021.24-1021.89"
  cell $logic_or $logic_or$hyperram.v:1021$1717
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$1715_Y
    connect \B $eq$hyperram.v:1021$1716_Y
    connect \Y $logic_or$hyperram.v:1021$1717_Y
  end
  attribute \src "hyperram.v:1032.58-1032.95"
  cell $logic_or $logic_or$hyperram.v:1032$1741
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1032$1051$0
    connect \B $logic_not$hyperram.v:1032$1740_Y
    connect \Y $logic_or$hyperram.v:1032$1741_Y
  end
  attribute \src "hyperram.v:1056.7-1056.58"
  cell $logic_or $logic_or$hyperram.v:1056$1769
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1767_Y
    connect \B $eq$hyperram.v:1003$1673_Y
    connect \Y $logic_or$hyperram.v:1056$1769_Y
  end
  attribute \src "hyperram.v:1056.7-1056.86"
  cell $logic_or $logic_or$hyperram.v:1056$1771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1056$1769_Y
    connect \B $eq$hyperram.v:1000$1664_Y
    connect \Y $logic_or$hyperram.v:1056$1771_Y
  end
  attribute \src "hyperram.v:1056.7-1056.137"
  cell $logic_or $logic_or$hyperram.v:1056$1774
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:1056$1771_Y
    connect \B $logic_and$hyperram.v:1056$1773_Y
    connect \Y $logic_or$hyperram.v:1056$1774_Y
  end
  attribute \src "hyperram.v:1064.107-1064.133"
  cell $logic_or $logic_or$hyperram.v:1064$1783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1064$1064$0
    connect \B \rwds_r
    connect \Y $logic_or$hyperram.v:1064$1783_Y
  end
  attribute \src "hyperram.v:164.27-164.61"
  cell $logic_or $logic_or$hyperram.v:164$1187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \B $logic_and$hyperram.v:145$1181_Y
    connect \Y $logic_or$hyperram.v:164$1187_Y
  end
  attribute \src "hyperram.v:240.9-240.48"
  cell $logic_or $logic_or$hyperram.v:240$1206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:240$1204_Y
    connect \B $eq$hyperram.v:240$1205_Y
    connect \Y $logic_or$hyperram.v:240$1206_Y
  end
  attribute \src "hyperram.v:309.9-309.67"
  cell $logic_or $logic_or$hyperram.v:309$1232
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:309$1230_Y
    connect \B $logic_and$hyperram.v:309$1231_Y
    connect \Y $logic_or$hyperram.v:309$1232_Y
  end
  attribute \src "hyperram.v:328.19-328.51"
  cell $logic_or $logic_or$hyperram.v:328$1237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$1728_Y
    connect \B \rst_i
    connect \Y \hb_csn_o
  end
  attribute \src "hyperram.v:338.20-338.69"
  cell $logic_or $logic_or$hyperram.v:338$1251
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1767_Y
    connect \B $eq$hyperram.v:1000$1664_Y
    connect \Y \hb_dq_oen
  end
  attribute \src "hyperram.v:402.10-402.38"
  cell $logic_or $logic_or$hyperram.v:402$1495
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$hyperram.v:402$1490_Y
    connect \B $logic_and$hyperram.v:402$1494_Y
    connect \Y $logic_or$hyperram.v:402$1495_Y
  end
  attribute \src "hyperram.v:959.32-959.81"
  cell $logic_or $logic_or$hyperram.v:959$1567
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1024$1728_Y
    connect \B $eq$hyperram.v:866$1512_Y
    connect \Y $logic_or$hyperram.v:959$1567_Y
  end
  attribute \src "hyperram.v:962.30-962.77"
  cell $logic_or $logic_or$hyperram.v:962$1571
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:866$1512_Y
    connect \B $eq$hyperram.v:1056$1767_Y
    connect \Y $logic_or$hyperram.v:962$1571_Y
  end
  attribute \src "hyperram.v:965.38-965.103"
  cell $logic_or $logic_or$hyperram.v:965$1576
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1056$1767_Y
    connect \B $logic_and$hyperram.v:965$1575_Y
    connect \Y $logic_or$hyperram.v:965$1576_Y
  end
  attribute \src "hyperram.v:965.38-965.133"
  cell $logic_or $logic_or$hyperram.v:965$1578
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:965$1576_Y
    connect \B $eq$hyperram.v:1003$1673_Y
    connect \Y $logic_or$hyperram.v:965$1578_Y
  end
  attribute \src "hyperram.v:968.33-968.84"
  cell $logic_or $logic_or$hyperram.v:968$1582
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1000$1664_Y
    connect \B $eq$hyperram.v:1021$1719_Y
    connect \Y $logic_or$hyperram.v:968$1582_Y
  end
  attribute \src "hyperram.v:971.39-971.110"
  cell $logic_or $logic_or$hyperram.v:971$1588
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1003$1673_Y
    connect \B \hb_rwds_oen
    connect \Y $logic_or$hyperram.v:971$1588_Y
  end
  attribute \src "hyperram.v:971.39-971.151"
  cell $logic_or $logic_or$hyperram.v:971$1591
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$hyperram.v:971$1588_Y
    connect \B $logic_and$hyperram.v:971$1590_Y
    connect \Y $logic_or$hyperram.v:971$1591_Y
  end
  attribute \src "hyperram.v:974.32-974.82"
  cell $logic_or $logic_or$hyperram.v:974$1595
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1010$1695_Y
    connect \B $eq$hyperram.v:1021$1719_Y
    connect \Y $logic_or$hyperram.v:974$1595_Y
  end
  attribute \src "hyperram.v:977.32-977.82"
  cell $logic_or $logic_or$hyperram.v:977$1599
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$hyperram.v:1021$1719_Y
    connect \B $eq$hyperram.v:1024$1728_Y
    connect \Y $logic_or$hyperram.v:977$1599_Y
  end
  attribute \src "hyperram.v:270.131-270.145"
  cell $lt $lt$hyperram.v:270$1220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'10
    connect \Y $lt$hyperram.v:270$1220_Y
  end
  attribute \src "hyperram.v:1005.55-1005.81"
  cell $mul $mul$hyperram.v:1005$1676
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1005$1675_Y
    connect \Y $auto$wreduce.cc:454:run$4187 [3:0]
  end
  attribute \src "hyperram.v:1005.55-1005.90"
  cell $mul $mul$hyperram.v:1005$1677
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$4187 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$4188 [7:0]
  end
  attribute \src "hyperram.v:1007.54-1007.81"
  cell $mul $mul$hyperram.v:1007$1683
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 4
    connect \A 2'10
    connect \B $add$hyperram.v:1007$1682_Y
    connect \Y $auto$wreduce.cc:454:run$4189 [3:0]
  end
  attribute \src "hyperram.v:1007.54-1007.90"
  cell $mul $mul$hyperram.v:1007$1684
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$4189 [3:0]
    connect \B \tacc_r
    connect \Y $auto$wreduce.cc:454:run$4190 [7:0]
  end
  attribute \src "hyperram.v:1011.51-1011.62"
  cell $mul $mul$hyperram.v:1011$1697
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 7
    connect \A 2'10
    connect \B \trmax_r
    connect \Y $auto$wreduce.cc:454:run$4191 [6:0]
  end
  attribute \src "hyperram.v:894.44-894.57"
  cell $mul $mul$hyperram.v:894$1532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 10
    connect \A 4'1000
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$4192 [9:0]
  end
  attribute \src "hyperram.v:1030.20-1030.37"
  cell $ne $ne$hyperram.v:1030$1733
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \ready_o
    connect \B \busy_r
    connect \Y $ne$hyperram.v:1030$1733_Y
  end
  attribute \src "hyperram.v:1041.7-1041.28"
  cell $reduce_bool $ne$hyperram.v:1041$1755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \Y $ne$hyperram.v:1041$1755_Y
  end
  attribute \src "hyperram.v:1050.38-1050.60"
  cell $reduce_bool $ne$hyperram.v:1050$1764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4632
    connect \Y $ne$hyperram.v:1050$1764_Y
  end
  attribute \src "hyperram.v:1064.8-1064.37"
  cell $ne $ne$hyperram.v:1064$1779
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \B $auto$clk2fflogic.cc:156:execute$4642
    connect \Y $ne$hyperram.v:1064$1779_Y
  end
  attribute \src "hyperram.v:1064.76-1064.100"
  cell $ne $ne$hyperram.v:1064$1816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 2'11
    connect \Y $0$past$hyperram.v:1064$1063$0[0:0]$1324
  end
  attribute \src "hyperram.v:1068.67-1068.98"
  cell $ne $ne$hyperram.v:1068$1790
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B $auto$clk2fflogic.cc:156:execute$4632
    connect \Y $ne$hyperram.v:1068$1790_Y
  end
  attribute \src "hyperram.v:1070.30-1070.55"
  cell $ne $ne$hyperram.v:1070$1793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4652
    connect \B \datar_r
    connect \Y $ne$hyperram.v:1070$1793_Y
  end
  attribute \src "hyperram.v:245.47-245.62"
  cell $reduce_bool $ne$hyperram.v:245$1208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \Y $ne$hyperram.v:245$1208_Y
  end
  attribute \src "hyperram.v:270.49-270.69"
  cell $ne $ne$hyperram.v:270$1215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 1'1
    connect \Y $ne$hyperram.v:270$1215_Y
  end
  attribute \src "hyperram.v:270.75-270.96"
  cell $ne $ne$hyperram.v:270$1217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B 3'110
    connect \Y $ne$hyperram.v:270$1217_Y
  end
  attribute \src "hyperram.v:406.16-406.37"
  cell $ne $ne$hyperram.v:406$1500
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \clk_i
    connect \B $and$hyperram.v:0$1496_Y
    connect \Y $ne$hyperram.v:406$1500_Y
  end
  attribute \src "hyperram.v:979.53-979.81"
  cell $reduce_bool $ne$hyperram.v:979$1606
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4782
    connect \Y $ne$hyperram.v:979$1606_Y
  end
  attribute \src "hyperram.v:980.30-980.63"
  cell $ne $ne$hyperram.v:980$1608
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \bus_state_r
    connect \B $auto$clk2fflogic.cc:156:execute$4782
    connect \Y $ne$hyperram.v:980$1608_Y
  end
  attribute \src "hyperram.v:1087.39-1087.53"
  cell $not $not$hyperram.v:1087$1814
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1087$1081$0
    connect \Y $not$hyperram.v:1087$1814_Y
  end
  attribute \src "hyperram.v:109.22-109.30"
  cell $not $not$hyperram.v:109$1175
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \valid_r
    connect \Y $not$hyperram.v:109$1175_Y
  end
  attribute \src "hyperram.v:155.18-155.25"
  cell $not $not$hyperram.v:155$1182
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wren_i
    connect \Y $not$hyperram.v:155$1182_Y
  end
  attribute \src "hyperram.v:287.29-287.39"
  cell $not $not$hyperram.v:287$1226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \bus_clk_r
    connect \Y \hb_clkn_o
  end
  attribute \src "hyperram.v:327.20-327.26"
  cell $not $not$hyperram.v:327$1235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y \hb_rstn_o
  end
  attribute \src "hyperram.v:335.66-335.85"
  cell $not $not$hyperram.v:335$1247
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$wreduce.cc:454:run$4185 [0]
    connect \Y $auto$wreduce.cc:454:run$4194 [0]
  end
  attribute \src "hyperram.v:371.18-371.25"
  cell $not $not$hyperram.v:371$1253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \busy_r
    connect \Y \ready_o
  end
  attribute \src "hyperram.v:855.20-855.33"
  cell $not $not$hyperram.v:855$1503
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$hyperram.v:0$1496_Y
    connect \Y $not$hyperram.v:855$1503_Y
  end
  attribute \src "hyperram.v:949.42-949.58"
  cell $not $not$hyperram.v:949$1558
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4642
    connect \Y $not$hyperram.v:949$1558_Y
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3662
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3663
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$hyperram.v:0$1487_Y
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3665
    parameter \WIDTH 1
    connect \D \clk_i
    connect \Q $and$hyperram.v:0$1496_Y
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3669
    parameter \WIDTH 4
    connect \D \tcsh_i
    connect \Q $past$hyperram.v:867$1000$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3670
    parameter \WIDTH 4
    connect \D \tpre_i
    connect \Q $past$hyperram.v:868$1001$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3671
    parameter \WIDTH 4
    connect \D \tpost_i
    connect \Q $past$hyperram.v:869$1002$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3672
    parameter \WIDTH 5
    connect \D \trmax_i
    connect \Q $past$hyperram.v:871$1003$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3674
    parameter \WIDTH 4
    connect \D \tacc_i
    connect \Q $past$hyperram.v:876$1005$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3676
    parameter \WIDTH 1
    connect \D \fixed_latency_i
    connect \Q $past$hyperram.v:881$1007$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3677
    parameter \WIDTH 1
    connect \D \double_latency_i
    connect \Q $past$hyperram.v:882$1008$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3720
    parameter \WIDTH 1
    connect \D \valid_start
    connect \Q $past$hyperram.v:1032$1051$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3721
    parameter \WIDTH 1
    connect \D \ready_o
    connect \Q $past$hyperram.v:1032$1052$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3732
    parameter \WIDTH 1
    connect \D $0$past$hyperram.v:1064$1063$0[0:0]$1324
    connect \Q $past$hyperram.v:1064$1063$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3733
    parameter \WIDTH 1
    connect \D \hb_rwds_i
    connect \Q $past$hyperram.v:1064$1064$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3737
    parameter \WIDTH 8
    connect \D \hb_dq_i
    connect \Q $past$hyperram.v:1069$1068$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3747
    parameter \WIDTH 32
    connect \D \data_i
    connect \Q $past$hyperram.v:1084$1078$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3748
    parameter \WIDTH 4
    connect \D \sel_i
    connect \Q $past$hyperram.v:1085$1079$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3749
    parameter \WIDTH 1
    connect \D \regspace_i
    connect \Q $past$hyperram.v:1086$1080$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3750
    parameter \WIDTH 1
    connect \D \wren_i
    connect \Q $past$hyperram.v:1087$1081$0
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3751
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$1086_CHECK[0:0]$1343
    connect \Q $formal$hyperram.v:402$1086_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3752
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:402$1086_EN[0:0]$1344
    connect \Q $formal$hyperram.v:402$1086_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3753
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$1087_CHECK[0:0]$1345
    connect \Q $formal$hyperram.v:405$1087_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3754
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:405$1087_EN[0:0]$1346
    connect \Q $formal$hyperram.v:405$1087_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3755
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:854$1088_CHECK[0:0]$1347
    connect \Q $formal$hyperram.v:854$1088_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3756
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$1138_EN[0:0]$1448
    connect \Q $formal$hyperram.v:854$1088_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3757
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:860$1089_CHECK[0:0]$1349
    connect \Q $formal$hyperram.v:860$1089_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3759
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:861$1090_CHECK[0:0]$1351
    connect \Q $formal$hyperram.v:861$1090_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3761
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$1091_CHECK[0:0]$1353
    connect \Q $formal$hyperram.v:867$1091_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3762
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:867$1091_EN[0:0]$1354
    connect \Q $formal$hyperram.v:867$1091_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3763
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:868$1092_CHECK[0:0]$1355
    connect \Q $formal$hyperram.v:868$1092_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3765
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:869$1093_CHECK[0:0]$1357
    connect \Q $formal$hyperram.v:869$1093_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3767
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$1094_CHECK[0:0]$1359
    connect \Q $formal$hyperram.v:872$1094_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3768
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:872$1094_EN[0:0]$1360
    connect \Q $formal$hyperram.v:872$1094_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3769
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$1095_CHECK[0:0]$1361
    connect \Q $formal$hyperram.v:874$1095_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3770
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:874$1095_EN[0:0]$1362
    connect \Q $formal$hyperram.v:874$1095_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3771
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$1096_CHECK[0:0]$1363
    connect \Q $formal$hyperram.v:877$1096_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3772
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:877$1096_EN[0:0]$1364
    connect \Q $formal$hyperram.v:877$1096_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3773
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1097_CHECK[0:0]$1365
    connect \Q $formal$hyperram.v:879$1097_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3774
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1097_EN[0:0]$1366
    connect \Q $formal$hyperram.v:879$1097_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3775
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:879$1098_CHECK[0:0]$1367
    connect \Q $formal$hyperram.v:879$1098_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3777
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:881$1099_CHECK[0:0]$1369
    connect \Q $formal$hyperram.v:881$1099_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3779
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1100_CHECK[0:0]$1371
    connect \Q $formal$hyperram.v:889$1100_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3780
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:889$1100_EN[0:0]$1372
    connect \Q $formal$hyperram.v:889$1100_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3781
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1101_CHECK[0:0]$1373
    connect \Q $formal$hyperram.v:891$1101_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3782
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:891$1101_EN[0:0]$1374
    connect \Q $formal$hyperram.v:891$1101_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3783
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1102_CHECK[0:0]$1375
    connect \Q $formal$hyperram.v:893$1102_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3784
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:893$1102_EN[0:0]$1376
    connect \Q $formal$hyperram.v:893$1102_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3785
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$1103_CHECK[0:0]$1377
    connect \Q $formal$hyperram.v:907$1103_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3786
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:907$1103_EN[0:0]$1378
    connect \Q $formal$hyperram.v:907$1103_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3787
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$1104_CHECK[0:0]$1379
    connect \Q $formal$hyperram.v:923$1104_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3788
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:923$1104_EN[0:0]$1380
    connect \Q $formal$hyperram.v:923$1104_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3789
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$1105_CHECK[0:0]$1381
    connect \Q $formal$hyperram.v:925$1105_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3790
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:925$1105_EN[0:0]$1382
    connect \Q $formal$hyperram.v:925$1105_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3791
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$1106_CHECK[0:0]$1383
    connect \Q $formal$hyperram.v:929$1106_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3792
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:929$1106_EN[0:0]$1384
    connect \Q $formal$hyperram.v:929$1106_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3793
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1107_CHECK[0:0]$1385
    connect \Q $formal$hyperram.v:931$1107_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3794
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:931$1107_EN[0:0]$1386
    connect \Q $formal$hyperram.v:931$1107_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3795
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1108_CHECK[0:0]$1387
    connect \Q $formal$hyperram.v:937$1108_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3796
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:937$1108_EN[0:0]$1388
    connect \Q $formal$hyperram.v:937$1108_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3797
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$1109_CHECK[0:0]$1389
    connect \Q $formal$hyperram.v:939$1109_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3798
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:939$1109_EN[0:0]$1390
    connect \Q $formal$hyperram.v:939$1109_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3799
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1110_CHECK[0:0]$1391
    connect \Q $formal$hyperram.v:944$1110_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3800
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:944$1110_EN[0:0]$1392
    connect \Q $formal$hyperram.v:944$1110_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3801
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:945$1111_CHECK[0:0]$1393
    connect \Q $formal$hyperram.v:945$1111_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3803
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:946$1112_CHECK[0:0]$1395
    connect \Q $formal$hyperram.v:946$1112_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3805
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:947$1113_CHECK[0:0]$1397
    connect \Q $formal$hyperram.v:947$1113_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3807
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$1114_CHECK[0:0]$1399
    connect \Q $formal$hyperram.v:949$1114_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3808
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:949$1114_EN[0:0]$1400
    connect \Q $formal$hyperram.v:949$1114_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3809
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$1115_CHECK[0:0]$1401
    connect \Q $formal$hyperram.v:955$1115_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3810
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:955$1115_EN[0:0]$1402
    connect \Q $formal$hyperram.v:955$1115_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3811
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1116_CHECK[0:0]$1403
    connect \Q $formal$hyperram.v:959$1116_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3812
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:959$1116_EN[0:0]$1404
    connect \Q $formal$hyperram.v:959$1116_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3813
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1117_CHECK[0:0]$1405
    connect \Q $formal$hyperram.v:962$1117_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3814
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:962$1117_EN[0:0]$1406
    connect \Q $formal$hyperram.v:962$1117_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3815
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1118_CHECK[0:0]$1407
    connect \Q $formal$hyperram.v:965$1118_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3816
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:965$1118_EN[0:0]$1408
    connect \Q $formal$hyperram.v:965$1118_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3817
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1119_CHECK[0:0]$1409
    connect \Q $formal$hyperram.v:968$1119_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3818
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:968$1119_EN[0:0]$1410
    connect \Q $formal$hyperram.v:968$1119_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3819
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:971$1120_CHECK[0:0]$1411
    connect \Q $formal$hyperram.v:971$1120_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3820
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:971$1120_EN[0:0]$1412
    connect \Q $formal$hyperram.v:971$1120_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3821
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1121_CHECK[0:0]$1413
    connect \Q $formal$hyperram.v:974$1121_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3822
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:974$1121_EN[0:0]$1414
    connect \Q $formal$hyperram.v:974$1121_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3823
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$1122_CHECK[0:0]$1415
    connect \Q $formal$hyperram.v:977$1122_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3824
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:977$1122_EN[0:0]$1416
    connect \Q $formal$hyperram.v:977$1122_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3825
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$1123_CHECK[0:0]$1417
    connect \Q $formal$hyperram.v:980$1123_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3826
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:980$1123_EN[0:0]$1418
    connect \Q $formal$hyperram.v:980$1123_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3827
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$1124_CHECK[0:0]$1419
    connect \Q $formal$hyperram.v:983$1124_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3828
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:983$1124_EN[0:0]$1420
    connect \Q $formal$hyperram.v:983$1124_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3829
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:986$1125_CHECK[0:0]$1421
    connect \Q $formal$hyperram.v:986$1125_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3830
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:986$1125_EN[0:0]$1422
    connect \Q $formal$hyperram.v:986$1125_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3831
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:992$1126_CHECK[0:0]$1423
    connect \Q $formal$hyperram.v:992$1126_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3832
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:992$1126_EN[0:0]$1424
    connect \Q $formal$hyperram.v:992$1126_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3833
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$1127_CHECK[0:0]$1425
    connect \Q $formal$hyperram.v:995$1127_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3834
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:995$1127_EN[0:0]$1426
    connect \Q $formal$hyperram.v:995$1127_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3835
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:998$1128_CHECK[0:0]$1427
    connect \Q $formal$hyperram.v:998$1128_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3836
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:998$1128_EN[0:0]$1428
    connect \Q $formal$hyperram.v:998$1128_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3837
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$1129_CHECK[0:0]$1429
    connect \Q $formal$hyperram.v:1001$1129_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3838
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1001$1129_EN[0:0]$1430
    connect \Q $formal$hyperram.v:1001$1129_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3839
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1005$1130_CHECK[0:0]$1431
    connect \Q $formal$hyperram.v:1005$1130_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3840
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1005$1130_EN[0:0]$1432
    connect \Q $formal$hyperram.v:1005$1130_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3841
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$1131_CHECK[0:0]$1433
    connect \Q $formal$hyperram.v:1007$1131_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3842
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1007$1131_EN[0:0]$1434
    connect \Q $formal$hyperram.v:1007$1131_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3843
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1011$1132_CHECK[0:0]$1435
    connect \Q $formal$hyperram.v:1011$1132_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3844
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1011$1132_EN[0:0]$1436
    connect \Q $formal$hyperram.v:1011$1132_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3845
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1013$1133_CHECK[0:0]$1437
    connect \Q $formal$hyperram.v:1013$1133_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3846
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1013$1133_EN[0:0]$1438
    connect \Q $formal$hyperram.v:1013$1133_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3847
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$1134_CHECK[0:0]$1439
    connect \Q $formal$hyperram.v:1015$1134_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3848
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1015$1134_EN[0:0]$1440
    connect \Q $formal$hyperram.v:1015$1134_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3849
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1019$1135_CHECK[0:0]$1441
    connect \Q $formal$hyperram.v:1019$1135_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3850
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1019$1135_EN[0:0]$1442
    connect \Q $formal$hyperram.v:1019$1135_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3851
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1022$1136_CHECK[0:0]$1443
    connect \Q $formal$hyperram.v:1022$1136_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3852
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1022$1136_EN[0:0]$1444
    connect \Q $formal$hyperram.v:1022$1136_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3853
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1025$1137_CHECK[0:0]$1445
    connect \Q $formal$hyperram.v:1025$1137_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3854
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1025$1137_EN[0:0]$1446
    connect \Q $formal$hyperram.v:1025$1137_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3855
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1030$1138_CHECK[0:0]$1447
    connect \Q $formal$hyperram.v:1030$1138_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3857
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$1139_CHECK[0:0]$1449
    connect \Q $formal$hyperram.v:1033$1139_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3858
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1033$1139_EN[0:0]$1450
    connect \Q $formal$hyperram.v:1033$1139_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3859
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$1140_CHECK[0:0]$1451
    connect \Q $formal$hyperram.v:1036$1140_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3860
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1036$1140_EN[0:0]$1452
    connect \Q $formal$hyperram.v:1036$1140_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3861
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1141_CHECK[0:0]$1453
    connect \Q $formal$hyperram.v:1039$1141_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3862
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1039$1141_EN[0:0]$1454
    connect \Q $formal$hyperram.v:1039$1141_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3863
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$1142_CHECK[0:0]$1455
    connect \Q $formal$hyperram.v:1042$1142_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3864
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1042$1142_EN[0:0]$1456
    connect \Q $formal$hyperram.v:1042$1142_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3865
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1047$1143_CHECK[0:0]$1457
    connect \Q $formal$hyperram.v:1047$1143_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3867
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1051$1144_CHECK[0:0]$1459
    connect \Q $formal$hyperram.v:1051$1144_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3868
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1051$1144_EN[0:0]$1460
    connect \Q $formal$hyperram.v:1051$1144_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3869
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$1145_CHECK[0:0]$1461
    connect \Q $formal$hyperram.v:1053$1145_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3870
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1053$1145_EN[0:0]$1462
    connect \Q $formal$hyperram.v:1053$1145_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3871
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1146_CHECK[0:0]$1463
    connect \Q $formal$hyperram.v:1057$1146_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3872
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1057$1146_EN[0:0]$1464
    connect \Q $formal$hyperram.v:1057$1146_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3875
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1065$1148_CHECK[0:0]$1467
    connect \Q $formal$hyperram.v:1065$1148_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3876
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1065$1148_EN[0:0]$1468
    connect \Q $formal$hyperram.v:1065$1148_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3877
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1070$1149_CHECK[0:0]$1469
    connect \Q $formal$hyperram.v:1070$1149_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3878
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1070$1149_EN[0:0]$1470
    connect \Q $formal$hyperram.v:1070$1149_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3879
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1073$1150_CHECK[0:0]$1471
    connect \Q $formal$hyperram.v:1073$1150_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3880
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1073$1150_EN[0:0]$1472
    connect \Q $formal$hyperram.v:1073$1150_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3881
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1074$1151_CHECK[0:0]$1473
    connect \Q $formal$hyperram.v:1074$1151_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3882
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1074$1151_EN[0:0]$1474
    connect \Q $formal$hyperram.v:1074$1151_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3883
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1075$1152_CHECK[0:0]$1475
    connect \Q $formal$hyperram.v:1075$1152_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3884
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1075$1152_EN[0:0]$1476
    connect \Q $formal$hyperram.v:1075$1152_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3885
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1076$1153_CHECK[0:0]$1477
    connect \Q $formal$hyperram.v:1076$1153_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3886
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1076$1153_EN[0:0]$1478
    connect \Q $formal$hyperram.v:1076$1153_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3887
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1084$1154_CHECK[0:0]$1479
    connect \Q $formal$hyperram.v:1084$1154_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3888
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1084$1154_EN[0:0]$1480
    connect \Q $formal$hyperram.v:1084$1154_EN
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3889
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1085$1155_CHECK[0:0]$1481
    connect \Q $formal$hyperram.v:1085$1155_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3891
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1086$1156_CHECK[0:0]$1483
    connect \Q $formal$hyperram.v:1086$1156_CHECK
  end
  attribute \src "hyperram.v:396.1-1091.4"
  cell $ff $procdff$3893
    parameter \WIDTH 1
    connect \D $0$formal$hyperram.v:1087$1157_CHECK[0:0]$1485
    connect \Q $formal$hyperram.v:1087$1157_CHECK
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$2171
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:402$1495_Y
    connect \Y $procmux$2171_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$2173
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2171_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$1086_EN[0:0]$1344
  end
  attribute \src "hyperram.v:402.10-402.38|hyperram.v:402.6-403.31"
  cell $mux $procmux$2175
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4875
    connect \B $logic_and$hyperram.v:403$1499_Y
    connect \S $logic_or$hyperram.v:402$1495_Y
    connect \Y $procmux$2175_Y
  end
  attribute \src "hyperram.v:401.9-401.21|hyperram.v:401.5-403.31"
  cell $mux $procmux$2177
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4877
    connect \B $procmux$2175_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:402$1086_CHECK[0:0]$1343
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$2179
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$1087_EN[0:0]$1346
  end
  attribute \src "hyperram.v:405.9-405.21|hyperram.v:405.5-407.8"
  cell $mux $procmux$2181
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4879
    connect \B $ne$hyperram.v:406$1500_Y
    connect \S \f_past_valid
    connect \Y $0$formal$hyperram.v:405$1087_CHECK[0:0]$1345
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$2183
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1030$1138_EN[0:0]$1448
  end
  attribute \src "hyperram.v:854.6-854.28|hyperram.v:854.2-856.5"
  cell $mux $procmux$2185
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4881
    connect \B $eq$hyperram.v:855$1504_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:854$1088_CHECK[0:0]$1347
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$2189
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4883
    connect \B $ge$hyperram.v:860$1507_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:860$1089_CHECK[0:0]$1349
  end
  attribute \src "hyperram.v:859.6-859.28|hyperram.v:859.2-862.5"
  cell $mux $procmux$2193
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4885
    connect \B $ge$hyperram.v:861$1508_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:861$1090_CHECK[0:0]$1351
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2195
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2195_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2197
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2195_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:867$1091_EN[0:0]$1354
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2199
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4887
    connect \B $eq$hyperram.v:867$1514_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2199_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2201
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4889
    connect \B $procmux$2199_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:867$1091_CHECK[0:0]$1353
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2207
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4891
    connect \B $eq$hyperram.v:868$1515_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2207_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2209
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4893
    connect \B $procmux$2207_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:868$1092_CHECK[0:0]$1355
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2215
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4895
    connect \B $eq$hyperram.v:869$1516_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2215_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2217
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4897
    connect \B $procmux$2215_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:869$1093_CHECK[0:0]$1357
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2220
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:871$1517_Y
    connect \Y $procmux$2220_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2222
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2220_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2222_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2224
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2222_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:872$1094_EN[0:0]$1360
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2227
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4899
    connect \B $eq$hyperram.v:872$1518_Y
    connect \S $ge$hyperram.v:871$1517_Y
    connect \Y $procmux$2227_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2229
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4901
    connect \B $procmux$2227_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2229_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2231
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4903
    connect \B $procmux$2229_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:872$1094_CHECK[0:0]$1359
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2234
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:871$1517_Y
    connect \Y $procmux$2234_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2236
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2234_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2236_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2238
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2236_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:874$1095_EN[0:0]$1362
  end
  attribute \full_case 1
  attribute \src "hyperram.v:871.8-871.37|hyperram.v:871.4-874.52"
  cell $mux $procmux$2241
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:874$1519_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4905
    connect \S $ge$hyperram.v:871$1517_Y
    connect \Y $procmux$2241_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2243
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4907
    connect \B $procmux$2241_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2243_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2245
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4909
    connect \B $procmux$2243_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:874$1095_CHECK[0:0]$1361
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2248
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ge$hyperram.v:876$1520_Y
    connect \Y $procmux$2248_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2250
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2248_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2250_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2252
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2250_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:877$1096_EN[0:0]$1364
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2255
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4911
    connect \B $eq$hyperram.v:877$1521_Y
    connect \S $ge$hyperram.v:876$1520_Y
    connect \Y $procmux$2255_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2257
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4913
    connect \B $procmux$2255_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2257_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2259
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4915
    connect \B $procmux$2257_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:877$1096_CHECK[0:0]$1363
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2262
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $ge$hyperram.v:876$1520_Y
    connect \Y $procmux$2262_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2264
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2262_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2264_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2266
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2264_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:879$1097_EN[0:0]$1366
  end
  attribute \full_case 1
  attribute \src "hyperram.v:876.8-876.33|hyperram.v:876.4-879.47"
  cell $mux $procmux$2269
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:879$1522_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4917
    connect \S $ge$hyperram.v:876$1520_Y
    connect \Y $procmux$2269_Y
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2271
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4919
    connect \B $procmux$2269_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2271_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2273
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4921
    connect \B $procmux$2271_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:879$1097_CHECK[0:0]$1365
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2279
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4923
    connect \B $eq$hyperram.v:881$1523_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2279_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2281
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4925
    connect \B $procmux$2279_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:879$1098_CHECK[0:0]$1367
  end
  attribute \src "hyperram.v:866.7-866.63|hyperram.v:866.3-883.6"
  cell $mux $procmux$2287
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4927
    connect \B $eq$hyperram.v:882$1524_Y
    connect \S $logic_and$hyperram.v:866$1513_Y
    connect \Y $procmux$2287_Y
  end
  attribute \src "hyperram.v:865.6-865.28|hyperram.v:865.2-884.5"
  cell $mux $procmux$2289
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4929
    connect \B $procmux$2287_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:881$1099_CHECK[0:0]$1369
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.39"
  cell $mux $procmux$2292
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \hb_dq_oen
    connect \Y $procmux$2292_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2294
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2292_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:889$1100_EN[0:0]$1372
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.39"
  cell $mux $procmux$2297
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4931
    connect \B 1'1
    connect \S \hb_dq_oen
    connect \Y $procmux$2297_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2299
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4933
    connect \B $procmux$2297_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:889$1100_CHECK[0:0]$1371
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.39"
  cell $mux $procmux$2302
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \hb_dq_oen
    connect \Y $procmux$2302_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2304
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2302_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:891$1101_EN[0:0]$1374
  end
  attribute \full_case 1
  attribute \src "hyperram.v:888.7-888.56|hyperram.v:888.3-891.39"
  cell $mux $procmux$2307
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:891$1530_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4935
    connect \S \hb_dq_oen
    connect \Y $procmux$2307_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2309
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4937
    connect \B $procmux$2307_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:891$1101_CHECK[0:0]$1373
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$2311
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1056$1767_Y
    connect \Y $procmux$2311_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2313
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2311_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:893$1102_EN[0:0]$1376
  end
  attribute \src "hyperram.v:893.7-893.26|hyperram.v:893.3-905.6"
  cell $mux $procmux$2315
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4939
    connect \B $eq$hyperram.v:894$1534_Y
    connect \S $eq$hyperram.v:1056$1767_Y
    connect \Y $procmux$2315_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2317
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4941
    connect \B $procmux$2315_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:893$1102_CHECK[0:0]$1375
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$2319
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1000$1664_Y
    connect \Y $procmux$2319_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2321
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2319_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:907$1103_EN[0:0]$1378
  end
  attribute \src "hyperram.v:907.7-907.29|hyperram.v:907.3-917.6"
  cell $mux $procmux$2323
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4943
    connect \B $eq$hyperram.v:908$1538_Y
    connect \S $eq$hyperram.v:1000$1664_Y
    connect \Y $procmux$2323_Y
  end
  attribute \src "hyperram.v:887.6-887.28|hyperram.v:887.2-918.5"
  cell $mux $procmux$2325
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4945
    connect \B $procmux$2323_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:907$1103_CHECK[0:0]$1377
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.43"
  cell $mux $procmux$2328
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \hb_rwds_oen
    connect \Y $procmux$2328_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2330
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2328_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:923$1104_EN[0:0]$1380
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.43"
  cell $mux $procmux$2333
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4947
    connect \B 1'1
    connect \S \hb_rwds_oen
    connect \Y $procmux$2333_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2335
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4949
    connect \B $procmux$2333_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:923$1104_CHECK[0:0]$1379
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.43"
  cell $mux $procmux$2338
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \hb_rwds_oen
    connect \Y $procmux$2338_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2340
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2338_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:925$1105_EN[0:0]$1382
  end
  attribute \full_case 1
  attribute \src "hyperram.v:922.7-922.46|hyperram.v:922.3-925.43"
  cell $mux $procmux$2343
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:925$1544_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4951
    connect \S \hb_rwds_oen
    connect \Y $procmux$2343_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2345
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4953
    connect \B $procmux$2343_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:925$1105_CHECK[0:0]$1381
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2348
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \CA_r [46]
    connect \Y $procmux$2348_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2350
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2348_Y
    connect \S $eq$hyperram.v:1000$1664_Y
    connect \Y $procmux$2350_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2352
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2350_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:929$1106_EN[0:0]$1384
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2355
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:929$1549_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$4955
    connect \S \CA_r [46]
    connect \Y $procmux$2355_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2357
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4957
    connect \B $procmux$2355_Y
    connect \S $eq$hyperram.v:1000$1664_Y
    connect \Y $procmux$2357_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2359
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4959
    connect \B $procmux$2357_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:929$1106_CHECK[0:0]$1383
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2362
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [46]
    connect \Y $procmux$2362_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2364
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2362_Y
    connect \S $eq$hyperram.v:1000$1664_Y
    connect \Y $procmux$2364_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2366
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2364_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:931$1107_EN[0:0]$1386
  end
  attribute \full_case 1
  attribute \src "hyperram.v:928.8-928.19|hyperram.v:928.4-931.43"
  cell $mux $procmux$2369
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4961
    connect \B $logic_not$hyperram.v:931$1550_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2369_Y
  end
  attribute \src "hyperram.v:927.7-927.29|hyperram.v:927.3-932.6"
  cell $mux $procmux$2371
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4963
    connect \B $procmux$2369_Y
    connect \S $eq$hyperram.v:1000$1664_Y
    connect \Y $procmux$2371_Y
  end
  attribute \src "hyperram.v:921.6-921.28|hyperram.v:921.2-933.5"
  cell $mux $procmux$2373
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4965
    connect \B $procmux$2371_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:931$1107_CHECK[0:0]$1385
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2376
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$1108_EN[0:0]$1388
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2379
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4967
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:937$1108_CHECK[0:0]$1387
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2382
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$1109_EN[0:0]$1390
  end
  attribute \full_case 1
  attribute \src "hyperram.v:936.6-936.11|hyperram.v:936.2-939.43"
  cell $mux $procmux$2385
    parameter \WIDTH 1
    connect \A \hb_rstn_o
    connect \B $auto$rtlil.cc:2817:Anyseq$4969
    connect \S \rst_i
    connect \Y $0$formal$hyperram.v:939$1109_CHECK[0:0]$1389
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2387
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2387_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2389
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2387_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:944$1110_EN[0:0]$1392
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2391
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4971
    connect \B \hb_csn_o
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2391_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2393
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4973
    connect \B $procmux$2391_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:944$1110_CHECK[0:0]$1391
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2399
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4975
    connect \B $logic_not$hyperram.v:945$1555_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2399_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2401
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4977
    connect \B $procmux$2399_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:945$1111_CHECK[0:0]$1393
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2407
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4979
    connect \B \hb_clkn_o
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2407_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2409
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4981
    connect \B $procmux$2407_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:946$1112_CHECK[0:0]$1395
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2415
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4983
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2415_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2417
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4985
    connect \B $procmux$2415_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:947$1113_CHECK[0:0]$1397
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$2419
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \clk_active
    connect \Y $procmux$2419_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2421
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2419_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2421_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2423
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2421_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:949$1114_EN[0:0]$1400
  end
  attribute \src "hyperram.v:948.8-948.18|hyperram.v:948.4-949.61"
  cell $mux $procmux$2425
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4987
    connect \B $eq$hyperram.v:949$1559_Y
    connect \S \clk_active
    connect \Y $procmux$2425_Y
  end
  attribute \src "hyperram.v:943.7-943.28|hyperram.v:943.3-950.6"
  cell $mux $procmux$2427
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4989
    connect \B $procmux$2425_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2427_Y
  end
  attribute \src "hyperram.v:942.6-942.28|hyperram.v:942.2-951.5"
  cell $mux $procmux$2429
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4991
    connect \B $procmux$2427_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:949$1114_CHECK[0:0]$1399
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$2431
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:954$1560_Y
    connect \Y $0$formal$hyperram.v:955$1115_EN[0:0]$1402
  end
  attribute \src "hyperram.v:954.6-954.34|hyperram.v:954.2-956.5"
  cell $mux $procmux$2433
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4993
    connect \B $eq$hyperram.v:1024$1728_Y
    connect \S $logic_and$hyperram.v:954$1560_Y
    connect \Y $0$formal$hyperram.v:955$1115_CHECK[0:0]$1401
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$2435
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1032$1738_Y
    connect \Y $procmux$2435_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2437
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2435_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:959$1116_EN[0:0]$1404
  end
  attribute \src "hyperram.v:958.7-958.35|hyperram.v:958.3-959.84"
  cell $mux $procmux$2439
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4995
    connect \B $logic_or$hyperram.v:959$1567_Y
    connect \S $eq$hyperram.v:1032$1738_Y
    connect \Y $procmux$2439_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2441
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4997
    connect \B $procmux$2439_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:959$1116_CHECK[0:0]$1403
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$2443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:961$1568_Y
    connect \Y $procmux$2443_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2445
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2443_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:962$1117_EN[0:0]$1406
  end
  attribute \src "hyperram.v:961.7-961.34|hyperram.v:961.3-962.80"
  cell $mux $procmux$2447
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$4999
    connect \B $logic_or$hyperram.v:962$1571_Y
    connect \S $eq$hyperram.v:961$1568_Y
    connect \Y $procmux$2447_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2449
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5001
    connect \B $procmux$2447_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:962$1117_CHECK[0:0]$1405
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$2451
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1000$1662_Y
    connect \Y $procmux$2451_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2453
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2451_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:965$1118_EN[0:0]$1408
  end
  attribute \src "hyperram.v:964.7-964.33|hyperram.v:964.3-965.136"
  cell $mux $procmux$2455
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5003
    connect \B $logic_or$hyperram.v:965$1578_Y
    connect \S $eq$hyperram.v:1000$1662_Y
    connect \Y $procmux$2455_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2457
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5005
    connect \B $procmux$2455_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:965$1118_CHECK[0:0]$1407
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$2459
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1021$1715_Y
    connect \Y $procmux$2459_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2461
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2459_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:968$1119_EN[0:0]$1410
  end
  attribute \src "hyperram.v:967.7-967.36|hyperram.v:967.3-968.87"
  cell $mux $procmux$2463
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5007
    connect \B $logic_or$hyperram.v:968$1582_Y
    connect \S $eq$hyperram.v:1021$1715_Y
    connect \Y $procmux$2463_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2465
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5009
    connect \B $procmux$2463_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:968$1119_CHECK[0:0]$1409
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-971.154"
  cell $mux $procmux$2467
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1010$1693_Y
    connect \Y $procmux$2467_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2469
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2467_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:971$1120_EN[0:0]$1412
  end
  attribute \src "hyperram.v:970.7-970.38|hyperram.v:970.3-971.154"
  cell $mux $procmux$2471
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5011
    connect \B $logic_or$hyperram.v:971$1591_Y
    connect \S $eq$hyperram.v:1010$1693_Y
    connect \Y $procmux$2471_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2473
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5013
    connect \B $procmux$2471_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:971$1120_CHECK[0:0]$1411
  end
  attribute \src "hyperram.v:973.7-973.35|hyperram.v:973.3-974.85"
  cell $mux $procmux$2475
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1021$1716_Y
    connect \Y $procmux$2475_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2477
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2475_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:974$1121_EN[0:0]$1414
  end
  attribute \src "hyperram.v:973.7-973.35|hyperram.v:973.3-974.85"
  cell $mux $procmux$2479
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5015
    connect \B $logic_or$hyperram.v:974$1595_Y
    connect \S $eq$hyperram.v:1021$1716_Y
    connect \Y $procmux$2479_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2481
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5017
    connect \B $procmux$2479_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:974$1121_CHECK[0:0]$1413
  end
  attribute \src "hyperram.v:976.7-976.35|hyperram.v:976.3-977.85"
  cell $mux $procmux$2483
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1024$1726_Y
    connect \Y $procmux$2483_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2485
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2483_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:977$1122_EN[0:0]$1416
  end
  attribute \src "hyperram.v:976.7-976.35|hyperram.v:976.3-977.85"
  cell $mux $procmux$2487
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5019
    connect \B $logic_or$hyperram.v:977$1599_Y
    connect \S $eq$hyperram.v:1024$1726_Y
    connect \Y $procmux$2487_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2489
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5021
    connect \B $procmux$2487_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:977$1122_CHECK[0:0]$1415
  end
  attribute \src "hyperram.v:979.7-979.82|hyperram.v:979.3-980.66"
  cell $mux $procmux$2491
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:979$1607_Y
    connect \Y $procmux$2491_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2493
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2491_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:980$1123_EN[0:0]$1418
  end
  attribute \src "hyperram.v:979.7-979.82|hyperram.v:979.3-980.66"
  cell $mux $procmux$2495
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5023
    connect \B $ne$hyperram.v:980$1608_Y
    connect \S $logic_and$hyperram.v:979$1607_Y
    connect \Y $procmux$2495_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2497
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5025
    connect \B $procmux$2495_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:980$1123_CHECK[0:0]$1417
  end
  attribute \src "hyperram.v:982.7-982.81|hyperram.v:982.3-983.51"
  cell $mux $procmux$2499
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:982$1616_Y
    connect \Y $procmux$2499_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2501
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2499_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:983$1124_EN[0:0]$1420
  end
  attribute \src "hyperram.v:982.7-982.81|hyperram.v:982.3-983.51"
  cell $mux $procmux$2503
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5027
    connect \B $eq$hyperram.v:1021$1719_Y
    connect \S $logic_and$hyperram.v:982$1616_Y
    connect \Y $procmux$2503_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2505
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5029
    connect \B $procmux$2503_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:983$1124_CHECK[0:0]$1419
  end
  attribute \src "hyperram.v:985.7-985.99|hyperram.v:985.3-986.52"
  cell $mux $procmux$2507
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:985$1626_Y
    connect \Y $procmux$2507_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2509
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2507_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:986$1125_EN[0:0]$1422
  end
  attribute \src "hyperram.v:985.7-985.99|hyperram.v:985.3-986.52"
  cell $mux $procmux$2511
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5031
    connect \B $eq$hyperram.v:866$1512_Y
    connect \S $logic_and$hyperram.v:985$1626_Y
    connect \Y $procmux$2511_Y
  end
  attribute \src "hyperram.v:957.6-957.28|hyperram.v:957.2-987.5"
  cell $mux $procmux$2513
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5033
    connect \B $procmux$2511_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:986$1125_CHECK[0:0]$1421
  end
  attribute \src "hyperram.v:991.7-991.85|hyperram.v:991.3-992.67"
  cell $mux $procmux$2515
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:991$1637_Y
    connect \Y $procmux$2515_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2517
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2515_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:992$1126_EN[0:0]$1424
  end
  attribute \src "hyperram.v:991.7-991.85|hyperram.v:991.3-992.67"
  cell $mux $procmux$2519
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5035
    connect \B $eq$hyperram.v:992$1639_Y
    connect \S $logic_and$hyperram.v:991$1637_Y
    connect \Y $procmux$2519_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2521
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5037
    connect \B $procmux$2519_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:992$1126_CHECK[0:0]$1423
  end
  attribute \src "hyperram.v:994.7-994.79|hyperram.v:994.3-995.55"
  cell $mux $procmux$2523
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:994$1647_Y
    connect \Y $procmux$2523_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2525
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2523_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:995$1127_EN[0:0]$1426
  end
  attribute \src "hyperram.v:994.7-994.79|hyperram.v:994.3-995.55"
  cell $mux $procmux$2527
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5039
    connect \B $eq$hyperram.v:995$1648_Y
    connect \S $logic_and$hyperram.v:994$1647_Y
    connect \Y $procmux$2527_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2529
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5041
    connect \B $procmux$2527_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:995$1127_CHECK[0:0]$1425
  end
  attribute \src "hyperram.v:997.7-997.77|hyperram.v:997.3-998.49"
  cell $mux $procmux$2531
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:997$1656_Y
    connect \Y $procmux$2531_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2533
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2531_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:998$1128_EN[0:0]$1428
  end
  attribute \src "hyperram.v:997.7-997.77|hyperram.v:997.3-998.49"
  cell $mux $procmux$2535
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5043
    connect \B $eq$hyperram.v:998$1657_Y
    connect \S $logic_and$hyperram.v:997$1656_Y
    connect \Y $procmux$2535_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2537
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5045
    connect \B $procmux$2535_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:998$1128_CHECK[0:0]$1427
  end
  attribute \src "hyperram.v:1000.7-1000.79|hyperram.v:1000.3-1001.54"
  cell $mux $procmux$2539
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1000$1665_Y
    connect \Y $procmux$2539_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2541
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2539_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1001$1129_EN[0:0]$1430
  end
  attribute \src "hyperram.v:1000.7-1000.79|hyperram.v:1000.3-1001.54"
  cell $mux $procmux$2543
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5047
    connect \B $eq$hyperram.v:1001$1666_Y
    connect \S $logic_and$hyperram.v:1000$1665_Y
    connect \Y $procmux$2543_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2545
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5049
    connect \B $procmux$2543_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1001$1129_CHECK[0:0]$1429
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2548
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \fixed_latency_r
    connect \Y $procmux$2548_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2550
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2548_Y
    connect \S $logic_and$hyperram.v:1003$1674_Y
    connect \Y $procmux$2550_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2552
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2550_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1005$1130_EN[0:0]$1432
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2555
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5051
    connect \B $eq$hyperram.v:1005$1681_Y
    connect \S \fixed_latency_r
    connect \Y $procmux$2555_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2557
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5053
    connect \B $procmux$2555_Y
    connect \S $logic_and$hyperram.v:1003$1674_Y
    connect \Y $procmux$2557_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2559
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5055
    connect \B $procmux$2557_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1005$1130_CHECK[0:0]$1431
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2562
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S \fixed_latency_r
    connect \Y $procmux$2562_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2564
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2562_Y
    connect \S $logic_and$hyperram.v:1003$1674_Y
    connect \Y $procmux$2564_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2566
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2564_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1007$1131_EN[0:0]$1434
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1004.8-1004.23|hyperram.v:1004.4-1007.107"
  cell $mux $procmux$2569
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1007$1688_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5057
    connect \S \fixed_latency_r
    connect \Y $procmux$2569_Y
  end
  attribute \src "hyperram.v:1003.7-1003.81|hyperram.v:1003.3-1008.6"
  cell $mux $procmux$2571
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5059
    connect \B $procmux$2569_Y
    connect \S $logic_and$hyperram.v:1003$1674_Y
    connect \Y $procmux$2571_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2573
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5061
    connect \B $procmux$2571_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1007$1131_CHECK[0:0]$1433
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2575
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1010$1696_Y
    connect \Y $procmux$2575_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2577
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2575_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1011$1132_EN[0:0]$1436
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2579
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5063
    connect \B $eq$hyperram.v:1011$1699_Y
    connect \S $logic_and$hyperram.v:1010$1696_Y
    connect \Y $procmux$2579_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2581
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5065
    connect \B $procmux$2579_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1011$1132_CHECK[0:0]$1435
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2586
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2362_Y
    connect \S $logic_and$hyperram.v:1010$1696_Y
    connect \Y $procmux$2586_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2588
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2586_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1013$1133_EN[0:0]$1438
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1012.8-1012.18|hyperram.v:1012.4-1015.55"
  cell $mux $procmux$2591
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5067
    connect \B $eq$hyperram.v:1013$1700_Y
    connect \S \CA_r [46]
    connect \Y $procmux$2591_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2593
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5069
    connect \B $procmux$2591_Y
    connect \S $logic_and$hyperram.v:1010$1696_Y
    connect \Y $procmux$2593_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2595
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5071
    connect \B $procmux$2593_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1013$1133_CHECK[0:0]$1437
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2600
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2348_Y
    connect \S $logic_and$hyperram.v:1010$1696_Y
    connect \Y $procmux$2600_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2602
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2600_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1015$1134_EN[0:0]$1440
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1012.8-1012.18|hyperram.v:1012.4-1015.55"
  cell $mux $procmux$2605
    parameter \WIDTH 1
    connect \A $eq$hyperram.v:1015$1701_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5073
    connect \S \CA_r [46]
    connect \Y $procmux$2605_Y
  end
  attribute \src "hyperram.v:1010.7-1010.83|hyperram.v:1010.3-1016.6"
  cell $mux $procmux$2607
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5075
    connect \B $procmux$2605_Y
    connect \S $logic_and$hyperram.v:1010$1696_Y
    connect \Y $procmux$2607_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2609
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5077
    connect \B $procmux$2607_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1015$1134_CHECK[0:0]$1439
  end
  attribute \src "hyperram.v:1018.7-1018.84|hyperram.v:1018.3-1019.55"
  cell $mux $procmux$2611
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1018$1709_Y
    connect \Y $procmux$2611_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2613
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2611_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1019$1135_EN[0:0]$1442
  end
  attribute \src "hyperram.v:1018.7-1018.84|hyperram.v:1018.3-1019.55"
  cell $mux $procmux$2615
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5079
    connect \B $eq$hyperram.v:1019$1710_Y
    connect \S $logic_and$hyperram.v:1018$1709_Y
    connect \Y $procmux$2615_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2617
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5081
    connect \B $procmux$2615_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1019$1135_CHECK[0:0]$1441
  end
  attribute \src "hyperram.v:1021.7-1021.117|hyperram.v:1021.3-1022.57"
  cell $mux $procmux$2619
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1021$1720_Y
    connect \Y $procmux$2619_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2621
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2619_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1022$1136_EN[0:0]$1444
  end
  attribute \src "hyperram.v:1021.7-1021.117|hyperram.v:1021.3-1022.57"
  cell $mux $procmux$2623
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5083
    connect \B $eq$hyperram.v:1022$1721_Y
    connect \S $logic_and$hyperram.v:1021$1720_Y
    connect \Y $procmux$2623_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2625
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5085
    connect \B $procmux$2623_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1022$1136_CHECK[0:0]$1443
  end
  attribute \src "hyperram.v:1024.7-1024.80|hyperram.v:1024.3-1025.56"
  cell $mux $procmux$2627
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1024$1729_Y
    connect \Y $procmux$2627_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2629
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2627_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1025$1137_EN[0:0]$1446
  end
  attribute \src "hyperram.v:1024.7-1024.80|hyperram.v:1024.3-1025.56"
  cell $mux $procmux$2631
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5087
    connect \B $eq$hyperram.v:1025$1730_Y
    connect \S $logic_and$hyperram.v:1024$1729_Y
    connect \Y $procmux$2631_Y
  end
  attribute \src "hyperram.v:990.6-990.28|hyperram.v:990.2-1026.5"
  cell $mux $procmux$2633
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5089
    connect \B $procmux$2631_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1025$1137_CHECK[0:0]$1445
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2637
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5091
    connect \B $ne$hyperram.v:1030$1733_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1030$1138_CHECK[0:0]$1447
  end
  attribute \src "hyperram.v:1032.7-1032.96|hyperram.v:1032.3-1033.41"
  cell $mux $procmux$2639
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1032$1742_Y
    connect \Y $procmux$2639_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2641
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2639_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1033$1139_EN[0:0]$1450
  end
  attribute \src "hyperram.v:1032.7-1032.96|hyperram.v:1032.3-1033.41"
  cell $mux $procmux$2643
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5093
    connect \B \busy_r
    connect \S $logic_and$hyperram.v:1032$1742_Y
    connect \Y $procmux$2643_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2645
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5095
    connect \B $procmux$2643_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1033$1139_CHECK[0:0]$1449
  end
  attribute \src "hyperram.v:1035.7-1035.64|hyperram.v:1035.3-1036.40"
  cell $mux $procmux$2647
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1035$1746_Y
    connect \Y $procmux$2647_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2649
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2647_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1036$1140_EN[0:0]$1452
  end
  attribute \src "hyperram.v:1035.7-1035.64|hyperram.v:1035.3-1036.40"
  cell $mux $procmux$2651
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5097
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1035$1746_Y
    connect \Y $procmux$2651_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2653
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5099
    connect \B $procmux$2651_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1036$1140_CHECK[0:0]$1451
  end
  attribute \src "hyperram.v:1038.7-1038.122|hyperram.v:1038.3-1039.43"
  cell $mux $procmux$2655
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1038$1754_Y
    connect \Y $procmux$2655_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2657
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2655_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1039$1141_EN[0:0]$1454
  end
  attribute \src "hyperram.v:1038.7-1038.122|hyperram.v:1038.3-1039.43"
  cell $mux $procmux$2659
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5101
    connect \B \ready_o
    connect \S $logic_and$hyperram.v:1038$1754_Y
    connect \Y $procmux$2659_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2661
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5103
    connect \B $procmux$2659_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1039$1141_CHECK[0:0]$1453
  end
  attribute \src "hyperram.v:1041.7-1041.28|hyperram.v:1041.3-1042.38"
  cell $mux $procmux$2663
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $ne$hyperram.v:1041$1755_Y
    connect \Y $procmux$2663_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2665
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2663_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1042$1142_EN[0:0]$1456
  end
  attribute \src "hyperram.v:1041.7-1041.28|hyperram.v:1041.3-1042.38"
  cell $mux $procmux$2667
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5105
    connect \B \busy_r
    connect \S $ne$hyperram.v:1041$1755_Y
    connect \Y $procmux$2667_Y
  end
  attribute \src "hyperram.v:1029.6-1029.28|hyperram.v:1029.2-1043.5"
  cell $mux $procmux$2669
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5107
    connect \B $procmux$2667_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1042$1142_CHECK[0:0]$1455
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2673
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5109
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1047$1143_CHECK[0:0]$1457
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2676
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1050$1765_Y
    connect \Y $procmux$2676_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2678
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2676_Y
    connect \S $logic_and$hyperram.v:1049$1762_Y
    connect \Y $procmux$2678_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2680
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2678_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1051$1144_EN[0:0]$1460
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2683
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5111
    connect \B \read_timeout_r
    connect \S $logic_and$hyperram.v:1050$1765_Y
    connect \Y $procmux$2683_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2685
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5113
    connect \B $procmux$2683_Y
    connect \S $logic_and$hyperram.v:1049$1762_Y
    connect \Y $procmux$2685_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2687
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5115
    connect \B $procmux$2685_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1051$1144_CHECK[0:0]$1459
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2690
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $logic_and$hyperram.v:1050$1765_Y
    connect \Y $procmux$2690_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2692
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2690_Y
    connect \S $logic_and$hyperram.v:1049$1762_Y
    connect \Y $procmux$2692_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2694
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2692_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1053$1145_EN[0:0]$1462
  end
  attribute \full_case 1
  attribute \src "hyperram.v:1050.8-1050.61|hyperram.v:1050.4-1053.51"
  cell $mux $procmux$2697
    parameter \WIDTH 1
    connect \A $logic_not$hyperram.v:1053$1766_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5117
    connect \S $logic_and$hyperram.v:1050$1765_Y
    connect \Y $procmux$2697_Y
  end
  attribute \src "hyperram.v:1049.7-1049.64|hyperram.v:1049.3-1054.6"
  cell $mux $procmux$2699
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5119
    connect \B $procmux$2697_Y
    connect \S $logic_and$hyperram.v:1049$1762_Y
    connect \Y $procmux$2699_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2701
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5121
    connect \B $procmux$2699_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1053$1145_CHECK[0:0]$1461
  end
  attribute \src "hyperram.v:1056.7-1056.137|hyperram.v:1056.3-1057.53"
  cell $mux $procmux$2703
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$hyperram.v:1056$1774_Y
    connect \Y $procmux$2703_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2705
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2703_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1057$1146_EN[0:0]$1464
  end
  attribute \src "hyperram.v:1056.7-1056.137|hyperram.v:1056.3-1057.53"
  cell $mux $procmux$2707
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5123
    connect \B $logic_not$hyperram.v:1053$1766_Y
    connect \S $logic_or$hyperram.v:1056$1774_Y
    connect \Y $procmux$2707_Y
  end
  attribute \src "hyperram.v:1046.6-1046.28|hyperram.v:1046.2-1058.5"
  cell $mux $procmux$2709
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5125
    connect \B $procmux$2707_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1057$1146_CHECK[0:0]$1463
  end
  attribute \src "hyperram.v:1064.7-1064.134|hyperram.v:1064.3-1066.6"
  cell $mux $procmux$2715
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1064$1784_Y
    connect \Y $procmux$2715_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2717
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2715_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1065$1148_EN[0:0]$1468
  end
  attribute \src "hyperram.v:1064.7-1064.134|hyperram.v:1064.3-1066.6"
  cell $mux $procmux$2719
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5127
    connect \B $eq$hyperram.v:1065$1786_Y
    connect \S $logic_and$hyperram.v:1064$1784_Y
    connect \Y $procmux$2719_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2721
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5129
    connect \B $procmux$2719_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1065$1148_CHECK[0:0]$1467
  end
  attribute \src "hyperram.v:1069.8-1069.22|hyperram.v:1069.4-1070.58"
  cell $mux $procmux$2723
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2724_CMP
    connect \Y $procmux$2723_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2725
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2723_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2725_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2727
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2725_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1070$1149_EN[0:0]$1470
  end
  attribute \src "hyperram.v:1069.8-1069.22|hyperram.v:1069.4-1070.58"
  cell $mux $procmux$2729
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5131
    connect \B $ne$hyperram.v:1070$1793_Y
    connect \S $procmux$2724_CMP
    connect \Y $procmux$2729_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2731
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5133
    connect \B $procmux$2729_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2731_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2733
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5135
    connect \B $procmux$2731_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1070$1149_CHECK[0:0]$1469
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2738
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2739_CMP
    connect \Y $procmux$2738_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $eq $procmux$2739_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 2'11
    connect \Y $procmux$2739_CMP
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2740
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2738_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2740_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2742
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2740_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1073$1150_EN[0:0]$1472
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2747
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5137
    connect \B $eq$hyperram.v:1073$1794_Y
    connect \S $procmux$2739_CMP
    connect \Y $procmux$2747_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2749
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5139
    connect \B $procmux$2747_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2749_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2751
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5141
    connect \B $procmux$2749_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1073$1150_CHECK[0:0]$1471
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2755
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:1013$1700_Y
    connect \Y $procmux$2755_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2757
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2755_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2757_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2759
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2757_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1074$1151_EN[0:0]$1474
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2763
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5143
    connect \B $eq$hyperram.v:1074$1795_Y
    connect \S $eq$hyperram.v:1013$1700_Y
    connect \Y $procmux$2763_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2765
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5145
    connect \B $procmux$2763_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2765_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2767
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5147
    connect \B $procmux$2765_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1074$1151_CHECK[0:0]$1473
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2770
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $procmux$2771_CMP
    connect \Y $procmux$2770_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $eq $procmux$2771_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $procmux$2771_CMP
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2772
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2770_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2772_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2774
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2772_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1075$1152_EN[0:0]$1476
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2777
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5149
    connect \B $eq$hyperram.v:1075$1796_Y
    connect \S $procmux$2771_CMP
    connect \Y $procmux$2777_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2779
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5151
    connect \B $procmux$2777_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2779_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2781
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5153
    connect \B $procmux$2779_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1075$1152_CHECK[0:0]$1475
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2783
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$hyperram.v:240$1205_Y
    connect \Y $procmux$2783_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2785
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2783_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2785_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2787
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2785_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1076$1153_EN[0:0]$1478
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:1072.4-1077.11"
  cell $mux $procmux$2789
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5155
    connect \B $eq$hyperram.v:1076$1797_Y
    connect \S $eq$hyperram.v:240$1205_Y
    connect \Y $procmux$2789_Y
  end
  attribute \src "hyperram.v:1068.7-1068.99|hyperram.v:1068.3-1078.6"
  cell $mux $procmux$2791
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5157
    connect \B $procmux$2789_Y
    connect \S $logic_and$hyperram.v:1068$1791_Y
    connect \Y $procmux$2791_Y
  end
  attribute \src "hyperram.v:1061.6-1061.28|hyperram.v:1061.2-1079.5"
  cell $mux $procmux$2793
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5159
    connect \B $procmux$2791_Y
    connect \S $logic_and$hyperram.v:1029$1732_Y
    connect \Y $0$formal$hyperram.v:1076$1153_CHECK[0:0]$1477
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2795
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$hyperram.v:1083$1810_Y
    connect \Y $procmux$2795_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2797
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$2795_Y
    connect \S $logic_and$hyperram.v:1082$1801_Y
    connect \Y $0$formal$hyperram.v:1084$1154_EN[0:0]$1480
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2799
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5161
    connect \B $eq$hyperram.v:1084$1811_Y
    connect \S $logic_and$hyperram.v:1083$1810_Y
    connect \Y $procmux$2799_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2801
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5163
    connect \B $procmux$2799_Y
    connect \S $logic_and$hyperram.v:1082$1801_Y
    connect \Y $0$formal$hyperram.v:1084$1154_CHECK[0:0]$1479
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2807
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5165
    connect \B $eq$hyperram.v:1085$1812_Y
    connect \S $logic_and$hyperram.v:1083$1810_Y
    connect \Y $procmux$2807_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2809
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5167
    connect \B $procmux$2807_Y
    connect \S $logic_and$hyperram.v:1082$1801_Y
    connect \Y $0$formal$hyperram.v:1085$1155_CHECK[0:0]$1481
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2815
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5169
    connect \B $eq$hyperram.v:1086$1813_Y
    connect \S $logic_and$hyperram.v:1083$1810_Y
    connect \Y $procmux$2815_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2817
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5171
    connect \B $procmux$2815_Y
    connect \S $logic_and$hyperram.v:1082$1801_Y
    connect \Y $0$formal$hyperram.v:1086$1156_CHECK[0:0]$1483
  end
  attribute \src "hyperram.v:1083.7-1083.86|hyperram.v:1083.3-1088.6"
  cell $mux $procmux$2823
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5173
    connect \B $eq$hyperram.v:1087$1815_Y
    connect \S $logic_and$hyperram.v:1083$1810_Y
    connect \Y $procmux$2823_Y
  end
  attribute \src "hyperram.v:1082.6-1082.45|hyperram.v:1082.2-1089.5"
  cell $mux $procmux$2825
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5175
    connect \B $procmux$2823_Y
    connect \S $logic_and$hyperram.v:1082$1801_Y
    connect \Y $0$formal$hyperram.v:1087$1157_CHECK[0:0]$1485
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:357.4-363.11"
  cell $pmux $procmux$2829
    parameter \S_WIDTH 4
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \dataw_r
    connect \S { $eq$hyperram.v:1019$1710_Y $eq$hyperram.v:297$1228_Y $eq$hyperram.v:1001$1666_Y $eq$hyperram.v:240$1204_Y }
    connect \Y $procmux$2829_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:343.5-367.12"
  cell $pmux $procmux$2834
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B { $procmux$2837_Y $procmux$2829_Y }
    connect \S { $eq$hyperram.v:1056$1767_Y $eq$hyperram.v:1000$1664_Y }
    connect \Y \hb_dq_o
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $pmux $procmux$2837
    parameter \S_WIDTH 6
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B \CA_r
    connect \S { $eq$hyperram.v:998$1657_Y $procmux$2842_CMP $eq$hyperram.v:1019$1710_Y $eq$hyperram.v:297$1228_Y $eq$hyperram.v:1001$1666_Y $eq$hyperram.v:240$1204_Y }
    connect \Y $procmux$2837_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:345.4-353.11"
  cell $eq $procmux$2842_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 3
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \B 3'100
    connect \Y $procmux$2842_CMP
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2846
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1013$1700_Y
    connect \Y $procmux$2846_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2848
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B $procmux$2846_Y
    connect \S $logic_or$hyperram.v:309$1232_Y
    connect \Y $procmux$2848_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2850
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [15:8]
    connect \B { 8'00000000 $procmux$2848_Y }
    connect \S { $eq$hyperram.v:866$1512_Y $eq$hyperram.v:1010$1695_Y }
    connect \Y $procmux$2850_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2854
    parameter \WIDTH 8
    connect \A $procmux$2850_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [15:8]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2856
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B \hb_dq_i
    connect \S $procmux$2771_CMP
    connect \Y $procmux$2856_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2858
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B $procmux$2856_Y
    connect \S $logic_or$hyperram.v:309$1232_Y
    connect \Y $procmux$2858_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2860
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [7:0]
    connect \B { 8'00000000 $procmux$2858_Y }
    connect \S { $eq$hyperram.v:866$1512_Y $eq$hyperram.v:1010$1695_Y }
    connect \Y $procmux$2860_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2864
    parameter \WIDTH 8
    connect \A $procmux$2860_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [7:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2868
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B \hb_dq_i
    connect \S $procmux$2739_CMP
    connect \Y $procmux$2868_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2870
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B $procmux$2868_Y
    connect \S $logic_or$hyperram.v:309$1232_Y
    connect \Y $procmux$2870_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2872
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [23:16]
    connect \B { 8'00000000 $procmux$2870_Y }
    connect \S { $eq$hyperram.v:866$1512_Y $eq$hyperram.v:1010$1695_Y }
    connect \Y $procmux$2872_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2876
    parameter \WIDTH 8
    connect \A $procmux$2872_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [23:16]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:315.6-320.13"
  cell $mux $procmux$2881
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B \hb_dq_i
    connect \S $eq$hyperram.v:1015$1701_Y
    connect \Y $procmux$2881_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2883
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B $procmux$2881_Y
    connect \S $logic_or$hyperram.v:309$1232_Y
    connect \Y $procmux$2883_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2885
    parameter \S_WIDTH 2
    parameter \WIDTH 8
    connect \A \datar_r [31:24]
    connect \B { 8'00000000 $procmux$2883_Y }
    connect \S { $eq$hyperram.v:866$1512_Y $eq$hyperram.v:1010$1695_Y }
    connect \Y $procmux$2885_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2889
    parameter \WIDTH 8
    connect \A $procmux$2885_Y
    connect \B 8'00000000
    connect \S \rst_i
    connect \Y $0\datar_r[31:0] [31:24]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2892
    parameter \WIDTH 1
    connect \A $ternary$hyperram.v:287$1227_Y [0]
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\bus_clk_r[0:0]
  end
  attribute \src "hyperram.v:311.10-311.20|hyperram.v:311.6-313.9"
  cell $mux $procmux$2894
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $sub$hyperram.v:312$1234_Y [2:0]
    connect \S $ne$hyperram.v:245$1208_Y
    connect \Y $procmux$2894_Y
  end
  attribute \src "hyperram.v:309.9-309.67|hyperram.v:309.5-321.8"
  cell $mux $procmux$2896
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$2894_Y
    connect \S $logic_or$hyperram.v:309$1232_Y
    connect \Y $procmux$2896_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2898
    parameter \S_WIDTH 2
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B { $procmux$2903_Y $procmux$2896_Y }
    connect \S { $eq$hyperram.v:1056$1767_Y $eq$hyperram.v:1010$1695_Y }
    connect \Y $procmux$2898_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:301.13-301.23|hyperram.v:301.9-304.23"
  cell $mux $procmux$2901
    parameter \WIDTH 3
    connect \A 3'100
    connect \B 3'010
    connect \S \CA_r [46]
    connect \Y $procmux$2901_Y
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$2903
    parameter \WIDTH 3
    connect \A \read_cnt_r
    connect \B $procmux$2901_Y
    connect \S $eq$hyperram.v:297$1228_Y
    connect \Y $procmux$2903_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2907
    parameter \WIDTH 3
    connect \A $procmux$2898_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\read_cnt_r[2:0]
  end
  attribute \src "hyperram.v:297.9-297.25|hyperram.v:297.5-305.8"
  cell $mux $procmux$2910
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:297$1228_Y
    connect \Y $procmux$2910_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $pmux $procmux$2912
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \rwds_2x_latency_r
    connect \B { 1'1 $procmux$2910_Y }
    connect \S { $eq$hyperram.v:1024$1728_Y $eq$hyperram.v:1056$1767_Y }
    connect \Y $procmux$2912_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2916
    parameter \WIDTH 1
    connect \A $procmux$2912_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\rwds_2x_latency_r[0:0]
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:289.3-323.10"
  cell $mux $procmux$2918
    parameter \WIDTH 1
    connect \A \rwds_r
    connect \B \hb_rwds_i
    connect \S $eq$hyperram.v:1010$1695_Y
    connect \Y $procmux$2918_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:278.6-278.11|hyperram.v:278.2-324.5"
  cell $mux $procmux$2921
    parameter \WIDTH 1
    connect \A $procmux$2918_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\rwds_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2929
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B 13'0000000000000
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$2929_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2931
    parameter \WIDTH 13
    connect \A \CA_r [15:3]
    connect \B $procmux$2929_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2931_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2934
    parameter \WIDTH 13
    connect \A $procmux$2931_Y
    connect \B 13'0000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [15:3]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2942
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B \addr_i [2:0]
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$2942_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2944
    parameter \WIDTH 3
    connect \A \CA_r [2:0]
    connect \B $procmux$2942_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2944_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2947
    parameter \WIDTH 3
    connect \A $procmux$2944_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [2:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2955
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B \addr_i [31:3]
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$2955_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2957
    parameter \WIDTH 29
    connect \A \CA_r [44:16]
    connect \B $procmux$2955_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2957_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2960
    parameter \WIDTH 29
    connect \A $procmux$2957_Y
    connect \B 29'00000000000000000000000000000
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [44:16]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2968
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$2968_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2970
    parameter \WIDTH 1
    connect \A \CA_r [45]
    connect \B $procmux$2968_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2970_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2973
    parameter \WIDTH 1
    connect \A $procmux$2970_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [45]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2981
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B \regspace_i
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$2981_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2983
    parameter \WIDTH 1
    connect \A \CA_r [46]
    connect \B $procmux$2981_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2983_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2986
    parameter \WIDTH 1
    connect \A $procmux$2983_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [46]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$2994
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $not$hyperram.v:155$1182_Y
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$2994_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$2996
    parameter \WIDTH 1
    connect \A \CA_r [47]
    connect \B $procmux$2994_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$2996_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$2999
    parameter \WIDTH 1
    connect \A $procmux$2996_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\CA_r[47:0] [47]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$3002
    parameter \WIDTH 6
    connect \A { 2'00 \tcsh_r }
    connect \B $sub$hyperram.v:143$1179_Y [5:0]
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3002_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$3004
    parameter \S_WIDTH 7
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B { $procmux$3039_Y $procmux$3034_Y $procmux$3030_Y $procmux$3020_Y $procmux$3013_Y $procmux$3009_Y $procmux$3002_Y }
    connect \S { $eq$hyperram.v:1024$1728_Y $eq$hyperram.v:866$1512_Y $eq$hyperram.v:1056$1767_Y $eq$hyperram.v:1003$1673_Y $eq$hyperram.v:1000$1664_Y $eq$hyperram.v:1010$1695_Y $eq$hyperram.v:1021$1719_Y }
    connect \Y $procmux$3004_Y
  end
  attribute \src "hyperram.v:246.18-246.29|hyperram.v:246.14-248.8"
  cell $mux $procmux$3006
    parameter \WIDTH 6
    connect \A \cycle_cnt_r
    connect \B $sub$hyperram.v:143$1179_Y [5:0]
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3006_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$3009
    parameter \WIDTH 6
    connect \A $procmux$3006_Y
    connect \B { 2'00 \tpost_r }
    connect \S $logic_or$hyperram.v:240$1206_Y
    connect \Y $procmux$3009_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$3013
    parameter \WIDTH 6
    connect \A { 2'00 \tpost_r }
    connect \B $sub$hyperram.v:143$1179_Y [5:0]
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3013_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$3017
    parameter \WIDTH 6
    connect \A 6'000011
    connect \B $sub$hyperram.v:221$1201_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3017_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$3020
    parameter \WIDTH 6
    connect \A $procmux$3017_Y
    connect \B $sub$hyperram.v:143$1179_Y [5:0]
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3020_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$3024
    parameter \WIDTH 6
    connect \A \latency_cycles
    connect \B 6'000001
    connect \S \CA_r [46]
    connect \Y $procmux$3024_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$3027
    parameter \WIDTH 6
    connect \A $procmux$3024_Y
    connect \B \latency_cycles
    connect \S \CA_r [47]
    connect \Y $procmux$3027_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$3030
    parameter \WIDTH 6
    connect \A $procmux$3027_Y
    connect \B $sub$hyperram.v:143$1179_Y [5:0]
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3030_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$3034
    parameter \WIDTH 6
    connect \A 6'000101
    connect \B $sub$hyperram.v:143$1179_Y [5:0]
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3034_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3039
    parameter \WIDTH 6
    connect \A $procmux$3006_Y
    connect \B { 2'00 \tpre_i }
    connect \S $logic_and$hyperram.v:164$1188_Y
    connect \Y $procmux$3039_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3043
    parameter \WIDTH 6
    connect \A $procmux$3004_Y
    connect \B 6'000100
    connect \S \rst_i
    connect \Y $0\cycle_cnt_r[5:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$3046
    parameter \WIDTH 3
    connect \A 3'000
    connect \B \bus_state_r
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3046_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$3048
    parameter \S_WIDTH 7
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B { $procmux$3079_Y $procmux$3076_Y $procmux$3072_Y $procmux$3062_Y $procmux$3055_Y $procmux$3051_Y $procmux$3046_Y }
    connect \S { $eq$hyperram.v:1024$1728_Y $eq$hyperram.v:866$1512_Y $eq$hyperram.v:1056$1767_Y $eq$hyperram.v:1003$1673_Y $eq$hyperram.v:1000$1664_Y $eq$hyperram.v:1010$1695_Y $eq$hyperram.v:1021$1719_Y }
    connect \Y $procmux$3048_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$3051
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'110
    connect \S $logic_or$hyperram.v:240$1206_Y
    connect \Y $procmux$3051_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:232.9-232.20|hyperram.v:232.5-237.8"
  cell $mux $procmux$3055
    parameter \WIDTH 3
    connect \A 3'110
    connect \B \bus_state_r
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3055_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:218.10-218.17|hyperram.v:218.6-227.9"
  cell $mux $procmux$3059
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \CA_r [47]
    connect \Y $auto$wreduce.cc:454:run$4195 [0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:215.9-215.20|hyperram.v:215.5-228.8"
  cell $mux $procmux$3062
    parameter \WIDTH 3
    connect \A { 2'10 $auto$wreduce.cc:454:run$4195 [0] }
    connect \B \bus_state_r
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3062_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:202.11-202.21|hyperram.v:202.7-209.10"
  cell $mux $procmux$3066
    parameter \WIDTH 3
    connect \A 3'011
    connect \B 3'100
    connect \S \CA_r [46]
    connect \Y $procmux$3066_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:197.10-197.17|hyperram.v:197.6-210.9"
  cell $mux $procmux$3069
    parameter \WIDTH 3
    connect \A $procmux$3066_Y
    connect \B 3'011
    connect \S \CA_r [47]
    connect \Y $procmux$3069_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:192.9-192.20|hyperram.v:192.5-211.8"
  cell $mux $procmux$3072
    parameter \WIDTH 3
    connect \A $procmux$3069_Y
    connect \B \bus_state_r
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3072_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:182.9-182.20|hyperram.v:182.5-187.8"
  cell $mux $procmux$3076
    parameter \WIDTH 3
    connect \A 3'010
    connect \B \bus_state_r
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3076_Y
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3079
    parameter \WIDTH 3
    connect \A \bus_state_r
    connect \B 3'001
    connect \S $logic_and$hyperram.v:164$1188_Y
    connect \Y $procmux$3079_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3083
    parameter \WIDTH 3
    connect \A $procmux$3048_Y
    connect \B 3'000
    connect \S \rst_i
    connect \Y $0\bus_state_r[2:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:240.9-240.48|hyperram.v:240.5-248.8"
  cell $mux $procmux$3087
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B $logic_and$hyperram.v:245$1209_Y
    connect \S $logic_or$hyperram.v:240$1206_Y
    connect \Y $procmux$3087_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$3089
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B { $procmux$3091_Y $procmux$3087_Y }
    connect \S { $eq$hyperram.v:1024$1728_Y $eq$hyperram.v:1010$1695_Y }
    connect \Y $procmux$3089_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3091
    parameter \WIDTH 1
    connect \A \read_timeout_r
    connect \B 1'0
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$3091_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3095
    parameter \WIDTH 1
    connect \A $procmux$3089_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\read_timeout_r[0:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:253.9-253.20|hyperram.v:253.5-259.8"
  cell $mux $procmux$3098
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \busy_r
    connect \S $procmux$3003_CMP
    connect \Y $procmux$3098_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $pmux $procmux$3100
    parameter \S_WIDTH 2
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B { $procmux$3102_Y $procmux$3098_Y }
    connect \S { $eq$hyperram.v:1024$1728_Y $eq$hyperram.v:1021$1719_Y }
    connect \Y $procmux$3100_Y
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3102
    parameter \WIDTH 1
    connect \A \busy_r
    connect \B 1'1
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$3102_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3106
    parameter \WIDTH 1
    connect \A $procmux$3100_Y
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\busy_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3114
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B \sel_i
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$3114_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3116
    parameter \WIDTH 4
    connect \A \sel_r
    connect \B $procmux$3114_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$3116_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3119
    parameter \WIDTH 4
    connect \A $procmux$3116_Y
    connect \B 4'0000
    connect \S \rst_i
    connect \Y $0\sel_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3122
    parameter \WIDTH 1
    connect \A \valid_i
    connect \B 1'0
    connect \S \rst_i
    connect \Y $0\valid_r[0:0]
  end
  attribute \src "hyperram.v:145.9-145.31|hyperram.v:145.5-163.8"
  cell $mux $procmux$3130
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B \data_i
    connect \S $logic_and$hyperram.v:145$1181_Y
    connect \Y $procmux$3130_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3132
    parameter \WIDTH 32
    connect \A \dataw_r
    connect \B $procmux$3130_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$3132_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3135
    parameter \WIDTH 32
    connect \A $procmux$3132_Y
    connect \B 0
    connect \S \rst_i
    connect \Y $0\dataw_r[31:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3143
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B \double_latency_i
    connect \S $logic_and$hyperram.v:164$1188_Y
    connect \Y $procmux$3143_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3145
    parameter \WIDTH 1
    connect \A \double_latency_r
    connect \B $procmux$3143_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$3145_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3148
    parameter \WIDTH 1
    connect \A $procmux$3145_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\double_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3156
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B \fixed_latency_i
    connect \S $logic_and$hyperram.v:164$1188_Y
    connect \Y $procmux$3156_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3158
    parameter \WIDTH 1
    connect \A \fixed_latency_r
    connect \B $procmux$3156_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$3158_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3161
    parameter \WIDTH 1
    connect \A $procmux$3158_Y
    connect \B 1'1
    connect \S \rst_i
    connect \Y $0\fixed_latency_r[0:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3169
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $ternary$hyperram.v:174$1194_Y [4:0]
    connect \S $logic_and$hyperram.v:164$1188_Y
    connect \Y $procmux$3169_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3171
    parameter \WIDTH 5
    connect \A \trmax_r
    connect \B $procmux$3169_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$3171_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3174
    parameter \WIDTH 5
    connect \A $procmux$3171_Y
    connect \B 5'10100
    connect \S \rst_i
    connect \Y $0\trmax_r[4:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3182
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B \tpost_i
    connect \S $logic_and$hyperram.v:164$1188_Y
    connect \Y $procmux$3182_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3184
    parameter \WIDTH 4
    connect \A \tpost_r
    connect \B $procmux$3182_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$3184_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3187
    parameter \WIDTH 4
    connect \A $procmux$3184_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpost_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3195
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $ternary$hyperram.v:172$1191_Y [3:0]
    connect \S $logic_and$hyperram.v:164$1188_Y
    connect \Y $procmux$3195_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3197
    parameter \WIDTH 4
    connect \A \tacc_r
    connect \B $procmux$3195_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$3197_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3200
    parameter \WIDTH 4
    connect \A $procmux$3197_Y
    connect \B 4'0110
    connect \S \rst_i
    connect \Y $0\tacc_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3208
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B \tpre_i
    connect \S $logic_and$hyperram.v:164$1188_Y
    connect \Y $procmux$3208_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3210
    parameter \WIDTH 4
    connect \A \tpre_r
    connect \B $procmux$3208_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$3210_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3213
    parameter \WIDTH 4
    connect \A $procmux$3210_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tpre_r[3:0]
  end
  attribute \src "hyperram.v:164.9-164.62|hyperram.v:164.5-177.8"
  cell $mux $procmux$3221
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B \tcsh_i
    connect \S $logic_and$hyperram.v:164$1188_Y
    connect \Y $procmux$3221_Y
  end
  attribute \src "hyperram.v:0.0-0.0|hyperram.v:139.3-261.10"
  cell $mux $procmux$3223
    parameter \WIDTH 4
    connect \A \tcsh_r
    connect \B $procmux$3221_Y
    connect \S $eq$hyperram.v:1024$1728_Y
    connect \Y $procmux$3223_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:117.6-117.11|hyperram.v:117.2-262.5"
  cell $mux $procmux$3226
    parameter \WIDTH 4
    connect \A $procmux$3223_Y
    connect \B 4'0100
    connect \S \rst_i
    connect \Y $0\tcsh_r[3:0]
  end
  attribute \full_case 1
  attribute \src "hyperram.v:95.7-95.14|hyperram.v:95.3-100.6"
  cell $mux $procmux$3229
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4201 [5:0]
    connect \B $auto$wreduce.cc:454:run$4200 [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3229_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:87.7-87.14|hyperram.v:87.3-92.6"
  cell $mux $procmux$3233
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4199 [5:0]
    connect \B $ternary$hyperram.v:89$1161_Y [5:0]
    connect \S \CA_r [47]
    connect \Y $procmux$3233_Y
  end
  attribute \full_case 1
  attribute \src "hyperram.v:84.6-84.21|hyperram.v:84.2-101.5"
  cell $mux $procmux$3235
    parameter \WIDTH 6
    connect \A $procmux$3229_Y
    connect \B $procmux$3233_Y
    connect \S \fixed_latency_r
    connect \Y \latency_cycles
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$1178
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $procmux$3003_CMP
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $reduce_bool $reduce_bool$hyperram.v:0$1792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A $past$hyperram.v:1069$1068$0
    connect \Y $procmux$2724_CMP
  end
  attribute \src "hyperram.v:164.9-164.22"
  cell $reduce_or $reduce_or$hyperram.v:164$1183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \cycle_cnt_r
    connect \Y $reduce_or$hyperram.v:164$1183_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1245
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \sel_r
    connect \B \cycle_cnt_r
    connect \Y $auto$wreduce.cc:454:run$4185 [0]
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 48
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \CA_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$4192 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1533_Y
  end
  attribute \src "hyperram.v:0.0-0.0"
  cell $shiftx $shiftx$hyperram.v:0$1537
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 1
    parameter \B_WIDTH 11
    parameter \Y_WIDTH 8
    connect \A \dataw_r
    connect \B { 1'0 $auto$wreduce.cc:454:run$4192 [9:0] }
    connect \Y $shiftx$hyperram.v:0$1537_Y
  end
  attribute \src "hyperram.v:1005.55-1005.94"
  cell $sub $sub$hyperram.v:1005$1678
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$4188 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [7:0] }
  end
  attribute \src "hyperram.v:1005.55-1005.105"
  cell $sub $sub$hyperram.v:1005$1680
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$4186 [0]
    connect \Y $sub$hyperram.v:1005$1680_Y
  end
  attribute \src "hyperram.v:1007.54-1007.94"
  cell $sub $sub$hyperram.v:1007$1685
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 9
    connect \A $auto$wreduce.cc:454:run$4190 [7:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [7:0] }
  end
  attribute \src "hyperram.v:1007.54-1007.105"
  cell $sub $sub$hyperram.v:1007$1687
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 32
    connect \A { $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [7:0] }
    connect \B $auto$wreduce.cc:454:run$4186 [0]
    connect \Y $sub$hyperram.v:1007$1687_Y
  end
  attribute \src "hyperram.v:1011.51-1011.66"
  cell $sub $sub$hyperram.v:1011$1698
    parameter \A_SIGNED 0
    parameter \A_WIDTH 7
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 8
    connect \A $auto$wreduce.cc:454:run$4191 [6:0]
    connect \B 2'10
    connect \Y { $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [6:0] }
  end
  attribute \src "hyperram.v:143.21-143.36"
  cell $sub $sub$hyperram.v:143$1179
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A \cycle_cnt_r
    connect \B 1'1
    connect \Y $sub$hyperram.v:143$1179_Y [5:0]
  end
  attribute \src "hyperram.v:221.22-221.41"
  cell $sub $sub$hyperram.v:221$1201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \trmax_r 1'0 }
    connect \B 2'10
    connect \Y $sub$hyperram.v:221$1201_Y [5:0]
  end
  attribute \src "hyperram.v:312.21-312.35"
  cell $sub $sub$hyperram.v:312$1234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 3
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 3
    connect \A \read_cnt_r
    connect \B 1'1
    connect \Y $sub$hyperram.v:312$1234_Y [2:0]
  end
  attribute \src "hyperram.v:89.43-89.62"
  cell $sub $sub$hyperram.v:89$1159
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 2'00 }
    connect \B 2'10
    connect \Y $auto$wreduce.cc:454:run$4196 [5:0]
  end
  attribute \src "hyperram.v:89.69-89.93"
  cell $sub $sub$hyperram.v:89$1160
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 6
    connect \A { \tacc_r 1'0 }
    connect \B 2'10
    connect \Y { $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [4:0] }
  end
  attribute \src "hyperram.v:91.43-91.66"
  cell $sub $sub$hyperram.v:91$1163
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4196 [5:0]
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$4197 [5:0]
  end
  attribute \src "hyperram.v:91.73-91.101"
  cell $sub $sub$hyperram.v:91$1165
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 6
    connect \A { $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [4:0] }
    connect \B 1'1
    connect \Y $auto$wreduce.cc:454:run$4198 [5:0]
  end
  attribute \src "hyperram.v:172.16-172.56"
  cell $mux $ternary$hyperram.v:172$1191
    parameter \WIDTH 4
    connect \A 4'0010
    connect \B \tacc_i
    connect \S $ge$hyperram.v:172$1189_Y
    connect \Y $ternary$hyperram.v:172$1191_Y [3:0]
  end
  attribute \src "hyperram.v:174.17-174.65"
  cell $mux $ternary$hyperram.v:174$1194
    parameter \WIDTH 5
    connect \A 5'00100
    connect \B \trmax_i
    connect \S $ge$hyperram.v:174$1192_Y
    connect \Y $ternary$hyperram.v:174$1194_Y [4:0]
  end
  attribute \src "hyperram.v:287.16-287.43"
  cell $mux $ternary$hyperram.v:287$1227
    parameter \WIDTH 1
    connect \A 1'0
    connect \B \hb_clkn_o
    connect \S \clk_active
    connect \Y $ternary$hyperram.v:287$1227_Y [0]
  end
  attribute \src "hyperram.v:335.20-335.89"
  cell $mux $ternary$hyperram.v:335$1248
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $auto$wreduce.cc:454:run$4194 [0]
    connect \S \hb_rwds_oen
    connect \Y \hb_rwds_o
  end
  attribute \src "hyperram.v:89.22-89.95"
  cell $mux $ternary$hyperram.v:89$1161
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$4196 [5:0]
    connect \S \double_latency_r
    connect \Y $ternary$hyperram.v:89$1161_Y [5:0]
  end
  attribute \src "hyperram.v:91.22-91.103"
  cell $mux $ternary$hyperram.v:91$1166
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4198 [5:0]
    connect \B $auto$wreduce.cc:454:run$4197 [5:0]
    connect \S \double_latency_r
    connect \Y $auto$wreduce.cc:454:run$4199 [5:0]
  end
  attribute \src "hyperram.v:97.22-97.96"
  cell $mux $ternary$hyperram.v:97$1169
    parameter \WIDTH 6
    connect \A { $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [4:0] }
    connect \B $auto$wreduce.cc:454:run$4196 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$4200 [5:0]
  end
  attribute \src "hyperram.v:99.22-99.104"
  cell $mux $ternary$hyperram.v:99$1174
    parameter \WIDTH 6
    connect \A $auto$wreduce.cc:454:run$4198 [5:0]
    connect \B $auto$wreduce.cc:454:run$4197 [5:0]
    connect \S \rwds_2x_latency_r
    connect \Y $auto$wreduce.cc:454:run$4201 [5:0]
  end
  attribute \src "hyperram.v:1030.3-1030.39"
  cell $assert \_busy_
    connect \A $formal$hyperram.v:1030$1138_CHECK
    connect \EN $formal$hyperram.v:854$1088_EN
  end
  attribute \src "hyperram.v:965.4-965.135"
  cell $assert \_ca_then_write_latency_
    connect \A $formal$hyperram.v:965$1118_CHECK
    connect \EN $formal$hyperram.v:965$1118_EN
  end
  attribute \src "hyperram.v:992.4-992.66"
  cell $assert \_cycle_cnt_
    connect \A $formal$hyperram.v:992$1126_CHECK
    connect \EN $formal$hyperram.v:992$1126_EN
  end
  attribute \src "hyperram.v:1070.5-1070.57"
  cell $assert \_data_hb_read_
    connect \A $formal$hyperram.v:1070$1149_CHECK
    connect \EN $formal$hyperram.v:1070$1149_EN
  end
  attribute \src "hyperram.v:1062.3-1062.41"
  cell $assert \_data_o_
    connect \A $formal$hyperram.v:1047$1143_CHECK
    connect \EN $formal$hyperram.v:854$1088_EN
  end
  attribute \src "hyperram.v:1033.4-1033.40"
  cell $assert \_entering_busy_
    connect \A $formal$hyperram.v:1033$1139_CHECK
    connect \EN $formal$hyperram.v:1033$1139_EN
  end
  attribute \src "hyperram.v:983.4-983.50"
  cell $assert \_exit_read_
    connect \A $formal$hyperram.v:983$1124_CHECK
    connect \EN $formal$hyperram.v:983$1124_EN
  end
  attribute \src "hyperram.v:1036.4-1036.39"
  cell $assert \_exiting_busy_
    connect \A $formal$hyperram.v:1036$1140_CHECK
    connect \EN $formal$hyperram.v:1036$1140_EN
  end
  attribute \src "hyperram.v:949.5-949.60"
  cell $assert \_hb_clk_active_
    connect \A $formal$hyperram.v:949$1114_CHECK
    connect \EN $formal$hyperram.v:949$1114_EN
  end
  attribute \src "hyperram.v:947.4-947.52"
  cell $assert \_hb_clk_clkn_
    connect \A $formal$hyperram.v:947$1113_CHECK
    connect \EN $formal$hyperram.v:944$1110_EN
  end
  attribute \src "hyperram.v:945.4-945.38"
  cell $assert \_hb_clk_low_
    connect \A $formal$hyperram.v:945$1111_CHECK
    connect \EN $formal$hyperram.v:944$1110_EN
  end
  attribute \src "hyperram.v:946.4-946.39"
  cell $assert \_hb_clkn_low_
    connect \A $formal$hyperram.v:946$1112_CHECK
    connect \EN $formal$hyperram.v:944$1110_EN
  end
  attribute \src "hyperram.v:944.4-944.34"
  cell $assert \_hb_csn_
    connect \A $formal$hyperram.v:944$1110_CHECK
    connect \EN $formal$hyperram.v:944$1110_EN
  end
  attribute \src "hyperram.v:891.4-891.38"
  cell $assert \_hb_dq_noen_
    connect \A $formal$hyperram.v:891$1101_CHECK
    connect \EN $formal$hyperram.v:891$1101_EN
  end
  attribute \src "hyperram.v:889.4-889.37"
  cell $assert \_hb_dq_oen_
    connect \A $formal$hyperram.v:889$1100_CHECK
    connect \EN $formal$hyperram.v:889$1100_EN
  end
  attribute \src "hyperram.v:937.3-937.43"
  cell $assert \_hb_rstn_active_
    connect \A $formal$hyperram.v:937$1108_CHECK
    connect \EN $formal$hyperram.v:937$1108_EN
  end
  attribute \src "hyperram.v:939.3-939.42"
  cell $assert \_hb_rstn_nactive_
    connect \A $formal$hyperram.v:939$1109_CHECK
    connect \EN $formal$hyperram.v:939$1109_EN
  end
  attribute \src "hyperram.v:925.4-925.42"
  cell $assert \_hb_rwds_noen_
    connect \A $formal$hyperram.v:925$1105_CHECK
    connect \EN $formal$hyperram.v:925$1105_EN
  end
  attribute \src "hyperram.v:931.5-931.42"
  cell $assert \_hb_rwds_o_low_
    connect \A $formal$hyperram.v:931$1107_CHECK
    connect \EN $formal$hyperram.v:931$1107_EN
  end
  attribute \src "hyperram.v:929.5-929.64"
  cell $assert \_hb_rwds_o_sel_
    connect \A $formal$hyperram.v:929$1106_CHECK
    connect \EN $formal$hyperram.v:929$1106_EN
  end
  attribute \src "hyperram.v:923.4-923.41"
  cell $assert \_hb_rwds_oen_
    connect \A $formal$hyperram.v:923$1104_CHECK
    connect \EN $formal$hyperram.v:923$1104_EN
  end
  attribute \src "hyperram.v:955.3-955.55"
  cell $assert \_idle_after_rst_
    connect \A $formal$hyperram.v:955$1115_CHECK
    connect \EN $formal$hyperram.v:955$1115_EN
  end
  attribute \src "hyperram.v:959.4-959.83"
  cell $assert \_idle_then_pre_
    connect \A $formal$hyperram.v:959$1116_CHECK
    connect \EN $formal$hyperram.v:959$1116_EN
  end
  attribute \src "hyperram.v:971.4-971.153"
  cell $assert \_latency_then_write_read_
    connect \A $formal$hyperram.v:971$1120_CHECK
    connect \EN $formal$hyperram.v:971$1120_EN
  end
  attribute \src "hyperram.v:998.4-998.48"
  cell $assert \_load_cnt_ca_
    connect \A $formal$hyperram.v:998$1128_CHECK
    connect \EN $formal$hyperram.v:998$1128_EN
  end
  attribute \src "hyperram.v:1005.5-1005.106"
  cell $assert \_load_cnt_fixed_latency_
    connect \A $formal$hyperram.v:1005$1130_CHECK
    connect \EN $formal$hyperram.v:1005$1130_EN
  end
  attribute \src "hyperram.v:1025.4-1025.55"
  cell $assert \_load_cnt_idle_
    connect \A $formal$hyperram.v:1025$1137_CHECK
    connect \EN $formal$hyperram.v:1025$1137_EN
  end
  attribute \src "hyperram.v:1022.4-1022.56"
  cell $assert \_load_cnt_post_
    connect \A $formal$hyperram.v:1022$1136_CHECK
    connect \EN $formal$hyperram.v:1022$1136_EN
  end
  attribute \src "hyperram.v:995.4-995.54"
  cell $assert \_load_cnt_pre_
    connect \A $formal$hyperram.v:995$1127_CHECK
    connect \EN $formal$hyperram.v:995$1127_EN
  end
  attribute \src "hyperram.v:1011.4-1011.68"
  cell $assert \_load_cnt_read_tout_
    connect \A $formal$hyperram.v:1011$1132_CHECK
    connect \EN $formal$hyperram.v:1011$1132_EN
  end
  attribute \src "hyperram.v:1007.5-1007.106"
  cell $assert \_load_cnt_rwds_latency_
    connect \A $formal$hyperram.v:1007$1131_CHECK
    connect \EN $formal$hyperram.v:1007$1131_EN
  end
  attribute \src "hyperram.v:1019.4-1019.54"
  cell $assert \_load_cnt_write_mem_
    connect \A $formal$hyperram.v:1019$1135_CHECK
    connect \EN $formal$hyperram.v:1019$1135_EN
  end
  attribute \src "hyperram.v:1001.4-1001.53"
  cell $assert \_load_cnt_write_reg_
    connect \A $formal$hyperram.v:1001$1129_CHECK
    connect \EN $formal$hyperram.v:1001$1129_EN
  end
  attribute \src "hyperram.v:1015.5-1015.54"
  cell $assert \_load_rd_cnt_read_mem_
    connect \A $formal$hyperram.v:1015$1134_CHECK
    connect \EN $formal$hyperram.v:1015$1134_EN
  end
  attribute \src "hyperram.v:1013.5-1013.54"
  cell $assert \_load_rd_cnt_read_reg_
    connect \A $formal$hyperram.v:1013$1133_CHECK
    connect \EN $formal$hyperram.v:1013$1133_EN
  end
  attribute \src "hyperram.v:1042.4-1042.37"
  cell $assert \_not_ready_
    connect \A $formal$hyperram.v:1042$1142_CHECK
    connect \EN $formal$hyperram.v:1042$1142_EN
  end
  attribute \src "hyperram.v:977.4-977.84"
  cell $assert \_post_then_idle_
    connect \A $formal$hyperram.v:977$1122_CHECK
    connect \EN $formal$hyperram.v:977$1122_EN
  end
  attribute \src "hyperram.v:962.4-962.79"
  cell $assert \_pre_then_ca_
    connect \A $formal$hyperram.v:962$1117_CHECK
    connect \EN $formal$hyperram.v:962$1117_EN
  end
  attribute \src "hyperram.v:1065.4-1065.70"
  cell $assert \_read_cnt_changing_
    connect \A $formal$hyperram.v:1065$1148_CHECK
    connect \EN $formal$hyperram.v:1065$1148_EN
  end
  attribute \src "hyperram.v:974.4-974.84"
  cell $assert \_read_then_post_
    connect \A $formal$hyperram.v:974$1121_CHECK
    connect \EN $formal$hyperram.v:974$1121_EN
  end
  attribute \src "hyperram.v:1053.5-1053.50"
  cell $assert \_read_timeout_0_
    connect \A $formal$hyperram.v:1053$1145_CHECK
    connect \EN $formal$hyperram.v:1053$1145_EN
  end
  attribute \src "hyperram.v:1051.5-1051.49"
  cell $assert \_read_timeout_1_
    connect \A $formal$hyperram.v:1051$1144_CHECK
    connect \EN $formal$hyperram.v:1051$1144_EN
  end
  attribute \src "hyperram.v:1057.4-1057.52"
  cell $assert \_read_timeout_clr_
    connect \A $formal$hyperram.v:1057$1146_CHECK
    connect \EN $formal$hyperram.v:1057$1146_EN
  end
  attribute \src "hyperram.v:1039.4-1039.42"
  cell $assert \_ready_till_busop_
    connect \A $formal$hyperram.v:1039$1141_CHECK
    connect \EN $formal$hyperram.v:1039$1141_EN
  end
  attribute \src "hyperram.v:986.4-986.51"
  cell $assert \_start_hb_op_
    connect \A $formal$hyperram.v:986$1125_CHECK
    connect \EN $formal$hyperram.v:986$1125_EN
  end
  attribute \src "hyperram.v:980.4-980.65"
  cell $assert \_state_change_
    connect \A $formal$hyperram.v:980$1123_CHECK
    connect \EN $formal$hyperram.v:980$1123_EN
  end
  attribute \src "hyperram.v:1084.4-1084.55"
  cell $assert \_store_data_wr_
    connect \A $formal$hyperram.v:1084$1154_CHECK
    connect \EN $formal$hyperram.v:1084$1154_EN
  end
  attribute \src "hyperram.v:1087.4-1087.55"
  cell $assert \_store_rd_wr_
    connect \A $formal$hyperram.v:1087$1157_CHECK
    connect \EN $formal$hyperram.v:1084$1154_EN
  end
  attribute \src "hyperram.v:1086.4-1086.62"
  cell $assert \_store_reg_acc_
    connect \A $formal$hyperram.v:1086$1156_CHECK
    connect \EN $formal$hyperram.v:1084$1154_EN
  end
  attribute \src "hyperram.v:1085.4-1085.49"
  cell $assert \_store_sel_
    connect \A $formal$hyperram.v:1085$1155_CHECK
    connect \EN $formal$hyperram.v:1084$1154_EN
  end
  attribute \src "hyperram.v:860.3-860.43"
  cell $assert \_tacc_gte_2_
    connect \A $formal$hyperram.v:860$1089_CHECK
    connect \EN $formal$hyperram.v:854$1088_EN
  end
  attribute \src "hyperram.v:877.5-877.51"
  cell $assert \_tacc_load_
    connect \A $formal$hyperram.v:877$1096_CHECK
    connect \EN $formal$hyperram.v:877$1096_EN
  end
  attribute \src "hyperram.v:879.5-879.46"
  cell $assert \_tacc_past_
    connect \A $formal$hyperram.v:879$1097_CHECK
    connect \EN $formal$hyperram.v:879$1097_EN
  end
  attribute \src "hyperram.v:867.4-867.48"
  cell $assert \_tcsh_load_
    connect \A $formal$hyperram.v:867$1091_CHECK
    connect \EN $formal$hyperram.v:867$1091_EN
  end
  attribute \src "hyperram.v:869.4-869.51"
  cell $assert \_tpost_load_
    connect \A $formal$hyperram.v:869$1093_CHECK
    connect \EN $formal$hyperram.v:867$1091_EN
  end
  attribute \src "hyperram.v:868.4-868.48"
  cell $assert \_tpre_load_
    connect \A $formal$hyperram.v:868$1092_CHECK
    connect \EN $formal$hyperram.v:867$1091_EN
  end
  attribute \src "hyperram.v:861.3-861.48"
  cell $assert \_trmax_gte_4_
    connect \A $formal$hyperram.v:861$1090_CHECK
    connect \EN $formal$hyperram.v:854$1088_EN
  end
  attribute \src "hyperram.v:872.5-872.54"
  cell $assert \_trmax_load_
    connect \A $formal$hyperram.v:872$1094_CHECK
    connect \EN $formal$hyperram.v:872$1094_EN
  end
  attribute \src "hyperram.v:874.5-874.51"
  cell $assert \_trmax_past_
    connect \A $formal$hyperram.v:874$1095_CHECK
    connect \EN $formal$hyperram.v:874$1095_EN
  end
  attribute \src "hyperram.v:968.4-968.86"
  cell $assert \_write_then_post_
    connect \A $formal$hyperram.v:968$1119_CHECK
    connect \EN $formal$hyperram.v:968$1119_EN
  end
  connect $auto$wreduce.cc:454:run$4185 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4186 [31:1] 31'0000000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4187 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4188 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$4189 [31:4] 28'0000000000000000000000000000
  connect $auto$wreduce.cc:454:run$4190 [31:8] 24'000000000000000000000000
  connect $auto$wreduce.cc:454:run$4191 [31:7] 25'0000000000000000000000000
  connect $auto$wreduce.cc:454:run$4192 [31:10] 22'0000000000000000000000
  connect $auto$wreduce.cc:454:run$4195 [2:1] 2'10
  connect $auto$wreduce.cc:454:run$4196 [30:6] { $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] $auto$wreduce.cc:454:run$4196 [31] }
  connect $sub$hyperram.v:1005$1678_Y [30:8] { $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] $sub$hyperram.v:1005$1678_Y [31] }
  connect $sub$hyperram.v:1007$1685_Y [30:8] { $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] $sub$hyperram.v:1007$1685_Y [31] }
  connect $sub$hyperram.v:1011$1698_Y [30:7] { $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] $sub$hyperram.v:1011$1698_Y [31] }
  connect $sub$hyperram.v:89$1160_Y [30:5] { $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] $sub$hyperram.v:89$1160_Y [31] }
  connect \data_o \datar_r
  connect \datar_0 \datar_r [7:0]
  connect \datar_1 \datar_r [15:8]
  connect \datar_2 \datar_r [23:16]
  connect \datar_3 \datar_r [31:24]
  connect \hb_clk_o \bus_clk_r
  connect \hb_data_out \hb_dq_o
  connect \read_op \CA_r [47]
  connect \read_timeout_o \read_timeout_r
  connect \reg_access \CA_r [46]
end
attribute \keep 1
attribute \hdlname "\\wb_hyperram"
attribute \top 1
attribute \src "wb_hyperram.v:2.1-574.10"
module \wb_hyperram
  parameter \BASE_ADDR 805306368
  parameter \MEM_SIZE 67108864
  parameter \HB_RAM_BASE_MASK 32'11111100000000000000000000000000
  parameter \HB_RAM_BASE 805306368
  parameter \HB_REG_BASE_MASK 32'11111111111111111111111100000000
  parameter \HB_REG_BASE 872480768
  parameter \CSR_BASE_MASK 32'11111111111111111111111100000000
  parameter \CSR_BASE 872546304
  parameter \CSR_LATENCY_BASE 872546304
  parameter \CSR_TPRE_TPOST_BASE 872546308
  parameter \CSR_TCSH_BASE 872546312
  parameter \CSR_TRMAX_BASE 872546316
  parameter \CSR_STATUS_BASE 872546320
  parameter \WB_RST 0
  parameter \WB_IDLE 1
  parameter \WB_WAITING 2
  parameter \WB_FINISH 3
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:254$118_EN[0:0]$874
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:255$120_CHECK[0:0]$876
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:257$124_CHECK[0:0]$883
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $0$formal$wb_hyperram.v:258$126_CHECK[0:0]$887
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:269$128_CHECK[0:0]$359
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:269$128_EN[0:0]$360
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:271$129_CHECK[0:0]$361
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:271$129_EN[0:0]$362
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:275$130_CHECK[0:0]$363
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:275$130_EN[0:0]$364
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:280$131_CHECK[0:0]$365
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:280$131_EN[0:0]$366
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:282$132_CHECK[0:0]$367
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:282$132_EN[0:0]$368
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:287$133_CHECK[0:0]$369
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:287$133_EN[0:0]$370
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:289$134_CHECK[0:0]$371
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:289$134_EN[0:0]$372
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:321$135_CHECK[0:0]$373
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:321$135_EN[0:0]$374
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:322$136_CHECK[0:0]$375
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:326$137_CHECK[0:0]$377
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:326$137_EN[0:0]$378
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:327$138_CHECK[0:0]$379
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:328$139_CHECK[0:0]$381
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:329$140_CHECK[0:0]$383
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:330$141_CHECK[0:0]$385
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:331$142_CHECK[0:0]$387
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:335$143_CHECK[0:0]$389
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:335$143_EN[0:0]$390
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:336$144_CHECK[0:0]$391
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:337$145_CHECK[0:0]$393
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:338$146_CHECK[0:0]$395
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:339$147_CHECK[0:0]$397
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:523$166_CHECK[0:0]$435
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:523$166_EN[0:0]$436
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:530$167_CHECK[0:0]$437
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:530$167_EN[0:0]$438
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:532$168_CHECK[0:0]$439
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:532$168_EN[0:0]$440
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:534$169_CHECK[0:0]$441
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:534$169_EN[0:0]$442
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:536$170_CHECK[0:0]$443
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:536$170_EN[0:0]$444
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:538$171_CHECK[0:0]$445
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:538$171_EN[0:0]$446
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:545$172_CHECK[0:0]$447
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:545$172_EN[0:0]$448
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:547$173_CHECK[0:0]$449
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:547$173_EN[0:0]$450
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:549$174_CHECK[0:0]$451
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:549$174_EN[0:0]$452
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:551$175_CHECK[0:0]$453
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:551$175_EN[0:0]$454
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:558$176_CHECK[0:0]$455
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:558$176_EN[0:0]$456
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:560$177_CHECK[0:0]$457
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:560$177_EN[0:0]$458
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:566$178_CHECK[0:0]$459
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:566$178_EN[0:0]$460
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:568$179_CHECK[0:0]$461
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire $0$formal$wb_hyperram.v:568$179_EN[0:0]$462
  attribute \src "wb_hyperram.v:217.2-232.5"
  wire $0\csr_ack_r[0:0]
  attribute \src "wb_hyperram.v:217.2-232.5"
  wire $0\csr_valid_prev_r[0:0]
  attribute \src "wb_hyperram.v:217.2-232.5"
  wire $0\hb_valid_prev_r[0:0]
  attribute \src "wb_hyperram.v:261.1-571.4"
  wire width 2 $0\wb_state[1:0]
  wire $and$wb_hyperram.v:0$463_Y
  wire $and$wb_hyperram.v:0$472_Y
  wire $and$wb_hyperram.v:0$476_Y
  wire $and$wb_hyperram.v:0$494_Y
  wire $and$wb_hyperram.v:0$507_Y
  attribute \src "wb_hyperram.v:106.31-106.59"
  wire $and$wb_hyperram.v:106$207_Y
  attribute \src "wb_hyperram.v:106.31-106.74"
  wire $and$wb_hyperram.v:106$208_Y
  attribute \src "wb_hyperram.v:120.31-120.62"
  wire $and$wb_hyperram.v:120$211_Y
  attribute \src "wb_hyperram.v:120.31-120.77"
  wire $and$wb_hyperram.v:120$212_Y
  attribute \src "wb_hyperram.v:134.31-134.56"
  wire $and$wb_hyperram.v:134$215_Y
  attribute \src "wb_hyperram.v:134.31-134.71"
  wire $and$wb_hyperram.v:134$216_Y
  attribute \src "wb_hyperram.v:148.31-148.57"
  wire $and$wb_hyperram.v:148$219_Y
  attribute \src "wb_hyperram.v:148.31-148.72"
  wire $and$wb_hyperram.v:148$220_Y
  attribute \src "wb_hyperram.v:204.12-204.41"
  wire width 32 $and$wb_hyperram.v:204$225_Y
  attribute \src "wb_hyperram.v:204.64-204.93"
  wire width 32 $and$wb_hyperram.v:204$227_Y
  attribute \src "wb_hyperram.v:236.8-236.29"
  wire $and$wb_hyperram.v:236$239_Y
  attribute \src "wb_hyperram.v:66.19-66.49"
  wire width 32 $and$wb_hyperram.v:66$193_Y
  attribute \src "wb_hyperram.v:68.19-68.49"
  wire width 32 $and$wb_hyperram.v:68$194_Y
  wire $auto$clk2fflogic.cc:156:execute$4812
  wire $auto$clk2fflogic.cc:156:execute$4822
  wire $auto$clk2fflogic.cc:156:execute$4832
  attribute \init 1'1
  wire $auto$clk2fflogic.cc:168:execute$4814
  wire $auto$clk2fflogic.cc:192:execute$4818
  wire $auto$clk2fflogic.cc:192:execute$4828
  wire $auto$clk2fflogic.cc:192:execute$4838
  wire $auto$rtlil.cc:2167:Eqx$4817
  wire $auto$rtlil.cc:2817:Anyseq$5191
  wire $auto$rtlil.cc:2817:Anyseq$5193
  wire $auto$rtlil.cc:2817:Anyseq$5195
  wire $auto$rtlil.cc:2817:Anyseq$5197
  wire $auto$rtlil.cc:2817:Anyseq$5199
  wire $auto$rtlil.cc:2817:Anyseq$5201
  wire $auto$rtlil.cc:2817:Anyseq$5203
  wire $auto$rtlil.cc:2817:Anyseq$5205
  wire $auto$rtlil.cc:2817:Anyseq$5207
  wire $auto$rtlil.cc:2817:Anyseq$5209
  wire $auto$rtlil.cc:2817:Anyseq$5211
  wire $auto$rtlil.cc:2817:Anyseq$5213
  wire $auto$rtlil.cc:2817:Anyseq$5215
  wire $auto$rtlil.cc:2817:Anyseq$5217
  wire $auto$rtlil.cc:2817:Anyseq$5219
  wire $auto$rtlil.cc:2817:Anyseq$5221
  wire $auto$rtlil.cc:2817:Anyseq$5223
  wire $auto$rtlil.cc:2817:Anyseq$5225
  wire $auto$rtlil.cc:2817:Anyseq$5227
  wire $auto$rtlil.cc:2817:Anyseq$5229
  wire $auto$rtlil.cc:2817:Anyseq$5231
  wire $auto$rtlil.cc:2817:Anyseq$5233
  wire $auto$rtlil.cc:2817:Anyseq$5235
  wire $auto$rtlil.cc:2817:Anyseq$5237
  wire $auto$rtlil.cc:2817:Anyseq$5239
  wire $auto$rtlil.cc:2817:Anyseq$5241
  wire $auto$rtlil.cc:2817:Anyseq$5243
  wire $auto$rtlil.cc:2817:Anyseq$5245
  wire $auto$rtlil.cc:2817:Anyseq$5247
  wire $auto$rtlil.cc:2817:Anyseq$5249
  wire $auto$rtlil.cc:2817:Anyseq$5251
  wire $auto$rtlil.cc:2817:Anyseq$5253
  wire $auto$rtlil.cc:2817:Anyseq$5255
  wire $auto$rtlil.cc:2817:Anyseq$5257
  wire $auto$rtlil.cc:2817:Anyseq$5259
  wire $auto$rtlil.cc:2817:Anyseq$5261
  wire $auto$rtlil.cc:2817:Anyseq$5263
  wire $auto$rtlil.cc:2817:Anyseq$5265
  wire $auto$rtlil.cc:2817:Anyseq$5267
  wire $auto$rtlil.cc:2817:Anyseq$5269
  wire $auto$rtlil.cc:2817:Anyseq$5271
  wire $auto$rtlil.cc:2817:Anyseq$5273
  wire $auto$rtlil.cc:2817:Anyseq$5275
  wire $auto$rtlil.cc:2817:Anyseq$5277
  wire $auto$rtlil.cc:2817:Anyseq$5279
  wire $auto$rtlil.cc:2817:Anyseq$5281
  wire $auto$rtlil.cc:2817:Anyseq$5283
  wire $auto$rtlil.cc:2817:Anyseq$5285
  wire $auto$rtlil.cc:2817:Anyseq$5287
  wire $auto$rtlil.cc:2817:Anyseq$5289
  wire $auto$rtlil.cc:2817:Anyseq$5291
  wire $auto$rtlil.cc:2817:Anyseq$5293
  wire $auto$rtlil.cc:2817:Anyseq$5295
  wire $auto$rtlil.cc:2817:Anyseq$5297
  wire $auto$rtlil.cc:2817:Anyseq$5299
  wire $auto$rtlil.cc:2817:Anyseq$5301
  wire $auto$rtlil.cc:2817:Anyseq$5303
  attribute \src "wb_hyperram.v:204.11-204.57"
  wire $eq$wb_hyperram.v:204$226_Y
  attribute \src "wb_hyperram.v:204.63-204.109"
  wire $eq$wb_hyperram.v:204$228_Y
  attribute \src "wb_hyperram.v:321.6-321.24"
  wire $eq$wb_hyperram.v:321$525_Y
  attribute \src "wb_hyperram.v:326.6-326.28"
  wire $eq$wb_hyperram.v:326$528_Y
  attribute \src "wb_hyperram.v:329.10-329.17"
  wire $eq$wb_hyperram.v:329$529_Y
  attribute \src "wb_hyperram.v:330.10-330.17"
  wire $eq$wb_hyperram.v:330$530_Y
  attribute \src "wb_hyperram.v:331.10-331.17"
  wire $eq$wb_hyperram.v:331$531_Y
  attribute \src "wb_hyperram.v:332.10-332.17"
  wire $eq$wb_hyperram.v:332$532_Y
  attribute \src "wb_hyperram.v:335.6-335.27"
  wire $eq$wb_hyperram.v:335$533_Y
  attribute \src "wb_hyperram.v:51.48-51.88"
  wire $eq$wb_hyperram.v:51$190_Y
  attribute \src "wb_hyperram.v:529.66-529.95"
  wire $eq$wb_hyperram.v:529$758_Y
  attribute \src "wb_hyperram.v:530.36-530.50"
  wire $eq$wb_hyperram.v:530$760_Y
  attribute \src "wb_hyperram.v:531.47-531.77"
  wire $eq$wb_hyperram.v:531$764_Y
  attribute \src "wb_hyperram.v:532.32-532.96"
  wire $eq$wb_hyperram.v:532$766_Y
  attribute \src "wb_hyperram.v:533.47-533.80"
  wire $eq$wb_hyperram.v:533$770_Y
  attribute \src "wb_hyperram.v:534.34-534.73"
  wire $eq$wb_hyperram.v:534$772_Y
  attribute \src "wb_hyperram.v:535.47-535.75"
  wire $eq$wb_hyperram.v:535$776_Y
  attribute \src "wb_hyperram.v:536.30-536.64"
  wire $eq$wb_hyperram.v:536$778_Y
  attribute \src "wb_hyperram.v:537.47-537.74"
  wire $eq$wb_hyperram.v:537$782_Y
  attribute \src "wb_hyperram.v:538.30-538.63"
  wire $eq$wb_hyperram.v:538$784_Y
  attribute \src "wb_hyperram.v:543.86-543.110"
  wire $eq$wb_hyperram.v:543$796_Y
  attribute \src "wb_hyperram.v:544.8-544.45"
  wire $eq$wb_hyperram.v:544$798_Y
  attribute \src "wb_hyperram.v:545.34-545.89"
  wire $eq$wb_hyperram.v:545$799_Y
  attribute \src "wb_hyperram.v:546.8-546.48"
  wire $eq$wb_hyperram.v:546$800_Y
  attribute \src "wb_hyperram.v:547.36-547.67"
  wire $eq$wb_hyperram.v:547$801_Y
  attribute \src "wb_hyperram.v:548.8-548.43"
  wire $eq$wb_hyperram.v:548$802_Y
  attribute \src "wb_hyperram.v:549.32-549.55"
  wire $eq$wb_hyperram.v:549$803_Y
  attribute \src "wb_hyperram.v:551.31-551.53"
  wire $eq$wb_hyperram.v:551$805_Y
  attribute \src "wb_hyperram.v:558.29-558.53"
  wire $eq$wb_hyperram.v:558$816_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:269$128_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:269$128_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:271$129_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:271$129_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:275$130_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:275$130_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:280$131_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:280$131_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:282$132_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:282$132_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:287$133_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:287$133_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:289$134_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:289$134_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:321$135_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:321$135_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:322$136_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:326$137_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:326$137_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:327$138_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:328$139_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:329$140_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:330$141_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:331$142_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:335$143_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:335$143_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:336$144_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:337$145_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:338$146_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:339$147_CHECK
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:523$166_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:523$166_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:530$167_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:530$167_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:532$168_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:532$168_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:534$169_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:534$169_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:536$170_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:536$170_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:538$171_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:538$171_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:545$172_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:545$172_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:547$173_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:547$173_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:549$174_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:549$174_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:551$175_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:551$175_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:558$176_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:558$176_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:560$177_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:560$177_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:566$178_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:566$178_EN
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:568$179_CHECK
  attribute \init 1'0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $formal$wb_hyperram.v:568$179_EN
  attribute \src "wb_hyperram.v:106.10-106.74"
  wire $logic_and$wb_hyperram.v:106$209_Y
  attribute \src "wb_hyperram.v:120.10-120.77"
  wire $logic_and$wb_hyperram.v:120$213_Y
  attribute \src "wb_hyperram.v:134.10-134.71"
  wire $logic_and$wb_hyperram.v:134$217_Y
  attribute \src "wb_hyperram.v:148.10-148.72"
  wire $logic_and$wb_hyperram.v:148$221_Y
  attribute \src "wb_hyperram.v:235.8-235.35"
  wire $logic_and$wb_hyperram.v:235$238_Y
  attribute \src "wb_hyperram.v:269.10-269.15"
  wire $logic_and$wb_hyperram.v:269$466_Y
  attribute \src "wb_hyperram.v:269.26-269.31"
  wire $logic_and$wb_hyperram.v:269$470_Y
  attribute \src "wb_hyperram.v:270.17-270.22"
  wire $logic_and$wb_hyperram.v:270$475_Y
  attribute \src "wb_hyperram.v:271.7-271.12"
  wire $logic_and$wb_hyperram.v:271$479_Y
  attribute \src "wb_hyperram.v:271.26-271.31"
  wire $logic_and$wb_hyperram.v:271$483_Y
  attribute \src "wb_hyperram.v:287.7-287.12"
  wire $logic_and$wb_hyperram.v:287$497_Y
  attribute \src "wb_hyperram.v:287.27-287.32"
  wire $logic_and$wb_hyperram.v:287$501_Y
  attribute \src "wb_hyperram.v:288.11-288.16"
  wire $logic_and$wb_hyperram.v:288$506_Y
  attribute \src "wb_hyperram.v:289.7-289.12"
  wire $logic_and$wb_hyperram.v:289$510_Y
  attribute \src "wb_hyperram.v:289.27-289.32"
  wire $logic_and$wb_hyperram.v:289$514_Y
  attribute \src "wb_hyperram.v:294.6-294.34"
  wire $logic_and$wb_hyperram.v:294$521_Y
  attribute \src "wb_hyperram.v:303.10-303.32"
  wire $logic_and$wb_hyperram.v:303$523_Y
  attribute \src "wb_hyperram.v:528.6-528.28"
  wire $logic_and$wb_hyperram.v:528$751_Y
  attribute \src "wb_hyperram.v:528.6-528.41"
  wire $logic_and$wb_hyperram.v:528$753_Y
  attribute \src "wb_hyperram.v:529.7-529.35"
  wire $logic_and$wb_hyperram.v:529$754_Y
  attribute \src "wb_hyperram.v:529.7-529.48"
  wire $logic_and$wb_hyperram.v:529$755_Y
  attribute \src "wb_hyperram.v:529.7-529.61"
  wire $logic_and$wb_hyperram.v:529$757_Y
  attribute \src "wb_hyperram.v:529.7-529.96"
  wire $logic_and$wb_hyperram.v:529$759_Y
  attribute \src "wb_hyperram.v:531.7-531.42"
  wire $logic_and$wb_hyperram.v:531$763_Y
  attribute \src "wb_hyperram.v:531.7-531.78"
  wire $logic_and$wb_hyperram.v:531$765_Y
  attribute \src "wb_hyperram.v:533.7-533.81"
  wire $logic_and$wb_hyperram.v:533$771_Y
  attribute \src "wb_hyperram.v:535.7-535.76"
  wire $logic_and$wb_hyperram.v:535$777_Y
  attribute \src "wb_hyperram.v:537.7-537.75"
  wire $logic_and$wb_hyperram.v:537$783_Y
  attribute \src "wb_hyperram.v:543.7-543.42"
  wire $logic_and$wb_hyperram.v:543$793_Y
  attribute \src "wb_hyperram.v:543.7-543.62"
  wire $logic_and$wb_hyperram.v:543$794_Y
  attribute \src "wb_hyperram.v:543.7-543.81"
  wire $logic_and$wb_hyperram.v:543$795_Y
  attribute \src "wb_hyperram.v:543.7-543.111"
  wire $logic_and$wb_hyperram.v:543$797_Y
  attribute \src "wb_hyperram.v:557.7-557.94"
  wire $logic_and$wb_hyperram.v:557$815_Y
  attribute \src "wb_hyperram.v:559.7-559.94"
  wire $logic_and$wb_hyperram.v:559$822_Y
  attribute \src "wb_hyperram.v:565.7-565.41"
  wire $logic_and$wb_hyperram.v:565$829_Y
  attribute \src "wb_hyperram.v:565.7-565.93"
  wire $logic_and$wb_hyperram.v:565$832_Y
  attribute \src "wb_hyperram.v:565.7-565.106"
  wire $logic_and$wb_hyperram.v:565$834_Y
  attribute \src "wb_hyperram.v:567.7-567.93"
  wire $logic_and$wb_hyperram.v:567$840_Y
  attribute \src "wb_hyperram.v:567.7-567.106"
  wire $logic_and$wb_hyperram.v:567$842_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$465_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$468_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$474_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$478_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$481_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$496_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$499_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$504_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$509_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $logic_not$wb_hyperram.v:0$512_Y
  attribute \src "wb_hyperram.v:106.10-106.27"
  wire $logic_not$wb_hyperram.v:106$206_Y
  attribute \src "wb_hyperram.v:281.11-281.17"
  wire $logic_not$wb_hyperram.v:281$491_Y
  attribute \src "wb_hyperram.v:283.11-283.20"
  wire $logic_not$wb_hyperram.v:283$493_Y
  attribute \src "wb_hyperram.v:375.11-375.21"
  wire $logic_not$wb_hyperram.v:375$580_Y
  attribute \src "wb_hyperram.v:529.52-529.61"
  wire $logic_not$wb_hyperram.v:529$756_Y
  attribute \src "wb_hyperram.v:565.97-565.106"
  wire $logic_not$wb_hyperram.v:565$833_Y
  attribute \src "wb_hyperram.v:160.11-160.28"
  wire $logic_or$wb_hyperram.v:160$222_Y
  attribute \src "wb_hyperram.v:204.10-204.110"
  wire $logic_or$wb_hyperram.v:204$229_Y
  attribute \src "wb_hyperram.v:226.8-226.49"
  wire $logic_or$wb_hyperram.v:226$233_Y
  attribute \src "wb_hyperram.v:226.8-226.67"
  wire $logic_or$wb_hyperram.v:226$234_Y
  attribute \src "wb_hyperram.v:226.8-226.86"
  wire $logic_or$wb_hyperram.v:226$235_Y
  attribute \src "wb_hyperram.v:226.8-226.106"
  wire $logic_or$wb_hyperram.v:226$236_Y
  attribute \src "wb_hyperram.v:234.22-234.50"
  wire $logic_or$wb_hyperram.v:234$237_Y
  attribute \src "wb_hyperram.v:269.10-269.38"
  wire $logic_or$wb_hyperram.v:269$471_Y
  attribute \src "wb_hyperram.v:271.7-271.41"
  wire $logic_or$wb_hyperram.v:271$484_Y
  attribute \src "wb_hyperram.v:287.7-287.43"
  wire $logic_or$wb_hyperram.v:287$502_Y
  attribute \src "wb_hyperram.v:289.7-289.43"
  wire $logic_or$wb_hyperram.v:289$515_Y
  attribute \src "wb_hyperram.v:523.6-523.30"
  wire $logic_or$wb_hyperram.v:523$748_Y
  attribute \src "wb_hyperram.v:276.16-276.43"
  wire $ne$wb_hyperram.v:276$489_Y
  attribute \src "wb_hyperram.v:161.13-161.40"
  wire $or$wb_hyperram.v:161$223_Y
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:329$17$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 32 $past$wb_hyperram.v:330$18$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire width 4 $past$wb_hyperram.v:331$19$0
  attribute \src "wb_hyperram.v:0.0-0.0"
  wire $past$wb_hyperram.v:332$20$0
  wire $procmux$3237_Y
  wire $procmux$3241_Y
  wire $procmux$3245_Y
  wire $procmux$3249_Y
  wire $procmux$3257_Y
  wire $procmux$3261_Y
  wire $procmux$3265_Y
  wire $procmux$3269_Y
  wire $procmux$3273_Y
  wire $procmux$3277_Y
  wire $procmux$3281_Y
  wire $procmux$3285_Y
  wire $procmux$3417_Y
  wire $procmux$3421_Y
  wire $procmux$3425_Y
  wire $procmux$3429_Y
  wire $procmux$3433_Y
  wire $procmux$3437_Y
  wire $procmux$3441_Y
  wire $procmux$3445_Y
  wire $procmux$3449_Y
  wire $procmux$3453_Y
  wire $procmux$3457_Y
  wire $procmux$3459_Y
  wire $procmux$3463_Y
  wire $procmux$3465_Y
  wire $procmux$3469_Y
  wire $procmux$3471_Y
  wire $procmux$3475_Y
  wire $procmux$3477_Y
  wire $procmux$3481_Y
  wire $procmux$3483_Y
  wire $procmux$3487_Y
  wire $procmux$3489_Y
  wire $procmux$3493_Y
  wire $procmux$3495_Y
  wire $procmux$3499_Y
  wire $procmux$3501_Y
  wire $procmux$3505_Y
  wire $procmux$3509_Y
  wire $procmux$3513_Y
  wire $procmux$3517_Y
  wire $procmux$3521_Y
  wire $procmux$3525_Y
  wire $procmux$3529_Y
  wire $procmux$3533_Y
  wire width 2 $procmux$3537_Y
  wire width 2 $procmux$3539_Y
  wire width 2 $procmux$3541_Y
  wire width 2 $procmux$3544_Y
  wire $procmux$3546_CMP
  wire width 2 $procmux$3549_Y
  wire $procmux$3560_Y
  wire width 32 $procmux$3566_Y
  wire width 32 $procmux$3569_Y
  wire width 32 $procmux$3579_Y
  wire width 32 $procmux$3582_Y
  attribute \src "wb_hyperram.v:216.6-216.15"
  wire \csr_ack_r
  attribute \src "wb_hyperram.v:81.7-81.24"
  wire \csr_latency_valid
  attribute \src "wb_hyperram.v:81.81-81.97"
  wire \csr_status_valid
  attribute \src "wb_hyperram.v:81.48-81.62"
  wire \csr_tcsh_valid
  attribute \src "wb_hyperram.v:81.26-81.46"
  wire \csr_tpre_tpost_valid
  attribute \src "wb_hyperram.v:81.64-81.79"
  wire \csr_trmax_valid
  attribute \src "wb_hyperram.v:47.7-47.16"
  wire \csr_valid
  attribute \src "wb_hyperram.v:56.6-56.22"
  wire \csr_valid_prev_r
  attribute \src "wb_hyperram.v:192.15-192.23"
  wire width 32 \data_out
  attribute \src "wb_hyperram.v:91.7-91.21"
  wire \double_latency
  attribute \init 1'0
  attribute \src "wb_hyperram.v:246.5-246.17"
  wire \f_past_valid
  attribute \src "wb_hyperram.v:90.7-90.20"
  wire \fixed_latency
  attribute \src "wb_hyperram.v:24.11-24.19"
  wire output 14 \hb_clk_o
  attribute \src "wb_hyperram.v:25.11-25.20"
  wire output 15 \hb_clkn_o
  attribute \src "wb_hyperram.v:23.11-23.19"
  wire output 13 \hb_csn_o
  attribute \src "wb_hyperram.v:155.14-155.25"
  wire width 32 \hb_data_out
  attribute \src "wb_hyperram.v:31.14-31.21"
  wire width 8 input 21 \hb_dq_i
  attribute \src "wb_hyperram.v:28.15-28.22"
  wire width 8 output 18 \hb_dq_o
  attribute \src "wb_hyperram.v:29.11-29.20"
  wire output 19 \hb_dq_oen
  attribute \src "wb_hyperram.v:45.7-45.19"
  wire \hb_ram_valid
  attribute \src "wb_hyperram.v:153.7-153.22"
  wire \hb_read_timeout
  attribute \src "wb_hyperram.v:154.7-154.15"
  wire \hb_ready
  attribute \src "wb_hyperram.v:46.7-46.19"
  wire \hb_reg_valid
  attribute \src "wb_hyperram.v:22.11-22.20"
  wire output 12 \hb_rstn_o
  attribute \src "wb_hyperram.v:30.10-30.19"
  wire input 20 \hb_rwds_i
  attribute \src "wb_hyperram.v:26.11-26.20"
  wire output 16 \hb_rwds_o
  attribute \src "wb_hyperram.v:27.11-27.22"
  wire output 17 \hb_rwds_oen
  attribute \src "wb_hyperram.v:61.6-61.21"
  wire \hb_valid_prev_r
  attribute \src "wb_hyperram.v:20.10-20.15"
  wire input 11 \rst_i
  attribute \src "wb_hyperram.v:63.15-63.26"
  wire width 32 \sub_address
  attribute \src "wb_hyperram.v:92.13-92.17"
  wire width 4 \tacc
  attribute \src "wb_hyperram.v:95.13-95.17"
  wire width 4 \tcsh
  attribute \src "wb_hyperram.v:94.13-94.18"
  wire width 4 \tpost
  attribute \src "wb_hyperram.v:93.13-93.17"
  wire width 4 \tpre
  attribute \src "wb_hyperram.v:96.13-96.18"
  wire width 5 \trmax
  attribute \src "wb_hyperram.v:8.10-8.18"
  wire input 1 \wb_clk_i
  attribute \src "wb_hyperram.v:9.10-9.18"
  wire input 2 \wb_rst_i
  attribute \init 2'00
  attribute \src "wb_hyperram.v:249.11-249.19"
  wire width 2 \wb_state
  attribute \src "wb_hyperram.v:17.11-17.20"
  wire output 9 \wbs_ack_o
  attribute \src "wb_hyperram.v:16.16-16.26"
  wire width 32 input 8 \wbs_addr_i
  attribute \src "wb_hyperram.v:12.10-12.19"
  wire input 4 \wbs_cyc_i
  attribute \src "wb_hyperram.v:15.17-15.26"
  wire width 32 input 7 \wbs_dat_i
  attribute \src "wb_hyperram.v:18.17-18.26"
  wire width 32 output 10 \wbs_dat_o
  attribute \src "wb_hyperram.v:14.15-14.24"
  wire width 4 input 6 \wbs_sel_i
  attribute \src "wb_hyperram.v:11.10-11.19"
  wire input 3 \wbs_stb_i
  attribute \src "wb_hyperram.v:13.10-13.18"
  wire input 5 \wbs_we_i
  attribute \src "wb_hyperram.v:106.31-106.59"
  cell $and $and$wb_hyperram.v:106$207
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:106$207_Y
  end
  attribute \src "wb_hyperram.v:106.31-106.74"
  cell $and $and$wb_hyperram.v:106$208
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:106$207_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:106$208_Y
  end
  attribute \src "wb_hyperram.v:120.31-120.62"
  cell $and $and$wb_hyperram.v:120$211
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tpre_tpost_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:120$211_Y
  end
  attribute \src "wb_hyperram.v:120.31-120.77"
  cell $and $and$wb_hyperram.v:120$212
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:120$211_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:120$212_Y
  end
  attribute \src "wb_hyperram.v:134.31-134.56"
  cell $and $and$wb_hyperram.v:134$215
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_tcsh_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:134$215_Y
  end
  attribute \src "wb_hyperram.v:134.31-134.71"
  cell $and $and$wb_hyperram.v:134$216
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:134$215_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:134$216_Y
  end
  attribute \src "wb_hyperram.v:148.31-148.57"
  cell $and $and$wb_hyperram.v:148$219
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_trmax_valid
    connect \B \wbs_we_i
    connect \Y $and$wb_hyperram.v:148$219_Y
  end
  attribute \src "wb_hyperram.v:148.31-148.72"
  cell $and $and$wb_hyperram.v:148$220
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:148$219_Y
    connect \B \wbs_sel_i [0]
    connect \Y $and$wb_hyperram.v:148$220_Y
  end
  attribute \src "wb_hyperram.v:204.12-204.41"
  cell $and $and$wb_hyperram.v:204$225
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111100000000000000000000000000
    connect \Y $and$wb_hyperram.v:204$225_Y
  end
  attribute \src "wb_hyperram.v:204.64-204.93"
  cell $and $and$wb_hyperram.v:204$227
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 32'11111111111111111111111100000000
    connect \Y $and$wb_hyperram.v:204$227_Y
  end
  attribute \src "wb_hyperram.v:236.8-236.29"
  cell $and $and$wb_hyperram.v:236$239
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_ack_r
    connect \B \csr_valid
    connect \Y $and$wb_hyperram.v:236$239_Y
  end
  attribute \src "wb_hyperram.v:66.19-66.49"
  cell $and $and$wb_hyperram.v:66$193
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 8'11111111
    connect \Y $and$wb_hyperram.v:66$193_Y
  end
  attribute \src "wb_hyperram.v:68.19-68.49"
  cell $and $and$wb_hyperram.v:68$194
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 26
    parameter \Y_WIDTH 32
    connect \A \wbs_addr_i
    connect \B 26'11111111111111111111111111
    connect \Y $and$wb_hyperram.v:68$194_Y
  end
  attribute \src "wb_hyperram.v:523.37-524.21"
  cell $assert $assert$wb_hyperram.v:523$869
    connect \A $formal$wb_hyperram.v:523$166_CHECK
    connect \EN $formal$wb_hyperram.v:523$166_EN
  end
  attribute \src "wb_hyperram.v:254.8-254.22"
  cell $assume $assume$wb_hyperram.v:254$844
    connect \A \rst_i
    connect \EN $0$formal$wb_hyperram.v:254$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:255.8-255.26"
  cell $assume $assume$wb_hyperram.v:255$845
    connect \A $0$formal$wb_hyperram.v:255$120_CHECK[0:0]$876
    connect \EN $0$formal$wb_hyperram.v:254$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:256.8-256.25"
  cell $assume $assume$wb_hyperram.v:256$846
    connect \A \wb_rst_i
    connect \EN $0$formal$wb_hyperram.v:254$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:257.8-257.27"
  cell $assume $assume$wb_hyperram.v:257$847
    connect \A $0$formal$wb_hyperram.v:257$124_CHECK[0:0]$883
    connect \EN $0$formal$wb_hyperram.v:254$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:258.8-258.27"
  cell $assume $assume$wb_hyperram.v:258$848
    connect \A $0$formal$wb_hyperram.v:258$126_CHECK[0:0]$887
    connect \EN $0$formal$wb_hyperram.v:254$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:269.39-270.33"
  cell $assume $assume$wb_hyperram.v:269$849
    connect \A $formal$wb_hyperram.v:269$128_CHECK
    connect \EN $formal$wb_hyperram.v:269$128_EN
  end
  attribute \src "wb_hyperram.v:271.42-272.27"
  cell $assume $assume$wb_hyperram.v:271$850
    connect \A $formal$wb_hyperram.v:271$129_CHECK
    connect \EN $formal$wb_hyperram.v:271$129_EN
  end
  attribute \src "wb_hyperram.v:275.28-276.44"
  cell $assume $assume$wb_hyperram.v:275$851
    connect \A $formal$wb_hyperram.v:275$130_CHECK
    connect \EN $formal$wb_hyperram.v:275$130_EN
  end
  attribute \src "wb_hyperram.v:280.21-281.18"
  cell $assume $assume$wb_hyperram.v:280$852
    connect \A $formal$wb_hyperram.v:280$131_CHECK
    connect \EN $formal$wb_hyperram.v:280$131_EN
  end
  attribute \src "wb_hyperram.v:282.24-283.21"
  cell $assume $assume$wb_hyperram.v:282$853
    connect \A $formal$wb_hyperram.v:282$132_CHECK
    connect \EN $formal$wb_hyperram.v:282$132_EN
  end
  attribute \src "wb_hyperram.v:287.44-288.27"
  cell $assume $assume$wb_hyperram.v:287$854
    connect \A $formal$wb_hyperram.v:287$133_CHECK
    connect \EN $formal$wb_hyperram.v:287$133_EN
  end
  attribute \src "wb_hyperram.v:289.44-290.27"
  cell $assume $assume$wb_hyperram.v:289$855
    connect \A $formal$wb_hyperram.v:289$134_CHECK
    connect \EN $formal$wb_hyperram.v:289$134_EN
  end
  attribute \src "wb_hyperram.v:321.31-322.21"
  cell $assume $assume$wb_hyperram.v:321$856
    connect \A $formal$wb_hyperram.v:321$135_CHECK
    connect \EN $formal$wb_hyperram.v:321$135_EN
  end
  attribute \src "wb_hyperram.v:322.22-323.21"
  cell $assume $assume$wb_hyperram.v:322$857
    connect \A $formal$wb_hyperram.v:322$136_CHECK
    connect \EN $formal$wb_hyperram.v:321$135_EN
  end
  attribute \src "wb_hyperram.v:326.35-327.20"
  cell $assume $assume$wb_hyperram.v:326$858
    connect \A $formal$wb_hyperram.v:326$137_CHECK
    connect \EN $formal$wb_hyperram.v:326$137_EN
  end
  attribute \src "wb_hyperram.v:327.21-328.20"
  cell $assume $assume$wb_hyperram.v:327$859
    connect \A $formal$wb_hyperram.v:327$138_CHECK
    connect \EN $formal$wb_hyperram.v:326$137_EN
  end
  attribute \src "wb_hyperram.v:328.21-329.30"
  cell $assume $assume$wb_hyperram.v:328$860
    connect \A $formal$wb_hyperram.v:328$139_CHECK
    connect \EN $formal$wb_hyperram.v:326$137_EN
  end
  attribute \src "wb_hyperram.v:329.31-330.29"
  cell $assume $assume$wb_hyperram.v:329$861
    connect \A $formal$wb_hyperram.v:329$140_CHECK
    connect \EN $formal$wb_hyperram.v:326$137_EN
  end
  attribute \src "wb_hyperram.v:330.30-331.29"
  cell $assume $assume$wb_hyperram.v:330$862
    connect \A $formal$wb_hyperram.v:330$141_CHECK
    connect \EN $formal$wb_hyperram.v:326$137_EN
  end
  attribute \src "wb_hyperram.v:331.30-332.28"
  cell $assume $assume$wb_hyperram.v:331$863
    connect \A $formal$wb_hyperram.v:331$142_CHECK
    connect \EN $formal$wb_hyperram.v:326$137_EN
  end
  attribute \src "wb_hyperram.v:335.34-336.21"
  cell $assume $assume$wb_hyperram.v:335$864
    connect \A $formal$wb_hyperram.v:335$143_CHECK
    connect \EN $formal$wb_hyperram.v:335$143_EN
  end
  attribute \src "wb_hyperram.v:336.22-337.30"
  cell $assume $assume$wb_hyperram.v:336$865
    connect \A $formal$wb_hyperram.v:336$144_CHECK
    connect \EN $formal$wb_hyperram.v:335$143_EN
  end
  attribute \src "wb_hyperram.v:337.31-338.29"
  cell $assume $assume$wb_hyperram.v:337$866
    connect \A $formal$wb_hyperram.v:337$145_CHECK
    connect \EN $formal$wb_hyperram.v:335$143_EN
  end
  attribute \src "wb_hyperram.v:338.30-339.29"
  cell $assume $assume$wb_hyperram.v:338$867
    connect \A $formal$wb_hyperram.v:338$146_CHECK
    connect \EN $formal$wb_hyperram.v:335$143_EN
  end
  attribute \src "wb_hyperram.v:339.30-340.28"
  cell $assume $assume$wb_hyperram.v:339$868
    connect \A $formal$wb_hyperram.v:339$147_CHECK
    connect \EN $formal$wb_hyperram.v:335$143_EN
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4813
    parameter \WIDTH 1
    connect \D \csr_valid_prev_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4812
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4823
    parameter \WIDTH 1
    connect \D \hb_valid_prev_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4822
  end
  cell $ff $auto$clk2fflogic.cc:158:execute$4833
    parameter \WIDTH 1
    connect \D \csr_ack_r
    connect \Q $auto$clk2fflogic.cc:156:execute$4832
  end
  cell $ff $auto$clk2fflogic.cc:172:execute$4815
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $auto$clk2fflogic.cc:168:execute$4814
  end
  cell $eqx $auto$clk2fflogic.cc:190:execute$4816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A { \wb_clk_i $auto$clk2fflogic.cc:168:execute$4814 }
    connect \B 2'10
    connect \Y $auto$rtlil.cc:2167:Eqx$4817
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4819
    parameter \WIDTH 1
    connect \D $0\csr_valid_prev_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4818
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4829
    parameter \WIDTH 1
    connect \D $0\hb_valid_prev_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4828
  end
  cell $ff $auto$clk2fflogic.cc:194:execute$4839
    parameter \WIDTH 1
    connect \D $0\csr_ack_r[0:0]
    connect \Q $auto$clk2fflogic.cc:192:execute$4838
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4820
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4812
    connect \B $auto$clk2fflogic.cc:192:execute$4818
    connect \S $auto$rtlil.cc:2167:Eqx$4817
    connect \Y \csr_valid_prev_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4830
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4822
    connect \B $auto$clk2fflogic.cc:192:execute$4828
    connect \S $auto$rtlil.cc:2167:Eqx$4817
    connect \Y \hb_valid_prev_r
  end
  cell $mux $auto$clk2fflogic.cc:202:execute$4840
    parameter \WIDTH 1
    connect \A $auto$clk2fflogic.cc:156:execute$4832
    connect \B $auto$clk2fflogic.cc:192:execute$4838
    connect \S $auto$rtlil.cc:2167:Eqx$4817
    connect \Y \csr_ack_r
  end
  cell $anyseq $auto$setundef.cc:501:execute$5190
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5191
  end
  cell $anyseq $auto$setundef.cc:501:execute$5192
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5193
  end
  cell $anyseq $auto$setundef.cc:501:execute$5194
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5195
  end
  cell $anyseq $auto$setundef.cc:501:execute$5196
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5197
  end
  cell $anyseq $auto$setundef.cc:501:execute$5198
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5199
  end
  cell $anyseq $auto$setundef.cc:501:execute$5200
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5201
  end
  cell $anyseq $auto$setundef.cc:501:execute$5202
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5203
  end
  cell $anyseq $auto$setundef.cc:501:execute$5204
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5205
  end
  cell $anyseq $auto$setundef.cc:501:execute$5206
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5207
  end
  cell $anyseq $auto$setundef.cc:501:execute$5208
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5209
  end
  cell $anyseq $auto$setundef.cc:501:execute$5210
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5211
  end
  cell $anyseq $auto$setundef.cc:501:execute$5212
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5213
  end
  cell $anyseq $auto$setundef.cc:501:execute$5214
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5215
  end
  cell $anyseq $auto$setundef.cc:501:execute$5216
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5217
  end
  cell $anyseq $auto$setundef.cc:501:execute$5218
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5219
  end
  cell $anyseq $auto$setundef.cc:501:execute$5220
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5221
  end
  cell $anyseq $auto$setundef.cc:501:execute$5222
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5223
  end
  cell $anyseq $auto$setundef.cc:501:execute$5224
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5225
  end
  cell $anyseq $auto$setundef.cc:501:execute$5226
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5227
  end
  cell $anyseq $auto$setundef.cc:501:execute$5228
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5229
  end
  cell $anyseq $auto$setundef.cc:501:execute$5230
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5231
  end
  cell $anyseq $auto$setundef.cc:501:execute$5232
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5233
  end
  cell $anyseq $auto$setundef.cc:501:execute$5234
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5235
  end
  cell $anyseq $auto$setundef.cc:501:execute$5236
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5237
  end
  cell $anyseq $auto$setundef.cc:501:execute$5238
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5239
  end
  cell $anyseq $auto$setundef.cc:501:execute$5240
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5241
  end
  cell $anyseq $auto$setundef.cc:501:execute$5242
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5243
  end
  cell $anyseq $auto$setundef.cc:501:execute$5244
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5245
  end
  cell $anyseq $auto$setundef.cc:501:execute$5246
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5247
  end
  cell $anyseq $auto$setundef.cc:501:execute$5248
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5249
  end
  cell $anyseq $auto$setundef.cc:501:execute$5250
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5251
  end
  cell $anyseq $auto$setundef.cc:501:execute$5252
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5253
  end
  cell $anyseq $auto$setundef.cc:501:execute$5254
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5255
  end
  cell $anyseq $auto$setundef.cc:501:execute$5256
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5257
  end
  cell $anyseq $auto$setundef.cc:501:execute$5258
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5259
  end
  cell $anyseq $auto$setundef.cc:501:execute$5260
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5261
  end
  cell $anyseq $auto$setundef.cc:501:execute$5262
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5263
  end
  cell $anyseq $auto$setundef.cc:501:execute$5264
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5265
  end
  cell $anyseq $auto$setundef.cc:501:execute$5266
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5267
  end
  cell $anyseq $auto$setundef.cc:501:execute$5268
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5269
  end
  cell $anyseq $auto$setundef.cc:501:execute$5270
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5271
  end
  cell $anyseq $auto$setundef.cc:501:execute$5272
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5273
  end
  cell $anyseq $auto$setundef.cc:501:execute$5274
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5275
  end
  cell $anyseq $auto$setundef.cc:501:execute$5276
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5277
  end
  cell $anyseq $auto$setundef.cc:501:execute$5278
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5279
  end
  cell $anyseq $auto$setundef.cc:501:execute$5280
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5281
  end
  cell $anyseq $auto$setundef.cc:501:execute$5282
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5283
  end
  cell $anyseq $auto$setundef.cc:501:execute$5284
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5285
  end
  cell $anyseq $auto$setundef.cc:501:execute$5286
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5287
  end
  cell $anyseq $auto$setundef.cc:501:execute$5288
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5289
  end
  cell $anyseq $auto$setundef.cc:501:execute$5290
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5291
  end
  cell $anyseq $auto$setundef.cc:501:execute$5292
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5293
  end
  cell $anyseq $auto$setundef.cc:501:execute$5294
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5295
  end
  cell $anyseq $auto$setundef.cc:501:execute$5296
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5297
  end
  cell $anyseq $auto$setundef.cc:501:execute$5298
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5299
  end
  cell $anyseq $auto$setundef.cc:501:execute$5300
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5301
  end
  cell $anyseq $auto$setundef.cc:501:execute$5302
    parameter \WIDTH 1
    connect \Y $auto$rtlil.cc:2817:Anyseq$5303
  end
  attribute \src "wb_hyperram.v:204.11-204.57"
  cell $eq $eq$wb_hyperram.v:204$226
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:204$225_Y
    connect \B 30'110000000000000000000000000000
    connect \Y $eq$wb_hyperram.v:204$226_Y
  end
  attribute \src "wb_hyperram.v:204.63-204.109"
  cell $eq $eq$wb_hyperram.v:204$228
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:204$227_Y
    connect \B 30'110100000000010000000000000000
    connect \Y $eq$wb_hyperram.v:204$228_Y
  end
  attribute \src "wb_hyperram.v:321.6-321.24"
  cell $logic_not $eq$wb_hyperram.v:321$525
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \Y $eq$wb_hyperram.v:321$525_Y
  end
  attribute \src "wb_hyperram.v:326.6-326.28"
  cell $eq $eq$wb_hyperram.v:326$528
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'10
    connect \Y $eq$wb_hyperram.v:326$528_Y
  end
  attribute \src "wb_hyperram.v:329.10-329.17"
  cell $eq $eq$wb_hyperram.v:329$529
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:329$17$0
    connect \B \wbs_addr_i
    connect \Y $eq$wb_hyperram.v:329$529_Y
  end
  attribute \src "wb_hyperram.v:330.10-330.17"
  cell $eq $eq$wb_hyperram.v:330$530
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:330$18$0
    connect \B \wbs_dat_i
    connect \Y $eq$wb_hyperram.v:330$530_Y
  end
  attribute \src "wb_hyperram.v:331.10-331.17"
  cell $eq $eq$wb_hyperram.v:331$531
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:331$19$0
    connect \B \wbs_sel_i
    connect \Y $eq$wb_hyperram.v:331$531_Y
  end
  attribute \src "wb_hyperram.v:332.10-332.17"
  cell $eq $eq$wb_hyperram.v:332$532
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:332$20$0
    connect \B \wbs_we_i
    connect \Y $eq$wb_hyperram.v:332$532_Y
  end
  attribute \src "wb_hyperram.v:335.6-335.27"
  cell $eq $eq$wb_hyperram.v:335$533
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 2
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 2'11
    connect \Y $eq$wb_hyperram.v:335$533_Y
  end
  attribute \src "wb_hyperram.v:51.48-51.88"
  cell $eq $eq$wb_hyperram.v:51$190
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:204$227_Y
    connect \B 30'110100000000100000000000000000
    connect \Y $eq$wb_hyperram.v:51$190_Y
  end
  attribute \src "wb_hyperram.v:529.66-529.95"
  cell $eq $eq$wb_hyperram.v:529$758
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000010000
    connect \Y $eq$wb_hyperram.v:529$758_Y
  end
  attribute \src "wb_hyperram.v:530.36-530.50"
  cell $eq $eq$wb_hyperram.v:530$760
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B 1'1
    connect \Y $eq$wb_hyperram.v:530$760_Y
  end
  attribute \src "wb_hyperram.v:531.47-531.77"
  cell $eq $eq$wb_hyperram.v:531$764
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000000000
    connect \Y $eq$wb_hyperram.v:531$764_Y
  end
  attribute \src "wb_hyperram.v:532.32-532.96"
  cell $eq $eq$wb_hyperram.v:532$766
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:532$766_Y
  end
  attribute \src "wb_hyperram.v:533.47-533.80"
  cell $eq $eq$wb_hyperram.v:533$770
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000000100
    connect \Y $eq$wb_hyperram.v:533$770_Y
  end
  attribute \src "wb_hyperram.v:534.34-534.73"
  cell $eq $eq$wb_hyperram.v:534$772
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:534$772_Y
  end
  attribute \src "wb_hyperram.v:535.47-535.75"
  cell $eq $eq$wb_hyperram.v:535$776
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000001100
    connect \Y $eq$wb_hyperram.v:535$776_Y
  end
  attribute \src "wb_hyperram.v:536.30-536.64"
  cell $eq $eq$wb_hyperram.v:536$778
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:536$778_Y
  end
  attribute \src "wb_hyperram.v:537.47-537.74"
  cell $eq $eq$wb_hyperram.v:537$782
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A \wbs_addr_i
    connect \B 30'110100000000100000000000001000
    connect \Y $eq$wb_hyperram.v:537$782_Y
  end
  attribute \src "wb_hyperram.v:538.30-538.63"
  cell $eq $eq$wb_hyperram.v:538$784
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:538$784_Y
  end
  attribute \src "wb_hyperram.v:544.8-544.45"
  cell $eq $eq$wb_hyperram.v:544$798
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:329$17$0
    connect \B 30'110100000000100000000000000000
    connect \Y $eq$wb_hyperram.v:544$798_Y
  end
  attribute \src "wb_hyperram.v:545.34-545.89"
  cell $eq $eq$wb_hyperram.v:545$799
    parameter \A_SIGNED 0
    parameter \A_WIDTH 6
    parameter \B_SIGNED 0
    parameter \B_WIDTH 6
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [5:0]
    connect \B { \fixed_latency \double_latency \tacc }
    connect \Y $eq$wb_hyperram.v:545$799_Y
  end
  attribute \src "wb_hyperram.v:546.8-546.48"
  cell $eq $eq$wb_hyperram.v:546$800
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:329$17$0
    connect \B 30'110100000000100000000000000100
    connect \Y $eq$wb_hyperram.v:546$800_Y
  end
  attribute \src "wb_hyperram.v:547.36-547.67"
  cell $eq $eq$wb_hyperram.v:547$801
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [7:0]
    connect \B { \tpre \tpost }
    connect \Y $eq$wb_hyperram.v:547$801_Y
  end
  attribute \src "wb_hyperram.v:548.8-548.43"
  cell $eq $eq$wb_hyperram.v:548$802
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 30
    parameter \Y_WIDTH 1
    connect \A $past$wb_hyperram.v:329$17$0
    connect \B 30'110100000000100000000000001100
    connect \Y $eq$wb_hyperram.v:548$802_Y
  end
  attribute \src "wb_hyperram.v:549.32-549.55"
  cell $eq $eq$wb_hyperram.v:549$803
    parameter \A_SIGNED 0
    parameter \A_WIDTH 5
    parameter \B_SIGNED 0
    parameter \B_WIDTH 5
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [4:0]
    connect \B \trmax
    connect \Y $eq$wb_hyperram.v:549$803_Y
  end
  attribute \src "wb_hyperram.v:551.31-551.53"
  cell $eq $eq$wb_hyperram.v:551$805
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \B_SIGNED 0
    parameter \B_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_i [3:0]
    connect \B \tcsh
    connect \Y $eq$wb_hyperram.v:551$805_Y
  end
  attribute \src "wb_hyperram.v:558.29-558.53"
  cell $eq $eq$wb_hyperram.v:558$816
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A \wbs_dat_o
    connect \B \hb_data_out
    connect \Y $eq$wb_hyperram.v:558$816_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $initstate $initstate$119
    connect \Y $0$formal$wb_hyperram.v:254$118_EN[0:0]$874
  end
  attribute \src "wb_hyperram.v:106.10-106.74"
  cell $logic_and $logic_and$wb_hyperram.v:106$209
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:106$206_Y
    connect \B $and$wb_hyperram.v:106$208_Y
    connect \Y $logic_and$wb_hyperram.v:106$209_Y
  end
  attribute \src "wb_hyperram.v:120.10-120.77"
  cell $logic_and $logic_and$wb_hyperram.v:120$213
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:106$206_Y
    connect \B $and$wb_hyperram.v:120$212_Y
    connect \Y $logic_and$wb_hyperram.v:120$213_Y
  end
  attribute \src "wb_hyperram.v:134.10-134.71"
  cell $logic_and $logic_and$wb_hyperram.v:134$217
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:106$206_Y
    connect \B $and$wb_hyperram.v:134$216_Y
    connect \Y $logic_and$wb_hyperram.v:134$217_Y
  end
  attribute \src "wb_hyperram.v:148.10-148.72"
  cell $logic_and $logic_and$wb_hyperram.v:148$221
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:106$206_Y
    connect \B $and$wb_hyperram.v:148$220_Y
    connect \Y $logic_and$wb_hyperram.v:148$221_Y
  end
  attribute \src "wb_hyperram.v:235.8-235.35"
  cell $logic_and $logic_and$wb_hyperram.v:235$238
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_valid_prev_r
    connect \B \hb_ready
    connect \Y $logic_and$wb_hyperram.v:235$238_Y
  end
  attribute \src "wb_hyperram.v:269.10-269.15"
  cell $logic_and $logic_and$wb_hyperram.v:269$466
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$463_Y }
    connect \B $logic_not$wb_hyperram.v:0$465_Y
    connect \Y $logic_and$wb_hyperram.v:269$466_Y
  end
  attribute \src "wb_hyperram.v:269.26-269.31"
  cell $logic_and $logic_and$wb_hyperram.v:269$470
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$468_Y
    connect \B { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_and$wb_hyperram.v:269$470_Y
  end
  attribute \src "wb_hyperram.v:270.17-270.22"
  cell $logic_and $logic_and$wb_hyperram.v:270$475
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$472_Y }
    connect \B $logic_not$wb_hyperram.v:0$474_Y
    connect \Y $logic_and$wb_hyperram.v:270$475_Y
  end
  attribute \src "wb_hyperram.v:271.7-271.12"
  cell $logic_and $logic_and$wb_hyperram.v:271$479
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$476_Y }
    connect \B $logic_not$wb_hyperram.v:0$478_Y
    connect \Y $logic_and$wb_hyperram.v:271$479_Y
  end
  attribute \src "wb_hyperram.v:271.26-271.31"
  cell $logic_and $logic_and$wb_hyperram.v:271$483
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$481_Y
    connect \B { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_and$wb_hyperram.v:271$483_Y
  end
  attribute \src "wb_hyperram.v:287.7-287.12"
  cell $logic_and $logic_and$wb_hyperram.v:287$497
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$494_Y }
    connect \B $logic_not$wb_hyperram.v:0$496_Y
    connect \Y $logic_and$wb_hyperram.v:287$497_Y
  end
  attribute \src "wb_hyperram.v:287.27-287.32"
  cell $logic_and $logic_and$wb_hyperram.v:287$501
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$499_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_and$wb_hyperram.v:287$501_Y
  end
  attribute \src "wb_hyperram.v:289.7-289.12"
  cell $logic_and $logic_and$wb_hyperram.v:289$510
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$507_Y }
    connect \B $logic_not$wb_hyperram.v:0$509_Y
    connect \Y $logic_and$wb_hyperram.v:289$510_Y
  end
  attribute \src "wb_hyperram.v:289.27-289.32"
  cell $logic_and $logic_and$wb_hyperram.v:289$514
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$512_Y
    connect \B { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_and$wb_hyperram.v:289$514_Y
  end
  attribute \src "wb_hyperram.v:294.6-294.34"
  cell $logic_and $logic_and$wb_hyperram.v:294$521
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $and$wb_hyperram.v:0$472_Y
    connect \B $0$formal$wb_hyperram.v:255$120_CHECK[0:0]$876
    connect \Y $logic_and$wb_hyperram.v:294$521_Y
  end
  attribute \src "wb_hyperram.v:303.10-303.32"
  cell $logic_and $logic_and$wb_hyperram.v:303$523
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:303$523_Y
  end
  attribute \src "wb_hyperram.v:49.24-49.98"
  cell $logic_and $logic_and$wb_hyperram.v:49$183
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:303$523_Y
    connect \B $eq$wb_hyperram.v:204$226_Y
    connect \Y \hb_ram_valid
  end
  attribute \src "wb_hyperram.v:50.24-50.98"
  cell $logic_and $logic_and$wb_hyperram.v:50$187
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:303$523_Y
    connect \B $eq$wb_hyperram.v:204$228_Y
    connect \Y \hb_reg_valid
  end
  attribute \src "wb_hyperram.v:51.21-51.89"
  cell $logic_and $logic_and$wb_hyperram.v:51$191
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:303$523_Y
    connect \B $eq$wb_hyperram.v:51$190_Y
    connect \Y \csr_valid
  end
  attribute \src "wb_hyperram.v:528.6-528.28"
  cell $logic_and $logic_and$wb_hyperram.v:528$751
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \f_past_valid
    connect \B $logic_not$wb_hyperram.v:281$491_Y
    connect \Y $logic_and$wb_hyperram.v:528$751_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41"
  cell $logic_and $logic_and$wb_hyperram.v:528$753
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:528$751_Y
    connect \B $logic_not$wb_hyperram.v:283$493_Y
    connect \Y $logic_and$wb_hyperram.v:528$753_Y
  end
  attribute \src "wb_hyperram.v:529.7-529.35"
  cell $logic_and $logic_and$wb_hyperram.v:529$754
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_read_timeout
    connect \B \wbs_cyc_i
    connect \Y $logic_and$wb_hyperram.v:529$754_Y
  end
  attribute \src "wb_hyperram.v:529.7-529.48"
  cell $logic_and $logic_and$wb_hyperram.v:529$755
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:529$754_Y
    connect \B \wbs_stb_i
    connect \Y $logic_and$wb_hyperram.v:529$755_Y
  end
  attribute \src "wb_hyperram.v:529.7-529.61"
  cell $logic_and $logic_and$wb_hyperram.v:529$757
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:529$755_Y
    connect \B $logic_not$wb_hyperram.v:529$756_Y
    connect \Y $logic_and$wb_hyperram.v:529$757_Y
  end
  attribute \src "wb_hyperram.v:529.7-529.96"
  cell $logic_and $logic_and$wb_hyperram.v:529$759
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:529$757_Y
    connect \B $eq$wb_hyperram.v:529$758_Y
    connect \Y $logic_and$wb_hyperram.v:529$759_Y
  end
  attribute \src "wb_hyperram.v:531.7-531.42"
  cell $logic_and $logic_and$wb_hyperram.v:531$763
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:303$523_Y
    connect \B $logic_not$wb_hyperram.v:529$756_Y
    connect \Y $logic_and$wb_hyperram.v:531$763_Y
  end
  attribute \src "wb_hyperram.v:531.7-531.78"
  cell $logic_and $logic_and$wb_hyperram.v:531$765
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:531$763_Y
    connect \B $eq$wb_hyperram.v:531$764_Y
    connect \Y $logic_and$wb_hyperram.v:531$765_Y
  end
  attribute \src "wb_hyperram.v:533.7-533.81"
  cell $logic_and $logic_and$wb_hyperram.v:533$771
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:531$763_Y
    connect \B $eq$wb_hyperram.v:533$770_Y
    connect \Y $logic_and$wb_hyperram.v:533$771_Y
  end
  attribute \src "wb_hyperram.v:535.7-535.76"
  cell $logic_and $logic_and$wb_hyperram.v:535$777
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:531$763_Y
    connect \B $eq$wb_hyperram.v:535$776_Y
    connect \Y $logic_and$wb_hyperram.v:535$777_Y
  end
  attribute \src "wb_hyperram.v:537.7-537.75"
  cell $logic_and $logic_and$wb_hyperram.v:537$783
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:531$763_Y
    connect \B $eq$wb_hyperram.v:537$782_Y
    connect \Y $logic_and$wb_hyperram.v:537$783_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.12"
  cell $logic_and $logic_and$wb_hyperram.v:543$792
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A $logic_not$wb_hyperram.v:0$504_Y
    connect \B { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_and$wb_hyperram.v:288$506_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.42"
  cell $logic_and $logic_and$wb_hyperram.v:543$793
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:288$506_Y
    connect \B $and$wb_hyperram.v:0$507_Y
    connect \Y $logic_and$wb_hyperram.v:543$793_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.62"
  cell $logic_and $logic_and$wb_hyperram.v:543$794
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:543$793_Y
    connect \B $and$wb_hyperram.v:0$494_Y
    connect \Y $logic_and$wb_hyperram.v:543$794_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.81"
  cell $logic_and $logic_and$wb_hyperram.v:543$795
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:543$794_Y
    connect \B $past$wb_hyperram.v:332$20$0
    connect \Y $logic_and$wb_hyperram.v:543$795_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.111"
  cell $logic_and $logic_and$wb_hyperram.v:543$797
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:543$795_Y
    connect \B $eq$wb_hyperram.v:543$796_Y
    connect \Y $logic_and$wb_hyperram.v:543$797_Y
  end
  attribute \src "wb_hyperram.v:557.7-557.94"
  cell $logic_and $logic_and$wb_hyperram.v:557$815
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:531$763_Y
    connect \B $eq$wb_hyperram.v:204$226_Y
    connect \Y $logic_and$wb_hyperram.v:557$815_Y
  end
  attribute \src "wb_hyperram.v:559.7-559.94"
  cell $logic_and $logic_and$wb_hyperram.v:559$822
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:531$763_Y
    connect \B $eq$wb_hyperram.v:204$228_Y
    connect \Y $logic_and$wb_hyperram.v:559$822_Y
  end
  attribute \src "wb_hyperram.v:565.7-565.41"
  cell $logic_and $logic_and$wb_hyperram.v:565$829
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:303$523_Y
    connect \B \wbs_we_i
    connect \Y $logic_and$wb_hyperram.v:565$829_Y
  end
  attribute \src "wb_hyperram.v:565.7-565.93"
  cell $logic_and $logic_and$wb_hyperram.v:565$832
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:565$829_Y
    connect \B $eq$wb_hyperram.v:204$226_Y
    connect \Y $logic_and$wb_hyperram.v:565$832_Y
  end
  attribute \src "wb_hyperram.v:565.7-565.106"
  cell $logic_and $logic_and$wb_hyperram.v:565$834
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:565$832_Y
    connect \B $logic_not$wb_hyperram.v:565$833_Y
    connect \Y $logic_and$wb_hyperram.v:565$834_Y
  end
  attribute \src "wb_hyperram.v:567.7-567.93"
  cell $logic_and $logic_and$wb_hyperram.v:567$840
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:565$829_Y
    connect \B $eq$wb_hyperram.v:204$228_Y
    connect \Y $logic_and$wb_hyperram.v:567$840_Y
  end
  attribute \src "wb_hyperram.v:567.7-567.106"
  cell $logic_and $logic_and$wb_hyperram.v:567$842
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:567$840_Y
    connect \B $logic_not$wb_hyperram.v:565$833_Y
    connect \Y $logic_and$wb_hyperram.v:567$842_Y
  end
  attribute \src "wb_hyperram.v:83.29-83.74"
  cell $logic_and $logic_and$wb_hyperram.v:83$197
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:531$764_Y
    connect \Y \csr_latency_valid
  end
  attribute \src "wb_hyperram.v:84.32-84.80"
  cell $logic_and $logic_and$wb_hyperram.v:84$199
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:533$770_Y
    connect \Y \csr_tpre_tpost_valid
  end
  attribute \src "wb_hyperram.v:85.26-85.68"
  cell $logic_and $logic_and$wb_hyperram.v:85$201
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:537$782_Y
    connect \Y \csr_tcsh_valid
  end
  attribute \src "wb_hyperram.v:86.27-86.70"
  cell $logic_and $logic_and$wb_hyperram.v:86$203
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:535$776_Y
    connect \Y \csr_trmax_valid
  end
  attribute \src "wb_hyperram.v:87.28-87.72"
  cell $logic_and $logic_and$wb_hyperram.v:87$205
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid
    connect \B $eq$wb_hyperram.v:529$758_Y
    connect \Y \csr_status_valid
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$465
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$465_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$468
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$463_Y }
    connect \Y $logic_not$wb_hyperram.v:0$468_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$474
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_clk_i }
    connect \Y $logic_not$wb_hyperram.v:0$474_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$478
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wb_rst_i }
    connect \Y $logic_not$wb_hyperram.v:0$478_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$481
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$476_Y }
    connect \Y $logic_not$wb_hyperram.v:0$481_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$496
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_stb_i }
    connect \Y $logic_not$wb_hyperram.v:0$496_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$499
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$494_Y }
    connect \Y $logic_not$wb_hyperram.v:0$499_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$504
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$472_Y }
    connect \Y $logic_not$wb_hyperram.v:0$504_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$509
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 \wbs_cyc_i }
    connect \Y $logic_not$wb_hyperram.v:0$509_Y
  end
  attribute \src "wb_hyperram.v:0.0-0.0"
  cell $logic_not $logic_not$wb_hyperram.v:0$512
    parameter \A_SIGNED 0
    parameter \A_WIDTH 32
    parameter \Y_WIDTH 1
    connect \A { 31'0000000000000000000000000000000 $and$wb_hyperram.v:0$507_Y }
    connect \Y $logic_not$wb_hyperram.v:0$512_Y
  end
  attribute \src "wb_hyperram.v:106.10-106.27"
  cell $logic_not $logic_not$wb_hyperram.v:106$206
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_valid_prev_r
    connect \Y $logic_not$wb_hyperram.v:106$206_Y
  end
  attribute \src "wb_hyperram.v:255.16-255.25"
  cell $logic_not $logic_not$wb_hyperram.v:255$878
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \Y $0$formal$wb_hyperram.v:255$120_CHECK[0:0]$876
  end
  attribute \src "wb_hyperram.v:257.16-257.26"
  cell $logic_not $logic_not$wb_hyperram.v:257$885
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_stb_i
    connect \Y $0$formal$wb_hyperram.v:257$124_CHECK[0:0]$883
  end
  attribute \src "wb_hyperram.v:258.16-258.26"
  cell $logic_not $logic_not$wb_hyperram.v:258$889
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_cyc_i
    connect \Y $0$formal$wb_hyperram.v:258$126_CHECK[0:0]$887
  end
  attribute \src "wb_hyperram.v:281.11-281.17"
  cell $logic_not $logic_not$wb_hyperram.v:281$491
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \Y $logic_not$wb_hyperram.v:281$491_Y
  end
  attribute \src "wb_hyperram.v:283.11-283.20"
  cell $logic_not $logic_not$wb_hyperram.v:283$493
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_rst_i
    connect \Y $logic_not$wb_hyperram.v:283$493_Y
  end
  attribute \src "wb_hyperram.v:375.11-375.21"
  cell $logic_not $logic_not$wb_hyperram.v:375$580
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_ack_o
    connect \Y $logic_not$wb_hyperram.v:375$580_Y
  end
  attribute \src "wb_hyperram.v:529.52-529.61"
  cell $logic_not $logic_not$wb_hyperram.v:529$756
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wbs_we_i
    connect \Y $logic_not$wb_hyperram.v:529$756_Y
  end
  attribute \src "wb_hyperram.v:565.97-565.106"
  cell $logic_not $logic_not$wb_hyperram.v:565$833
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_csn_o
    connect \Y $logic_not$wb_hyperram.v:565$833_Y
  end
  attribute \src "wb_hyperram.v:160.11-160.28"
  cell $logic_or $logic_or$wb_hyperram.v:160$222
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \rst_i
    connect \B \wb_rst_i
    connect \Y $logic_or$wb_hyperram.v:160$222_Y
  end
  attribute \src "wb_hyperram.v:204.10-204.110"
  cell $logic_or $logic_or$wb_hyperram.v:204$229
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $eq$wb_hyperram.v:204$226_Y
    connect \B $eq$wb_hyperram.v:204$228_Y
    connect \Y $logic_or$wb_hyperram.v:204$229_Y
  end
  attribute \src "wb_hyperram.v:226.8-226.49"
  cell $logic_or $logic_or$wb_hyperram.v:226$233
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \csr_latency_valid
    connect \B \csr_tpre_tpost_valid
    connect \Y $logic_or$wb_hyperram.v:226$233_Y
  end
  attribute \src "wb_hyperram.v:226.8-226.67"
  cell $logic_or $logic_or$wb_hyperram.v:226$234
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:226$233_Y
    connect \B \csr_tcsh_valid
    connect \Y $logic_or$wb_hyperram.v:226$234_Y
  end
  attribute \src "wb_hyperram.v:226.8-226.86"
  cell $logic_or $logic_or$wb_hyperram.v:226$235
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:226$234_Y
    connect \B \csr_trmax_valid
    connect \Y $logic_or$wb_hyperram.v:226$235_Y
  end
  attribute \src "wb_hyperram.v:226.8-226.106"
  cell $logic_or $logic_or$wb_hyperram.v:226$236
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$wb_hyperram.v:226$235_Y
    connect \B \csr_status_valid
    connect \Y $logic_or$wb_hyperram.v:226$236_Y
  end
  attribute \src "wb_hyperram.v:234.22-234.50"
  cell $logic_or $logic_or$wb_hyperram.v:234$237
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $logic_or$wb_hyperram.v:234$237_Y
  end
  attribute \src "wb_hyperram.v:269.10-269.38"
  cell $logic_or $logic_or$wb_hyperram.v:269$471
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:269$466_Y
    connect \B $logic_and$wb_hyperram.v:269$470_Y
    connect \Y $logic_or$wb_hyperram.v:269$471_Y
  end
  attribute \src "wb_hyperram.v:271.7-271.41"
  cell $logic_or $logic_or$wb_hyperram.v:271$484
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:271$479_Y
    connect \B $logic_and$wb_hyperram.v:271$483_Y
    connect \Y $logic_or$wb_hyperram.v:271$484_Y
  end
  attribute \src "wb_hyperram.v:287.7-287.43"
  cell $logic_or $logic_or$wb_hyperram.v:287$502
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:287$497_Y
    connect \B $logic_and$wb_hyperram.v:287$501_Y
    connect \Y $logic_or$wb_hyperram.v:287$502_Y
  end
  attribute \src "wb_hyperram.v:289.7-289.43"
  cell $logic_or $logic_or$wb_hyperram.v:289$515
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$wb_hyperram.v:289$510_Y
    connect \B $logic_and$wb_hyperram.v:289$514_Y
    connect \Y $logic_or$wb_hyperram.v:289$515_Y
  end
  attribute \src "wb_hyperram.v:523.6-523.30"
  cell $logic_or $logic_or$wb_hyperram.v:523$748
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $0$formal$wb_hyperram.v:258$126_CHECK[0:0]$887
    connect \B $0$formal$wb_hyperram.v:257$124_CHECK[0:0]$883
    connect \Y $logic_or$wb_hyperram.v:523$748_Y
  end
  attribute \src "wb_hyperram.v:276.16-276.43"
  cell $ne $ne$wb_hyperram.v:276$489
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_clk_i
    connect \B $and$wb_hyperram.v:0$472_Y
    connect \Y $ne$wb_hyperram.v:276$489_Y
  end
  attribute \src "wb_hyperram.v:161.13-161.40"
  cell $or $or$wb_hyperram.v:161$223
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \hb_ram_valid
    connect \B \hb_reg_valid
    connect \Y $or$wb_hyperram.v:161$223_Y
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3915
    parameter \WIDTH 1
    connect \D 1'1
    connect \Q \f_past_valid
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3916
    parameter \WIDTH 2
    connect \D $0\wb_state[1:0]
    connect \Q \wb_state
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3917
    parameter \WIDTH 1
    connect \D \rst_i
    connect \Q $and$wb_hyperram.v:0$463_Y
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3919
    parameter \WIDTH 1
    connect \D \wb_clk_i
    connect \Q $and$wb_hyperram.v:0$472_Y
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3920
    parameter \WIDTH 1
    connect \D \wb_rst_i
    connect \Q $and$wb_hyperram.v:0$476_Y
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3926
    parameter \WIDTH 1
    connect \D \wbs_stb_i
    connect \Q $and$wb_hyperram.v:0$494_Y
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3929
    parameter \WIDTH 1
    connect \D \wbs_cyc_i
    connect \Q $and$wb_hyperram.v:0$507_Y
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3933
    parameter \WIDTH 32
    connect \D \wbs_addr_i
    connect \Q $past$wb_hyperram.v:329$17$0
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3934
    parameter \WIDTH 32
    connect \D \wbs_dat_i
    connect \Q $past$wb_hyperram.v:330$18$0
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3935
    parameter \WIDTH 4
    connect \D \wbs_sel_i
    connect \Q $past$wb_hyperram.v:331$19$0
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$3936
    parameter \WIDTH 1
    connect \D \wbs_we_i
    connect \Q $past$wb_hyperram.v:332$20$0
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4030
    parameter \WIDTH 1
    connect \D \wbs_sel_i [0]
    connect \Q $eq$wb_hyperram.v:543$796_Y
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4034
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:269$128_CHECK[0:0]$359
    connect \Q $formal$wb_hyperram.v:269$128_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4035
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:269$128_EN[0:0]$360
    connect \Q $formal$wb_hyperram.v:269$128_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4036
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:271$129_CHECK[0:0]$361
    connect \Q $formal$wb_hyperram.v:271$129_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4037
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:271$129_EN[0:0]$362
    connect \Q $formal$wb_hyperram.v:271$129_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4038
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:275$130_CHECK[0:0]$363
    connect \Q $formal$wb_hyperram.v:275$130_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4039
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:275$130_EN[0:0]$364
    connect \Q $formal$wb_hyperram.v:275$130_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4040
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:280$131_CHECK[0:0]$365
    connect \Q $formal$wb_hyperram.v:280$131_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4041
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:280$131_EN[0:0]$366
    connect \Q $formal$wb_hyperram.v:280$131_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4042
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:282$132_CHECK[0:0]$367
    connect \Q $formal$wb_hyperram.v:282$132_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4043
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:282$132_EN[0:0]$368
    connect \Q $formal$wb_hyperram.v:282$132_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4044
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:287$133_CHECK[0:0]$369
    connect \Q $formal$wb_hyperram.v:287$133_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4045
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:287$133_EN[0:0]$370
    connect \Q $formal$wb_hyperram.v:287$133_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4046
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:289$134_CHECK[0:0]$371
    connect \Q $formal$wb_hyperram.v:289$134_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4047
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:289$134_EN[0:0]$372
    connect \Q $formal$wb_hyperram.v:289$134_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4048
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:321$135_CHECK[0:0]$373
    connect \Q $formal$wb_hyperram.v:321$135_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4049
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:321$135_EN[0:0]$374
    connect \Q $formal$wb_hyperram.v:321$135_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4050
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:322$136_CHECK[0:0]$375
    connect \Q $formal$wb_hyperram.v:322$136_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4052
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:326$137_CHECK[0:0]$377
    connect \Q $formal$wb_hyperram.v:326$137_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4053
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:326$137_EN[0:0]$378
    connect \Q $formal$wb_hyperram.v:326$137_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4054
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:327$138_CHECK[0:0]$379
    connect \Q $formal$wb_hyperram.v:327$138_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4056
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:328$139_CHECK[0:0]$381
    connect \Q $formal$wb_hyperram.v:328$139_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4058
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:329$140_CHECK[0:0]$383
    connect \Q $formal$wb_hyperram.v:329$140_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4060
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:330$141_CHECK[0:0]$385
    connect \Q $formal$wb_hyperram.v:330$141_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4062
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:331$142_CHECK[0:0]$387
    connect \Q $formal$wb_hyperram.v:331$142_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4064
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:335$143_CHECK[0:0]$389
    connect \Q $formal$wb_hyperram.v:335$143_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4065
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:335$143_EN[0:0]$390
    connect \Q $formal$wb_hyperram.v:335$143_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4066
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:336$144_CHECK[0:0]$391
    connect \Q $formal$wb_hyperram.v:336$144_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4068
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:337$145_CHECK[0:0]$393
    connect \Q $formal$wb_hyperram.v:337$145_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4070
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:338$146_CHECK[0:0]$395
    connect \Q $formal$wb_hyperram.v:338$146_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4072
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:339$147_CHECK[0:0]$397
    connect \Q $formal$wb_hyperram.v:339$147_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4110
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:523$166_CHECK[0:0]$435
    connect \Q $formal$wb_hyperram.v:523$166_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4111
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:523$166_EN[0:0]$436
    connect \Q $formal$wb_hyperram.v:523$166_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4112
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:530$167_CHECK[0:0]$437
    connect \Q $formal$wb_hyperram.v:530$167_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4113
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:530$167_EN[0:0]$438
    connect \Q $formal$wb_hyperram.v:530$167_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4114
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:532$168_CHECK[0:0]$439
    connect \Q $formal$wb_hyperram.v:532$168_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4115
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:532$168_EN[0:0]$440
    connect \Q $formal$wb_hyperram.v:532$168_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4116
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:534$169_CHECK[0:0]$441
    connect \Q $formal$wb_hyperram.v:534$169_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4117
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:534$169_EN[0:0]$442
    connect \Q $formal$wb_hyperram.v:534$169_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4118
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:536$170_CHECK[0:0]$443
    connect \Q $formal$wb_hyperram.v:536$170_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4119
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:536$170_EN[0:0]$444
    connect \Q $formal$wb_hyperram.v:536$170_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4120
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:538$171_CHECK[0:0]$445
    connect \Q $formal$wb_hyperram.v:538$171_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4121
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:538$171_EN[0:0]$446
    connect \Q $formal$wb_hyperram.v:538$171_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4122
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:545$172_CHECK[0:0]$447
    connect \Q $formal$wb_hyperram.v:545$172_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4123
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:545$172_EN[0:0]$448
    connect \Q $formal$wb_hyperram.v:545$172_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4124
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:547$173_CHECK[0:0]$449
    connect \Q $formal$wb_hyperram.v:547$173_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4125
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:547$173_EN[0:0]$450
    connect \Q $formal$wb_hyperram.v:547$173_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4126
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:549$174_CHECK[0:0]$451
    connect \Q $formal$wb_hyperram.v:549$174_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4127
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:549$174_EN[0:0]$452
    connect \Q $formal$wb_hyperram.v:549$174_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4128
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:551$175_CHECK[0:0]$453
    connect \Q $formal$wb_hyperram.v:551$175_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4129
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:551$175_EN[0:0]$454
    connect \Q $formal$wb_hyperram.v:551$175_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4130
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:558$176_CHECK[0:0]$455
    connect \Q $formal$wb_hyperram.v:558$176_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4131
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:558$176_EN[0:0]$456
    connect \Q $formal$wb_hyperram.v:558$176_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4132
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:560$177_CHECK[0:0]$457
    connect \Q $formal$wb_hyperram.v:560$177_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4133
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:560$177_EN[0:0]$458
    connect \Q $formal$wb_hyperram.v:560$177_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4134
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:566$178_CHECK[0:0]$459
    connect \Q $formal$wb_hyperram.v:566$178_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4135
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:566$178_EN[0:0]$460
    connect \Q $formal$wb_hyperram.v:566$178_EN
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4136
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:568$179_CHECK[0:0]$461
    connect \Q $formal$wb_hyperram.v:568$179_CHECK
  end
  attribute \src "wb_hyperram.v:261.1-571.4"
  cell $ff $procdff$4137
    parameter \WIDTH 1
    connect \D $0$formal$wb_hyperram.v:568$179_EN[0:0]$462
    connect \Q $formal$wb_hyperram.v:568$179_EN
  end
  attribute \src "wb_hyperram.v:269.10-269.38|wb_hyperram.v:269.6-270.34"
  cell $mux $procmux$3237
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:269$471_Y
    connect \Y $procmux$3237_Y
  end
  attribute \src "wb_hyperram.v:268.9-268.21|wb_hyperram.v:268.5-273.8"
  cell $mux $procmux$3239
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3237_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:269$128_EN[0:0]$360
  end
  attribute \src "wb_hyperram.v:269.10-269.38|wb_hyperram.v:269.6-270.34"
  cell $mux $procmux$3241
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5191
    connect \B $logic_and$wb_hyperram.v:270$475_Y
    connect \S $logic_or$wb_hyperram.v:269$471_Y
    connect \Y $procmux$3241_Y
  end
  attribute \src "wb_hyperram.v:268.9-268.21|wb_hyperram.v:268.5-273.8"
  cell $mux $procmux$3243
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5193
    connect \B $procmux$3241_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:269$128_CHECK[0:0]$359
  end
  attribute \src "wb_hyperram.v:271.7-271.41|wb_hyperram.v:271.3-272.28"
  cell $mux $procmux$3245
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:271$484_Y
    connect \Y $procmux$3245_Y
  end
  attribute \src "wb_hyperram.v:268.9-268.21|wb_hyperram.v:268.5-273.8"
  cell $mux $procmux$3247
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3245_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:271$129_EN[0:0]$362
  end
  attribute \src "wb_hyperram.v:271.7-271.41|wb_hyperram.v:271.3-272.28"
  cell $mux $procmux$3249
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5195
    connect \B $logic_and$wb_hyperram.v:270$475_Y
    connect \S $logic_or$wb_hyperram.v:271$484_Y
    connect \Y $procmux$3249_Y
  end
  attribute \src "wb_hyperram.v:268.9-268.21|wb_hyperram.v:268.5-273.8"
  cell $mux $procmux$3251
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5197
    connect \B $procmux$3249_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:271$129_CHECK[0:0]$361
  end
  attribute \src "wb_hyperram.v:275.9-275.21|wb_hyperram.v:275.5-277.8"
  cell $mux $procmux$3253
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:275$130_EN[0:0]$364
  end
  attribute \src "wb_hyperram.v:275.9-275.21|wb_hyperram.v:275.5-277.8"
  cell $mux $procmux$3255
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5199
    connect \B $ne$wb_hyperram.v:276$489_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:275$130_CHECK[0:0]$363
  end
  attribute \src "wb_hyperram.v:280.7-280.20|wb_hyperram.v:280.3-281.19"
  cell $mux $procmux$3257
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$463_Y
    connect \Y $procmux$3257_Y
  end
  attribute \src "wb_hyperram.v:279.6-279.18|wb_hyperram.v:279.2-284.5"
  cell $mux $procmux$3259
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3257_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:280$131_EN[0:0]$366
  end
  attribute \src "wb_hyperram.v:280.7-280.20|wb_hyperram.v:280.3-281.19"
  cell $mux $procmux$3261
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:281$491_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5201
    connect \S $and$wb_hyperram.v:0$463_Y
    connect \Y $procmux$3261_Y
  end
  attribute \src "wb_hyperram.v:279.6-279.18|wb_hyperram.v:279.2-284.5"
  cell $mux $procmux$3263
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5203
    connect \B $procmux$3261_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:280$131_CHECK[0:0]$365
  end
  attribute \src "wb_hyperram.v:282.7-282.23|wb_hyperram.v:282.3-283.22"
  cell $mux $procmux$3265
    parameter \WIDTH 1
    connect \A 1'1
    connect \B 1'0
    connect \S $and$wb_hyperram.v:0$476_Y
    connect \Y $procmux$3265_Y
  end
  attribute \src "wb_hyperram.v:279.6-279.18|wb_hyperram.v:279.2-284.5"
  cell $mux $procmux$3267
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3265_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:282$132_EN[0:0]$368
  end
  attribute \src "wb_hyperram.v:282.7-282.23|wb_hyperram.v:282.3-283.22"
  cell $mux $procmux$3269
    parameter \WIDTH 1
    connect \A $logic_not$wb_hyperram.v:283$493_Y
    connect \B $auto$rtlil.cc:2817:Anyseq$5205
    connect \S $and$wb_hyperram.v:0$476_Y
    connect \Y $procmux$3269_Y
  end
  attribute \src "wb_hyperram.v:279.6-279.18|wb_hyperram.v:279.2-284.5"
  cell $mux $procmux$3271
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5207
    connect \B $procmux$3269_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:282$132_CHECK[0:0]$367
  end
  attribute \src "wb_hyperram.v:287.7-287.43|wb_hyperram.v:287.3-288.28"
  cell $mux $procmux$3273
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:287$502_Y
    connect \Y $procmux$3273_Y
  end
  attribute \src "wb_hyperram.v:286.6-286.18|wb_hyperram.v:286.2-291.5"
  cell $mux $procmux$3275
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3273_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:287$133_EN[0:0]$370
  end
  attribute \src "wb_hyperram.v:287.7-287.43|wb_hyperram.v:287.3-288.28"
  cell $mux $procmux$3277
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5209
    connect \B $logic_and$wb_hyperram.v:288$506_Y
    connect \S $logic_or$wb_hyperram.v:287$502_Y
    connect \Y $procmux$3277_Y
  end
  attribute \src "wb_hyperram.v:286.6-286.18|wb_hyperram.v:286.2-291.5"
  cell $mux $procmux$3279
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5211
    connect \B $procmux$3277_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:287$133_CHECK[0:0]$369
  end
  attribute \src "wb_hyperram.v:289.7-289.43|wb_hyperram.v:289.3-290.28"
  cell $mux $procmux$3281
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:289$515_Y
    connect \Y $procmux$3281_Y
  end
  attribute \src "wb_hyperram.v:286.6-286.18|wb_hyperram.v:286.2-291.5"
  cell $mux $procmux$3283
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3281_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:289$134_EN[0:0]$372
  end
  attribute \src "wb_hyperram.v:289.7-289.43|wb_hyperram.v:289.3-290.28"
  cell $mux $procmux$3285
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5213
    connect \B $logic_and$wb_hyperram.v:288$506_Y
    connect \S $logic_or$wb_hyperram.v:289$515_Y
    connect \Y $procmux$3285_Y
  end
  attribute \src "wb_hyperram.v:286.6-286.18|wb_hyperram.v:286.2-291.5"
  cell $mux $procmux$3287
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5215
    connect \B $procmux$3285_Y
    connect \S \f_past_valid
    connect \Y $0$formal$wb_hyperram.v:289$134_CHECK[0:0]$371
  end
  attribute \src "wb_hyperram.v:321.6-321.24|wb_hyperram.v:321.2-324.5"
  cell $mux $procmux$3289
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:321$525_Y
    connect \Y $0$formal$wb_hyperram.v:321$135_EN[0:0]$374
  end
  attribute \src "wb_hyperram.v:321.6-321.24|wb_hyperram.v:321.2-324.5"
  cell $mux $procmux$3291
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5217
    connect \B $0$formal$wb_hyperram.v:257$124_CHECK[0:0]$883
    connect \S $eq$wb_hyperram.v:321$525_Y
    connect \Y $0$formal$wb_hyperram.v:321$135_CHECK[0:0]$373
  end
  attribute \src "wb_hyperram.v:321.6-321.24|wb_hyperram.v:321.2-324.5"
  cell $mux $procmux$3295
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5219
    connect \B $0$formal$wb_hyperram.v:258$126_CHECK[0:0]$887
    connect \S $eq$wb_hyperram.v:321$525_Y
    connect \Y $0$formal$wb_hyperram.v:322$136_CHECK[0:0]$375
  end
  attribute \src "wb_hyperram.v:326.6-326.28|wb_hyperram.v:326.2-333.5"
  cell $mux $procmux$3297
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:326$528_Y
    connect \Y $0$formal$wb_hyperram.v:326$137_EN[0:0]$378
  end
  attribute \src "wb_hyperram.v:326.6-326.28|wb_hyperram.v:326.2-333.5"
  cell $mux $procmux$3299
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5221
    connect \B \wbs_cyc_i
    connect \S $eq$wb_hyperram.v:326$528_Y
    connect \Y $0$formal$wb_hyperram.v:326$137_CHECK[0:0]$377
  end
  attribute \src "wb_hyperram.v:326.6-326.28|wb_hyperram.v:326.2-333.5"
  cell $mux $procmux$3303
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5223
    connect \B \wbs_stb_i
    connect \S $eq$wb_hyperram.v:326$528_Y
    connect \Y $0$formal$wb_hyperram.v:327$138_CHECK[0:0]$379
  end
  attribute \src "wb_hyperram.v:326.6-326.28|wb_hyperram.v:326.2-333.5"
  cell $mux $procmux$3307
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5225
    connect \B $eq$wb_hyperram.v:329$529_Y
    connect \S $eq$wb_hyperram.v:326$528_Y
    connect \Y $0$formal$wb_hyperram.v:328$139_CHECK[0:0]$381
  end
  attribute \src "wb_hyperram.v:326.6-326.28|wb_hyperram.v:326.2-333.5"
  cell $mux $procmux$3311
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5227
    connect \B $eq$wb_hyperram.v:330$530_Y
    connect \S $eq$wb_hyperram.v:326$528_Y
    connect \Y $0$formal$wb_hyperram.v:329$140_CHECK[0:0]$383
  end
  attribute \src "wb_hyperram.v:326.6-326.28|wb_hyperram.v:326.2-333.5"
  cell $mux $procmux$3315
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5229
    connect \B $eq$wb_hyperram.v:331$531_Y
    connect \S $eq$wb_hyperram.v:326$528_Y
    connect \Y $0$formal$wb_hyperram.v:330$141_CHECK[0:0]$385
  end
  attribute \src "wb_hyperram.v:326.6-326.28|wb_hyperram.v:326.2-333.5"
  cell $mux $procmux$3319
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5231
    connect \B $eq$wb_hyperram.v:332$532_Y
    connect \S $eq$wb_hyperram.v:326$528_Y
    connect \Y $0$formal$wb_hyperram.v:331$142_CHECK[0:0]$387
  end
  attribute \src "wb_hyperram.v:335.6-335.27|wb_hyperram.v:335.2-341.5"
  cell $mux $procmux$3321
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:335$533_Y
    connect \Y $0$formal$wb_hyperram.v:335$143_EN[0:0]$390
  end
  attribute \src "wb_hyperram.v:335.6-335.27|wb_hyperram.v:335.2-341.5"
  cell $mux $procmux$3323
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5233
    connect \B $0$formal$wb_hyperram.v:257$124_CHECK[0:0]$883
    connect \S $eq$wb_hyperram.v:335$533_Y
    connect \Y $0$formal$wb_hyperram.v:335$143_CHECK[0:0]$389
  end
  attribute \src "wb_hyperram.v:335.6-335.27|wb_hyperram.v:335.2-341.5"
  cell $mux $procmux$3327
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5235
    connect \B $eq$wb_hyperram.v:329$529_Y
    connect \S $eq$wb_hyperram.v:335$533_Y
    connect \Y $0$formal$wb_hyperram.v:336$144_CHECK[0:0]$391
  end
  attribute \src "wb_hyperram.v:335.6-335.27|wb_hyperram.v:335.2-341.5"
  cell $mux $procmux$3331
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5237
    connect \B $eq$wb_hyperram.v:330$530_Y
    connect \S $eq$wb_hyperram.v:335$533_Y
    connect \Y $0$formal$wb_hyperram.v:337$145_CHECK[0:0]$393
  end
  attribute \src "wb_hyperram.v:335.6-335.27|wb_hyperram.v:335.2-341.5"
  cell $mux $procmux$3335
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5239
    connect \B $eq$wb_hyperram.v:331$531_Y
    connect \S $eq$wb_hyperram.v:335$533_Y
    connect \Y $0$formal$wb_hyperram.v:338$146_CHECK[0:0]$395
  end
  attribute \src "wb_hyperram.v:335.6-335.27|wb_hyperram.v:335.2-341.5"
  cell $mux $procmux$3339
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5241
    connect \B $eq$wb_hyperram.v:332$532_Y
    connect \S $eq$wb_hyperram.v:335$533_Y
    connect \Y $0$formal$wb_hyperram.v:339$147_CHECK[0:0]$397
  end
  attribute \src "wb_hyperram.v:523.6-523.30|wb_hyperram.v:523.2-525.5"
  cell $mux $procmux$3413
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:523$748_Y
    connect \Y $0$formal$wb_hyperram.v:523$166_EN[0:0]$436
  end
  attribute \src "wb_hyperram.v:523.6-523.30|wb_hyperram.v:523.2-525.5"
  cell $mux $procmux$3415
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5243
    connect \B $logic_not$wb_hyperram.v:375$580_Y
    connect \S $logic_or$wb_hyperram.v:523$748_Y
    connect \Y $0$formal$wb_hyperram.v:523$166_CHECK[0:0]$435
  end
  attribute \src "wb_hyperram.v:529.7-529.96|wb_hyperram.v:529.3-530.52"
  cell $mux $procmux$3417
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:529$759_Y
    connect \Y $procmux$3417_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3419
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3417_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:530$167_EN[0:0]$438
  end
  attribute \src "wb_hyperram.v:529.7-529.96|wb_hyperram.v:529.3-530.52"
  cell $mux $procmux$3421
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5245
    connect \B $eq$wb_hyperram.v:530$760_Y
    connect \S $logic_and$wb_hyperram.v:529$759_Y
    connect \Y $procmux$3421_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3423
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5247
    connect \B $procmux$3421_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:530$167_CHECK[0:0]$437
  end
  attribute \src "wb_hyperram.v:531.7-531.78|wb_hyperram.v:531.3-532.98"
  cell $mux $procmux$3425
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:531$765_Y
    connect \Y $procmux$3425_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3427
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3425_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:532$168_EN[0:0]$440
  end
  attribute \src "wb_hyperram.v:531.7-531.78|wb_hyperram.v:531.3-532.98"
  cell $mux $procmux$3429
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5249
    connect \B $eq$wb_hyperram.v:532$766_Y
    connect \S $logic_and$wb_hyperram.v:531$765_Y
    connect \Y $procmux$3429_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3431
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5251
    connect \B $procmux$3429_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:532$168_CHECK[0:0]$439
  end
  attribute \src "wb_hyperram.v:533.7-533.81|wb_hyperram.v:533.3-534.75"
  cell $mux $procmux$3433
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:533$771_Y
    connect \Y $procmux$3433_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3435
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3433_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:534$169_EN[0:0]$442
  end
  attribute \src "wb_hyperram.v:533.7-533.81|wb_hyperram.v:533.3-534.75"
  cell $mux $procmux$3437
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5253
    connect \B $eq$wb_hyperram.v:534$772_Y
    connect \S $logic_and$wb_hyperram.v:533$771_Y
    connect \Y $procmux$3437_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3439
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5255
    connect \B $procmux$3437_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:534$169_CHECK[0:0]$441
  end
  attribute \src "wb_hyperram.v:535.7-535.76|wb_hyperram.v:535.3-536.66"
  cell $mux $procmux$3441
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:535$777_Y
    connect \Y $procmux$3441_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3443
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3441_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:536$170_EN[0:0]$444
  end
  attribute \src "wb_hyperram.v:535.7-535.76|wb_hyperram.v:535.3-536.66"
  cell $mux $procmux$3445
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5257
    connect \B $eq$wb_hyperram.v:536$778_Y
    connect \S $logic_and$wb_hyperram.v:535$777_Y
    connect \Y $procmux$3445_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3447
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5259
    connect \B $procmux$3445_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:536$170_CHECK[0:0]$443
  end
  attribute \src "wb_hyperram.v:537.7-537.75|wb_hyperram.v:537.3-538.65"
  cell $mux $procmux$3449
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:537$783_Y
    connect \Y $procmux$3449_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3451
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3449_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:538$171_EN[0:0]$446
  end
  attribute \src "wb_hyperram.v:537.7-537.75|wb_hyperram.v:537.3-538.65"
  cell $mux $procmux$3453
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5261
    connect \B $eq$wb_hyperram.v:538$784_Y
    connect \S $logic_and$wb_hyperram.v:537$783_Y
    connect \Y $procmux$3453_Y
  end
  attribute \src "wb_hyperram.v:528.6-528.41|wb_hyperram.v:528.2-539.5"
  cell $mux $procmux$3455
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5263
    connect \B $procmux$3453_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:538$171_CHECK[0:0]$445
  end
  attribute \src "wb_hyperram.v:544.8-544.45|wb_hyperram.v:544.4-545.91"
  cell $mux $procmux$3457
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:544$798_Y
    connect \Y $procmux$3457_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.111|wb_hyperram.v:543.3-552.6"
  cell $mux $procmux$3459
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3457_Y
    connect \S $logic_and$wb_hyperram.v:543$797_Y
    connect \Y $procmux$3459_Y
  end
  attribute \src "wb_hyperram.v:542.6-542.41|wb_hyperram.v:542.2-553.5"
  cell $mux $procmux$3461
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3459_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:545$172_EN[0:0]$448
  end
  attribute \src "wb_hyperram.v:544.8-544.45|wb_hyperram.v:544.4-545.91"
  cell $mux $procmux$3463
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5265
    connect \B $eq$wb_hyperram.v:545$799_Y
    connect \S $eq$wb_hyperram.v:544$798_Y
    connect \Y $procmux$3463_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.111|wb_hyperram.v:543.3-552.6"
  cell $mux $procmux$3465
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5267
    connect \B $procmux$3463_Y
    connect \S $logic_and$wb_hyperram.v:543$797_Y
    connect \Y $procmux$3465_Y
  end
  attribute \src "wb_hyperram.v:542.6-542.41|wb_hyperram.v:542.2-553.5"
  cell $mux $procmux$3467
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5269
    connect \B $procmux$3465_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:545$172_CHECK[0:0]$447
  end
  attribute \src "wb_hyperram.v:546.8-546.48|wb_hyperram.v:546.4-547.69"
  cell $mux $procmux$3469
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:546$800_Y
    connect \Y $procmux$3469_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.111|wb_hyperram.v:543.3-552.6"
  cell $mux $procmux$3471
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3469_Y
    connect \S $logic_and$wb_hyperram.v:543$797_Y
    connect \Y $procmux$3471_Y
  end
  attribute \src "wb_hyperram.v:542.6-542.41|wb_hyperram.v:542.2-553.5"
  cell $mux $procmux$3473
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3471_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:547$173_EN[0:0]$450
  end
  attribute \src "wb_hyperram.v:546.8-546.48|wb_hyperram.v:546.4-547.69"
  cell $mux $procmux$3475
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5271
    connect \B $eq$wb_hyperram.v:547$801_Y
    connect \S $eq$wb_hyperram.v:546$800_Y
    connect \Y $procmux$3475_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.111|wb_hyperram.v:543.3-552.6"
  cell $mux $procmux$3477
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5273
    connect \B $procmux$3475_Y
    connect \S $logic_and$wb_hyperram.v:543$797_Y
    connect \Y $procmux$3477_Y
  end
  attribute \src "wb_hyperram.v:542.6-542.41|wb_hyperram.v:542.2-553.5"
  cell $mux $procmux$3479
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5275
    connect \B $procmux$3477_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:547$173_CHECK[0:0]$449
  end
  attribute \src "wb_hyperram.v:548.8-548.43|wb_hyperram.v:548.4-549.57"
  cell $mux $procmux$3481
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:548$802_Y
    connect \Y $procmux$3481_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.111|wb_hyperram.v:543.3-552.6"
  cell $mux $procmux$3483
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3481_Y
    connect \S $logic_and$wb_hyperram.v:543$797_Y
    connect \Y $procmux$3483_Y
  end
  attribute \src "wb_hyperram.v:542.6-542.41|wb_hyperram.v:542.2-553.5"
  cell $mux $procmux$3485
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3483_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:549$174_EN[0:0]$452
  end
  attribute \src "wb_hyperram.v:548.8-548.43|wb_hyperram.v:548.4-549.57"
  cell $mux $procmux$3487
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5277
    connect \B $eq$wb_hyperram.v:549$803_Y
    connect \S $eq$wb_hyperram.v:548$802_Y
    connect \Y $procmux$3487_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.111|wb_hyperram.v:543.3-552.6"
  cell $mux $procmux$3489
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5279
    connect \B $procmux$3487_Y
    connect \S $logic_and$wb_hyperram.v:543$797_Y
    connect \Y $procmux$3489_Y
  end
  attribute \src "wb_hyperram.v:542.6-542.41|wb_hyperram.v:542.2-553.5"
  cell $mux $procmux$3491
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5281
    connect \B $procmux$3489_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:549$174_CHECK[0:0]$451
  end
  attribute \src "wb_hyperram.v:550.8-550.35|wb_hyperram.v:550.4-551.55"
  cell $mux $procmux$3493
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $eq$wb_hyperram.v:537$782_Y
    connect \Y $procmux$3493_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.111|wb_hyperram.v:543.3-552.6"
  cell $mux $procmux$3495
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3493_Y
    connect \S $logic_and$wb_hyperram.v:543$797_Y
    connect \Y $procmux$3495_Y
  end
  attribute \src "wb_hyperram.v:542.6-542.41|wb_hyperram.v:542.2-553.5"
  cell $mux $procmux$3497
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3495_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:551$175_EN[0:0]$454
  end
  attribute \src "wb_hyperram.v:550.8-550.35|wb_hyperram.v:550.4-551.55"
  cell $mux $procmux$3499
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5283
    connect \B $eq$wb_hyperram.v:551$805_Y
    connect \S $eq$wb_hyperram.v:537$782_Y
    connect \Y $procmux$3499_Y
  end
  attribute \src "wb_hyperram.v:543.7-543.111|wb_hyperram.v:543.3-552.6"
  cell $mux $procmux$3501
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5285
    connect \B $procmux$3499_Y
    connect \S $logic_and$wb_hyperram.v:543$797_Y
    connect \Y $procmux$3501_Y
  end
  attribute \src "wb_hyperram.v:542.6-542.41|wb_hyperram.v:542.2-553.5"
  cell $mux $procmux$3503
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5287
    connect \B $procmux$3501_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:551$175_CHECK[0:0]$453
  end
  attribute \src "wb_hyperram.v:557.7-557.94|wb_hyperram.v:557.3-558.55"
  cell $mux $procmux$3505
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:557$815_Y
    connect \Y $procmux$3505_Y
  end
  attribute \src "wb_hyperram.v:556.6-556.41|wb_hyperram.v:556.2-561.5"
  cell $mux $procmux$3507
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3505_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:558$176_EN[0:0]$456
  end
  attribute \src "wb_hyperram.v:557.7-557.94|wb_hyperram.v:557.3-558.55"
  cell $mux $procmux$3509
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5289
    connect \B $eq$wb_hyperram.v:558$816_Y
    connect \S $logic_and$wb_hyperram.v:557$815_Y
    connect \Y $procmux$3509_Y
  end
  attribute \src "wb_hyperram.v:556.6-556.41|wb_hyperram.v:556.2-561.5"
  cell $mux $procmux$3511
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5291
    connect \B $procmux$3509_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:558$176_CHECK[0:0]$455
  end
  attribute \src "wb_hyperram.v:559.7-559.94|wb_hyperram.v:559.3-560.55"
  cell $mux $procmux$3513
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:559$822_Y
    connect \Y $procmux$3513_Y
  end
  attribute \src "wb_hyperram.v:556.6-556.41|wb_hyperram.v:556.2-561.5"
  cell $mux $procmux$3515
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3513_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:560$177_EN[0:0]$458
  end
  attribute \src "wb_hyperram.v:559.7-559.94|wb_hyperram.v:559.3-560.55"
  cell $mux $procmux$3517
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5293
    connect \B $eq$wb_hyperram.v:558$816_Y
    connect \S $logic_and$wb_hyperram.v:559$822_Y
    connect \Y $procmux$3517_Y
  end
  attribute \src "wb_hyperram.v:556.6-556.41|wb_hyperram.v:556.2-561.5"
  cell $mux $procmux$3519
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5295
    connect \B $procmux$3517_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:560$177_CHECK[0:0]$457
  end
  attribute \src "wb_hyperram.v:565.7-565.106|wb_hyperram.v:565.3-566.42"
  cell $mux $procmux$3521
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:565$834_Y
    connect \Y $procmux$3521_Y
  end
  attribute \src "wb_hyperram.v:564.6-564.41|wb_hyperram.v:564.2-569.5"
  cell $mux $procmux$3523
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3521_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:566$178_EN[0:0]$460
  end
  attribute \src "wb_hyperram.v:565.7-565.106|wb_hyperram.v:565.3-566.42"
  cell $mux $procmux$3525
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5297
    connect \B $logic_not$wb_hyperram.v:375$580_Y
    connect \S $logic_and$wb_hyperram.v:565$834_Y
    connect \Y $procmux$3525_Y
  end
  attribute \src "wb_hyperram.v:564.6-564.41|wb_hyperram.v:564.2-569.5"
  cell $mux $procmux$3527
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5299
    connect \B $procmux$3525_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:566$178_CHECK[0:0]$459
  end
  attribute \src "wb_hyperram.v:567.7-567.106|wb_hyperram.v:567.3-568.42"
  cell $mux $procmux$3529
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_and$wb_hyperram.v:567$842_Y
    connect \Y $procmux$3529_Y
  end
  attribute \src "wb_hyperram.v:564.6-564.41|wb_hyperram.v:564.2-569.5"
  cell $mux $procmux$3531
    parameter \WIDTH 1
    connect \A 1'0
    connect \B $procmux$3529_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:568$179_EN[0:0]$462
  end
  attribute \src "wb_hyperram.v:567.7-567.106|wb_hyperram.v:567.3-568.42"
  cell $mux $procmux$3533
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5301
    connect \B $logic_not$wb_hyperram.v:375$580_Y
    connect \S $logic_and$wb_hyperram.v:567$842_Y
    connect \Y $procmux$3533_Y
  end
  attribute \src "wb_hyperram.v:564.6-564.41|wb_hyperram.v:564.2-569.5"
  cell $mux $procmux$3535
    parameter \WIDTH 1
    connect \A $auto$rtlil.cc:2817:Anyseq$5303
    connect \B $procmux$3533_Y
    connect \S $logic_and$wb_hyperram.v:528$753_Y
    connect \Y $0$formal$wb_hyperram.v:568$179_CHECK[0:0]$461
  end
  attribute \src "wb_hyperram.v:313.10-313.20|wb_hyperram.v:313.6-315.9"
  cell $mux $procmux$3537
    parameter \WIDTH 2
    connect \A 2'01
    connect \B \wb_state
    connect \S \wbs_stb_i
    connect \Y $procmux$3537_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:298.4-317.11"
  cell $pmux $procmux$3539
    parameter \S_WIDTH 4
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B { 2'01 $procmux$3544_Y $procmux$3541_Y $procmux$3537_Y }
    connect \S { $eq$wb_hyperram.v:321$525_Y $procmux$3546_CMP $eq$wb_hyperram.v:326$528_Y $eq$wb_hyperram.v:335$533_Y }
    connect \Y $procmux$3539_Y
  end
  attribute \src "wb_hyperram.v:308.10-308.19|wb_hyperram.v:308.6-310.9"
  cell $mux $procmux$3541
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'11
    connect \S \wbs_ack_o
    connect \Y $procmux$3541_Y
  end
  attribute \src "wb_hyperram.v:303.10-303.32|wb_hyperram.v:303.6-305.9"
  cell $mux $procmux$3544
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B 2'10
    connect \S $logic_and$wb_hyperram.v:303$523_Y
    connect \Y $procmux$3544_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:298.4-317.11"
  cell $eq $procmux$3546_CMP0
    parameter \A_SIGNED 0
    parameter \A_WIDTH 2
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \wb_state
    connect \B 1'1
    connect \Y $procmux$3546_CMP
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:295.7-295.24|wb_hyperram.v:295.3-318.6"
  cell $mux $procmux$3549
    parameter \WIDTH 2
    connect \A $procmux$3539_Y
    connect \B 2'00
    connect \S $logic_or$wb_hyperram.v:160$222_Y
    connect \Y $procmux$3549_Y
  end
  attribute \src "wb_hyperram.v:294.6-294.34|wb_hyperram.v:294.2-319.5"
  cell $mux $procmux$3551
    parameter \WIDTH 2
    connect \A \wb_state
    connect \B $procmux$3549_Y
    connect \S $logic_and$wb_hyperram.v:294$521_Y
    connect \Y $0\wb_state[1:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:218.7-218.24|wb_hyperram.v:218.3-231.6"
  cell $mux $procmux$3554
    parameter \WIDTH 1
    connect \A $or$wb_hyperram.v:161$223_Y
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:160$222_Y
    connect \Y $0\hb_valid_prev_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:218.7-218.24|wb_hyperram.v:218.3-231.6"
  cell $mux $procmux$3557
    parameter \WIDTH 1
    connect \A \csr_valid
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:160$222_Y
    connect \Y $0\csr_valid_prev_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:226.8-226.106|wb_hyperram.v:226.4-230.7"
  cell $mux $procmux$3560
    parameter \WIDTH 1
    connect \A 1'0
    connect \B 1'1
    connect \S $logic_or$wb_hyperram.v:226$236_Y
    connect \Y $procmux$3560_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:218.7-218.24|wb_hyperram.v:218.3-231.6"
  cell $mux $procmux$3563
    parameter \WIDTH 1
    connect \A $procmux$3560_Y
    connect \B 1'0
    connect \S $logic_or$wb_hyperram.v:160$222_Y
    connect \Y $0\csr_ack_r[0:0]
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:204.10-204.110|wb_hyperram.v:204.6-207.33"
  cell $mux $procmux$3566
    parameter \WIDTH 32
    connect \A 0
    connect \B \hb_data_out
    connect \S $logic_or$wb_hyperram.v:204$229_Y
    connect \Y $procmux$3566_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:0.0-0.0|wb_hyperram.v:197.4-209.11"
  cell $pmux $procmux$3569
    parameter \S_WIDTH 5
    parameter \WIDTH 32
    connect \A $procmux$3566_Y
    connect \B { 26'00000000000000000000000000 \fixed_latency \double_latency \tacc 24'000000000000000000000000 \tpre \tpost 28'0000000000000000000000000000 \tcsh 27'000000000000000000000000000 \trmax 31'0000000000000000000000000000000 \hb_read_timeout }
    connect \S { $eq$wb_hyperram.v:531$764_Y $eq$wb_hyperram.v:533$770_Y $eq$wb_hyperram.v:537$782_Y $eq$wb_hyperram.v:535$776_Y $eq$wb_hyperram.v:529$758_Y }
    connect \Y $procmux$3569_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:194.7-194.15|wb_hyperram.v:194.3-210.6"
  cell $mux $procmux$3576
    parameter \WIDTH 32
    connect \A $procmux$3569_Y
    connect \B 0
    connect \S \wbs_we_i
    connect \Y \wbs_dat_o
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:69.12-69.21|wb_hyperram.v:69.8-72.21"
  cell $mux $procmux$3579
    parameter \WIDTH 32
    connect \A 0
    connect \B $and$wb_hyperram.v:66$193_Y
    connect \S \csr_valid
    connect \Y $procmux$3579_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:67.12-67.24|wb_hyperram.v:67.8-72.21"
  cell $mux $procmux$3582
    parameter \WIDTH 32
    connect \A $procmux$3579_Y
    connect \B $and$wb_hyperram.v:68$194_Y
    connect \S \hb_ram_valid
    connect \Y $procmux$3582_Y
  end
  attribute \full_case 1
  attribute \src "wb_hyperram.v:65.7-65.19|wb_hyperram.v:65.3-72.21"
  cell $mux $procmux$3585
    parameter \WIDTH 32
    connect \A $procmux$3582_Y
    connect \B $and$wb_hyperram.v:66$193_Y
    connect \S \hb_reg_valid
    connect \Y \sub_address
  end
  attribute \src "wb_hyperram.v:234.21-236.30"
  cell $mux $ternary$wb_hyperram.v:234$240
    parameter \WIDTH 1
    connect \A $and$wb_hyperram.v:236$239_Y
    connect \B $logic_and$wb_hyperram.v:235$238_Y
    connect \S $logic_or$wb_hyperram.v:234$237_Y
    connect \Y \wbs_ack_o
  end
  attribute \src "wb_hyperram.v:566.4-566.41"
  cell $assert \_rd_wr_hb_ram_
    connect \A $formal$wb_hyperram.v:566$178_CHECK
    connect \EN $formal$wb_hyperram.v:566$178_EN
  end
  attribute \src "wb_hyperram.v:568.4-568.41"
  cell $assert \_rd_wr_hb_reg_
    connect \A $formal$wb_hyperram.v:568$179_CHECK
    connect \EN $formal$wb_hyperram.v:568$179_EN
  end
  attribute \src "wb_hyperram.v:558.4-558.54"
  cell $assert \_read_hb_ram_
    connect \A $formal$wb_hyperram.v:558$176_CHECK
    connect \EN $formal$wb_hyperram.v:558$176_EN
  end
  attribute \src "wb_hyperram.v:560.4-560.54"
  cell $assert \_read_hb_reg_
    connect \A $formal$wb_hyperram.v:560$177_CHECK
    connect \EN $formal$wb_hyperram.v:560$177_EN
  end
  attribute \src "wb_hyperram.v:532.4-532.97"
  cell $assert \_read_latency_reg
    connect \A $formal$wb_hyperram.v:532$168_CHECK
    connect \EN $formal$wb_hyperram.v:532$168_EN
  end
  attribute \src "wb_hyperram.v:530.4-530.51"
  cell $assert \_read_status_timeout_
    connect \A $formal$wb_hyperram.v:530$167_CHECK
    connect \EN $formal$wb_hyperram.v:530$167_EN
  end
  attribute \src "wb_hyperram.v:538.4-538.64"
  cell $assert \_read_tcsh_reg
    connect \A $formal$wb_hyperram.v:538$171_CHECK
    connect \EN $formal$wb_hyperram.v:538$171_EN
  end
  attribute \src "wb_hyperram.v:534.4-534.74"
  cell $assert \_read_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:534$169_CHECK
    connect \EN $formal$wb_hyperram.v:534$169_EN
  end
  attribute \src "wb_hyperram.v:536.4-536.65"
  cell $assert \_read_trmax_reg
    connect \A $formal$wb_hyperram.v:536$170_CHECK
    connect \EN $formal$wb_hyperram.v:536$170_EN
  end
  attribute \src "wb_hyperram.v:545.5-545.90"
  cell $assert \_write_latency_reg
    connect \A $formal$wb_hyperram.v:545$172_CHECK
    connect \EN $formal$wb_hyperram.v:545$172_EN
  end
  attribute \src "wb_hyperram.v:551.5-551.54"
  cell $assert \_write_tcsh_reg
    connect \A $formal$wb_hyperram.v:551$175_CHECK
    connect \EN $formal$wb_hyperram.v:551$175_EN
  end
  attribute \src "wb_hyperram.v:547.5-547.68"
  cell $assert \_write_tpre_tpost_reg
    connect \A $formal$wb_hyperram.v:547$173_CHECK
    connect \EN $formal$wb_hyperram.v:547$173_EN
  end
  attribute \src "wb_hyperram.v:549.5-549.56"
  cell $assert \_write_trmax_reg
    connect \A $formal$wb_hyperram.v:549$174_CHECK
    connect \EN $formal$wb_hyperram.v:549$174_EN
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:157.11-190.3"
  cell \hyperram \hram
    connect \addr_i \sub_address
    connect \clk_i \wb_clk_i
    connect \data_i \wbs_dat_i
    connect \data_o \hb_data_out
    connect \double_latency_i \double_latency
    connect \fixed_latency_i \fixed_latency
    connect \hb_clk_o \hb_clk_o
    connect \hb_clkn_o \hb_clkn_o
    connect \hb_csn_o \hb_csn_o
    connect \hb_dq_i \hb_dq_i
    connect \hb_dq_o \hb_dq_o
    connect \hb_dq_oen \hb_dq_oen
    connect \hb_rstn_o \hb_rstn_o
    connect \hb_rwds_i \hb_rwds_i
    connect \hb_rwds_o \hb_rwds_o
    connect \hb_rwds_oen \hb_rwds_oen
    connect \read_timeout_o \hb_read_timeout
    connect \ready_o \hb_ready
    connect \regspace_i \hb_reg_valid
    connect \rst_i $logic_or$wb_hyperram.v:160$222_Y
    connect \sel_i \wbs_sel_i
    connect \tacc_i \tacc
    connect \tcsh_i \tcsh
    connect \tpost_i \tpost
    connect \tpre_i \tpre
    connect \trmax_i \trmax
    connect \valid_i $or$wb_hyperram.v:161$223_Y
    connect \wren_i \wbs_we_i
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:102.2-109.3"
  cell $paramod$0cb3357dc5241add6b274ec068a87eceeeb433f5\register_rw \latency_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [5:0]
    connect \data_out { \fixed_latency \double_latency \tacc }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:106$209_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:130.2-137.3"
  cell $paramod$0bb65c9adccbb8b5bdd22886d32571d8dcb03d28\register_rw \tcsh_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [3:0]
    connect \data_out \tcsh
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:134$217_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:116.2-123.3"
  cell $paramod$7c35477155378bfbfbca6ad3e10976003272f73c\register_rw \tpre_tpost_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [7:0]
    connect \data_out { \tpre \tpost }
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:120$213_Y
  end
  attribute \module_not_derived 1
  attribute \src "wb_hyperram.v:144.2-151.3"
  cell $paramod$d13e8dadfccc27092c88b79af8c27ba50a9734f7\register_rw \trmax_shadow_reg
    connect \clk \wb_clk_i
    connect \data_in \wbs_dat_i [4:0]
    connect \data_out \trmax
    connect \rst \wb_rst_i
    connect \wren $logic_and$wb_hyperram.v:148$221_Y
  end
  connect \data_out \wbs_dat_o
end
