# Periphery Primitives Parameters and Properties (P4)
#
# This file contains the list of Verilog parameters and SDC properties that are
# allowed for periphery primitives.
#
# See https://rapidsilicon.atlassian.net/wiki/spaces/RS/pages/214368265/Periphery+Primitive+Parameters+and+Properties+Definitions+P4DEF for more details
#
# The name needs to match the filename root
# name: <primitive name>
# desc: <optional description>
#
# ports:
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#   <portname>:
#       dir: <input, output, inout>
#       desc: <optional description>
#
# # set as Verilog parameter
# parameters:
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>
#    <parameter_name>:
#        desc: <description>
#        values:
#          - <enum_name>
#          - <enum_name>  
#
# # set in SDC or by synthesis attribute
# properties:
#    <property_name>:
#        desc: <description>
#        values: 
#          - <enum_name>
#          - <enum_name>
#    <property_name>:
#        desc: <description>
#          - <enum_name>
#          - <enum_name>
#
# primitive name should match the filename root.
name: SOC_FPGA_INTF_AXI_M1
desc: SOC interface connection AXI Master 1
category: periphery

ports:
   M1_ARADDR:
     dir: input
     desc: 
   M1_ARBURST:
     dir: input
     desc: 
   M1_ARCACHE:
     dir: input
     desc: 
   M1_ARID:
     dir: input
     desc: 
   M1_ARLEN:
     dir: input
     desc: 
   M1_ARLOCK:
     dir: input
     desc: 
   M1_ARPROT:
     dir: input
     desc: 
   M1_ARREADY:
     dir: output
     desc: 
   M1_ARSIZE:
     dir: input
     desc: 
   M1_ARVALID:
     dir: input
     desc: 
   M1_AWADDR:
     dir: input
     desc: 
   M1_AWBURST:
     dir: input
     desc: 
   M1_AWCACHE:
     dir: input
     desc: 
   M1_AWID:
     dir: input
     desc: 
   M1_AWLEN:
     dir: input
     desc: 
   M1_AWLOCK:
     dir: input
     desc: 
   M1_AWPROT:
     dir: input
     desc: 
   M1_AWREADY:
     dir: output
     desc: 
   M1_AWSIZE:
     dir: input
     desc: 
   M1_AWVALID:
     dir: input
     desc: 
   M1_BID:
     dir: output
     desc: 
   M1_BREADY:
     dir: input
     desc: 
   M1_BRESP:
     dir: output
     desc: 
   M1_BVALID:
     dir: output
     desc: 
   M1_RDATA:
     dir: output
     desc: 
   M1_RID:
     dir: output
     desc: 
   M1_RLAST:
     dir: output
     desc: 
   M1_RREADY:
     dir: input
     desc: 
   M1_RRESP:
     dir: output
     desc: 
   M1_RVALID:
     dir: output
     desc: 
   M1_WDATA:
     dir: input
     desc: 
   M1_WLAST:
     dir: input
     desc: 
   M1_WREADY:
     dir: output
     desc: 
   M1_WSTRB:
     dir: input
     desc: 
   M1_WVALID:
     dir: input
     desc: 
   M1_ACLK:
     dir: input
     desc: 
   M1_ARESETN_I:
     dir: output
     desc: 
