{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435064539431 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435064539434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 15:02:18 2015 " "Processing started: Tue Jun 23 15:02:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435064539434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1435064539434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off osop2vhd_test -c top_level --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off osop2vhd_test -c top_level --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1435064539435 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1435064539926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_1-behavioural " "Found design unit 1: zero_1-behavioural" {  } { { "zero_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/zero_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541533 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_1 " "Found entity 1: zero_1" {  } { { "zero_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/zero_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xr2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xr2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xr2_1-behavioural " "Found design unit 1: xr2_1-behavioural" {  } { { "xr2_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/xr2_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541541 ""} { "Info" "ISGN_ENTITY_NAME" "1 xr2_1 " "Found entity 1: xr2_1" {  } { { "xr2_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/xr2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behavioural " "Found design unit 1: top_level-behavioural" {  } { { "top_level.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541549 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slansky_nbit0_32_nbit1_32_extended_false_signed_true-behavioural " "Found design unit 1: slansky_nbit0_32_nbit1_32_extended_false_signed_true-behavioural" {  } { { "slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541556 ""} { "Info" "ISGN_ENTITY_NAME" "1 slansky_nbit0_32_nbit1_32_extended_false_signed_true " "Found entity 1: slansky_nbit0_32_nbit1_32_extended_false_signed_true" {  } { { "slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pigibus32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pigibus32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pigibus32-behavioural " "Found design unit 1: pigibus32-behavioural" {  } { { "pigibus32.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pigibus32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541564 ""} { "Info" "ISGN_ENTITY_NAME" "1 pigibus32 " "Found entity 1: pigibus32" {  } { { "pigibus32.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pigibus32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pigibus16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pigibus16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pigibus16-behavioural " "Found design unit 1: pigibus16-behavioural" {  } { { "pigibus16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pigibus16.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541571 ""} { "Info" "ISGN_ENTITY_NAME" "1 pigibus16 " "Found entity 1: pigibus16" {  } { { "pigibus16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pigibus16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pigi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pigi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pigi-behavioural " "Found design unit 1: pigi-behavioural" {  } { { "pigi.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pigi.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541579 ""} { "Info" "ISGN_ENTITY_NAME" "1 pigi " "Found entity 1: pigi" {  } { { "pigi.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pigi.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pgtree32slansky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pgtree32slansky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pgtree32slansky-behavioural " "Found design unit 1: pgtree32slansky-behavioural" {  } { { "pgtree32slansky.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pgtree32slansky.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541589 ""} { "Info" "ISGN_ENTITY_NAME" "1 pgtree32slansky " "Found entity 1: pgtree32slansky" {  } { { "pgtree32slansky.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pgtree32slansky.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pgtree16slansky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pgtree16slansky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pgtree16slansky-behavioural " "Found design unit 1: pgtree16slansky-behavioural" {  } { { "pgtree16slansky.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pgtree16slansky.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541596 ""} { "Info" "ISGN_ENTITY_NAME" "1 pgtree16slansky " "Found entity 1: pgtree16slansky" {  } { { "pgtree16slansky.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pgtree16slansky.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pg-behavioural " "Found design unit 1: pg-behavioural" {  } { { "pg.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pg.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541603 ""} { "Info" "ISGN_ENTITY_NAME" "1 pg " "Found entity 1: pg" {  } { { "pg.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "one_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file one_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_1-behavioural " "Found design unit 1: one_1-behavioural" {  } { { "one_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/one_1.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541610 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_1 " "Found entity 1: one_1" {  } { { "one_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/one_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file o2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 o2_1-behavioural " "Found design unit 1: o2_1-behavioural" {  } { { "o2_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/o2_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541616 ""} { "Info" "ISGN_ENTITY_NAME" "1 o2_1 " "Found entity 1: o2_1" {  } { { "o2_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/o2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul16_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mul16_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mul16_16-behavioural " "Found design unit 1: mul16_16-behavioural" {  } { { "mul16_16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/mul16_16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541629 ""} { "Info" "ISGN_ENTITY_NAME" "1 mul16_16 " "Found entity 1: mul16_16" {  } { { "mul16_16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/mul16_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inv_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_1-behavioural " "Found design unit 1: inv_1-behavioural" {  } { { "inv_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/inv_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541636 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_1 " "Found entity 1: inv_1" {  } { { "inv_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/inv_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-behavioural " "Found design unit 1: half_adder-behavioural" {  } { { "half_adder.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/half_adder.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541643 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/half_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-behavioural " "Found design unit 1: full_adder-behavioural" {  } { { "full_adder.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/full_adder.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541650 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/full_adder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_0b1011111011101100.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_0b1011111011101100.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_0b1011111011101100-behavioural " "Found design unit 1: constant_0b1011111011101100-behavioural" {  } { { "constant_0b1011111011101100.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b1011111011101100.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541657 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_0b1011111011101100 " "Found entity 1: constant_0b1011111011101100" {  } { { "constant_0b1011111011101100.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b1011111011101100.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_0b1011000001101101.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_0b1011000001101101.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_0b1011000001101101-behavioural " "Found design unit 1: constant_0b1011000001101101-behavioural" {  } { { "constant_0b1011000001101101.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b1011000001101101.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541664 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_0b1011000001101101 " "Found entity 1: constant_0b1011000001101101" {  } { { "constant_0b1011000001101101.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b1011000001101101.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_0b1001111001110111.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_0b1001111001110111.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_0b1001111001110111-behavioural " "Found design unit 1: constant_0b1001111001110111-behavioural" {  } { { "constant_0b1001111001110111.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b1001111001110111.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541671 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_0b1001111001110111 " "Found entity 1: constant_0b1001111001110111" {  } { { "constant_0b1001111001110111.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b1001111001110111.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_0b0100000000000000.vhd 2 1 " "Found 2 design units, including 1 entities, in source file constant_0b0100000000000000.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constant_0b0100000000000000-behavioural " "Found design unit 1: constant_0b0100000000000000-behavioural" {  } { { "constant_0b0100000000000000.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b0100000000000000.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541678 ""} { "Info" "ISGN_ENTITY_NAME" "1 constant_0b0100000000000000 " "Found entity 1: constant_0b0100000000000000" {  } { { "constant_0b0100000000000000.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b0100000000000000.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buf_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_32-behavioural " "Found design unit 1: buf_32-behavioural" {  } { { "buf_32.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/buf_32.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541685 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_32 " "Found entity 1: buf_32" {  } { { "buf_32.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/buf_32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541685 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buf_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_16-behavioural " "Found design unit 1: buf_16-behavioural" {  } { { "buf_16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/buf_16.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541692 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_16 " "Found entity 1: buf_16" {  } { { "buf_16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/buf_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buf_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buf_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_1-behavioural " "Found design unit 1: buf_1-behavioural" {  } { { "buf_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/buf_1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541698 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_1 " "Found entity 1: buf_1" {  } { { "buf_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/buf_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541698 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541698 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_mux-behavioural " "Found design unit 1: booth_mux-behavioural" {  } { { "booth_mux.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/booth_mux.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541706 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_mux " "Found entity 1: booth_mux" {  } { { "booth_mux.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/booth_mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booth_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file booth_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 booth_decoder-behavioural " "Found design unit 1: booth_decoder-behavioural" {  } { { "booth_decoder.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/booth_decoder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541714 ""} { "Info" "ISGN_ENTITY_NAME" "1 booth_decoder " "Found entity 1: booth_decoder" {  } { { "booth_decoder.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/booth_decoder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add32-behavioural " "Found design unit 1: add32-behavioural" {  } { { "add32.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541721 ""} { "Info" "ISGN_ENTITY_NAME" "1 add32 " "Found entity 1: add32" {  } { { "add32.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add16-behavioural " "Found design unit 1: add16-behavioural" {  } { { "add16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add16.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541728 ""} { "Info" "ISGN_ENTITY_NAME" "1 add16 " "Found entity 1: add16" {  } { { "add16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file a2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a2_1-behavioural " "Found design unit 1: a2_1-behavioural" {  } { { "a2_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/a2_1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541841 ""} { "Info" "ISGN_ENTITY_NAME" "1 a2_1 " "Found entity 1: a2_1" {  } { { "a2_1.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/a2_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064541841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1435064541841 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1435064542241 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "add_2_i1 top_level.vhd(79) " "VHDL Signal Declaration warning at top_level.vhd(79): used implicit default value for signal \"add_2_i1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 79 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1435064542244 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "adder1_o top_level.vhd(82) " "Verilog HDL or VHDL warning at top_level.vhd(82): object \"adder1_o\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435064542244 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adder1_i1 top_level.vhd(84) " "VHDL Signal Declaration warning at top_level.vhd(84): used implicit default value for signal \"adder1_i1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 84 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1435064542244 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult_t0_o top_level.vhd(88) " "Verilog HDL or VHDL warning at top_level.vhd(88): object \"mult_t0_o\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 88 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435064542244 "|top_level"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "adder2_i1 top_level.vhd(95) " "VHDL Signal Declaration warning at top_level.vhd(95): used implicit default value for signal \"adder2_i1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "top_level.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 95 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1435064542244 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mult_xn2_o top_level.vhd(99) " "Verilog HDL or VHDL warning at top_level.vhd(99): object \"mult_xn2_o\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 99 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435064542244 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add16 add16:iadd_add_2 " "Elaborating entity \"add16\" for hierarchy \"add16:iadd_add_2\"" {  } { { "top_level.vhd" "iadd_add_2" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542249 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p1_a add16.vhd(58) " "Verilog HDL or VHDL warning at add16.vhd(58): object \"p1_a\" assigned a value but never read" {  } { { "add16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add16.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435064542251 "|top_level|add16:iadd_add_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pigibus16 add16:iadd_add_2\|pigibus16:pigibus16_i0 " "Elaborating entity \"pigibus16\" for hierarchy \"add16:iadd_add_2\|pigibus16:pigibus16_i0\"" {  } { { "add16.vhd" "pigibus16_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add16.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pigi add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0 " "Elaborating entity \"pigi\" for hierarchy \"add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0\"" {  } { { "pigibus16.vhd" "pigi_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pigibus16.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xr2_1 add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0\|xr2_1:xr2_1_i0 " "Elaborating entity \"xr2_1\" for hierarchy \"add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0\|xr2_1:xr2_1_i0\"" {  } { { "pigi.vhd" "xr2_1_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pigi.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542260 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/soc/alliance/cells/sxlib/xr2_x1.vhd 2 1 " "Using design file /soc/alliance/cells/sxlib/xr2_x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xr2_x1-RTL " "Found design unit 1: xr2_x1-RTL" {  } { { "xr2_x1.vhd" "" { Text "/soc/alliance/cells/sxlib/xr2_x1.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064542272 ""} { "Info" "ISGN_ENTITY_NAME" "1 xr2_x1 " "Found entity 1: xr2_x1" {  } { { "xr2_x1.vhd" "" { Text "/soc/alliance/cells/sxlib/xr2_x1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064542272 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435064542272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xr2_x1 add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0\|xr2_1:xr2_1_i0\|xr2_x1:xr2_x1_i0 " "Elaborating entity \"xr2_x1\" for hierarchy \"add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0\|xr2_1:xr2_1_i0\|xr2_x1:xr2_x1_i0\"" {  } { { "xr2_1.vhd" "xr2_x1_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/xr2_1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2_1 add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0\|a2_1:a2_1_i1 " "Elaborating entity \"a2_1\" for hierarchy \"add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0\|a2_1:a2_1_i1\"" {  } { { "pigi.vhd" "a2_1_i1" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pigi.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542279 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/soc/alliance/cells/sxlib/a2_x2.vhd 2 1 " "Using design file /soc/alliance/cells/sxlib/a2_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 a2_x2-RTL " "Found design unit 1: a2_x2-RTL" {  } { { "a2_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/a2_x2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064542291 ""} { "Info" "ISGN_ENTITY_NAME" "1 a2_x2 " "Found entity 1: a2_x2" {  } { { "a2_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/a2_x2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064542291 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435064542291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a2_x2 add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0\|a2_1:a2_1_i1\|a2_x2:a2_x2_i0 " "Elaborating entity \"a2_x2\" for hierarchy \"add16:iadd_add_2\|pigibus16:pigibus16_i0\|pigi:pigi_i0\|a2_1:a2_1_i1\|a2_x2:a2_x2_i0\"" {  } { { "a2_1.vhd" "a2_x2_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/a2_1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pgtree16slansky add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1 " "Elaborating entity \"pgtree16slansky\" for hierarchy \"add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\"" {  } { { "add16.vhd" "pgtree16slansky_i1" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add16.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_1 add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|buf_1:buf_1_i0 " "Elaborating entity \"buf_1\" for hierarchy \"add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|buf_1:buf_1_i0\"" {  } { { "pgtree16slansky.vhd" "buf_1_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pgtree16slansky.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542449 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/soc/alliance/cells/sxlib/buf_x2.vhd 2 1 " "Using design file /soc/alliance/cells/sxlib/buf_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buf_x2-RTL " "Found design unit 1: buf_x2-RTL" {  } { { "buf_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/buf_x2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064542464 ""} { "Info" "ISGN_ENTITY_NAME" "1 buf_x2 " "Found entity 1: buf_x2" {  } { { "buf_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/buf_x2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064542464 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435064542464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_x2 add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|buf_1:buf_1_i0\|buf_x2:buf_x2_i0 " "Elaborating entity \"buf_x2\" for hierarchy \"add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|buf_1:buf_1_i0\|buf_x2:buf_x2_i0\"" {  } { { "buf_1.vhd" "buf_x2_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/buf_1.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pg add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|pg:pg_i2 " "Elaborating entity \"pg\" for hierarchy \"add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|pg:pg_i2\"" {  } { { "pgtree16slansky.vhd" "pg_i2" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pgtree16slansky.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o2_1 add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|pg:pg_i2\|o2_1:o2_1_i2 " "Elaborating entity \"o2_1\" for hierarchy \"add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|pg:pg_i2\|o2_1:o2_1_i2\"" {  } { { "pg.vhd" "o2_1_i2" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pg.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542490 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/soc/alliance/cells/sxlib/o2_x2.vhd 2 1 " "Using design file /soc/alliance/cells/sxlib/o2_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 o2_x2-RTL " "Found design unit 1: o2_x2-RTL" {  } { { "o2_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/o2_x2.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064542504 ""} { "Info" "ISGN_ENTITY_NAME" "1 o2_x2 " "Found entity 1: o2_x2" {  } { { "o2_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/o2_x2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064542504 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435064542504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o2_x2 add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|pg:pg_i2\|o2_1:o2_1_i2\|o2_x2:o2_x2_i0 " "Elaborating entity \"o2_x2\" for hierarchy \"add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|pg:pg_i2\|o2_1:o2_1_i2\|o2_x2:o2_x2_i0\"" {  } { { "o2_1.vhd" "o2_x2_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/o2_1.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064542507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_16 add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|buf_16:buf_16_i96 " "Elaborating entity \"buf_16\" for hierarchy \"add16:iadd_add_2\|pgtree16slansky:pgtree16slansky_i1\|buf_16:buf_16_i96\"" {  } { { "pgtree16slansky.vhd" "buf_16_i96" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pgtree16slansky.vhd" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064543262 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add32 add32:iadd_adder1 " "Elaborating entity \"add32\" for hierarchy \"add32:iadd_adder1\"" {  } { { "top_level.vhd" "iadd_adder1" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064543404 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p2_a add32.vhd(58) " "Verilog HDL or VHDL warning at add32.vhd(58): object \"p2_a\" assigned a value but never read" {  } { { "add32.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add32.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435064543407 "|top_level|add32:iadd_adder1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pigibus32 add32:iadd_adder1\|pigibus32:pigibus32_i0 " "Elaborating entity \"pigibus32\" for hierarchy \"add32:iadd_adder1\|pigibus32:pigibus32_i0\"" {  } { { "add32.vhd" "pigibus32_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add32.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064543410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pgtree32slansky add32:iadd_adder1\|pgtree32slansky:pgtree32slansky_i1 " "Elaborating entity \"pgtree32slansky\" for hierarchy \"add32:iadd_adder1\|pgtree32slansky:pgtree32slansky_i1\"" {  } { { "add32.vhd" "pgtree32slansky_i1" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/add32.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064543763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buf_32 add32:iadd_adder1\|pgtree32slansky:pgtree32slansky_i1\|buf_32:buf_32_i240 " "Elaborating entity \"buf_32\" for hierarchy \"add32:iadd_adder1\|pgtree32slansky:pgtree32slansky_i1\|buf_32:buf_32_i240\"" {  } { { "pgtree32slansky.vhd" "buf_32_i240" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/pgtree32slansky.vhd" 1901 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064545964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_0b1011000001101101 constant_0b1011000001101101:constant_0b1011000001101101_i0 " "Elaborating entity \"constant_0b1011000001101101\" for hierarchy \"constant_0b1011000001101101:constant_0b1011000001101101_i0\"" {  } { { "top_level.vhd" "constant_0b1011000001101101_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_1 constant_0b1011000001101101:constant_0b1011000001101101_i0\|one_1:one_1_i0 " "Elaborating entity \"one_1\" for hierarchy \"constant_0b1011000001101101:constant_0b1011000001101101_i0\|one_1:one_1_i0\"" {  } { { "constant_0b1011000001101101.vhd" "one_1_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b1011000001101101.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546284 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/soc/alliance/cells/sxlib/one_x0.vhd 2 1 " "Using design file /soc/alliance/cells/sxlib/one_x0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 one_x0-RTL " "Found design unit 1: one_x0-RTL" {  } { { "one_x0.vhd" "" { Text "/soc/alliance/cells/sxlib/one_x0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064546299 ""} { "Info" "ISGN_ENTITY_NAME" "1 one_x0 " "Found entity 1: one_x0" {  } { { "one_x0.vhd" "" { Text "/soc/alliance/cells/sxlib/one_x0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064546299 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435064546299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "one_x0 constant_0b1011000001101101:constant_0b1011000001101101_i0\|one_1:one_1_i0\|one_x0:one_x0_i0 " "Elaborating entity \"one_x0\" for hierarchy \"constant_0b1011000001101101:constant_0b1011000001101101_i0\|one_1:one_1_i0\|one_x0:one_x0_i0\"" {  } { { "one_1.vhd" "one_x0_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/one_1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_1 constant_0b1011000001101101:constant_0b1011000001101101_i0\|zero_1:zero_1_i1 " "Elaborating entity \"zero_1\" for hierarchy \"constant_0b1011000001101101:constant_0b1011000001101101_i0\|zero_1:zero_1_i1\"" {  } { { "constant_0b1011000001101101.vhd" "zero_1_i1" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/constant_0b1011000001101101.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546307 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/soc/alliance/cells/sxlib/zero_x0.vhd 2 1 " "Using design file /soc/alliance/cells/sxlib/zero_x0.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero_x0-RTL " "Found design unit 1: zero_x0-RTL" {  } { { "zero_x0.vhd" "" { Text "/soc/alliance/cells/sxlib/zero_x0.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064546321 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero_x0 " "Found entity 1: zero_x0" {  } { { "zero_x0.vhd" "" { Text "/soc/alliance/cells/sxlib/zero_x0.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064546321 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435064546321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_x0 constant_0b1011000001101101:constant_0b1011000001101101_i0\|zero_1:zero_1_i1\|zero_x0:zero_x0_i0 " "Elaborating entity \"zero_x0\" for hierarchy \"constant_0b1011000001101101:constant_0b1011000001101101_i0\|zero_1:zero_1_i1\|zero_x0:zero_x0_i0\"" {  } { { "zero_1.vhd" "zero_x0_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/zero_1.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul16_16 mul16_16:imul_t0 " "Elaborating entity \"mul16_16\" for hierarchy \"mul16_16:imul_t0\"" {  } { { "top_level.vhd" "imul_t0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546377 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "report_3_33_0 mul16_16.vhd(789) " "Verilog HDL or VHDL warning at mul16_16.vhd(789): object \"report_3_33_0\" assigned a value but never read" {  } { { "mul16_16.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/mul16_16.vhd" 789 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435064546391 "|top_level|mul16_16:imul_t0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_decoder mul16_16:imul_t0\|booth_decoder:booth_decoder_i1 " "Elaborating entity \"booth_decoder\" for hierarchy \"mul16_16:imul_t0\|booth_decoder:booth_decoder_i1\"" {  } { { "mul16_16.vhd" "booth_decoder_i1" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/mul16_16.vhd" 867 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_1 mul16_16:imul_t0\|booth_decoder:booth_decoder_i1\|inv_1:inv_1_i0 " "Elaborating entity \"inv_1\" for hierarchy \"mul16_16:imul_t0\|booth_decoder:booth_decoder_i1\|inv_1:inv_1_i0\"" {  } { { "booth_decoder.vhd" "inv_1_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/booth_decoder.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/soc/alliance/cells/sxlib/inv_x1.vhd 2 1 " "Using design file /soc/alliance/cells/sxlib/inv_x1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inv_x1-RTL " "Found design unit 1: inv_x1-RTL" {  } { { "inv_x1.vhd" "" { Text "/soc/alliance/cells/sxlib/inv_x1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064546416 ""} { "Info" "ISGN_ENTITY_NAME" "1 inv_x1 " "Found entity 1: inv_x1" {  } { { "inv_x1.vhd" "" { Text "/soc/alliance/cells/sxlib/inv_x1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064546416 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435064546416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_x1 mul16_16:imul_t0\|booth_decoder:booth_decoder_i1\|inv_1:inv_1_i0\|inv_x1:inv_x1_i0 " "Elaborating entity \"inv_x1\" for hierarchy \"mul16_16:imul_t0\|booth_decoder:booth_decoder_i1\|inv_1:inv_1_i0\|inv_x1:inv_x1_i0\"" {  } { { "inv_1.vhd" "inv_x1_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/inv_1.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "booth_mux mul16_16:imul_t0\|booth_mux:booth_mux_i2 " "Elaborating entity \"booth_mux\" for hierarchy \"mul16_16:imul_t0\|booth_mux:booth_mux_i2\"" {  } { { "mul16_16.vhd" "booth_mux_i2" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/mul16_16.vhd" 876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064546483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "half_adder mul16_16:imul_t0\|half_adder:half_adder_i153 " "Elaborating entity \"half_adder\" for hierarchy \"mul16_16:imul_t0\|half_adder:half_adder_i153\"" {  } { { "mul16_16.vhd" "half_adder_i153" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/mul16_16.vhd" 2235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064552064 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/soc/alliance/cells/sxlib/halfadder_x2.vhd 2 1 " "Using design file /soc/alliance/cells/sxlib/halfadder_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder_x2-RTL " "Found design unit 1: halfadder_x2-RTL" {  } { { "halfadder_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/halfadder_x2.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064552079 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder_x2 " "Found entity 1: halfadder_x2" {  } { { "halfadder_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/halfadder_x2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064552079 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435064552079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder_x2 mul16_16:imul_t0\|half_adder:half_adder_i153\|halfadder_x2:halfadder_x2_i0 " "Elaborating entity \"halfadder_x2\" for hierarchy \"mul16_16:imul_t0\|half_adder:half_adder_i153\|halfadder_x2:halfadder_x2_i0\"" {  } { { "half_adder.vhd" "halfadder_x2_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/half_adder.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064552081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder mul16_16:imul_t0\|full_adder:full_adder_i155 " "Elaborating entity \"full_adder\" for hierarchy \"mul16_16:imul_t0\|full_adder:full_adder_i155\"" {  } { { "mul16_16.vhd" "full_adder_i155" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/mul16_16.vhd" 2249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064552091 ""}
{ "Warning" "WSGN_SEARCH_FILE" "/soc/alliance/cells/sxlib/fulladder_x2.vhd 2 1 " "Using design file /soc/alliance/cells/sxlib/fulladder_x2.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder_x2-RTL " "Found design unit 1: fulladder_x2-RTL" {  } { { "fulladder_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/fulladder_x2.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064552105 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder_x2 " "Found entity 1: fulladder_x2" {  } { { "fulladder_x2.vhd" "" { Text "/soc/alliance/cells/sxlib/fulladder_x2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1435064552105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1435064552105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder_x2 mul16_16:imul_t0\|full_adder:full_adder_i155\|fulladder_x2:fulladder_x2_i0 " "Elaborating entity \"fulladder_x2\" for hierarchy \"mul16_16:imul_t0\|full_adder:full_adder_i155\|fulladder_x2:fulladder_x2_i0\"" {  } { { "full_adder.vhd" "fulladder_x2_i0" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/full_adder.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064552108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slansky_nbit0_32_nbit1_32_extended_false_signed_true mul16_16:imul_t0\|slansky_nbit0_32_nbit1_32_extended_false_signed_true:slansky_nbit0_32_nbit1_32_extended_false_signed_true_i393 " "Elaborating entity \"slansky_nbit0_32_nbit1_32_extended_false_signed_true\" for hierarchy \"mul16_16:imul_t0\|slansky_nbit0_32_nbit1_32_extended_false_signed_true:slansky_nbit0_32_nbit1_32_extended_false_signed_true_i393\"" {  } { { "mul16_16.vhd" "slansky_nbit0_32_nbit1_32_extended_false_signed_true_i393" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/mul16_16.vhd" 3986 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064553163 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "p3_a slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd(58) " "Verilog HDL or VHDL warning at slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd(58): object \"p3_a\" assigned a value but never read" {  } { { "slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd" "" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/slansky_nbit0_32_nbit1_32_extended_false_signed_true.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1435064553167 "|top_level|mul16_16:imul_t0|slansky_nbit0_32_nbit1_32_extended_false_signed_true:slansky_nbit0_32_nbit1_32_extended_false_signed_true_i393"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_0b0100000000000000 constant_0b0100000000000000:constant_0b0100000000000000_i1 " "Elaborating entity \"constant_0b0100000000000000\" for hierarchy \"constant_0b0100000000000000:constant_0b0100000000000000_i1\"" {  } { { "top_level.vhd" "constant_0b0100000000000000_i1" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064556264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_0b1001111001110111 constant_0b1001111001110111:constant_0b1001111001110111_i2 " "Elaborating entity \"constant_0b1001111001110111\" for hierarchy \"constant_0b1001111001110111:constant_0b1001111001110111_i2\"" {  } { { "top_level.vhd" "constant_0b1001111001110111_i2" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064569216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_0b1011111011101100 constant_0b1011111011101100:constant_0b1011111011101100_i3 " "Elaborating entity \"constant_0b1011111011101100\" for hierarchy \"constant_0b1011111011101100:constant_0b1011111011101100_i3\"" {  } { { "top_level.vhd" "constant_0b1011111011101100_i3" { Text "/users/enseig/ravoson/stage-m2/osop/mfixed_point/ex_verif/osop2vhd/top_level.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1435064579356 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 19 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Elaboration was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "457 " "Peak virtual memory: 457 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435064623316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 15:03:43 2015 " "Processing ended: Tue Jun 23 15:03:43 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435064623316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:25 " "Elapsed time: 00:01:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435064623316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:59 " "Total CPU time (on all processors): 00:00:59" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435064623316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1435064623316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1435064639999 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus II 32-bit " "Running Quartus II 32-bit Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1435064640002 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 23 15:03:59 2015 " "Processing started: Tue Jun 23 15:03:59 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1435064640002 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1435064640002 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_rpp osop2vhd_test -c top_level --netlist_type=sgate " "Command: quartus_rpp osop2vhd_test -c top_level --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1435064640003 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Netlist Viewers Preprocess was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "334 " "Peak virtual memory: 334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1435064643057 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 23 15:04:03 2015 " "Processing ended: Tue Jun 23 15:04:03 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1435064643057 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1435064643057 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1435064643057 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1435064643057 ""}
