[{"DBLP title": "Exploiting a fast and simple ECC for scaling supply voltage in level-1 caches.", "DBLP authors": ["Gulay Yalcin", "Emrah Islek", "Oyku Tozlu", "Pedro Reviriego", "Adri\u00e1n Cristal", "Osman S. Unsal", "Oguz Ergin"], "year": 2014, "MAG papers": [{"PaperId": 2021625311, "PaperTitle": "exploiting a fast and simple ecc for scaling supply voltage in level 1 caches", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"tobb university of economics and technology": 3.0}}], "source": "ES"}, {"DBLP title": "Comparative study of defect-tolerant multiplexers for FPGAs.", "DBLP authors": ["Arwa Ben Dhia", "Mariem Slimani", "Lirida A. B. Naviner"], "year": 2014, "MAG papers": [{"PaperId": 2023055508, "PaperTitle": "comparative study of defect tolerant multiplexers for fpgas", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"telecom paristech": 3.0}}], "source": "ES"}, {"DBLP title": "Online error detection and recovery in dataflow execution.", "DBLP authors": ["Tiago A. O. Alves", "Sandip Kundu", "Leandro A. J. Marzulo", "Felipe Maia Galv\u00e3o Fran\u00e7a"], "year": 2014, "MAG papers": [{"PaperId": 2025190263, "PaperTitle": "online error detection and recovery in dataflow execution", "Year": 2014, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of massachusetts amherst": 1.0}}], "source": "ES"}, {"DBLP title": "Area-efficient synthesis of fault-secure NoC switches.", "DBLP authors": ["Atefe Dalirsani", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2014, "MAG papers": [{"PaperId": 1988226062, "PaperTitle": "area efficient synthesis of fault secure noc switches", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of stuttgart": 3.0}}], "source": "ES"}, {"DBLP title": "From an analytic NBTI device model to reliability assessment of complex digital circuits.", "DBLP authors": ["Nasim Pour Aryan", "A. Listl", "Leonhard Hei\u00df", "Cenk Yilmaz", "Georg Georgakos", "Doris Schmitt-Landsiedel"], "year": 2014, "MAG papers": [{"PaperId": 2081199158, "PaperTitle": "from an analytic nbti device model to reliability assessment of complex digital circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Real-time transient error and induced noise cancellation in linear analog filters using learning-assisted adaptive analog checksums.", "DBLP authors": ["\u00c1lvaro G\u00f3mez-Pau", "Suvadeep Banerjee", "Abhijit Chatterjee"], "year": 2014, "MAG papers": [{"PaperId": 1999995941, "PaperTitle": "real time transient error and induced noise cancellation in linear analog filters using learning assisted adaptive analog checksums", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"georgia institute of technology": 2.0}}], "source": "ES"}, {"DBLP title": "Pre-bond testing of weak defects in TSVs.", "DBLP authors": ["Daniel Arum\u00ed", "Rosa Rodr\u00edguez-Monta\u00f1\u00e9s", "Joan Figueras"], "year": 2014, "MAG papers": [{"PaperId": 1994426860, "PaperTitle": "pre bond testing of weak defects in tsvs", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Customized cell detector for laser-induced-fault detection.", "DBLP authors": ["Feng Lu", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2014, "MAG papers": [{"PaperId": 2017935428, "PaperTitle": "customized cell detector for laser induced fault detection", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Precise fault-injections using voltage and temperature manipulation for differential cryptanalysis.", "DBLP authors": ["Raghavan Kumar", "Philipp Jovanovic", "Ilia Polian"], "year": 2014, "MAG papers": [{"PaperId": 2950187264, "PaperTitle": "precise fault injections using voltage and temperature manipulation for differential cryptanalysis", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of massachusetts amherst": 1.0, "university of passau": 2.0}}, {"PaperId": 1977908588, "PaperTitle": "precise fault injections using voltage and temperature manipulation for differential cryptanalysis", "Year": 2014, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"university of massachusetts amherst": 1.0, "university of passau": 2.0}}], "source": "ES"}, {"DBLP title": "A novel hardware logic encryption technique for thwarting illegal overproduction and Hardware Trojans.", "DBLP authors": ["Sophie Dupuis", "Papa-Sidi Ba", "Giorgio Di Natale", "Marie-Lise Flottes", "Bruno Rouzeyre"], "year": 2014, "MAG papers": [{"PaperId": 2083314129, "PaperTitle": "a novel hardware logic encryption technique for thwarting illegal overproduction and hardware trojans", "Year": 2014, "CitationCount": 152, "EstimatedCitation": 207, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A noise-tolerant master-slave flip-flop.", "DBLP authors": ["Yukiya Miura", "Yoshihiro Ohkawa"], "year": 2014, "MAG papers": [{"PaperId": 2026229335, "PaperTitle": "a noise tolerant master slave flip flop", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tokyo metropolitan university": 2.0}}], "source": "ES"}, {"DBLP title": "New approaches for synthesis of redundant combinatorial logic for selective fault tolerance.", "DBLP authors": ["Hao Xie", "Li Chen", "Rui Liu", "Adrian Evans", "Dan Alexandrescu", "Shi-Jie Wen", "Rick Wong"], "year": 2014, "MAG papers": [{"PaperId": 1965103935, "PaperTitle": "new approaches for synthesis of redundant combinatorial logic for selective fault tolerance", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"university of saskatchewan": 3.0, "cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "A placement strategy for reducing the effects of multiple faults in digital circuits.", "DBLP authors": ["Samuel N. Pagliarini", "Dhiraj K. Pradhan"], "year": 2014, "MAG papers": [{"PaperId": 2021758419, "PaperTitle": "a placement strategy for reducing the effects of multiple faults in digital circuits", "Year": 2014, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"university of bristol": 2.0}}], "source": "ES"}, {"DBLP title": "Cost-efficient of a cluster in a mesh SRAM-based FPGA.", "DBLP authors": ["Saif-Ur Rehman", "Mounir Benabdenbi", "Lorena Anghel"], "year": 2014, "MAG papers": [{"PaperId": 1989069668, "PaperTitle": "cost efficient of a cluster in a mesh sram based fpga", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of grenoble": 3.0}}], "source": "ES"}, {"DBLP title": "Towards low-cost fault detection strategy of FPGA configuration memory in real-time systems.", "DBLP authors": ["Michael Frischke", "Andreas J. Rohatschek", "Walter Stechele"], "year": 2014, "MAG papers": [{"PaperId": 2062450305, "PaperTitle": "towards low cost fault detection strategy of fpga configuration memory in real time systems", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"bosch": 2.0}}], "source": "ES"}, {"DBLP title": "A novel methodology to increase fault tolerance in autonomous FPGA-based systems.", "DBLP authors": ["Stefano Di Carlo", "Giulio Gambardella", "Paolo Prinetto", "Daniele Rolfo", "Pascal Trotta", "Alessandro Vallero"], "year": 2014, "MAG papers": [{"PaperId": 2052933584, "PaperTitle": "a novel methodology to increase fault tolerance in autonomous fpga based systems", "Year": 2014, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Improved circuitry for soft error correction in combinational logic in pipelined designs.", "DBLP authors": ["Milos Krstic", "Stefan Weidling", "Vladimir Petrovic", "Michael G\u00f6ssel"], "year": 2014, "MAG papers": [{"PaperId": 2063144194, "PaperTitle": "improved circuitry for soft error correction in combinational logic in pipelined designs", "Year": 2014, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of potsdam": 2.0}}], "source": "ES"}, {"DBLP title": "A new solution to on-line detection of Control Flow Errors.", "DBLP authors": ["Boyang Du", "Matteo Sonza Reorda", "Luca Sterpone", "Luis Parra", "Marta Portela-Garc\u00eda", "Almudena Lindoso", "Luis Entrena"], "year": 2014, "MAG papers": [{"PaperId": 2100229956, "PaperTitle": "a new solution to on line detection of control flow errors", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"carlos iii health institute": 4.0}}], "source": "ES"}, {"DBLP title": "Validation of a tool for estimating the effects of soft-errors on modern SRAM-based FPGAs.", "DBLP authors": ["Marco Desogus", "Luca Sterpone", "David Merodio Codinachs"], "year": 2014, "MAG papers": [{"PaperId": 2078707653, "PaperTitle": "validation of a tool for estimating the effects of soft errors on modern sram based fpgas", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Modified DEC BCH codes for parallel correction of 3-bit errors comprising a pair of adjacent errors.", "DBLP authors": ["Christian Badack", "Thomas Kern", "Michael G\u00f6ssel"], "year": 2014, "MAG papers": [{"PaperId": 2066128007, "PaperTitle": "modified dec bch codes for parallel correction of 3 bit errors comprising a pair of adjacent errors", "Year": 2014, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"university of potsdam": 2.0}}], "source": "ES"}, {"DBLP title": "Double node charge sharing SEU tolerant latch design.", "DBLP authors": ["Katerina Katsarou", "Yiorgos Tsiatouhas"], "year": 2014, "MAG papers": [{"PaperId": 1968055202, "PaperTitle": "double node charge sharing seu tolerant latch design", "Year": 2014, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": {"university of ioannina": 2.0}}], "source": "ES"}, {"DBLP title": "Improving the significance of probabilistic circuit fault emulations.", "DBLP authors": ["David May", "Walter Stechele"], "year": 2014, "MAG papers": [{"PaperId": 2059557268, "PaperTitle": "improving the significance of probabilistic circuit fault emulations", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Error masking with approximate logic circuits using dynamic probability estimations.", "DBLP authors": ["Antonio Sanchez-Clemente", "Luis Entrena", "Mario Garc\u00eda-Valderas"], "year": 2014, "MAG papers": [{"PaperId": 2053850205, "PaperTitle": "error masking with approximate logic circuits using dynamic probability estimations", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"carlos iii health institute": 3.0}}], "source": "ES"}, {"DBLP title": "Versatile architecture-level fault injection framework for reliability evaluation: A first report.", "DBLP authors": ["Nikos Foutris", "Manolis Kaliorakis", "Sotiris Tselonis", "Dimitris Gizopoulos"], "year": 2014, "MAG papers": [{"PaperId": 2164309976, "PaperTitle": "versatile architecture level fault injection framework for reliability evaluation a first report", "Year": 2014, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"national and kapodistrian university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "Framework for economical error recovery in embedded cores.", "DBLP authors": ["Gaurang Upasani", "Xavier Vera", "Antonio Gonz\u00e1lez"], "year": 2014, "MAG papers": [{"PaperId": 2053320521, "PaperTitle": "framework for economical error recovery in embedded cores", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"intel": 1.0}}], "source": "ES"}, {"DBLP title": "Power-aware optimization of software-based self-test for L1 caches in microprocessors.", "DBLP authors": ["George Theodorou", "Nektarios Kranitis", "Antonis M. Paschalis", "Dimitris Gizopoulos"], "year": 2014, "MAG papers": [{"PaperId": 2028705672, "PaperTitle": "power aware optimization of software based self test for l1 caches in microprocessors", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"national and kapodistrian university of athens": 4.0}}], "source": "ES"}, {"DBLP title": "Flip-flop selection for in-situ slack-time monitoring based on the activation probability of timing-critical paths.", "DBLP authors": ["S\u00e9bastien Sarrazin", "Samuel Evain", "Ivan Miro Panades", "Lirida Alves de Barros Naviner", "Valentin Gherman"], "year": 2014, "MAG papers": [{"PaperId": 1966444522, "PaperTitle": "flip flop selection for in situ slack time monitoring based on the activation probability of timing critical paths", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"telecom paristech": 1.0}}], "source": "ES"}, {"DBLP title": "Multivariate outlier modeling for capturing customer returns - How simple it can be.", "DBLP authors": ["Jeff Tikkanen", "Nik Sumikawa", "Li-C. Wang", "Magdy S. Abadir"], "year": 2014, "MAG papers": [{"PaperId": 2148067052, "PaperTitle": "multivariate outlier modeling for capturing customer returns how simple it can be", "Year": 2014, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": {"freescale semiconductor": 2.0, "university of california santa barbara": 2.0}}], "source": "ES"}, {"DBLP title": "Fault injection and fault handling: An MPSoC demonstrator using IEEE P1687.", "DBLP authors": ["Kim Petersen", "Dimitar Nikolov", "Urban Ingelsson", "Gunnar Carlsson", "Farrokh Ghani Zadegan", "Erik Larsson"], "year": 2014, "MAG papers": [{"PaperId": 2403858639, "PaperTitle": "fault injection and fault handling an mpsoc demonstrator using ieee p1687", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"lund university": 3.0, "ericsson": 2.0}}, {"PaperId": 2085688425, "PaperTitle": "fault injection and fault handling an mpsoc demonstrator using ieee p1687", "Year": 2014, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"lund university": 3.0, "ericsson": 2.0}}], "source": "ES"}, {"DBLP title": "Permanent faults on LIN networks: On-line test generation.", "DBLP authors": ["Anna Vaskova", "Marta Portela-Garc\u00eda", "Mario Garc\u00eda-Valderas", "Celia L\u00f3pez-Ongil", "Matteo Sonza Reorda"], "year": 2014, "MAG papers": [{"PaperId": 2049179101, "PaperTitle": "permanent faults on lin networks on line test generation", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"charles iii university of madrid": 4.0}}], "source": "ES"}, {"DBLP title": "Early assessment of SEU sensitivity through untestable fault identification.", "DBLP authors": ["Luca Cassano", "Hip\u00f3lito Guzm\u00e1n-Miranda", "Miguel A. Aguirre"], "year": 2014, "MAG papers": [{"PaperId": 2047616497, "PaperTitle": "early assessment of seu sensitivity through untestable fault identification", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Timing for virtual TMR in logic circuits.", "DBLP authors": ["Sebastian M\u00fcller", "Tobias Koal", "Mario Sch\u00f6lzel", "Heinrich Theodor Vierhaus"], "year": 2014, "MAG papers": [{"PaperId": 1987764851, "PaperTitle": "timing for virtual tmr in logic circuits", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"brandenburg university of technology": 4.0}}], "source": "ES"}, {"DBLP title": "Preliminary results of SEU fault-injection on multicore processors in AMP mode.", "DBLP authors": ["Vanessa Vargas", "Pablo Ramos", "Wassim Mansour", "Raoul Velazco", "Nacer-Eddine Zergainoh", "Jean-Fran\u00e7ois M\u00e9haut"], "year": 2014, "MAG papers": [{"PaperId": 2021941837, "PaperTitle": "preliminary results of seu fault injection on multicore processors in amp mode", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"university of grenoble": 6.0}}], "source": "ES"}, {"DBLP title": "Effect of ionizing radiation on TRNGs for safe telecommunications: Robustness and randomness.", "DBLP authors": ["Honorio Mart\u00edn", "Anna Vaskova", "Celia L\u00f3pez-Ongil", "Enrique San Mill\u00e1n", "Marta Portela-Garc\u00eda"], "year": 2014, "MAG papers": [{"PaperId": 2166803613, "PaperTitle": "effect of ionizing radiation on trngs for safe telecommunications robustness and randomness", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"charles iii university of madrid": 5.0}}], "source": "ES"}, {"DBLP title": "An innovative standard cells remapping method for in-circuit critical parameters monitoring.", "DBLP authors": ["Loic Welter", "Philippe Dreux", "Hassen Aziza", "Jean-Michel Portal"], "year": 2014, "MAG papers": [{"PaperId": 2162899551, "PaperTitle": "an innovative standard cells remapping method for in circuit critical parameters monitoring", "Year": 2014, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"aix marseille university": 2.0}}], "source": "ES"}, {"DBLP title": "Multi-abstraction level signature generation and comparison based on radiation single event upset.", "DBLP authors": ["Christelle Hobeika", "Simon Pichette", "M. A. Leonard", "Claude Thibeault", "Jean-Fran\u00e7ois Boland", "Yves Audet"], "year": 2014, "MAG papers": [{"PaperId": 2056851175, "PaperTitle": "multi abstraction level signature generation and comparison based on radiation single event upset", "Year": 2014, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"ecole normale superieure": 6.0}}], "source": "ES"}, {"DBLP title": "Managing SER costs of complex systems through Linear Programming.", "DBLP authors": ["Dan Alexandrescu", "Nematollah Bidokhti", "Andy Yu", "Adrian Evans", "Enrico Costenaro"], "year": 2014, "MAG papers": [{"PaperId": 2062955866, "PaperTitle": "managing ser costs of complex systems through linear programming", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cisco systems inc": 2.0}}], "source": "ES"}, {"DBLP title": "Dependable reconfigurable space systems: Challenges, new trends and case studies.", "DBLP authors": ["Antonis M. Paschalis", "Harald Michalik", "Nektarios Kranitis", "Celia L\u00f3pez-Ongil", "Pedro Reviriego Vasallo"], "year": 2014, "MAG papers": [{"PaperId": 2085162454, "PaperTitle": "dependable reconfigurable space systems challenges new trends and case studies", "Year": 2014, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"national and kapodistrian university of athens": 2.0, "charles iii university of madrid": 1.0}}], "source": "ES"}, {"DBLP title": "Cross-layer early reliability evaluation: Challenges and promises.", "DBLP authors": ["Stefano Di Carlo", "Alessandro Vallero", "Dimitris Gizopoulos", "Giorgio Di Natale", "Antonio Gonz\u00e1lez", "Ramon Canal", "Riccardo Mariani", "M. Pipponzi", "Arnaud Grasset", "Philippe Bonnot", "Frank Reichenbach", "Gulzaib Rafiq", "Trond Loekstad"], "year": 2014, "MAG papers": [{"PaperId": 1995356127, "PaperTitle": "cross layer early reliability evaluation challenges and promises", "Year": 2014, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"polytechnic university of catalonia": 2.0, "thales group": 2.0, "polytechnic university of turin": 2.0, "abb ltd": 1.0, "national and kapodistrian university of athens": 1.0}}], "source": "ES"}, {"DBLP title": "Solutions for the self-adaptation of communicating systems in operation.", "DBLP authors": ["Martin Andraud", "Anthony Deluthault", "Mouhamadou Dieng", "Florence Aza\u00efs", "Serge Bernard", "Philippe Cauvet", "Mariane Comte", "Thibault Kervaon", "Vincent Kerzerho", "Salvador Mir", "Paul-Henri Pugliesi-Conti", "Michel Renovell", "Fabien Soulier", "Emmanuel Simeu", "Haralampos-G. D. Stratigopoulos"], "year": 2014, "MAG papers": [{"PaperId": 2075394256, "PaperTitle": "solutions for the self adaptation of communicating systems in operation", "Year": 2014, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of montpellier": 8.0, "university of grenoble": 4.0, "nxp semiconductors": 2.0}}], "source": "ES"}]