---
description: >-
  This phase requires a specific CPU architecture. In this page, we consider
  registers and instructions based on Cortex-A53 architecture.
---

# Target architecture - Cortex-A53 - for Siemens SIMATIC IOT2050

## Registers

We support Cortex-A53 registers:

<table><thead><tr><th width="164">ZKP Register</th><th width="264">Cortex-A53 Register</th><th>Description</th></tr></thead><tbody><tr><td>x0</td><td></td><td>Hardwired zero</td></tr><tr><td>x1</td><td>ra</td><td>Return address</td></tr><tr><td>x2</td><td>sp</td><td>Stack pointer</td></tr><tr><td>x3</td><td>gp</td><td>Global pointer</td></tr><tr><td>x4</td><td>tp</td><td>Thread pointer</td></tr><tr><td>x5</td><td>t0</td><td>Temporary register</td></tr><tr><td>x6</td><td>t1</td><td>Temporary register</td></tr><tr><td>x7</td><td>t2</td><td>Temporary register</td></tr><tr><td>x8</td><td>s0</td><td>Platform register</td></tr><tr><td>x9</td><td>s1</td><td>Platform register</td></tr><tr><td>x10</td><td>a0</td><td>Argument register</td></tr><tr><td>x11</td><td>a1</td><td>Argument register</td></tr><tr><td>x12</td><td>a2</td><td>Temporary register</td></tr><tr><td>x13</td><td>a3</td><td>Temporary register</td></tr><tr><td>x14</td><td>a4</td><td>Temporary register</td></tr><tr><td>x15</td><td>a5</td><td>Temporary register</td></tr><tr><td>x16</td><td>a6</td><td>Temporary register</td></tr><tr><td>x17</td><td>a7</td><td>Temporary register</td></tr><tr><td>x18</td><td>s2</td><td>Saved register</td></tr><tr><td>x19</td><td>s3</td><td>Saved register</td></tr><tr><td>x20</td><td>s4</td><td>Saved register</td></tr><tr><td>x21</td><td>s5</td><td>Saved register</td></tr><tr><td>x22</td><td>s6</td><td>Saved register</td></tr><tr><td>x23</td><td>s7</td><td>Saved register</td></tr><tr><td>x24</td><td>s8</td><td>Saved register</td></tr><tr><td>x25</td><td>s9</td><td>Saved register</td></tr><tr><td>x26</td><td>s10</td><td>Saved register</td></tr><tr><td>x27</td><td>s11</td><td>Saved register</td></tr><tr><td>x28</td><td>t3</td><td>Temporary register</td></tr><tr><td>x29</td><td>t4</td><td>Frame pointer</td></tr><tr><td>x30</td><td>t5</td><td>Return address</td></tr><tr><td>x31</td><td>t6</td><td>Integer register</td></tr></tbody></table>

## General Data Processing Instructions:

<table><thead><tr><th width="121">Set Cortex-A53</th><th width="800">Description</th></tr></thead><tbody><tr><td>ADD / SUB</td><td> Adds or subtracts two registers or a register and an immediate value</td></tr><tr><td>ADC / SBC</td><td> Add or subtract with carry, useful for multi-word arithmetic.</td></tr><tr><td>NEG</td><td> instruction computes the negation of a value and stores it in a destination register</td></tr><tr><td>MUL</td><td> Multiply two registers</td></tr><tr><td>SDIV / UDIV</td><td> Signed/Unsigned integer division</td></tr><tr><td>UMULH </td><td> It multiplies two 64-bit unsigned integers.</td></tr><tr><td>SQADD </td><td> Adds two signed integers and clamps the result to the range of the destination type</td></tr><tr><td>SQSUB / UQSUB</td><td> Subtracts two signed or unsigned integers and clamps the result.</td></tr><tr><td>SMULL / UMULL</td><td> Multiplies two integers and stores the result in a wider register</td></tr><tr><td>AND </td><td> Logical AND between two registers or a register and an immediate value.</td></tr><tr><td>ORR </td><td> Logical OR</td></tr><tr><td>EOR </td><td> Logical XOR</td></tr><tr><td>MVM </td><td> performs a bitwise NOT on the contents of a source register or immediate value and writes the result to a destination register</td></tr><tr><td>BIC</td><td> Bit Clear (logical AND NOT).</td></tr><tr><td>BFI</td><td> Bitfield Insert.</td></tr><tr><td>BFXIL</td><td> Bitfield Extract and Insert Low.</td></tr><tr><td>CCMP</td><td> Compares two values conditionally, based on a flag.</td></tr><tr><td>CSEL</td><td> Selects a value based on a condition.</td></tr><tr><td>B </td><td> Branches unconditionally to a target address.</td></tr><tr><td>BL </td><td> Branches to a target address and stores the return address in the LR (Link Register) for procedure calls.</td></tr><tr><td>BR</td><td> Branches to the address held in a register.</td></tr><tr><td>BLR</td><td> Branches to the address in a register and saves the return address in LR.</td></tr><tr><td>B.&#x3C;code></td><td> Branches to a target address based on the condition code flags.</td></tr><tr><td>RET</td><td> Returns to the address stored in the LR.</td></tr><tr><td>CMP</td><td> Subtracts two values and updates the flags.</td></tr><tr><td>TST</td><td> Performs a bitwise AND between two values and updates flags.</td></tr><tr><td>CSEL</td><td> Selects between two values based on a condition.</td></tr><tr><td>CCMP</td><td> Compares two values if a specific condition is true.</td></tr><tr><td>BR and BLR</td><td> Branch or call using a register's address.</td></tr><tr><td>SVC</td><td> Makes a system call to request an OS service.</td></tr><tr><td>WFE and WFI</td><td> Power-saving instructions that halt the processor until an event or interrupt occurs.</td></tr><tr><td>ERET</td><td> Returns from an exception to the interrupted program.</td></tr><tr><td>FADD / FSUB</td><td> Adds or subtracts floating-point numbers.</td></tr><tr><td>FMUL / FDIV</td><td> Multiply or divide floating-point values.</td></tr><tr><td>FSQRT</td><td> Computes the square root.</td></tr><tr><td>FRECPE</td><td> Reciprocal estimate (approximates 1/x).</td></tr><tr><td>FCMP</td><td> Compares two floating-point numbers.</td></tr><tr><td>FCVT</td><td> Converts between floating-point types.</td></tr><tr><td>SCVTF / UCVTF</td><td> Convert integers to floating-point values.</td></tr><tr><td>SHL, LSR, ASR</td><td> Logical and arithmetic shifts.</td></tr><tr><td>EXT</td><td> Extracts bytes and concatenates them.</td></tr><tr><td>SQADD</td><td> Saturating add.</td></tr><tr><td>ABD</td><td> Computes the absolute difference between corresponding elements.</td></tr><tr><td>SDOT / UDOT</td><td> Computes dot product for signed/unsigned integers.</td></tr><tr><td>AESE</td><td> Performs a single round of AES encryption.</td></tr><tr><td>AESD </td><td> Performs a single round of AES decryption.</td></tr><tr><td>AESMC </td><td> Applies the MixColumns transformation for encryption.</td></tr><tr><td>AESIMC</td><td> Applies the inverse MixColumns transformation for decryption.</td></tr><tr><td>SHA1C</td><td> SHA-1 hash computation round using a constant.</td></tr><tr><td>SHA1M</td><td> SHA-1 hash computation round using a message word.</td></tr><tr><td>SHA1P</td><td> SHA-1 hash computation round using a previous hash value.</td></tr><tr><td>SHA256H</td><td> Performs one round of the SHA-256 compression function.</td></tr><tr><td>SHA256H2</td><td> Performs the second part of the SHA-256 compression function.</td></tr><tr><td>PMULL</td><td> Polynomial multiply of two 64-bit operands, producing a 128-bit result.</td></tr><tr><td>PMULL2</td><td> Polynomial multiply of the high halves of two vector registers.</td></tr><tr><td>MSR</td><td> Writes a value to a system register.</td></tr><tr><td>MRS</td><td> Reads a value from a system register.</td></tr><tr><td>SVC</td><td> Triggers a software interrupt for an operating system service.</td></tr><tr><td>HVC</td><td> Triggers a hypervisor call.</td></tr><tr><td>SMC</td><td> Switches to the secure world for TrustZone operations.</td></tr><tr><td>ERET</td><td> Returns from an exception or interrupt handler.</td></tr><tr><td>DAIF</td><td> Disable/Enable Interrupt Flags.</td></tr><tr><td>DMB </td><td>Ensures data operations are completed before subsequent memory operations.</td></tr><tr><td>DSB </td><td> Ensures all memory operations complete before continuing.</td></tr><tr><td>ISB </td><td> Ensures instruction pipeline synchronization.</td></tr><tr><td>WFI </td><td> Stops execution until an interrupt occurs.</td></tr><tr><td>WFE </td><td> Stops execution until an event occurs.</td></tr><tr><td>YIELD</td><td> Hints to the processor that it can switch to another thread or task.</td></tr><tr><td>BRK</td><td> Triggers a breakpoint exception.</td></tr><tr><td>SMC</td><td> Secure Monitor Call (switch to Secure World).</td></tr><tr><td>BRK</td><td> Triggers a software breakpoint exception.</td></tr><tr><td>DRPS</td><td> Debug return from a Pointer Authentication exception.</td></tr><tr><td>LDAXR</td><td> Load an exclusive value with acquire semantics.</td></tr><tr><td>STXR</td><td> Store an exclusive value to memory if the exclusive lock is maintained (32-bit or 64-bit).</td></tr><tr><td>STLXR</td><td> Store an exclusive value with release semantics.</td></tr><tr><td>DXP</td><td> Load a pair of exclusive values (for 64-bit operations on adjacent memory).</td></tr><tr><td>STXP</td><td> Store a pair of exclusive values conditionally.</td></tr><tr><td>CBNZ</td><td>Conditional branch on zero/non-zero (register).</td></tr><tr><td>TBZ/TBNZ</td><td>Conditional branch on a specific bit in a register (test bit zero/non-zero).</td></tr><tr><td>RET</td><td>Return from subroutine.</td></tr><tr><td></td><td></td></tr></tbody></table>



## Reference

\[1]. [https://www.ti.com/product/AM6548](https://www.ti.com/product/AM6548)

