
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-3
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 27535 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1312.742 ; gain = 85.910 ; free physical = 918 ; free virtual = 9643
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/top.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/home/shantanu/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (1#1) [/home/shantanu/vivado/Vivado/2018.2/scripts/rt/data/unisim_comp.v:963]
INFO: [Synth 8-6157] synthesizing module 'dff' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dff' (2#1) [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay' (3#1) [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'top' (4#1) [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/top.v:23]
WARNING: [Synth 8-3331] design dff has unconnected port d
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.367 ; gain = 130.535 ; free physical = 931 ; free virtual = 9656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.367 ; gain = 130.535 ; free physical = 930 ; free virtual = 9655
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1357.367 ; gain = 130.535 ; free physical = 930 ; free virtual = 9655
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 15 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc]
WARNING: [Vivado 12-507] No nets matched 'op_OBUF[4]'. [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc:1]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc:1]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'op_OBUF[5]'. [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc:2]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc:2]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'op_OBUF[6]'. [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc:3]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc:3]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'op_OBUF[7]'. [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc:4]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc:4]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/constrs_1/new/a.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraint will be written out.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1722.172 ; gain = 0.000 ; free physical = 668 ; free virtual = 9405
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 735 ; free virtual = 9472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 735 ; free virtual = 9472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:22 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 735 ; free virtual = 9472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:23 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 736 ; free virtual = 9473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 60    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[1].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[1].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[1].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[1].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[2].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[2].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[2].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[2].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[3].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[3].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[3].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[3].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[4].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[4].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[4].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[4].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[5].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[5].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[5].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[5].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[6].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[6].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[6].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[6].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[7].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[7].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[7].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[7].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[8].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[8].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[8].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[8].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[9].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[9].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[9].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[9].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[10].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[10].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[10].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[10].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[11].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[11].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[11].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[11].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[12].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[12].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[12].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[12].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[13].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[13].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[13].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[13].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[14].uut/ff0/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[14].uut/ff1/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[14].uut/ff2/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
INFO: [Synth 8-4471] merging register 'genblk1[14].uut/ff3/temp_reg' into 'ff0/temp_reg' [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[1].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[2].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[3].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[4].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[5].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[6].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[7].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[8].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[9].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[10].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[11].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[12].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[13].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].uut/ff0/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].uut/ff1/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].uut/ff2/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
WARNING: [Synth 8-6014] Unused sequential element genblk1[14].uut/ff3/temp_reg was removed.  [/home/shantanu/TIFR/fine_counter/fine_counter.srcs/sources_1/new/dff.v:35]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 734 ; free virtual = 9473
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:31 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    15|
|3     |FDRE   |     1|
|4     |IBUF   |     2|
|5     |OBUF   |    75|
+------+-------+------+

Report Instance Areas: 
+------+--------------------+---------+------+
|      |Instance            |Module   |Cells |
+------+--------------------+---------+------+
|1     |top                 |         |    94|
|2     |  ff0               |dff      |     1|
|3     |  \genblk1[10].uut  |delay    |     1|
|4     |  \genblk1[11].uut  |delay_0  |     1|
|5     |  \genblk1[12].uut  |delay_1  |     1|
|6     |  \genblk1[13].uut  |delay_2  |     1|
|7     |  \genblk1[14].uut  |delay_3  |     1|
|8     |  \genblk1[1].uut   |delay_4  |     1|
|9     |  \genblk1[2].uut   |delay_5  |     1|
|10    |  \genblk1[3].uut   |delay_6  |     1|
|11    |  \genblk1[4].uut   |delay_7  |     1|
|12    |  \genblk1[5].uut   |delay_8  |     1|
|13    |  \genblk1[6].uut   |delay_9  |     1|
|14    |  \genblk1[7].uut   |delay_10 |     1|
|15    |  \genblk1[8].uut   |delay_11 |     1|
|16    |  \genblk1[9].uut   |delay_12 |     1|
+------+--------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:32 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 615 ; free virtual = 9354
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 59 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1722.172 ; gain = 130.535 ; free physical = 666 ; free virtual = 9405
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:32 . Memory (MB): peak = 1722.172 ; gain = 495.340 ; free physical = 666 ; free virtual = 9405
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
80 Infos, 65 Warnings, 4 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:33 . Memory (MB): peak = 1722.172 ; gain = 507.883 ; free physical = 652 ; free virtual = 9391
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/shantanu/TIFR/fine_counter/fine_counter.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1722.172 ; gain = 0.000 ; free physical = 652 ; free virtual = 9390
INFO: [Common 17-206] Exiting Vivado at Wed Oct 23 19:46:49 2019...
