###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Fri Nov  4 03:21:49 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [41]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.724
= Slack Time                   -1.274
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.274 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.991 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.667 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.402 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.154 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.120 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.246 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.349 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.442 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.521 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.676 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.800 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.923 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.031 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.227 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.669 | 
     | \tx_core/axi_master /U2750                        | S ^ -> Y v                     | MUX2X1  | 0.092 | 0.781 |   3.723 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [41] v |         | 0.092 | 0.000 |   3.724 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [46]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.720
= Slack Time                   -1.270
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.270 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.987 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.662 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.397 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.150 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.124 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.250 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.353 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.446 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.525 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.680 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.804 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.927 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.035 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.231 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.673 | 
     | \tx_core/axi_master /U2760                        | S ^ -> Y v                     | MUX2X1  | 0.108 | 0.776 |   3.719 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [46] v |         | 0.108 | 0.000 |   3.720 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [10]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.719
= Slack Time                   -1.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.269 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.987 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.694 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.430 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.189 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.189 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.296 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.381 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.519 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.665 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.761 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.812 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.900 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.096 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.237 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.459 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.605 | 
     | \tx_core/axi_master /U2841                        | S ^ -> Y v                     | MUX2X1  | 0.099 | 0.845 |   3.719 |    2.449 | 
     |                                                   | \memif_pdfifo1.f0_wdata [10] v |         | 0.099 | 0.001 |   3.719 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [7]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.719
= Slack Time                   -1.269
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.269 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.986 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.693 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                    | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.429 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.188 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.204 | 0.377 |   1.458 |    0.190 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                    | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.297 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                    | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.382 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                    | BUFX4   | 0.077 | 0.138 |   1.789 |    0.520 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                    | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.666 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                    | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.761 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                    | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.813 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                    | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.901 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                    | BUFX2   | 0.180 | 0.196 |   2.366 |    1.097 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                    | INVX4   | 0.126 | 0.141 |   2.506 |    1.238 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                    | BUFX2   | 0.153 | 0.222 |   2.728 |    1.460 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                    | INVX8   | 0.437 | 0.146 |   2.874 |    1.606 | 
     | \tx_core/axi_master /U2835                        | S ^ -> Y v                    | MUX2X1  | 0.094 | 0.844 |   3.718 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [7] v |         | 0.094 | 0.000 |   3.719 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [45]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.718
= Slack Time                   -1.268
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.268 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.985 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.661 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.396 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.148 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.126 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.252 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.355 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.448 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.527 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.682 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.806 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.929 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.037 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.233 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.675 | 
     | \tx_core/axi_master /U2758                        | S ^ -> Y v                     | MUX2X1  | 0.089 | 0.775 |   3.718 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [45] v |         | 0.089 | 0.000 |   3.718 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [18]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.717
= Slack Time                   -1.267
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.267 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.985 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.692 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.428 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.187 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.191 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.298 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.383 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.521 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.667 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.763 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.814 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.902 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.098 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.239 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.461 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.607 | 
     | \tx_core/axi_master /U2857                        | S ^ -> Y v                     | MUX2X1  | 0.091 | 0.843 |   3.717 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [18] v |         | 0.091 | 0.000 |   3.717 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [49]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.716
= Slack Time                   -1.266
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.266 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.983 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.659 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.394 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.146 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.127 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.253 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.356 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.450 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.529 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.684 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.807 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.930 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.038 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.234 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.676 | 
     | \tx_core/axi_master /U2766                        | S ^ -> Y v                     | MUX2X1  | 0.102 | 0.773 |   3.716 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [49] v |         | 0.102 | 0.000 |   3.716 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [6]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.714
= Slack Time                   -1.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.264 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.981 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.689 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                    | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.425 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.184 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.204 | 0.377 |   1.458 |    0.194 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                    | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.301 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                    | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.387 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                    | BUFX4   | 0.077 | 0.138 |   1.789 |    0.524 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                    | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.670 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                    | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.766 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                    | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.817 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                    | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.906 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                    | BUFX2   | 0.180 | 0.196 |   2.366 |    1.101 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                    | INVX4   | 0.126 | 0.141 |   2.506 |    1.242 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                    | BUFX2   | 0.153 | 0.222 |   2.728 |    1.464 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                    | INVX8   | 0.437 | 0.146 |   2.874 |    1.610 | 
     | \tx_core/axi_master /U2833                        | S ^ -> Y v                    | MUX2X1  | 0.111 | 0.840 |   3.714 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [6] v |         | 0.111 | 0.000 |   3.714 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [58]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.714
= Slack Time                   -1.264
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.264 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.981 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.656 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.391 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.144 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.130 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.256 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.359 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.452 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.531 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.686 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.810 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.933 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.041 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.237 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.679 | 
     | \tx_core/axi_master /U2784                        | S ^ -> Y v                     | MUX2X1  | 0.084 | 0.771 |   3.713 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [58] v |         | 0.084 | 0.000 |   3.714 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [24]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.712
= Slack Time                   -1.262
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.262 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.980 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.687 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.423 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.182 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.196 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.303 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.388 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.526 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.672 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.768 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.819 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.907 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.103 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.244 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.466 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.612 | 
     | \tx_core/axi_master /U2869                        | S ^ -> Y v                     | MUX2X1  | 0.091 | 0.838 |   3.712 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [24] v |         | 0.091 | 0.000 |   3.712 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [23]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.711
= Slack Time                   -1.261
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.261 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.978 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.685 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.421 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.180 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.197 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.305 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.390 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.528 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.674 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.769 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.821 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.909 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.105 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.245 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.468 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.614 | 
     | \tx_core/axi_master /U2867                        | S ^ -> Y v                     | MUX2X1  | 0.095 | 0.836 |   3.710 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [23] v |         | 0.095 | 0.000 |   3.711 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [3]                          (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.710
= Slack Time                   -1.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.260 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                    | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.977 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                    | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.684 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                    | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.420 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.179 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.204 | 0.377 |   1.458 |    0.198 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                    | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.306 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                    | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.391 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                    | BUFX4   | 0.077 | 0.138 |   1.789 |    0.529 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                    | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.675 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                    | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.770 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                    | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.822 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                    | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.910 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                    | BUFX2   | 0.180 | 0.196 |   2.366 |    1.106 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                    | INVX4   | 0.126 | 0.141 |   2.506 |    1.246 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                    | BUFX2   | 0.153 | 0.222 |   2.728 |    1.469 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                    | INVX8   | 0.437 | 0.146 |   2.874 |    1.615 | 
     | \tx_core/axi_master /U2827                        | S ^ -> Y v                    | MUX2X1  | 0.082 | 0.835 |   3.709 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [3] v |         | 0.082 | 0.000 |   3.710 |    2.450 | 
     +----------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [13]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.710
= Slack Time                   -1.260
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.260 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.977 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.684 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.420 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.179 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.199 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.306 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.391 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.529 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.675 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.770 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.822 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.910 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.106 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.247 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.469 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.615 | 
     | \tx_core/axi_master /U2847                        | S ^ -> Y v                     | MUX2X1  | 0.095 | 0.835 |   3.709 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [13] v |         | 0.095 | 0.000 |   3.710 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [55]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.709
= Slack Time                   -1.259
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.259 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.976 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.652 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.387 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.139 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.134 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.260 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.363 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.457 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.536 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.691 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.814 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.937 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.045 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.241 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.683 | 
     | \tx_core/axi_master /U2778                        | S ^ -> Y v                     | MUX2X1  | 0.104 | 0.766 |   3.709 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [55] v |         | 0.104 | 0.000 |   3.709 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [25]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.707
= Slack Time                   -1.257
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.257 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.975 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.682 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.418 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.177 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.201 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.308 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.393 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.531 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.677 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.773 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.824 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.912 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.108 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.249 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.471 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.617 | 
     | \tx_core/axi_master /U2871                        | S ^ -> Y v                     | MUX2X1  | 0.123 | 0.833 |   3.707 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [25] v |         | 0.123 | 0.000 |   3.707 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [62]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.706
= Slack Time                   -1.256
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.256 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.973 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.648 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.383 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.136 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.138 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.264 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.367 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.460 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.539 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.694 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.818 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.941 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.049 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.245 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.687 | 
     | \tx_core/axi_master /U2792                        | S ^ -> Y v                     | MUX2X1  | 0.112 | 0.763 |   3.705 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [62] v |         | 0.112 | 0.000 |   3.706 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [15]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.705
= Slack Time                   -1.255
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.255 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.972 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.680 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.415 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.174 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.203 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.310 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.396 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.534 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.679 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.775 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.826 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.915 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.111 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.251 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.473 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.619 | 
     | \tx_core/axi_master /U2851                        | S ^ -> Y v                     | MUX2X1  | 0.082 | 0.830 |   3.705 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [15] v |         | 0.082 | 0.000 |   3.705 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [54]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.702
= Slack Time                   -1.252
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.252 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.969 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.645 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.380 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.132 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.142 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.267 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.371 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.464 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.543 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.698 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.821 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.944 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.052 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.248 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.690 | 
     | \tx_core/axi_master /U2776                        | S ^ -> Y v                     | MUX2X1  | 0.109 | 0.759 |   3.702 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [54] v |         | 0.109 | 0.000 |   3.702 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [16]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.695
= Slack Time                   -1.245
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.245 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.963 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.670 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.406 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.165 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.213 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.320 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.405 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.543 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.689 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.785 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.836 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.924 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.120 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.261 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.483 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.629 | 
     | \tx_core/axi_master /U2853                        | S ^ -> Y v                     | MUX2X1  | 0.085 | 0.821 |   3.695 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [16] v |         | 0.085 | 0.000 |   3.695 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [44]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.694
= Slack Time                   -1.244
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.244 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.961 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.636 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.372 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.124 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.150 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.276 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.379 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.472 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.551 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.706 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.830 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.953 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.061 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.257 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.699 | 
     | \tx_core/axi_master /U2756                        | S ^ -> Y v                     | MUX2X1  | 0.092 | 0.751 |   3.693 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [44] v |         | 0.092 | 0.000 |   3.694 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [31]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.693
= Slack Time                   -1.243
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.243 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.960 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.667 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.403 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.162 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.215 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.323 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.408 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.546 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.692 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.787 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.839 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.927 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.123 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.263 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.485 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.632 | 
     | \tx_core/axi_master /U2883                        | S ^ -> Y v                     | MUX2X1  | 0.087 | 0.818 |   3.693 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [31] v |         | 0.087 | 0.000 |   3.693 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [63]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.692
= Slack Time                   -1.242
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.242 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.959 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.635 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.370 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.122 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.152 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.278 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.381 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.474 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.553 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.708 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.831 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.954 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.062 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.258 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.701 | 
     | \tx_core/axi_master /U2794                        | S ^ -> Y v                     | MUX2X1  | 0.089 | 0.749 |   3.692 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [63] v |         | 0.089 | 0.000 |   3.692 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [28]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.688
= Slack Time                   -1.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.238 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.955 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.662 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.398 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.157 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.220 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.328 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.413 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.551 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.697 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.792 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.843 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.932 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.128 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.268 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.490 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.636 | 
     | \tx_core/axi_master /U2877                        | S ^ -> Y v                     | MUX2X1  | 0.107 | 0.813 |   3.688 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [28] v |         | 0.107 | 0.000 |   3.688 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [26]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.688
= Slack Time                   -1.238
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.238 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.955 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.662 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.398 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.157 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.220 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.328 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.413 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.551 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.697 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.792 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.844 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.932 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.128 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.268 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.490 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.637 | 
     | \tx_core/axi_master /U2873                        | S ^ -> Y v                     | MUX2X1  | 0.092 | 0.813 |   3.688 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [26] v |         | 0.092 | 0.000 |   3.688 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [30]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.687
= Slack Time                   -1.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.237 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.954 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.662 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.395 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.151 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.276 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.382 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.650 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.788 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.886 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.971 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.034 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.138 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.295 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.414 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.530 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.180 | 
     | \tx_core/axi_master /U3036                        | S ^ -> Y v                     | MUX2X1  | 0.167 | 0.268 |   3.685 |    2.448 | 
     |                                                   | \memif_pdfifo0.f0_wdata [30] v |         | 0.167 | 0.002 |   3.687 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [15]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.687
= Slack Time                   -1.237
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.237 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.954 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.661 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.395 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.151 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.277 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.382 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.650 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.789 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.886 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.971 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.034 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.138 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.295 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.414 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.531 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.180 | 
     | \tx_core/axi_master /U3006                        | S ^ -> Y v                     | MUX2X1  | 0.148 | 0.268 |   3.685 |    2.449 | 
     |                                                   | \memif_pdfifo0.f0_wdata [15] v |         | 0.148 | 0.001 |   3.687 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 27: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_wdata [22]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.685
= Slack Time                   -1.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.235 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.952 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.660 | 
     | FECTS_clks_clk___L3_I36                           | A ^ -> Y ^                     | CLKBUF1 | 0.176 | 0.264 |   0.839 |   -0.396 | 
     | FECTS_clks_clk___L4_I185                          | A ^ -> Y ^                     | CLKBUF1 | 0.154 | 0.241 |   1.081 |   -0.154 | 
     | \tx_core/axi_master /\pkt1_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.204 | 0.377 |   1.458 |    0.223 | 
     | \tx_core/axi_master /U774                         | A ^ -> Y v                     | NOR2X1  | 0.090 | 0.107 |   1.565 |    0.330 | 
     | \tx_core/axi_master /U775                         | C v -> Y ^                     | NAND3X1 | 0.094 | 0.086 |   1.651 |    0.416 | 
     | \tx_core/axi_master /FE_PSC111_n437               | A ^ -> Y ^                     | BUFX4   | 0.077 | 0.138 |   1.789 |    0.553 | 
     | \tx_core/axi_master /U776                         | B ^ -> Y v                     | NOR2X1  | 0.175 | 0.146 |   1.934 |    0.699 | 
     | \tx_core/axi_master /U28                          | A v -> Y ^                     | NOR2X1  | 0.084 | 0.096 |   2.030 |    0.795 | 
     | \tx_core/axi_master /U27                          | C ^ -> Y v                     | NAND3X1 | 0.065 | 0.051 |   2.081 |    0.846 | 
     | \tx_core/axi_master /U26                          | B v -> Y ^                     | NOR2X1  | 0.090 | 0.089 |   2.170 |    0.935 | 
     | \tx_core/axi_master /FE_PSC82_n151                | A ^ -> Y ^                     | BUFX2   | 0.180 | 0.196 |   2.366 |    1.131 | 
     | \tx_core/axi_master /U610                         | A ^ -> Y v                     | INVX4   | 0.126 | 0.141 |   2.506 |    1.271 | 
     | \tx_core/axi_master /FE_PSC109_n1561              | A v -> Y v                     | BUFX2   | 0.153 | 0.222 |   2.728 |    1.493 | 
     | \tx_core/axi_master /U479                         | A v -> Y ^                     | INVX8   | 0.437 | 0.146 |   2.874 |    1.639 | 
     | \tx_core/axi_master /U2865                        | S ^ -> Y v                     | MUX2X1  | 0.104 | 0.811 |   3.685 |    2.450 | 
     |                                                   | \memif_pdfifo1.f0_wdata [22] v |         | 0.104 | 0.000 |   3.685 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 28: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [62]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.685
= Slack Time                   -1.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.235 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.952 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.659 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.393 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.149 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.279 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.384 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.652 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.790 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.888 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.973 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.036 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.140 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.297 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.416 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.532 | 
     | \tx_core/axi_master /U3100                        | S ^ -> Y v                     | MUX2X1  | 0.114 | 0.917 |   3.684 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [62] v |         | 0.114 | 0.000 |   3.685 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 29: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [35]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.685
= Slack Time                   -1.235
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.235 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.952 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.659 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.393 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.149 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.279 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.384 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.652 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.790 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.888 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.973 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.036 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.140 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.297 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.416 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.533 | 
     | \tx_core/axi_master /U3046                        | S ^ -> Y v                     | MUX2X1  | 0.098 | 0.917 |   3.684 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [35] v |         | 0.098 | 0.000 |   3.685 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 30: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [39]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.683
= Slack Time                   -1.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.233 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.951 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.626 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.361 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.113 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.160 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.286 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.389 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.483 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.562 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.717 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.840 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.963 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.071 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.267 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.709 | 
     | \tx_core/axi_master /U2746                        | S ^ -> Y v                     | MUX2X1  | 0.084 | 0.741 |   3.683 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [39] v |         | 0.084 | 0.000 |   3.683 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [25]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.683
= Slack Time                   -1.233
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.233 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.950 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.658 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.391 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.147 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.280 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.386 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.654 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.792 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.890 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.975 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.038 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.141 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.299 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.417 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.534 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.184 | 
     | \tx_core/axi_master /U3026                        | S ^ -> Y v                     | MUX2X1  | 0.163 | 0.265 |   3.681 |    2.448 | 
     |                                                   | \memif_pdfifo0.f0_wdata [25] v |         | 0.163 | 0.002 |   3.683 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 32: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [54]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.682
= Slack Time                   -1.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.232 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.949 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.657 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.390 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.146 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.281 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.387 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.655 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.793 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.891 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.976 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.039 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.142 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.300 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.418 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.535 | 
     | \tx_core/axi_master /U3084                        | S ^ -> Y v                     | MUX2X1  | 0.111 | 0.914 |   3.682 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [54] v |         | 0.111 | 0.000 |   3.682 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 33: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [24]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.682
= Slack Time                   -1.232
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.232 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.949 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.657 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.390 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.146 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.281 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.387 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.655 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.793 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.891 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.976 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.039 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.142 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.300 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.418 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.535 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.185 | 
     | \tx_core/axi_master /U3024                        | S ^ -> Y v                     | MUX2X1  | 0.124 | 0.264 |   3.680 |    2.449 | 
     |                                                   | \memif_pdfifo0.f0_wdata [24] v |         | 0.124 | 0.001 |   3.682 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 34: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [11]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.681
= Slack Time                   -1.231
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.231 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.949 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.656 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.389 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.146 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.282 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.387 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.656 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.794 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.891 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.977 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.040 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.143 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.300 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.419 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.536 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.185 | 
     | \tx_core/axi_master /U2998                        | S ^ -> Y v                     | MUX2X1  | 0.135 | 0.263 |   3.680 |    2.449 | 
     |                                                   | \memif_pdfifo0.f0_wdata [11] v |         | 0.135 | 0.001 |   3.681 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [12]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.680
= Slack Time                   -1.230
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.230 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.947 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.654 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.388 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.144 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.284 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.389 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.657 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.795 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.893 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.978 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.041 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.145 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.302 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.421 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.537 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.187 | 
     | \tx_core/axi_master /U3000                        | S ^ -> Y v                     | MUX2X1  | 0.148 | 0.261 |   3.678 |    2.449 | 
     |                                                   | \memif_pdfifo0.f0_wdata [12] v |         | 0.148 | 0.001 |   3.680 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 36: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [57]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.679
= Slack Time                   -1.229
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.229 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.946 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.653 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.387 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.143 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.285 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.390 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.658 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.797 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.894 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.979 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.043 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.146 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.303 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.422 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.539 | 
     | \tx_core/axi_master /U3090                        | S ^ -> Y v                     | MUX2X1  | 0.100 | 0.911 |   3.678 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [57] v |         | 0.100 | 0.000 |   3.679 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [49]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.678
= Slack Time                   -1.228
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.228 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.946 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.653 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.386 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.143 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.285 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.390 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.659 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.797 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.894 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.980 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.043 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.146 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.303 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.422 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.539 | 
     | \tx_core/axi_master /U3074                        | S ^ -> Y v                     | MUX2X1  | 0.102 | 0.911 |   3.678 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [49] v |         | 0.102 | 0.000 |   3.678 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 38: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [34]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.677
= Slack Time                   -1.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.227 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.945 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.652 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.385 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.142 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.286 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.391 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.660 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.798 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.895 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.981 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.044 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.147 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.304 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.423 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.540 | 
     | \tx_core/axi_master /U3044                        | S ^ -> Y v                     | MUX2X1  | 0.100 | 0.909 |   3.677 |    2.449 | 
     |                                                   | \memif_pdfifo0.f0_wdata [34] v |         | 0.100 | 0.001 |   3.677 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 39: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [42]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.677
= Slack Time                   -1.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.227 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.944 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.652 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.385 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.142 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.286 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.392 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.660 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.798 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.896 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.981 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.044 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.147 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.304 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.423 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.540 | 
     | \tx_core/axi_master /U3060                        | S ^ -> Y v                     | MUX2X1  | 0.109 | 0.910 |   3.677 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [42] v |         | 0.109 | 0.000 |   3.677 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 40: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [52]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.677
= Slack Time                   -1.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.227 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.944 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.620 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.355 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.107 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.167 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.292 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.396 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.489 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.568 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.723 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.846 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.969 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.077 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.273 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.715 | 
     | \tx_core/axi_master /U2772                        | S ^ -> Y v                     | MUX2X1  | 0.090 | 0.734 |   3.677 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [52] v |         | 0.090 | 0.000 |   3.677 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 41: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [27]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.677
= Slack Time                   -1.227
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.227 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.944 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.652 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.385 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.141 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.286 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.392 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.660 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.798 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.896 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.981 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.044 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.147 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.305 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.424 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.540 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.190 | 
     | \tx_core/axi_master /U3030                        | S ^ -> Y v                     | MUX2X1  | 0.147 | 0.259 |   3.675 |    2.449 | 
     |                                                   | \memif_pdfifo0.f0_wdata [27] v |         | 0.147 | 0.001 |   3.677 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 42: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [55]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.675
= Slack Time                   -1.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.225 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.942 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.650 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.383 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.140 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.288 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.394 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.662 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.800 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.898 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.983 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.046 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.149 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.306 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.425 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.542 | 
     | \tx_core/axi_master /U3086                        | S ^ -> Y v                     | MUX2X1  | 0.100 | 0.908 |   3.675 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [55] v |         | 0.100 | 0.000 |   3.675 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 43: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [18]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.675
= Slack Time                   -1.225
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.225 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.942 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.649 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.383 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.139 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.289 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.394 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.662 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.801 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.898 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.984 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.047 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.150 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.307 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.426 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.543 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.192 | 
     | \tx_core/axi_master /U3012                        | S ^ -> Y v                     | MUX2X1  | 0.116 | 0.257 |   3.673 |    2.449 | 
     |                                                   | \memif_pdfifo0.f0_wdata [18] v |         | 0.116 | 0.001 |   3.675 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [10]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.674
= Slack Time                   -1.224
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.224 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.941 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.649 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.382 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.139 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.289 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.395 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.663 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.801 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.898 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.984 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.047 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.150 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.307 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.426 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.543 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.193 | 
     | \tx_core/axi_master /U2996                        | S ^ -> Y v                     | MUX2X1  | 0.131 | 0.256 |   3.672 |    2.448 | 
     |                                                   | \memif_pdfifo0.f0_wdata [10] v |         | 0.131 | 0.002 |   3.674 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 45: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [23]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.673
= Slack Time                   -1.223
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.223 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.940 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.647 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.381 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.137 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.291 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.396 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.664 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.803 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.900 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.985 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.049 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.152 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.309 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.428 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.545 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.194 | 
     | \tx_core/axi_master /U3022                        | S ^ -> Y v                     | MUX2X1  | 0.119 | 0.255 |   3.671 |    2.449 | 
     |                                                   | \memif_pdfifo0.f0_wdata [23] v |         | 0.119 | 0.001 |   3.673 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 46: VIOLATED Late External Delay Assertion 
Endpoint:   \xgmii_tx.TXD [9]                  (v) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/tx_rs/cur_state_reg[3] /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.672
= Slack Time                   -1.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------+ 
     |            Instance             |         Arc         |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                     |         |       |       |  Time   |   Time   | 
     |---------------------------------+---------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^        |         | 0.000 |       |   0.000 |   -1.222 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^          | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.940 | 
     | FECTS_clks_clk___L2_I6          | A ^ -> Y ^          | CLKBUF1 | 0.198 | 0.305 |   0.588 |   -0.635 | 
     | FECTS_clks_clk___L3_I31         | A ^ -> Y ^          | CLKBUF1 | 0.172 | 0.260 |   0.848 |   -0.375 | 
     | FECTS_clks_clk___L4_I162        | A ^ -> Y ^          | CLKBUF1 | 0.154 | 0.247 |   1.094 |   -0.128 | 
     | \tx_core/tx_rs/cur_state_reg[3] | CLK ^ -> Q ^        | DFFSR   | 0.317 | 0.460 |   1.554 |    0.332 | 
     | U2078                           | A ^ -> Y v          | INVX4   | 0.118 | 0.115 |   1.670 |    0.447 | 
     | U2108                           | B v -> Y ^          | NAND2X1 | 0.189 | 0.155 |   1.825 |    0.602 | 
     | U2701                           | C ^ -> Y v          | NOR3X1  | 0.093 | 0.100 |   1.925 |    0.702 | 
     | U2702                           | A v -> Y ^          | NAND2X1 | 0.225 | 0.197 |   2.121 |    0.899 | 
     | U2710                           | B ^ -> Y v          | NOR2X1  | 0.134 | 0.152 |   2.274 |    1.051 | 
     | U3459                           | A v -> Y ^          | INVX2   | 0.065 | 0.069 |   2.343 |    1.120 | 
     | U3460                           | B ^ -> Y v          | NOR2X1  | 0.108 | 0.100 |   2.443 |    1.221 | 
     | U3461                           | B v -> Y ^          | NOR2X1  | 0.751 | 0.569 |   3.012 |    1.790 | 
     | U1782                           | A ^ -> Y v          | INVX8   | 0.207 | 0.193 |   3.205 |    1.983 | 
     | U3486                           | B v -> Y ^          | AOI21X1 | 0.234 | 0.228 |   3.433 |    2.211 | 
     | U3487                           | C ^ -> Y v          | OAI21X1 | 0.096 | 0.076 |   3.510 |    2.287 | 
     | U3488                           | C v -> Y ^          | AOI21X1 | 0.127 | 0.078 |   3.588 |    2.365 | 
     | U3489                           | C ^ -> Y v          | OAI21X1 | 0.130 | 0.084 |   3.672 |    2.449 | 
     |                                 | \xgmii_tx.TXD [9] v |         | 0.130 | 0.001 |   3.672 |    2.450 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 47: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [46]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.672
= Slack Time                   -1.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.222 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.939 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.647 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.380 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.136 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.291 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.397 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.665 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.803 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.901 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.986 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.049 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.153 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.310 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.429 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.545 | 
     | \tx_core/axi_master /U3068                        | S ^ -> Y v                     | MUX2X1  | 0.099 | 0.904 |   3.672 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [46] v |         | 0.099 | 0.000 |   3.672 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo2.f0_wdata [42]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.672
= Slack Time                   -1.222
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.222 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.939 | 
     | FECTS_clks_clk___L2_I5                            | A ^ -> Y ^                     | CLKBUF1 | 0.207 | 0.324 |   0.607 |   -0.614 | 
     | FECTS_clks_clk___L3_I26                           | A ^ -> Y ^                     | CLKBUF1 | 0.173 | 0.265 |   0.872 |   -0.350 | 
     | FECTS_clks_clk___L4_I135                          | A ^ -> Y ^                     | CLKBUF1 | 0.164 | 0.248 |   1.120 |   -0.102 | 
     | \tx_core/axi_master /\pkt2_fifo/depth_left_reg[5] | CLK ^ -> Q ^                   | DFFSR   | 0.052 | 0.274 |   1.394 |    0.172 | 
     | \tx_core/axi_master /FE_PSC122_pkt2_fifo_n2       | A ^ -> Y ^                     | BUFX4   | 0.075 | 0.126 |   1.520 |    0.298 | 
     | \tx_core/axi_master /U685                         | A ^ -> Y v                     | NOR2X1  | 0.096 | 0.103 |   1.623 |    0.401 | 
     | \tx_core/axi_master /U577                         | A v -> Y ^                     | NAND2X1 | 0.080 | 0.093 |   1.716 |    0.494 | 
     | \tx_core/axi_master /U576                         | B ^ -> Y v                     | NOR2X1  | 0.077 | 0.079 |   1.795 |    0.573 | 
     | \tx_core/axi_master /FE_PSC120_n117               | A v -> Y v                     | BUFX4   | 0.095 | 0.155 |   1.950 |    0.728 | 
     | \tx_core/axi_master /U580                         | A v -> Y ^                     | NAND3X1 | 0.091 | 0.123 |   2.073 |    0.852 | 
     | \tx_core/axi_master /U549                         | A ^ -> Y v                     | NOR2X1  | 0.116 | 0.123 |   2.196 |    0.975 | 
     | \tx_core/axi_master /U436                         | A v -> Y v                     | OR2X1   | 0.056 | 0.108 |   2.304 |    1.083 | 
     | \tx_core/axi_master /FE_PSC93_n30                 | A v -> Y v                     | BUFX4   | 0.185 | 0.196 |   2.500 |    1.279 | 
     | \tx_core/axi_master /U9                           | A v -> Y ^                     | INVX4   | 0.930 | 0.442 |   2.943 |    1.721 | 
     | \tx_core/axi_master /U2752                        | S ^ -> Y v                     | MUX2X1  | 0.104 | 0.729 |   3.671 |    2.450 | 
     |                                                   | \memif_pdfifo2.f0_wdata [42] v |         | 0.104 | 0.000 |   3.672 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 49: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [14]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.671
= Slack Time                   -1.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.221 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.939 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.646 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.379 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.136 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.292 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.397 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.666 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.804 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.901 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.987 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.050 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.153 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.310 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.429 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.546 | 
     | \tx_core/axi_master /FE_PSC112_n153               | A ^ -> Y ^                     | CLKBUF1 | 0.395 | 0.650 |   3.417 |    2.195 | 
     | \tx_core/axi_master /U3004                        | S ^ -> Y v                     | MUX2X1  | 0.110 | 0.254 |   3.671 |    2.449 | 
     |                                                   | \memif_pdfifo0.f0_wdata [14] v |         | 0.110 | 0.001 |   3.671 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: VIOLATED Late External Delay Assertion 
Endpoint:   \memif_pdfifo0.f0_wdata [47]                         (v) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   3.000
- Uncertainty                   0.250
= Required Time                 2.450
- Arrival Time                  3.671
= Slack Time                   -1.221
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                   |                                |         |       |       |  Time   |   Time   | 
     |---------------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                                   | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.221 | 
     | FECTS_clks_clk___L1_I0                            | A ^ -> Y ^                     | CLKBUF1 | 0.291 | 0.283 |   0.283 |   -0.938 | 
     | FECTS_clks_clk___L2_I7                            | A ^ -> Y ^                     | CLKBUF1 | 0.208 | 0.292 |   0.575 |   -0.645 | 
     | FECTS_clks_clk___L3_I39                           | A ^ -> Y ^                     | CLKBUF1 | 0.181 | 0.267 |   0.842 |   -0.379 | 
     | FECTS_clks_clk___L4_I203                          | A ^ -> Y ^                     | CLKBUF1 | 0.151 | 0.244 |   1.086 |   -0.135 | 
     | \tx_core/axi_master /\pkt0_fifo/depth_left_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.275 | 0.428 |   1.513 |    0.293 | 
     | \tx_core/axi_master /U855                         | B ^ -> Y v                     | NOR2X1  | 0.098 | 0.105 |   1.619 |    0.398 | 
     | \tx_core/axi_master /U859                         | B v -> Y ^                     | NAND3X1 | 0.318 | 0.268 |   1.887 |    0.666 | 
     | \tx_core/axi_master /U860                         | B ^ -> Y v                     | NOR2X1  | 0.123 | 0.138 |   2.025 |    0.804 | 
     | \tx_core/axi_master /U861                         | A v -> Y ^                     | NAND2X1 | 0.079 | 0.098 |   2.123 |    0.902 | 
     | \tx_core/axi_master /U622                         | B ^ -> Y v                     | NOR2X1  | 0.083 | 0.085 |   2.208 |    0.987 | 
     | \tx_core/axi_master /U463                         | A v -> Y ^                     | INVX1   | 0.058 | 0.063 |   2.271 |    1.050 | 
     | \tx_core/axi_master /U431                         | A ^ -> Y v                     | NAND2X1 | 0.111 | 0.103 |   2.374 |    1.154 | 
     | \tx_core/axi_master /U571                         | A v -> Y ^                     | INVX4   | 0.200 | 0.157 |   2.532 |    1.311 | 
     | \tx_core/axi_master /U443                         | A ^ -> Y v                     | INVX4   | 0.105 | 0.119 |   2.650 |    1.430 | 
     | \tx_core/axi_master /U612                         | A v -> Y ^                     | INVX8   | 0.448 | 0.117 |   2.767 |    1.546 | 
     | \tx_core/axi_master /U3070                        | S ^ -> Y v                     | MUX2X1  | 0.091 | 0.903 |   3.671 |    2.450 | 
     |                                                   | \memif_pdfifo0.f0_wdata [47] v |         | 0.091 | 0.000 |   3.671 |    2.450 | 
     +-----------------------------------------------------------------------------------------------------------------------------------+ 

