cocci_test_suite() {
	const struct hisi_fixed_rate_clock *cocci_id/* drivers/clk/hisilicon/clk.c 91 */;
	struct device_node *cocci_id/* drivers/clk/hisilicon/clk.c 58 */;
	void __iomem *cocci_id/* drivers/clk/hisilicon/clk.c 320 */;
	struct clk *cocci_id/* drivers/clk/hisilicon/clk.c 319 */;
	struct hisi_clock_data *cocci_id/* drivers/clk/hisilicon/clk.c 317 */;
	int cocci_id/* drivers/clk/hisilicon/clk.c 317 */;
	const struct hi6220_divider_clock *cocci_id/* drivers/clk/hisilicon/clk.c 316 */;
	void __init cocci_id/* drivers/clk/hisilicon/clk.c 316 */;
	struct clk **cocci_id/* drivers/clk/hisilicon/clk.c 31 */;
	struct resource *cocci_id/* drivers/clk/hisilicon/clk.c 30 */;
	void cocci_id/* drivers/clk/hisilicon/clk.c 287 */;
	struct platform_device *cocci_id/* drivers/clk/hisilicon/clk.c 26 */;
	const struct hisi_gate_clock *cocci_id/* drivers/clk/hisilicon/clk.c 250 */;
	const struct hisi_divider_clock *cocci_id/* drivers/clk/hisilicon/clk.c 212 */;
	const struct hisi_phase_clock *cocci_id/* drivers/clk/hisilicon/clk.c 189 */;
	struct device *cocci_id/* drivers/clk/hisilicon/clk.c 188 */;
	u32 cocci_id/* drivers/clk/hisilicon/clk.c 158 */;
	const struct hisi_mux_clock *cocci_id/* drivers/clk/hisilicon/clk.c 150 */;
	const struct hisi_fixed_factor_clock *cocci_id/* drivers/clk/hisilicon/clk.c 120 */;
}
