INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/project_1/project_1.sim/sim_1/synth/func/xsim/toptb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module accumulator
INFO: [VRFC 10-311] analyzing module lipsi_fsm
INFO: [VRFC 10-311] analyzing module memory_block
INFO: [VRFC 10-311] analyzing module pc_register
INFO: [VRFC 10-311] analyzing module seven_segment_display
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/rohin/OneDrive/Documents/Desktop/lipsi/Lipsi_with_seven_seg/toptb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module toptb
