component_name,design_parameter_name,value
/sample_compute_die_8x8_top,DP_IP_CMD_FILE_DIR,"../../../data/dont_use/"
/sample_compute_die_8x8_top,DP_LAYER_NUMBER,4
/sample_compute_die_8x8_top,DP_MESH_SIZE_X,8
/sample_compute_die_8x8_top,DP_MESH_SIZE_Y,8
/sample_compute_die_8x8_top,DP_VIS_TRAFFIC_WINDOW,1
/sample_compute_die_8x8_top,DP_ARB_BEGIN_PHASE,0.03
/sample_compute_die_8x8_top,DP_ARB_COMPLETE_PHASE,0.07
/sample_compute_die_8x8_top,DP_EGR_ARB_PHASE,0.04
/sample_compute_die_8x8_top,DP_IGR_ARB_PHASE,0.06
/sample_compute_die_8x8_top,DP_NOC_CONFIG_DIR,"../../../config/"
/sample_compute_die_8x8_top,DP_NOC_CONFIG_FILE,"sample_socket.json"
/sample_compute_die_8x8_top,DP_PACKET_TRACE_EN,0
/sample_compute_die_8x8_top,DP_RING_ARB_PHASE,0.05
/sample_compute_die_8x8_top,DP_STAT_SAMPLING_INTERVAL_NS,100
/sample_compute_die_8x8_top,DP_STREAM_FILE,"../../../stream/stream_core_4c_to_all.json"
/sample_compute_die_8x8_top,DP_TRIGGER_PHASE,0.01
/sample_compute_die_8x8_top,DP_UCLK_FREQ,2000
