Time resolution is 1 ps
Note: ****** Test RESET *******
Time: 0 ps  Iteration: 0  Process: /CNTR_TB/test  File: C:/ALVARO/UPM/Cuarto de carrera/Primer cuatri/Sistemas electronicos digitales/3. Trabajo/VHDL/Asphalt-Journey/Asphalt-Journey.srcs/sim_1/imports/new/CNTR_tb.vhd
Note: ****** Test CE (enable) *******
Time: 7 ns  Iteration: 0  Process: /CNTR_TB/test  File: C:/ALVARO/UPM/Cuarto de carrera/Primer cuatri/Sistemas electronicos digitales/3. Trabajo/VHDL/Asphalt-Journey/Asphalt-Journey.srcs/sim_1/imports/new/CNTR_tb.vhd
Note: ****** Test COUNT *******
Time: 57 ns  Iteration: 0  Process: /CNTR_TB/test  File: C:/ALVARO/UPM/Cuarto de carrera/Primer cuatri/Sistemas electronicos digitales/3. Trabajo/VHDL/Asphalt-Journey/Asphalt-Journey.srcs/sim_1/imports/new/CNTR_tb.vhd
Note: ***** Test END REACHED *****
Time: 505 ns  Iteration: 0  Process: /CNTR_TB/test  File: C:/ALVARO/UPM/Cuarto de carrera/Primer cuatri/Sistemas electronicos digitales/3. Trabajo/VHDL/Asphalt-Journey/Asphalt-Journey.srcs/sim_1/imports/new/CNTR_tb.vhd
Note: ***** Test SOLO LOAD *****
Time: 525 ns  Iteration: 0  Process: /CNTR_TB/test  File: C:/ALVARO/UPM/Cuarto de carrera/Primer cuatri/Sistemas electronicos digitales/3. Trabajo/VHDL/Asphalt-Journey/Asphalt-Journey.srcs/sim_1/imports/new/CNTR_tb.vhd
Note: ***** Test LOAD and PULSE *****
Time: 555 ns  Iteration: 0  Process: /CNTR_TB/test  File: C:/ALVARO/UPM/Cuarto de carrera/Primer cuatri/Sistemas electronicos digitales/3. Trabajo/VHDL/Asphalt-Journey/Asphalt-Journey.srcs/sim_1/imports/new/CNTR_tb.vhd
Failure: [PASSED] Test finished
Time: 679 ns  Iteration: 0  Process: /CNTR_TB/test  File: C:/ALVARO/UPM/Cuarto de carrera/Primer cuatri/Sistemas electronicos digitales/3. Trabajo/VHDL/Asphalt-Journey/Asphalt-Journey.srcs/sim_1/imports/new/CNTR_tb.vhd
$finish called at time : 679 ns : File "C:/ALVARO/UPM/Cuarto de carrera/Primer cuatri/Sistemas electronicos digitales/3. Trabajo/VHDL/Asphalt-Journey/Asphalt-Journey.srcs/sim_1/imports/new/CNTR_tb.vhd" Line 213
