

================================================================
== Vivado HLS Report for 'calc'
================================================================
* Date:           Mon Mar  4 15:02:00 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        mandelbrotHLS
* Solution:       AXI
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.00|     5.250|        0.75|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+--------------+-----+--------------+---------+
    |       Latency      |      Interval      | Pipeline|
    | min |      max     | min |      max     |   Type  |
    +-----+--------------+-----+--------------+---------+
    |   47|  475648259087|   47|  475648259087|   none  |
    +-----+--------------+-----+--------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |              |       Latency      |   Iteration   |  Initiation Interval  |   Trip   |          |
        |   Loop Name  | min |      max     |    Latency    |  achieved |   target  |   Count  | Pipelined|
        +--------------+-----+--------------+---------------+-----------+-----------+----------+----------+
        |- y_for       |    0|  475648259040| 4 ~ 330311291 |          -|          -| 0 ~ 1440 |    no    |
        | + x_for      |    0|     330309360|  33 ~ 1376289 |          -|          -|  0 ~ 240 |    no    |
        | + burst_out  |    0|          1927|              9|          1|          1| 0 ~ 1920 |    yes   |
        +--------------+-----+--------------+---------------+-----------+-----------+----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 69
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 60 61 62 63 64 65 66 67 68 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / (!exitcond)
49 --> 
	50  / (!exitcond3)
	60  / (exitcond3)
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	49  / true
60 --> 
	69  / (exitcond2)
	61  / (!exitcond2)
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	60  / true
69 --> 
	48  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.88>
ST_1 : Operation 70 [1/1] (1.00ns)   --->   "%maxIter_read = call i16 @_ssdm_op_Read.s_axilite.i16(i16 %maxIter)"   --->   Operation 70 'read' 'maxIter_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 71 [1/1] (1.00ns)   --->   "%width_V_read = call i12 @_ssdm_op_Read.s_axilite.i12(i12 %width_V)"   --->   Operation 71 'read' 'width_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 72 [1/1] (1.00ns)   --->   "%X1_V_read = call i40 @_ssdm_op_Read.s_axilite.i40(i40 %X1_V)"   --->   Operation 72 'read' 'X1_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 73 [1/1] (1.00ns)   --->   "%Y0_V_read = call i40 @_ssdm_op_Read.s_axilite.i40(i40 %Y0_V)"   --->   Operation 73 'read' 'Y0_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 74 [1/1] (1.00ns)   --->   "%X0_V_read = call i40 @_ssdm_op_Read.s_axilite.i40(i40 %X0_V)"   --->   Operation 74 'read' 'X0_V_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%mem_0 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 75 'alloca' 'mem_0' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%mem_1 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 76 'alloca' 'mem_1' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%mem_2 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 77 'alloca' 'mem_2' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%mem_3 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 78 'alloca' 'mem_3' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%mem_4 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 79 'alloca' 'mem_4' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%mem_5 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 80 'alloca' 'mem_5' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%mem_6 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 81 'alloca' 'mem_6' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%mem_7 = alloca [240 x i16], align 2" [mandelbrotHLS/mandel.cpp:53]   --->   Operation 82 'alloca' 'mem_7' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%lhs_V = sext i40 %X1_V_read to i41" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 83 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%rhs_V = sext i40 %X0_V_read to i41" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 84 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (2.88ns)   --->   "%ret_V_14 = sub nsw i41 %lhs_V, %rhs_V" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 85 'sub' 'ret_V_14' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.40>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_s = zext i12 %width_V_read to i41" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 86 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [45/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 87 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.40>
ST_3 : Operation 88 [44/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 88 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.40>
ST_4 : Operation 89 [43/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 89 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.40>
ST_5 : Operation 90 [42/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 90 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.40>
ST_6 : Operation 91 [41/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 91 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.40>
ST_7 : Operation 92 [40/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 92 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.40>
ST_8 : Operation 93 [39/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 93 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.40>
ST_9 : Operation 94 [38/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 94 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.40>
ST_10 : Operation 95 [37/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 95 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.40>
ST_11 : Operation 96 [36/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 96 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.40>
ST_12 : Operation 97 [35/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 97 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.40>
ST_13 : Operation 98 [34/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 98 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.40>
ST_14 : Operation 99 [33/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 99 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.40>
ST_15 : Operation 100 [32/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 100 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.40>
ST_16 : Operation 101 [31/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 101 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.40>
ST_17 : Operation 102 [30/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 102 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.40>
ST_18 : Operation 103 [29/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 103 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.40>
ST_19 : Operation 104 [28/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 104 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.40>
ST_20 : Operation 105 [27/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 105 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 4.40>
ST_21 : Operation 106 [26/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 106 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 4.40>
ST_22 : Operation 107 [25/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 107 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 4.40>
ST_23 : Operation 108 [24/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 108 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 4.40>
ST_24 : Operation 109 [23/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 109 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 4.40>
ST_25 : Operation 110 [22/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 110 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 4.40>
ST_26 : Operation 111 [21/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 111 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 4.40>
ST_27 : Operation 112 [20/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 112 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 4.40>
ST_28 : Operation 113 [19/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 113 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 4.40>
ST_29 : Operation 114 [18/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 114 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 4.40>
ST_30 : Operation 115 [17/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 115 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 4.40>
ST_31 : Operation 116 [16/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 116 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 4.40>
ST_32 : Operation 117 [15/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 117 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 4.40>
ST_33 : Operation 118 [14/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 118 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 4.40>
ST_34 : Operation 119 [13/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 119 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 4.40>
ST_35 : Operation 120 [12/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 120 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 4.40>
ST_36 : Operation 121 [11/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 121 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 4.40>
ST_37 : Operation 122 [10/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 122 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 4.40>
ST_38 : Operation 123 [9/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 123 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 4.40>
ST_39 : Operation 124 [8/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 124 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 4.40>
ST_40 : Operation 125 [7/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 125 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 4.40>
ST_41 : Operation 126 [6/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 126 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 4.40>
ST_42 : Operation 127 [5/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 127 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 4.40>
ST_43 : Operation 128 [4/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 128 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.40>
ST_44 : Operation 129 [3/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 129 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 4.40>
ST_45 : Operation 130 [2/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 130 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 4.40>
ST_46 : Operation 131 [1/45] (4.40ns)   --->   "%r_V_20 = sdiv i41 %ret_V_14, %tmp_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 131 'sdiv' 'r_V_20' <Predicate = true> <Delay = 4.40> <Core = "DivnS_SEQ">   --->   Core 24 'DivnS_SEQ' <Latency = 44> <II = 41> <Delay = 4.40> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %r_V_20, i32 40)" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 132 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 133 [1/1] (0.00ns)   --->   "%p_Val2_28 = trunc i41 %r_V_20 to i40" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 133 'trunc' 'p_Val2_28' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_21 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %r_V_20, i32 39)" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 134 'bitselect' 'p_Result_21' <Predicate = true> <Delay = 0.00>

State 47 <SV = 46> <Delay = 2.14>
ST_47 : Operation 135 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i40 %X0_V), !map !190"   --->   Operation 135 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 136 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i40 %Y0_V), !map !196"   --->   Operation 136 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i40 %X1_V), !map !200"   --->   Operation 137 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 138 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i12 %width_V), !map !204"   --->   Operation 138 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16 %maxIter), !map !208"   --->   Operation 139 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %buf_r), !map !212"   --->   Operation 140 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @calc_str) nounwind"   --->   Operation 141 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %buf_r, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 7500, [1 x i8]* @p_str2, [4 x i8]* @p_str45, [1 x i8]* @p_str2, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:48]   --->   Operation 142 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40 %X0_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:48]   --->   Operation 143 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40 %X1_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:48]   --->   Operation 144 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i40 %Y0_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:48]   --->   Operation 145 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16 %maxIter, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:48]   --->   Operation 146 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:48]   --->   Operation 147 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i12 %width_V, [10 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [9 x i8]* @p_str6, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:48]   --->   Operation 148 'specinterface' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%tmp_30 = xor i1 %p_Result_21, true" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 149 'xor' 'tmp_30' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node p_s)   --->   "%underflow = and i1 %p_Result_s, %tmp_30" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 150 'and' 'underflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node delta_V)   --->   "%brmerge = xor i1 %p_Result_s, %p_Result_21" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 151 'xor' 'brmerge' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node delta_V)   --->   "%signbit_i_i_i_i27_0_s = xor i1 %p_Result_s, true" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 152 'xor' 'signbit_i_i_i_i27_0_s' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node delta_V)   --->   "%brmerge9 = or i1 %p_Result_21, %signbit_i_i_i_i27_0_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 153 'or' 'brmerge9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node delta_V)   --->   "%p_mux = select i1 %brmerge, i40 549755813887, i40 %p_Val2_28" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 154 'select' 'p_mux' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 155 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_s = select i1 %underflow, i40 -549755813888, i40 %p_Val2_28" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 155 'select' 'p_s' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 156 [1/1] (1.07ns) (out node of the LUT)   --->   "%delta_V = select i1 %brmerge9, i40 %p_mux, i40 %p_s" [mandelbrotHLS/mandel.cpp:61]   --->   Operation 156 'select' 'delta_V' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_47 : Operation 157 [1/1] (0.00ns)   --->   "%lhs_V_7_cast = zext i12 %width_V_read to i14" [mandelbrotHLS/mandel.cpp:66]   --->   Operation 157 'zext' 'lhs_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 158 [1/1] (0.00ns)   --->   "%p_shl = call i14 @_ssdm_op_BitConcatenate.i14.i12.i2(i12 %width_V_read, i2 0)" [mandelbrotHLS/mandel.cpp:66]   --->   Operation 158 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 159 [1/1] (2.13ns)   --->   "%ret_V = sub i14 %p_shl, %lhs_V_7_cast" [mandelbrotHLS/mandel.cpp:66]   --->   Operation 159 'sub' 'ret_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 160 [1/1] (0.00ns)   --->   "%height_V = call i12 @_ssdm_op_PartSelect.i12.i14.i32.i32(i14 %ret_V, i32 2, i32 13)" [mandelbrotHLS/mandel.cpp:66]   --->   Operation 160 'partselect' 'height_V' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_cast = zext i12 %width_V_read to i24" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 161 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_31 = sext i40 %delta_V to i52" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 162 'sext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 163 [1/1] (0.00ns)   --->   "%lhs_V_8_cast = sext i40 %X0_V_read to i52" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 163 'sext' 'lhs_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 164 [1/1] (0.00ns)   --->   "%rhs_V_4 = sext i40 %delta_V to i41" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 164 'sext' 'rhs_V_4' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 165 [1/1] (1.66ns)   --->   "br label %_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge" [mandelbrotHLS/mandel.cpp:70]   --->   Operation 165 'br' <Predicate = true> <Delay = 1.66>

State 48 <SV = 47> <Delay = 2.90>
ST_48 : Operation 166 [1/1] (0.00ns)   --->   "%indvars_iv = phi i24 [ %tmp_cast, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ %indvars_iv_next, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ]" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 166 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 167 [1/1] (0.00ns)   --->   "%p_Val2_29 = phi i40 [ %Y0_V_read, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ %p_0285_2, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ]" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 167 'phi' 'p_Val2_29' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 168 [1/1] (0.00ns)   --->   "%t_V_1 = phi i12 [ 0, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ %line_V, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ]"   --->   Operation 168 'phi' 't_V_1' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 169 [1/1] (0.00ns)   --->   "%index = phi i24 [ 0, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i_ifconv ], [ %index_3, %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv ]"   --->   Operation 169 'phi' 'index' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 170 [1/1] (1.92ns)   --->   "%exitcond = icmp eq i12 %t_V_1, %height_V" [mandelbrotHLS/mandel.cpp:70]   --->   Operation 170 'icmp' 'exitcond' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1440, i64 0)"   --->   Operation 171 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 172 [1/1] (2.13ns)   --->   "%line_V = add i12 %t_V_1, 1" [mandelbrotHLS/mandel.cpp:70]   --->   Operation 172 'add' 'line_V' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %1, label %._crit_edge" [mandelbrotHLS/mandel.cpp:70]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str10) nounwind" [mandelbrotHLS/mandel.cpp:70]   --->   Operation 174 'specloopname' <Predicate = (!exitcond)> <Delay = 0.00>
ST_48 : Operation 175 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str10)" [mandelbrotHLS/mandel.cpp:70]   --->   Operation 175 'specregionbegin' 'tmp_3' <Predicate = (!exitcond)> <Delay = 0.00>
ST_48 : Operation 176 [1/1] (1.66ns)   --->   "br label %._crit_edge713.0" [mandelbrotHLS/mandel.cpp:72]   --->   Operation 176 'br' <Predicate = (!exitcond)> <Delay = 1.66>
ST_48 : Operation 177 [1/1] (0.00ns)   --->   "ret void" [mandelbrotHLS/mandel.cpp:98]   --->   Operation 177 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 49 <SV = 48> <Delay = 3.89>
ST_49 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_V_1 = phi i12 [ %pix_x_V_7, %_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv ], [ 0, %._crit_edge ]" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 178 'phi' 'tmp_V_1' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 179 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 240, i64 0)"   --->   Operation 179 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 180 [1/1] (1.92ns)   --->   "%exitcond3 = icmp eq i12 %tmp_V_1, %width_V_read" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 180 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 181 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %._crit_edge714.preheader, label %_ZmlILi40ELi5ELb1EL9ap_q_mode4EL9ap_o_mode0ELi0ELi12ELb0EEN13ap_fixed_baseIXT5_EXT5_EXT6_ELS0_5ELS1_3ELi0EE5RTypeIXT_EXT0_EXT1_EE4multERK11ap_int_baseIXT5_EXT6_EERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.0_ifconv" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 181 'br' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 182 [1/1] (0.00ns)   --->   "%r_V = zext i12 %tmp_V_1 to i52" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 182 'zext' 'r_V' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 183 [6/6] (3.89ns)   --->   "%r_V_s = mul nsw i52 %r_V, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 183 'mul' 'r_V_s' <Predicate = (!exitcond3)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 184 [1/1] (0.00ns)   --->   "%newIndex2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %tmp_V_1, i32 3, i32 11)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 184 'partselect' 'newIndex2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 185 [1/1] (0.00ns)   --->   "%pix_x_V_s = or i12 %tmp_V_1, 1" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 185 'or' 'pix_x_V_s' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 186 [1/1] (0.00ns)   --->   "%r_V_1 = zext i12 %pix_x_V_s to i52" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 186 'zext' 'r_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 187 [6/6] (3.89ns)   --->   "%r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 187 'mul' 'r_V_25_1' <Predicate = (!exitcond3)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 188 [1/1] (0.00ns)   --->   "%pix_x_V_1 = or i12 %tmp_V_1, 2" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 188 'or' 'pix_x_V_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 189 [1/1] (0.00ns)   --->   "%r_V_2 = zext i12 %pix_x_V_1 to i52" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 189 'zext' 'r_V_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 190 [6/6] (3.89ns)   --->   "%r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 190 'mul' 'r_V_25_2' <Predicate = (!exitcond3)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 191 [1/1] (0.00ns)   --->   "%pix_x_V_2 = or i12 %tmp_V_1, 3" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 191 'or' 'pix_x_V_2' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 192 [1/1] (0.00ns)   --->   "%r_V_3 = zext i12 %pix_x_V_2 to i52" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 192 'zext' 'r_V_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 193 [6/6] (3.89ns)   --->   "%r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 193 'mul' 'r_V_25_3' <Predicate = (!exitcond3)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 194 [1/1] (0.00ns)   --->   "%pix_x_V_3 = or i12 %tmp_V_1, 4" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 194 'or' 'pix_x_V_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 195 [1/1] (0.00ns)   --->   "%r_V_4 = zext i12 %pix_x_V_3 to i52" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 195 'zext' 'r_V_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 196 [6/6] (3.89ns)   --->   "%r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 196 'mul' 'r_V_25_4' <Predicate = (!exitcond3)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 197 [1/1] (0.00ns)   --->   "%pix_x_V_4 = or i12 %tmp_V_1, 5" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 197 'or' 'pix_x_V_4' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 198 [1/1] (0.00ns)   --->   "%r_V_5 = zext i12 %pix_x_V_4 to i52" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 198 'zext' 'r_V_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 199 [6/6] (3.89ns)   --->   "%r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 199 'mul' 'r_V_25_5' <Predicate = (!exitcond3)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 200 [1/1] (0.00ns)   --->   "%pix_x_V_5 = or i12 %tmp_V_1, 6" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 200 'or' 'pix_x_V_5' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 201 [1/1] (0.00ns)   --->   "%r_V_6 = zext i12 %pix_x_V_5 to i52" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 201 'zext' 'r_V_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 202 [6/6] (3.89ns)   --->   "%r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 202 'mul' 'r_V_25_6' <Predicate = (!exitcond3)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 203 [1/1] (0.00ns)   --->   "%pix_x_V_6 = or i12 %tmp_V_1, 7" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 203 'or' 'pix_x_V_6' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 204 [1/1] (0.00ns)   --->   "%r_V_7 = zext i12 %pix_x_V_6 to i52" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 204 'zext' 'r_V_7' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_49 : Operation 205 [6/6] (3.89ns)   --->   "%r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 205 'mul' 'r_V_25_7' <Predicate = (!exitcond3)> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 206 [1/1] (2.13ns)   --->   "%pix_x_V_7 = add i12 8, %tmp_V_1" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 206 'add' 'pix_x_V_7' <Predicate = (!exitcond3)> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 207 [1/1] (2.42ns)   --->   "%index_3 = add i24 %tmp_cast, %index" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 207 'add' 'index_3' <Predicate = (exitcond3)> <Delay = 2.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 208 [1/1] (1.66ns)   --->   "br label %._crit_edge714" [mandelbrotHLS/mandel.cpp:84]   --->   Operation 208 'br' <Predicate = (exitcond3)> <Delay = 1.66>

State 50 <SV = 49> <Delay = 3.89>
ST_50 : Operation 209 [5/6] (3.89ns)   --->   "%r_V_s = mul nsw i52 %r_V, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 209 'mul' 'r_V_s' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 210 [5/6] (3.89ns)   --->   "%r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 210 'mul' 'r_V_25_1' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 211 [5/6] (3.89ns)   --->   "%r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 211 'mul' 'r_V_25_2' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 212 [5/6] (3.89ns)   --->   "%r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 212 'mul' 'r_V_25_3' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 213 [5/6] (3.89ns)   --->   "%r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 213 'mul' 'r_V_25_4' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 214 [5/6] (3.89ns)   --->   "%r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 214 'mul' 'r_V_25_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 215 [5/6] (3.89ns)   --->   "%r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 215 'mul' 'r_V_25_6' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 216 [5/6] (3.89ns)   --->   "%r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 216 'mul' 'r_V_25_7' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 3.89>
ST_51 : Operation 217 [4/6] (3.89ns)   --->   "%r_V_s = mul nsw i52 %r_V, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 217 'mul' 'r_V_s' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 218 [4/6] (3.89ns)   --->   "%r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 218 'mul' 'r_V_25_1' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 219 [4/6] (3.89ns)   --->   "%r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 219 'mul' 'r_V_25_2' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 220 [4/6] (3.89ns)   --->   "%r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 220 'mul' 'r_V_25_3' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 221 [4/6] (3.89ns)   --->   "%r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 221 'mul' 'r_V_25_4' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 222 [4/6] (3.89ns)   --->   "%r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 222 'mul' 'r_V_25_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 223 [4/6] (3.89ns)   --->   "%r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 223 'mul' 'r_V_25_6' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 224 [4/6] (3.89ns)   --->   "%r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 224 'mul' 'r_V_25_7' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 3.89>
ST_52 : Operation 225 [3/6] (3.89ns)   --->   "%r_V_s = mul nsw i52 %r_V, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 225 'mul' 'r_V_s' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 226 [3/6] (3.89ns)   --->   "%r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 226 'mul' 'r_V_25_1' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 227 [3/6] (3.89ns)   --->   "%r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 227 'mul' 'r_V_25_2' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 228 [3/6] (3.89ns)   --->   "%r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 228 'mul' 'r_V_25_3' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 229 [3/6] (3.89ns)   --->   "%r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 229 'mul' 'r_V_25_4' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 230 [3/6] (3.89ns)   --->   "%r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 230 'mul' 'r_V_25_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 231 [3/6] (3.89ns)   --->   "%r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 231 'mul' 'r_V_25_6' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 232 [3/6] (3.89ns)   --->   "%r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 232 'mul' 'r_V_25_7' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 3.89>
ST_53 : Operation 233 [2/6] (3.89ns)   --->   "%r_V_s = mul nsw i52 %r_V, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 233 'mul' 'r_V_s' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 234 [2/6] (3.89ns)   --->   "%r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 234 'mul' 'r_V_25_1' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 235 [2/6] (3.89ns)   --->   "%r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 235 'mul' 'r_V_25_2' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 236 [2/6] (3.89ns)   --->   "%r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 236 'mul' 'r_V_25_3' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 237 [2/6] (3.89ns)   --->   "%r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 237 'mul' 'r_V_25_4' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 238 [2/6] (3.89ns)   --->   "%r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 238 'mul' 'r_V_25_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 239 [2/6] (3.89ns)   --->   "%r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 239 'mul' 'r_V_25_6' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 240 [2/6] (3.89ns)   --->   "%r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 240 'mul' 'r_V_25_7' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 3.89>
ST_54 : Operation 241 [1/6] (3.89ns)   --->   "%r_V_s = mul nsw i52 %r_V, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 241 'mul' 'r_V_s' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_66 = trunc i52 %r_V_s to i40" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 242 'trunc' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 243 [1/6] (3.89ns)   --->   "%r_V_25_1 = mul nsw i52 %r_V_1, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 243 'mul' 'r_V_25_1' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_69 = trunc i52 %r_V_25_1 to i40" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 244 'trunc' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 245 [1/6] (3.89ns)   --->   "%r_V_25_2 = mul nsw i52 %r_V_2, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 245 'mul' 'r_V_25_2' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_72 = trunc i52 %r_V_25_2 to i40" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 246 'trunc' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 247 [1/6] (3.89ns)   --->   "%r_V_25_3 = mul nsw i52 %r_V_3, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 247 'mul' 'r_V_25_3' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_75 = trunc i52 %r_V_25_3 to i40" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 248 'trunc' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 249 [1/6] (3.89ns)   --->   "%r_V_25_4 = mul nsw i52 %r_V_4, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 249 'mul' 'r_V_25_4' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_78 = trunc i52 %r_V_25_4 to i40" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 250 'trunc' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 251 [1/6] (3.89ns)   --->   "%r_V_25_5 = mul nsw i52 %r_V_5, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 251 'mul' 'r_V_25_5' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i52 %r_V_25_5 to i40" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 252 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 253 [1/6] (3.89ns)   --->   "%r_V_25_6 = mul nsw i52 %r_V_6, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 253 'mul' 'r_V_25_6' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_84 = trunc i52 %r_V_25_6 to i40" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 254 'trunc' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 255 [1/6] (3.89ns)   --->   "%r_V_25_7 = mul nsw i52 %r_V_7, %tmp_31" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 255 'mul' 'r_V_25_7' <Predicate = true> <Delay = 3.89> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 5> <II = 1> <Delay = 3.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 256 [1/1] (0.00ns)   --->   "%tmp_87 = trunc i52 %r_V_25_7 to i40" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 256 'trunc' 'tmp_87' <Predicate = true> <Delay = 0.00>

State 55 <SV = 54> <Delay = 5.17>
ST_55 : Operation 257 [1/1] (3.24ns)   --->   "%ret_V_s = add i52 %lhs_V_8_cast, %r_V_s" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 257 'add' 'ret_V_s' <Predicate = true> <Delay = 3.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_67 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_s, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 258 'bitselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 259 [1/1] (2.88ns)   --->   "%p_Val2_12 = add i40 %X0_V_read, %tmp_66" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 259 'add' 'p_Val2_12' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_68 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_12, i32 39)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 260 'bitselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 261 [1/1] (0.00ns)   --->   "%tmp = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_s, i32 40, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 261 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 262 [1/1] (1.92ns)   --->   "%p_not = icmp ne i12 %tmp, 0" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 262 'icmp' 'p_not' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 263 [1/1] (1.92ns)   --->   "%p_not4 = icmp ne i12 %tmp, -1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 263 'icmp' 'p_not4' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 264 [1/1] (3.24ns)   --->   "%ret_V_21_1 = add i52 %lhs_V_8_cast, %r_V_25_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 264 'add' 'ret_V_21_1' <Predicate = true> <Delay = 3.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 265 [1/1] (0.00ns)   --->   "%tmp_70 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_1, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 265 'bitselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 266 [1/1] (2.88ns)   --->   "%p_Val2_13_1 = add i40 %X0_V_read, %tmp_69" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 266 'add' 'p_Val2_13_1' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_71 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_1, i32 39)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 267 'bitselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_34 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_1, i32 40, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 268 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 269 [1/1] (1.92ns)   --->   "%p_not_1 = icmp ne i12 %tmp_34, 0" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 269 'icmp' 'p_not_1' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 270 [1/1] (1.92ns)   --->   "%p_not4_1 = icmp ne i12 %tmp_34, -1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 270 'icmp' 'p_not4_1' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 271 [1/1] (3.24ns)   --->   "%ret_V_21_2 = add i52 %lhs_V_8_cast, %r_V_25_2" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 271 'add' 'ret_V_21_2' <Predicate = true> <Delay = 3.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 272 [1/1] (0.00ns)   --->   "%tmp_73 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_2, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 272 'bitselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 273 [1/1] (2.88ns)   --->   "%p_Val2_13_2 = add i40 %X0_V_read, %tmp_72" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 273 'add' 'p_Val2_13_2' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_74 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_2, i32 39)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 274 'bitselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 275 [1/1] (0.00ns)   --->   "%tmp_35 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_2, i32 40, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 275 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 276 [1/1] (1.92ns)   --->   "%p_not_2 = icmp ne i12 %tmp_35, 0" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 276 'icmp' 'p_not_2' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 277 [1/1] (1.92ns)   --->   "%p_not4_2 = icmp ne i12 %tmp_35, -1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 277 'icmp' 'p_not4_2' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 278 [1/1] (3.24ns)   --->   "%ret_V_21_3 = add i52 %lhs_V_8_cast, %r_V_25_3" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 278 'add' 'ret_V_21_3' <Predicate = true> <Delay = 3.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_76 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_3, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 279 'bitselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 280 [1/1] (2.88ns)   --->   "%p_Val2_13_3 = add i40 %X0_V_read, %tmp_75" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 280 'add' 'p_Val2_13_3' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 281 [1/1] (0.00ns)   --->   "%tmp_77 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_3, i32 39)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 281 'bitselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_36 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_3, i32 40, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 282 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 283 [1/1] (1.92ns)   --->   "%p_not_3 = icmp ne i12 %tmp_36, 0" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 283 'icmp' 'p_not_3' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 284 [1/1] (1.92ns)   --->   "%p_not4_3 = icmp ne i12 %tmp_36, -1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 284 'icmp' 'p_not4_3' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 285 [1/1] (3.24ns)   --->   "%ret_V_21_4 = add i52 %lhs_V_8_cast, %r_V_25_4" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 285 'add' 'ret_V_21_4' <Predicate = true> <Delay = 3.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 286 [1/1] (0.00ns)   --->   "%tmp_79 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_4, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 286 'bitselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 287 [1/1] (2.88ns)   --->   "%p_Val2_13_4 = add i40 %X0_V_read, %tmp_78" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 287 'add' 'p_Val2_13_4' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_80 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_4, i32 39)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 288 'bitselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 289 [1/1] (0.00ns)   --->   "%tmp_37 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_4, i32 40, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 289 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 290 [1/1] (1.92ns)   --->   "%p_not_4 = icmp ne i12 %tmp_37, 0" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 290 'icmp' 'p_not_4' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 291 [1/1] (1.92ns)   --->   "%p_not4_4 = icmp ne i12 %tmp_37, -1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 291 'icmp' 'p_not4_4' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 292 [1/1] (3.24ns)   --->   "%ret_V_21_5 = add i52 %lhs_V_8_cast, %r_V_25_5" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 292 'add' 'ret_V_21_5' <Predicate = true> <Delay = 3.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_82 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_5, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 293 'bitselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 294 [1/1] (2.88ns)   --->   "%p_Val2_13_5 = add i40 %X0_V_read, %tmp_81" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 294 'add' 'p_Val2_13_5' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 295 [1/1] (0.00ns)   --->   "%tmp_83 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_5, i32 39)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 295 'bitselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_38 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_5, i32 40, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 296 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 297 [1/1] (1.92ns)   --->   "%p_not_5 = icmp ne i12 %tmp_38, 0" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 297 'icmp' 'p_not_5' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 298 [1/1] (1.92ns)   --->   "%p_not4_5 = icmp ne i12 %tmp_38, -1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 298 'icmp' 'p_not4_5' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 299 [1/1] (3.24ns)   --->   "%ret_V_21_6 = add i52 %lhs_V_8_cast, %r_V_25_6" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 299 'add' 'ret_V_21_6' <Predicate = true> <Delay = 3.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_85 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_6, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 300 'bitselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 301 [1/1] (2.88ns)   --->   "%p_Val2_13_6 = add i40 %X0_V_read, %tmp_84" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 301 'add' 'p_Val2_13_6' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_86 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_6, i32 39)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 302 'bitselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_39 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_6, i32 40, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 303 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 304 [1/1] (1.92ns)   --->   "%p_not_6 = icmp ne i12 %tmp_39, 0" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 304 'icmp' 'p_not_6' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 305 [1/1] (1.92ns)   --->   "%p_not4_6 = icmp ne i12 %tmp_39, -1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 305 'icmp' 'p_not4_6' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 306 [1/1] (3.24ns)   --->   "%ret_V_21_7 = add i52 %lhs_V_8_cast, %r_V_25_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 306 'add' 'ret_V_21_7' <Predicate = true> <Delay = 3.24> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_88 = call i1 @_ssdm_op_BitSelect.i1.i52.i32(i52 %ret_V_21_7, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 307 'bitselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 308 [1/1] (2.88ns)   --->   "%p_Val2_13_7 = add i40 %X0_V_read, %tmp_87" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 308 'add' 'p_Val2_13_7' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_89 = call i1 @_ssdm_op_BitSelect.i1.i40.i32(i40 %p_Val2_13_7, i32 39)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 309 'bitselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_40 = call i12 @_ssdm_op_PartSelect.i12.i52.i32.i32(i52 %ret_V_21_7, i32 40, i32 51)" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 310 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 311 [1/1] (1.92ns)   --->   "%p_not_7 = icmp ne i12 %tmp_40, 0" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 311 'icmp' 'p_not_7' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 312 [1/1] (1.92ns)   --->   "%p_not4_7 = icmp ne i12 %tmp_40, -1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 312 'icmp' 'p_not4_7' <Predicate = true> <Delay = 1.92> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 3.12>
ST_56 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%brmerge1 = or i1 %tmp_68, %p_not" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 313 'or' 'brmerge1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node overflow_7)   --->   "%tmp_32 = xor i1 %tmp_67, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 314 'xor' 'tmp_32' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 315 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7 = and i1 %brmerge1, %tmp_32" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 315 'and' 'overflow_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%newsignbit_i_i_i_i = xor i1 %tmp_68, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 316 'xor' 'newsignbit_i_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node underflow_7)   --->   "%brmerge2 = or i1 %p_not4, %newsignbit_i_i_i_i" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 317 'or' 'brmerge2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 318 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7 = and i1 %brmerge2, %tmp_67" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 318 'and' 'underflow_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node p_mux7)   --->   "%brmerge3 = or i1 %underflow_7, %overflow_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 319 'or' 'brmerge3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node p_0)   --->   "%p_707_not = xor i1 %underflow_7, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 320 'xor' 'p_707_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node p_0)   --->   "%brmerge4 = or i1 %overflow_7, %p_707_not" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 321 'or' 'brmerge4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 322 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux7 = select i1 %brmerge3, i40 549755813887, i40 %p_Val2_12" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 322 'select' 'p_mux7' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node p_0)   --->   "%p_1 = select i1 %underflow_7, i40 -549755813888, i40 %p_Val2_12" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 323 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 324 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0 = select i1 %brmerge4, i40 %p_mux7, i40 %p_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 324 'select' 'p_0' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_1)   --->   "%brmerge32_1 = or i1 %tmp_71, %p_not_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 325 'or' 'brmerge32_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_1)   --->   "%tmp_76_1 = xor i1 %tmp_70, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 326 'xor' 'tmp_76_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 327 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7_1 = and i1 %brmerge32_1, %tmp_76_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 327 'and' 'overflow_7_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 328 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_1)   --->   "%newsignbit_i_i_i_i_0_1 = xor i1 %tmp_71, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 328 'xor' 'newsignbit_i_i_i_i_0_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_1)   --->   "%brmerge33_1 = or i1 %p_not4_1, %newsignbit_i_i_i_i_0_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 329 'or' 'brmerge33_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 330 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7_1 = and i1 %brmerge33_1, %tmp_70" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 330 'and' 'underflow_7_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node p_mux7_1)   --->   "%brmerge34_1 = or i1 %underflow_7_1, %overflow_7_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 331 'or' 'brmerge34_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node p_0_1)   --->   "%p_707_not_1 = xor i1 %underflow_7_1, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 332 'xor' 'p_707_not_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node p_0_1)   --->   "%brmerge35_1 = or i1 %overflow_7_1, %p_707_not_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 333 'or' 'brmerge35_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 334 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux7_1 = select i1 %brmerge34_1, i40 549755813887, i40 %p_Val2_13_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 334 'select' 'p_mux7_1' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node p_0_1)   --->   "%p_11_1 = select i1 %underflow_7_1, i40 -549755813888, i40 %p_Val2_13_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 335 'select' 'p_11_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 336 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0_1 = select i1 %brmerge35_1, i40 %p_mux7_1, i40 %p_11_1" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 336 'select' 'p_0_1' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 337 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_2)   --->   "%brmerge32_2 = or i1 %tmp_74, %p_not_2" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 337 'or' 'brmerge32_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_2)   --->   "%tmp_76_2 = xor i1 %tmp_73, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 338 'xor' 'tmp_76_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 339 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7_2 = and i1 %brmerge32_2, %tmp_76_2" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 339 'and' 'overflow_7_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_2)   --->   "%newsignbit_i_i_i_i_0_2 = xor i1 %tmp_74, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 340 'xor' 'newsignbit_i_i_i_i_0_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_2)   --->   "%brmerge33_2 = or i1 %p_not4_2, %newsignbit_i_i_i_i_0_2" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 341 'or' 'brmerge33_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 342 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7_2 = and i1 %brmerge33_2, %tmp_73" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 342 'and' 'underflow_7_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node p_mux7_2)   --->   "%brmerge34_2 = or i1 %underflow_7_2, %overflow_7_2" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 343 'or' 'brmerge34_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node p_0_2)   --->   "%p_707_not_2 = xor i1 %underflow_7_2, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 344 'xor' 'p_707_not_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node p_0_2)   --->   "%brmerge35_2 = or i1 %overflow_7_2, %p_707_not_2" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 345 'or' 'brmerge35_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 346 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux7_2 = select i1 %brmerge34_2, i40 549755813887, i40 %p_Val2_13_2" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 346 'select' 'p_mux7_2' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node p_0_2)   --->   "%p_11_2 = select i1 %underflow_7_2, i40 -549755813888, i40 %p_Val2_13_2" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 347 'select' 'p_11_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 348 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0_2 = select i1 %brmerge35_2, i40 %p_mux7_2, i40 %p_11_2" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 348 'select' 'p_0_2' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_3)   --->   "%brmerge32_3 = or i1 %tmp_77, %p_not_3" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 349 'or' 'brmerge32_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_3)   --->   "%tmp_76_3 = xor i1 %tmp_76, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 350 'xor' 'tmp_76_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 351 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7_3 = and i1 %brmerge32_3, %tmp_76_3" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 351 'and' 'overflow_7_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_3)   --->   "%newsignbit_i_i_i_i_0_3 = xor i1 %tmp_77, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 352 'xor' 'newsignbit_i_i_i_i_0_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 353 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_3)   --->   "%brmerge33_3 = or i1 %p_not4_3, %newsignbit_i_i_i_i_0_3" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 353 'or' 'brmerge33_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 354 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7_3 = and i1 %brmerge33_3, %tmp_76" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 354 'and' 'underflow_7_3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node p_mux7_3)   --->   "%brmerge34_3 = or i1 %underflow_7_3, %overflow_7_3" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 355 'or' 'brmerge34_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node p_0_3)   --->   "%p_707_not_3 = xor i1 %underflow_7_3, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 356 'xor' 'p_707_not_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node p_0_3)   --->   "%brmerge35_3 = or i1 %overflow_7_3, %p_707_not_3" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 357 'or' 'brmerge35_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 358 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux7_3 = select i1 %brmerge34_3, i40 549755813887, i40 %p_Val2_13_3" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 358 'select' 'p_mux7_3' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node p_0_3)   --->   "%p_11_3 = select i1 %underflow_7_3, i40 -549755813888, i40 %p_Val2_13_3" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 359 'select' 'p_11_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 360 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0_3 = select i1 %brmerge35_3, i40 %p_mux7_3, i40 %p_11_3" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 360 'select' 'p_0_3' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_4)   --->   "%brmerge32_4 = or i1 %tmp_80, %p_not_4" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 361 'or' 'brmerge32_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_4)   --->   "%tmp_76_4 = xor i1 %tmp_79, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 362 'xor' 'tmp_76_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 363 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7_4 = and i1 %brmerge32_4, %tmp_76_4" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 363 'and' 'overflow_7_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_4)   --->   "%newsignbit_i_i_i_i_0_4 = xor i1 %tmp_80, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 364 'xor' 'newsignbit_i_i_i_i_0_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_4)   --->   "%brmerge33_4 = or i1 %p_not4_4, %newsignbit_i_i_i_i_0_4" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 365 'or' 'brmerge33_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 366 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7_4 = and i1 %brmerge33_4, %tmp_79" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 366 'and' 'underflow_7_4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node p_mux7_4)   --->   "%brmerge34_4 = or i1 %underflow_7_4, %overflow_7_4" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 367 'or' 'brmerge34_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node p_0_4)   --->   "%p_707_not_4 = xor i1 %underflow_7_4, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 368 'xor' 'p_707_not_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node p_0_4)   --->   "%brmerge35_4 = or i1 %overflow_7_4, %p_707_not_4" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 369 'or' 'brmerge35_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 370 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux7_4 = select i1 %brmerge34_4, i40 549755813887, i40 %p_Val2_13_4" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 370 'select' 'p_mux7_4' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node p_0_4)   --->   "%p_11_4 = select i1 %underflow_7_4, i40 -549755813888, i40 %p_Val2_13_4" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 371 'select' 'p_11_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 372 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0_4 = select i1 %brmerge35_4, i40 %p_mux7_4, i40 %p_11_4" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 372 'select' 'p_0_4' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 373 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_5)   --->   "%brmerge32_5 = or i1 %tmp_83, %p_not_5" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 373 'or' 'brmerge32_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_5)   --->   "%tmp_76_5 = xor i1 %tmp_82, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 374 'xor' 'tmp_76_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 375 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7_5 = and i1 %brmerge32_5, %tmp_76_5" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 375 'and' 'overflow_7_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_5)   --->   "%newsignbit_i_i_i_i_0_5 = xor i1 %tmp_83, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 376 'xor' 'newsignbit_i_i_i_i_0_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_5)   --->   "%brmerge33_5 = or i1 %p_not4_5, %newsignbit_i_i_i_i_0_5" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 377 'or' 'brmerge33_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 378 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7_5 = and i1 %brmerge33_5, %tmp_82" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 378 'and' 'underflow_7_5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node p_mux7_5)   --->   "%brmerge34_5 = or i1 %underflow_7_5, %overflow_7_5" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 379 'or' 'brmerge34_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node p_0_5)   --->   "%p_707_not_5 = xor i1 %underflow_7_5, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 380 'xor' 'p_707_not_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node p_0_5)   --->   "%brmerge35_5 = or i1 %overflow_7_5, %p_707_not_5" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 381 'or' 'brmerge35_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 382 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux7_5 = select i1 %brmerge34_5, i40 549755813887, i40 %p_Val2_13_5" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 382 'select' 'p_mux7_5' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node p_0_5)   --->   "%p_11_5 = select i1 %underflow_7_5, i40 -549755813888, i40 %p_Val2_13_5" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 383 'select' 'p_11_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 384 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0_5 = select i1 %brmerge35_5, i40 %p_mux7_5, i40 %p_11_5" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 384 'select' 'p_0_5' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_6)   --->   "%brmerge32_6 = or i1 %tmp_86, %p_not_6" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 385 'or' 'brmerge32_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_6)   --->   "%tmp_76_6 = xor i1 %tmp_85, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 386 'xor' 'tmp_76_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 387 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7_6 = and i1 %brmerge32_6, %tmp_76_6" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 387 'and' 'overflow_7_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_6)   --->   "%newsignbit_i_i_i_i_0_6 = xor i1 %tmp_86, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 388 'xor' 'newsignbit_i_i_i_i_0_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_6)   --->   "%brmerge33_6 = or i1 %p_not4_6, %newsignbit_i_i_i_i_0_6" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 389 'or' 'brmerge33_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 390 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7_6 = and i1 %brmerge33_6, %tmp_85" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 390 'and' 'underflow_7_6' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node p_mux7_6)   --->   "%brmerge34_6 = or i1 %underflow_7_6, %overflow_7_6" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 391 'or' 'brmerge34_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node p_0_6)   --->   "%p_707_not_6 = xor i1 %underflow_7_6, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 392 'xor' 'p_707_not_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node p_0_6)   --->   "%brmerge35_6 = or i1 %overflow_7_6, %p_707_not_6" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 393 'or' 'brmerge35_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 394 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux7_6 = select i1 %brmerge34_6, i40 549755813887, i40 %p_Val2_13_6" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 394 'select' 'p_mux7_6' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node p_0_6)   --->   "%p_11_6 = select i1 %underflow_7_6, i40 -549755813888, i40 %p_Val2_13_6" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 395 'select' 'p_11_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 396 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0_6 = select i1 %brmerge35_6, i40 %p_mux7_6, i40 %p_11_6" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 396 'select' 'p_0_6' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_7)   --->   "%brmerge32_7 = or i1 %tmp_89, %p_not_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 397 'or' 'brmerge32_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node overflow_7_7)   --->   "%tmp_76_7 = xor i1 %tmp_88, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 398 'xor' 'tmp_76_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 399 [1/1] (0.97ns) (out node of the LUT)   --->   "%overflow_7_7 = and i1 %brmerge32_7, %tmp_76_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 399 'and' 'overflow_7_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_7)   --->   "%newsignbit_i_i_i_i_0_7 = xor i1 %tmp_89, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 400 'xor' 'newsignbit_i_i_i_i_0_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node underflow_7_7)   --->   "%brmerge33_7 = or i1 %p_not4_7, %newsignbit_i_i_i_i_0_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 401 'or' 'brmerge33_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow_7_7 = and i1 %brmerge33_7, %tmp_88" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 402 'and' 'underflow_7_7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_mux7_7)   --->   "%brmerge34_7 = or i1 %underflow_7_7, %overflow_7_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 403 'or' 'brmerge34_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node p_0_7)   --->   "%p_707_not_7 = xor i1 %underflow_7_7, true" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 404 'xor' 'p_707_not_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node p_0_7)   --->   "%brmerge35_7 = or i1 %overflow_7_7, %p_707_not_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 405 'or' 'brmerge35_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 406 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_mux7_7 = select i1 %brmerge34_7, i40 549755813887, i40 %p_Val2_13_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 406 'select' 'p_mux7_7' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node p_0_7)   --->   "%p_11_7 = select i1 %underflow_7_7, i40 -549755813888, i40 %p_Val2_13_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 407 'select' 'p_11_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_56 : Operation 408 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0_7 = select i1 %brmerge35_7, i40 %p_mux7_7, i40 %p_11_7" [mandelbrotHLS/mandel.cpp:77]   --->   Operation 408 'select' 'p_0_7' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 57 <SV = 56> <Delay = 5.25>
ST_57 : Operation 409 [2/2] (5.25ns)   --->   "%tmp_33 = call fastcc i16 @mandel_calc(i40 %p_0, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 409 'call' 'tmp_33' <Predicate = true> <Delay = 5.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 410 [2/2] (5.25ns)   --->   "%tmp_79_1 = call fastcc i16 @mandel_calc(i40 %p_0_1, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 410 'call' 'tmp_79_1' <Predicate = true> <Delay = 5.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 411 [2/2] (5.25ns)   --->   "%tmp_79_2 = call fastcc i16 @mandel_calc(i40 %p_0_2, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 411 'call' 'tmp_79_2' <Predicate = true> <Delay = 5.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 412 [2/2] (5.25ns)   --->   "%tmp_79_3 = call fastcc i16 @mandel_calc(i40 %p_0_3, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 412 'call' 'tmp_79_3' <Predicate = true> <Delay = 5.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 413 [2/2] (5.25ns)   --->   "%tmp_79_4 = call fastcc i16 @mandel_calc(i40 %p_0_4, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 413 'call' 'tmp_79_4' <Predicate = true> <Delay = 5.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 414 [2/2] (5.25ns)   --->   "%tmp_79_5 = call fastcc i16 @mandel_calc(i40 %p_0_5, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 414 'call' 'tmp_79_5' <Predicate = true> <Delay = 5.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 415 [2/2] (5.25ns)   --->   "%tmp_79_6 = call fastcc i16 @mandel_calc(i40 %p_0_6, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 415 'call' 'tmp_79_6' <Predicate = true> <Delay = 5.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 416 [2/2] (5.25ns)   --->   "%tmp_79_7 = call fastcc i16 @mandel_calc(i40 %p_0_7, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 416 'call' 'tmp_79_7' <Predicate = true> <Delay = 5.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 58 <SV = 57> <Delay = 3.32>
ST_58 : Operation 417 [1/2] (3.32ns)   --->   "%tmp_33 = call fastcc i16 @mandel_calc(i40 %p_0, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 417 'call' 'tmp_33' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 418 [1/2] (3.32ns)   --->   "%tmp_79_1 = call fastcc i16 @mandel_calc(i40 %p_0_1, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 418 'call' 'tmp_79_1' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 419 [1/2] (3.32ns)   --->   "%tmp_79_2 = call fastcc i16 @mandel_calc(i40 %p_0_2, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 419 'call' 'tmp_79_2' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 420 [1/2] (3.32ns)   --->   "%tmp_79_3 = call fastcc i16 @mandel_calc(i40 %p_0_3, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 420 'call' 'tmp_79_3' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 421 [1/2] (3.32ns)   --->   "%tmp_79_4 = call fastcc i16 @mandel_calc(i40 %p_0_4, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 421 'call' 'tmp_79_4' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 422 [1/2] (3.32ns)   --->   "%tmp_79_5 = call fastcc i16 @mandel_calc(i40 %p_0_5, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 422 'call' 'tmp_79_5' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 423 [1/2] (3.32ns)   --->   "%tmp_79_6 = call fastcc i16 @mandel_calc(i40 %p_0_6, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 423 'call' 'tmp_79_6' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_58 : Operation 424 [1/2] (3.32ns)   --->   "%tmp_79_7 = call fastcc i16 @mandel_calc(i40 %p_0_7, i40 %p_Val2_29, i16 %maxIter_read)" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 424 'call' 'tmp_79_7' <Predicate = true> <Delay = 3.32> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 59 <SV = 58> <Delay = 3.25>
ST_59 : Operation 425 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str13) nounwind" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 425 'specloopname' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 426 [1/1] (0.00ns)   --->   "%newIndex3 = zext i9 %newIndex2 to i64" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 426 'zext' 'newIndex3' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 427 [1/1] (0.00ns)   --->   "%mem_0_addr = getelementptr [240 x i16]* %mem_0, i64 0, i64 %newIndex3" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 427 'getelementptr' 'mem_0_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 428 [1/1] (3.25ns)   --->   "store i16 %tmp_33, i16* %mem_0_addr, align 16" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 428 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_59 : Operation 429 [1/1] (0.00ns)   --->   "%mem_1_addr = getelementptr [240 x i16]* %mem_1, i64 0, i64 %newIndex3" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 429 'getelementptr' 'mem_1_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 430 [1/1] (3.25ns)   --->   "store i16 %tmp_79_1, i16* %mem_1_addr, align 2" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 430 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_59 : Operation 431 [1/1] (0.00ns)   --->   "%mem_2_addr = getelementptr [240 x i16]* %mem_2, i64 0, i64 %newIndex3" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 431 'getelementptr' 'mem_2_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 432 [1/1] (3.25ns)   --->   "store i16 %tmp_79_2, i16* %mem_2_addr, align 4" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 432 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_59 : Operation 433 [1/1] (0.00ns)   --->   "%mem_3_addr = getelementptr [240 x i16]* %mem_3, i64 0, i64 %newIndex3" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 433 'getelementptr' 'mem_3_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 434 [1/1] (3.25ns)   --->   "store i16 %tmp_79_3, i16* %mem_3_addr, align 2" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 434 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_59 : Operation 435 [1/1] (0.00ns)   --->   "%mem_4_addr = getelementptr [240 x i16]* %mem_4, i64 0, i64 %newIndex3" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 435 'getelementptr' 'mem_4_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 436 [1/1] (3.25ns)   --->   "store i16 %tmp_79_4, i16* %mem_4_addr, align 8" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 436 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_59 : Operation 437 [1/1] (0.00ns)   --->   "%mem_5_addr = getelementptr [240 x i16]* %mem_5, i64 0, i64 %newIndex3" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 437 'getelementptr' 'mem_5_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 438 [1/1] (3.25ns)   --->   "store i16 %tmp_79_5, i16* %mem_5_addr, align 2" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 438 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_59 : Operation 439 [1/1] (0.00ns)   --->   "%mem_6_addr = getelementptr [240 x i16]* %mem_6, i64 0, i64 %newIndex3" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 439 'getelementptr' 'mem_6_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 440 [1/1] (3.25ns)   --->   "store i16 %tmp_79_6, i16* %mem_6_addr, align 4" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 440 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_59 : Operation 441 [1/1] (0.00ns)   --->   "%mem_7_addr = getelementptr [240 x i16]* %mem_7, i64 0, i64 %newIndex3" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 441 'getelementptr' 'mem_7_addr' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 442 [1/1] (3.25ns)   --->   "store i16 %tmp_79_7, i16* %mem_7_addr, align 2" [mandelbrotHLS/mandel.cpp:79]   --->   Operation 442 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_59 : Operation 443 [1/1] (0.00ns)   --->   "br label %._crit_edge713.0" [mandelbrotHLS/mandel.cpp:73]   --->   Operation 443 'br' <Predicate = true> <Delay = 0.00>

State 60 <SV = 49> <Delay = 3.38>
ST_60 : Operation 444 [1/1] (0.00ns)   --->   "%index_1 = phi i24 [ %index_2, %0 ], [ %index, %._crit_edge714.preheader ]" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 444 'phi' 'index_1' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 445 [1/1] (0.00ns)   --->   "%i_op_assign = phi i12 [ %i, %0 ], [ 0, %._crit_edge714.preheader ]"   --->   Operation 445 'phi' 'i_op_assign' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 446 [1/1] (2.40ns)   --->   "%exitcond2 = icmp eq i24 %index_1, %indvars_iv" [mandelbrotHLS/mandel.cpp:84]   --->   Operation 446 'icmp' 'exitcond2' <Predicate = true> <Delay = 2.40> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.92> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 447 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1920, i64 0)"   --->   Operation 447 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 448 [1/1] (2.13ns)   --->   "%i = add i12 %i_op_assign, 1" [mandelbrotHLS/mandel.cpp:84]   --->   Operation 448 'add' 'i' <Predicate = true> <Delay = 2.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 449 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %_ZN13ap_fixed_baseILi41ELi6ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi5ELb1ELS0_4ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i.i_ifconv, label %0" [mandelbrotHLS/mandel.cpp:84]   --->   Operation 449 'br' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_93 = trunc i12 %i_op_assign to i3" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 450 'trunc' 'tmp_93' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 451 [1/1] (0.00ns)   --->   "%newIndex = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %i_op_assign, i32 3, i32 11)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 451 'partselect' 'newIndex' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 452 [1/1] (0.00ns)   --->   "%newIndex1 = zext i9 %newIndex to i64" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 452 'zext' 'newIndex1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 453 [1/1] (0.00ns)   --->   "%mem_0_addr_1 = getelementptr [240 x i16]* %mem_0, i64 0, i64 %newIndex1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 453 'getelementptr' 'mem_0_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 454 [2/2] (3.25ns)   --->   "%mem_0_load = load i16* %mem_0_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 454 'load' 'mem_0_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_60 : Operation 455 [1/1] (0.00ns)   --->   "%mem_1_addr_1 = getelementptr [240 x i16]* %mem_1, i64 0, i64 %newIndex1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 455 'getelementptr' 'mem_1_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 456 [2/2] (3.25ns)   --->   "%mem_1_load = load i16* %mem_1_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 456 'load' 'mem_1_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_60 : Operation 457 [1/1] (0.00ns)   --->   "%mem_2_addr_1 = getelementptr [240 x i16]* %mem_2, i64 0, i64 %newIndex1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 457 'getelementptr' 'mem_2_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 458 [2/2] (3.25ns)   --->   "%mem_2_load = load i16* %mem_2_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 458 'load' 'mem_2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_60 : Operation 459 [1/1] (0.00ns)   --->   "%mem_3_addr_1 = getelementptr [240 x i16]* %mem_3, i64 0, i64 %newIndex1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 459 'getelementptr' 'mem_3_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 460 [2/2] (3.25ns)   --->   "%mem_3_load = load i16* %mem_3_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 460 'load' 'mem_3_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_60 : Operation 461 [1/1] (0.00ns)   --->   "%mem_4_addr_1 = getelementptr [240 x i16]* %mem_4, i64 0, i64 %newIndex1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 461 'getelementptr' 'mem_4_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 462 [2/2] (3.25ns)   --->   "%mem_4_load = load i16* %mem_4_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 462 'load' 'mem_4_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_60 : Operation 463 [1/1] (0.00ns)   --->   "%mem_5_addr_1 = getelementptr [240 x i16]* %mem_5, i64 0, i64 %newIndex1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 463 'getelementptr' 'mem_5_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 464 [2/2] (3.25ns)   --->   "%mem_5_load = load i16* %mem_5_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 464 'load' 'mem_5_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_60 : Operation 465 [1/1] (0.00ns)   --->   "%mem_6_addr_1 = getelementptr [240 x i16]* %mem_6, i64 0, i64 %newIndex1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 465 'getelementptr' 'mem_6_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 466 [2/2] (3.25ns)   --->   "%mem_6_load = load i16* %mem_6_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 466 'load' 'mem_6_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_60 : Operation 467 [1/1] (0.00ns)   --->   "%mem_7_addr_1 = getelementptr [240 x i16]* %mem_7, i64 0, i64 %newIndex1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 467 'getelementptr' 'mem_7_addr_1' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 468 [2/2] (3.25ns)   --->   "%mem_7_load = load i16* %mem_7_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 468 'load' 'mem_7_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_60 : Operation 469 [1/1] (2.42ns)   --->   "%index_2 = add i24 1, %index_1" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 469 'add' 'index_2' <Predicate = (!exitcond2)> <Delay = 2.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_43 = zext i24 %index_1 to i64" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 470 'zext' 'tmp_43' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_60 : Operation 471 [1/1] (0.00ns)   --->   "%buf_addr = getelementptr inbounds i16* %buf_r, i64 %tmp_43" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 471 'getelementptr' 'buf_addr' <Predicate = (!exitcond2)> <Delay = 0.00>

State 61 <SV = 50> <Delay = 3.25>
ST_61 : Operation 472 [1/2] (3.25ns)   --->   "%mem_0_load = load i16* %mem_0_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 472 'load' 'mem_0_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_61 : Operation 473 [1/2] (3.25ns)   --->   "%mem_1_load = load i16* %mem_1_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 473 'load' 'mem_1_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_61 : Operation 474 [1/2] (3.25ns)   --->   "%mem_2_load = load i16* %mem_2_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 474 'load' 'mem_2_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_61 : Operation 475 [1/2] (3.25ns)   --->   "%mem_3_load = load i16* %mem_3_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 475 'load' 'mem_3_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_61 : Operation 476 [1/2] (3.25ns)   --->   "%mem_4_load = load i16* %mem_4_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 476 'load' 'mem_4_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_61 : Operation 477 [1/2] (3.25ns)   --->   "%mem_5_load = load i16* %mem_5_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 477 'load' 'mem_5_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_61 : Operation 478 [1/2] (3.25ns)   --->   "%mem_6_load = load i16* %mem_6_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 478 'load' 'mem_6_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>
ST_61 : Operation 479 [1/2] (3.25ns)   --->   "%mem_7_load = load i16* %mem_7_addr_1, align 2" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 479 'load' 'mem_7_load' <Predicate = (!exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 240> <RAM>

State 62 <SV = 51> <Delay = 5.25>
ST_62 : Operation 480 [1/1] (0.00ns)   --->   "%arrayNo = zext i3 %tmp_93 to i32" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 480 'zext' 'arrayNo' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_62 : Operation 481 [1/1] (2.27ns)   --->   "%tmp_42 = call i16 @_ssdm_op_Mux.ap_auto.8i16.i32(i16 %mem_0_load, i16 %mem_1_load, i16 %mem_2_load, i16 %mem_3_load, i16 %mem_4_load, i16 %mem_5_load, i16 %mem_6_load, i16 %mem_7_load, i32 %arrayNo)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 481 'mux' 'tmp_42' <Predicate = (!exitcond2)> <Delay = 2.27> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.27> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 482 [1/1] (5.25ns)   --->   "%buf_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %buf_addr, i32 1)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 482 'writereq' 'buf_addr_req' <Predicate = (!exitcond2)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 63 <SV = 52> <Delay = 5.25>
ST_63 : Operation 483 [1/1] (5.25ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %buf_addr, i16 %tmp_42, i2 -1)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 483 'write' <Predicate = (!exitcond2)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 64 <SV = 53> <Delay = 5.25>
ST_64 : Operation 484 [5/5] (5.25ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 484 'writeresp' 'buf_addr_resp' <Predicate = (!exitcond2)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 65 <SV = 54> <Delay = 5.25>
ST_65 : Operation 485 [4/5] (5.25ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 485 'writeresp' 'buf_addr_resp' <Predicate = (!exitcond2)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 66 <SV = 55> <Delay = 5.25>
ST_66 : Operation 486 [3/5] (5.25ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 486 'writeresp' 'buf_addr_resp' <Predicate = (!exitcond2)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 67 <SV = 56> <Delay = 5.25>
ST_67 : Operation 487 [2/5] (5.25ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 487 'writeresp' 'buf_addr_resp' <Predicate = (!exitcond2)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 68 <SV = 57> <Delay = 5.25>
ST_68 : Operation 488 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str14) nounwind" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 488 'specloopname' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_68 : Operation 489 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str14)" [mandelbrotHLS/mandel.cpp:85]   --->   Operation 489 'specregionbegin' 'tmp_6' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_68 : Operation 490 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [mandelbrotHLS/mandel.cpp:86]   --->   Operation 490 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_68 : Operation 491 [1/5] (5.25ns)   --->   "%buf_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %buf_addr)" [mandelbrotHLS/mandel.cpp:87]   --->   Operation 491 'writeresp' 'buf_addr_resp' <Predicate = (!exitcond2)> <Delay = 5.25> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 492 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str14, i32 %tmp_6)" [mandelbrotHLS/mandel.cpp:88]   --->   Operation 492 'specregionend' 'empty' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_68 : Operation 493 [1/1] (0.00ns)   --->   "br label %._crit_edge714" [mandelbrotHLS/mandel.cpp:84]   --->   Operation 493 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 69 <SV = 50> <Delay = 5.03>
ST_69 : Operation 494 [1/1] (0.00ns)   --->   "%lhs_V_3 = sext i40 %p_Val2_29 to i41" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 494 'sext' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 495 [1/1] (2.88ns)   --->   "%ret_V_15 = sub nsw i41 %lhs_V_3, %rhs_V_4" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 495 'sub' 'ret_V_15' <Predicate = true> <Delay = 2.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 496 [1/1] (0.00ns)   --->   "%p_Result_22 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_15, i32 40)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 496 'bitselect' 'p_Result_22' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 497 [1/1] (0.00ns)   --->   "%y_V = trunc i41 %ret_V_15 to i40" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 497 'trunc' 'y_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 498 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i41.i32(i41 %ret_V_15, i32 39)" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 498 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%tmp_41 = xor i1 %p_Result_23, true" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 499 'xor' 'tmp_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node p_2)   --->   "%underflow_8 = and i1 %p_Result_22, %tmp_41" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 500 'and' 'underflow_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node p_0285_2)   --->   "%brmerge5 = xor i1 %p_Result_22, %p_Result_23" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 501 'xor' 'brmerge5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node p_0285_2)   --->   "%signbit_i_i_0_not = xor i1 %p_Result_22, true" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 502 'xor' 'signbit_i_i_0_not' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node p_0285_2)   --->   "%brmerge6 = or i1 %p_Result_23, %signbit_i_i_0_not" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 503 'or' 'brmerge6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node p_0285_2)   --->   "%p_mux8 = select i1 %brmerge5, i40 549755813887, i40 %y_V" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 504 'select' 'p_mux8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 505 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_2 = select i1 %underflow_8, i40 -549755813888, i40 %y_V" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 505 'select' 'p_2' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 506 [1/1] (1.07ns) (out node of the LUT)   --->   "%p_0285_2 = select i1 %brmerge6, i40 %p_mux8, i40 %p_2" [mandelbrotHLS/mandel.cpp:91]   --->   Operation 506 'select' 'p_0285_2' <Predicate = true> <Delay = 1.07> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.07> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 507 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str10, i32 %tmp_3)" [mandelbrotHLS/mandel.cpp:92]   --->   Operation 507 'specregionend' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 508 [1/1] (2.42ns)   --->   "%indvars_iv_next = add i24 %tmp_cast, %indvars_iv" [mandelbrotHLS/mandel.cpp:70]   --->   Operation 508 'add' 'indvars_iv_next' <Predicate = true> <Delay = 2.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 509 [1/1] (0.00ns)   --->   "br label %_ZN8ap_fixedILi40ELi5EL9ap_q_mode4EL9ap_o_mode0ELi0EEC1ILi41ELi6ELb1ELS0_5ELS1_3ELi0EEERK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit._crit_edge" [mandelbrotHLS/mandel.cpp:70]   --->   Operation 509 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6ns, clock uncertainty: 0.75ns.

 <State 1>: 3.88ns
The critical path consists of the following:
	s_axi read on port 'X1_V' [16]  (1 ns)
	'sub' operation ('ret.V', mandelbrotHLS/mandel.cpp:61) [36]  (2.88 ns)

 <State 2>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 3>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 4>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 5>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 6>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 7>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 8>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 9>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 10>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 11>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 12>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 13>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 14>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 15>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 16>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 17>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 18>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 19>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 20>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 21>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 22>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 23>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 24>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 25>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 26>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 27>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 28>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 29>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 30>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 31>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 32>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 33>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 34>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 35>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 36>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 37>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 38>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 39>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 40>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 41>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 42>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 43>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 44>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 45>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 46>: 4.41ns
The critical path consists of the following:
	'sdiv' operation ('r.V', mandelbrotHLS/mandel.cpp:61) [38]  (4.41 ns)

 <State 47>: 2.15ns
The critical path consists of the following:
	'xor' operation ('tmp_30', mandelbrotHLS/mandel.cpp:61) [42]  (0 ns)
	'and' operation ('underflow', mandelbrotHLS/mandel.cpp:61) [43]  (0 ns)
	'select' operation ('p_s', mandelbrotHLS/mandel.cpp:61) [48]  (1.07 ns)
	'select' operation ('delta.V', mandelbrotHLS/mandel.cpp:61) [49]  (1.07 ns)

 <State 48>: 2.91ns
The critical path consists of the following:
	'icmp' operation ('exitcond', mandelbrotHLS/mandel.cpp:70) [64]  (1.93 ns)
	blocking operation 0.978 ns on control path)

 <State 49>: 3.9ns
The critical path consists of the following:
	'phi' operation ('tmp_V_1', mandelbrotHLS/mandel.cpp:73) with incoming values : ('pix_x_V_7', mandelbrotHLS/mandel.cpp:73) [73]  (0 ns)
	'mul' operation ('r_V_s', mandelbrotHLS/mandel.cpp:77) [80]  (3.9 ns)

 <State 50>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r_V_s', mandelbrotHLS/mandel.cpp:77) [80]  (3.9 ns)

 <State 51>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r_V_s', mandelbrotHLS/mandel.cpp:77) [80]  (3.9 ns)

 <State 52>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r_V_s', mandelbrotHLS/mandel.cpp:77) [80]  (3.9 ns)

 <State 53>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r_V_s', mandelbrotHLS/mandel.cpp:77) [80]  (3.9 ns)

 <State 54>: 3.9ns
The critical path consists of the following:
	'mul' operation ('r_V_s', mandelbrotHLS/mandel.cpp:77) [80]  (3.9 ns)

 <State 55>: 5.17ns
The critical path consists of the following:
	'add' operation ('ret_V_s', mandelbrotHLS/mandel.cpp:77) [82]  (3.25 ns)
	'icmp' operation ('p_not', mandelbrotHLS/mandel.cpp:77) [87]  (1.93 ns)

 <State 56>: 3.13ns
The critical path consists of the following:
	'or' operation ('brmerge1', mandelbrotHLS/mandel.cpp:77) [88]  (0 ns)
	'and' operation ('overflow_7', mandelbrotHLS/mandel.cpp:77) [90]  (0.978 ns)
	'or' operation ('brmerge3', mandelbrotHLS/mandel.cpp:77) [95]  (0 ns)
	'select' operation ('p_mux7', mandelbrotHLS/mandel.cpp:77) [98]  (1.07 ns)
	'select' operation ('p_0', mandelbrotHLS/mandel.cpp:77) [100]  (1.07 ns)

 <State 57>: 5.25ns
The critical path consists of the following:
	'call' operation ('tmp_33', mandelbrotHLS/mandel.cpp:79) to 'mandel_calc' [101]  (5.25 ns)

 <State 58>: 3.33ns
The critical path consists of the following:
	'call' operation ('tmp_33', mandelbrotHLS/mandel.cpp:79) to 'mandel_calc' [101]  (3.33 ns)

 <State 59>: 3.26ns
The critical path consists of the following:
	'getelementptr' operation ('mem_0_addr', mandelbrotHLS/mandel.cpp:79) [104]  (0 ns)
	'store' operation (mandelbrotHLS/mandel.cpp:79) of variable 'tmp_33', mandelbrotHLS/mandel.cpp:79 on array 'mem[0]', mandelbrotHLS/mandel.cpp:53 [105]  (3.26 ns)

 <State 60>: 3.39ns
The critical path consists of the following:
	'icmp' operation ('exitcond2', mandelbrotHLS/mandel.cpp:84) [296]  (2.41 ns)
	blocking operation 0.978 ns on control path)

 <State 61>: 3.26ns
The critical path consists of the following:
	'load' operation ('mem_0_load', mandelbrotHLS/mandel.cpp:87) on array 'mem[0]', mandelbrotHLS/mandel.cpp:53 [309]  (3.26 ns)

 <State 62>: 5.25ns
The critical path consists of the following:
	bus request on port 'buf_r' (mandelbrotHLS/mandel.cpp:87) [328]  (5.25 ns)

 <State 63>: 5.25ns
The critical path consists of the following:
	bus write on port 'buf_r' (mandelbrotHLS/mandel.cpp:87) [329]  (5.25 ns)

 <State 64>: 5.25ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:87) [330]  (5.25 ns)

 <State 65>: 5.25ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:87) [330]  (5.25 ns)

 <State 66>: 5.25ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:87) [330]  (5.25 ns)

 <State 67>: 5.25ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:87) [330]  (5.25 ns)

 <State 68>: 5.25ns
The critical path consists of the following:
	bus access on port 'buf_r' (mandelbrotHLS/mandel.cpp:87) [330]  (5.25 ns)

 <State 69>: 5.03ns
The critical path consists of the following:
	'sub' operation ('ret.V', mandelbrotHLS/mandel.cpp:91) [335]  (2.88 ns)
	'select' operation ('p_2', mandelbrotHLS/mandel.cpp:91) [345]  (1.07 ns)
	'select' operation ('p_0285_2', mandelbrotHLS/mandel.cpp:91) [346]  (1.07 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
