Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Mon Aug 30 15:35:31 2021
| Host         : daphne.linktest.lme running 64-bit Scientific Linux release 7.7 (Nitrogen)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (296)
2. checking constant_clock (0)
3. checking pulse_width_clock (2)
4. checking unconstrained_internal_endpoints (646)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (296)
--------------------------
 There are 296 register/latch pins with no clock driven by root clock pin: DRP_CLK_IN_P (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (2)
---------------------------------
 There are 2 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (646)
--------------------------------------------------
 There are 646 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.048        0.000                      0                92493        0.078        0.000                      0                92493        0.683        0.000                       0                 12508  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                       ------------         ----------      --------------
GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         
GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK        {0.000 2.083}        4.167           239.981         
  clkfbout                                                                                                  {0.000 2.083}        4.167           239.981         
  clkout0                                                                                                   {0.000 4.167}        8.334           119.990         
  clkout1                                                                                                   {0.000 2.083}        4.167           239.981         
GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.083}        4.167           239.981         
Q0_CLK0_GTREFCLK_PAD_P_IN                                                                                   {0.000 2.083}        4.167           239.981         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK        3.237        0.000                      0                    5        0.121        0.000                      0                    5        0.683        0.000                       0                    13  
  clkfbout                                                                                                                                                                                                                                              2.918        0.000                       0                     2  
  clkout0                                                                                                   0.048        0.000                      0                92365        0.078        0.000                      0                92365        2.274        0.000                       0                 12417  
  clkout1                                                                                                   1.431        0.000                      0                  116        0.080        0.000                      0                  116        1.137        0.000                       0                    64  
Q0_CLK0_GTREFCLK_PAD_P_IN                                                                                   2.859        0.000                      0                    7        0.215        0.000                      0                    7        1.229        0.000                       0                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  To Clock:  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        3.237ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.683ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.237ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@4.167ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.686ns  (logic 0.348ns (50.700%)  route 0.338ns (49.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 6.757 - 4.167 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.406     2.761    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.348     3.109 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.338     3.447    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.297     6.757    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism              0.171     6.928    
                         clock uncertainty           -0.035     6.893    
    SLICE_X109Y199       FDRE (Setup_fdre_C_D)       -0.208     6.685    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          6.685    
                         arrival time                          -3.447    
  -------------------------------------------------------------------
                         slack                                  3.237    

Slack (MET) :             3.314ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@4.167ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.348ns (54.642%)  route 0.289ns (45.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 6.757 - 4.167 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.406     2.761    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.348     3.109 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.289     3.398    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.297     6.757    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism              0.171     6.928    
                         clock uncertainty           -0.035     6.893    
    SLICE_X109Y199       FDRE (Setup_fdre_C_D)       -0.181     6.712    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                          6.712    
                         arrival time                          -3.398    
  -------------------------------------------------------------------
                         slack                                  3.314    

Slack (MET) :             3.319ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@4.167ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.348ns (57.416%)  route 0.258ns (42.584%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 6.757 - 4.167 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.406     2.761    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.348     3.109 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.258     3.367    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync3
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.297     6.757    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                         clock pessimism              0.171     6.928    
                         clock uncertainty           -0.035     6.893    
    SLICE_X109Y199       FDRE (Setup_fdre_C_D)       -0.207     6.686    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          6.686    
                         arrival time                          -3.367    
  -------------------------------------------------------------------
                         slack                                  3.319    

Slack (MET) :             3.469ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@4.167ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.379ns (59.644%)  route 0.256ns (40.356%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 6.757 - 4.167 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.406     2.761    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.379     3.140 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.256     3.396    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.297     6.757    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism              0.171     6.928    
                         clock uncertainty           -0.035     6.893    
    SLICE_X109Y199       FDRE (Setup_fdre_C_D)       -0.027     6.866    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          6.866    
                         arrival time                          -3.396    
  -------------------------------------------------------------------
                         slack                                  3.469    

Slack (MET) :             3.576ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@4.167ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.379ns (72.428%)  route 0.144ns (27.572%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.590ns = ( 6.757 - 4.167 ) 
    Source Clock Delay      (SCD):    2.761ns
    Clock Pessimism Removal (CPR):    0.171ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.406     2.761    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.379     3.140 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.144     3.284    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           1.297     6.757    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism              0.171     6.928    
                         clock uncertainty           -0.035     6.893    
    SLICE_X109Y199       FDRE (Setup_fdre_C_D)       -0.032     6.861    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                          6.861    
                         arrival time                          -3.284    
  -------------------------------------------------------------------
                         slack                                  3.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.588     1.106    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.141     1.247 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     1.302    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.859     1.416    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.310     1.106    
    SLICE_X109Y199       FDRE (Hold_fdre_C_D)         0.075     1.181    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.181    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.588     1.106    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.141     1.247 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.110     1.358    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.859     1.416    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism             -0.310     1.106    
    SLICE_X109Y199       FDRE (Hold_fdre_C_D)         0.076     1.182    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.182    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.487%)  route 0.116ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.588     1.106    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.128     1.234 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.116     1.350    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.859     1.416    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism             -0.310     1.106    
    SLICE_X109Y199       FDRE (Hold_fdre_C_D)         0.017     1.123    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.123    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.128ns (53.759%)  route 0.110ns (46.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.588     1.106    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.128     1.234 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.110     1.344    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync3
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.859     1.416    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                         clock pessimism             -0.310     1.106    
    SLICE_X109Y199       FDRE (Hold_fdre_C_D)        -0.006     1.100    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.344    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns - GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.128ns (44.385%)  route 0.160ns (55.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.416ns
    Source Clock Delay      (SCD):    1.106ns
    Clock Pessimism Removal (CPR):    0.310ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.588     1.106    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y199       FDRE (Prop_fdre_C_Q)         0.128     1.234 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.160     1.395    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/O
                         net (fo=9, routed)           0.859     1.416    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X109Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism             -0.310     1.106    
    SLICE_X109Y199       FDRE (Hold_fdre_C_D)        -0.006     1.100    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         -1.100    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.294    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            2.424         4.167       1.743      GTPE2_CHANNEL_X0Y4  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y17      GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y16      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/txout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDPE/C                  n/a            1.000         4.167       3.167      SLICE_X108Y198      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/reset_sync1_tx/C
Min Period        n/a     FDPE/C                  n/a            1.000         4.167       3.167      SLICE_X108Y198      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/reset_sync2_tx/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X108Y198      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/reset_sync1_tx/C
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X108Y198      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/reset_sync2_tx/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.400         2.083       0.683      MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X108Y198      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/reset_sync1_tx/C
High Pulse Width  Fast    FDPE/C                  n/a            0.500         2.083       1.583      SLICE_X108Y198      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/reset_sync2_tx/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X109Y199      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.918ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       4.167       95.833     MMCME2_ADV_X0Y2  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y2  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.274ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_7936_7999_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.363ns  (logic 0.955ns (12.969%)  route 6.408ns (87.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.642ns = ( 13.976 - 8.334 ) 
    Source Clock Delay      (SCD):    6.382ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.791     6.382    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_out
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[31])
                                                      0.955     7.337 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXDATA[31]
                         net (fo=532, routed)         6.408    13.746    rx/storage_reg_7936_7999_31_31/D
    SLICE_X94Y112        RAMD64E                                      r  rx/storage_reg_7936_7999_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.295    13.976    rx/storage_reg_7936_7999_31_31/WCLK
    SLICE_X94Y112        RAMD64E                                      r  rx/storage_reg_7936_7999_31_31/DP/CLK
                         clock pessimism              0.244    14.220    
                         clock uncertainty           -0.062    14.158    
    SLICE_X94Y112        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.365    13.793    rx/storage_reg_7936_7999_31_31/DP
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                         -13.746    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_6720_6783_18_20/RAMA/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 0.379ns (4.754%)  route 7.594ns (95.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.955 - 8.334 ) 
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.418     6.009    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.379     6.388 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       7.594    13.982    rx/storage_reg_6720_6783_18_20/ADDRD4
    SLICE_X46Y174        RAMD64E                                      r  rx/storage_reg_6720_6783_18_20/RAMA/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.273    13.955    rx/storage_reg_6720_6783_18_20/WCLK
    SLICE_X46Y174        RAMD64E                                      r  rx/storage_reg_6720_6783_18_20/RAMA/CLK
                         clock pessimism              0.244    14.198    
                         clock uncertainty           -0.062    14.137    
    SLICE_X46Y174        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    14.039    rx/storage_reg_6720_6783_18_20/RAMA
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_6720_6783_18_20/RAMB/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 0.379ns (4.754%)  route 7.594ns (95.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.955 - 8.334 ) 
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.418     6.009    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.379     6.388 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       7.594    13.982    rx/storage_reg_6720_6783_18_20/ADDRD4
    SLICE_X46Y174        RAMD64E                                      r  rx/storage_reg_6720_6783_18_20/RAMB/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.273    13.955    rx/storage_reg_6720_6783_18_20/WCLK
    SLICE_X46Y174        RAMD64E                                      r  rx/storage_reg_6720_6783_18_20/RAMB/CLK
                         clock pessimism              0.244    14.198    
                         clock uncertainty           -0.062    14.137    
    SLICE_X46Y174        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    14.039    rx/storage_reg_6720_6783_18_20/RAMB
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_6720_6783_18_20/RAMC/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 0.379ns (4.754%)  route 7.594ns (95.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.955 - 8.334 ) 
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.418     6.009    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.379     6.388 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       7.594    13.982    rx/storage_reg_6720_6783_18_20/ADDRD4
    SLICE_X46Y174        RAMD64E                                      r  rx/storage_reg_6720_6783_18_20/RAMC/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.273    13.955    rx/storage_reg_6720_6783_18_20/WCLK
    SLICE_X46Y174        RAMD64E                                      r  rx/storage_reg_6720_6783_18_20/RAMC/CLK
                         clock pessimism              0.244    14.198    
                         clock uncertainty           -0.062    14.137    
    SLICE_X46Y174        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    14.039    rx/storage_reg_6720_6783_18_20/RAMC
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (required time - arrival time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_6720_6783_18_20/RAMD/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.973ns  (logic 0.379ns (4.754%)  route 7.594ns (95.246%))
  Logic Levels:           0  
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.621ns = ( 13.955 - 8.334 ) 
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.418     6.009    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.379     6.388 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       7.594    13.982    rx/storage_reg_6720_6783_18_20/ADDRD4
    SLICE_X46Y174        RAMD64E                                      r  rx/storage_reg_6720_6783_18_20/RAMD/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.273    13.955    rx/storage_reg_6720_6783_18_20/WCLK
    SLICE_X46Y174        RAMD64E                                      r  rx/storage_reg_6720_6783_18_20/RAMD/CLK
                         clock pessimism              0.244    14.198    
                         clock uncertainty           -0.062    14.137    
    SLICE_X46Y174        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    14.039    rx/storage_reg_6720_6783_18_20/RAMD
  -------------------------------------------------------------------
                         required time                         14.039    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.058ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXUSRCLK2
                            (rising edge-triggered cell GTPE2_CHANNEL clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_15616_15679_31_31/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.353ns  (logic 0.955ns (12.987%)  route 6.398ns (87.013%))
  Logic Levels:           0  
  Clock Path Skew:        -0.496ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.642ns = ( 13.976 - 8.334 ) 
    Source Clock Delay      (SCD):    6.382ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.791     6.382    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gt0_rxusrclk2_out
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                                r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXUSRCLK2
  -------------------------------------------------------------------    -------------------
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL (Prop_gtpe2_channel_RXUSRCLK2_RXDATA[31])
                                                      0.955     7.337 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXDATA[31]
                         net (fo=532, routed)         6.398    13.735    rx/storage_reg_15616_15679_31_31/D
    SLICE_X94Y111        RAMD64E                                      r  rx/storage_reg_15616_15679_31_31/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.295    13.976    rx/storage_reg_15616_15679_31_31/WCLK
    SLICE_X94Y111        RAMD64E                                      r  rx/storage_reg_15616_15679_31_31/DP/CLK
                         clock pessimism              0.244    14.220    
                         clock uncertainty           -0.062    14.158    
    SLICE_X94Y111        RAMD64E (Setup_ramd64e_CLK_I)
                                                     -0.365    13.793    rx/storage_reg_15616_15679_31_31/DP
  -------------------------------------------------------------------
                         required time                         13.793    
                         arrival time                         -13.735    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_6784_6847_30_30/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.379ns (4.751%)  route 7.597ns (95.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 13.961 - 8.334 ) 
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.418     6.009    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.379     6.388 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       7.597    13.985    rx/storage_reg_6784_6847_30_30/A4
    SLICE_X48Y180        RAMD64E                                      r  rx/storage_reg_6784_6847_30_30/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.279    13.961    rx/storage_reg_6784_6847_30_30/WCLK
    SLICE_X48Y180        RAMD64E                                      r  rx/storage_reg_6784_6847_30_30/DP/CLK
                         clock pessimism              0.244    14.204    
                         clock uncertainty           -0.062    14.143    
    SLICE_X48Y180        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    14.045    rx/storage_reg_6784_6847_30_30/DP
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_6784_6847_30_30/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.379ns (4.751%)  route 7.597ns (95.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 13.961 - 8.334 ) 
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.418     6.009    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.379     6.388 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       7.597    13.985    rx/storage_reg_6784_6847_30_30/A4
    SLICE_X48Y180        RAMD64E                                      r  rx/storage_reg_6784_6847_30_30/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.279    13.961    rx/storage_reg_6784_6847_30_30/WCLK
    SLICE_X48Y180        RAMD64E                                      r  rx/storage_reg_6784_6847_30_30/SP/CLK
                         clock pessimism              0.244    14.204    
                         clock uncertainty           -0.062    14.143    
    SLICE_X48Y180        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    14.045    rx/storage_reg_6784_6847_30_30/SP
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_6784_6847_31_31/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.379ns (4.751%)  route 7.597ns (95.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 13.961 - 8.334 ) 
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.418     6.009    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.379     6.388 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       7.597    13.985    rx/storage_reg_6784_6847_31_31/A4
    SLICE_X48Y180        RAMD64E                                      r  rx/storage_reg_6784_6847_31_31/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.279    13.961    rx/storage_reg_6784_6847_31_31/WCLK
    SLICE_X48Y180        RAMD64E                                      r  rx/storage_reg_6784_6847_31_31/DP/CLK
                         clock pessimism              0.244    14.204    
                         clock uncertainty           -0.062    14.143    
    SLICE_X48Y180        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    14.045    rx/storage_reg_6784_6847_31_31/DP
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (required time - arrival time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_6784_6847_31_31/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.334ns  (clkout0 rise@8.334ns - clkout0 rise@0.000ns)
  Data Path Delay:        7.976ns  (logic 0.379ns (4.751%)  route 7.597ns (95.249%))
  Logic Levels:           0  
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.627ns = ( 13.961 - 8.334 ) 
    Source Clock Delay      (SCD):    6.009ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Uncertainty:      0.062ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.101ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.418     6.009    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.379     6.388 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       7.597    13.985    rx/storage_reg_6784_6847_31_31/A4
    SLICE_X48Y180        RAMD64E                                      r  rx/storage_reg_6784_6847_31_31/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.334     8.334 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     8.334 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     9.550    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     9.627 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417    11.044    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    11.117 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.488    12.604    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.681 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       1.279    13.961    rx/storage_reg_6784_6847_31_31/WCLK
    SLICE_X48Y180        RAMD64E                                      r  rx/storage_reg_6784_6847_31_31/SP/CLK
                         clock pessimism              0.244    14.204    
                         clock uncertainty           -0.062    14.143    
    SLICE_X48Y180        RAMD64E (Setup_ramd64e_CLK_WADR4)
                                                     -0.098    14.045    rx/storage_reg_6784_6847_31_31/SP
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.985    
  -------------------------------------------------------------------
                         slack                                  0.059    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 tx/o_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            tx/storage_reg/DIADI[25]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.560%)  route 0.107ns (45.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.579     2.330    tx/gt0_txusrclk2_out
    SLICE_X63Y193        FDRE                                         r  tx/o_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y193        FDRE (Prop_fdre_C_Q)         0.128     2.458 r  tx/o_reg[25]/Q
                         net (fo=1, routed)           0.107     2.564    tx/wrport_dat_w[25]
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/DIADI[25]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.888     3.003    tx/gt0_txusrclk2_out
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/CLKARDCLK
                         clock pessimism             -0.619     2.384    
    RAMB36_X3Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[25])
                                                      0.102     2.486    tx/storage_reg
  -------------------------------------------------------------------
                         required time                         -2.486    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 tx/o_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            tx/storage_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.128ns (54.505%)  route 0.107ns (45.495%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.578     2.329    tx/gt0_txusrclk2_out
    SLICE_X63Y190        FDRE                                         r  tx/o_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y190        FDRE (Prop_fdre_C_Q)         0.128     2.457 r  tx/o_reg[26]/Q
                         net (fo=1, routed)           0.107     2.564    tx/wrport_dat_w[26]
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.888     3.003    tx/gt0_txusrclk2_out
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/CLKARDCLK
                         clock pessimism             -0.619     2.384    
    RAMB36_X3Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.101     2.485    tx/storage_reg
  -------------------------------------------------------------------
                         required time                         -2.485    
                         arrival time                           2.564    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 tx/o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            tx/storage_reg/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.141ns (44.407%)  route 0.177ns (55.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.328ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.577     2.328    tx/gt0_txusrclk2_out
    SLICE_X65Y191        FDRE                                         r  tx/o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y191        FDRE (Prop_fdre_C_Q)         0.141     2.469 r  tx/o_reg[24]/Q
                         net (fo=1, routed)           0.177     2.645    tx/wrport_dat_w[24]
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.888     3.003    tx/gt0_txusrclk2_out
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/CLKARDCLK
                         clock pessimism             -0.598     2.405    
    RAMB36_X3Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.155     2.560    tx/storage_reg
  -------------------------------------------------------------------
                         required time                         -2.560    
                         arrival time                           2.645    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 tx/o_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            tx/storage_reg/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.552%)  route 0.156ns (52.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.578     2.329    tx/gt0_txusrclk2_out
    SLICE_X63Y192        FDRE                                         r  tx/o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y192        FDRE (Prop_fdre_C_Q)         0.141     2.470 r  tx/o_reg[22]/Q
                         net (fo=1, routed)           0.156     2.625    tx/wrport_dat_w[22]
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.888     3.003    tx/gt0_txusrclk2_out
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/CLKARDCLK
                         clock pessimism             -0.619     2.384    
    RAMB36_X3Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.155     2.539    tx/storage_reg
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.625    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 tx/o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            tx/storage_reg/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.444%)  route 0.156ns (52.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.578     2.329    tx/gt0_txusrclk2_out
    SLICE_X63Y190        FDRE                                         r  tx/o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y190        FDRE (Prop_fdre_C_Q)         0.141     2.470 r  tx/o_reg[20]/Q
                         net (fo=1, routed)           0.156     2.626    tx/wrport_dat_w[20]
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.888     3.003    tx/gt0_txusrclk2_out
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/CLKARDCLK
                         clock pessimism             -0.619     2.384    
    RAMB36_X3Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.155     2.539    tx/storage_reg
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.626    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 tx/o_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            tx/storage_reg/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.531%)  route 0.162ns (53.469%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.578     2.329    tx/gt0_txusrclk2_out
    SLICE_X63Y191        FDRE                                         r  tx/o_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y191        FDRE (Prop_fdre_C_Q)         0.141     2.470 r  tx/o_reg[8]/Q
                         net (fo=1, routed)           0.162     2.632    tx/wrport_dat_w[8]
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.888     3.003    tx/gt0_txusrclk2_out
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/CLKARDCLK
                         clock pessimism             -0.619     2.384    
    RAMB36_X3Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[8])
                                                      0.155     2.539    tx/storage_reg
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 tx/o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            tx/storage_reg/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.141ns (46.378%)  route 0.163ns (53.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.003ns
    Source Clock Delay      (SCD):    2.329ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.578     2.329    tx/gt0_txusrclk2_out
    SLICE_X63Y191        FDRE                                         r  tx/o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y191        FDRE (Prop_fdre_C_Q)         0.141     2.470 r  tx/o_reg[12]/Q
                         net (fo=1, routed)           0.163     2.633    tx/wrport_dat_w[12]
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.888     3.003    tx/gt0_txusrclk2_out
    RAMB36_X3Y38         RAMB36E1                                     r  tx/storage_reg/CLKARDCLK
                         clock pessimism             -0.619     2.384    
    RAMB36_X3Y38         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[12])
                                                      0.155     2.539    tx/storage_reg
  -------------------------------------------------------------------
                         required time                         -2.539    
                         arrival time                           2.633    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_960_1023_30_30/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.370%)  route 0.192ns (57.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.587     2.338    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.141     2.479 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       0.192     2.670    rx/storage_reg_960_1023_30_30/A4
    SLICE_X108Y138       RAMD64E                                      r  rx/storage_reg_960_1023_30_30/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.860     2.974    rx/storage_reg_960_1023_30_30/WCLK
    SLICE_X108Y138       RAMD64E                                      r  rx/storage_reg_960_1023_30_30/DP/CLK
                         clock pessimism             -0.598     2.377    
    SLICE_X108Y138       RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.577    rx/storage_reg_960_1023_30_30/DP
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_960_1023_30_30/SP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.370%)  route 0.192ns (57.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.587     2.338    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.141     2.479 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       0.192     2.670    rx/storage_reg_960_1023_30_30/A4
    SLICE_X108Y138       RAMD64E                                      r  rx/storage_reg_960_1023_30_30/SP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.860     2.974    rx/storage_reg_960_1023_30_30/WCLK
    SLICE_X108Y138       RAMD64E                                      r  rx/storage_reg_960_1023_30_30/SP/CLK
                         clock pessimism             -0.598     2.377    
    SLICE_X108Y138       RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.577    rx/storage_reg_960_1023_30_30/SP
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rx/produce_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Destination:            rx/storage_reg_960_1023_31_31/DP/WADR4
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.167ns period=8.334ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.141ns (42.370%)  route 0.192ns (57.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.974ns
    Source Clock Delay      (SCD):    2.338ns
    Clock Pessimism Removal (CPR):    0.598ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.587     2.338    rx/gt0_rxusrclk2_out
    SLICE_X106Y138       FDRE                                         r  rx/produce_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y138       FDRE (Prop_fdre_C_Q)         0.141     2.479 r  rx/produce_reg[4]/Q
                         net (fo=14898, routed)       0.192     2.670    rx/storage_reg_960_1023_31_31/A4
    SLICE_X108Y138       RAMD64E                                      r  rx/storage_reg_960_1023_31_31/DP/WADR4
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=12415, routed)       0.860     2.974    rx/storage_reg_960_1023_31_31/WCLK
    SLICE_X108Y138       RAMD64E                                      r  rx/storage_reg_960_1023_31_31/DP/CLK
                         clock pessimism             -0.598     2.377    
    SLICE_X108Y138       RAMD64E (Hold_ramd64e_CLK_WADR4)
                                                      0.200     2.577    rx/storage_reg_960_1023_31_31/DP
  -------------------------------------------------------------------
                         required time                         -2.577    
                         arrival time                           2.670    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.167 }
Period(ns):         8.334
Sources:            { GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y4  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            6.060         8.334       2.274      GTPE2_CHANNEL_X0Y4  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.472         8.334       5.862      RAMB36_X3Y38        tx/storage_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            2.170         8.334       6.164      RAMB36_X3Y38        tx/storage_reg/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.592         8.334       6.742      BUFGCTRL_X0Y0       GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0       n/a            1.249         8.334       7.085      MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                   n/a            1.000         8.334       7.334      SLICE_X51Y194       aux1_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         8.334       7.334      SLICE_X50Y194       aux2_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         8.334       7.334      SLICE_X50Y194       aux3_reg/C
Min Period        n/a     FDRE/C                   n/a            1.000         8.334       7.334      SLICE_X59Y172       rx/FSM_sequential_state_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       8.334       205.026    MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X76Y196       rx/storage_reg_3712_3775_3_5/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X76Y196       rx/storage_reg_3712_3775_3_5/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X76Y196       rx/storage_reg_3712_3775_3_5/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X76Y196       rx/storage_reg_3712_3775_3_5/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X76Y152       rx/storage_reg_4800_4863_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X76Y152       rx/storage_reg_4800_4863_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X56Y119       rx/storage_reg_9024_9087_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X56Y119       rx/storage_reg_9024_9087_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X56Y119       rx/storage_reg_9024_9087_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X44Y152       rx/storage_reg_12672_12735_9_11/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y177       rx/storage_reg_10496_10559_27_29/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y177       rx/storage_reg_10496_10559_27_29/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X42Y93        rx/storage_reg_11584_11647_15_17/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X12Y145       rx/storage_reg_12672_12735_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X12Y145       rx/storage_reg_12672_12735_3_5/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X12Y145       rx/storage_reg_12672_12735_3_5/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y117       rx/storage_reg_13696_13759_15_17/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y117       rx/storage_reg_13696_13759_15_17/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X40Y117       rx/storage_reg_13696_13759_15_17/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.130         4.167       3.037      SLICE_X44Y127       rx/storage_reg_13696_13759_18_20/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.080ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.694ns (31.084%)  route 1.539ns (68.916%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 9.819 - 4.167 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.590     6.181    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y200       FDRE (Prop_fdre_C_Q)         0.379     6.560 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.551     7.111    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X120Y198       LUT4 (Prop_lut4_I2_O)        0.105     7.216 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.470     7.686    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X120Y197       LUT5 (Prop_lut5_I0_O)        0.105     7.791 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.233     8.024    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X120Y197       LUT2 (Prop_lut2_I0_O)        0.105     8.129 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.285     8.414    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X121Y198       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.304     9.819    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y198       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                         clock pessimism              0.251    10.069    
                         clock uncertainty           -0.056    10.013    
    SLICE_X121Y198       FDRE (Setup_fdre_C_CE)      -0.168     9.845    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.694ns (31.084%)  route 1.539ns (68.916%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 9.819 - 4.167 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.590     6.181    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y200       FDRE (Prop_fdre_C_Q)         0.379     6.560 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.551     7.111    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X120Y198       LUT4 (Prop_lut4_I2_O)        0.105     7.216 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.470     7.686    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X120Y197       LUT5 (Prop_lut5_I0_O)        0.105     7.791 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.233     8.024    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X120Y197       LUT2 (Prop_lut2_I0_O)        0.105     8.129 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.285     8.414    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X121Y198       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.304     9.819    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y198       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]/C
                         clock pessimism              0.251    10.069    
                         clock uncertainty           -0.056    10.013    
    SLICE_X121Y198       FDRE (Setup_fdre_C_CE)      -0.168     9.845    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[5]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.694ns (31.084%)  route 1.539ns (68.916%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 9.819 - 4.167 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.590     6.181    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y200       FDRE (Prop_fdre_C_Q)         0.379     6.560 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.551     7.111    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X120Y198       LUT4 (Prop_lut4_I2_O)        0.105     7.216 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.470     7.686    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X120Y197       LUT5 (Prop_lut5_I0_O)        0.105     7.791 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.233     8.024    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X120Y197       LUT2 (Prop_lut2_I0_O)        0.105     8.129 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.285     8.414    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X121Y198       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.304     9.819    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y198       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]/C
                         clock pessimism              0.251    10.069    
                         clock uncertainty           -0.056    10.013    
    SLICE_X121Y198       FDRE (Setup_fdre_C_CE)      -0.168     9.845    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[6]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.233ns  (logic 0.694ns (31.084%)  route 1.539ns (68.916%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 9.819 - 4.167 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.590     6.181    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y200       FDRE (Prop_fdre_C_Q)         0.379     6.560 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.551     7.111    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X120Y198       LUT4 (Prop_lut4_I2_O)        0.105     7.216 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.470     7.686    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X120Y197       LUT5 (Prop_lut5_I0_O)        0.105     7.791 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.233     8.024    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X120Y197       LUT2 (Prop_lut2_I0_O)        0.105     8.129 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.285     8.414    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X121Y198       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.304     9.819    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y198       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]/C
                         clock pessimism              0.251    10.069    
                         clock uncertainty           -0.056    10.013    
    SLICE_X121Y198       FDRE (Setup_fdre_C_CE)      -0.168     9.845    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[7]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.414    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.694ns (31.094%)  route 1.538ns (68.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 9.819 - 4.167 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.590     6.181    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y200       FDRE (Prop_fdre_C_Q)         0.379     6.560 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.551     7.111    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X120Y198       LUT4 (Prop_lut4_I2_O)        0.105     7.216 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.470     7.686    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X120Y197       LUT5 (Prop_lut5_I0_O)        0.105     7.791 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.233     8.024    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X120Y197       LUT2 (Prop_lut2_I0_O)        0.105     8.129 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.284     8.413    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X121Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.304     9.819    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.251    10.069    
                         clock uncertainty           -0.056    10.013    
    SLICE_X121Y199       FDRE (Setup_fdre_C_CE)      -0.168     9.845    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.694ns (31.094%)  route 1.538ns (68.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 9.819 - 4.167 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.590     6.181    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y200       FDRE (Prop_fdre_C_Q)         0.379     6.560 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.551     7.111    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X120Y198       LUT4 (Prop_lut4_I2_O)        0.105     7.216 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.470     7.686    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X120Y197       LUT5 (Prop_lut5_I0_O)        0.105     7.791 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.233     8.024    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X120Y197       LUT2 (Prop_lut2_I0_O)        0.105     8.129 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.284     8.413    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X121Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.304     9.819    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]/C
                         clock pessimism              0.251    10.069    
                         clock uncertainty           -0.056    10.013    
    SLICE_X121Y199       FDRE (Setup_fdre_C_CE)      -0.168     9.845    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[11]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.694ns (31.094%)  route 1.538ns (68.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 9.819 - 4.167 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.590     6.181    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y200       FDRE (Prop_fdre_C_Q)         0.379     6.560 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.551     7.111    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X120Y198       LUT4 (Prop_lut4_I2_O)        0.105     7.216 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.470     7.686    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X120Y197       LUT5 (Prop_lut5_I0_O)        0.105     7.791 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.233     8.024    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X120Y197       LUT2 (Prop_lut2_I0_O)        0.105     8.129 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.284     8.413    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X121Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.304     9.819    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]/C
                         clock pessimism              0.251    10.069    
                         clock uncertainty           -0.056    10.013    
    SLICE_X121Y199       FDRE (Setup_fdre_C_CE)      -0.168     9.845    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.432ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.232ns  (logic 0.694ns (31.094%)  route 1.538ns (68.906%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.652ns = ( 9.819 - 4.167 ) 
    Source Clock Delay      (SCD):    6.181ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.590     6.181    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y200       FDRE (Prop_fdre_C_Q)         0.379     6.560 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/Q
                         net (fo=2, routed)           0.551     7.111    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
    SLICE_X120Y198       LUT4 (Prop_lut4_I2_O)        0.105     7.216 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0/O
                         net (fo=1, routed)           0.470     7.686    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_6__0_n_0
    SLICE_X120Y197       LUT5 (Prop_lut5_I0_O)        0.105     7.791 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0/O
                         net (fo=2, routed)           0.233     8.024    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_4__0_n_0
    SLICE_X120Y197       LUT2 (Prop_lut2_I0_O)        0.105     8.129 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0/O
                         net (fo=13, routed)          0.284     8.413    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count[0]_i_2__0_n_0
    SLICE_X121Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.304     9.819    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y199       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]/C
                         clock pessimism              0.251    10.069    
                         clock uncertainty           -0.056    10.013    
    SLICE_X121Y199       FDRE (Setup_fdre_C_CE)      -0.168     9.845    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[9]
  -------------------------------------------------------------------
                         required time                          9.845    
                         arrival time                          -8.413    
  -------------------------------------------------------------------
                         slack                                  1.432    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.748ns (29.969%)  route 1.748ns (70.031%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 9.968 - 4.167 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.572     6.163    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X44Y204        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE (Prop_fdre_C_Q)         0.433     6.596 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.677     7.273    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X45Y202        LUT6 (Prop_lut6_I3_O)        0.105     7.378 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.346     7.724    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X45Y203        LUT6 (Prop_lut6_I5_O)        0.105     7.829 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.324     8.153    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X45Y203        LUT2 (Prop_lut2_I0_O)        0.105     8.258 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.401     8.659    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X44Y201        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.454     9.968    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X44Y201        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]/C
                         clock pessimism              0.334    10.302    
                         clock uncertainty           -0.056    10.246    
    SLICE_X44Y201        FDRE (Setup_fdre_C_CE)      -0.136    10.110    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  1.451    

Slack (MET) :             1.451ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (clkout1 rise@4.167ns - clkout1 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.748ns (29.969%)  route 1.748ns (70.031%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.801ns = ( 9.968 - 4.167 ) 
    Source Clock Delay      (SCD):    6.163ns
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.056ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.088ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.274     1.274    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.081     1.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.520     2.874    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     2.951 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.559     4.510    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081     4.591 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.572     6.163    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X44Y204        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y204        FDRE (Prop_fdre_C_Q)         0.433     6.596 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]/Q
                         net (fo=2, routed)           0.677     7.273    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[14]
    SLICE_X45Y202        LUT6 (Prop_lut6_I3_O)        0.105     7.378 f  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8/O
                         net (fo=1, routed)           0.346     7.724    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_8_n_0
    SLICE_X45Y203        LUT6 (Prop_lut6_I5_O)        0.105     7.829 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4/O
                         net (fo=2, routed)           0.324     8.153    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_4_n_0
    SLICE_X45Y203        LUT2 (Prop_lut2_I0_O)        0.105     8.258 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2/O
                         net (fo=17, routed)          0.401     8.659    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count[0]_i_2_n_0
    SLICE_X44Y201        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    4.167     4.167 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     4.167 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.216     5.383    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077     5.460 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.417     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.950 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.488     8.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     8.514 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          1.454     9.968    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X44Y201        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]/C
                         clock pessimism              0.334    10.302    
                         clock uncertainty           -0.056    10.246    
    SLICE_X44Y201        FDRE (Setup_fdre_C_CE)      -0.136    10.110    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/wait_bypass_count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.110    
                         arrival time                          -8.659    
  -------------------------------------------------------------------
                         slack                                  1.451    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.431ns (78.980%)  route 0.115ns (21.020%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.072ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.592     2.343    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y198       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y198       FDRE (Prop_fdre_C_Q)         0.141     2.484 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]/Q
                         net (fo=2, routed)           0.114     2.598    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]
    SLICE_X121Y198       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.795 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     2.795    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[4]_i_1__0_n_0
    SLICE_X121Y199       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.834 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     2.834    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[8]_i_1__0_n_0
    SLICE_X121Y200       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.888 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     2.888    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]_i_1__0_n_7
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.957     3.072    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y200       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism             -0.369     2.703    
    SLICE_X121Y200       FDRE (Hold_fdre_C_D)         0.105     2.808    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.808    
                         arrival time                           2.888    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.673     2.424    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK_OUT
    SLICE_X45Y201        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y201        FDRE (Prop_fdre_C_Q)         0.141     2.565 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.620    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X45Y201        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.948     3.063    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK_OUT
    SLICE_X45Y201        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.424    
    SLICE_X45Y201        FDRE (Hold_fdre_C_D)         0.075     2.499    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.671     2.422    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK_OUT
    SLICE_X48Y203        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y203        FDRE (Prop_fdre_C_Q)         0.164     2.586 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.641    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X48Y203        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.946     3.061    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK_OUT
    SLICE_X48Y203        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.422    
    SLICE_X48Y203        FDRE (Hold_fdre_C_D)         0.060     2.482    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.482    
                         arrival time                           2.641    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.591     2.342    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK_OUT
    SLICE_X112Y197       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y197       FDRE (Prop_fdre_C_Q)         0.164     2.506 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.561    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X112Y197       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.862     2.976    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/GT0_RXUSRCLK_OUT
    SLICE_X112Y197       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.342    
    SLICE_X112Y197       FDRE (Hold_fdre_C_D)         0.060     2.402    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.591     2.342    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK_OUT
    SLICE_X120Y196       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y196       FDRE (Prop_fdre_C_Q)         0.164     2.506 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.055     2.561    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X120Y196       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.861     2.976    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK_OUT
    SLICE_X120Y196       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.635     2.342    
    SLICE_X120Y196       FDRE (Hold_fdre_C_D)         0.060     2.402    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.402    
                         arrival time                           2.561    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.061ns
    Source Clock Delay      (SCD):    2.422ns
    Clock Pessimism Removal (CPR):    0.626ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.671     2.422    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/GT0_RXUSRCLK_OUT
    SLICE_X48Y203        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y203        FDRE (Prop_fdre_C_Q)         0.164     2.586 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.111     2.698    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s2
    SLICE_X49Y203        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.946     3.061    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X49Y203        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.626     2.435    
    SLICE_X49Y203        FDRE (Hold_fdre_C_D)         0.070     2.505    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/tx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.164ns (59.542%)  route 0.111ns (40.458%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.591     2.342    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/GT0_RXUSRCLK_OUT
    SLICE_X120Y196       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y196       FDRE (Prop_fdre_C_Q)         0.164     2.506 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg6/Q
                         net (fo=1, routed)           0.111     2.617    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s2
    SLICE_X121Y196       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.861     2.976    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y196       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
                         clock pessimism             -0.622     2.355    
    SLICE_X121Y196       FDRE (Hold_fdre_C_D)         0.070     2.425    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg
  -------------------------------------------------------------------
                         required time                         -2.425    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.209ns (58.539%)  route 0.148ns (41.461%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.591     2.342    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X120Y196       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X120Y196       FDRE (Prop_fdre_C_Q)         0.164     2.506 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.148     2.654    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X120Y196       LUT4 (Prop_lut4_I0_O)        0.045     2.699 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0/O
                         net (fo=1, routed)           0.000     2.699    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_i_1__0_n_0
    SLICE_X120Y196       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.861     2.976    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X120Y196       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.635     2.342    
    SLICE_X120Y196       FDRE (Hold_fdre_C_D)         0.121     2.463    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.463    
                         arrival time                           2.699    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.687%)  route 0.167ns (47.313%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.063ns
    Source Clock Delay      (SCD):    2.424ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.673     2.424    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X45Y202        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y202        FDRE (Prop_fdre_C_Q)         0.141     2.565 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/Q
                         net (fo=2, routed)           0.167     2.732    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg_n_0
    SLICE_X45Y202        LUT4 (Prop_lut4_I0_O)        0.045     2.777 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1/O
                         net (fo=1, routed)           0.000     2.777    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_i_1_n_0
    SLICE_X45Y202        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.948     3.063    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X45Y202        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg/C
                         clock pessimism             -0.639     2.424    
    SLICE_X45Y202        FDRE (Hold_fdre_C_D)         0.091     2.515    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_txresetfsm_i/time_out_wait_bypass_reg
  -------------------------------------------------------------------
                         required time                         -2.515    
                         arrival time                           2.777    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@0.000ns - clkout1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.977ns
    Source Clock Delay      (SCD):    2.343ns
    Clock Pessimism Removal (CPR):    0.635ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.492     0.492    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.518 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.612     1.130    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.545     1.725    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.751 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.592     2.343    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y197       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X121Y197       FDRE (Prop_fdre_C_Q)         0.141     2.484 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           0.118     2.602    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X121Y197       CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.710 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0/O[3]
                         net (fo=1, routed)           0.000     2.710    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]_i_3__0_n_4
    SLICE_X121Y197       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    0.000     0.000 r  
    GTPE2_CHANNEL_X0Y4   GTPE2_CHANNEL                0.000     0.000 r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.529     0.529    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.558 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.881     1.438    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.491 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.595     2.086    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.115 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=62, routed)          0.863     2.977    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/GT0_RXUSRCLK_OUT
    SLICE_X121Y197       FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]/C
                         clock pessimism             -0.635     2.343    
    SLICE_X121Y197       FDRE (Hold_fdre_C_D)         0.105     2.448    GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y4  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            3.030         4.167       1.137      GTPE2_CHANNEL_X0Y4  GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gtwizard_0_i/gt0_gtwizard_0_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            1.592         4.167       2.575      BUFGCTRL_X0Y2       GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         4.167       2.918      MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X120Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X121Y196      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       4.167       209.193    MMCME2_ADV_X0Y2     GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X121Y196      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X120Y196      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X120Y196      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X120Y196      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X120Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X121Y196      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg3/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg4/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg5/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X112Y197      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg6/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X120Y196      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         2.083       1.583      SLICE_X120Y196      GTP_TX_RX/gtwizard_0_support_i/inst/gtwizard_0_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C



---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK0_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK0_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack        2.859ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.229ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.169 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.169    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y222        FDRE (Setup_fdre_C_D)        0.072     8.028    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          8.028    
                         arrival time                          -5.169    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             2.859ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.345ns  (logic 1.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 6.877 - 4.167 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.730     3.835    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y213        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.345     5.180 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.180    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y213        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.687     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.125     8.002    
                         clock uncertainty           -0.035     7.967    
    SLICE_X48Y213        FDRE (Setup_fdre_C_D)        0.072     8.039    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -5.180    
  -------------------------------------------------------------------
                         slack                                  2.859    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.781 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.781    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.919    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                          7.919    
                         arrival time                          -4.781    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.138ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.957ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 6.877 - 4.167 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.730     3.835    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y213        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.957     4.792 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     4.792    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.687     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.125     8.002    
                         clock uncertainty           -0.035     7.967    
    SLICE_X48Y213        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.037     7.930    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                          7.930    
                         arrival time                          -4.792    
  -------------------------------------------------------------------
                         slack                                  3.138    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.955ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 6.877 - 4.167 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.730     3.835    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y213        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.955     4.790 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.790    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.687     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.125     8.002    
                         clock uncertainty           -0.035     7.967    
    SLICE_X48Y213        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036     7.931    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                          -4.790    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.710ns = ( 6.877 - 4.167 ) 
    Source Clock Delay      (SCD):    3.835ns
    Clock Pessimism Removal (CPR):    1.125ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.730     3.835    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y213        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.786 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     4.786    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.687     6.877    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.125     8.002    
                         clock uncertainty           -0.035     7.967    
    SLICE_X48Y213        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.942    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                          7.942    
                         arrival time                          -4.786    
  -------------------------------------------------------------------
                         slack                                  3.156    

Slack (MET) :             3.156ns  (required time - arrival time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.167ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@4.167ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.951ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.702ns = ( 6.869 - 4.167 ) 
    Source Clock Delay      (SCD):    3.824ns
    Clock Pessimism Removal (CPR):    1.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.644     2.999    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.106     3.105 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.719     3.824    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.951     4.775 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     4.775    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      4.167     4.167 r  
    F11                                               0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.167    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     4.167 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.167    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     5.585 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.536     6.121    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.069     6.190 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.679     6.869    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.122     7.991    
                         clock uncertainty           -0.035     7.956    
    SLICE_X48Y222        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.025     7.931    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          7.931    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                  3.156    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.297     0.963    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y213        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.295 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.295    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.523     1.528    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.565     0.963    
    SLICE_X48Y213        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.080    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.289 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.289    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.074    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.297     0.963    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y213        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.294 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.294    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.523     1.528    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.565     0.963    
    SLICE_X48Y213        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.078    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.078    
                         arrival time                           1.294    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.288 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.288    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.072    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.297     0.963    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y213        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.295 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.295    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.523     1.528    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.565     0.963    
    SLICE_X48Y213        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.072    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.072    
                         arrival time                           1.295    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.563ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.291     0.957    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y222        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.447 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.447    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X48Y222        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.515     1.520    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y222        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.563     0.957    
    SLICE_X48Y222        FDRE (Hold_fdre_C_D)         0.120     1.077    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Destination:            GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK0_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.083ns period=4.167ns})
  Path Group:             Q0_CLK0_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK0_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.528ns
    Source Clock Delay      (SCD):    0.963ns
    Clock Pessimism Removal (CPR):    0.565ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.205     0.646    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.020     0.666 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.297     0.963    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        SRLC32E                                      r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y213        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.453 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.453    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X48Y213        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK0_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    F11                                               0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK0_GTREFCLK_PAD_P_IN
    F11                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK0_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/q0_clk0_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y2     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/O
                         net (fo=2, routed)           0.230     0.962    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/Q0_CLK0_GTREFCLK_OUT
    BUFHCE_X0Y48         BUFH (Prop_bufh_I_O)         0.043     1.005 r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.523     1.528    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf_n_0
    SLICE_X48Y213        FDRE                                         r  GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.565     0.963    
    SLICE_X48Y213        FDRE (Hold_fdre_C_D)         0.120     1.083    GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.453    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK0_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 2.083 }
Period(ns):         4.167
Sources:            { Q0_CLK0_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            1.592         4.167       2.575      BUFHCE_X0Y48       GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK0  n/a            1.538         4.167       2.629      GTPE2_COMMON_X0Y1  GTP_TX_RX/gtwizard_0_support_i/inst/common0_i/gtpe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.408         4.167       2.759      IBUFDS_GTE2_X0Y2   GTP_TX_RX/gtwizard_0_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK0/I
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.167       3.167      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.854         2.083       1.229      SLICE_X48Y213      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.854         2.084       1.230      SLICE_X48Y222      GTP_TX_RX/gtwizard_0_support_i/inst/cpll_railing_pll0_q0_clk0_refclk_i/cpllpd_wait_reg[94]_srl31/CLK



