<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MAX3263X API: ioman_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 44px;">
  <td id="projectlogo" style="vertical-align:middle"><img alt="Logo" style="width:144px;height:63px;" src="MI_Logo_Small_Pos_RGB_150dpi.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">MAX3263X API
   &#160;<span id="projectnumber">2.6</span>
   </div>
   <div id="projectbrief">Software Development Kit Overview and API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('ioman__regs_8h_source.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">ioman_regs.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">/* *****************************************************************************</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * Copyright (C) 2016 Maxim Integrated Products, Inc., All Rights Reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Permission is hereby granted, free of charge, to any person obtaining a</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * to deal in the Software without restriction, including without limitation</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * and/or sell copies of the Software, and to permit persons to whom the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * Software is furnished to do so, subject to the following conditions:</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * The above copyright notice and this permission notice shall be included</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * in all copies or substantial portions of the Software.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * IN NO EVENT SHALL MAXIM INTEGRATED BE LIABLE FOR ANY CLAIM, DAMAGES</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * OTHER DEALINGS IN THE SOFTWARE.</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * Except as contained in this notice, the name of Maxim Integrated</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * Products, Inc. shall not be used except as stated in the Maxim Integrated</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * Products, Inc. Branding Policy.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * The mere transfer of this software does not imply any licenses</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * of trade secrets, proprietary technology, copyrights, patents,</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * trademarks, maskwork rights, or any other form of intellectual</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * property whatsoever. Maxim Integrated Products, Inc. retains all</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * ownership rights.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * $Date: 2017-02-16 12:53:53 -0600 (Thu, 16 Feb 2017) $</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * $Revision: 26473 $</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> **************************************************************************** */</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">/* Define to prevent redundant inclusion. */</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifndef _MXC_IOMAN_REGS_H_</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define _MXC_IOMAN_REGS_H_</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">/* **** Includes **** */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">    If types are not defined elsewhere (CMSIS) define them here</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#ifndef __IO</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define __IO volatile</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#ifndef __I</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define __I  volatile const</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#ifndef __O</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define __O  volatile</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#ifndef __R</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define __R  volatile const</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">/* **** Definitions **** */</span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req1__t.html">   89</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req1__t.html#a8225ecec8120825090e17863dc9c81a3">   90</a></span>&#160;    uint32_t wud_req_p4 : 8;        </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req1__t.html#a359d5fee0ae34f1dffd48cc475522763">   91</a></span>&#160;    uint32_t wud_req_p5 : 8;        </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req1__t.html#afe620b84d550fe2c0e6d6820a4f692b3">   92</a></span>&#160;    uint32_t wud_req_p6 : 8;        </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req1__t.html#a23680f01bfea90dfaae4f67d8918219a">   93</a></span>&#160;    uint32_t wud_req_p7 : 8;        </div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;} <a class="code" href="structmxc__ioman__wud__req1__t.html">mxc_ioman_wud_req1_t</a>;</div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack0__t.html">   99</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack0__t.html#abe4ccacda32de568be6e96a46986800f">  100</a></span>&#160;    uint32_t wud_ack_p0 : 8;        </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack0__t.html#a6ce205de24de286010fdbace5d843b2c">  101</a></span>&#160;    uint32_t wud_ack_p1 : 8;        </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack0__t.html#af73c80881dfb37f4322116c46fea0de6">  102</a></span>&#160;    uint32_t wud_ack_p2 : 8;        </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack0__t.html#a90379430f508e83fe7c3c5a6620fe8cd">  103</a></span>&#160;    uint32_t wud_ack_p3 : 8;        </div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;} <a class="code" href="structmxc__ioman__wud__ack0__t.html">mxc_ioman_wud_ack0_t</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req0__t.html">  110</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req0__t.html#a41bf4e21a7492e9ea2b3cc79beee7c68">  111</a></span>&#160;    uint32_t wud_req_p0 : 8;        </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req0__t.html#a55fd8e8d19688b76fd65932147743a08">  112</a></span>&#160;    uint32_t wud_req_p1 : 8;        </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req0__t.html#a34700448c335e0b6c13e9cd3b599687d">  113</a></span>&#160;    uint32_t wud_req_p2 : 8;        </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req0__t.html#a0e5d00e8d1cd816fc4813be34f3e1b2b">  114</a></span>&#160;    uint32_t wud_req_p3 : 8;        </div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;} <a class="code" href="structmxc__ioman__wud__req0__t.html">mxc_ioman_wud_req0_t</a>;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack1__t.html">  120</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack1__t.html#a23b5d1e49e6f6e64f06719158e15397e">  121</a></span>&#160;    uint32_t wud_ack_p4 : 8;        </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack1__t.html#ac301a59d9080886007488ee1cac3521b">  122</a></span>&#160;    uint32_t wud_ack_p5 : 8;        </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack1__t.html#a229329aa39582e2a6bbdb8f06d6bedb4">  123</a></span>&#160;    uint32_t wud_ack_p6 : 8;        </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack1__t.html#aeadebfaeafba85dc4c34e18a9c2ef3ed">  124</a></span>&#160;    uint32_t wud_ack_p7 : 8;        </div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;} <a class="code" href="structmxc__ioman__wud__ack1__t.html">mxc_ioman_wud_ack1_t</a>;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req0__t.html">  140</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req0__t.html#afd11d369fa3a9fefd5235130d5cca857">  141</a></span>&#160;    uint32_t ali_req_p0 : 8;        </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req0__t.html#a30706ace9afef7a3ef9044700d81a7be">  142</a></span>&#160;    uint32_t ali_req_p1 : 8;        </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req0__t.html#a44722ea227493cd12ccd6d48277b32c0">  143</a></span>&#160;    uint32_t ali_req_p2 : 8;        </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req0__t.html#a0bb3c8867663d05328afe9f35765ebe7">  144</a></span>&#160;    uint32_t ali_req_p3 : 8;        </div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;} <a class="code" href="structmxc__ioman__ali__req0__t.html">mxc_ioman_ali_req0_t</a>;</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req1__t.html">  150</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req1__t.html#a6e1a38991ae53c713f225dddda5b1b0c">  151</a></span>&#160;    uint32_t ali_req_p4 : 8;        </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req1__t.html#a3c229f5a9e25d40ecb5e6c19eee99c50">  152</a></span>&#160;    uint32_t ali_req_p5 : 8;        </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req1__t.html#a7b2222a4eb0c73529b2330a934e533ce">  153</a></span>&#160;    uint32_t ali_req_p6 : 8;        </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req1__t.html#ad947ab7353da7401449642b73f16ac09">  154</a></span>&#160;    uint32_t ali_req_p7 : 8;        </div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;} <a class="code" href="structmxc__ioman__ali__req1__t.html">mxc_ioman_ali_req1_t</a>;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack0__t.html">  160</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack0__t.html#a4835253458a998d6b6b1c7615154d93c">  161</a></span>&#160;    uint32_t ali_ack_p0 : 8;        </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack0__t.html#ac0ad7eb9d5c4c9775785af14558344eb">  162</a></span>&#160;    uint32_t ali_ack_p1 : 8;        </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack0__t.html#ab0878ac52f1fb0dbd582bc173bb0850e">  163</a></span>&#160;    uint32_t ali_ack_p2 : 8;        </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack0__t.html#a45eca2153d5b00cb20f4fdbc99c67beb">  164</a></span>&#160;    uint32_t ali_ack_p3 : 8;        </div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;} <a class="code" href="structmxc__ioman__ali__ack0__t.html">mxc_ioman_ali_ack0_t</a>;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack1__t.html">  170</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack1__t.html#a78ce0e62d7e714c0952358f552dfbbcb">  171</a></span>&#160;    uint32_t ali_ack_p4 : 8;        </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack1__t.html#a14a642f3ebedd7ce4d87241286ba0150">  172</a></span>&#160;    uint32_t ali_ack_p5 : 8;        </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack1__t.html#abcf69c1039306f41ed386b3bf20fafe1">  173</a></span>&#160;    uint32_t ali_ack_p6 : 8;        </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack1__t.html#a6cdab9cbc4c46d6b374622bda548e8cd">  174</a></span>&#160;    uint32_t ali_ack_p7 : 8;        </div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;} <a class="code" href="structmxc__ioman__ali__ack1__t.html">mxc_ioman_ali_ack1_t</a>;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html">  185</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#acfed84990cf4ea5e85013737ed16e5be">  186</a></span>&#160;    uint32_t             : 4;       </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#a9d458eff011da893125fe0c81ff40d09">  187</a></span>&#160;    uint32_t core_io_req : 1;       </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#a503c50ce88992259a184f49a153ce04a">  188</a></span>&#160;    uint32_t             : 3;       </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#a92a5e7eb4762943770c525ea0183b52e">  189</a></span>&#160;    uint32_t ss0_io_req  : 1;       </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#a38e1a7803bb1926e96fab48732500935">  190</a></span>&#160;    uint32_t ss1_io_req  : 1;       </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#a7be6258b94931b9ba8f00bc5a84dc3b0">  191</a></span>&#160;    uint32_t ss2_io_req  : 1;       </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#ab9d02ee75a324990a6c21ef153bf3548">  192</a></span>&#160;    uint32_t             : 1;       </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#af77d9887295b2718187021c3de3a5bcb">  193</a></span>&#160;    uint32_t quad_io_req : 1;       </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#a587ae0c80d91721e70859a56a0f10000">  194</a></span>&#160;    uint32_t             : 3;       </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#a51ab55bd0e87cd6f21ad73dadfe1d0a5">  195</a></span>&#160;    uint32_t fast_mode   : 1;       </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__req__t.html#aa95776540a4731ea6753c10914a35806">  196</a></span>&#160;    uint32_t             : 15;      </div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;} <a class="code" href="structmxc__ioman__spix__req__t.html">mxc_ioman_spix_req_t</a>;</div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html">  201</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#a7113dbbd472332189a10edd7e58ccb9a">  202</a></span>&#160;    uint32_t             : 4;       </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#a354dc91c62b56c5f167f77ef59fb4740">  203</a></span>&#160;    uint32_t core_io_ack : 1;       </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#a38c4384ccf5f35efdd7a887dd287af97">  204</a></span>&#160;    uint32_t             : 3;       </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#a9e7ccdbb43637c1686c7862319fec3cf">  205</a></span>&#160;    uint32_t ss0_io_ack  : 1;       </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#aaf8a6f83310088c1a3a442f994c52e89">  206</a></span>&#160;    uint32_t ss1_io_ack  : 1;       </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#ae67fcb37527794cc5ce53808f2ea3237">  207</a></span>&#160;    uint32_t ss2_io_ack  : 1;       </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#a911f7e46a0f51c8e41fdaaf6ad31a130">  208</a></span>&#160;    uint32_t             : 1;       </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#ad8ed08fd0e2090ad82510e9e2436bc9f">  209</a></span>&#160;    uint32_t quad_io_ack : 1;       </div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#a6e10ae5ba98f4c1f61bfb58328109e6b">  210</a></span>&#160;    uint32_t             : 3;       </div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#ac4543ff8d4e10651781a5605fd4dae05">  211</a></span>&#160;    uint32_t fast_mode   : 1;       </div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="structmxc__ioman__spix__ack__t.html#a13bf64b85b5dc41fe401e44907a370af">  212</a></span>&#160;    uint32_t             : 15;      </div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;} <a class="code" href="structmxc__ioman__spix__ack__t.html">mxc_ioman_spix_ack_t</a>;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__req__t.html">  217</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__req__t.html#ae3849aa6218c6bd8550bb489ad3b7314">  218</a></span>&#160;    uint32_t io_map     : 1;        </div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__req__t.html#acf3c20060adb1bca3132a24585110b8a">  219</a></span>&#160;    uint32_t cts_map    : 1;        </div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__req__t.html#a8912c7b2021bb2b5648f2d93e1193bde">  220</a></span>&#160;    uint32_t rts_map    : 1;        </div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__req__t.html#acd26318d3b1b94ddfd6fbce0a4247364">  221</a></span>&#160;    uint32_t            : 1;        </div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__req__t.html#a6f628ac9296ee7a760b493ef8d3d1f27">  222</a></span>&#160;    uint32_t io_req     : 1;        </div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__req__t.html#a4b7ada3fea0b67793c26b0d9b14d8922">  223</a></span>&#160;    uint32_t cts_io_req : 1;        </div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__req__t.html#a01cabb3d94a3ddc98c09519bc0e558c4">  224</a></span>&#160;    uint32_t rts_io_req : 1;        </div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__req__t.html#a7b39dbc082720421fddd7898dfe16c8d">  225</a></span>&#160;    uint32_t            : 25;       </div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;} <a class="code" href="structmxc__ioman__uart0__req__t.html">mxc_ioman_uart0_req_t</a>;</div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__ack__t.html">  230</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__ack__t.html#ab563b0471015db078d772fa7eabf3fe7">  231</a></span>&#160;    uint32_t io_map     : 1;        </div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__ack__t.html#a4b7499bb22f4f26175b76959c27f78cc">  232</a></span>&#160;    uint32_t cts_map    : 1;        </div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__ack__t.html#a8a5f580e14c71c9a4b008a0f44d98014">  233</a></span>&#160;    uint32_t rts_map    : 1;        </div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__ack__t.html#aee0ecf4e28493fb23d5c468b50d54f1a">  234</a></span>&#160;    uint32_t            : 1;        </div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__ack__t.html#a7d53c3c79c476529d313b67307c0073b">  235</a></span>&#160;    uint32_t io_ack     : 1;        </div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__ack__t.html#aba98d68e0977dc44047bd85d3cee300a">  236</a></span>&#160;    uint32_t cts_io_ack : 1;        </div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__ack__t.html#ac61c1cef31459e67a35d2c09f53bb201">  237</a></span>&#160;    uint32_t rts_io_ack : 1;        </div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart0__ack__t.html#a2cf5da25c50a03a6fd11ed440b66f555">  238</a></span>&#160;    uint32_t            : 25;       </div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;} <a class="code" href="structmxc__ioman__uart0__ack__t.html">mxc_ioman_uart0_ack_t</a>;</div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__req__t.html">  243</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__req__t.html#a51e9ca11419daa16ecf9895fd04450c4">  244</a></span>&#160;    uint32_t io_map     : 1;        </div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__req__t.html#a21e9f26456ffc5fe9b76ab57f75ddfff">  245</a></span>&#160;    uint32_t cts_map    : 1;        </div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__req__t.html#aacbaad069abef57b3ac683bafc6b3e85">  246</a></span>&#160;    uint32_t rts_map    : 1;        </div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__req__t.html#a5184d4f7d6dc8af2b8e0df5a81dad15b">  247</a></span>&#160;    uint32_t            : 1;        </div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__req__t.html#a21395bf1da5988dab5c442869eb705d1">  248</a></span>&#160;    uint32_t io_req     : 1;        </div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__req__t.html#a8612ca5057648f0b4084ead194eac234">  249</a></span>&#160;    uint32_t cts_io_req : 1;        </div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__req__t.html#a5dfff45ed036b6833da508689fbf158d">  250</a></span>&#160;    uint32_t rts_io_req : 1;        </div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__req__t.html#a6797feab15121f8c99b1c6ba2ffff1df">  251</a></span>&#160;    uint32_t            : 25;       </div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;} <a class="code" href="structmxc__ioman__uart1__req__t.html">mxc_ioman_uart1_req_t</a>;</div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__ack__t.html">  256</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__ack__t.html#a32c1b7564b651843990bc5f4d918011a">  257</a></span>&#160;    uint32_t io_map     : 1;        </div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__ack__t.html#a15e1449ec7f01a51f28e0594a7e031a4">  258</a></span>&#160;    uint32_t cts_map    : 1;        </div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__ack__t.html#a7457cf6b5935718b36b77f32c0cb7b5c">  259</a></span>&#160;    uint32_t rts_map    : 1;        </div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__ack__t.html#a5e6b0197e367f19749745c57bdcdffc6">  260</a></span>&#160;    uint32_t            : 1;        </div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__ack__t.html#a6b96fc4fd274948f0f6ff9c441a652c7">  261</a></span>&#160;    uint32_t io_ack     : 1;        </div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__ack__t.html#af47e9a55a21dbdf9de54c849b277ea90">  262</a></span>&#160;    uint32_t cts_io_ack : 1;        </div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__ack__t.html#aa0f37e16b15e5384ea3c5df5cd91e829">  263</a></span>&#160;    uint32_t rts_io_ack : 1;        </div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart1__ack__t.html#aa42cc314aa61cda357022196837a3cac">  264</a></span>&#160;    uint32_t            : 25;       </div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;} <a class="code" href="structmxc__ioman__uart1__ack__t.html">mxc_ioman_uart1_ack_t</a>;</div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__req__t.html">  269</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__req__t.html#a3173d2959ee9fc812a21b0f632cb4146">  270</a></span>&#160;    uint32_t io_map     : 1;        </div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__req__t.html#a7e74ee445df5d5b64216d7440926d126">  271</a></span>&#160;    uint32_t cts_map    : 1;        </div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__req__t.html#a3a4285e6890e904f8d72873935d6c54b">  272</a></span>&#160;    uint32_t rts_map    : 1;        </div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__req__t.html#a3278643664fa9b0704c6e2c5f03ace9d">  273</a></span>&#160;    uint32_t            : 1;        </div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__req__t.html#aeb34fea0105d612a6cc2f908a454ec38">  274</a></span>&#160;    uint32_t io_req     : 1;        </div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__req__t.html#a85d0d2a3a2c3665a1c48f584a3e94eee">  275</a></span>&#160;    uint32_t cts_io_req : 1;        </div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__req__t.html#a9cd9a4fa3161a2ff4a90d347762900dc">  276</a></span>&#160;    uint32_t rts_io_req : 1;        </div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__req__t.html#a671f6eeb96845605e13c95911d840bc5">  277</a></span>&#160;    uint32_t            : 25;       </div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;} <a class="code" href="structmxc__ioman__uart2__req__t.html">mxc_ioman_uart2_req_t</a>;</div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__ack__t.html">  282</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__ack__t.html#aedcef636515aeb3343e66a913994fdd6">  283</a></span>&#160;    uint32_t io_map     : 1;        </div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__ack__t.html#a0dbe901b6a9c06fcd2e83a5d87857ce2">  284</a></span>&#160;    uint32_t cts_map    : 1;        </div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__ack__t.html#a69421b0496d6a651c07628cd65807a73">  285</a></span>&#160;    uint32_t rts_map    : 1;        </div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__ack__t.html#ad03442c5934f33329fa295d637c57392">  286</a></span>&#160;    uint32_t            : 1;        </div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__ack__t.html#af504cebc68b2e3267f07994a128447a0">  287</a></span>&#160;    uint32_t io_ack     : 1;        </div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__ack__t.html#a1255eb982b0ea6cb73d213f19956d0e2">  288</a></span>&#160;    uint32_t cts_io_ack : 1;        </div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__ack__t.html#ad7e94dbdc8e83ed14b9bcbc58069a87f">  289</a></span>&#160;    uint32_t rts_io_ack : 1;        </div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart2__ack__t.html#a8ba7893216a86ebf3fa832e2dee70587">  290</a></span>&#160;    uint32_t            : 25;       </div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;} <a class="code" href="structmxc__ioman__uart2__ack__t.html">mxc_ioman_uart2_ack_t</a>;</div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__req__t.html">  295</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__req__t.html#a83b90f617c18184f006f134b88eb2160">  296</a></span>&#160;    uint32_t io_map     : 1;        </div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__req__t.html#af7f934c9d5b19c41703638a34a930ee0">  297</a></span>&#160;    uint32_t cts_map    : 1;        </div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__req__t.html#a03a3ef449191d27f2959e2fc6a8b21a6">  298</a></span>&#160;    uint32_t rts_map    : 1;        </div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__req__t.html#a8533a9fbbdd18b6da33d2fa0b53553e9">  299</a></span>&#160;    uint32_t            : 1;        </div><div class="line"><a name="l00300"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__req__t.html#a41bf72b110d0b91d88daafb3e2565305">  300</a></span>&#160;    uint32_t io_req     : 1;        </div><div class="line"><a name="l00301"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__req__t.html#aa72a4ea2290941f7cba82ab11d321c53">  301</a></span>&#160;    uint32_t cts_io_req : 1;        </div><div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__req__t.html#abb09ed9bb6fceb3c604f92f711e0d5a9">  302</a></span>&#160;    uint32_t rts_io_req : 1;        </div><div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__req__t.html#afeb9bddf9746b8b29d37b85f4d5fdaae">  303</a></span>&#160;    uint32_t            : 25;       </div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;} <a class="code" href="structmxc__ioman__uart3__req__t.html">mxc_ioman_uart3_req_t</a>;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__ack__t.html">  308</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__ack__t.html#aaccc133389219677265eee0f9d782495">  309</a></span>&#160;    uint32_t io_map     : 1;        </div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__ack__t.html#a5d387bd6b53824bba9fd5fe8476ba33c">  310</a></span>&#160;    uint32_t cts_map    : 1;        </div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__ack__t.html#ac4329c3dc731ac07f627c80d8047bf23">  311</a></span>&#160;    uint32_t rts_map    : 1;        </div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__ack__t.html#aea6b39d11966561ecf8d876eb3e24b1e">  312</a></span>&#160;    uint32_t            : 1;        </div><div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__ack__t.html#a78925ca2f346d1a6999e4ad457873571">  313</a></span>&#160;    uint32_t io_ack     : 1;        </div><div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__ack__t.html#a598dc1de4e867e705dca58f0df397685">  314</a></span>&#160;    uint32_t cts_io_ack : 1;        </div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__ack__t.html#a6e688bdd9fbc240303484a98551d97f8">  315</a></span>&#160;    uint32_t rts_io_ack : 1;        </div><div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="structmxc__ioman__uart3__ack__t.html#a9f9ca60e0070f2dbf10a7ea9ca421656">  316</a></span>&#160;    uint32_t            : 25;       </div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;} <a class="code" href="structmxc__ioman__uart3__ack__t.html">mxc_ioman_uart3_ack_t</a>;</div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm0__req__t.html">  321</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm0__req__t.html#a8e000ad11c423509cae2b57fd7cb7625">  322</a></span>&#160;    uint32_t             : 4;       </div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm0__req__t.html#a6342c1d81a5eb509c4a13a0a0b571771">  323</a></span>&#160;    uint32_t mapping_req : 1;       </div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm0__req__t.html#ae513881d010bb1abd87a54cedd463914">  324</a></span>&#160;    uint32_t             : 27;      </div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;} <a class="code" href="structmxc__ioman__i2cm0__req__t.html">mxc_ioman_i2cm0_req_t</a>;</div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm0__ack__t.html">  329</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm0__ack__t.html#a3c865d1c20999b2f77b21d71a1380251">  330</a></span>&#160;    uint32_t             : 4;       </div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm0__ack__t.html#a59cdd0bf3db131dc172f896dde294690">  331</a></span>&#160;    uint32_t mapping_ack : 1;       </div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm0__ack__t.html#a11fbe8060bc194b04cd04f5682093bb1">  332</a></span>&#160;    uint32_t             : 27;      </div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;} <a class="code" href="structmxc__ioman__i2cm0__ack__t.html">mxc_ioman_i2cm0_ack_t</a>;</div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__req__t.html">  337</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__req__t.html#a4fca99f89d2e5fd460d12b5777bdaf90">  338</a></span>&#160;    uint32_t io_sel      : 2;      </div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__req__t.html#a4c353e0faa981b7993f35aa5225a8b3d">  339</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__req__t.html#a2239cf814a87bb070797131eeb492405">  340</a></span>&#160;    uint32_t mapping_req : 1;      </div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__req__t.html#a3a81b0a12c9a847601bb2a1e4f0fe600">  341</a></span>&#160;    uint32_t             : 27;     </div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;} <a class="code" href="structmxc__ioman__i2cm1__req__t.html">mxc_ioman_i2cm1_req_t</a>;</div><div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__ack__t.html">  346</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__ack__t.html#ac2a607d630b6f783d96d1ab63dadceeb">  347</a></span>&#160;    uint32_t io_sel      : 2;      </div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__ack__t.html#ae694fb5e15aeab1832470b5a5a40199a">  348</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__ack__t.html#a17ce03ae44c5a06a125e624e75a2de08">  349</a></span>&#160;    uint32_t mapping_ack : 1;      </div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm1__ack__t.html#aed663815f4c39c079521153e72e606bc">  350</a></span>&#160;    uint32_t             : 27;     </div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;} <a class="code" href="structmxc__ioman__i2cm1__ack__t.html">mxc_ioman_i2cm1_ack_t</a>;</div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__req__t.html">  355</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__req__t.html#a20c5eb9daaf69964556ec90d7f8aa032">  356</a></span>&#160;    uint32_t io_sel      : 2;      </div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__req__t.html#aa16a54f5dd0acfaaa60d0d8c7a16a8e0">  357</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__req__t.html#a6f1c1b189d297ecf479469066efcd461">  358</a></span>&#160;    uint32_t mapping_req : 1;      </div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__req__t.html#ad9c0ad1f8e950457134c714eb6475529">  359</a></span>&#160;    uint32_t             : 27;     </div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;} <a class="code" href="structmxc__ioman__i2cm2__req__t.html">mxc_ioman_i2cm2_req_t</a>;</div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__ack__t.html">  364</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__ack__t.html#a8d059843ee5043de0b12883abf1e812e">  365</a></span>&#160;    uint32_t io_sel      : 2;      </div><div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__ack__t.html#af460b798d6f3f9027a232e92bf2943a8">  366</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__ack__t.html#a02dfc3cc65d843552ee5476dcd4d22e2">  367</a></span>&#160;    uint32_t mapping_ack : 1;      </div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cm2__ack__t.html#aa2e8bc0c94ed2fb1cd1aca461b79f39a">  368</a></span>&#160;    uint32_t             : 27;     </div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;} <a class="code" href="structmxc__ioman__i2cm2__ack__t.html">mxc_ioman_i2cm2_ack_t</a>;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__req__t.html">  373</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__req__t.html#a20ed1895d79e39a0bd9f7c05b19800db">  374</a></span>&#160;    uint32_t io_sel      : 3;      </div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__req__t.html#aa5930323d1b3ea4a036a72ebeccf9dfc">  375</a></span>&#160;    uint32_t             : 1;      </div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__req__t.html#a8ffb32888b055ca56d7f9ee617b86efa">  376</a></span>&#160;    uint32_t mapping_req : 1;      </div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__req__t.html#ae7ee78a46c4d6b4be18c6e9050d220cf">  377</a></span>&#160;    uint32_t             : 27;     </div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;} <a class="code" href="structmxc__ioman__i2cs__req__t.html">mxc_ioman_i2cs_req_t</a>;</div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__ack__t.html">  382</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__ack__t.html#adfed4be3cfe854d041788be8a7fb7b90">  383</a></span>&#160;    uint32_t io_sel      : 3;      </div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__ack__t.html#a6356f5678b8a389d4954c717fedbead8">  384</a></span>&#160;    uint32_t             : 1;      </div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__ack__t.html#a47a2c15781cba025bcb6078fd8e984dc">  385</a></span>&#160;    uint32_t mapping_ack : 1;      </div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="structmxc__ioman__i2cs__ack__t.html#ab04a0a7fa80091e257f3ea3c77cfabe0">  386</a></span>&#160;    uint32_t             : 27;     </div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;} <a class="code" href="structmxc__ioman__i2cs__ack__t.html">mxc_ioman_i2cs_ack_t</a>;</div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html">  391</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#a1a71ba7ffde31100c50194fa216ed44a">  392</a></span>&#160;    uint32_t             : 4;       </div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#af954e25fa38696d52dbbbc4ad593bbc9">  393</a></span>&#160;    uint32_t core_io_req : 1;       </div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#ae730772d22a9d99e73bcb4107aed0a4e">  394</a></span>&#160;    uint32_t             : 3;       </div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#a45af59a544e01c6d0e0d98cb2164ad51">  395</a></span>&#160;    uint32_t ss0_io_req  : 1;       </div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#a20e5ebe7274d2e2cee5837d1017e3e23">  396</a></span>&#160;    uint32_t ss1_io_req  : 1;       </div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#a4da77f0c4d520dc2bda68b2682e66d62">  397</a></span>&#160;    uint32_t ss2_io_req  : 1;       </div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#a01791314fde0140165759f681a4a2256">  398</a></span>&#160;    uint32_t ss3_io_req  : 1;       </div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#af29ce6af47b8695124a6180b15f10632">  399</a></span>&#160;    uint32_t ss4_io_req  : 1;       </div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#a6b59e14390b654d84c563ce654a62bb1">  400</a></span>&#160;    uint32_t             : 7;       </div><div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#a807cbca63652e0d0fd8893cb1008eece">  401</a></span>&#160;    uint32_t quad_io_req : 1;       </div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#ae3e1f5b2797bf79f2aedf05acbb0e8b5">  402</a></span>&#160;    uint32_t             : 3;       </div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#af073166ac422b9854633706738376e37">  403</a></span>&#160;    uint32_t fast_mode   : 1;       </div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__req__t.html#a635a80b0b6fff7062b3c82db992a6074">  404</a></span>&#160;    uint32_t             : 7;       </div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;} <a class="code" href="structmxc__ioman__spim0__req__t.html">mxc_ioman_spim0_req_t</a>;</div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html">  409</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a6c88b4d71a073d0dfa49ca455c7890a4">  410</a></span>&#160;    uint32_t             : 4;       </div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#aa68601635b5a650b20fb2ac6e7674392">  411</a></span>&#160;    uint32_t core_io_ack : 1;       </div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a4b256b3390b96240032839478bef592b">  412</a></span>&#160;    uint32_t             : 3;       </div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a9aa928d61ad2b8ca408860642865f98f">  413</a></span>&#160;    uint32_t ss0_io_ack  : 1;       </div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a20af7f744f12715d1bf47f09ccb94836">  414</a></span>&#160;    uint32_t ss1_io_ack  : 1;       </div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#af1f5b99518a13dbb2153b088afd8a456">  415</a></span>&#160;    uint32_t ss2_io_ack  : 1;       </div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#acb62c36c72b665b3ea428492a4afc404">  416</a></span>&#160;    uint32_t ss3_io_ack  : 1;       </div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a861672fda079f6e438888ee1cb4bd5e3">  417</a></span>&#160;    uint32_t ss4_io_ack  : 1;       </div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a0b1cdc85698b81528cf1e53918911bc2">  418</a></span>&#160;    uint32_t             : 7;       </div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a1a805926a8c22aa54d09d96072c1c8db">  419</a></span>&#160;    uint32_t quad_io_ack : 1;       </div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a9f01f0a35f5017db5459265d903bf483">  420</a></span>&#160;    uint32_t             : 3;       </div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a88752d7de180b9c6b66ccee6126a2203">  421</a></span>&#160;    uint32_t fast_mode   : 1;       </div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim0__ack__t.html#a7bb56791bee153ca3069160d9ad375ac">  422</a></span>&#160;    uint32_t             : 7;       </div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;} <a class="code" href="structmxc__ioman__spim0__ack__t.html">mxc_ioman_spim0_ack_t</a>;</div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html">  427</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#ad432145d9cadbe703a6258bf5bf1fe7e">  428</a></span>&#160;    uint32_t             : 4;      </div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#a10aee2d8c45040a51b6b1acde781d19c">  429</a></span>&#160;    uint32_t core_io_req : 1;      </div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#acc27e13642ec5eb79ec3e19f7b3f258c">  430</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#abb9d6f1619900a4096baae801db5667f">  431</a></span>&#160;    uint32_t ss0_io_req  : 1;      </div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#a23f25e25d5aefa5ff631a28a52a83abe">  432</a></span>&#160;    uint32_t ss1_io_req  : 1;      </div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#a9107cca16476e4bb7308cb8cedff3614">  433</a></span>&#160;    uint32_t ss2_io_req  : 1;      </div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#a7bf0b91b0b6ef27afed1c66ba9244e69">  434</a></span>&#160;    uint32_t             : 9;      </div><div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#a457ebd43a1a159c14f280c6ebd5c0e8b">  435</a></span>&#160;    uint32_t quad_io_req : 1;      </div><div class="line"><a name="l00436"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#a1721137c1e939fe68077013384526c3d">  436</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#a331644173a557a250e2d9084de7c39e5">  437</a></span>&#160;    uint32_t fast_mode   : 1;      </div><div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__req__t.html#a07f8386317b40877f43611cc659f2a34">  438</a></span>&#160;    uint32_t             : 7;      </div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;} <a class="code" href="structmxc__ioman__spim1__req__t.html">mxc_ioman_spim1_req_t</a>;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html">  443</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#aa1be4bb95ad3b0d98615d9fd4c662be5">  444</a></span>&#160;    uint32_t             : 4;      </div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#a78fc5e52d7db66dd56e7c649c32428ad">  445</a></span>&#160;    uint32_t core_io_ack : 1;      </div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#ae3cc8a8af1e5dc0e7a8320a6797f2afd">  446</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#a75982a87c8e667837561e47dafb49b2d">  447</a></span>&#160;    uint32_t ss0_io_ack  : 1;      </div><div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#a7a56cf9c55ccf86447d7b855e7dcced3">  448</a></span>&#160;    uint32_t ss1_io_ack  : 1;      </div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#a33a60ab710afcef6a6e8626f3d1ddad2">  449</a></span>&#160;    uint32_t ss2_io_ack  : 1;      </div><div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#a62599a461fe77b423d69ff196f34ba82">  450</a></span>&#160;    uint32_t             : 9;      </div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#af4870c7c60319ff1b63107133385baac">  451</a></span>&#160;    uint32_t quad_io_ack : 1;      </div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#af2a6b8c3375d4039903bd7d6346ba9e6">  452</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#af858dbac929507a75a7907ab24f8c0af">  453</a></span>&#160;    uint32_t fast_mode   : 1;      </div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim1__ack__t.html#ae9645cffde78792b82372ac4b34c4b2d">  454</a></span>&#160;    uint32_t             : 7;      </div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;} <a class="code" href="structmxc__ioman__spim1__ack__t.html">mxc_ioman_spim1_ack_t</a>;</div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html">  459</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#aee06cfcf5729125d11ce23613fe69d3c">  460</a></span>&#160;    uint32_t mapping_req : 2;      </div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#ab62f800625179b6c9caeb4b11adf9c1d">  461</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a220126e7f477d1a038decf749b1b1300">  462</a></span>&#160;    uint32_t core_io_req : 1;      </div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#aecfa298258f4807f5679799ef26062ed">  463</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a7d2c6164256e005c44723ce0067b04bc">  464</a></span>&#160;    uint32_t ss0_io_req  : 1;      </div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#ad304d361f933bd15b33a70fd4d7235f3">  465</a></span>&#160;    uint32_t ss1_io_req  : 1;      </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a5f35158c2a9d72ea7fcc4ba2d825a2f1">  466</a></span>&#160;    uint32_t ss2_io_req  : 1;      </div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#af785de600103c26cc7b6d09d6a391a30">  467</a></span>&#160;    uint32_t             : 5;      </div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a8d3689adefd1f566a7e0fb06153914ec">  468</a></span>&#160;    uint32_t sr0_io_req  : 1;      </div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a02388db0dbe260774541d5a274e40530">  469</a></span>&#160;    uint32_t sr1_io_req  : 1;      </div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a8732b03636d89dd69d7134e7c650a66f">  470</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a03cb898a057339667b6dd60c601669e2">  471</a></span>&#160;    uint32_t quad_io_req : 1;      </div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a2d8f1fb5bd6419d414329b422c5389ee">  472</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a65694d971ea8a54a4bb8421cc5376ef8">  473</a></span>&#160;    uint32_t fast_mode   : 1;      </div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__req__t.html#a5ed6ac05b0658381cfc6df4337f91ea3">  474</a></span>&#160;    uint32_t             : 7;      </div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;} <a class="code" href="structmxc__ioman__spim2__req__t.html">mxc_ioman_spim2_req_t</a>;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html">  479</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#aca467b03f17850599ef2d2cc05c79b38">  480</a></span>&#160;    uint32_t mapping_ack : 2;      </div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#a1deac1ae84979b9653ea16a8f15a87b1">  481</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#a8f23b9fadde9b5a13082d217ab093b42">  482</a></span>&#160;    uint32_t core_io_ack : 1;      </div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#a4eae87baff568d82b37097aeb7380e1c">  483</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#a90f0b3c089148a34a5069d8f8a9cd59e">  484</a></span>&#160;    uint32_t ss0_io_ack  : 1;      </div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#ab2a691ed26be424ecc4825284d94d2dc">  485</a></span>&#160;    uint32_t ss1_io_ack  : 1;      </div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#ada2635ec5ee917be0bccbf93df561fb6">  486</a></span>&#160;    uint32_t ss2_io_ack  : 1;      </div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#a6a81f11a5cef6b9158344fccf819bf52">  487</a></span>&#160;    uint32_t             : 5;      </div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#adcd9150f3e0bae00f0a7922464ff8aea">  488</a></span>&#160;    uint32_t sr0_io_req  : 1;      </div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#a8f67c0402072c06af51746b9abaaf223">  489</a></span>&#160;    uint32_t sr1_io_req  : 1;      </div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#ad42773519530bffe3706260d2cc78cdb">  490</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#ad472ea290b753f50b4b2f02cc6d3d326">  491</a></span>&#160;    uint32_t quad_io_ack : 1;      </div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#af843b6e73e3dc09c9cefe25ed930e979">  492</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#ac600baa9c16e49ea0db479fd5f988c8f">  493</a></span>&#160;    uint32_t fast_mode   : 1;      </div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="structmxc__ioman__spim2__ack__t.html#ab5ebc8ba6e6fabaab1b5897af7ebe6c3">  494</a></span>&#160;    uint32_t             : 7;      </div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;} <a class="code" href="structmxc__ioman__spim2__ack__t.html">mxc_ioman_spim2_ack_t</a>;</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__req__t.html">  499</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__req__t.html#a3095ac1397b2653e7c30a067f856c9b6">  500</a></span>&#160;    uint32_t             : 4;      </div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__req__t.html#a987b48d7b7b987c3304f61440b957054">  501</a></span>&#160;    uint32_t core_io_req : 1;      </div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__req__t.html#a63a9be4c07cea4fc6de0006365565ec8">  502</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__req__t.html#a6c82ead65da1204dd35f3460b2765192">  503</a></span>&#160;    uint32_t quad_io_req : 1;      </div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__req__t.html#af1d74a8963c6bd4be9308df5945395e2">  504</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__req__t.html#adb1dfcfccb1cf4bb5243c31a06e8ceee">  505</a></span>&#160;    uint32_t fast_mode   : 1;      </div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__req__t.html#af15d5dc2d677c77d747850b998415b2f">  506</a></span>&#160;    uint32_t             : 19;     </div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;} <a class="code" href="structmxc__ioman__spib__req__t.html">mxc_ioman_spib_req_t</a>;</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__ack__t.html">  511</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__ack__t.html#abfea9afad369831fe1a50e7a54fc06a6">  512</a></span>&#160;    uint32_t             : 4;      </div><div class="line"><a name="l00513"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__ack__t.html#aaea6352ef26625346c417e9befca4712">  513</a></span>&#160;    uint32_t core_io_ack : 1;      </div><div class="line"><a name="l00514"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__ack__t.html#ae17907a3bda1589c90548a1c40b72e05">  514</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__ack__t.html#a2db38791a8b32dbfd79f653e90e97936">  515</a></span>&#160;    uint32_t quad_io_ack : 1;      </div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__ack__t.html#a226884e8806ce741c7faa4b739ebae6a">  516</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00517"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__ack__t.html#afc39ba3e6f72bc1506f7cf6c360d7235">  517</a></span>&#160;    uint32_t fast_mode   : 1;      </div><div class="line"><a name="l00518"></a><span class="lineno"><a class="line" href="structmxc__ioman__spib__ack__t.html#a4005d985efb7a0ac2d104cbbe8fc7fc0">  518</a></span>&#160;    uint32_t             : 19;     </div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;} <a class="code" href="structmxc__ioman__spib__ack__t.html">mxc_ioman_spib_ack_t</a>;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__req__t.html">  523</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__req__t.html#a4587533251c6f82494499b93b81b65fd">  524</a></span>&#160;    uint32_t             : 4;      </div><div class="line"><a name="l00525"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__req__t.html#ad9d41d7eaa3aa4dc50b45134588a3a16">  525</a></span>&#160;    uint32_t mapping_req : 1;      </div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__req__t.html#a50b0a385096e020432d8fe0394e5a98e">  526</a></span>&#160;    uint32_t epu_io_req  : 1;      </div><div class="line"><a name="l00527"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__req__t.html#acf004aa9d9e7575635ec06770513adb0">  527</a></span>&#160;    uint32_t             : 26;     </div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;} <a class="code" href="structmxc__ioman__owm__req__t.html">mxc_ioman_owm_req_t</a>;</div><div class="line"><a name="l00532"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__ack__t.html">  532</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__ack__t.html#ae5cc4a2fbb7f4468287db818e8c7293a">  533</a></span>&#160;    uint32_t             : 4;      </div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__ack__t.html#ad8034cadb60dc2976ee48cce1893474d">  534</a></span>&#160;    uint32_t mapping_ack : 1;      </div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__ack__t.html#ae6d06e7550ec44c13d5acd967f4fb3fd">  535</a></span>&#160;    uint32_t epu_io_ack  : 1;      </div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="structmxc__ioman__owm__ack__t.html#ab0ce5306e56630ba3389cee89244d1ec">  536</a></span>&#160;    uint32_t             : 26;     </div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;} <a class="code" href="structmxc__ioman__owm__ack__t.html">mxc_ioman_owm_ack_t</a>;</div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__req__t.html">  541</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__req__t.html#a50335ced6af808ed17f02967a236b17d">  542</a></span>&#160;    uint32_t mapping_req : 2;      </div><div class="line"><a name="l00543"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__req__t.html#a57633dcb3a97817e682d26dfac64d3e4">  543</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00544"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__req__t.html#ac9f82cdb301f4c7f392a05751d38dac0">  544</a></span>&#160;    uint32_t core_io_req : 1;      </div><div class="line"><a name="l00545"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__req__t.html#a1e51b234e1fefa158d31dee1badba09d">  545</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00546"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__req__t.html#a8eab822675f2ee0c703e8cf9e9500f7b">  546</a></span>&#160;    uint32_t quad_io_req : 1;      </div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__req__t.html#a7e4176d1adeed6f6b11391a779713124">  547</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__req__t.html#ae9d6c0d664453659ea1b241b0bd1c74f">  548</a></span>&#160;    uint32_t fast_mode   : 1;      </div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__req__t.html#a7cd9c1cd1ab4b11b4fe71421d478d01c">  549</a></span>&#160;    uint32_t             : 19;     </div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;} <a class="code" href="structmxc__ioman__spis__req__t.html">mxc_ioman_spis_req_t</a>;</div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__ack__t.html">  554</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__ack__t.html#a9f3ce61904bc429faa59f1d38747a989">  555</a></span>&#160;    uint32_t mapping_ack : 2;      </div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__ack__t.html#ac2c974d01f53750d609131dd3ada111b">  556</a></span>&#160;    uint32_t             : 2;      </div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__ack__t.html#a808c66c3798e56dd3c0c4a939dc44321">  557</a></span>&#160;    uint32_t core_io_ack : 1;      </div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__ack__t.html#a8fcb102aa0ba2550e4af62e46f86a685">  558</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__ack__t.html#a809ad13b17115c975c3af630b5c46d1f">  559</a></span>&#160;    uint32_t quad_io_ack : 1;      </div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__ack__t.html#a8582c0dbf9f500ea1737f2cc2cd22f98">  560</a></span>&#160;    uint32_t             : 3;      </div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__ack__t.html#aa1ffa0e5d5a383d1ae046b8a886b64bb">  561</a></span>&#160;    uint32_t fast_mode   : 1;      </div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="structmxc__ioman__spis__ack__t.html#a8a7cda5e13c4fa495f26d24757ee5a3a">  562</a></span>&#160;    uint32_t             : 19;     </div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;} <a class="code" href="structmxc__ioman__spis__ack__t.html">mxc_ioman_spis_ack_t</a>;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="structmxc__ioman__pad__mode__t.html">  574</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="structmxc__ioman__pad__mode__t.html#ad77ae2e863f4a120e61e2b256c70084a">  575</a></span>&#160;    uint32_t slow_mode     : 1;     </div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="structmxc__ioman__pad__mode__t.html#a9878fe974157f777422dbc1be9786fe6">  576</a></span>&#160;    uint32_t alt_rcvr_mode : 1;     </div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="structmxc__ioman__pad__mode__t.html#a435483d25fdd28afccbc1ce301a2c8e2">  577</a></span>&#160;    uint32_t               : 30;    </div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;} <a class="code" href="structmxc__ioman__pad__mode__t.html">mxc_ioman_pad_mode_t</a>;</div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req2__t.html">  583</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req2__t.html#a89b6244fcb04be2f4bf997eaf18184bb">  584</a></span>&#160;    uint32_t wud_req_p8 : 2;        </div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__req2__t.html#a8690c30f848b13b8090827f99b56c6c1">  585</a></span>&#160;    uint32_t            : 30;       </div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;} <a class="code" href="structmxc__ioman__wud__req2__t.html">mxc_ioman_wud_req2_t</a>;</div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack2__t.html">  591</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack2__t.html#a8bbd3715258b8b010b579b37ecdbb536">  592</a></span>&#160;    uint32_t wud_ack_p8 : 2;    </div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="structmxc__ioman__wud__ack2__t.html#a679200ee8fb1c2399a9c46a22d074785">  593</a></span>&#160;    uint32_t            : 30;   </div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;} <a class="code" href="structmxc__ioman__wud__ack2__t.html">mxc_ioman_wud_ack2_t</a>;</div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req2__t.html">  599</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req2__t.html#a02ccab49b93ac951497153480d96dc9b">  600</a></span>&#160;    uint32_t ali_req_p8 : 2;    </div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__req2__t.html#a53f661b76cb91f83df1c583d286e0e4f">  601</a></span>&#160;    uint32_t            : 30;   </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;} <a class="code" href="structmxc__ioman__ali__req2__t.html">mxc_ioman_ali_req2_t</a>;</div><div class="line"><a name="l00607"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack2__t.html">  607</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack2__t.html#af380db6a8f160bf37a3ca3f16ad7b8fa">  608</a></span>&#160;    uint32_t ali_ack_p8 : 2;   </div><div class="line"><a name="l00609"></a><span class="lineno"><a class="line" href="structmxc__ioman__ali__ack2__t.html#aabf30a9a2ad1e527ba50c6c2a77f63d5">  609</a></span>&#160;    uint32_t            : 30;  </div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;} <a class="code" href="structmxc__ioman__ali__ack2__t.html">mxc_ioman_ali_ack2_t</a>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html">  618</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ac8b4b096973acc168a3928cf848025c6">  619</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ac8b4b096973acc168a3928cf848025c6">wud_req0</a>;                             </div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a12a14b400ceadb3aa31c4dc60010d9a8">  620</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a12a14b400ceadb3aa31c4dc60010d9a8">wud_req1</a>;                             </div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a3af0e5a2fc7e0b263260ab6123127101">  621</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a3af0e5a2fc7e0b263260ab6123127101">wud_ack0</a>;                             </div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#aff1ef84a1440d37a45e4b0c5f96af40d">  622</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#aff1ef84a1440d37a45e4b0c5f96af40d">wud_ack1</a>;                             </div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#aec177902f7ae6c8f0935f379607e30db">  623</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#aec177902f7ae6c8f0935f379607e30db">ali_req0</a>;                             </div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ab9fcaaab0a5168531d819a91eb4a870a">  624</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ab9fcaaab0a5168531d819a91eb4a870a">ali_req1</a>;                             </div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a38b2f8ba6765b8361f0c25e7f105cd07">  625</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a38b2f8ba6765b8361f0c25e7f105cd07">ali_ack0</a>;                             </div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a9c6339ce6500f652e981cb56b4d15d43">  626</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a9c6339ce6500f652e981cb56b4d15d43">ali_ack1</a>;                             </div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#add83ce62c2882f155406d12f19c97793">  627</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#add83ce62c2882f155406d12f19c97793">ali_connect0</a>;                         </div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#aaa4e4b0a98ebf87855a9248f15b862de">  628</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#aaa4e4b0a98ebf87855a9248f15b862de">ali_connect1</a>;                         </div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a0e1d58cff88467d0b2434a36c8475169">  629</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a0e1d58cff88467d0b2434a36c8475169">spix_req</a>;                             </div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a37c0392f4e4e4f052b0f272294096fbf">  630</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a37c0392f4e4e4f052b0f272294096fbf">spix_ack</a>;                             </div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#aa81f7f9b040a36e076c3b440a3dd7775">  631</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#aa81f7f9b040a36e076c3b440a3dd7775">uart0_req</a>;                            </div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#abfd82a3b0d3fbc36e7966fd5a7210adb">  632</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#abfd82a3b0d3fbc36e7966fd5a7210adb">uart0_ack</a>;                            </div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ac43ba541696f2b44f732be6d96b8d07d">  633</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ac43ba541696f2b44f732be6d96b8d07d">uart1_req</a>;                            </div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a8e716985d3f61959b926887163ee27e8">  634</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a8e716985d3f61959b926887163ee27e8">uart1_ack</a>;                            </div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ae0d68d3dec085b7c281205f7adb0e703">  635</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ae0d68d3dec085b7c281205f7adb0e703">uart2_req</a>;                            </div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ad6b4d143d28f2c59a30d645953813553">  636</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ad6b4d143d28f2c59a30d645953813553">uart2_ack</a>;                            </div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a895480487cbdfe161a25bd2a43bb1e42">  637</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a895480487cbdfe161a25bd2a43bb1e42">uart3_req</a>;                            </div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a3bed48fe0e069b736c5eba443b3486f1">  638</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a3bed48fe0e069b736c5eba443b3486f1">uart3_ack</a>;                            </div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a93d5c0a007a07d7ed32aa51193c3bc09">  639</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a93d5c0a007a07d7ed32aa51193c3bc09">i2cm0_req</a>;                            </div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ae1499533a82a33cd3952de6c06688c1b">  640</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ae1499533a82a33cd3952de6c06688c1b">i2cm0_ack</a>;                            </div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a9e65694bd9d689720ec09794ff0553ad">  641</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a9e65694bd9d689720ec09794ff0553ad">i2cm1_req</a>;                            </div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a1f13a735c3a20f538dc42d149540ccb6">  642</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a1f13a735c3a20f538dc42d149540ccb6">i2cm1_ack</a>;                            </div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a5155b5e77f6a7cf392acd664e28a71db">  643</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a5155b5e77f6a7cf392acd664e28a71db">i2cm2_req</a>;                            </div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a46e64fc59b18c3c12c185f043f7c008a">  644</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a46e64fc59b18c3c12c185f043f7c008a">i2cm2_ack</a>;                            </div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a171d286840695d2871f97c2bd7f1eb94">  645</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a171d286840695d2871f97c2bd7f1eb94">i2cs_req</a>;                             </div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#af34399e99f29864777acce609c4738d7">  646</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#af34399e99f29864777acce609c4738d7">i2cs_ack</a>;                             </div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#aec45bac7d7bdf77b237578de7aff1900">  647</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#aec45bac7d7bdf77b237578de7aff1900">spim0_req</a>;                            </div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#acb21eb7db89717c206f5488ebb23287f">  648</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#acb21eb7db89717c206f5488ebb23287f">spim0_ack</a>;                            </div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a84a03c1a7299424a69bf363a97ef53fd">  649</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a84a03c1a7299424a69bf363a97ef53fd">spim1_req</a>;                            </div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a7a796f32a484601656de8b33e404939f">  650</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a7a796f32a484601656de8b33e404939f">spim1_ack</a>;                            </div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ade027a74b9b4abcc2a37b59e95d2e3b0">  651</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ade027a74b9b4abcc2a37b59e95d2e3b0">spim2_req</a>;                            </div><div class="line"><a name="l00652"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ae79739a0e201ab5781f5b4270e7460e8">  652</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ae79739a0e201ab5781f5b4270e7460e8">spim2_ack</a>;                            </div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#aa15d13bf1699463723e53b39ed969cd1">  653</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#aa15d13bf1699463723e53b39ed969cd1">spib_req</a>;                             </div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a9bd3e630cda48ef0af5b1dc1609978cc">  654</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a9bd3e630cda48ef0af5b1dc1609978cc">spib_ack</a>;                             </div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ab8fc751fc66615d6150db64ad8e1b087">  655</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ab8fc751fc66615d6150db64ad8e1b087">owm_req</a>;                              </div><div class="line"><a name="l00656"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a15e5c54f2418da2074282177bf1fe451">  656</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a15e5c54f2418da2074282177bf1fe451">owm_ack</a>;                              </div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a72fe65686075e717719020e6a0598e32">  657</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a72fe65686075e717719020e6a0598e32">spis_req</a>;                             </div><div class="line"><a name="l00658"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#af6d6118c09f1aa1e713d267bc86d731e">  658</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#af6d6118c09f1aa1e713d267bc86d731e">spis_ack</a>;                             </div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a4692115899ba262ffea49fb6c9147681">  659</a></span>&#160;    __R  uint32_t rsv0A0[24];                           </div><div class="line"><a name="l00660"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a1b9f253d446396e3409137f68971df25">  660</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a1b9f253d446396e3409137f68971df25">use_vddioh_0</a>;                         </div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a5b8b27769bae07128e762d28224ba074">  661</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a5b8b27769bae07128e762d28224ba074">use_vddioh_1</a>;                         </div><div class="line"><a name="l00662"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ae8961f82fb829a9ad7c976f9ad44a138">  662</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ae8961f82fb829a9ad7c976f9ad44a138">use_vddioh_2</a>;                         </div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a4c4a3924784273909e8b3247d616b666">  663</a></span>&#160;    __R  uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a4c4a3924784273909e8b3247d616b666">rsv10C</a>;                               </div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a8fa62356423c797917da7e5aa68f151a">  664</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a8fa62356423c797917da7e5aa68f151a">pad_mode</a>;                             </div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a1f46886087aae0379632be6fd6a6612a">  665</a></span>&#160;    __R  uint32_t rsv114[27];                           </div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#aad0807fe2a38ff8725b3181c4f3a15a1">  666</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#aad0807fe2a38ff8725b3181c4f3a15a1">wud_req2</a>;                             </div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#ab565cf7aac9bbf983244244b1adf2586">  667</a></span>&#160;    __R  uint32_t <a class="code" href="structmxc__ioman__regs__t.html#ab565cf7aac9bbf983244244b1adf2586">rsv184</a>;                               </div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a93b60345a4e0dfcc2ee1372a6d8bd023">  668</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a93b60345a4e0dfcc2ee1372a6d8bd023">wud_ack2</a>;                             </div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a55a3e3563b3484785ceb8ee248372e84">  669</a></span>&#160;    __R  uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a55a3e3563b3484785ceb8ee248372e84">rsv18C</a>;                               </div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a62b3b232f0ada147049f5907c7a14f98">  670</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a62b3b232f0ada147049f5907c7a14f98">ali_req2</a>;                             </div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a067c77642a1ed5bb5117db2a9df7f464">  671</a></span>&#160;    __R  uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a067c77642a1ed5bb5117db2a9df7f464">rsv194</a>;                               </div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#acab0e96fefc2b60611ec65bf98b065ae">  672</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#acab0e96fefc2b60611ec65bf98b065ae">ali_ack2</a>;                             </div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a62c57df737a56a279516918e5ff4a431">  673</a></span>&#160;    __R  uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a62c57df737a56a279516918e5ff4a431">rsv19C</a>;                               </div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="structmxc__ioman__regs__t.html#a1aa0eff085fc05b4effb240ad6474df9">  674</a></span>&#160;    __IO uint32_t <a class="code" href="structmxc__ioman__regs__t.html#a1aa0eff085fc05b4effb240ad6474df9">ali_connect2</a>;                         </div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;} <a class="code" href="structmxc__ioman__regs__t.html">mxc_ioman_regs_t</a>;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment">   Register offsets for module IOMAN.</span></div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gab6155aa9fded881b66ed377ff01c21c6">  741</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_WUD_REQ0       ((uint32_t)0x00000000UL)    </span></div><div class="line"><a name="l00742"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga0ce1f1de5edfa19fe9df8139f3758a46">  742</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_WUD_REQ1       ((uint32_t)0x00000004UL)    </span></div><div class="line"><a name="l00743"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gac6a1edfdfd89555a020c54ca1441b137">  743</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_WUD_ACK0       ((uint32_t)0x00000008UL)    </span></div><div class="line"><a name="l00744"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gab58495fe7caf16fcfec1d9ae4ea7d31c">  744</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_WUD_ACK1       ((uint32_t)0x0000000CUL)    </span></div><div class="line"><a name="l00745"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gaeb7e63eacef25dc0a955dcb4a96db078">  745</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_ALI_REQ0       ((uint32_t)0x00000010UL)    </span></div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga3a405e8f3c64e537a4a64e2da81814db">  746</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_ALI_REQ1       ((uint32_t)0x00000014UL)    </span></div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga4b66615c35048fb495954fda09c95c26">  747</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_ALI_ACK0       ((uint32_t)0x00000018UL)    </span></div><div class="line"><a name="l00748"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gab1c1cc761edb9f4c0a087aff9f10f62a">  748</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_ALI_ACK1       ((uint32_t)0x0000001CUL)    </span></div><div class="line"><a name="l00749"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga9f7f562e9234daa3e81db87e75e228c6">  749</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_ALI_CONNECT0   ((uint32_t)0x00000020UL)    </span></div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gafac1274cbe9033e9d483b05b23ceb99a">  750</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_ALI_CONNECT1   ((uint32_t)0x00000024UL)    </span></div><div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga598a62f165ba623cadba9564386220d4">  751</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIX_REQ       ((uint32_t)0x00000028UL)    </span></div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga5843cdf55a787be7f839691e161d7ce3">  752</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIX_ACK       ((uint32_t)0x0000002CUL)    </span></div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gaab57103f607b3d66eaf370c914ee556d">  753</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_UART0_REQ      ((uint32_t)0x00000030UL)    </span></div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga3228621e7bfc6799e5f3540378a7279d">  754</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_UART0_ACK      ((uint32_t)0x00000034UL)    </span></div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga3467df8576f76283ec580b1e655222a4">  755</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_UART1_REQ      ((uint32_t)0x00000038UL)    </span></div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga8c5e020962dfdf468fa4435a7f59dfd5">  756</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_UART1_ACK      ((uint32_t)0x0000003CUL)    </span></div><div class="line"><a name="l00757"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gaf7fb40b857131d5d34488373880eca23">  757</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_UART2_REQ      ((uint32_t)0x00000040UL)    </span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga8c4d4759e1c54e6e057df9de3c014e42">  758</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_UART2_ACK      ((uint32_t)0x00000044UL)    </span></div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gaf1b134dc4df2d2fc760a3037e36de8bf">  759</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_UART3_REQ      ((uint32_t)0x00000048UL)    </span></div><div class="line"><a name="l00760"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga281a18ae26971837b99d0ef101651d19">  760</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_UART3_ACK      ((uint32_t)0x0000004CUL)    </span></div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga148c0223c2e91f0562bea2aaab18f8dd">  761</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_I2CM0_REQ      ((uint32_t)0x00000050UL)    </span></div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga18dd45ee0fda4ec64fb75f4dd416cb7b">  762</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_I2CM0_ACK      ((uint32_t)0x00000054UL)    </span></div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga0236a4cb512decf0570ec2a9c4115ce4">  763</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_I2CM1_REQ      ((uint32_t)0x00000058UL)    </span></div><div class="line"><a name="l00764"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga1e8adca2154c2333cf74715c6a89f162">  764</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_I2CM1_ACK      ((uint32_t)0x0000005CUL)    </span></div><div class="line"><a name="l00765"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga6768e87696a80ac2a7ccb8e9bfd2bb8a">  765</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_I2CM2_REQ      ((uint32_t)0x00000060UL)    </span></div><div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga8bba8a588c8ee6e8f3c4c0d18c7d14be">  766</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_I2CM2_ACK      ((uint32_t)0x00000064UL)    </span></div><div class="line"><a name="l00767"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga742dd442b7a9f9b7bdcac04f4d55a337">  767</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_I2CS_REQ       ((uint32_t)0x00000068UL)    </span></div><div class="line"><a name="l00768"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga768ce43447a8c7faec27b98ce1024ab5">  768</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_I2CS_ACK       ((uint32_t)0x0000006CUL)    </span></div><div class="line"><a name="l00769"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gaf6cc0ea9355839d2b36996029323fb0c">  769</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIM0_REQ      ((uint32_t)0x00000070UL)    </span></div><div class="line"><a name="l00770"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gafe7a0a7c40e9f4070bdc153be11d0c59">  770</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIM0_ACK      ((uint32_t)0x00000074UL)    </span></div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga0d4a6fe842cee34ccddc0bc76432e3bf">  771</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIM1_REQ      ((uint32_t)0x00000078UL)    </span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga35dcc9bda2a75e6292241d7c2e4a976f">  772</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIM1_ACK      ((uint32_t)0x0000007CUL)    </span></div><div class="line"><a name="l00773"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gae802e292335f08761324219024343aab">  773</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIM2_REQ      ((uint32_t)0x00000080UL)    </span></div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga6fff58dc759cdbf6d2163c0f4bbe9797">  774</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIM2_ACK      ((uint32_t)0x00000084UL)    </span></div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga6699e2ec612f428c6636ec9e400f1b83">  775</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIB_REQ       ((uint32_t)0x00000088UL)    </span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gaa52af017a94fecc399855261e043204c">  776</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIB_ACK       ((uint32_t)0x0000008CUL)    </span></div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gac3ef7ad9876fdd9010fc3f8dc2a8ab24">  777</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_OWM_REQ        ((uint32_t)0x00000090UL)    </span></div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga8df8229eaa850b9c29ff3e6a228c6f78">  778</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_OWM_ACK        ((uint32_t)0x00000094UL)    </span></div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga0377aaa03157430185e303e9ef708383">  779</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIS_REQ       ((uint32_t)0x00000098UL)    </span></div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga60af50e7f268abdd30e9d65c7ec0feb7">  780</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_SPIS_ACK       ((uint32_t)0x0000009CUL)    </span></div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga502a9a08523a0448a5f51896886990a6">  781</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_USE_VDDIOH_0   ((uint32_t)0x00000100UL)    </span></div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gaa96b73265d911dec553f3fb089719387">  782</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_USE_VDDIOH_1   ((uint32_t)0x00000104UL)    </span></div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gac57a26590b69c462755066350f8da926">  783</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_USE_VDDIOH_2   ((uint32_t)0x00000108UL)    </span></div><div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gac879245c20fac68410b7bee09e3c24b1">  784</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_PAD_MODE       ((uint32_t)0x00000110UL)    </span></div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga218c17e1cf610827899460bd57dbdd36">  785</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_WUD_REQ2       ((uint32_t)0x00000180UL)    </span></div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#ga7b0047f89ec2ee1f01f969f91b213786">  786</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_WUD_ACK2       ((uint32_t)0x00000188UL)    </span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gad9d64287e04ae9bee5a78a91a58b0fa1">  787</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_ALI_REQ2       ((uint32_t)0x00000190UL)    </span></div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gacc9a877dbc970f0e768b3bbf8beb97dc">  788</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_ALI_ACK2       ((uint32_t)0x00000198UL)    </span></div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="group__ioman__reg__offs.html#gac3593c2916089e40a68205d64fab1e3d">  789</a></span>&#160;<span class="preprocessor">#define MXC_R_IOMAN_OFFS_ALI_CONNECT2   ((uint32_t)0x000001A0UL)    </span></div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="preprocessor"></span><span class="comment">/*</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">   Field positions and masks for module IOMAN.</span></div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;<span class="comment">*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P0_POS                 0</span></div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P0                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P0_POS))</span></div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P1_POS                 8</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P1                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P1_POS))</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P2_POS                 16</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P2                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P2_POS))</span></div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P3_POS                 24</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P3                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_REQ0_WUD_REQ_P3_POS))</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P4_POS                 0</span></div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P4                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P4_POS))</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P5_POS                 8</span></div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P5                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P5_POS))</span></div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P6_POS                 16</span></div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P6                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P6_POS))</span></div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P7_POS                 24</span></div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P7                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_REQ1_WUD_REQ_P7_POS))</span></div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P0_POS                 0</span></div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P0                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P0_POS))</span></div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P1_POS                 8</span></div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P1                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P1_POS))</span></div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P2_POS                 16</span></div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P2                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P2_POS))</span></div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P3_POS                 24</span></div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P3                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_ACK0_WUD_ACK_P3_POS))</span></div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P4_POS                 0</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P4                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P4_POS))</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P5_POS                 8</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P5                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P5_POS))</span></div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P6_POS                 16</span></div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P6                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P6_POS))</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P7_POS                 24</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P7                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_WUD_ACK1_WUD_ACK_P7_POS))</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P0_POS                 0</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P0                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P0_POS))</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P1_POS                 8</span></div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P1                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P1_POS))</span></div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P2_POS                 16</span></div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P2                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P2_POS))</span></div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P3_POS                 24</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P3                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_REQ0_ALI_REQ_P3_POS))</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P4_POS                 0</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P4                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P4_POS))</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P5_POS                 8</span></div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P5                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P5_POS))</span></div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P6_POS                 16</span></div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P6                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P6_POS))</span></div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P7_POS                 24</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P7                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_REQ1_ALI_REQ_P7_POS))</span></div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P0_POS                 0</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P0                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P0_POS))</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P1_POS                 8</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P1                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P1_POS))</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P2_POS                 16</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P2                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P2_POS))</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P3_POS                 24</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P3                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_ACK0_ALI_ACK_P3_POS))</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P4_POS                 0</span></div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P4                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P4_POS))</span></div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P5_POS                 8</span></div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P5                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P5_POS))</span></div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P6_POS                 16</span></div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P6                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P6_POS))</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P7_POS                 24</span></div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P7                     ((uint32_t)(0x000000FFUL &lt;&lt; MXC_F_IOMAN_ALI_ACK1_ALI_ACK_P7_POS))</span></div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_CORE_IO_REQ_POS                4</span></div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_CORE_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_REQ_CORE_IO_REQ_POS))</span></div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_SS0_IO_REQ_POS                 8</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_SS0_IO_REQ                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_REQ_SS0_IO_REQ_POS))</span></div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_SS1_IO_REQ_POS                 9</span></div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_SS1_IO_REQ                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_REQ_SS1_IO_REQ_POS))</span></div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_SS2_IO_REQ_POS                 10</span></div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_SS2_IO_REQ                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_REQ_SS2_IO_REQ_POS))</span></div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_QUAD_IO_REQ_POS                12</span></div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_QUAD_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_REQ_QUAD_IO_REQ_POS))</span></div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_FAST_MODE_POS                  16</span></div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_REQ_FAST_MODE                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_REQ_FAST_MODE_POS))</span></div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_CORE_IO_ACK_POS                4</span></div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_CORE_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_ACK_CORE_IO_ACK_POS))</span></div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_SS0_IO_ACK_POS                 8</span></div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_SS0_IO_ACK                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_ACK_SS0_IO_ACK_POS))</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_SS1_IO_ACK_POS                 9</span></div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_SS1_IO_ACK                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_ACK_SS1_IO_ACK_POS))</span></div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_SS2_IO_ACK_POS                 10</span></div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_SS2_IO_ACK                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_ACK_SS2_IO_ACK_POS))</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_QUAD_IO_ACK_POS                12</span></div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_QUAD_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_ACK_QUAD_IO_ACK_POS))</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_FAST_MODE_POS                  16</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIX_ACK_FAST_MODE                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIX_ACK_FAST_MODE_POS))</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_IO_MAP_POS                    0</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_IO_MAP                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_REQ_IO_MAP_POS))</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_CTS_MAP_POS                   1</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_CTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_REQ_CTS_MAP_POS))</span></div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_RTS_MAP_POS                   2</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_RTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_REQ_RTS_MAP_POS))</span></div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_IO_REQ_POS                    4</span></div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_IO_REQ                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_REQ_IO_REQ_POS))</span></div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_CTS_IO_REQ_POS                5</span></div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_CTS_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_REQ_CTS_IO_REQ_POS))</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_RTS_IO_REQ_POS                6</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_REQ_RTS_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_REQ_RTS_IO_REQ_POS))</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_IO_MAP_POS                    0</span></div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_IO_MAP                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_ACK_IO_MAP_POS))</span></div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_CTS_MAP_POS                   1</span></div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_CTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_ACK_CTS_MAP_POS))</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_RTS_MAP_POS                   2</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_RTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_ACK_RTS_MAP_POS))</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_IO_ACK_POS                    4</span></div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_IO_ACK                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_ACK_IO_ACK_POS))</span></div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_CTS_IO_ACK_POS                5</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_CTS_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_ACK_CTS_IO_ACK_POS))</span></div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_RTS_IO_ACK_POS                6</span></div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART0_ACK_RTS_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART0_ACK_RTS_IO_ACK_POS))</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_IO_MAP_POS                    0</span></div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_IO_MAP                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_REQ_IO_MAP_POS))</span></div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_CTS_MAP_POS                   1</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_CTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_REQ_CTS_MAP_POS))</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_RTS_MAP_POS                   2</span></div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_RTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_REQ_RTS_MAP_POS))</span></div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_IO_REQ_POS                    4</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_IO_REQ                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_REQ_IO_REQ_POS))</span></div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_CTS_IO_REQ_POS                5</span></div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_CTS_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_REQ_CTS_IO_REQ_POS))</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_RTS_IO_REQ_POS                6</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_REQ_RTS_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_REQ_RTS_IO_REQ_POS))</span></div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_IO_MAP_POS                    0</span></div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_IO_MAP                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_ACK_IO_MAP_POS))</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_CTS_MAP_POS                   1</span></div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_CTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_ACK_CTS_MAP_POS))</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_RTS_MAP_POS                   2</span></div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_RTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_ACK_RTS_MAP_POS))</span></div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_IO_ACK_POS                    4</span></div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_IO_ACK                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_ACK_IO_ACK_POS))</span></div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_CTS_IO_ACK_POS                5</span></div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_CTS_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_ACK_CTS_IO_ACK_POS))</span></div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_RTS_IO_ACK_POS                6</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART1_ACK_RTS_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART1_ACK_RTS_IO_ACK_POS))</span></div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_IO_MAP_POS                    0</span></div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_IO_MAP                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_REQ_IO_MAP_POS))</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_CTS_MAP_POS                   1</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_CTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_REQ_CTS_MAP_POS))</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_RTS_MAP_POS                   2</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_RTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_REQ_RTS_MAP_POS))</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_IO_REQ_POS                    4</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_IO_REQ                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_REQ_IO_REQ_POS))</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_CTS_IO_REQ_POS                5</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_CTS_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_REQ_CTS_IO_REQ_POS))</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_RTS_IO_REQ_POS                6</span></div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_REQ_RTS_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_REQ_RTS_IO_REQ_POS))</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_IO_MAP_POS                    0</span></div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_IO_MAP                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_ACK_IO_MAP_POS))</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_CTS_MAP_POS                   1</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_CTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_ACK_CTS_MAP_POS))</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_RTS_MAP_POS                   2</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_RTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_ACK_RTS_MAP_POS))</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_IO_ACK_POS                    4</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_IO_ACK                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_ACK_IO_ACK_POS))</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_CTS_IO_ACK_POS                5</span></div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_CTS_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_ACK_CTS_IO_ACK_POS))</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_RTS_IO_ACK_POS                6</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART2_ACK_RTS_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART2_ACK_RTS_IO_ACK_POS))</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_IO_MAP_POS                    0</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_IO_MAP                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_REQ_IO_MAP_POS))</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_CTS_MAP_POS                   1</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_CTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_REQ_CTS_MAP_POS))</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_RTS_MAP_POS                   2</span></div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_RTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_REQ_RTS_MAP_POS))</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_IO_REQ_POS                    4</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_IO_REQ                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_REQ_IO_REQ_POS))</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_CTS_IO_REQ_POS                5</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_CTS_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_REQ_CTS_IO_REQ_POS))</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_RTS_IO_REQ_POS                6</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_REQ_RTS_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_REQ_RTS_IO_REQ_POS))</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_IO_MAP_POS                    0</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_IO_MAP                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_ACK_IO_MAP_POS))</span></div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_CTS_MAP_POS                   1</span></div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_CTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_ACK_CTS_MAP_POS))</span></div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_RTS_MAP_POS                   2</span></div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_RTS_MAP                       ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_ACK_RTS_MAP_POS))</span></div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_IO_ACK_POS                    4</span></div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_IO_ACK                        ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_ACK_IO_ACK_POS))</span></div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_CTS_IO_ACK_POS                5</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_CTS_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_ACK_CTS_IO_ACK_POS))</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_RTS_IO_ACK_POS                6</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_UART3_ACK_RTS_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_UART3_ACK_RTS_IO_ACK_POS))</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM0_REQ_MAPPING_REQ_POS               4</span></div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM0_REQ_MAPPING_REQ                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_I2CM0_REQ_MAPPING_REQ_POS))</span></div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM0_ACK_MAPPING_ACK_POS               4</span></div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM0_ACK_MAPPING_ACK                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_I2CM0_ACK_MAPPING_ACK_POS))</span></div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM1_REQ_IO_SEL_POS                    0</span></div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM1_REQ_IO_SEL                        ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_I2CM1_REQ_IO_SEL_POS))</span></div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM1_REQ_MAPPING_REQ_POS               4</span></div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM1_REQ_MAPPING_REQ                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_I2CM1_REQ_MAPPING_REQ_POS))</span></div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM1_ACK_IO_SEL_POS                    0</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM1_ACK_IO_SEL                        ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_I2CM1_ACK_IO_SEL_POS))</span></div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM1_ACK_MAPPING_ACK_POS               4</span></div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM1_ACK_MAPPING_ACK                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_I2CM1_ACK_MAPPING_ACK_POS))</span></div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM2_REQ_IO_SEL_POS                    0</span></div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM2_REQ_IO_SEL                        ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_I2CM2_REQ_IO_SEL_POS))</span></div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM2_REQ_MAPPING_REQ_POS               4</span></div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM2_REQ_MAPPING_REQ                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_I2CM2_REQ_MAPPING_REQ_POS))</span></div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM2_ACK_IO_SEL_POS                    0</span></div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM2_ACK_IO_SEL                        ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_I2CM2_ACK_IO_SEL_POS))</span></div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM2_ACK_MAPPING_ACK_POS               4</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CM2_ACK_MAPPING_ACK                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_I2CM2_ACK_MAPPING_ACK_POS))</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CS_REQ_IO_SEL_POS                     0</span></div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CS_REQ_IO_SEL                         ((uint32_t)(0x00000007UL &lt;&lt; MXC_F_IOMAN_I2CS_REQ_IO_SEL_POS))</span></div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CS_REQ_MAPPING_REQ_POS                4</span></div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CS_REQ_MAPPING_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_I2CS_REQ_MAPPING_REQ_POS))</span></div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CS_ACK_IO_SEL_POS                     0</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CS_ACK_IO_SEL                         ((uint32_t)(0x00000007UL &lt;&lt; MXC_F_IOMAN_I2CS_ACK_IO_SEL_POS))</span></div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CS_ACK_MAPPING_ACK_POS                4</span></div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_I2CS_ACK_MAPPING_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_I2CS_ACK_MAPPING_ACK_POS))</span></div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_CORE_IO_REQ_POS               4</span></div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_CORE_IO_REQ                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_REQ_CORE_IO_REQ_POS))</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS0_IO_REQ_POS                8</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS0_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_REQ_SS0_IO_REQ_POS))</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS1_IO_REQ_POS                9</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS1_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_REQ_SS1_IO_REQ_POS))</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS2_IO_REQ_POS                10</span></div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS2_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_REQ_SS2_IO_REQ_POS))</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS3_IO_REQ_POS                11</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS3_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_REQ_SS3_IO_REQ_POS))</span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS4_IO_REQ_POS                12</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_SS4_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_REQ_SS4_IO_REQ_POS))</span></div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_QUAD_IO_REQ_POS               20</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_QUAD_IO_REQ                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_REQ_QUAD_IO_REQ_POS))</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_FAST_MODE_POS                 24</span></div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_REQ_FAST_MODE                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_REQ_FAST_MODE_POS))</span></div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_CORE_IO_ACK_POS               4</span></div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_CORE_IO_ACK                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_ACK_CORE_IO_ACK_POS))</span></div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS0_IO_ACK_POS                8</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS0_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_ACK_SS0_IO_ACK_POS))</span></div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS1_IO_ACK_POS                9</span></div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS1_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_ACK_SS1_IO_ACK_POS))</span></div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS2_IO_ACK_POS                10</span></div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS2_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_ACK_SS2_IO_ACK_POS))</span></div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS3_IO_ACK_POS                11</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS3_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_ACK_SS3_IO_ACK_POS))</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS4_IO_ACK_POS                12</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_SS4_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_ACK_SS4_IO_ACK_POS))</span></div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_QUAD_IO_ACK_POS               20</span></div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_QUAD_IO_ACK                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_ACK_QUAD_IO_ACK_POS))</span></div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_FAST_MODE_POS                 24</span></div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM0_ACK_FAST_MODE                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM0_ACK_FAST_MODE_POS))</span></div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_CORE_IO_REQ_POS               4</span></div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_CORE_IO_REQ                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_REQ_CORE_IO_REQ_POS))</span></div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_SS0_IO_REQ_POS                8</span></div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_SS0_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_REQ_SS0_IO_REQ_POS))</span></div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_SS1_IO_REQ_POS                9</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_SS1_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_REQ_SS1_IO_REQ_POS))</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_SS2_IO_REQ_POS                10</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_SS2_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_REQ_SS2_IO_REQ_POS))</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_QUAD_IO_REQ_POS               20</span></div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_QUAD_IO_REQ                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_REQ_QUAD_IO_REQ_POS))</span></div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_FAST_MODE_POS                 24</span></div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_REQ_FAST_MODE                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_REQ_FAST_MODE_POS))</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_CORE_IO_ACK_POS               4</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_CORE_IO_ACK                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_ACK_CORE_IO_ACK_POS))</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_SS0_IO_ACK_POS                8</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_SS0_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_ACK_SS0_IO_ACK_POS))</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_SS1_IO_ACK_POS                9</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_SS1_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_ACK_SS1_IO_ACK_POS))</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_SS2_IO_ACK_POS                10</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_SS2_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_ACK_SS2_IO_ACK_POS))</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_QUAD_IO_ACK_POS               20</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_QUAD_IO_ACK                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_ACK_QUAD_IO_ACK_POS))</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_FAST_MODE_POS                 24</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM1_ACK_FAST_MODE                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM1_ACK_FAST_MODE_POS))</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_MAPPING_REQ_POS               0</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_MAPPING_REQ                   ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_SPIM2_REQ_MAPPING_REQ_POS))</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_CORE_IO_REQ_POS               4</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_CORE_IO_REQ                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_REQ_CORE_IO_REQ_POS))</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SS0_IO_REQ_POS                8</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SS0_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_REQ_SS0_IO_REQ_POS))</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SS1_IO_REQ_POS                9</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SS1_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_REQ_SS1_IO_REQ_POS))</span></div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SS2_IO_REQ_POS                10</span></div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SS2_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_REQ_SS2_IO_REQ_POS))</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SR0_IO_REQ_POS                16</span></div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SR0_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_REQ_SR0_IO_REQ_POS))</span></div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SR1_IO_REQ_POS                17</span></div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_SR1_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_REQ_SR1_IO_REQ_POS))</span></div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_QUAD_IO_REQ_POS               20</span></div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_QUAD_IO_REQ                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_REQ_QUAD_IO_REQ_POS))</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_FAST_MODE_POS                 24</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_REQ_FAST_MODE                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_REQ_FAST_MODE_POS))</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_MAPPING_ACK_POS               0</span></div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_MAPPING_ACK                   ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_SPIM2_ACK_MAPPING_ACK_POS))</span></div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_CORE_IO_ACK_POS               4</span></div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_CORE_IO_ACK                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_ACK_CORE_IO_ACK_POS))</span></div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SS0_IO_ACK_POS                8</span></div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SS0_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_ACK_SS0_IO_ACK_POS))</span></div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SS1_IO_ACK_POS                9</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SS1_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_ACK_SS1_IO_ACK_POS))</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SS2_IO_ACK_POS                10</span></div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SS2_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_ACK_SS2_IO_ACK_POS))</span></div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SR0_IO_REQ_POS                16</span></div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SR0_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_ACK_SR0_IO_REQ_POS))</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SR1_IO_REQ_POS                17</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_SR1_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_ACK_SR1_IO_REQ_POS))</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_QUAD_IO_ACK_POS               20</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_QUAD_IO_ACK                   ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_ACK_QUAD_IO_ACK_POS))</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_FAST_MODE_POS                 24</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIM2_ACK_FAST_MODE                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIM2_ACK_FAST_MODE_POS))</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_REQ_CORE_IO_REQ_POS                4</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_REQ_CORE_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIB_REQ_CORE_IO_REQ_POS))</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_REQ_QUAD_IO_REQ_POS                8</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_REQ_QUAD_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIB_REQ_QUAD_IO_REQ_POS))</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_REQ_FAST_MODE_POS                  12</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_REQ_FAST_MODE                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIB_REQ_FAST_MODE_POS))</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_ACK_CORE_IO_ACK_POS                4</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_ACK_CORE_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIB_ACK_CORE_IO_ACK_POS))</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_ACK_QUAD_IO_ACK_POS                8</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_ACK_QUAD_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIB_ACK_QUAD_IO_ACK_POS))</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_ACK_FAST_MODE_POS                  12</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIB_ACK_FAST_MODE                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIB_ACK_FAST_MODE_POS))</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_OWM_REQ_MAPPING_REQ_POS                 4</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_OWM_REQ_MAPPING_REQ                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_OWM_REQ_MAPPING_REQ_POS))</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_OWM_REQ_EPU_IO_REQ_POS                  5</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_OWM_REQ_EPU_IO_REQ                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_OWM_REQ_EPU_IO_REQ_POS))</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_OWM_ACK_MAPPING_ACK_POS                 4</span></div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_OWM_ACK_MAPPING_ACK                     ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_OWM_ACK_MAPPING_ACK_POS))</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_OWM_ACK_EPU_IO_ACK_POS                  5</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_OWM_ACK_EPU_IO_ACK                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_OWM_ACK_EPU_IO_ACK_POS))</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_REQ_MAPPING_REQ_POS                0</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_REQ_MAPPING_REQ                    ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_SPIS_REQ_MAPPING_REQ_POS))</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_REQ_CORE_IO_REQ_POS                4</span></div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_REQ_CORE_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIS_REQ_CORE_IO_REQ_POS))</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_REQ_QUAD_IO_REQ_POS                8</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_REQ_QUAD_IO_REQ                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIS_REQ_QUAD_IO_REQ_POS))</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_REQ_FAST_MODE_POS                  12</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_REQ_FAST_MODE                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIS_REQ_FAST_MODE_POS))</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_ACK_MAPPING_ACK_POS                0</span></div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_ACK_MAPPING_ACK                    ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_SPIS_ACK_MAPPING_ACK_POS))</span></div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_ACK_CORE_IO_ACK_POS                4</span></div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_ACK_CORE_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIS_ACK_CORE_IO_ACK_POS))</span></div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_ACK_QUAD_IO_ACK_POS                8</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_ACK_QUAD_IO_ACK                    ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIS_ACK_QUAD_IO_ACK_POS))</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_ACK_FAST_MODE_POS                  12</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_SPIS_ACK_FAST_MODE                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_SPIS_ACK_FAST_MODE_POS))</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_PAD_MODE_SLOW_MODE_POS                  0</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_PAD_MODE_SLOW_MODE                      ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_PAD_MODE_SLOW_MODE_POS))</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_PAD_MODE_ALT_RCVR_MODE_POS              1</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_PAD_MODE_ALT_RCVR_MODE                  ((uint32_t)(0x00000001UL &lt;&lt; MXC_F_IOMAN_PAD_MODE_ALT_RCVR_MODE_POS))</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ2_WUD_REQ_P8_POS                 0</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_REQ2_WUD_REQ_P8                     ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_WUD_REQ2_WUD_REQ_P8_POS))</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK2_WUD_ACK_P8_POS                 0</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_WUD_ACK2_WUD_ACK_P8                     ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_WUD_ACK2_WUD_ACK_P8_POS))</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ2_ALI_REQ_P8_POS                 0</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_REQ2_ALI_REQ_P8                     ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_ALI_REQ2_ALI_REQ_P8_POS))</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK2_ALI_ACK_P8_POS                 0</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="preprocessor">#define MXC_F_IOMAN_ALI_ACK2_ALI_ACK_P8                     ((uint32_t)(0x00000003UL &lt;&lt; MXC_F_IOMAN_ALI_ACK2_ALI_ACK_P8_POS))</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;}</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="preprocessor">#endif   </span><span class="comment">/* _MXC_IOMAN_REGS_H_ */</span><span class="preprocessor"></span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;</div><div class="ttc" id="structmxc__ioman__regs__t_html_aa15d13bf1699463723e53b39ed969cd1"><div class="ttname"><a href="structmxc__ioman__regs__t.html#aa15d13bf1699463723e53b39ed969cd1">mxc_ioman_regs_t::spib_req</a></div><div class="ttdeci">__IO uint32_t spib_req</div><div class="ttdoc">SPI Bridge I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:653</div></div>
<div class="ttc" id="structmxc__ioman__ali__req1__t_html"><div class="ttname"><a href="structmxc__ioman__ali__req1__t.html">mxc_ioman_ali_req1_t</a></div><div class="ttdoc">Structure type for analog input request for port 4 to port 7. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:150</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_aec177902f7ae6c8f0935f379607e30db"><div class="ttname"><a href="structmxc__ioman__regs__t.html#aec177902f7ae6c8f0935f379607e30db">mxc_ioman_regs_t::ali_req0</a></div><div class="ttdeci">__IO uint32_t ali_req0</div><div class="ttdoc">Analog Input Request Register 0 (P0/P1/P2/P3) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:623</div></div>
<div class="ttc" id="structmxc__ioman__uart3__req__t_html"><div class="ttname"><a href="structmxc__ioman__uart3__req__t.html">mxc_ioman_uart3_req_t</a></div><div class="ttdoc">Structure type for UART3 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:295</div></div>
<div class="ttc" id="structmxc__ioman__uart2__req__t_html"><div class="ttname"><a href="structmxc__ioman__uart2__req__t.html">mxc_ioman_uart2_req_t</a></div><div class="ttdoc">Structure type for UART2 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:269</div></div>
<div class="ttc" id="structmxc__ioman__uart0__req__t_html"><div class="ttname"><a href="structmxc__ioman__uart0__req__t.html">mxc_ioman_uart0_req_t</a></div><div class="ttdoc">Structure type for UART0 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:217</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a9c6339ce6500f652e981cb56b4d15d43"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a9c6339ce6500f652e981cb56b4d15d43">mxc_ioman_regs_t::ali_ack1</a></div><div class="ttdeci">__IO uint32_t ali_ack1</div><div class="ttdoc">Analog Input Acknowledge Register 1 (P4/P5/P6/P7) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:626</div></div>
<div class="ttc" id="structmxc__ioman__uart1__req__t_html"><div class="ttname"><a href="structmxc__ioman__uart1__req__t.html">mxc_ioman_uart1_req_t</a></div><div class="ttdoc">Structure type for UART1 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:243</div></div>
<div class="ttc" id="structmxc__ioman__spib__req__t_html"><div class="ttname"><a href="structmxc__ioman__spib__req__t.html">mxc_ioman_spib_req_t</a></div><div class="ttdoc">Structure type for SPI Bridge configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:499</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_af6d6118c09f1aa1e713d267bc86d731e"><div class="ttname"><a href="structmxc__ioman__regs__t.html#af6d6118c09f1aa1e713d267bc86d731e">mxc_ioman_regs_t::spis_ack</a></div><div class="ttdeci">__IO uint32_t spis_ack</div><div class="ttdoc">SPI Slave I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:658</div></div>
<div class="ttc" id="structmxc__ioman__ali__req2__t_html"><div class="ttname"><a href="structmxc__ioman__ali__req2__t.html">mxc_ioman_ali_req2_t</a></div><div class="ttdoc">Structure type for analog input request for port 8. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:599</div></div>
<div class="ttc" id="structmxc__ioman__ali__ack0__t_html"><div class="ttname"><a href="structmxc__ioman__ali__ack0__t.html">mxc_ioman_ali_ack0_t</a></div><div class="ttdoc">Structure type for analog input acknowledgement for port 0 to port 3. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:160</div></div>
<div class="ttc" id="structmxc__ioman__ali__ack1__t_html"><div class="ttname"><a href="structmxc__ioman__ali__ack1__t.html">mxc_ioman_ali_ack1_t</a></div><div class="ttdoc">Structure type for analog input acknowledgement for port 4 to port 7. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:170</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a3bed48fe0e069b736c5eba443b3486f1"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a3bed48fe0e069b736c5eba443b3486f1">mxc_ioman_regs_t::uart3_ack</a></div><div class="ttdeci">__IO uint32_t uart3_ack</div><div class="ttdoc">UART3 I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:638</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a4c4a3924784273909e8b3247d616b666"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a4c4a3924784273909e8b3247d616b666">mxc_ioman_regs_t::rsv10C</a></div><div class="ttdeci">__R uint32_t rsv10C</div><div class="ttdoc">RESERVED: DO NOT MODIFY. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:663</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a12a14b400ceadb3aa31c4dc60010d9a8"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a12a14b400ceadb3aa31c4dc60010d9a8">mxc_ioman_regs_t::wud_req1</a></div><div class="ttdeci">__IO uint32_t wud_req1</div><div class="ttdoc">Wakeup Detect Mode Request Register 1 (P4/P5/P6/P7) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:620</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ab8fc751fc66615d6150db64ad8e1b087"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ab8fc751fc66615d6150db64ad8e1b087">mxc_ioman_regs_t::owm_req</a></div><div class="ttdeci">__IO uint32_t owm_req</div><div class="ttdoc">1-Wire Master I/O Mode Request </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:655</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a5155b5e77f6a7cf392acd664e28a71db"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a5155b5e77f6a7cf392acd664e28a71db">mxc_ioman_regs_t::i2cm2_req</a></div><div class="ttdeci">__IO uint32_t i2cm2_req</div><div class="ttdoc">I2C Master 2 I/O Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:643</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a3af0e5a2fc7e0b263260ab6123127101"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a3af0e5a2fc7e0b263260ab6123127101">mxc_ioman_regs_t::wud_ack0</a></div><div class="ttdeci">__IO uint32_t wud_ack0</div><div class="ttdoc">Wakeup Detect Mode Acknowledge Register 0 (P0/P1/P2/P3) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:621</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a84a03c1a7299424a69bf363a97ef53fd"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a84a03c1a7299424a69bf363a97ef53fd">mxc_ioman_regs_t::spim1_req</a></div><div class="ttdeci">__IO uint32_t spim1_req</div><div class="ttdoc">SPI Master 1 I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:649</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a62c57df737a56a279516918e5ff4a431"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a62c57df737a56a279516918e5ff4a431">mxc_ioman_regs_t::rsv19C</a></div><div class="ttdeci">__R uint32_t rsv19C</div><div class="ttdoc">RESERVED: DO NOT MODIFY. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:673</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ac43ba541696f2b44f732be6d96b8d07d"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ac43ba541696f2b44f732be6d96b8d07d">mxc_ioman_regs_t::uart1_req</a></div><div class="ttdeci">__IO uint32_t uart1_req</div><div class="ttdoc">UART1 I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:633</div></div>
<div class="ttc" id="structmxc__ioman__spis__ack__t_html"><div class="ttname"><a href="structmxc__ioman__spis__ack__t.html">mxc_ioman_spis_ack_t</a></div><div class="ttdoc">Structure type for SPI Slave configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:554</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a8e716985d3f61959b926887163ee27e8"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a8e716985d3f61959b926887163ee27e8">mxc_ioman_regs_t::uart1_ack</a></div><div class="ttdeci">__IO uint32_t uart1_ack</div><div class="ttdoc">UART1 I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:634</div></div>
<div class="ttc" id="structmxc__ioman__spix__ack__t_html"><div class="ttname"><a href="structmxc__ioman__spix__ack__t.html">mxc_ioman_spix_ack_t</a></div><div class="ttdoc">Structure type for SPI XIP configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:201</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_aec45bac7d7bdf77b237578de7aff1900"><div class="ttname"><a href="structmxc__ioman__regs__t.html#aec45bac7d7bdf77b237578de7aff1900">mxc_ioman_regs_t::spim0_req</a></div><div class="ttdeci">__IO uint32_t spim0_req</div><div class="ttdoc">SPI Master 0 I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:647</div></div>
<div class="ttc" id="structmxc__ioman__i2cm2__req__t_html"><div class="ttname"><a href="structmxc__ioman__i2cm2__req__t.html">mxc_ioman_i2cm2_req_t</a></div><div class="ttdoc">Structure type for I2C Master 2 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:355</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a72fe65686075e717719020e6a0598e32"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a72fe65686075e717719020e6a0598e32">mxc_ioman_regs_t::spis_req</a></div><div class="ttdeci">__IO uint32_t spis_req</div><div class="ttdoc">SPI Slave I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:657</div></div>
<div class="ttc" id="structmxc__ioman__ali__ack2__t_html"><div class="ttname"><a href="structmxc__ioman__ali__ack2__t.html">mxc_ioman_ali_ack2_t</a></div><div class="ttdoc">Structure type for Analog Input Acknowledgement for Port 8. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:607</div></div>
<div class="ttc" id="structmxc__ioman__i2cm0__req__t_html"><div class="ttname"><a href="structmxc__ioman__i2cm0__req__t.html">mxc_ioman_i2cm0_req_t</a></div><div class="ttdoc">Structure type for I2C Master 0 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:321</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ae0d68d3dec085b7c281205f7adb0e703"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ae0d68d3dec085b7c281205f7adb0e703">mxc_ioman_regs_t::uart2_req</a></div><div class="ttdeci">__IO uint32_t uart2_req</div><div class="ttdoc">UART2 I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:635</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_add83ce62c2882f155406d12f19c97793"><div class="ttname"><a href="structmxc__ioman__regs__t.html#add83ce62c2882f155406d12f19c97793">mxc_ioman_regs_t::ali_connect0</a></div><div class="ttdeci">__IO uint32_t ali_connect0</div><div class="ttdoc">Analog I/O Connection Control Register 0. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:627</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a171d286840695d2871f97c2bd7f1eb94"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a171d286840695d2871f97c2bd7f1eb94">mxc_ioman_regs_t::i2cs_req</a></div><div class="ttdeci">__IO uint32_t i2cs_req</div><div class="ttdoc">I2C Slave I/O Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:645</div></div>
<div class="ttc" id="structmxc__ioman__i2cm1__ack__t_html"><div class="ttname"><a href="structmxc__ioman__i2cm1__ack__t.html">mxc_ioman_i2cm1_ack_t</a></div><div class="ttdoc">Structure type for I2C Master 1 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:346</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a9bd3e630cda48ef0af5b1dc1609978cc"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a9bd3e630cda48ef0af5b1dc1609978cc">mxc_ioman_regs_t::spib_ack</a></div><div class="ttdeci">__IO uint32_t spib_ack</div><div class="ttdoc">SPI Bridge I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:654</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ade027a74b9b4abcc2a37b59e95d2e3b0"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ade027a74b9b4abcc2a37b59e95d2e3b0">mxc_ioman_regs_t::spim2_req</a></div><div class="ttdeci">__IO uint32_t spim2_req</div><div class="ttdoc">SPI Master 2 I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:651</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html"><div class="ttname"><a href="structmxc__ioman__regs__t.html">mxc_ioman_regs_t</a></div><div class="ttdoc">Structure type for the IOMAN Register Interface. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:618</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a38b2f8ba6765b8361f0c25e7f105cd07"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a38b2f8ba6765b8361f0c25e7f105cd07">mxc_ioman_regs_t::ali_ack0</a></div><div class="ttdeci">__IO uint32_t ali_ack0</div><div class="ttdoc">Analog Input Acknowledge Register 0 (P0/P1/P2/P3) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:625</div></div>
<div class="ttc" id="structmxc__ioman__pad__mode__t_html"><div class="ttname"><a href="structmxc__ioman__pad__mode__t.html">mxc_ioman_pad_mode_t</a></div><div class="ttdoc">Structure type to configure the I/O pad mode options. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:574</div></div>
<div class="ttc" id="structmxc__ioman__spim2__req__t_html"><div class="ttname"><a href="structmxc__ioman__spim2__req__t.html">mxc_ioman_spim2_req_t</a></div><div class="ttdoc">Structure type for SPI Master 2 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:459</div></div>
<div class="ttc" id="structmxc__ioman__spim0__req__t_html"><div class="ttname"><a href="structmxc__ioman__spim0__req__t.html">mxc_ioman_spim0_req_t</a></div><div class="ttdoc">Structure type for SPI Master 0 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:391</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a8fa62356423c797917da7e5aa68f151a"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a8fa62356423c797917da7e5aa68f151a">mxc_ioman_regs_t::pad_mode</a></div><div class="ttdeci">__IO uint32_t pad_mode</div><div class="ttdoc">Pad Mode Control Register. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:664</div></div>
<div class="ttc" id="structmxc__ioman__i2cm2__ack__t_html"><div class="ttname"><a href="structmxc__ioman__i2cm2__ack__t.html">mxc_ioman_i2cm2_ack_t</a></div><div class="ttdoc">Structure type for I2C Master 2 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:364</div></div>
<div class="ttc" id="structmxc__ioman__i2cm0__ack__t_html"><div class="ttname"><a href="structmxc__ioman__i2cm0__ack__t.html">mxc_ioman_i2cm0_ack_t</a></div><div class="ttdoc">Structure type for I2C Master 0 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:329</div></div>
<div class="ttc" id="structmxc__ioman__i2cm1__req__t_html"><div class="ttname"><a href="structmxc__ioman__i2cm1__req__t.html">mxc_ioman_i2cm1_req_t</a></div><div class="ttdoc">Structure type for I2C Master 1 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:337</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ae1499533a82a33cd3952de6c06688c1b"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ae1499533a82a33cd3952de6c06688c1b">mxc_ioman_regs_t::i2cm0_ack</a></div><div class="ttdeci">__IO uint32_t i2cm0_ack</div><div class="ttdoc">I2C Master 0 I/O Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:640</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a895480487cbdfe161a25bd2a43bb1e42"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a895480487cbdfe161a25bd2a43bb1e42">mxc_ioman_regs_t::uart3_req</a></div><div class="ttdeci">__IO uint32_t uart3_req</div><div class="ttdoc">UART3 I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:637</div></div>
<div class="ttc" id="structmxc__ioman__owm__req__t_html"><div class="ttname"><a href="structmxc__ioman__owm__req__t.html">mxc_ioman_owm_req_t</a></div><div class="ttdoc">Structure type for 1-Wire Master (OWM) configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:523</div></div>
<div class="ttc" id="structmxc__ioman__spim1__req__t_html"><div class="ttname"><a href="structmxc__ioman__spim1__req__t.html">mxc_ioman_spim1_req_t</a></div><div class="ttdoc">Structure type for SPI Master 1 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:427</div></div>
<div class="ttc" id="structmxc__ioman__i2cs__ack__t_html"><div class="ttname"><a href="structmxc__ioman__i2cs__ack__t.html">mxc_ioman_i2cs_ack_t</a></div><div class="ttdoc">Structure type for I2C Slave 0 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:382</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_aad0807fe2a38ff8725b3181c4f3a15a1"><div class="ttname"><a href="structmxc__ioman__regs__t.html#aad0807fe2a38ff8725b3181c4f3a15a1">mxc_ioman_regs_t::wud_req2</a></div><div class="ttdeci">__IO uint32_t wud_req2</div><div class="ttdoc">Wakeup Detect Mode Request Register 2 (Port 8) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:666</div></div>
<div class="ttc" id="structmxc__ioman__wud__ack2__t_html"><div class="ttname"><a href="structmxc__ioman__wud__ack2__t.html">mxc_ioman_wud_ack2_t</a></div><div class="ttdoc">Structure type for Wake-Up Detect (WUD) configuration acknowledgements for Port 8. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:591</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a46e64fc59b18c3c12c185f043f7c008a"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a46e64fc59b18c3c12c185f043f7c008a">mxc_ioman_regs_t::i2cm2_ack</a></div><div class="ttdeci">__IO uint32_t i2cm2_ack</div><div class="ttdoc">I2C Master 2 I/O Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:644</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_acab0e96fefc2b60611ec65bf98b065ae"><div class="ttname"><a href="structmxc__ioman__regs__t.html#acab0e96fefc2b60611ec65bf98b065ae">mxc_ioman_regs_t::ali_ack2</a></div><div class="ttdeci">__IO uint32_t ali_ack2</div><div class="ttdoc">Analog Input Acknowledge Register 2 (Port 8) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:672</div></div>
<div class="ttc" id="structmxc__ioman__wud__ack0__t_html"><div class="ttname"><a href="structmxc__ioman__wud__ack0__t.html">mxc_ioman_wud_ack0_t</a></div><div class="ttdoc">Structure type for wakeup detection acknowledgement for port 0 to port 3. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:99</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_acb21eb7db89717c206f5488ebb23287f"><div class="ttname"><a href="structmxc__ioman__regs__t.html#acb21eb7db89717c206f5488ebb23287f">mxc_ioman_regs_t::spim0_ack</a></div><div class="ttdeci">__IO uint32_t spim0_ack</div><div class="ttdoc">SPI Master 0 I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:648</div></div>
<div class="ttc" id="structmxc__ioman__spib__ack__t_html"><div class="ttname"><a href="structmxc__ioman__spib__ack__t.html">mxc_ioman_spib_ack_t</a></div><div class="ttdoc">Structure type for SPI Bridge configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:511</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a93d5c0a007a07d7ed32aa51193c3bc09"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a93d5c0a007a07d7ed32aa51193c3bc09">mxc_ioman_regs_t::i2cm0_req</a></div><div class="ttdeci">__IO uint32_t i2cm0_req</div><div class="ttdoc">I2C Master 0 I/O Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:639</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a15e5c54f2418da2074282177bf1fe451"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a15e5c54f2418da2074282177bf1fe451">mxc_ioman_regs_t::owm_ack</a></div><div class="ttdeci">__IO uint32_t owm_ack</div><div class="ttdoc">1-Wire Master I/O Mode Acknowledge </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:656</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_aa81f7f9b040a36e076c3b440a3dd7775"><div class="ttname"><a href="structmxc__ioman__regs__t.html#aa81f7f9b040a36e076c3b440a3dd7775">mxc_ioman_regs_t::uart0_req</a></div><div class="ttdeci">__IO uint32_t uart0_req</div><div class="ttdoc">UART0 I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:631</div></div>
<div class="ttc" id="structmxc__ioman__wud__ack1__t_html"><div class="ttname"><a href="structmxc__ioman__wud__ack1__t.html">mxc_ioman_wud_ack1_t</a></div><div class="ttdoc">Structure type for wakeup detection acknowledgement for port 4 to port 7. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:120</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ae8961f82fb829a9ad7c976f9ad44a138"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ae8961f82fb829a9ad7c976f9ad44a138">mxc_ioman_regs_t::use_vddioh_2</a></div><div class="ttdeci">__IO uint32_t use_vddioh_2</div><div class="ttdoc">Enable VDDIOH Register 2. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:662</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a1f13a735c3a20f538dc42d149540ccb6"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a1f13a735c3a20f538dc42d149540ccb6">mxc_ioman_regs_t::i2cm1_ack</a></div><div class="ttdeci">__IO uint32_t i2cm1_ack</div><div class="ttdoc">I2C Master 1 I/O Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:642</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_aaa4e4b0a98ebf87855a9248f15b862de"><div class="ttname"><a href="structmxc__ioman__regs__t.html#aaa4e4b0a98ebf87855a9248f15b862de">mxc_ioman_regs_t::ali_connect1</a></div><div class="ttdeci">__IO uint32_t ali_connect1</div><div class="ttdoc">Analog I/O Connection Control Register 1. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:628</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a37c0392f4e4e4f052b0f272294096fbf"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a37c0392f4e4e4f052b0f272294096fbf">mxc_ioman_regs_t::spix_ack</a></div><div class="ttdeci">__IO uint32_t spix_ack</div><div class="ttdoc">SPIX I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:630</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a1b9f253d446396e3409137f68971df25"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a1b9f253d446396e3409137f68971df25">mxc_ioman_regs_t::use_vddioh_0</a></div><div class="ttdeci">__IO uint32_t use_vddioh_0</div><div class="ttdoc">Enable VDDIOH Register 0. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:660</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_aff1ef84a1440d37a45e4b0c5f96af40d"><div class="ttname"><a href="structmxc__ioman__regs__t.html#aff1ef84a1440d37a45e4b0c5f96af40d">mxc_ioman_regs_t::wud_ack1</a></div><div class="ttdeci">__IO uint32_t wud_ack1</div><div class="ttdoc">Wakeup Detect Mode Acknowledge Register 1 (P4/P5/P6/P7) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:622</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a7a796f32a484601656de8b33e404939f"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a7a796f32a484601656de8b33e404939f">mxc_ioman_regs_t::spim1_ack</a></div><div class="ttdeci">__IO uint32_t spim1_ack</div><div class="ttdoc">SPI Master 1 I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:650</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a1aa0eff085fc05b4effb240ad6474df9"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a1aa0eff085fc05b4effb240ad6474df9">mxc_ioman_regs_t::ali_connect2</a></div><div class="ttdeci">__IO uint32_t ali_connect2</div><div class="ttdoc">Analog I/O Connection Control Register 2. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:674</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ac8b4b096973acc168a3928cf848025c6"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ac8b4b096973acc168a3928cf848025c6">mxc_ioman_regs_t::wud_req0</a></div><div class="ttdeci">__IO uint32_t wud_req0</div><div class="ttdoc">Wakeup Detect Mode Request Register 0 (P0/P1/P2/P3) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:619</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a9e65694bd9d689720ec09794ff0553ad"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a9e65694bd9d689720ec09794ff0553ad">mxc_ioman_regs_t::i2cm1_req</a></div><div class="ttdeci">__IO uint32_t i2cm1_req</div><div class="ttdoc">I2C Master 1 I/O Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:641</div></div>
<div class="ttc" id="structmxc__ioman__i2cs__req__t_html"><div class="ttname"><a href="structmxc__ioman__i2cs__req__t.html">mxc_ioman_i2cs_req_t</a></div><div class="ttdoc">Structure type for I2C Slave 0 configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:373</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ab565cf7aac9bbf983244244b1adf2586"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ab565cf7aac9bbf983244244b1adf2586">mxc_ioman_regs_t::rsv184</a></div><div class="ttdeci">__R uint32_t rsv184</div><div class="ttdoc">RESERVED: DO NOT MODIFY. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:667</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a0e1d58cff88467d0b2434a36c8475169"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a0e1d58cff88467d0b2434a36c8475169">mxc_ioman_regs_t::spix_req</a></div><div class="ttdeci">__IO uint32_t spix_req</div><div class="ttdoc">SPIX I/O Mode Request. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:629</div></div>
<div class="ttc" id="structmxc__ioman__spim1__ack__t_html"><div class="ttname"><a href="structmxc__ioman__spim1__ack__t.html">mxc_ioman_spim1_ack_t</a></div><div class="ttdoc">Structure type for SPI Master 1 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:443</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ab9fcaaab0a5168531d819a91eb4a870a"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ab9fcaaab0a5168531d819a91eb4a870a">mxc_ioman_regs_t::ali_req1</a></div><div class="ttdeci">__IO uint32_t ali_req1</div><div class="ttdoc">Analog Input Request Register 1 (P4/P5/P6/P7) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:624</div></div>
<div class="ttc" id="structmxc__ioman__wud__req2__t_html"><div class="ttname"><a href="structmxc__ioman__wud__req2__t.html">mxc_ioman_wud_req2_t</a></div><div class="ttdoc">Structure type for Wake-Up Detect (WUD) configuration requests for Port 8. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:583</div></div>
<div class="ttc" id="structmxc__ioman__owm__ack__t_html"><div class="ttname"><a href="structmxc__ioman__owm__ack__t.html">mxc_ioman_owm_ack_t</a></div><div class="ttdoc">Structure type for 1-Wire Master configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:532</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a55a3e3563b3484785ceb8ee248372e84"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a55a3e3563b3484785ceb8ee248372e84">mxc_ioman_regs_t::rsv18C</a></div><div class="ttdeci">__R uint32_t rsv18C</div><div class="ttdoc">RESERVED: DO NOT MODIFY. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:669</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a067c77642a1ed5bb5117db2a9df7f464"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a067c77642a1ed5bb5117db2a9df7f464">mxc_ioman_regs_t::rsv194</a></div><div class="ttdeci">__R uint32_t rsv194</div><div class="ttdoc">RESERVED: DO NOT MODIFY. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:671</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_af34399e99f29864777acce609c4738d7"><div class="ttname"><a href="structmxc__ioman__regs__t.html#af34399e99f29864777acce609c4738d7">mxc_ioman_regs_t::i2cs_ack</a></div><div class="ttdeci">__IO uint32_t i2cs_ack</div><div class="ttdoc">I2C Slave I/O Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:646</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a93b60345a4e0dfcc2ee1372a6d8bd023"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a93b60345a4e0dfcc2ee1372a6d8bd023">mxc_ioman_regs_t::wud_ack2</a></div><div class="ttdeci">__IO uint32_t wud_ack2</div><div class="ttdoc">Wakeup Detect Mode Acknowledge Register 2 (Port 8) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:668</div></div>
<div class="ttc" id="structmxc__ioman__wud__req0__t_html"><div class="ttname"><a href="structmxc__ioman__wud__req0__t.html">mxc_ioman_wud_req0_t</a></div><div class="ttdoc">Structure type for wakeup detection request for port 0 to port 3. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:110</div></div>
<div class="ttc" id="structmxc__ioman__spis__req__t_html"><div class="ttname"><a href="structmxc__ioman__spis__req__t.html">mxc_ioman_spis_req_t</a></div><div class="ttdoc">Structure type for SPI Slave configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:541</div></div>
<div class="ttc" id="structmxc__ioman__spix__req__t_html"><div class="ttname"><a href="structmxc__ioman__spix__req__t.html">mxc_ioman_spix_req_t</a></div><div class="ttdoc">Structure type for SPI XIP configuration requests. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:185</div></div>
<div class="ttc" id="structmxc__ioman__spim2__ack__t_html"><div class="ttname"><a href="structmxc__ioman__spim2__ack__t.html">mxc_ioman_spim2_ack_t</a></div><div class="ttdoc">Structure type for SPI Master 2 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:479</div></div>
<div class="ttc" id="structmxc__ioman__spim0__ack__t_html"><div class="ttname"><a href="structmxc__ioman__spim0__ack__t.html">mxc_ioman_spim0_ack_t</a></div><div class="ttdoc">Structure type for SPI Master 0 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:409</div></div>
<div class="ttc" id="structmxc__ioman__uart3__ack__t_html"><div class="ttname"><a href="structmxc__ioman__uart3__ack__t.html">mxc_ioman_uart3_ack_t</a></div><div class="ttdoc">Structure type for UART3 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:308</div></div>
<div class="ttc" id="structmxc__ioman__uart2__ack__t_html"><div class="ttname"><a href="structmxc__ioman__uart2__ack__t.html">mxc_ioman_uart2_ack_t</a></div><div class="ttdoc">Structure type for UART2 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:282</div></div>
<div class="ttc" id="structmxc__ioman__uart0__ack__t_html"><div class="ttname"><a href="structmxc__ioman__uart0__ack__t.html">mxc_ioman_uart0_ack_t</a></div><div class="ttdoc">Structure type for UART0 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:230</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ae79739a0e201ab5781f5b4270e7460e8"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ae79739a0e201ab5781f5b4270e7460e8">mxc_ioman_regs_t::spim2_ack</a></div><div class="ttdeci">__IO uint32_t spim2_ack</div><div class="ttdoc">SPI Master 2 I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:652</div></div>
<div class="ttc" id="structmxc__ioman__uart1__ack__t_html"><div class="ttname"><a href="structmxc__ioman__uart1__ack__t.html">mxc_ioman_uart1_ack_t</a></div><div class="ttdoc">Structure type for UART1 configuration acknowledgements. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:256</div></div>
<div class="ttc" id="structmxc__ioman__wud__req1__t_html"><div class="ttname"><a href="structmxc__ioman__wud__req1__t.html">mxc_ioman_wud_req1_t</a></div><div class="ttdoc">Structure type for wakeup detection request for port 4 to port 7. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:89</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_ad6b4d143d28f2c59a30d645953813553"><div class="ttname"><a href="structmxc__ioman__regs__t.html#ad6b4d143d28f2c59a30d645953813553">mxc_ioman_regs_t::uart2_ack</a></div><div class="ttdeci">__IO uint32_t uart2_ack</div><div class="ttdoc">UART2 I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:636</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a5b8b27769bae07128e762d28224ba074"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a5b8b27769bae07128e762d28224ba074">mxc_ioman_regs_t::use_vddioh_1</a></div><div class="ttdeci">__IO uint32_t use_vddioh_1</div><div class="ttdoc">Enable VDDIOH Register 1. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:661</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_abfd82a3b0d3fbc36e7966fd5a7210adb"><div class="ttname"><a href="structmxc__ioman__regs__t.html#abfd82a3b0d3fbc36e7966fd5a7210adb">mxc_ioman_regs_t::uart0_ack</a></div><div class="ttdeci">__IO uint32_t uart0_ack</div><div class="ttdoc">UART0 I/O Mode Acknowledge. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:632</div></div>
<div class="ttc" id="structmxc__ioman__regs__t_html_a62b3b232f0ada147049f5907c7a14f98"><div class="ttname"><a href="structmxc__ioman__regs__t.html#a62b3b232f0ada147049f5907c7a14f98">mxc_ioman_regs_t::ali_req2</a></div><div class="ttdeci">__IO uint32_t ali_req2</div><div class="ttdoc">Analog Input Request Register 2 (Port 8) </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:670</div></div>
<div class="ttc" id="structmxc__ioman__ali__req0__t_html"><div class="ttname"><a href="structmxc__ioman__ali__req0__t.html">mxc_ioman_ali_req0_t</a></div><div class="ttdoc">Structure type for analog input request for port 0 to port 3. </div><div class="ttdef"><b>Definition:</b> ioman_regs.h:140</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.12-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_74b6a3b63f61c160c0f14b7a283a4c9b.html">Firmware</a></li><li class="navelem"><a class="el" href="dir_3540c00680c2664f9f7e8f48ca1cab09.html">Libraries</a></li><li class="navelem"><a class="el" href="dir_a90765e41fb8b3d75926728d8eb0ba1f.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_51d3d3d6b5d37e3cf040ada011e6ffd2.html">Device</a></li><li class="navelem"><a class="el" href="dir_ea8616b50ebe98e6a527573b9ab84a3e.html">Maxim</a></li><li class="navelem"><a class="el" href="dir_a7ee03a66ebc11d8eead725b5be1f6d7.html">MAX3263X</a></li><li class="navelem"><a class="el" href="dir_0c0014c2661676507bc50a6036025844.html">Include</a></li><li class="navelem"><b>ioman_regs.h</b></li>
    <li class="footer">
    <a href="http://www.maximintegrated.com/index.html">
    <img class="footer" align="middle" src="MI_Logo_Small_Footer_RGB_150dpi.png" alt="Maxim Integrated"/></a> 2.6 </li>
  </ul>
</div>
</body>
</html>
