Timing Analyzer report for TOP_UART
Sun Jan 12 03:36:54 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk'
 13. Slow 1200mV 85C Model Hold: 'i_clk'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk'
 22. Slow 1200mV 0C Model Hold: 'i_clk'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk'
 30. Fast 1200mV 0C Model Hold: 'i_clk'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; TOP_UART                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE6E22C8                                            ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.28        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  15.8%      ;
;     Processor 3            ;   6.4%      ;
;     Processor 4            ;   5.6%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; i_clk      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 86.58 MHz ; 86.58 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+---------+-------------------+
; Clock ; Slack   ; End Point TNS     ;
+-------+---------+-------------------+
; i_clk ; -10.550 ; -4730.051         ;
+-------+---------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; i_clk ; 0.452 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; i_clk ; -3.000 ; -1836.471                        ;
+-------+--------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk'                                                                                                                                                                                                              ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -10.550 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 11.448     ;
; -10.435 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.105     ; 11.331     ;
; -10.384 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 11.291     ;
; -10.361 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 11.274     ;
; -10.355 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 11.247     ;
; -10.317 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 11.215     ;
; -10.293 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 11.191     ;
; -10.290 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.108     ; 11.183     ;
; -10.273 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 11.182     ;
; -10.270 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 11.162     ;
; -10.269 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 11.174     ;
; -10.262 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.112     ; 11.151     ;
; -10.246 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 11.157     ;
; -10.246 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 11.138     ;
; -10.237 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.105     ; 11.133     ;
; -10.236 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.113     ; 11.124     ;
; -10.220 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.111     ; 11.110     ;
; -10.197 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 11.089     ;
; -10.190 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 11.092     ;
; -10.180 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 11.086     ;
; -10.176 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.107     ; 11.070     ;
; -10.164 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 11.073     ;
; -10.161 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.111     ; 11.051     ;
; -10.157 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.114     ; 11.044     ;
; -10.154 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 11.059     ;
; -10.151 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 11.058     ;
; -10.147 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.111     ; 11.037     ;
; -10.138 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 11.045     ;
; -10.131 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 11.030     ;
; -10.128 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 11.041     ;
; -10.127 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 11.034     ;
; -10.124 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 11.026     ;
; -10.121 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 11.032     ;
; -10.119 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 11.030     ;
; -10.115 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.108     ; 11.008     ;
; -10.115 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 11.024     ;
; -10.104 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 11.017     ;
; -10.101 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 11.009     ;
; -10.097 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.989     ;
; -10.089 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 10.994     ;
; -10.084 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.993     ;
; -10.082 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.107     ; 10.976     ;
; -10.081 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.114     ; 10.968     ;
; -10.075 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.097     ; 10.979     ;
; -10.065 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 10.972     ;
; -10.063 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 10.975     ;
; -10.057 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.949     ;
; -10.048 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.959     ;
; -10.037 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.929     ;
; -10.032 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.945     ;
; -10.028 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 10.936     ;
; -10.013 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.905     ;
; -10.012 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.923     ;
; -10.011 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.920     ;
; -10.010 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.913     ;
; -10.007 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.107     ; 10.901     ;
; -10.004 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.112     ; 10.893     ;
; -10.004 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.913     ;
; -10.002 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 10.909     ;
; -9.999  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.097     ; 10.903     ;
; -9.989  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.881     ;
; -9.988  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.880     ;
; -9.987  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.896     ;
; -9.986  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.895     ;
; -9.978  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.113     ; 10.866     ;
; -9.975  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.884     ;
; -9.963  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.874     ;
; -9.962  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.111     ; 10.852     ;
; -9.961  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T3|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.859     ;
; -9.957  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.111     ; 10.847     ;
; -9.957  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 10.859     ;
; -9.951  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 10.868     ;
; -9.949  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 10.851     ;
; -9.944  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.850     ;
; -9.939  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 10.847     ;
; -9.939  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.831     ;
; -9.933  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 10.835     ;
; -9.926  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.093     ; 10.834     ;
; -9.925  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.817     ;
; -9.924  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.114     ; 10.811     ;
; -9.923  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.834     ;
; -9.923  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.829     ;
; -9.923  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.834     ;
; -9.918  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.827     ;
; -9.918  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[9]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.103     ; 10.816     ;
; -9.916  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 10.819     ;
; -9.913  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.822     ;
; -9.913  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 10.820     ;
; -9.907  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.816     ;
; -9.899  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.114     ; 10.786     ;
; -9.899  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T3|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 10.799     ;
; -9.898  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 10.797     ;
; -9.893  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.092     ; 10.802     ;
; -9.890  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.111     ; 10.780     ;
; -9.889  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.111     ; 10.779     ;
; -9.886  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.797     ;
; -9.878  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[7]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.108     ; 10.771     ;
; -9.874  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.102     ; 10.773     ;
; -9.872  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.764     ;
; -9.869  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T2|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.109     ; 10.761     ;
+---------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk'                                                                                                                                                                                                                                     ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.452 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S2 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S2 ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S1 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S1 ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; currentstate                                                                                ; currentstate                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; CFB:CFB_inst|currentstate.IDLE                                                              ; CFB:CFB_inst|currentstate.IDLE                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                         ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                         ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; CFB:CFB_inst|currentstate.SEND_DATA                                                         ; CFB:CFB_inst|currentstate.SEND_DATA                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                               ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                               ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                         ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                               ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                               ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                        ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                        ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Block_Done                                                           ; UART_TX:UART_TX_inst|r_Block_Done                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                       ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                               ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                               ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                         ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                         ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.746      ;
; 0.482 ; register_128bit:Plaintext_REG|temp_data[47]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[87]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.775      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[105]                                                ; UART_TX:UART_TX_inst|r_TX_Block[17]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[70]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[62]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[116]                                                ; UART_TX:UART_TX_inst|r_TX_Block[12]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.483 ; register_128bit:Plaintext_REG|temp_data[15]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[119]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.776      ;
; 0.485 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S4 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S1 ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.779      ;
; 0.488 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[4]              ; UART_TX:UART_TX_inst|r_TX_Block[100]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.782      ;
; 0.490 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[10]             ; UART_TX:UART_TX_inst|r_TX_Block[106]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.784      ;
; 0.498 ; UART_RX:UART_RX_inst|MEM_UART[14][0]                                                        ; register_128bit:Masterkey_REG|temp_data[8]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.791      ;
; 0.499 ; UART_RX:UART_RX_inst|MEM_UART[11][0]                                                        ; register_128bit:Masterkey_REG|temp_data[32]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; UART_RX:UART_RX_inst|MEM_UART[8][2]                                                         ; register_128bit:Masterkey_REG|temp_data[58]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; UART_RX:UART_RX_inst|MEM_UART[14][3]                                                        ; register_128bit:Masterkey_REG|temp_data[11]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[11]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[12]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; UART_RX:UART_RX_inst|MEM_UART[0][0]                                                         ; register_128bit:Masterkey_REG|temp_data[120]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.792      ;
; 0.499 ; UART_RX:UART_RX_inst|MEM_UART[15][0]                                                        ; register_128bit:Masterkey_REG|temp_data[0]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.792      ;
; 0.500 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[14]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[22]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[11][3]                                                        ; register_128bit:Masterkey_REG|temp_data[35]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[10][0]                                                        ; register_128bit:Masterkey_REG|temp_data[40]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[0][2]                                                         ; register_128bit:Masterkey_REG|temp_data[122]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[28]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[29]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[19]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[20]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[16]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[17]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[21]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[22]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[25]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[26]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[22]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[23]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[17]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[18]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[13]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[14]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; UART_RX:UART_RX_inst|MEM_UART[0][5]                                                         ; register_128bit:Masterkey_REG|temp_data[125]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[18]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[19]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; UART_RX:UART_RX_inst|MEM_UART[10][3]                                                        ; register_128bit:Masterkey_REG|temp_data[43]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; UART_RX:UART_RX_inst|MEM_UART[0][6]                                                         ; register_128bit:Masterkey_REG|temp_data[126]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[10]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[11]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[6]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[3]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[31]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[26]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[27]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[30]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[29]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[30]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[24]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[25]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[9]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[10]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[6]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[5]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[6]              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[31]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; UART_RX:UART_RX_inst|MEM_UART[15][3]                                                        ; register_128bit:Masterkey_REG|temp_data[3]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[22]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[23]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[30]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[6]              ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; UART_RX:UART_RX_inst|MEM_UART[8][6]                                                         ; register_128bit:Masterkey_REG|temp_data[62]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; UART_RX:UART_RX_inst|MEM_UART[0][3]                                                         ; register_128bit:Masterkey_REG|temp_data[123]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[8]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[9]              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[4]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[5]              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[14]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[15]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[27]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[1]                                               ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[25]             ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[23]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[15]             ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[24]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[25]             ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[30]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[31]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[18]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[19]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; UART_RX:UART_RX_inst|MEM_UART[12][0]                                                        ; register_128bit:Masterkey_REG|temp_data[24]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.796      ;
; 0.515 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[4]              ; UART_TX:UART_TX_inst|r_TX_Block[36]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.809      ;
; 0.516 ; CFB:CFB_inst|currentstate.WAIT_FOR_PLAINTEXT                                                ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.810      ;
; 0.519 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                    ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.811      ;
; 0.523 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                    ; UART_TX:UART_TX_inst|r_Block_Done                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.080      ; 0.815      ;
; 0.525 ; UART_RX:UART_RX_inst|r_Clk_Count[8]                                                         ; UART_RX:UART_RX_inst|r_Clk_Count[8]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.818      ;
; 0.533 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[5]              ; i_clk        ; i_clk       ; 0.000        ; 0.081      ; 0.826      ;
; 0.533 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[17]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[17]             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.827      ;
; 0.533 ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; CFB:CFB_inst|register_128bit:Ptx|temp_data[107]                                             ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.827      ;
; 0.550 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.844      ;
; 0.550 ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; CFB:CFB_inst|currentstate.LOAD_IV                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.844      ;
; 0.551 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S3 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S4 ; i_clk        ; i_clk       ; 0.000        ; 0.082      ; 0.845      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 94.51 MHz ; 94.51 MHz       ; i_clk      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -9.581 ; -4353.345         ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.401 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -1836.471                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -9.581 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.488     ;
; -9.452 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.096     ; 10.358     ;
; -9.433 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.358     ;
; -9.428 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.345     ;
; -9.392 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.294     ;
; -9.374 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.276     ;
; -9.366 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.273     ;
; -9.363 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.270     ;
; -9.328 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 10.246     ;
; -9.311 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.213     ;
; -9.306 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.208     ;
; -9.304 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 10.202     ;
; -9.304 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 10.228     ;
; -9.299 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.215     ;
; -9.286 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 10.193     ;
; -9.275 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 10.178     ;
; -9.267 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.179     ;
; -9.266 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.168     ;
; -9.260 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 10.178     ;
; -9.258 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.172     ;
; -9.258 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 10.156     ;
; -9.244 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.164     ;
; -9.239 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.151     ;
; -9.234 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.136     ;
; -9.219 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 10.122     ;
; -9.218 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.143     ;
; -9.215 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.140     ;
; -9.213 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.130     ;
; -9.212 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.088     ; 10.126     ;
; -9.210 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.127     ;
; -9.188 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 10.106     ;
; -9.186 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 10.097     ;
; -9.183 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.103     ;
; -9.182 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 10.083     ;
; -9.172 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.101     ; 10.073     ;
; -9.169 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.105     ; 10.066     ;
; -9.160 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.062     ;
; -9.138 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.063     ;
; -9.133 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.050     ;
; -9.128 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 10.049     ;
; -9.127 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 10.048     ;
; -9.126 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 10.043     ;
; -9.124 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.026     ;
; -9.123 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 10.036     ;
; -9.122 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 10.035     ;
; -9.120 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 10.022     ;
; -9.118 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.038     ;
; -9.115 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.035     ;
; -9.114 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 10.032     ;
; -9.113 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 10.029     ;
; -9.113 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 10.025     ;
; -9.100 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 10.020     ;
; -9.096 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 9.998      ;
; -9.093 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.105     ; 9.990      ;
; -9.093 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 9.995      ;
; -9.088 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 10.013     ;
; -9.078 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 9.996      ;
; -9.071 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.081     ; 9.992      ;
; -9.068 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 9.985      ;
; -9.067 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 9.969      ;
; -9.067 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 9.983      ;
; -9.066 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.979      ;
; -9.064 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.099     ; 9.967      ;
; -9.054 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T3|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 9.961      ;
; -9.052 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 9.964      ;
; -9.052 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 9.954      ;
; -9.050 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 9.948      ;
; -9.049 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.090     ; 9.961      ;
; -9.047 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.967      ;
; -9.047 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.089     ; 9.960      ;
; -9.043 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.963      ;
; -9.040 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[7]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 9.942      ;
; -9.035 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T3|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.946      ;
; -9.034 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[9]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.095     ; 9.941      ;
; -9.032 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.952      ;
; -9.030 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 9.946      ;
; -9.023 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.077     ; 9.948      ;
; -9.021 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 9.939      ;
; -9.016 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 9.918      ;
; -9.007 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[20] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 9.909      ;
; -9.004 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.104     ; 9.902      ;
; -8.999 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T3|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.094     ; 9.907      ;
; -8.987 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 9.903      ;
; -8.984 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.086     ; 9.900      ;
; -8.981 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 9.900      ;
; -8.980 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 9.882      ;
; -8.978 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.087     ; 9.893      ;
; -8.971 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.882      ;
; -8.969 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.889      ;
; -8.968 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.091     ; 9.879      ;
; -8.962 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.080     ; 9.884      ;
; -8.960 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.105     ; 9.857      ;
; -8.960 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.880      ;
; -8.959 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.078     ; 9.883      ;
; -8.957 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.083     ; 9.876      ;
; -8.952 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.098     ; 9.856      ;
; -8.951 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.084     ; 9.869      ;
; -8.945 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.082     ; 9.865      ;
; -8.942 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.085     ; 9.859      ;
; -8.936 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[8]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.100     ; 9.838      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.401 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S2 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S2 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S1 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S1 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                               ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                               ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                         ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                               ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                               ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; currentstate                                                                                ; currentstate                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CFB:CFB_inst|currentstate.IDLE                                                              ; CFB:CFB_inst|currentstate.IDLE                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                         ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                         ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; CFB:CFB_inst|currentstate.SEND_DATA                                                         ; CFB:CFB_inst|currentstate.SEND_DATA                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Block_Done                                                           ; UART_TX:UART_TX_inst|r_Block_Done                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                       ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                               ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                               ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                         ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                         ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.669      ;
; 0.403 ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                        ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                        ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.071      ; 0.669      ;
; 0.447 ; register_128bit:Plaintext_REG|temp_data[47]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[87]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.714      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[105]                                                ; UART_TX:UART_TX_inst|r_TX_Block[17]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[70]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[62]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[116]                                                ; UART_TX:UART_TX_inst|r_TX_Block[12]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.448 ; register_128bit:Plaintext_REG|temp_data[15]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[119]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.715      ;
; 0.449 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S4 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S1 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.717      ;
; 0.451 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[4]              ; UART_TX:UART_TX_inst|r_TX_Block[100]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.719      ;
; 0.453 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[10]             ; UART_TX:UART_TX_inst|r_TX_Block[106]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.721      ;
; 0.467 ; UART_RX:UART_RX_inst|MEM_UART[14][0]                                                        ; register_128bit:Masterkey_REG|temp_data[8]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.735      ;
; 0.468 ; UART_RX:UART_RX_inst|MEM_UART[11][0]                                                        ; register_128bit:Masterkey_REG|temp_data[32]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.735      ;
; 0.468 ; UART_RX:UART_RX_inst|MEM_UART[8][2]                                                         ; register_128bit:Masterkey_REG|temp_data[58]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; UART_RX:UART_RX_inst|MEM_UART[14][3]                                                        ; register_128bit:Masterkey_REG|temp_data[11]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.736      ;
; 0.468 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[11]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[12]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[17]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[18]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; UART_RX:UART_RX_inst|MEM_UART[15][0]                                                        ; register_128bit:Masterkey_REG|temp_data[0]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.736      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[10][3]                                                        ; register_128bit:Masterkey_REG|temp_data[43]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[10][0]                                                        ; register_128bit:Masterkey_REG|temp_data[40]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[28]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[29]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[19]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[20]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[16]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[17]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[30]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[25]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[26]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[13]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[14]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[9]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[10]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[5]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[6]              ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[0][0]                                                         ; register_128bit:Masterkey_REG|temp_data[120]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.736      ;
; 0.469 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[31]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; UART_RX:UART_RX_inst|MEM_UART[15][3]                                                        ; register_128bit:Masterkey_REG|temp_data[3]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[18]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[19]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[14]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[22]             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[30]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[6]              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[11][3]                                                        ; register_128bit:Masterkey_REG|temp_data[35]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[0][2]                                                         ; register_128bit:Masterkey_REG|temp_data[122]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[0][6]                                                         ; register_128bit:Masterkey_REG|temp_data[126]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[10]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[11]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[6]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[31]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[29]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[30]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[24]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[25]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[21]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[22]             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[22]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[23]             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[6]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; UART_RX:UART_RX_inst|MEM_UART[0][5]                                                         ; register_128bit:Masterkey_REG|temp_data[125]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.737      ;
; 0.470 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[1]                                               ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[25]             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[23]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[15]             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[22]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[23]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; UART_RX:UART_RX_inst|MEM_UART[8][6]                                                         ; register_128bit:Masterkey_REG|temp_data[62]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[3]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[26]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[27]             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[8]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[9]              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[30]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[31]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[14]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[15]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[27]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; UART_RX:UART_RX_inst|MEM_UART[0][3]                                                         ; register_128bit:Masterkey_REG|temp_data[123]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[24]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[25]             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[4]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[5]              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[18]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[19]             ; i_clk        ; i_clk       ; 0.000        ; 0.074      ; 0.741      ;
; 0.472 ; UART_RX:UART_RX_inst|MEM_UART[12][0]                                                        ; register_128bit:Masterkey_REG|temp_data[24]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.740      ;
; 0.475 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[4]              ; UART_TX:UART_TX_inst|r_TX_Block[36]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.743      ;
; 0.479 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                    ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.746      ;
; 0.482 ; UART_RX:UART_RX_inst|r_Clk_Count[8]                                                         ; UART_RX:UART_RX_inst|r_Clk_Count[8]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.750      ;
; 0.483 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                    ; UART_TX:UART_TX_inst|r_Block_Done                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.072      ; 0.750      ;
; 0.485 ; CFB:CFB_inst|currentstate.WAIT_FOR_PLAINTEXT                                                ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.753      ;
; 0.493 ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; CFB:CFB_inst|register_128bit:Ptx|temp_data[107]                                             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.761      ;
; 0.499 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[5]              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.767      ;
; 0.499 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[17]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[17]             ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.767      ;
; 0.513 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S2 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S3 ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.781      ;
; 0.515 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.783      ;
; 0.515 ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; CFB:CFB_inst|currentstate.LOAD_IV                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.073      ; 0.783      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; i_clk ; -4.126 ; -1422.920         ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; i_clk ; 0.186 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; i_clk ; -3.000 ; -1317.218                       ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk'                                                                                                                                                                                                              ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                       ; To Node                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.126 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 5.054      ;
; -4.120 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 5.050      ;
; -4.086 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.060     ; 5.013      ;
; -4.075 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 5.009      ;
; -4.067 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 5.006      ;
; -4.061 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 5.002      ;
; -4.059 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.996      ;
; -4.053 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.992      ;
; -4.051 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.981      ;
; -4.049 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.986      ;
; -4.047 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 4.972      ;
; -4.043 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.982      ;
; -4.038 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.973      ;
; -4.031 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.961      ;
; -4.027 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.049     ; 4.965      ;
; -4.019 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 4.955      ;
; -4.016 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.054     ; 4.949      ;
; -4.014 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 4.945      ;
; -4.013 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.943      ;
; -4.010 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.945      ;
; -4.009 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 4.945      ;
; -4.008 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 4.934      ;
; -4.005 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.933      ;
; -4.003 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.940      ;
; -3.999 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.929      ;
; -3.997 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.936      ;
; -3.988 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 4.924      ;
; -3.983 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.911      ;
; -3.980 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 4.914      ;
; -3.979 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.920      ;
; -3.977 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.907      ;
; -3.976 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.055     ; 4.908      ;
; -3.972 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 4.906      ;
; -3.972 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.913      ;
; -3.969 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.904      ;
; -3.966 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.060     ; 4.893      ;
; -3.965 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.060     ; 4.892      ;
; -3.964 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.903      ;
; -3.963 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 4.899      ;
; -3.954 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.893      ;
; -3.954 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.895      ;
; -3.949 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.886      ;
; -3.948 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.878      ;
; -3.946 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.885      ;
; -3.945 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 4.876      ;
; -3.944 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.888      ;
; -3.943 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.060     ; 4.870      ;
; -3.942 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.884      ;
; -3.941 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.876      ;
; -3.938 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.884      ;
; -3.931 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.866      ;
; -3.926 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 4.851      ;
; -3.924 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.053     ; 4.858      ;
; -3.922 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.850      ;
; -3.921 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.856      ;
; -3.920 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 4.846      ;
; -3.916 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.859      ;
; -3.914 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.842      ;
; -3.912 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.851      ;
; -3.910 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.840      ;
; -3.909 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 4.835      ;
; -3.908 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.838      ;
; -3.908 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.847      ;
; -3.904 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 4.829      ;
; -3.904 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.847      ;
; -3.903 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.043     ; 4.847      ;
; -3.901 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.047     ; 4.841      ;
; -3.898 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.056     ; 4.829      ;
; -3.897 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[25] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.843      ;
; -3.896 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[20] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 4.821      ;
; -3.892 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.822      ;
; -3.890 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.829      ;
; -3.888 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.818      ;
; -3.887 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[8]  ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 4.813      ;
; -3.885 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[4]  ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.820      ;
; -3.879 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.059     ; 4.807      ;
; -3.879 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.814      ;
; -3.878 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T3|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.819      ;
; -3.876 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.817      ;
; -3.875 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.814      ;
; -3.873 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.045     ; 4.815      ;
; -3.873 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[3]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.803      ;
; -3.872 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.809      ;
; -3.870 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[5]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.057     ; 4.800      ;
; -3.868 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.805      ;
; -3.866 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T1|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.044     ; 4.809      ;
; -3.866 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[27] ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.805      ;
; -3.865 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[2]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[1]  ; i_clk        ; i_clk       ; 1.000        ; -0.061     ; 4.791      ;
; -3.864 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[30] ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[22] ; i_clk        ; i_clk       ; 1.000        ; -0.046     ; 4.805      ;
; -3.863 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.048     ; 4.802      ;
; -3.861 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.798      ;
; -3.855 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.792      ;
; -3.854 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T3|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[28] ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.791      ;
; -3.853 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.788      ;
; -3.850 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[2]  ; i_clk        ; i_clk       ; 1.000        ; -0.050     ; 4.787      ;
; -3.849 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 4.774      ;
; -3.849 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[3]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[24] ; i_clk        ; i_clk       ; 1.000        ; -0.041     ; 4.795      ;
; -3.848 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[0]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[6]  ; i_clk        ; i_clk       ; 1.000        ; -0.062     ; 4.773      ;
; -3.842 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_T0|temp_data[4]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]  ; i_clk        ; i_clk       ; 1.000        ; -0.052     ; 4.777      ;
; -3.842 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[1]  ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P2|temp_data[26] ; i_clk        ; i_clk       ; 1.000        ; -0.051     ; 4.778      ;
+--------+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk'                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                   ; To Node                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.186 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S2 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S2 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S1 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S1 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                               ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Data_Bits                                               ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                         ; UART_RX:UART_RX_inst|r_Bit_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                               ; UART_RX:UART_RX_inst|r_SM_Main.s_RX_Start_Bit                                               ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[2]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[1]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[4]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[7]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[3]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[6]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[0]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                           ; UART_RX:UART_RX_inst|r_RX_Byte[5]                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; currentstate                                                                                ; currentstate                                                                                ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CFB:CFB_inst|currentstate.IDLE                                                              ; CFB:CFB_inst|currentstate.IDLE                                                              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                         ; UART_RX:UART_RX_inst|r_Bit_Index[2]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                         ; UART_RX:UART_RX_inst|r_Bit_Index[1]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; CFB:CFB_inst|currentstate.SEND_DATA                                                         ; CFB:CFB_inst|currentstate.SEND_DATA                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[3]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[2]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                         ; UART_RX:UART_RX_inst|r_MEM_Index[1]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Block_Done                                                           ; UART_TX:UART_TX_inst|r_Block_Done                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                       ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                        ; UART_TX:UART_TX_inst|r_Byte_Index[4]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                        ; UART_TX:UART_TX_inst|r_Byte_Index[0]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                               ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Start_Bit                                               ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                ; UART_TX:UART_TX_inst|r_SM_Main.s_TX_Stop_Bit                                                ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                         ; UART_TX:UART_TX_inst|r_Bit_Index[2]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                         ; UART_TX:UART_TX_inst|r_Bit_Index[0]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.307      ;
; 0.192 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[11]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[12]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[17]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[18]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[11][0]                                                        ; register_128bit:Masterkey_REG|temp_data[32]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[8][2]                                                         ; register_128bit:Masterkey_REG|temp_data[58]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[14][0]                                                        ; register_128bit:Masterkey_REG|temp_data[8]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[0][2]                                                         ; register_128bit:Masterkey_REG|temp_data[122]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[0][6]                                                         ; register_128bit:Masterkey_REG|temp_data[126]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[6]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[3]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[4]              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[28]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[29]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[19]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[20]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[30]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[31]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[25]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[26]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[22]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[23]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[13]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[14]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[9]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[10]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[5]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[6]              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[0][0]                                                         ; register_128bit:Masterkey_REG|temp_data[120]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; UART_RX:UART_RX_inst|MEM_UART[0][5]                                                         ; register_128bit:Masterkey_REG|temp_data[125]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[23]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[15]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[14]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[22]             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[30]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[6]              ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[11][3]                                                        ; register_128bit:Masterkey_REG|temp_data[35]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[10][0]                                                        ; register_128bit:Masterkey_REG|temp_data[40]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[14][3]                                                        ; register_128bit:Masterkey_REG|temp_data[11]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[10]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[11]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[31]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[0]              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[26]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[27]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[16]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[17]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[8]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[9]              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[29]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[30]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[24]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[25]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[21]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[22]             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[6]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; register_128bit:Plaintext_REG|temp_data[105]                                                ; UART_TX:UART_TX_inst|r_TX_Block[17]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[1]                                               ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[25]             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[31]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; register_128bit:Plaintext_REG|temp_data[70]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[62]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; register_128bit:Plaintext_REG|temp_data[15]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[119]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; UART_RX:UART_RX_inst|MEM_UART[15][0]                                                        ; register_128bit:Masterkey_REG|temp_data[0]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[18]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[19]             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; UART_RX:UART_RX_inst|MEM_UART[10][3]                                                        ; register_128bit:Masterkey_REG|temp_data[43]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; UART_RX:UART_RX_inst|MEM_UART[8][6]                                                         ; register_128bit:Masterkey_REG|temp_data[62]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; UART_RX:UART_RX_inst|MEM_UART[0][3]                                                         ; register_128bit:Masterkey_REG|temp_data[123]                                                ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[24]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[25]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[4]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[5]              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[30]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[31]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[14]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[15]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[116]                                                ; UART_TX:UART_TX_inst|r_TX_Block[12]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; register_128bit:Plaintext_REG|temp_data[47]                                                 ; UART_TX:UART_TX_inst|r_TX_Block[87]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; UART_RX:UART_RX_inst|MEM_UART[15][3]                                                        ; register_128bit:Masterkey_REG|temp_data[3]                                                  ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[22]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[23]             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C2|temp_data[18]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C1|temp_data[19]             ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; CFB:CFB_inst|register_128bit:Ptx|temp_data[27]                                              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[3]              ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.316      ;
; 0.196 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[4]              ; UART_TX:UART_TX_inst|r_TX_Block[100]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.317      ;
; 0.197 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[10]             ; UART_TX:UART_TX_inst|r_TX_Block[106]                                                        ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; UART_RX:UART_RX_inst|MEM_UART[12][0]                                                        ; register_128bit:Masterkey_REG|temp_data[24]                                                 ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.317      ;
; 0.199 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S4 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S1 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.320      ;
; 0.203 ; CFB:CFB_inst|currentstate.WAIT_FOR_PLAINTEXT                                                ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.324      ;
; 0.208 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P1|temp_data[4]              ; UART_TX:UART_TX_inst|r_TX_Block[36]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.329      ;
; 0.210 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[5]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[5]              ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.330      ;
; 0.210 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P0|temp_data[17]             ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_P3|temp_data[17]             ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.330      ;
; 0.211 ; UART_RX:UART_RX_inst|r_Clk_Count[8]                                                         ; UART_RX:UART_RX_inst|r_Clk_Count[8]                                                         ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.332      ;
; 0.216 ; CFB:CFB_inst|currentstate.ENCRYPT                                                           ; CFB:CFB_inst|currentstate.LOAD_IV                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                    ; UART_TX:UART_TX_inst|r_SM_Main.s_Idle                                                       ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.336      ;
; 0.217 ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C0|temp_data[6]              ; CFB:CFB_inst|cypher_block:cypher_block_inst|register_32bit:REG_C3|temp_data[7]              ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.338      ;
; 0.217 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S2 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S3 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.338      ;
; 0.219 ; UART_TX:UART_TX_inst|r_SM_Main.s_Cleanup                                                    ; UART_TX:UART_TX_inst|r_Block_Done                                                           ; i_clk        ; i_clk       ; 0.000        ; 0.036      ; 0.339      ;
; 0.221 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S3 ; CFB:CFB_inst|cypher_block:cypher_block_inst|lea_encrypt_fsm:CONTROL_CIRCUIT|currentstate.S4 ; i_clk        ; i_clk       ; 0.000        ; 0.037      ; 0.342      ;
+-------+---------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -10.550   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
;  i_clk           ; -10.550   ; 0.186 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -4730.051 ; 0.0   ; 0.0      ; 0.0     ; -1836.471           ;
;  i_clk           ; -4730.051 ; 0.000 ; N/A      ; N/A     ; -1836.471           ;
+------------------+-----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_TX_Serial   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_LED[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_clk                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_start                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i_RX_Serial             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_TX_Serial   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; o_LED[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; o_LED[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 108544   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk      ; i_clk    ; 108544   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 523   ; 523  ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; i_clk  ; i_clk ; Base ; Constrained ;
+--------+-------+------+-------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_start     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; i_RX_Serial ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i_start     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_LED[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_LED[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_TX_Serial ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Sun Jan 12 03:36:51 2025
Info: Command: quartus_sta TOP_UART -c TOP_UART
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'TOP_UART.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk i_clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.550           -4730.051 i_clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1836.471 i_clk 
Info (332114): Report Metastability: Found 97 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -9.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -9.581           -4353.345 i_clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1836.471 i_clk 
Info (332114): Report Metastability: Found 97 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.126           -1422.920 i_clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 i_clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000           -1317.218 i_clk 
Info (332114): Report Metastability: Found 97 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4775 megabytes
    Info: Processing ended: Sun Jan 12 03:36:54 2025
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


