
guitar-actuator-board.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .user_data    0000000c  08003c00  08003c00  00023c00  2**2
                  ALLOC
  2 .text         00003184  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000050  08003244  08003244  00013244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  08003294  08003294  00020010  2**0
                  CONTENTS
  5 .ARM          00000000  08003294  08003294  00020010  2**0
                  CONTENTS
  6 .preinit_array 00000000  08003294  08003294  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  08003294  08003294  00013294  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  08003298  08003298  00013298  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         00000010  20000000  0800329c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000140  20000010  080032ac  00020010  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  20000150  080032ac  00020150  2**0
                  ALLOC
 12 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000c282  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000022a3  00000000  00000000  0002c2ba  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ce0  00000000  00000000  0002e560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000be8  00000000  00000000  0002f240  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001089e  00000000  00000000  0002fe28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000f687  00000000  00000000  000406c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00063246  00000000  00000000  0004fd4d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  000b2f93  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00002d24  00000000  00000000  000b2fe8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800322c 	.word	0x0800322c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	0800322c 	.word	0x0800322c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <init_config>:

__attribute__((__section__(".user_data"))) config_t flash_config;
config_t ram_config; // Ram config is stored in ram (as opposed to flash)

// Loads config from flash and into ram
void init_config() {
 8000220:	b5b0      	push	{r4, r5, r7, lr}
 8000222:	b084      	sub	sp, #16
 8000224:	af02      	add	r7, sp, #8
	// When code is uploaded, if you want to preserve past settings then make overwrite_config false.
	// If you want to set new settings, set them here and make overwrite_config true.
	bool overwrite_config = true;
 8000226:	1dfb      	adds	r3, r7, #7
 8000228:	2201      	movs	r2, #1
 800022a:	701a      	strb	r2, [r3, #0]
	ram_config.note = 35;
 800022c:	4b16      	ldr	r3, [pc, #88]	; (8000288 <init_config+0x68>)
 800022e:	2223      	movs	r2, #35	; 0x23
 8000230:	601a      	str	r2, [r3, #0]
	ram_config.strummed_on_position = flash_config.strummed_on_position;
 8000232:	4b16      	ldr	r3, [pc, #88]	; (800028c <init_config+0x6c>)
 8000234:	685a      	ldr	r2, [r3, #4]
 8000236:	4b14      	ldr	r3, [pc, #80]	; (8000288 <init_config+0x68>)
 8000238:	605a      	str	r2, [r3, #4]
	ram_config.strummed_off_position = flash_config.strummed_on_position;
 800023a:	4b14      	ldr	r3, [pc, #80]	; (800028c <init_config+0x6c>)
 800023c:	685a      	ldr	r2, [r3, #4]
 800023e:	4b12      	ldr	r3, [pc, #72]	; (8000288 <init_config+0x68>)
 8000240:	609a      	str	r2, [r3, #8]

	if(!config_struct_equal(ram_config, flash_config) && overwrite_config) {
 8000242:	4912      	ldr	r1, [pc, #72]	; (800028c <init_config+0x6c>)
 8000244:	4a10      	ldr	r2, [pc, #64]	; (8000288 <init_config+0x68>)
 8000246:	466b      	mov	r3, sp
 8000248:	0018      	movs	r0, r3
 800024a:	1d0b      	adds	r3, r1, #4
 800024c:	cb30      	ldmia	r3!, {r4, r5}
 800024e:	c030      	stmia	r0!, {r4, r5}
 8000250:	680b      	ldr	r3, [r1, #0]
 8000252:	6810      	ldr	r0, [r2, #0]
 8000254:	6851      	ldr	r1, [r2, #4]
 8000256:	6892      	ldr	r2, [r2, #8]
 8000258:	f000 f858 	bl	800030c <config_struct_equal>
 800025c:	0003      	movs	r3, r0
 800025e:	001a      	movs	r2, r3
 8000260:	2301      	movs	r3, #1
 8000262:	4053      	eors	r3, r2
 8000264:	b2db      	uxtb	r3, r3
 8000266:	2b00      	cmp	r3, #0
 8000268:	d005      	beq.n	8000276 <init_config+0x56>
 800026a:	1dfb      	adds	r3, r7, #7
 800026c:	781b      	ldrb	r3, [r3, #0]
 800026e:	2b00      	cmp	r3, #0
 8000270:	d001      	beq.n	8000276 <init_config+0x56>
		Write_Flash();
 8000272:	f000 f80d 	bl	8000290 <Write_Flash>
	}
	ram_config = flash_config;
 8000276:	4b04      	ldr	r3, [pc, #16]	; (8000288 <init_config+0x68>)
 8000278:	4a04      	ldr	r2, [pc, #16]	; (800028c <init_config+0x6c>)
 800027a:	ca13      	ldmia	r2!, {r0, r1, r4}
 800027c:	c313      	stmia	r3!, {r0, r1, r4}
}
 800027e:	46c0      	nop			; (mov r8, r8)
 8000280:	46bd      	mov	sp, r7
 8000282:	b002      	add	sp, #8
 8000284:	bdb0      	pop	{r4, r5, r7, pc}
 8000286:	46c0      	nop			; (mov r8, r8)
 8000288:	20000038 	.word	0x20000038
 800028c:	08003c00 	.word	0x08003c00

08000290 <Write_Flash>:

// Writes ram config struct to flash.
// If you want to change the config in flash, change ram config and call this function.
void Write_Flash()
{
 8000290:	b5b0      	push	{r4, r5, r7, lr}
 8000292:	b088      	sub	sp, #32
 8000294:	af00      	add	r7, sp, #0
	// Only write to flash if our config files differ
//	if(config_struct_equal(ram_config, flash_config)) {
//		return;
//	}

    HAL_FLASH_Unlock();
 8000296:	f000 fea9 	bl	8000fec <HAL_FLASH_Unlock>

    int startAddress = 0x08003c00;
 800029a:	4b1a      	ldr	r3, [pc, #104]	; (8000304 <Write_Flash+0x74>)
 800029c:	61bb      	str	r3, [r7, #24]
    FLASH_EraseInitTypeDef flashPageEraseConfig;
    flashPageEraseConfig.NbPages = 1;
 800029e:	2108      	movs	r1, #8
 80002a0:	187b      	adds	r3, r7, r1
 80002a2:	2201      	movs	r2, #1
 80002a4:	609a      	str	r2, [r3, #8]
    flashPageEraseConfig.PageAddress = startAddress;
 80002a6:	69ba      	ldr	r2, [r7, #24]
 80002a8:	187b      	adds	r3, r7, r1
 80002aa:	605a      	str	r2, [r3, #4]
    flashPageEraseConfig.TypeErase = FLASH_TYPEERASE_PAGES;
 80002ac:	187b      	adds	r3, r7, r1
 80002ae:	2200      	movs	r2, #0
 80002b0:	601a      	str	r2, [r3, #0]
    uint32_t pageErrors;
    HAL_FLASHEx_Erase(&flashPageEraseConfig, &pageErrors);
 80002b2:	1d3a      	adds	r2, r7, #4
 80002b4:	187b      	adds	r3, r7, r1
 80002b6:	0011      	movs	r1, r2
 80002b8:	0018      	movs	r0, r3
 80002ba:	f000 ff57 	bl	800116c <HAL_FLASHEx_Erase>
    uint32_t* data = (uint32_t*)&ram_config;
 80002be:	4b12      	ldr	r3, [pc, #72]	; (8000308 <Write_Flash+0x78>)
 80002c0:	617b      	str	r3, [r7, #20]
    for(int i = 0; i<sizeof(config_t); i++) {
 80002c2:	2300      	movs	r3, #0
 80002c4:	61fb      	str	r3, [r7, #28]
 80002c6:	e014      	b.n	80002f2 <Write_Flash+0x62>
    	HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, startAddress+(4*i), data[i]);
 80002c8:	69fb      	ldr	r3, [r7, #28]
 80002ca:	009a      	lsls	r2, r3, #2
 80002cc:	69bb      	ldr	r3, [r7, #24]
 80002ce:	18d3      	adds	r3, r2, r3
 80002d0:	0019      	movs	r1, r3
 80002d2:	69fb      	ldr	r3, [r7, #28]
 80002d4:	009b      	lsls	r3, r3, #2
 80002d6:	697a      	ldr	r2, [r7, #20]
 80002d8:	18d3      	adds	r3, r2, r3
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	001c      	movs	r4, r3
 80002de:	2300      	movs	r3, #0
 80002e0:	001d      	movs	r5, r3
 80002e2:	0022      	movs	r2, r4
 80002e4:	002b      	movs	r3, r5
 80002e6:	2002      	movs	r0, #2
 80002e8:	f000 fdea 	bl	8000ec0 <HAL_FLASH_Program>
    for(int i = 0; i<sizeof(config_t); i++) {
 80002ec:	69fb      	ldr	r3, [r7, #28]
 80002ee:	3301      	adds	r3, #1
 80002f0:	61fb      	str	r3, [r7, #28]
 80002f2:	69fb      	ldr	r3, [r7, #28]
 80002f4:	2b0b      	cmp	r3, #11
 80002f6:	d9e7      	bls.n	80002c8 <Write_Flash+0x38>
    }
    HAL_FLASH_Lock();
 80002f8:	f000 fe9e 	bl	8001038 <HAL_FLASH_Lock>
}
 80002fc:	46c0      	nop			; (mov r8, r8)
 80002fe:	46bd      	mov	sp, r7
 8000300:	b008      	add	sp, #32
 8000302:	bdb0      	pop	{r4, r5, r7, pc}
 8000304:	08003c00 	.word	0x08003c00
 8000308:	20000038 	.word	0x20000038

0800030c <config_struct_equal>:

bool config_struct_equal(config_t a, config_t b) {
 800030c:	b082      	sub	sp, #8
 800030e:	b590      	push	{r4, r7, lr}
 8000310:	b085      	sub	sp, #20
 8000312:	af00      	add	r7, sp, #0
 8000314:	1d3c      	adds	r4, r7, #4
 8000316:	6020      	str	r0, [r4, #0]
 8000318:	6061      	str	r1, [r4, #4]
 800031a:	60a2      	str	r2, [r4, #8]
 800031c:	2204      	movs	r2, #4
 800031e:	2120      	movs	r1, #32
 8000320:	468c      	mov	ip, r1
 8000322:	44bc      	add	ip, r7
 8000324:	4462      	add	r2, ip
 8000326:	6013      	str	r3, [r2, #0]
	if(a.note == b.note) {
 8000328:	1d3b      	adds	r3, r7, #4
 800032a:	681a      	ldr	r2, [r3, #0]
 800032c:	2304      	movs	r3, #4
 800032e:	2120      	movs	r1, #32
 8000330:	468c      	mov	ip, r1
 8000332:	44bc      	add	ip, r7
 8000334:	4463      	add	r3, ip
 8000336:	681b      	ldr	r3, [r3, #0]
 8000338:	429a      	cmp	r2, r3
 800033a:	d101      	bne.n	8000340 <config_struct_equal+0x34>
		return true;
 800033c:	2301      	movs	r3, #1
 800033e:	e000      	b.n	8000342 <config_struct_equal+0x36>
	}
	return false;
 8000340:	2300      	movs	r3, #0
}
 8000342:	0018      	movs	r0, r3
 8000344:	46bd      	mov	sp, r7
 8000346:	b005      	add	sp, #20
 8000348:	bc90      	pop	{r4, r7}
 800034a:	bc08      	pop	{r3}
 800034c:	b002      	add	sp, #8
 800034e:	4718      	bx	r3

08000350 <led_on>:
 *  Created on: Jan 10, 2021
 *      Author: lfarritor3
 */

// Turns LED off on board
void led_on() {
 8000350:	b580      	push	{r7, lr}
 8000352:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_SET);
 8000354:	2390      	movs	r3, #144	; 0x90
 8000356:	05db      	lsls	r3, r3, #23
 8000358:	2201      	movs	r2, #1
 800035a:	2110      	movs	r1, #16
 800035c:	0018      	movs	r0, r3
 800035e:	f001 f921 	bl	80015a4 <HAL_GPIO_WritePin>
}
 8000362:	46c0      	nop			; (mov r8, r8)
 8000364:	46bd      	mov	sp, r7
 8000366:	bd80      	pop	{r7, pc}

08000368 <led_off>:

// Turns LED on on board
void led_off() {
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 800036c:	2390      	movs	r3, #144	; 0x90
 800036e:	05db      	lsls	r3, r3, #23
 8000370:	2200      	movs	r2, #0
 8000372:	2110      	movs	r1, #16
 8000374:	0018      	movs	r0, r3
 8000376:	f001 f915 	bl	80015a4 <HAL_GPIO_WritePin>
}
 800037a:	46c0      	nop			; (mov r8, r8)
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}

08000380 <toggle_led>:

// Toggles debug LED on board
void toggle_led() {
 8000380:	b580      	push	{r7, lr}
 8000382:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(led_GPIO_Port, led_Pin);
 8000384:	2390      	movs	r3, #144	; 0x90
 8000386:	05db      	lsls	r3, r3, #23
 8000388:	2110      	movs	r1, #16
 800038a:	0018      	movs	r0, r3
 800038c:	f001 f927 	bl	80015de <HAL_GPIO_TogglePin>
}
 8000390:	46c0      	nop			; (mov r8, r8)
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}

08000396 <blink>:

// Blinks debug LED a given number of times
void blink(int x) {
 8000396:	b580      	push	{r7, lr}
 8000398:	b084      	sub	sp, #16
 800039a:	af00      	add	r7, sp, #0
 800039c:	6078      	str	r0, [r7, #4]
	for(int i = 0; i < x * 2; i++) {
 800039e:	2300      	movs	r3, #0
 80003a0:	60fb      	str	r3, [r7, #12]
 80003a2:	e007      	b.n	80003b4 <blink+0x1e>
		toggle_led();
 80003a4:	f7ff ffec 	bl	8000380 <toggle_led>
		HAL_Delay(100);
 80003a8:	2064      	movs	r0, #100	; 0x64
 80003aa:	f000 fcb1 	bl	8000d10 <HAL_Delay>
	for(int i = 0; i < x * 2; i++) {
 80003ae:	68fb      	ldr	r3, [r7, #12]
 80003b0:	3301      	adds	r3, #1
 80003b2:	60fb      	str	r3, [r7, #12]
 80003b4:	687b      	ldr	r3, [r7, #4]
 80003b6:	005b      	lsls	r3, r3, #1
 80003b8:	68fa      	ldr	r2, [r7, #12]
 80003ba:	429a      	cmp	r2, r3
 80003bc:	dbf2      	blt.n	80003a4 <blink+0xe>
	}
}
 80003be:	46c0      	nop			; (mov r8, r8)
 80003c0:	46c0      	nop			; (mov r8, r8)
 80003c2:	46bd      	mov	sp, r7
 80003c4:	b004      	add	sp, #16
 80003c6:	bd80      	pop	{r7, pc}

080003c8 <MIDI_process>:
static void _process_programming_state(uint8_t note);

int read_key_num = 0;

// Processes MIDI messages using a state machine
void MIDI_process(uint8_t byte1) {
 80003c8:	b580      	push	{r7, lr}
 80003ca:	b082      	sub	sp, #8
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	0002      	movs	r2, r0
 80003d0:	1dfb      	adds	r3, r7, #7
 80003d2:	701a      	strb	r2, [r3, #0]
	if(byte1 & 0x80) { //check to see if the first bit of the first byte is 1. this means that its a system message and we need to switch to that status
 80003d4:	1dfb      	adds	r3, r7, #7
 80003d6:	781b      	ldrb	r3, [r3, #0]
 80003d8:	b25b      	sxtb	r3, r3
 80003da:	2b00      	cmp	r3, #0
 80003dc:	da30      	bge.n	8000440 <MIDI_process+0x78>
        CURRENT_STATUS = byte1; //unused for now
 80003de:	1dfb      	adds	r3, r7, #7
 80003e0:	781a      	ldrb	r2, [r3, #0]
 80003e2:	4b53      	ldr	r3, [pc, #332]	; (8000530 <MIDI_process+0x168>)
 80003e4:	601a      	str	r2, [r3, #0]

        switch (byte1) { //now, interpret the message itself
 80003e6:	1dfb      	adds	r3, r7, #7
 80003e8:	781b      	ldrb	r3, [r3, #0]
 80003ea:	2bfe      	cmp	r3, #254	; 0xfe
 80003ec:	d100      	bne.n	80003f0 <MIDI_process+0x28>
 80003ee:	e085      	b.n	80004fc <MIDI_process+0x134>
 80003f0:	dd00      	ble.n	80003f4 <MIDI_process+0x2c>
 80003f2:	e085      	b.n	8000500 <MIDI_process+0x138>
 80003f4:	2be0      	cmp	r3, #224	; 0xe0
 80003f6:	d100      	bne.n	80003fa <MIDI_process+0x32>
 80003f8:	e084      	b.n	8000504 <MIDI_process+0x13c>
 80003fa:	dd00      	ble.n	80003fe <MIDI_process+0x36>
 80003fc:	e080      	b.n	8000500 <MIDI_process+0x138>
 80003fe:	2bd0      	cmp	r3, #208	; 0xd0
 8000400:	d100      	bne.n	8000404 <MIDI_process+0x3c>
 8000402:	e081      	b.n	8000508 <MIDI_process+0x140>
 8000404:	dd00      	ble.n	8000408 <MIDI_process+0x40>
 8000406:	e07b      	b.n	8000500 <MIDI_process+0x138>
 8000408:	2bc0      	cmp	r3, #192	; 0xc0
 800040a:	d100      	bne.n	800040e <MIDI_process+0x46>
 800040c:	e07e      	b.n	800050c <MIDI_process+0x144>
 800040e:	dd00      	ble.n	8000412 <MIDI_process+0x4a>
 8000410:	e076      	b.n	8000500 <MIDI_process+0x138>
 8000412:	2bb0      	cmp	r3, #176	; 0xb0
 8000414:	d010      	beq.n	8000438 <MIDI_process+0x70>
 8000416:	dd00      	ble.n	800041a <MIDI_process+0x52>
 8000418:	e072      	b.n	8000500 <MIDI_process+0x138>
 800041a:	2ba0      	cmp	r3, #160	; 0xa0
 800041c:	d100      	bne.n	8000420 <MIDI_process+0x58>
 800041e:	e077      	b.n	8000510 <MIDI_process+0x148>
 8000420:	dd00      	ble.n	8000424 <MIDI_process+0x5c>
 8000422:	e06d      	b.n	8000500 <MIDI_process+0x138>
 8000424:	2b80      	cmp	r3, #128	; 0x80
 8000426:	d100      	bne.n	800042a <MIDI_process+0x62>
 8000428:	e074      	b.n	8000514 <MIDI_process+0x14c>
 800042a:	2b90      	cmp	r3, #144	; 0x90
 800042c:	d000      	beq.n	8000430 <MIDI_process+0x68>
 800042e:	e067      	b.n	8000500 <MIDI_process+0x138>
        case STATUS_NOTE_ON:
        	state = STATE_READ_KEY;
 8000430:	4b40      	ldr	r3, [pc, #256]	; (8000534 <MIDI_process+0x16c>)
 8000432:	2201      	movs	r2, #1
 8000434:	701a      	strb	r2, [r3, #0]
            break;
 8000436:	e076      	b.n	8000526 <MIDI_process+0x15e>

        case STATUS_AFTERTOUCH:
            break;

        case STATUS_CONTROL_CHANGE:
        	state = STATE_CONTROL_CHANGE;
 8000438:	4b3e      	ldr	r3, [pc, #248]	; (8000534 <MIDI_process+0x16c>)
 800043a:	2206      	movs	r2, #6
 800043c:	701a      	strb	r2, [r3, #0]
            break;
 800043e:	e072      	b.n	8000526 <MIDI_process+0x15e>
            break;
        }
    }
    else {
        //if the first byte isnâ€™t a status byte, then we are in the previous status. aka running status. depending on current status
        switch(state) {
 8000440:	4b3c      	ldr	r3, [pc, #240]	; (8000534 <MIDI_process+0x16c>)
 8000442:	781b      	ldrb	r3, [r3, #0]
 8000444:	2b08      	cmp	r3, #8
 8000446:	d042      	beq.n	80004ce <MIDI_process+0x106>
 8000448:	dd00      	ble.n	800044c <MIDI_process+0x84>
 800044a:	e065      	b.n	8000518 <MIDI_process+0x150>
 800044c:	2b06      	cmp	r3, #6
 800044e:	d032      	beq.n	80004b6 <MIDI_process+0xee>
 8000450:	dc62      	bgt.n	8000518 <MIDI_process+0x150>
 8000452:	2b01      	cmp	r3, #1
 8000454:	d002      	beq.n	800045c <MIDI_process+0x94>
 8000456:	2b02      	cmp	r3, #2
 8000458:	d008      	beq.n	800046c <MIDI_process+0xa4>
        		set_pulse(record_scratch_pulse);
        	}
        	break;

        default:
        	break;
 800045a:	e05d      	b.n	8000518 <MIDI_process+0x150>
        	recived_key = byte1;
 800045c:	1dfb      	adds	r3, r7, #7
 800045e:	781a      	ldrb	r2, [r3, #0]
 8000460:	4b35      	ldr	r3, [pc, #212]	; (8000538 <MIDI_process+0x170>)
 8000462:	601a      	str	r2, [r3, #0]
        	state = STATE_READ_VELOCITY;
 8000464:	4b33      	ldr	r3, [pc, #204]	; (8000534 <MIDI_process+0x16c>)
 8000466:	2202      	movs	r2, #2
 8000468:	701a      	strb	r2, [r3, #0]
        	break;
 800046a:	e05c      	b.n	8000526 <MIDI_process+0x15e>
        	recived_velocity = byte1;
 800046c:	1dfb      	adds	r3, r7, #7
 800046e:	781a      	ldrb	r2, [r3, #0]
 8000470:	4b32      	ldr	r3, [pc, #200]	; (800053c <MIDI_process+0x174>)
 8000472:	601a      	str	r2, [r3, #0]
        	if (recived_key == ram_config.note && recived_velocity > 0) {
 8000474:	4b32      	ldr	r3, [pc, #200]	; (8000540 <MIDI_process+0x178>)
 8000476:	681a      	ldr	r2, [r3, #0]
 8000478:	4b2f      	ldr	r3, [pc, #188]	; (8000538 <MIDI_process+0x170>)
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	429a      	cmp	r2, r3
 800047e:	d10c      	bne.n	800049a <MIDI_process+0xd2>
 8000480:	4b2e      	ldr	r3, [pc, #184]	; (800053c <MIDI_process+0x174>)
 8000482:	681b      	ldr	r3, [r3, #0]
 8000484:	2b00      	cmp	r3, #0
 8000486:	d008      	beq.n	800049a <MIDI_process+0xd2>
            	read_key_num += 1;
 8000488:	4b2e      	ldr	r3, [pc, #184]	; (8000544 <MIDI_process+0x17c>)
 800048a:	681b      	ldr	r3, [r3, #0]
 800048c:	1c5a      	adds	r2, r3, #1
 800048e:	4b2d      	ldr	r3, [pc, #180]	; (8000544 <MIDI_process+0x17c>)
 8000490:	601a      	str	r2, [r3, #0]
        		state = STATE_PLAY_NOTE;
 8000492:	4b28      	ldr	r3, [pc, #160]	; (8000534 <MIDI_process+0x16c>)
 8000494:	2205      	movs	r2, #5
 8000496:	701a      	strb	r2, [r3, #0]
 8000498:	e002      	b.n	80004a0 <MIDI_process+0xd8>
        		state = STATE_READ_KEY;
 800049a:	4b26      	ldr	r3, [pc, #152]	; (8000534 <MIDI_process+0x16c>)
 800049c:	2201      	movs	r2, #1
 800049e:	701a      	strb	r2, [r3, #0]
        	if(recived_velocity > 0) {
 80004a0:	4b26      	ldr	r3, [pc, #152]	; (800053c <MIDI_process+0x174>)
 80004a2:	681b      	ldr	r3, [r3, #0]
 80004a4:	2b00      	cmp	r3, #0
 80004a6:	d039      	beq.n	800051c <MIDI_process+0x154>
        		_process_programming_state(recived_key);
 80004a8:	4b23      	ldr	r3, [pc, #140]	; (8000538 <MIDI_process+0x170>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	0018      	movs	r0, r3
 80004b0:	f000 f856 	bl	8000560 <_process_programming_state>
    		break;
 80004b4:	e032      	b.n	800051c <MIDI_process+0x154>
        	recived_control_number = byte1;
 80004b6:	1dfb      	adds	r3, r7, #7
 80004b8:	781a      	ldrb	r2, [r3, #0]
 80004ba:	4b23      	ldr	r3, [pc, #140]	; (8000548 <MIDI_process+0x180>)
 80004bc:	601a      	str	r2, [r3, #0]
        	if(recived_control_number == 1) {
 80004be:	4b22      	ldr	r3, [pc, #136]	; (8000548 <MIDI_process+0x180>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	2b01      	cmp	r3, #1
 80004c4:	d12c      	bne.n	8000520 <MIDI_process+0x158>
        		state = STATE_MODULATION_CHANGE;
 80004c6:	4b1b      	ldr	r3, [pc, #108]	; (8000534 <MIDI_process+0x16c>)
 80004c8:	2208      	movs	r2, #8
 80004ca:	701a      	strb	r2, [r3, #0]
        	break;
 80004cc:	e028      	b.n	8000520 <MIDI_process+0x158>
        	recived_modulation = byte1;
 80004ce:	1dfb      	adds	r3, r7, #7
 80004d0:	781a      	ldrb	r2, [r3, #0]
 80004d2:	4b1e      	ldr	r3, [pc, #120]	; (800054c <MIDI_process+0x184>)
 80004d4:	601a      	str	r2, [r3, #0]
        	if(programming_state == RECORD_SCRATCH) {
 80004d6:	4b1e      	ldr	r3, [pc, #120]	; (8000550 <MIDI_process+0x188>)
 80004d8:	781b      	ldrb	r3, [r3, #0]
 80004da:	2b05      	cmp	r3, #5
 80004dc:	d122      	bne.n	8000524 <MIDI_process+0x15c>
        		record_scratch_pulse = ((MAXIMUM_PWM_POSITION - MINIMUM_PWM_POSITION) * recived_modulation) / 128 + MINIMUM_PWM_POSITION;
 80004de:	4b1b      	ldr	r3, [pc, #108]	; (800054c <MIDI_process+0x184>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	4a1c      	ldr	r2, [pc, #112]	; (8000554 <MIDI_process+0x18c>)
 80004e4:	4353      	muls	r3, r2
 80004e6:	09db      	lsrs	r3, r3, #7
 80004e8:	4a1b      	ldr	r2, [pc, #108]	; (8000558 <MIDI_process+0x190>)
 80004ea:	189a      	adds	r2, r3, r2
 80004ec:	4b1b      	ldr	r3, [pc, #108]	; (800055c <MIDI_process+0x194>)
 80004ee:	601a      	str	r2, [r3, #0]
        		set_pulse(record_scratch_pulse);
 80004f0:	4b1a      	ldr	r3, [pc, #104]	; (800055c <MIDI_process+0x194>)
 80004f2:	681b      	ldr	r3, [r3, #0]
 80004f4:	0018      	movs	r0, r3
 80004f6:	f000 f8b7 	bl	8000668 <set_pulse>
        	break;
 80004fa:	e013      	b.n	8000524 <MIDI_process+0x15c>
        	break;
 80004fc:	46c0      	nop			; (mov r8, r8)
 80004fe:	e012      	b.n	8000526 <MIDI_process+0x15e>
            break;
 8000500:	46c0      	nop			; (mov r8, r8)
 8000502:	e010      	b.n	8000526 <MIDI_process+0x15e>
            break;
 8000504:	46c0      	nop			; (mov r8, r8)
 8000506:	e00e      	b.n	8000526 <MIDI_process+0x15e>
            break;
 8000508:	46c0      	nop			; (mov r8, r8)
 800050a:	e00c      	b.n	8000526 <MIDI_process+0x15e>
            break;
 800050c:	46c0      	nop			; (mov r8, r8)
 800050e:	e00a      	b.n	8000526 <MIDI_process+0x15e>
            break;
 8000510:	46c0      	nop			; (mov r8, r8)
 8000512:	e008      	b.n	8000526 <MIDI_process+0x15e>
            break;
 8000514:	46c0      	nop			; (mov r8, r8)
 8000516:	e006      	b.n	8000526 <MIDI_process+0x15e>
        	break;
 8000518:	46c0      	nop			; (mov r8, r8)
 800051a:	e004      	b.n	8000526 <MIDI_process+0x15e>
    		break;
 800051c:	46c0      	nop			; (mov r8, r8)
 800051e:	e002      	b.n	8000526 <MIDI_process+0x15e>
        	break;
 8000520:	46c0      	nop			; (mov r8, r8)
 8000522:	e000      	b.n	8000526 <MIDI_process+0x15e>
        	break;
 8000524:	46c0      	nop			; (mov r8, r8)
        }
    }
}
 8000526:	46c0      	nop			; (mov r8, r8)
 8000528:	46bd      	mov	sp, r7
 800052a:	b002      	add	sp, #8
 800052c:	bd80      	pop	{r7, pc}
 800052e:	46c0      	nop			; (mov r8, r8)
 8000530:	2000002c 	.word	0x2000002c
 8000534:	2000004c 	.word	0x2000004c
 8000538:	20000058 	.word	0x20000058
 800053c:	20000054 	.word	0x20000054
 8000540:	20000038 	.word	0x20000038
 8000544:	20000030 	.word	0x20000030
 8000548:	20000050 	.word	0x20000050
 800054c:	20000048 	.word	0x20000048
 8000550:	2000004d 	.word	0x2000004d
 8000554:	00006978 	.word	0x00006978
 8000558:	000032c8 	.word	0x000032c8
 800055c:	20000044 	.word	0x20000044

08000560 <_process_programming_state>:

// State machine for programming state (programming state is for changing paramaters in flash)
void _process_programming_state(uint8_t note) {
 8000560:	b580      	push	{r7, lr}
 8000562:	b082      	sub	sp, #8
 8000564:	af00      	add	r7, sp, #0
 8000566:	0002      	movs	r2, r0
 8000568:	1dfb      	adds	r3, r7, #7
 800056a:	701a      	strb	r2, [r3, #0]
	// TODO move these magic numbers to another location
	switch(programming_state) {
 800056c:	4b39      	ldr	r3, [pc, #228]	; (8000654 <_process_programming_state+0xf4>)
 800056e:	781b      	ldrb	r3, [r3, #0]
 8000570:	2b05      	cmp	r3, #5
 8000572:	d900      	bls.n	8000576 <_process_programming_state+0x16>
 8000574:	e069      	b.n	800064a <_process_programming_state+0xea>
 8000576:	009a      	lsls	r2, r3, #2
 8000578:	4b37      	ldr	r3, [pc, #220]	; (8000658 <_process_programming_state+0xf8>)
 800057a:	18d3      	adds	r3, r2, r3
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	469f      	mov	pc, r3
	case PASSCODE_NONE:
		if (note == PROGRAMMING_MODE_PASSCODE_1) {
 8000580:	1dfb      	adds	r3, r7, #7
 8000582:	781b      	ldrb	r3, [r3, #0]
 8000584:	2b18      	cmp	r3, #24
 8000586:	d103      	bne.n	8000590 <_process_programming_state+0x30>
			programming_state = PASSCODE_1;
 8000588:	4b32      	ldr	r3, [pc, #200]	; (8000654 <_process_programming_state+0xf4>)
 800058a:	2201      	movs	r2, #1
 800058c:	701a      	strb	r2, [r3, #0]
		}
		else {
			programming_state = PASSCODE_NONE;
		}
		break;
 800058e:	e05d      	b.n	800064c <_process_programming_state+0xec>
			programming_state = PASSCODE_NONE;
 8000590:	4b30      	ldr	r3, [pc, #192]	; (8000654 <_process_programming_state+0xf4>)
 8000592:	2200      	movs	r2, #0
 8000594:	701a      	strb	r2, [r3, #0]
		break;
 8000596:	e059      	b.n	800064c <_process_programming_state+0xec>
	case PASSCODE_1:
		if (note == PROGRAMMING_MODE_PASSCODE_2) {
 8000598:	1dfb      	adds	r3, r7, #7
 800059a:	781b      	ldrb	r3, [r3, #0]
 800059c:	2b16      	cmp	r3, #22
 800059e:	d103      	bne.n	80005a8 <_process_programming_state+0x48>
			programming_state = PASSCODE_2;
 80005a0:	4b2c      	ldr	r3, [pc, #176]	; (8000654 <_process_programming_state+0xf4>)
 80005a2:	2202      	movs	r2, #2
 80005a4:	701a      	strb	r2, [r3, #0]
		}
		else {
			programming_state = PASSCODE_NONE;
		}
		break;
 80005a6:	e051      	b.n	800064c <_process_programming_state+0xec>
			programming_state = PASSCODE_NONE;
 80005a8:	4b2a      	ldr	r3, [pc, #168]	; (8000654 <_process_programming_state+0xf4>)
 80005aa:	2200      	movs	r2, #0
 80005ac:	701a      	strb	r2, [r3, #0]
		break;
 80005ae:	e04d      	b.n	800064c <_process_programming_state+0xec>
	case PASSCODE_2:
		if (note == PROGRAMMING_MODE_PASSCODE_3) {
 80005b0:	1dfb      	adds	r3, r7, #7
 80005b2:	781b      	ldrb	r3, [r3, #0]
 80005b4:	2b17      	cmp	r3, #23
 80005b6:	d103      	bne.n	80005c0 <_process_programming_state+0x60>
			programming_state = PASSCODE_3;
 80005b8:	4b26      	ldr	r3, [pc, #152]	; (8000654 <_process_programming_state+0xf4>)
 80005ba:	2203      	movs	r2, #3
 80005bc:	701a      	strb	r2, [r3, #0]
		}
		else {
			programming_state = PASSCODE_NONE;
		}
		break;
 80005be:	e045      	b.n	800064c <_process_programming_state+0xec>
			programming_state = PASSCODE_NONE;
 80005c0:	4b24      	ldr	r3, [pc, #144]	; (8000654 <_process_programming_state+0xf4>)
 80005c2:	2200      	movs	r2, #0
 80005c4:	701a      	strb	r2, [r3, #0]
		break;
 80005c6:	e041      	b.n	800064c <_process_programming_state+0xec>
	case PASSCODE_3:
		if (note == PROGRAMMING_MODE_PASSCODE_4) {
 80005c8:	1dfb      	adds	r3, r7, #7
 80005ca:	781b      	ldrb	r3, [r3, #0]
 80005cc:	2b15      	cmp	r3, #21
 80005ce:	d10b      	bne.n	80005e8 <_process_programming_state+0x88>
			programming_state = PROGRAMMING;
 80005d0:	4b20      	ldr	r3, [pc, #128]	; (8000654 <_process_programming_state+0xf4>)
 80005d2:	2204      	movs	r2, #4
 80005d4:	701a      	strb	r2, [r3, #0]
			state = STATE_PROGRAMMING;
 80005d6:	4b21      	ldr	r3, [pc, #132]	; (800065c <_process_programming_state+0xfc>)
 80005d8:	2209      	movs	r2, #9
 80005da:	701a      	strb	r2, [r3, #0]
			led_on();
 80005dc:	f7ff feb8 	bl	8000350 <led_on>
			blink(2);
 80005e0:	2002      	movs	r0, #2
 80005e2:	f7ff fed8 	bl	8000396 <blink>
		}
		else {
			programming_state = PASSCODE_NONE;
		}
		break;
 80005e6:	e031      	b.n	800064c <_process_programming_state+0xec>
			programming_state = PASSCODE_NONE;
 80005e8:	4b1a      	ldr	r3, [pc, #104]	; (8000654 <_process_programming_state+0xf4>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	701a      	strb	r2, [r3, #0]
		break;
 80005ee:	e02d      	b.n	800064c <_process_programming_state+0xec>
	case PROGRAMMING:
		if (note == ram_config.note) {
 80005f0:	1dfb      	adds	r3, r7, #7
 80005f2:	781a      	ldrb	r2, [r3, #0]
 80005f4:	4b1a      	ldr	r3, [pc, #104]	; (8000660 <_process_programming_state+0x100>)
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d103      	bne.n	8000604 <_process_programming_state+0xa4>
			programming_state = RECORD_SCRATCH;
 80005fc:	4b15      	ldr	r3, [pc, #84]	; (8000654 <_process_programming_state+0xf4>)
 80005fe:	2205      	movs	r2, #5
 8000600:	701a      	strb	r2, [r3, #0]
		}
		else {
			programming_state = PASSCODE_NONE;
			led_off();
		}
		break;
 8000602:	e023      	b.n	800064c <_process_programming_state+0xec>
			programming_state = PASSCODE_NONE;
 8000604:	4b13      	ldr	r3, [pc, #76]	; (8000654 <_process_programming_state+0xf4>)
 8000606:	2200      	movs	r2, #0
 8000608:	701a      	strb	r2, [r3, #0]
			led_off();
 800060a:	f7ff fead 	bl	8000368 <led_off>
		break;
 800060e:	e01d      	b.n	800064c <_process_programming_state+0xec>
	case RECORD_SCRATCH:
		if (note == PROGRAMMING_MODE_SAVE_LEFT_POS) {
 8000610:	1dfb      	adds	r3, r7, #7
 8000612:	781b      	ldrb	r3, [r3, #0]
 8000614:	2b19      	cmp	r3, #25
 8000616:	d104      	bne.n	8000622 <_process_programming_state+0xc2>
			ram_config.strummed_off_position = record_scratch_pulse;
 8000618:	4b12      	ldr	r3, [pc, #72]	; (8000664 <_process_programming_state+0x104>)
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	4b10      	ldr	r3, [pc, #64]	; (8000660 <_process_programming_state+0x100>)
 800061e:	609a      	str	r2, [r3, #8]
			Write_Flash();
		}
		else {
			programming_state = PASSCODE_NONE;
		}
		break;
 8000620:	e014      	b.n	800064c <_process_programming_state+0xec>
		else if (note == PROGRAMMING_MODE_SAVE_RIGHT_POS) {
 8000622:	1dfb      	adds	r3, r7, #7
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	2b1b      	cmp	r3, #27
 8000628:	d104      	bne.n	8000634 <_process_programming_state+0xd4>
			ram_config.strummed_on_position = record_scratch_pulse;
 800062a:	4b0e      	ldr	r3, [pc, #56]	; (8000664 <_process_programming_state+0x104>)
 800062c:	681a      	ldr	r2, [r3, #0]
 800062e:	4b0c      	ldr	r3, [pc, #48]	; (8000660 <_process_programming_state+0x100>)
 8000630:	605a      	str	r2, [r3, #4]
		break;
 8000632:	e00b      	b.n	800064c <_process_programming_state+0xec>
		else if (note == PROGRAMMING_MODE_SAVE_CHANGES) {
 8000634:	1dfb      	adds	r3, r7, #7
 8000636:	781b      	ldrb	r3, [r3, #0]
 8000638:	2b1a      	cmp	r3, #26
 800063a:	d102      	bne.n	8000642 <_process_programming_state+0xe2>
			Write_Flash();
 800063c:	f7ff fe28 	bl	8000290 <Write_Flash>
		break;
 8000640:	e004      	b.n	800064c <_process_programming_state+0xec>
			programming_state = PASSCODE_NONE;
 8000642:	4b04      	ldr	r3, [pc, #16]	; (8000654 <_process_programming_state+0xf4>)
 8000644:	2200      	movs	r2, #0
 8000646:	701a      	strb	r2, [r3, #0]
		break;
 8000648:	e000      	b.n	800064c <_process_programming_state+0xec>

    default:
    	break;
 800064a:	46c0      	nop			; (mov r8, r8)
	}
}
 800064c:	46c0      	nop			; (mov r8, r8)
 800064e:	46bd      	mov	sp, r7
 8000650:	b002      	add	sp, #8
 8000652:	bd80      	pop	{r7, pc}
 8000654:	2000004d 	.word	0x2000004d
 8000658:	08003264 	.word	0x08003264
 800065c:	2000004c 	.word	0x2000004c
 8000660:	20000038 	.word	0x20000038
 8000664:	20000044 	.word	0x20000044

08000668 <set_pulse>:
#include "./main.h"

bool is_flipped = false;

// Sets servo PWM pulse
void set_pulse(uint32_t p) {
 8000668:	b580      	push	{r7, lr}
 800066a:	b082      	sub	sp, #8
 800066c:	af00      	add	r7, sp, #0
 800066e:	6078      	str	r0, [r7, #4]
	TIM1->CCR2 = p;
 8000670:	4b03      	ldr	r3, [pc, #12]	; (8000680 <set_pulse+0x18>)
 8000672:	687a      	ldr	r2, [r7, #4]
 8000674:	639a      	str	r2, [r3, #56]	; 0x38
}
 8000676:	46c0      	nop			; (mov r8, r8)
 8000678:	46bd      	mov	sp, r7
 800067a:	b002      	add	sp, #8
 800067c:	bd80      	pop	{r7, pc}
 800067e:	46c0      	nop			; (mov r8, r8)
 8000680:	40012c00 	.word	0x40012c00

08000684 <strum>:

int key_read_num = 5;

// Moves the servo across the guitar strings once
void strum() {
 8000684:	b580      	push	{r7, lr}
 8000686:	af00      	add	r7, sp, #0
    if(is_flipped == false) {
 8000688:	4b0d      	ldr	r3, [pc, #52]	; (80006c0 <strum+0x3c>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	2201      	movs	r2, #1
 800068e:	4053      	eors	r3, r2
 8000690:	b2db      	uxtb	r3, r3
 8000692:	2b00      	cmp	r3, #0
 8000694:	d008      	beq.n	80006a8 <strum+0x24>
        set_pulse(ram_config.strummed_on_position);
 8000696:	4b0b      	ldr	r3, [pc, #44]	; (80006c4 <strum+0x40>)
 8000698:	685b      	ldr	r3, [r3, #4]
 800069a:	0018      	movs	r0, r3
 800069c:	f7ff ffe4 	bl	8000668 <set_pulse>
        is_flipped = true;
 80006a0:	4b07      	ldr	r3, [pc, #28]	; (80006c0 <strum+0x3c>)
 80006a2:	2201      	movs	r2, #1
 80006a4:	701a      	strb	r2, [r3, #0]
    }
    else {
        set_pulse(ram_config.strummed_off_position);
        is_flipped = false;
    }
}
 80006a6:	e007      	b.n	80006b8 <strum+0x34>
        set_pulse(ram_config.strummed_off_position);
 80006a8:	4b06      	ldr	r3, [pc, #24]	; (80006c4 <strum+0x40>)
 80006aa:	689b      	ldr	r3, [r3, #8]
 80006ac:	0018      	movs	r0, r3
 80006ae:	f7ff ffdb 	bl	8000668 <set_pulse>
        is_flipped = false;
 80006b2:	4b03      	ldr	r3, [pc, #12]	; (80006c0 <strum+0x3c>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	701a      	strb	r2, [r3, #0]
}
 80006b8:	46c0      	nop			; (mov r8, r8)
 80006ba:	46bd      	mov	sp, r7
 80006bc:	bd80      	pop	{r7, pc}
 80006be:	46c0      	nop			; (mov r8, r8)
 80006c0:	20000034 	.word	0x20000034
 80006c4:	20000038 	.word	0x20000038

080006c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006cc:	f000 fabc 	bl	8000c48 <HAL_Init>

  /* USER CODE BEGIN Init */
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006d0:	f000 f836 	bl	8000740 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006d4:	f000 f962 	bl	800099c <MX_GPIO_Init>
  MX_TIM1_Init();
 80006d8:	f000 f894 	bl	8000804 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80006dc:	f000 f928 	bl	8000930 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80006e0:	4b13      	ldr	r3, [pc, #76]	; (8000730 <main+0x68>)
 80006e2:	2104      	movs	r1, #4
 80006e4:	0018      	movs	r0, r3
 80006e6:	f001 fd1f 	bl	8002128 <HAL_TIM_PWM_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  init_config();
 80006ea:	f7ff fd99 	bl	8000220 <init_config>
  blink(3);
 80006ee:	2003      	movs	r0, #3
 80006f0:	f7ff fe51 	bl	8000396 <blink>
  toggle_led();
 80006f4:	f7ff fe44 	bl	8000380 <toggle_led>
  strum();
 80006f8:	f7ff ffc4 	bl	8000684 <strum>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	if(HAL_UART_Receive(&huart1, &message, 1, HAL_MAX_DELAY) == HAL_OK) {
 80006fc:	2301      	movs	r3, #1
 80006fe:	425b      	negs	r3, r3
 8000700:	490c      	ldr	r1, [pc, #48]	; (8000734 <main+0x6c>)
 8000702:	480d      	ldr	r0, [pc, #52]	; (8000738 <main+0x70>)
 8000704:	2201      	movs	r2, #1
 8000706:	f002 f9e5 	bl	8002ad4 <HAL_UART_Receive>
 800070a:	1e03      	subs	r3, r0, #0
 800070c:	d104      	bne.n	8000718 <main+0x50>
		MIDI_process(message);
 800070e:	4b09      	ldr	r3, [pc, #36]	; (8000734 <main+0x6c>)
 8000710:	781b      	ldrb	r3, [r3, #0]
 8000712:	0018      	movs	r0, r3
 8000714:	f7ff fe58 	bl	80003c8 <MIDI_process>
	}

	if (state == STATE_PLAY_NOTE) {
 8000718:	4b08      	ldr	r3, [pc, #32]	; (800073c <main+0x74>)
 800071a:	781b      	ldrb	r3, [r3, #0]
 800071c:	2b05      	cmp	r3, #5
 800071e:	d1ed      	bne.n	80006fc <main+0x34>
		toggle_led();
 8000720:	f7ff fe2e 	bl	8000380 <toggle_led>
		strum();
 8000724:	f7ff ffae 	bl	8000684 <strum>
		state = STATE_READ_KEY;
 8000728:	4b04      	ldr	r3, [pc, #16]	; (800073c <main+0x74>)
 800072a:	2201      	movs	r2, #1
 800072c:	701a      	strb	r2, [r3, #0]
	if(HAL_UART_Receive(&huart1, &message, 1, HAL_MAX_DELAY) == HAL_OK) {
 800072e:	e7e5      	b.n	80006fc <main+0x34>
 8000730:	200000e0 	.word	0x200000e0
 8000734:	20000000 	.word	0x20000000
 8000738:	2000005c 	.word	0x2000005c
 800073c:	2000004c 	.word	0x2000004c

08000740 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000740:	b590      	push	{r4, r7, lr}
 8000742:	b095      	sub	sp, #84	; 0x54
 8000744:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000746:	2420      	movs	r4, #32
 8000748:	193b      	adds	r3, r7, r4
 800074a:	0018      	movs	r0, r3
 800074c:	2330      	movs	r3, #48	; 0x30
 800074e:	001a      	movs	r2, r3
 8000750:	2100      	movs	r1, #0
 8000752:	f002 fd63 	bl	800321c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000756:	2310      	movs	r3, #16
 8000758:	18fb      	adds	r3, r7, r3
 800075a:	0018      	movs	r0, r3
 800075c:	2310      	movs	r3, #16
 800075e:	001a      	movs	r2, r3
 8000760:	2100      	movs	r1, #0
 8000762:	f002 fd5b 	bl	800321c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000766:	003b      	movs	r3, r7
 8000768:	0018      	movs	r0, r3
 800076a:	2310      	movs	r3, #16
 800076c:	001a      	movs	r2, r3
 800076e:	2100      	movs	r1, #0
 8000770:	f002 fd54 	bl	800321c <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000774:	0021      	movs	r1, r4
 8000776:	187b      	adds	r3, r7, r1
 8000778:	2202      	movs	r2, #2
 800077a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2201      	movs	r2, #1
 8000780:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000782:	187b      	adds	r3, r7, r1
 8000784:	2210      	movs	r2, #16
 8000786:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000788:	187b      	adds	r3, r7, r1
 800078a:	2202      	movs	r2, #2
 800078c:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800078e:	187b      	adds	r3, r7, r1
 8000790:	2200      	movs	r2, #0
 8000792:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL12;
 8000794:	187b      	adds	r3, r7, r1
 8000796:	22a0      	movs	r2, #160	; 0xa0
 8000798:	0392      	lsls	r2, r2, #14
 800079a:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV1;
 800079c:	187b      	adds	r3, r7, r1
 800079e:	2200      	movs	r2, #0
 80007a0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007a2:	187b      	adds	r3, r7, r1
 80007a4:	0018      	movs	r0, r3
 80007a6:	f000 ff35 	bl	8001614 <HAL_RCC_OscConfig>
 80007aa:	1e03      	subs	r3, r0, #0
 80007ac:	d001      	beq.n	80007b2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 80007ae:	f000 f92d 	bl	8000a0c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007b2:	2110      	movs	r1, #16
 80007b4:	187b      	adds	r3, r7, r1
 80007b6:	2207      	movs	r2, #7
 80007b8:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007ba:	187b      	adds	r3, r7, r1
 80007bc:	2202      	movs	r2, #2
 80007be:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007c0:	187b      	adds	r3, r7, r1
 80007c2:	2200      	movs	r2, #0
 80007c4:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007c6:	187b      	adds	r3, r7, r1
 80007c8:	2200      	movs	r2, #0
 80007ca:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 80007cc:	187b      	adds	r3, r7, r1
 80007ce:	2101      	movs	r1, #1
 80007d0:	0018      	movs	r0, r3
 80007d2:	f001 fa39 	bl	8001c48 <HAL_RCC_ClockConfig>
 80007d6:	1e03      	subs	r3, r0, #0
 80007d8:	d001      	beq.n	80007de <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80007da:	f000 f917 	bl	8000a0c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80007de:	003b      	movs	r3, r7
 80007e0:	2201      	movs	r2, #1
 80007e2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK1;
 80007e4:	003b      	movs	r3, r7
 80007e6:	2200      	movs	r2, #0
 80007e8:	609a      	str	r2, [r3, #8]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007ea:	003b      	movs	r3, r7
 80007ec:	0018      	movs	r0, r3
 80007ee:	f001 fb7d 	bl	8001eec <HAL_RCCEx_PeriphCLKConfig>
 80007f2:	1e03      	subs	r3, r0, #0
 80007f4:	d001      	beq.n	80007fa <SystemClock_Config+0xba>
  {
    Error_Handler();
 80007f6:	f000 f909 	bl	8000a0c <Error_Handler>
  }
}
 80007fa:	46c0      	nop			; (mov r8, r8)
 80007fc:	46bd      	mov	sp, r7
 80007fe:	b015      	add	sp, #84	; 0x54
 8000800:	bd90      	pop	{r4, r7, pc}
	...

08000804 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b092      	sub	sp, #72	; 0x48
 8000808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800080a:	2340      	movs	r3, #64	; 0x40
 800080c:	18fb      	adds	r3, r7, r3
 800080e:	0018      	movs	r0, r3
 8000810:	2308      	movs	r3, #8
 8000812:	001a      	movs	r2, r3
 8000814:	2100      	movs	r1, #0
 8000816:	f002 fd01 	bl	800321c <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 800081a:	2324      	movs	r3, #36	; 0x24
 800081c:	18fb      	adds	r3, r7, r3
 800081e:	0018      	movs	r0, r3
 8000820:	231c      	movs	r3, #28
 8000822:	001a      	movs	r2, r3
 8000824:	2100      	movs	r1, #0
 8000826:	f002 fcf9 	bl	800321c <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800082a:	1d3b      	adds	r3, r7, #4
 800082c:	0018      	movs	r0, r3
 800082e:	2320      	movs	r3, #32
 8000830:	001a      	movs	r2, r3
 8000832:	2100      	movs	r1, #0
 8000834:	f002 fcf2 	bl	800321c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000838:	4b3a      	ldr	r3, [pc, #232]	; (8000924 <MX_TIM1_Init+0x120>)
 800083a:	4a3b      	ldr	r2, [pc, #236]	; (8000928 <MX_TIM1_Init+0x124>)
 800083c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 1;
 800083e:	4b39      	ldr	r3, [pc, #228]	; (8000924 <MX_TIM1_Init+0x120>)
 8000840:	2201      	movs	r2, #1
 8000842:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000844:	4b37      	ldr	r3, [pc, #220]	; (8000924 <MX_TIM1_Init+0x120>)
 8000846:	2200      	movs	r2, #0
 8000848:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800084a:	4b36      	ldr	r3, [pc, #216]	; (8000924 <MX_TIM1_Init+0x120>)
 800084c:	4a37      	ldr	r2, [pc, #220]	; (800092c <MX_TIM1_Init+0x128>)
 800084e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000850:	4b34      	ldr	r3, [pc, #208]	; (8000924 <MX_TIM1_Init+0x120>)
 8000852:	2200      	movs	r2, #0
 8000854:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000856:	4b33      	ldr	r3, [pc, #204]	; (8000924 <MX_TIM1_Init+0x120>)
 8000858:	2200      	movs	r2, #0
 800085a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800085c:	4b31      	ldr	r3, [pc, #196]	; (8000924 <MX_TIM1_Init+0x120>)
 800085e:	2200      	movs	r2, #0
 8000860:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000862:	4b30      	ldr	r3, [pc, #192]	; (8000924 <MX_TIM1_Init+0x120>)
 8000864:	0018      	movs	r0, r3
 8000866:	f001 fc0f 	bl	8002088 <HAL_TIM_PWM_Init>
 800086a:	1e03      	subs	r3, r0, #0
 800086c:	d001      	beq.n	8000872 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 800086e:	f000 f8cd 	bl	8000a0c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000872:	2140      	movs	r1, #64	; 0x40
 8000874:	187b      	adds	r3, r7, r1
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800087a:	187b      	adds	r3, r7, r1
 800087c:	2200      	movs	r2, #0
 800087e:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000880:	187a      	adds	r2, r7, r1
 8000882:	4b28      	ldr	r3, [pc, #160]	; (8000924 <MX_TIM1_Init+0x120>)
 8000884:	0011      	movs	r1, r2
 8000886:	0018      	movs	r0, r3
 8000888:	f002 f820 	bl	80028cc <HAL_TIMEx_MasterConfigSynchronization>
 800088c:	1e03      	subs	r3, r0, #0
 800088e:	d001      	beq.n	8000894 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8000890:	f000 f8bc 	bl	8000a0c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000894:	2124      	movs	r1, #36	; 0x24
 8000896:	187b      	adds	r3, r7, r1
 8000898:	2260      	movs	r2, #96	; 0x60
 800089a:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800089c:	187b      	adds	r3, r7, r1
 800089e:	2200      	movs	r2, #0
 80008a0:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80008a2:	187b      	adds	r3, r7, r1
 80008a4:	2200      	movs	r2, #0
 80008a6:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80008a8:	187b      	adds	r3, r7, r1
 80008aa:	2200      	movs	r2, #0
 80008ac:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80008ae:	187b      	adds	r3, r7, r1
 80008b0:	2200      	movs	r2, #0
 80008b2:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80008b4:	187b      	adds	r3, r7, r1
 80008b6:	2200      	movs	r2, #0
 80008b8:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80008ba:	187b      	adds	r3, r7, r1
 80008bc:	2200      	movs	r2, #0
 80008be:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80008c0:	1879      	adds	r1, r7, r1
 80008c2:	4b18      	ldr	r3, [pc, #96]	; (8000924 <MX_TIM1_Init+0x120>)
 80008c4:	2204      	movs	r2, #4
 80008c6:	0018      	movs	r0, r3
 80008c8:	f001 fcd4 	bl	8002274 <HAL_TIM_PWM_ConfigChannel>
 80008cc:	1e03      	subs	r3, r0, #0
 80008ce:	d001      	beq.n	80008d4 <MX_TIM1_Init+0xd0>
  {
    Error_Handler();
 80008d0:	f000 f89c 	bl	8000a0c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80008d4:	1d3b      	adds	r3, r7, #4
 80008d6:	2200      	movs	r2, #0
 80008d8:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80008da:	1d3b      	adds	r3, r7, #4
 80008dc:	2200      	movs	r2, #0
 80008de:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80008e0:	1d3b      	adds	r3, r7, #4
 80008e2:	2200      	movs	r2, #0
 80008e4:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80008e6:	1d3b      	adds	r3, r7, #4
 80008e8:	2200      	movs	r2, #0
 80008ea:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80008ec:	1d3b      	adds	r3, r7, #4
 80008ee:	2200      	movs	r2, #0
 80008f0:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	2280      	movs	r2, #128	; 0x80
 80008f6:	0192      	lsls	r2, r2, #6
 80008f8:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80008fa:	1d3b      	adds	r3, r7, #4
 80008fc:	2200      	movs	r2, #0
 80008fe:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000900:	1d3a      	adds	r2, r7, #4
 8000902:	4b08      	ldr	r3, [pc, #32]	; (8000924 <MX_TIM1_Init+0x120>)
 8000904:	0011      	movs	r1, r2
 8000906:	0018      	movs	r0, r3
 8000908:	f002 f832 	bl	8002970 <HAL_TIMEx_ConfigBreakDeadTime>
 800090c:	1e03      	subs	r3, r0, #0
 800090e:	d001      	beq.n	8000914 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8000910:	f000 f87c 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000914:	4b03      	ldr	r3, [pc, #12]	; (8000924 <MX_TIM1_Init+0x120>)
 8000916:	0018      	movs	r0, r3
 8000918:	f000 f8c2 	bl	8000aa0 <HAL_TIM_MspPostInit>

}
 800091c:	46c0      	nop			; (mov r8, r8)
 800091e:	46bd      	mov	sp, r7
 8000920:	b012      	add	sp, #72	; 0x48
 8000922:	bd80      	pop	{r7, pc}
 8000924:	200000e0 	.word	0x200000e0
 8000928:	40012c00 	.word	0x40012c00
 800092c:	0000ffff 	.word	0x0000ffff

08000930 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000934:	4b16      	ldr	r3, [pc, #88]	; (8000990 <MX_USART1_UART_Init+0x60>)
 8000936:	4a17      	ldr	r2, [pc, #92]	; (8000994 <MX_USART1_UART_Init+0x64>)
 8000938:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 31250;
 800093a:	4b15      	ldr	r3, [pc, #84]	; (8000990 <MX_USART1_UART_Init+0x60>)
 800093c:	4a16      	ldr	r2, [pc, #88]	; (8000998 <MX_USART1_UART_Init+0x68>)
 800093e:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000940:	4b13      	ldr	r3, [pc, #76]	; (8000990 <MX_USART1_UART_Init+0x60>)
 8000942:	2200      	movs	r2, #0
 8000944:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000946:	4b12      	ldr	r3, [pc, #72]	; (8000990 <MX_USART1_UART_Init+0x60>)
 8000948:	2200      	movs	r2, #0
 800094a:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800094c:	4b10      	ldr	r3, [pc, #64]	; (8000990 <MX_USART1_UART_Init+0x60>)
 800094e:	2200      	movs	r2, #0
 8000950:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000952:	4b0f      	ldr	r3, [pc, #60]	; (8000990 <MX_USART1_UART_Init+0x60>)
 8000954:	220c      	movs	r2, #12
 8000956:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000958:	4b0d      	ldr	r3, [pc, #52]	; (8000990 <MX_USART1_UART_Init+0x60>)
 800095a:	2200      	movs	r2, #0
 800095c:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800095e:	4b0c      	ldr	r3, [pc, #48]	; (8000990 <MX_USART1_UART_Init+0x60>)
 8000960:	2200      	movs	r2, #0
 8000962:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000964:	4b0a      	ldr	r3, [pc, #40]	; (8000990 <MX_USART1_UART_Init+0x60>)
 8000966:	2200      	movs	r2, #0
 8000968:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXOVERRUNDISABLE_INIT;
 800096a:	4b09      	ldr	r3, [pc, #36]	; (8000990 <MX_USART1_UART_Init+0x60>)
 800096c:	2210      	movs	r2, #16
 800096e:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.OverrunDisable = UART_ADVFEATURE_OVERRUN_DISABLE;
 8000970:	4b07      	ldr	r3, [pc, #28]	; (8000990 <MX_USART1_UART_Init+0x60>)
 8000972:	2280      	movs	r2, #128	; 0x80
 8000974:	0152      	lsls	r2, r2, #5
 8000976:	639a      	str	r2, [r3, #56]	; 0x38
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000978:	4b05      	ldr	r3, [pc, #20]	; (8000990 <MX_USART1_UART_Init+0x60>)
 800097a:	0018      	movs	r0, r3
 800097c:	f002 f856 	bl	8002a2c <HAL_UART_Init>
 8000980:	1e03      	subs	r3, r0, #0
 8000982:	d001      	beq.n	8000988 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000984:	f000 f842 	bl	8000a0c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000988:	46c0      	nop			; (mov r8, r8)
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	46c0      	nop			; (mov r8, r8)
 8000990:	2000005c 	.word	0x2000005c
 8000994:	40013800 	.word	0x40013800
 8000998:	00007a12 	.word	0x00007a12

0800099c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800099c:	b580      	push	{r7, lr}
 800099e:	b086      	sub	sp, #24
 80009a0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009a2:	1d3b      	adds	r3, r7, #4
 80009a4:	0018      	movs	r0, r3
 80009a6:	2314      	movs	r3, #20
 80009a8:	001a      	movs	r2, r3
 80009aa:	2100      	movs	r1, #0
 80009ac:	f002 fc36 	bl	800321c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80009b0:	4b15      	ldr	r3, [pc, #84]	; (8000a08 <MX_GPIO_Init+0x6c>)
 80009b2:	695a      	ldr	r2, [r3, #20]
 80009b4:	4b14      	ldr	r3, [pc, #80]	; (8000a08 <MX_GPIO_Init+0x6c>)
 80009b6:	2180      	movs	r1, #128	; 0x80
 80009b8:	0289      	lsls	r1, r1, #10
 80009ba:	430a      	orrs	r2, r1
 80009bc:	615a      	str	r2, [r3, #20]
 80009be:	4b12      	ldr	r3, [pc, #72]	; (8000a08 <MX_GPIO_Init+0x6c>)
 80009c0:	695a      	ldr	r2, [r3, #20]
 80009c2:	2380      	movs	r3, #128	; 0x80
 80009c4:	029b      	lsls	r3, r3, #10
 80009c6:	4013      	ands	r3, r2
 80009c8:	603b      	str	r3, [r7, #0]
 80009ca:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
 80009cc:	2390      	movs	r3, #144	; 0x90
 80009ce:	05db      	lsls	r3, r3, #23
 80009d0:	2200      	movs	r2, #0
 80009d2:	2110      	movs	r1, #16
 80009d4:	0018      	movs	r0, r3
 80009d6:	f000 fde5 	bl	80015a4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : led_Pin */
  GPIO_InitStruct.Pin = led_Pin;
 80009da:	1d3b      	adds	r3, r7, #4
 80009dc:	2210      	movs	r2, #16
 80009de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80009e0:	1d3b      	adds	r3, r7, #4
 80009e2:	2201      	movs	r2, #1
 80009e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009e6:	1d3b      	adds	r3, r7, #4
 80009e8:	2200      	movs	r2, #0
 80009ea:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009ec:	1d3b      	adds	r3, r7, #4
 80009ee:	2200      	movs	r2, #0
 80009f0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
 80009f2:	1d3a      	adds	r2, r7, #4
 80009f4:	2390      	movs	r3, #144	; 0x90
 80009f6:	05db      	lsls	r3, r3, #23
 80009f8:	0011      	movs	r1, r2
 80009fa:	0018      	movs	r0, r3
 80009fc:	f000 fc62 	bl	80012c4 <HAL_GPIO_Init>

}
 8000a00:	46c0      	nop			; (mov r8, r8)
 8000a02:	46bd      	mov	sp, r7
 8000a04:	b006      	add	sp, #24
 8000a06:	bd80      	pop	{r7, pc}
 8000a08:	40021000 	.word	0x40021000

08000a0c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a10:	46c0      	nop			; (mov r8, r8)
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
	...

08000a18 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b082      	sub	sp, #8
 8000a1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a1e:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <HAL_MspInit+0x44>)
 8000a20:	699a      	ldr	r2, [r3, #24]
 8000a22:	4b0e      	ldr	r3, [pc, #56]	; (8000a5c <HAL_MspInit+0x44>)
 8000a24:	2101      	movs	r1, #1
 8000a26:	430a      	orrs	r2, r1
 8000a28:	619a      	str	r2, [r3, #24]
 8000a2a:	4b0c      	ldr	r3, [pc, #48]	; (8000a5c <HAL_MspInit+0x44>)
 8000a2c:	699b      	ldr	r3, [r3, #24]
 8000a2e:	2201      	movs	r2, #1
 8000a30:	4013      	ands	r3, r2
 8000a32:	607b      	str	r3, [r7, #4]
 8000a34:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000a36:	4b09      	ldr	r3, [pc, #36]	; (8000a5c <HAL_MspInit+0x44>)
 8000a38:	69da      	ldr	r2, [r3, #28]
 8000a3a:	4b08      	ldr	r3, [pc, #32]	; (8000a5c <HAL_MspInit+0x44>)
 8000a3c:	2180      	movs	r1, #128	; 0x80
 8000a3e:	0549      	lsls	r1, r1, #21
 8000a40:	430a      	orrs	r2, r1
 8000a42:	61da      	str	r2, [r3, #28]
 8000a44:	4b05      	ldr	r3, [pc, #20]	; (8000a5c <HAL_MspInit+0x44>)
 8000a46:	69da      	ldr	r2, [r3, #28]
 8000a48:	2380      	movs	r3, #128	; 0x80
 8000a4a:	055b      	lsls	r3, r3, #21
 8000a4c:	4013      	ands	r3, r2
 8000a4e:	603b      	str	r3, [r7, #0]
 8000a50:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a52:	46c0      	nop			; (mov r8, r8)
 8000a54:	46bd      	mov	sp, r7
 8000a56:	b002      	add	sp, #8
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	46c0      	nop			; (mov r8, r8)
 8000a5c:	40021000 	.word	0x40021000

08000a60 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b084      	sub	sp, #16
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a0a      	ldr	r2, [pc, #40]	; (8000a98 <HAL_TIM_PWM_MspInit+0x38>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d10d      	bne.n	8000a8e <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000a72:	4b0a      	ldr	r3, [pc, #40]	; (8000a9c <HAL_TIM_PWM_MspInit+0x3c>)
 8000a74:	699a      	ldr	r2, [r3, #24]
 8000a76:	4b09      	ldr	r3, [pc, #36]	; (8000a9c <HAL_TIM_PWM_MspInit+0x3c>)
 8000a78:	2180      	movs	r1, #128	; 0x80
 8000a7a:	0109      	lsls	r1, r1, #4
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	619a      	str	r2, [r3, #24]
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <HAL_TIM_PWM_MspInit+0x3c>)
 8000a82:	699a      	ldr	r2, [r3, #24]
 8000a84:	2380      	movs	r3, #128	; 0x80
 8000a86:	011b      	lsls	r3, r3, #4
 8000a88:	4013      	ands	r3, r2
 8000a8a:	60fb      	str	r3, [r7, #12]
 8000a8c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 8000a8e:	46c0      	nop			; (mov r8, r8)
 8000a90:	46bd      	mov	sp, r7
 8000a92:	b004      	add	sp, #16
 8000a94:	bd80      	pop	{r7, pc}
 8000a96:	46c0      	nop			; (mov r8, r8)
 8000a98:	40012c00 	.word	0x40012c00
 8000a9c:	40021000 	.word	0x40021000

08000aa0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000aa0:	b590      	push	{r4, r7, lr}
 8000aa2:	b089      	sub	sp, #36	; 0x24
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aa8:	240c      	movs	r4, #12
 8000aaa:	193b      	adds	r3, r7, r4
 8000aac:	0018      	movs	r0, r3
 8000aae:	2314      	movs	r3, #20
 8000ab0:	001a      	movs	r2, r3
 8000ab2:	2100      	movs	r1, #0
 8000ab4:	f002 fbb2 	bl	800321c <memset>
  if(htim->Instance==TIM1)
 8000ab8:	687b      	ldr	r3, [r7, #4]
 8000aba:	681b      	ldr	r3, [r3, #0]
 8000abc:	4a16      	ldr	r2, [pc, #88]	; (8000b18 <HAL_TIM_MspPostInit+0x78>)
 8000abe:	4293      	cmp	r3, r2
 8000ac0:	d125      	bne.n	8000b0e <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ac2:	4b16      	ldr	r3, [pc, #88]	; (8000b1c <HAL_TIM_MspPostInit+0x7c>)
 8000ac4:	695a      	ldr	r2, [r3, #20]
 8000ac6:	4b15      	ldr	r3, [pc, #84]	; (8000b1c <HAL_TIM_MspPostInit+0x7c>)
 8000ac8:	2180      	movs	r1, #128	; 0x80
 8000aca:	0289      	lsls	r1, r1, #10
 8000acc:	430a      	orrs	r2, r1
 8000ace:	615a      	str	r2, [r3, #20]
 8000ad0:	4b12      	ldr	r3, [pc, #72]	; (8000b1c <HAL_TIM_MspPostInit+0x7c>)
 8000ad2:	695a      	ldr	r2, [r3, #20]
 8000ad4:	2380      	movs	r3, #128	; 0x80
 8000ad6:	029b      	lsls	r3, r3, #10
 8000ad8:	4013      	ands	r3, r2
 8000ada:	60bb      	str	r3, [r7, #8]
 8000adc:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000ade:	193b      	adds	r3, r7, r4
 8000ae0:	2280      	movs	r2, #128	; 0x80
 8000ae2:	0092      	lsls	r2, r2, #2
 8000ae4:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ae6:	0021      	movs	r1, r4
 8000ae8:	187b      	adds	r3, r7, r1
 8000aea:	2202      	movs	r2, #2
 8000aec:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aee:	187b      	adds	r3, r7, r1
 8000af0:	2200      	movs	r2, #0
 8000af2:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000af4:	187b      	adds	r3, r7, r1
 8000af6:	2200      	movs	r2, #0
 8000af8:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000afa:	187b      	adds	r3, r7, r1
 8000afc:	2202      	movs	r2, #2
 8000afe:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b00:	187a      	adds	r2, r7, r1
 8000b02:	2390      	movs	r3, #144	; 0x90
 8000b04:	05db      	lsls	r3, r3, #23
 8000b06:	0011      	movs	r1, r2
 8000b08:	0018      	movs	r0, r3
 8000b0a:	f000 fbdb 	bl	80012c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000b0e:	46c0      	nop			; (mov r8, r8)
 8000b10:	46bd      	mov	sp, r7
 8000b12:	b009      	add	sp, #36	; 0x24
 8000b14:	bd90      	pop	{r4, r7, pc}
 8000b16:	46c0      	nop			; (mov r8, r8)
 8000b18:	40012c00 	.word	0x40012c00
 8000b1c:	40021000 	.word	0x40021000

08000b20 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b20:	b590      	push	{r4, r7, lr}
 8000b22:	b08b      	sub	sp, #44	; 0x2c
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b28:	2414      	movs	r4, #20
 8000b2a:	193b      	adds	r3, r7, r4
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	2314      	movs	r3, #20
 8000b30:	001a      	movs	r2, r3
 8000b32:	2100      	movs	r1, #0
 8000b34:	f002 fb72 	bl	800321c <memset>
  if(huart->Instance==USART1)
 8000b38:	687b      	ldr	r3, [r7, #4]
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	4a1c      	ldr	r2, [pc, #112]	; (8000bb0 <HAL_UART_MspInit+0x90>)
 8000b3e:	4293      	cmp	r3, r2
 8000b40:	d132      	bne.n	8000ba8 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b42:	4b1c      	ldr	r3, [pc, #112]	; (8000bb4 <HAL_UART_MspInit+0x94>)
 8000b44:	699a      	ldr	r2, [r3, #24]
 8000b46:	4b1b      	ldr	r3, [pc, #108]	; (8000bb4 <HAL_UART_MspInit+0x94>)
 8000b48:	2180      	movs	r1, #128	; 0x80
 8000b4a:	01c9      	lsls	r1, r1, #7
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	619a      	str	r2, [r3, #24]
 8000b50:	4b18      	ldr	r3, [pc, #96]	; (8000bb4 <HAL_UART_MspInit+0x94>)
 8000b52:	699a      	ldr	r2, [r3, #24]
 8000b54:	2380      	movs	r3, #128	; 0x80
 8000b56:	01db      	lsls	r3, r3, #7
 8000b58:	4013      	ands	r3, r2
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b5e:	4b15      	ldr	r3, [pc, #84]	; (8000bb4 <HAL_UART_MspInit+0x94>)
 8000b60:	695a      	ldr	r2, [r3, #20]
 8000b62:	4b14      	ldr	r3, [pc, #80]	; (8000bb4 <HAL_UART_MspInit+0x94>)
 8000b64:	2180      	movs	r1, #128	; 0x80
 8000b66:	0289      	lsls	r1, r1, #10
 8000b68:	430a      	orrs	r2, r1
 8000b6a:	615a      	str	r2, [r3, #20]
 8000b6c:	4b11      	ldr	r3, [pc, #68]	; (8000bb4 <HAL_UART_MspInit+0x94>)
 8000b6e:	695a      	ldr	r2, [r3, #20]
 8000b70:	2380      	movs	r3, #128	; 0x80
 8000b72:	029b      	lsls	r3, r3, #10
 8000b74:	4013      	ands	r3, r2
 8000b76:	60fb      	str	r3, [r7, #12]
 8000b78:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA2     ------> USART1_TX
    PA3     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000b7a:	0021      	movs	r1, r4
 8000b7c:	187b      	adds	r3, r7, r1
 8000b7e:	220c      	movs	r2, #12
 8000b80:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b82:	187b      	adds	r3, r7, r1
 8000b84:	2202      	movs	r2, #2
 8000b86:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b88:	187b      	adds	r3, r7, r1
 8000b8a:	2200      	movs	r2, #0
 8000b8c:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b8e:	187b      	adds	r3, r7, r1
 8000b90:	2203      	movs	r2, #3
 8000b92:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8000b94:	187b      	adds	r3, r7, r1
 8000b96:	2201      	movs	r2, #1
 8000b98:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b9a:	187a      	adds	r2, r7, r1
 8000b9c:	2390      	movs	r3, #144	; 0x90
 8000b9e:	05db      	lsls	r3, r3, #23
 8000ba0:	0011      	movs	r1, r2
 8000ba2:	0018      	movs	r0, r3
 8000ba4:	f000 fb8e 	bl	80012c4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000ba8:	46c0      	nop			; (mov r8, r8)
 8000baa:	46bd      	mov	sp, r7
 8000bac:	b00b      	add	sp, #44	; 0x2c
 8000bae:	bd90      	pop	{r4, r7, pc}
 8000bb0:	40013800 	.word	0x40013800
 8000bb4:	40021000 	.word	0x40021000

08000bb8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000bbc:	46c0      	nop			; (mov r8, r8)
 8000bbe:	46bd      	mov	sp, r7
 8000bc0:	bd80      	pop	{r7, pc}

08000bc2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc2:	b580      	push	{r7, lr}
 8000bc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc6:	e7fe      	b.n	8000bc6 <HardFault_Handler+0x4>

08000bc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bc8:	b580      	push	{r7, lr}
 8000bca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000bcc:	46c0      	nop			; (mov r8, r8)
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd6:	46c0      	nop			; (mov r8, r8)
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bd80      	pop	{r7, pc}

08000bdc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bdc:	b580      	push	{r7, lr}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be0:	f000 f87a 	bl	8000cd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be4:	46c0      	nop			; (mov r8, r8)
 8000be6:	46bd      	mov	sp, r7
 8000be8:	bd80      	pop	{r7, pc}

08000bea <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000bee:	46c0      	nop			; (mov r8, r8)
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	bd80      	pop	{r7, pc}

08000bf4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000bf4:	480d      	ldr	r0, [pc, #52]	; (8000c2c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000bf6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000bf8:	480d      	ldr	r0, [pc, #52]	; (8000c30 <LoopForever+0x6>)
  ldr r1, =_edata
 8000bfa:	490e      	ldr	r1, [pc, #56]	; (8000c34 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000bfc:	4a0e      	ldr	r2, [pc, #56]	; (8000c38 <LoopForever+0xe>)
  movs r3, #0
 8000bfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c00:	e002      	b.n	8000c08 <LoopCopyDataInit>

08000c02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c06:	3304      	adds	r3, #4

08000c08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c0c:	d3f9      	bcc.n	8000c02 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c0e:	4a0b      	ldr	r2, [pc, #44]	; (8000c3c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c10:	4c0b      	ldr	r4, [pc, #44]	; (8000c40 <LoopForever+0x16>)
  movs r3, #0
 8000c12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c14:	e001      	b.n	8000c1a <LoopFillZerobss>

08000c16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c18:	3204      	adds	r2, #4

08000c1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c1c:	d3fb      	bcc.n	8000c16 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 8000c1e:	f7ff ffe4 	bl	8000bea <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8000c22:	f002 fad7 	bl	80031d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c26:	f7ff fd4f 	bl	80006c8 <main>

08000c2a <LoopForever>:

LoopForever:
    b LoopForever
 8000c2a:	e7fe      	b.n	8000c2a <LoopForever>
  ldr   r0, =_estack
 8000c2c:	20001000 	.word	0x20001000
  ldr r0, =_sdata
 8000c30:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c34:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 8000c38:	0800329c 	.word	0x0800329c
  ldr r2, =_sbss
 8000c3c:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 8000c40:	20000150 	.word	0x20000150

08000c44 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c44:	e7fe      	b.n	8000c44 <ADC1_IRQHandler>
	...

08000c48 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c48:	b580      	push	{r7, lr}
 8000c4a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c4c:	4b07      	ldr	r3, [pc, #28]	; (8000c6c <HAL_Init+0x24>)
 8000c4e:	681a      	ldr	r2, [r3, #0]
 8000c50:	4b06      	ldr	r3, [pc, #24]	; (8000c6c <HAL_Init+0x24>)
 8000c52:	2110      	movs	r1, #16
 8000c54:	430a      	orrs	r2, r1
 8000c56:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000c58:	2000      	movs	r0, #0
 8000c5a:	f000 f809 	bl	8000c70 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c5e:	f7ff fedb 	bl	8000a18 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c62:	2300      	movs	r3, #0
}
 8000c64:	0018      	movs	r0, r3
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}
 8000c6a:	46c0      	nop			; (mov r8, r8)
 8000c6c:	40022000 	.word	0x40022000

08000c70 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c70:	b590      	push	{r4, r7, lr}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0
 8000c76:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c78:	4b14      	ldr	r3, [pc, #80]	; (8000ccc <HAL_InitTick+0x5c>)
 8000c7a:	681c      	ldr	r4, [r3, #0]
 8000c7c:	4b14      	ldr	r3, [pc, #80]	; (8000cd0 <HAL_InitTick+0x60>)
 8000c7e:	781b      	ldrb	r3, [r3, #0]
 8000c80:	0019      	movs	r1, r3
 8000c82:	23fa      	movs	r3, #250	; 0xfa
 8000c84:	0098      	lsls	r0, r3, #2
 8000c86:	f7ff fa3f 	bl	8000108 <__udivsi3>
 8000c8a:	0003      	movs	r3, r0
 8000c8c:	0019      	movs	r1, r3
 8000c8e:	0020      	movs	r0, r4
 8000c90:	f7ff fa3a 	bl	8000108 <__udivsi3>
 8000c94:	0003      	movs	r3, r0
 8000c96:	0018      	movs	r0, r3
 8000c98:	f000 f905 	bl	8000ea6 <HAL_SYSTICK_Config>
 8000c9c:	1e03      	subs	r3, r0, #0
 8000c9e:	d001      	beq.n	8000ca4 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ca0:	2301      	movs	r3, #1
 8000ca2:	e00f      	b.n	8000cc4 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2b03      	cmp	r3, #3
 8000ca8:	d80b      	bhi.n	8000cc2 <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000caa:	6879      	ldr	r1, [r7, #4]
 8000cac:	2301      	movs	r3, #1
 8000cae:	425b      	negs	r3, r3
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	0018      	movs	r0, r3
 8000cb4:	f000 f8e2 	bl	8000e7c <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cb8:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <HAL_InitTick+0x64>)
 8000cba:	687a      	ldr	r2, [r7, #4]
 8000cbc:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000cbe:	2300      	movs	r3, #0
 8000cc0:	e000      	b.n	8000cc4 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000cc2:	2301      	movs	r3, #1
}
 8000cc4:	0018      	movs	r0, r3
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	b003      	add	sp, #12
 8000cca:	bd90      	pop	{r4, r7, pc}
 8000ccc:	20000004 	.word	0x20000004
 8000cd0:	2000000c 	.word	0x2000000c
 8000cd4:	20000008 	.word	0x20000008

08000cd8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cd8:	b580      	push	{r7, lr}
 8000cda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cdc:	4b05      	ldr	r3, [pc, #20]	; (8000cf4 <HAL_IncTick+0x1c>)
 8000cde:	781b      	ldrb	r3, [r3, #0]
 8000ce0:	001a      	movs	r2, r3
 8000ce2:	4b05      	ldr	r3, [pc, #20]	; (8000cf8 <HAL_IncTick+0x20>)
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	18d2      	adds	r2, r2, r3
 8000ce8:	4b03      	ldr	r3, [pc, #12]	; (8000cf8 <HAL_IncTick+0x20>)
 8000cea:	601a      	str	r2, [r3, #0]
}
 8000cec:	46c0      	nop			; (mov r8, r8)
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}
 8000cf2:	46c0      	nop			; (mov r8, r8)
 8000cf4:	2000000c 	.word	0x2000000c
 8000cf8:	20000128 	.word	0x20000128

08000cfc <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cfc:	b580      	push	{r7, lr}
 8000cfe:	af00      	add	r7, sp, #0
  return uwTick;
 8000d00:	4b02      	ldr	r3, [pc, #8]	; (8000d0c <HAL_GetTick+0x10>)
 8000d02:	681b      	ldr	r3, [r3, #0]
}
 8000d04:	0018      	movs	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	bd80      	pop	{r7, pc}
 8000d0a:	46c0      	nop			; (mov r8, r8)
 8000d0c:	20000128 	.word	0x20000128

08000d10 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b084      	sub	sp, #16
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000d18:	f7ff fff0 	bl	8000cfc <HAL_GetTick>
 8000d1c:	0003      	movs	r3, r0
 8000d1e:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	3301      	adds	r3, #1
 8000d28:	d005      	beq.n	8000d36 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000d2a:	4b0a      	ldr	r3, [pc, #40]	; (8000d54 <HAL_Delay+0x44>)
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	001a      	movs	r2, r3
 8000d30:	68fb      	ldr	r3, [r7, #12]
 8000d32:	189b      	adds	r3, r3, r2
 8000d34:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000d36:	46c0      	nop			; (mov r8, r8)
 8000d38:	f7ff ffe0 	bl	8000cfc <HAL_GetTick>
 8000d3c:	0002      	movs	r2, r0
 8000d3e:	68bb      	ldr	r3, [r7, #8]
 8000d40:	1ad3      	subs	r3, r2, r3
 8000d42:	68fa      	ldr	r2, [r7, #12]
 8000d44:	429a      	cmp	r2, r3
 8000d46:	d8f7      	bhi.n	8000d38 <HAL_Delay+0x28>
  {
  }
}
 8000d48:	46c0      	nop			; (mov r8, r8)
 8000d4a:	46c0      	nop			; (mov r8, r8)
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	b004      	add	sp, #16
 8000d50:	bd80      	pop	{r7, pc}
 8000d52:	46c0      	nop			; (mov r8, r8)
 8000d54:	2000000c 	.word	0x2000000c

08000d58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d58:	b590      	push	{r4, r7, lr}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	0002      	movs	r2, r0
 8000d60:	6039      	str	r1, [r7, #0]
 8000d62:	1dfb      	adds	r3, r7, #7
 8000d64:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000d66:	1dfb      	adds	r3, r7, #7
 8000d68:	781b      	ldrb	r3, [r3, #0]
 8000d6a:	2b7f      	cmp	r3, #127	; 0x7f
 8000d6c:	d828      	bhi.n	8000dc0 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000d6e:	4a2f      	ldr	r2, [pc, #188]	; (8000e2c <__NVIC_SetPriority+0xd4>)
 8000d70:	1dfb      	adds	r3, r7, #7
 8000d72:	781b      	ldrb	r3, [r3, #0]
 8000d74:	b25b      	sxtb	r3, r3
 8000d76:	089b      	lsrs	r3, r3, #2
 8000d78:	33c0      	adds	r3, #192	; 0xc0
 8000d7a:	009b      	lsls	r3, r3, #2
 8000d7c:	589b      	ldr	r3, [r3, r2]
 8000d7e:	1dfa      	adds	r2, r7, #7
 8000d80:	7812      	ldrb	r2, [r2, #0]
 8000d82:	0011      	movs	r1, r2
 8000d84:	2203      	movs	r2, #3
 8000d86:	400a      	ands	r2, r1
 8000d88:	00d2      	lsls	r2, r2, #3
 8000d8a:	21ff      	movs	r1, #255	; 0xff
 8000d8c:	4091      	lsls	r1, r2
 8000d8e:	000a      	movs	r2, r1
 8000d90:	43d2      	mvns	r2, r2
 8000d92:	401a      	ands	r2, r3
 8000d94:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000d96:	683b      	ldr	r3, [r7, #0]
 8000d98:	019b      	lsls	r3, r3, #6
 8000d9a:	22ff      	movs	r2, #255	; 0xff
 8000d9c:	401a      	ands	r2, r3
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	781b      	ldrb	r3, [r3, #0]
 8000da2:	0018      	movs	r0, r3
 8000da4:	2303      	movs	r3, #3
 8000da6:	4003      	ands	r3, r0
 8000da8:	00db      	lsls	r3, r3, #3
 8000daa:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dac:	481f      	ldr	r0, [pc, #124]	; (8000e2c <__NVIC_SetPriority+0xd4>)
 8000dae:	1dfb      	adds	r3, r7, #7
 8000db0:	781b      	ldrb	r3, [r3, #0]
 8000db2:	b25b      	sxtb	r3, r3
 8000db4:	089b      	lsrs	r3, r3, #2
 8000db6:	430a      	orrs	r2, r1
 8000db8:	33c0      	adds	r3, #192	; 0xc0
 8000dba:	009b      	lsls	r3, r3, #2
 8000dbc:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000dbe:	e031      	b.n	8000e24 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000dc0:	4a1b      	ldr	r2, [pc, #108]	; (8000e30 <__NVIC_SetPriority+0xd8>)
 8000dc2:	1dfb      	adds	r3, r7, #7
 8000dc4:	781b      	ldrb	r3, [r3, #0]
 8000dc6:	0019      	movs	r1, r3
 8000dc8:	230f      	movs	r3, #15
 8000dca:	400b      	ands	r3, r1
 8000dcc:	3b08      	subs	r3, #8
 8000dce:	089b      	lsrs	r3, r3, #2
 8000dd0:	3306      	adds	r3, #6
 8000dd2:	009b      	lsls	r3, r3, #2
 8000dd4:	18d3      	adds	r3, r2, r3
 8000dd6:	3304      	adds	r3, #4
 8000dd8:	681b      	ldr	r3, [r3, #0]
 8000dda:	1dfa      	adds	r2, r7, #7
 8000ddc:	7812      	ldrb	r2, [r2, #0]
 8000dde:	0011      	movs	r1, r2
 8000de0:	2203      	movs	r2, #3
 8000de2:	400a      	ands	r2, r1
 8000de4:	00d2      	lsls	r2, r2, #3
 8000de6:	21ff      	movs	r1, #255	; 0xff
 8000de8:	4091      	lsls	r1, r2
 8000dea:	000a      	movs	r2, r1
 8000dec:	43d2      	mvns	r2, r2
 8000dee:	401a      	ands	r2, r3
 8000df0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	019b      	lsls	r3, r3, #6
 8000df6:	22ff      	movs	r2, #255	; 0xff
 8000df8:	401a      	ands	r2, r3
 8000dfa:	1dfb      	adds	r3, r7, #7
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	0018      	movs	r0, r3
 8000e00:	2303      	movs	r3, #3
 8000e02:	4003      	ands	r3, r0
 8000e04:	00db      	lsls	r3, r3, #3
 8000e06:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000e08:	4809      	ldr	r0, [pc, #36]	; (8000e30 <__NVIC_SetPriority+0xd8>)
 8000e0a:	1dfb      	adds	r3, r7, #7
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	001c      	movs	r4, r3
 8000e10:	230f      	movs	r3, #15
 8000e12:	4023      	ands	r3, r4
 8000e14:	3b08      	subs	r3, #8
 8000e16:	089b      	lsrs	r3, r3, #2
 8000e18:	430a      	orrs	r2, r1
 8000e1a:	3306      	adds	r3, #6
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	18c3      	adds	r3, r0, r3
 8000e20:	3304      	adds	r3, #4
 8000e22:	601a      	str	r2, [r3, #0]
}
 8000e24:	46c0      	nop			; (mov r8, r8)
 8000e26:	46bd      	mov	sp, r7
 8000e28:	b003      	add	sp, #12
 8000e2a:	bd90      	pop	{r4, r7, pc}
 8000e2c:	e000e100 	.word	0xe000e100
 8000e30:	e000ed00 	.word	0xe000ed00

08000e34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b082      	sub	sp, #8
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	1e5a      	subs	r2, r3, #1
 8000e40:	2380      	movs	r3, #128	; 0x80
 8000e42:	045b      	lsls	r3, r3, #17
 8000e44:	429a      	cmp	r2, r3
 8000e46:	d301      	bcc.n	8000e4c <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e48:	2301      	movs	r3, #1
 8000e4a:	e010      	b.n	8000e6e <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e4c:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <SysTick_Config+0x44>)
 8000e4e:	687a      	ldr	r2, [r7, #4]
 8000e50:	3a01      	subs	r2, #1
 8000e52:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e54:	2301      	movs	r3, #1
 8000e56:	425b      	negs	r3, r3
 8000e58:	2103      	movs	r1, #3
 8000e5a:	0018      	movs	r0, r3
 8000e5c:	f7ff ff7c 	bl	8000d58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e60:	4b05      	ldr	r3, [pc, #20]	; (8000e78 <SysTick_Config+0x44>)
 8000e62:	2200      	movs	r2, #0
 8000e64:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e66:	4b04      	ldr	r3, [pc, #16]	; (8000e78 <SysTick_Config+0x44>)
 8000e68:	2207      	movs	r2, #7
 8000e6a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e6c:	2300      	movs	r3, #0
}
 8000e6e:	0018      	movs	r0, r3
 8000e70:	46bd      	mov	sp, r7
 8000e72:	b002      	add	sp, #8
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	46c0      	nop			; (mov r8, r8)
 8000e78:	e000e010 	.word	0xe000e010

08000e7c <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b084      	sub	sp, #16
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	60b9      	str	r1, [r7, #8]
 8000e84:	607a      	str	r2, [r7, #4]
 8000e86:	210f      	movs	r1, #15
 8000e88:	187b      	adds	r3, r7, r1
 8000e8a:	1c02      	adds	r2, r0, #0
 8000e8c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000e8e:	68ba      	ldr	r2, [r7, #8]
 8000e90:	187b      	adds	r3, r7, r1
 8000e92:	781b      	ldrb	r3, [r3, #0]
 8000e94:	b25b      	sxtb	r3, r3
 8000e96:	0011      	movs	r1, r2
 8000e98:	0018      	movs	r0, r3
 8000e9a:	f7ff ff5d 	bl	8000d58 <__NVIC_SetPriority>
}
 8000e9e:	46c0      	nop			; (mov r8, r8)
 8000ea0:	46bd      	mov	sp, r7
 8000ea2:	b004      	add	sp, #16
 8000ea4:	bd80      	pop	{r7, pc}

08000ea6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000ea6:	b580      	push	{r7, lr}
 8000ea8:	b082      	sub	sp, #8
 8000eaa:	af00      	add	r7, sp, #0
 8000eac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	0018      	movs	r0, r3
 8000eb2:	f7ff ffbf 	bl	8000e34 <SysTick_Config>
 8000eb6:	0003      	movs	r3, r0
}
 8000eb8:	0018      	movs	r0, r3
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	b002      	add	sp, #8
 8000ebe:	bd80      	pop	{r7, pc}

08000ec0 <HAL_FLASH_Program>:
  * @param  Data          Specifie the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8000ec0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ec2:	b087      	sub	sp, #28
 8000ec4:	af00      	add	r7, sp, #0
 8000ec6:	60f8      	str	r0, [r7, #12]
 8000ec8:	60b9      	str	r1, [r7, #8]
 8000eca:	603a      	str	r2, [r7, #0]
 8000ecc:	607b      	str	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8000ece:	2317      	movs	r3, #23
 8000ed0:	18fb      	adds	r3, r7, r3
 8000ed2:	2201      	movs	r2, #1
 8000ed4:	701a      	strb	r2, [r3, #0]
  uint8_t index = 0U;
 8000ed6:	2316      	movs	r3, #22
 8000ed8:	18fb      	adds	r3, r7, r3
 8000eda:	2200      	movs	r2, #0
 8000edc:	701a      	strb	r2, [r3, #0]
  uint8_t nbiterations = 0U;
 8000ede:	2315      	movs	r3, #21
 8000ee0:	18fb      	adds	r3, r7, r3
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	701a      	strb	r2, [r3, #0]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8000ee6:	4b3e      	ldr	r3, [pc, #248]	; (8000fe0 <HAL_FLASH_Program+0x120>)
 8000ee8:	7e1b      	ldrb	r3, [r3, #24]
 8000eea:	2b01      	cmp	r3, #1
 8000eec:	d101      	bne.n	8000ef2 <HAL_FLASH_Program+0x32>
 8000eee:	2302      	movs	r3, #2
 8000ef0:	e072      	b.n	8000fd8 <HAL_FLASH_Program+0x118>
 8000ef2:	4b3b      	ldr	r3, [pc, #236]	; (8000fe0 <HAL_FLASH_Program+0x120>)
 8000ef4:	2201      	movs	r2, #1
 8000ef6:	761a      	strb	r2, [r3, #24]
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  assert_param(IS_FLASH_PROGRAM_ADDRESS(Address));

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000ef8:	2317      	movs	r3, #23
 8000efa:	18fe      	adds	r6, r7, r3
 8000efc:	4b39      	ldr	r3, [pc, #228]	; (8000fe4 <HAL_FLASH_Program+0x124>)
 8000efe:	0018      	movs	r0, r3
 8000f00:	f000 f8c4 	bl	800108c <FLASH_WaitForLastOperation>
 8000f04:	0003      	movs	r3, r0
 8000f06:	7033      	strb	r3, [r6, #0]
  
  if(status == HAL_OK)
 8000f08:	2317      	movs	r3, #23
 8000f0a:	18fb      	adds	r3, r7, r3
 8000f0c:	781b      	ldrb	r3, [r3, #0]
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d15c      	bne.n	8000fcc <HAL_FLASH_Program+0x10c>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8000f12:	68fb      	ldr	r3, [r7, #12]
 8000f14:	2b01      	cmp	r3, #1
 8000f16:	d104      	bne.n	8000f22 <HAL_FLASH_Program+0x62>
    {
      /* Program halfword (16-bit) at a specified address. */
      nbiterations = 1U;
 8000f18:	2315      	movs	r3, #21
 8000f1a:	18fb      	adds	r3, r7, r3
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	701a      	strb	r2, [r3, #0]
 8000f20:	e00b      	b.n	8000f3a <HAL_FLASH_Program+0x7a>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	2b02      	cmp	r3, #2
 8000f26:	d104      	bne.n	8000f32 <HAL_FLASH_Program+0x72>
    {
      /* Program word (32-bit = 2*16-bit) at a specified address. */
      nbiterations = 2U;
 8000f28:	2315      	movs	r3, #21
 8000f2a:	18fb      	adds	r3, r7, r3
 8000f2c:	2202      	movs	r2, #2
 8000f2e:	701a      	strb	r2, [r3, #0]
 8000f30:	e003      	b.n	8000f3a <HAL_FLASH_Program+0x7a>
    }
    else
    {
      /* Program double word (64-bit = 4*16-bit) at a specified address. */
      nbiterations = 4U;
 8000f32:	2315      	movs	r3, #21
 8000f34:	18fb      	adds	r3, r7, r3
 8000f36:	2204      	movs	r2, #4
 8000f38:	701a      	strb	r2, [r3, #0]
    }

    for (index = 0U; index < nbiterations; index++)
 8000f3a:	2316      	movs	r3, #22
 8000f3c:	18fb      	adds	r3, r7, r3
 8000f3e:	2200      	movs	r2, #0
 8000f40:	701a      	strb	r2, [r3, #0]
 8000f42:	e039      	b.n	8000fb8 <HAL_FLASH_Program+0xf8>
    {
      FLASH_Program_HalfWord((Address + (2U*index)), (uint16_t)(Data >> (16U*index)));
 8000f44:	2116      	movs	r1, #22
 8000f46:	187b      	adds	r3, r7, r1
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	005a      	lsls	r2, r3, #1
 8000f4c:	68bb      	ldr	r3, [r7, #8]
 8000f4e:	18d0      	adds	r0, r2, r3
 8000f50:	187b      	adds	r3, r7, r1
 8000f52:	781b      	ldrb	r3, [r3, #0]
 8000f54:	011b      	lsls	r3, r3, #4
 8000f56:	001a      	movs	r2, r3
 8000f58:	3a20      	subs	r2, #32
 8000f5a:	2a00      	cmp	r2, #0
 8000f5c:	db03      	blt.n	8000f66 <HAL_FLASH_Program+0xa6>
 8000f5e:	6879      	ldr	r1, [r7, #4]
 8000f60:	40d1      	lsrs	r1, r2
 8000f62:	000c      	movs	r4, r1
 8000f64:	e008      	b.n	8000f78 <HAL_FLASH_Program+0xb8>
 8000f66:	2220      	movs	r2, #32
 8000f68:	1ad2      	subs	r2, r2, r3
 8000f6a:	6879      	ldr	r1, [r7, #4]
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	000a      	movs	r2, r1
 8000f70:	6839      	ldr	r1, [r7, #0]
 8000f72:	40d9      	lsrs	r1, r3
 8000f74:	000c      	movs	r4, r1
 8000f76:	4314      	orrs	r4, r2
 8000f78:	687a      	ldr	r2, [r7, #4]
 8000f7a:	40da      	lsrs	r2, r3
 8000f7c:	0015      	movs	r5, r2
 8000f7e:	b2a3      	uxth	r3, r4
 8000f80:	0019      	movs	r1, r3
 8000f82:	f000 f867 	bl	8001054 <FLASH_Program_HalfWord>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8000f86:	2317      	movs	r3, #23
 8000f88:	18fe      	adds	r6, r7, r3
 8000f8a:	4b16      	ldr	r3, [pc, #88]	; (8000fe4 <HAL_FLASH_Program+0x124>)
 8000f8c:	0018      	movs	r0, r3
 8000f8e:	f000 f87d 	bl	800108c <FLASH_WaitForLastOperation>
 8000f92:	0003      	movs	r3, r0
 8000f94:	7033      	strb	r3, [r6, #0]
    
        /* If the program operation is completed, disable the PG Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_PG);
 8000f96:	4b14      	ldr	r3, [pc, #80]	; (8000fe8 <HAL_FLASH_Program+0x128>)
 8000f98:	691a      	ldr	r2, [r3, #16]
 8000f9a:	4b13      	ldr	r3, [pc, #76]	; (8000fe8 <HAL_FLASH_Program+0x128>)
 8000f9c:	2101      	movs	r1, #1
 8000f9e:	438a      	bics	r2, r1
 8000fa0:	611a      	str	r2, [r3, #16]
      /* In case of error, stop programming procedure */
      if (status != HAL_OK)
 8000fa2:	2317      	movs	r3, #23
 8000fa4:	18fb      	adds	r3, r7, r3
 8000fa6:	781b      	ldrb	r3, [r3, #0]
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d10e      	bne.n	8000fca <HAL_FLASH_Program+0x10a>
    for (index = 0U; index < nbiterations; index++)
 8000fac:	2116      	movs	r1, #22
 8000fae:	187b      	adds	r3, r7, r1
 8000fb0:	781a      	ldrb	r2, [r3, #0]
 8000fb2:	187b      	adds	r3, r7, r1
 8000fb4:	3201      	adds	r2, #1
 8000fb6:	701a      	strb	r2, [r3, #0]
 8000fb8:	2316      	movs	r3, #22
 8000fba:	18fa      	adds	r2, r7, r3
 8000fbc:	2315      	movs	r3, #21
 8000fbe:	18fb      	adds	r3, r7, r3
 8000fc0:	7812      	ldrb	r2, [r2, #0]
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d3bd      	bcc.n	8000f44 <HAL_FLASH_Program+0x84>
 8000fc8:	e000      	b.n	8000fcc <HAL_FLASH_Program+0x10c>
      {
        break;
 8000fca:	46c0      	nop			; (mov r8, r8)
      }
    }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8000fcc:	4b04      	ldr	r3, [pc, #16]	; (8000fe0 <HAL_FLASH_Program+0x120>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	761a      	strb	r2, [r3, #24]

  return status;
 8000fd2:	2317      	movs	r3, #23
 8000fd4:	18fb      	adds	r3, r7, r3
 8000fd6:	781b      	ldrb	r3, [r3, #0]
}
 8000fd8:	0018      	movs	r0, r3
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	b007      	add	sp, #28
 8000fde:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000fe0:	20000130 	.word	0x20000130
 8000fe4:	0000c350 	.word	0x0000c350
 8000fe8:	40022000 	.word	0x40022000

08000fec <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8000ff2:	1dfb      	adds	r3, r7, #7
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	701a      	strb	r2, [r3, #0]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8000ff8:	4b0c      	ldr	r3, [pc, #48]	; (800102c <HAL_FLASH_Unlock+0x40>)
 8000ffa:	691b      	ldr	r3, [r3, #16]
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	4013      	ands	r3, r2
 8001000:	d00d      	beq.n	800101e <HAL_FLASH_Unlock+0x32>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8001002:	4b0a      	ldr	r3, [pc, #40]	; (800102c <HAL_FLASH_Unlock+0x40>)
 8001004:	4a0a      	ldr	r2, [pc, #40]	; (8001030 <HAL_FLASH_Unlock+0x44>)
 8001006:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8001008:	4b08      	ldr	r3, [pc, #32]	; (800102c <HAL_FLASH_Unlock+0x40>)
 800100a:	4a0a      	ldr	r2, [pc, #40]	; (8001034 <HAL_FLASH_Unlock+0x48>)
 800100c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800100e:	4b07      	ldr	r3, [pc, #28]	; (800102c <HAL_FLASH_Unlock+0x40>)
 8001010:	691b      	ldr	r3, [r3, #16]
 8001012:	2280      	movs	r2, #128	; 0x80
 8001014:	4013      	ands	r3, r2
 8001016:	d002      	beq.n	800101e <HAL_FLASH_Unlock+0x32>
    {
      status = HAL_ERROR;
 8001018:	1dfb      	adds	r3, r7, #7
 800101a:	2201      	movs	r2, #1
 800101c:	701a      	strb	r2, [r3, #0]
    }
  }

  return status;
 800101e:	1dfb      	adds	r3, r7, #7
 8001020:	781b      	ldrb	r3, [r3, #0]
}
 8001022:	0018      	movs	r0, r3
 8001024:	46bd      	mov	sp, r7
 8001026:	b002      	add	sp, #8
 8001028:	bd80      	pop	{r7, pc}
 800102a:	46c0      	nop			; (mov r8, r8)
 800102c:	40022000 	.word	0x40022000
 8001030:	45670123 	.word	0x45670123
 8001034:	cdef89ab 	.word	0xcdef89ab

08001038 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 800103c:	4b04      	ldr	r3, [pc, #16]	; (8001050 <HAL_FLASH_Lock+0x18>)
 800103e:	691a      	ldr	r2, [r3, #16]
 8001040:	4b03      	ldr	r3, [pc, #12]	; (8001050 <HAL_FLASH_Lock+0x18>)
 8001042:	2180      	movs	r1, #128	; 0x80
 8001044:	430a      	orrs	r2, r1
 8001046:	611a      	str	r2, [r3, #16]
  
  return HAL_OK;  
 8001048:	2300      	movs	r3, #0
}
 800104a:	0018      	movs	r0, r3
 800104c:	46bd      	mov	sp, r7
 800104e:	bd80      	pop	{r7, pc}
 8001050:	40022000 	.word	0x40022000

08001054 <FLASH_Program_HalfWord>:
  * @param  Address specify the address to be programmed.
  * @param  Data    specify the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8001054:	b580      	push	{r7, lr}
 8001056:	b082      	sub	sp, #8
 8001058:	af00      	add	r7, sp, #0
 800105a:	6078      	str	r0, [r7, #4]
 800105c:	000a      	movs	r2, r1
 800105e:	1cbb      	adds	r3, r7, #2
 8001060:	801a      	strh	r2, [r3, #0]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001062:	4b08      	ldr	r3, [pc, #32]	; (8001084 <FLASH_Program_HalfWord+0x30>)
 8001064:	2200      	movs	r2, #0
 8001066:	61da      	str	r2, [r3, #28]
  
    /* Proceed to program the new data */
    SET_BIT(FLASH->CR, FLASH_CR_PG);
 8001068:	4b07      	ldr	r3, [pc, #28]	; (8001088 <FLASH_Program_HalfWord+0x34>)
 800106a:	691a      	ldr	r2, [r3, #16]
 800106c:	4b06      	ldr	r3, [pc, #24]	; (8001088 <FLASH_Program_HalfWord+0x34>)
 800106e:	2101      	movs	r1, #1
 8001070:	430a      	orrs	r2, r1
 8001072:	611a      	str	r2, [r3, #16]

  /* Write data in the address */
  *(__IO uint16_t*)Address = Data;
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	1cba      	adds	r2, r7, #2
 8001078:	8812      	ldrh	r2, [r2, #0]
 800107a:	801a      	strh	r2, [r3, #0]
}
 800107c:	46c0      	nop			; (mov r8, r8)
 800107e:	46bd      	mov	sp, r7
 8001080:	b002      	add	sp, #8
 8001082:	bd80      	pop	{r7, pc}
 8001084:	20000130 	.word	0x20000130
 8001088:	40022000 	.word	0x40022000

0800108c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout  maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
     
  uint32_t tickstart = HAL_GetTick();
 8001094:	f7ff fe32 	bl	8000cfc <HAL_GetTick>
 8001098:	0003      	movs	r3, r0
 800109a:	60fb      	str	r3, [r7, #12]
     
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 800109c:	e00f      	b.n	80010be <FLASH_WaitForLastOperation+0x32>
  { 
    if (Timeout != HAL_MAX_DELAY)
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3301      	adds	r3, #1
 80010a2:	d00c      	beq.n	80010be <FLASH_WaitForLastOperation+0x32>
    {
      if((Timeout == 0U) || ((HAL_GetTick()-tickstart) > Timeout))
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d007      	beq.n	80010ba <FLASH_WaitForLastOperation+0x2e>
 80010aa:	f7ff fe27 	bl	8000cfc <HAL_GetTick>
 80010ae:	0002      	movs	r2, r0
 80010b0:	68fb      	ldr	r3, [r7, #12]
 80010b2:	1ad3      	subs	r3, r2, r3
 80010b4:	687a      	ldr	r2, [r7, #4]
 80010b6:	429a      	cmp	r2, r3
 80010b8:	d201      	bcs.n	80010be <FLASH_WaitForLastOperation+0x32>
      {
        return HAL_TIMEOUT;
 80010ba:	2303      	movs	r3, #3
 80010bc:	e01f      	b.n	80010fe <FLASH_WaitForLastOperation+0x72>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY)) 
 80010be:	4b12      	ldr	r3, [pc, #72]	; (8001108 <FLASH_WaitForLastOperation+0x7c>)
 80010c0:	68db      	ldr	r3, [r3, #12]
 80010c2:	2201      	movs	r2, #1
 80010c4:	4013      	ands	r3, r2
 80010c6:	2b01      	cmp	r3, #1
 80010c8:	d0e9      	beq.n	800109e <FLASH_WaitForLastOperation+0x12>
      }
    }
  }
  
  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 80010ca:	4b0f      	ldr	r3, [pc, #60]	; (8001108 <FLASH_WaitForLastOperation+0x7c>)
 80010cc:	68db      	ldr	r3, [r3, #12]
 80010ce:	2220      	movs	r2, #32
 80010d0:	4013      	ands	r3, r2
 80010d2:	2b20      	cmp	r3, #32
 80010d4:	d102      	bne.n	80010dc <FLASH_WaitForLastOperation+0x50>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 80010d6:	4b0c      	ldr	r3, [pc, #48]	; (8001108 <FLASH_WaitForLastOperation+0x7c>)
 80010d8:	2220      	movs	r2, #32
 80010da:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80010dc:	4b0a      	ldr	r3, [pc, #40]	; (8001108 <FLASH_WaitForLastOperation+0x7c>)
 80010de:	68db      	ldr	r3, [r3, #12]
 80010e0:	2210      	movs	r2, #16
 80010e2:	4013      	ands	r3, r2
 80010e4:	2b10      	cmp	r3, #16
 80010e6:	d005      	beq.n	80010f4 <FLASH_WaitForLastOperation+0x68>
     __HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 80010e8:	4b07      	ldr	r3, [pc, #28]	; (8001108 <FLASH_WaitForLastOperation+0x7c>)
 80010ea:	68db      	ldr	r3, [r3, #12]
 80010ec:	2204      	movs	r2, #4
 80010ee:	4013      	ands	r3, r2
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR)  || 
 80010f0:	2b04      	cmp	r3, #4
 80010f2:	d103      	bne.n	80010fc <FLASH_WaitForLastOperation+0x70>
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 80010f4:	f000 f80a 	bl	800110c <FLASH_SetErrorCode>
    return HAL_ERROR;
 80010f8:	2301      	movs	r3, #1
 80010fa:	e000      	b.n	80010fe <FLASH_WaitForLastOperation+0x72>
  }

  /* There is no error flag set */
  return HAL_OK;
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	0018      	movs	r0, r3
 8001100:	46bd      	mov	sp, r7
 8001102:	b004      	add	sp, #16
 8001104:	bd80      	pop	{r7, pc}
 8001106:	46c0      	nop			; (mov r8, r8)
 8001108:	40022000 	.word	0x40022000

0800110c <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 800110c:	b580      	push	{r7, lr}
 800110e:	b082      	sub	sp, #8
 8001110:	af00      	add	r7, sp, #0
  uint32_t flags = 0U;
 8001112:	2300      	movs	r3, #0
 8001114:	607b      	str	r3, [r7, #4]
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR))
 8001116:	4b13      	ldr	r3, [pc, #76]	; (8001164 <FLASH_SetErrorCode+0x58>)
 8001118:	68db      	ldr	r3, [r3, #12]
 800111a:	2210      	movs	r2, #16
 800111c:	4013      	ands	r3, r2
 800111e:	2b10      	cmp	r3, #16
 8001120:	d109      	bne.n	8001136 <FLASH_SetErrorCode+0x2a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8001122:	4b11      	ldr	r3, [pc, #68]	; (8001168 <FLASH_SetErrorCode+0x5c>)
 8001124:	69db      	ldr	r3, [r3, #28]
 8001126:	2202      	movs	r2, #2
 8001128:	431a      	orrs	r2, r3
 800112a:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <FLASH_SetErrorCode+0x5c>)
 800112c:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_WRPERR;
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	2210      	movs	r2, #16
 8001132:	4313      	orrs	r3, r2
 8001134:	607b      	str	r3, [r7, #4]
  }
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGERR))
 8001136:	4b0b      	ldr	r3, [pc, #44]	; (8001164 <FLASH_SetErrorCode+0x58>)
 8001138:	68db      	ldr	r3, [r3, #12]
 800113a:	2204      	movs	r2, #4
 800113c:	4013      	ands	r3, r2
 800113e:	2b04      	cmp	r3, #4
 8001140:	d109      	bne.n	8001156 <FLASH_SetErrorCode+0x4a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PROG;
 8001142:	4b09      	ldr	r3, [pc, #36]	; (8001168 <FLASH_SetErrorCode+0x5c>)
 8001144:	69db      	ldr	r3, [r3, #28]
 8001146:	2201      	movs	r2, #1
 8001148:	431a      	orrs	r2, r3
 800114a:	4b07      	ldr	r3, [pc, #28]	; (8001168 <FLASH_SetErrorCode+0x5c>)
 800114c:	61da      	str	r2, [r3, #28]
    flags |= FLASH_FLAG_PGERR;
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	2204      	movs	r2, #4
 8001152:	4313      	orrs	r3, r2
 8001154:	607b      	str	r3, [r7, #4]
  }
  /* Clear FLASH error pending bits */
  __HAL_FLASH_CLEAR_FLAG(flags);
 8001156:	4b03      	ldr	r3, [pc, #12]	; (8001164 <FLASH_SetErrorCode+0x58>)
 8001158:	687a      	ldr	r2, [r7, #4]
 800115a:	60da      	str	r2, [r3, #12]
}  
 800115c:	46c0      	nop			; (mov r8, r8)
 800115e:	46bd      	mov	sp, r7
 8001160:	b002      	add	sp, #8
 8001162:	bd80      	pop	{r7, pc}
 8001164:	40022000 	.word	0x40022000
 8001168:	20000130 	.word	0x20000130

0800116c <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFF means that all the pages have been correctly erased)
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *PageError)
{
 800116c:	b5b0      	push	{r4, r5, r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
 8001174:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001176:	230f      	movs	r3, #15
 8001178:	18fb      	adds	r3, r7, r3
 800117a:	2201      	movs	r2, #1
 800117c:	701a      	strb	r2, [r3, #0]
  uint32_t address = 0U;
 800117e:	2300      	movs	r3, #0
 8001180:	60bb      	str	r3, [r7, #8]

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8001182:	4b32      	ldr	r3, [pc, #200]	; (800124c <HAL_FLASHEx_Erase+0xe0>)
 8001184:	7e1b      	ldrb	r3, [r3, #24]
 8001186:	2b01      	cmp	r3, #1
 8001188:	d101      	bne.n	800118e <HAL_FLASHEx_Erase+0x22>
 800118a:	2302      	movs	r3, #2
 800118c:	e05a      	b.n	8001244 <HAL_FLASHEx_Erase+0xd8>
 800118e:	4b2f      	ldr	r3, [pc, #188]	; (800124c <HAL_FLASHEx_Erase+0xe0>)
 8001190:	2201      	movs	r2, #1
 8001192:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  if (pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	2b01      	cmp	r3, #1
 800119a:	d116      	bne.n	80011ca <HAL_FLASHEx_Erase+0x5e>
  {
      /* Mass Erase requested for Bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 800119c:	4b2c      	ldr	r3, [pc, #176]	; (8001250 <HAL_FLASHEx_Erase+0xe4>)
 800119e:	0018      	movs	r0, r3
 80011a0:	f7ff ff74 	bl	800108c <FLASH_WaitForLastOperation>
 80011a4:	1e03      	subs	r3, r0, #0
 80011a6:	d147      	bne.n	8001238 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Mass erase to be done*/
        FLASH_MassErase();
 80011a8:	f000 f856 	bl	8001258 <FLASH_MassErase>
        
        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011ac:	230f      	movs	r3, #15
 80011ae:	18fc      	adds	r4, r7, r3
 80011b0:	4b27      	ldr	r3, [pc, #156]	; (8001250 <HAL_FLASHEx_Erase+0xe4>)
 80011b2:	0018      	movs	r0, r3
 80011b4:	f7ff ff6a 	bl	800108c <FLASH_WaitForLastOperation>
 80011b8:	0003      	movs	r3, r0
 80011ba:	7023      	strb	r3, [r4, #0]
        
        /* If the erase operation is completed, disable the MER Bit */
        CLEAR_BIT(FLASH->CR, FLASH_CR_MER);
 80011bc:	4b25      	ldr	r3, [pc, #148]	; (8001254 <HAL_FLASHEx_Erase+0xe8>)
 80011be:	691a      	ldr	r2, [r3, #16]
 80011c0:	4b24      	ldr	r3, [pc, #144]	; (8001254 <HAL_FLASHEx_Erase+0xe8>)
 80011c2:	2104      	movs	r1, #4
 80011c4:	438a      	bics	r2, r1
 80011c6:	611a      	str	r2, [r3, #16]
 80011c8:	e036      	b.n	8001238 <HAL_FLASHEx_Erase+0xcc>
    assert_param(IS_FLASH_PROGRAM_ADDRESS(pEraseInit->PageAddress));
    assert_param(IS_FLASH_NB_PAGES(pEraseInit->PageAddress, pEraseInit->NbPages));
    
      /* Page Erase requested on address located on bank1 */
      /* Wait for last operation to be completed */
      if (FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE) == HAL_OK)
 80011ca:	4b21      	ldr	r3, [pc, #132]	; (8001250 <HAL_FLASHEx_Erase+0xe4>)
 80011cc:	0018      	movs	r0, r3
 80011ce:	f7ff ff5d 	bl	800108c <FLASH_WaitForLastOperation>
 80011d2:	1e03      	subs	r3, r0, #0
 80011d4:	d130      	bne.n	8001238 <HAL_FLASHEx_Erase+0xcc>
      {
        /*Initialization of PageError variable*/
        *PageError = 0xFFFFFFFFU;
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	2201      	movs	r2, #1
 80011da:	4252      	negs	r2, r2
 80011dc:	601a      	str	r2, [r3, #0]
        
        /* Erase page by page to be done*/
        for(address = pEraseInit->PageAddress;
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	685b      	ldr	r3, [r3, #4]
 80011e2:	60bb      	str	r3, [r7, #8]
 80011e4:	e01f      	b.n	8001226 <HAL_FLASHEx_Erase+0xba>
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
            address += FLASH_PAGE_SIZE)
        {
          FLASH_PageErase(address);
 80011e6:	68bb      	ldr	r3, [r7, #8]
 80011e8:	0018      	movs	r0, r3
 80011ea:	f000 f84d 	bl	8001288 <FLASH_PageErase>
          
          /* Wait for last operation to be completed */
          status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 80011ee:	250f      	movs	r5, #15
 80011f0:	197c      	adds	r4, r7, r5
 80011f2:	4b17      	ldr	r3, [pc, #92]	; (8001250 <HAL_FLASHEx_Erase+0xe4>)
 80011f4:	0018      	movs	r0, r3
 80011f6:	f7ff ff49 	bl	800108c <FLASH_WaitForLastOperation>
 80011fa:	0003      	movs	r3, r0
 80011fc:	7023      	strb	r3, [r4, #0]
          
          /* If the erase operation is completed, disable the PER Bit */
          CLEAR_BIT(FLASH->CR, FLASH_CR_PER);
 80011fe:	4b15      	ldr	r3, [pc, #84]	; (8001254 <HAL_FLASHEx_Erase+0xe8>)
 8001200:	691a      	ldr	r2, [r3, #16]
 8001202:	4b14      	ldr	r3, [pc, #80]	; (8001254 <HAL_FLASHEx_Erase+0xe8>)
 8001204:	2102      	movs	r1, #2
 8001206:	438a      	bics	r2, r1
 8001208:	611a      	str	r2, [r3, #16]
          
          if (status != HAL_OK)
 800120a:	197b      	adds	r3, r7, r5
 800120c:	781b      	ldrb	r3, [r3, #0]
 800120e:	2b00      	cmp	r3, #0
 8001210:	d003      	beq.n	800121a <HAL_FLASHEx_Erase+0xae>
          {
            /* In case of error, stop erase procedure and return the faulty address */
            *PageError = address;
 8001212:	683b      	ldr	r3, [r7, #0]
 8001214:	68ba      	ldr	r2, [r7, #8]
 8001216:	601a      	str	r2, [r3, #0]
            break;
 8001218:	e00e      	b.n	8001238 <HAL_FLASHEx_Erase+0xcc>
            address += FLASH_PAGE_SIZE)
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	2280      	movs	r2, #128	; 0x80
 800121e:	00d2      	lsls	r2, r2, #3
 8001220:	4694      	mov	ip, r2
 8001222:	4463      	add	r3, ip
 8001224:	60bb      	str	r3, [r7, #8]
            address < ((pEraseInit->NbPages * FLASH_PAGE_SIZE) + pEraseInit->PageAddress);
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	689b      	ldr	r3, [r3, #8]
 800122a:	029a      	lsls	r2, r3, #10
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	685b      	ldr	r3, [r3, #4]
 8001230:	18d3      	adds	r3, r2, r3
        for(address = pEraseInit->PageAddress;
 8001232:	68ba      	ldr	r2, [r7, #8]
 8001234:	429a      	cmp	r2, r3
 8001236:	d3d6      	bcc.n	80011e6 <HAL_FLASHEx_Erase+0x7a>
        }
      }
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8001238:	4b04      	ldr	r3, [pc, #16]	; (800124c <HAL_FLASHEx_Erase+0xe0>)
 800123a:	2200      	movs	r2, #0
 800123c:	761a      	strb	r2, [r3, #24]

  return status;
 800123e:	230f      	movs	r3, #15
 8001240:	18fb      	adds	r3, r7, r3
 8001242:	781b      	ldrb	r3, [r3, #0]
}
 8001244:	0018      	movs	r0, r3
 8001246:	46bd      	mov	sp, r7
 8001248:	b004      	add	sp, #16
 800124a:	bdb0      	pop	{r4, r5, r7, pc}
 800124c:	20000130 	.word	0x20000130
 8001250:	0000c350 	.word	0x0000c350
 8001254:	40022000 	.word	0x40022000

08001258 <FLASH_MassErase>:
  * @brief  Full erase of FLASH memory Bank 
  *
  * @retval None
  */
static void FLASH_MassErase(void)
{
 8001258:	b580      	push	{r7, lr}
 800125a:	af00      	add	r7, sp, #0
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 800125c:	4b08      	ldr	r3, [pc, #32]	; (8001280 <FLASH_MassErase+0x28>)
 800125e:	2200      	movs	r2, #0
 8001260:	61da      	str	r2, [r3, #28]

    /* Only bank1 will be erased*/
    SET_BIT(FLASH->CR, FLASH_CR_MER);
 8001262:	4b08      	ldr	r3, [pc, #32]	; (8001284 <FLASH_MassErase+0x2c>)
 8001264:	691a      	ldr	r2, [r3, #16]
 8001266:	4b07      	ldr	r3, [pc, #28]	; (8001284 <FLASH_MassErase+0x2c>)
 8001268:	2104      	movs	r1, #4
 800126a:	430a      	orrs	r2, r1
 800126c:	611a      	str	r2, [r3, #16]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 800126e:	4b05      	ldr	r3, [pc, #20]	; (8001284 <FLASH_MassErase+0x2c>)
 8001270:	691a      	ldr	r2, [r3, #16]
 8001272:	4b04      	ldr	r3, [pc, #16]	; (8001284 <FLASH_MassErase+0x2c>)
 8001274:	2140      	movs	r1, #64	; 0x40
 8001276:	430a      	orrs	r2, r1
 8001278:	611a      	str	r2, [r3, #16]
}
 800127a:	46c0      	nop			; (mov r8, r8)
 800127c:	46bd      	mov	sp, r7
 800127e:	bd80      	pop	{r7, pc}
 8001280:	20000130 	.word	0x20000130
 8001284:	40022000 	.word	0x40022000

08001288 <FLASH_PageErase>:
  *         The value of this parameter depend on device used within the same series      
  * 
  * @retval None
  */
void FLASH_PageErase(uint32_t PageAddress)
{
 8001288:	b580      	push	{r7, lr}
 800128a:	b082      	sub	sp, #8
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
  /* Clean the error context */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8001290:	4b0a      	ldr	r3, [pc, #40]	; (80012bc <FLASH_PageErase+0x34>)
 8001292:	2200      	movs	r2, #0
 8001294:	61da      	str	r2, [r3, #28]

    /* Proceed to erase the page */
    SET_BIT(FLASH->CR, FLASH_CR_PER);
 8001296:	4b0a      	ldr	r3, [pc, #40]	; (80012c0 <FLASH_PageErase+0x38>)
 8001298:	691a      	ldr	r2, [r3, #16]
 800129a:	4b09      	ldr	r3, [pc, #36]	; (80012c0 <FLASH_PageErase+0x38>)
 800129c:	2102      	movs	r1, #2
 800129e:	430a      	orrs	r2, r1
 80012a0:	611a      	str	r2, [r3, #16]
    WRITE_REG(FLASH->AR, PageAddress);
 80012a2:	4b07      	ldr	r3, [pc, #28]	; (80012c0 <FLASH_PageErase+0x38>)
 80012a4:	687a      	ldr	r2, [r7, #4]
 80012a6:	615a      	str	r2, [r3, #20]
    SET_BIT(FLASH->CR, FLASH_CR_STRT);
 80012a8:	4b05      	ldr	r3, [pc, #20]	; (80012c0 <FLASH_PageErase+0x38>)
 80012aa:	691a      	ldr	r2, [r3, #16]
 80012ac:	4b04      	ldr	r3, [pc, #16]	; (80012c0 <FLASH_PageErase+0x38>)
 80012ae:	2140      	movs	r1, #64	; 0x40
 80012b0:	430a      	orrs	r2, r1
 80012b2:	611a      	str	r2, [r3, #16]
}
 80012b4:	46c0      	nop			; (mov r8, r8)
 80012b6:	46bd      	mov	sp, r7
 80012b8:	b002      	add	sp, #8
 80012ba:	bd80      	pop	{r7, pc}
 80012bc:	20000130 	.word	0x20000130
 80012c0:	40022000 	.word	0x40022000

080012c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b086      	sub	sp, #24
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80012ce:	2300      	movs	r3, #0
 80012d0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80012d2:	e14f      	b.n	8001574 <HAL_GPIO_Init+0x2b0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	2101      	movs	r1, #1
 80012da:	697a      	ldr	r2, [r7, #20]
 80012dc:	4091      	lsls	r1, r2
 80012de:	000a      	movs	r2, r1
 80012e0:	4013      	ands	r3, r2
 80012e2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012e4:	68fb      	ldr	r3, [r7, #12]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d100      	bne.n	80012ec <HAL_GPIO_Init+0x28>
 80012ea:	e140      	b.n	800156e <HAL_GPIO_Init+0x2aa>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80012ec:	683b      	ldr	r3, [r7, #0]
 80012ee:	685b      	ldr	r3, [r3, #4]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d00b      	beq.n	800130c <HAL_GPIO_Init+0x48>
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	685b      	ldr	r3, [r3, #4]
 80012f8:	2b02      	cmp	r3, #2
 80012fa:	d007      	beq.n	800130c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80012fc:	683b      	ldr	r3, [r7, #0]
 80012fe:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001300:	2b11      	cmp	r3, #17
 8001302:	d003      	beq.n	800130c <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001304:	683b      	ldr	r3, [r7, #0]
 8001306:	685b      	ldr	r3, [r3, #4]
 8001308:	2b12      	cmp	r3, #18
 800130a:	d130      	bne.n	800136e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	689b      	ldr	r3, [r3, #8]
 8001310:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001312:	697b      	ldr	r3, [r7, #20]
 8001314:	005b      	lsls	r3, r3, #1
 8001316:	2203      	movs	r2, #3
 8001318:	409a      	lsls	r2, r3
 800131a:	0013      	movs	r3, r2
 800131c:	43da      	mvns	r2, r3
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	4013      	ands	r3, r2
 8001322:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	68da      	ldr	r2, [r3, #12]
 8001328:	697b      	ldr	r3, [r7, #20]
 800132a:	005b      	lsls	r3, r3, #1
 800132c:	409a      	lsls	r2, r3
 800132e:	0013      	movs	r3, r2
 8001330:	693a      	ldr	r2, [r7, #16]
 8001332:	4313      	orrs	r3, r2
 8001334:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	693a      	ldr	r2, [r7, #16]
 800133a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001342:	2201      	movs	r2, #1
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	409a      	lsls	r2, r3
 8001348:	0013      	movs	r3, r2
 800134a:	43da      	mvns	r2, r3
 800134c:	693b      	ldr	r3, [r7, #16]
 800134e:	4013      	ands	r3, r2
 8001350:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	685b      	ldr	r3, [r3, #4]
 8001356:	091b      	lsrs	r3, r3, #4
 8001358:	2201      	movs	r2, #1
 800135a:	401a      	ands	r2, r3
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	409a      	lsls	r2, r3
 8001360:	0013      	movs	r3, r2
 8001362:	693a      	ldr	r2, [r7, #16]
 8001364:	4313      	orrs	r3, r2
 8001366:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	693a      	ldr	r2, [r7, #16]
 800136c:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800136e:	687b      	ldr	r3, [r7, #4]
 8001370:	68db      	ldr	r3, [r3, #12]
 8001372:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001374:	697b      	ldr	r3, [r7, #20]
 8001376:	005b      	lsls	r3, r3, #1
 8001378:	2203      	movs	r2, #3
 800137a:	409a      	lsls	r2, r3
 800137c:	0013      	movs	r3, r2
 800137e:	43da      	mvns	r2, r3
 8001380:	693b      	ldr	r3, [r7, #16]
 8001382:	4013      	ands	r3, r2
 8001384:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	689a      	ldr	r2, [r3, #8]
 800138a:	697b      	ldr	r3, [r7, #20]
 800138c:	005b      	lsls	r3, r3, #1
 800138e:	409a      	lsls	r2, r3
 8001390:	0013      	movs	r3, r2
 8001392:	693a      	ldr	r2, [r7, #16]
 8001394:	4313      	orrs	r3, r2
 8001396:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	693a      	ldr	r2, [r7, #16]
 800139c:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800139e:	683b      	ldr	r3, [r7, #0]
 80013a0:	685b      	ldr	r3, [r3, #4]
 80013a2:	2b02      	cmp	r3, #2
 80013a4:	d003      	beq.n	80013ae <HAL_GPIO_Init+0xea>
 80013a6:	683b      	ldr	r3, [r7, #0]
 80013a8:	685b      	ldr	r3, [r3, #4]
 80013aa:	2b12      	cmp	r3, #18
 80013ac:	d123      	bne.n	80013f6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	08da      	lsrs	r2, r3, #3
 80013b2:	687b      	ldr	r3, [r7, #4]
 80013b4:	3208      	adds	r2, #8
 80013b6:	0092      	lsls	r2, r2, #2
 80013b8:	58d3      	ldr	r3, [r2, r3]
 80013ba:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80013bc:	697b      	ldr	r3, [r7, #20]
 80013be:	2207      	movs	r2, #7
 80013c0:	4013      	ands	r3, r2
 80013c2:	009b      	lsls	r3, r3, #2
 80013c4:	220f      	movs	r2, #15
 80013c6:	409a      	lsls	r2, r3
 80013c8:	0013      	movs	r3, r2
 80013ca:	43da      	mvns	r2, r3
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	4013      	ands	r3, r2
 80013d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80013d2:	683b      	ldr	r3, [r7, #0]
 80013d4:	691a      	ldr	r2, [r3, #16]
 80013d6:	697b      	ldr	r3, [r7, #20]
 80013d8:	2107      	movs	r1, #7
 80013da:	400b      	ands	r3, r1
 80013dc:	009b      	lsls	r3, r3, #2
 80013de:	409a      	lsls	r2, r3
 80013e0:	0013      	movs	r3, r2
 80013e2:	693a      	ldr	r2, [r7, #16]
 80013e4:	4313      	orrs	r3, r2
 80013e6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80013e8:	697b      	ldr	r3, [r7, #20]
 80013ea:	08da      	lsrs	r2, r3, #3
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	3208      	adds	r2, #8
 80013f0:	0092      	lsls	r2, r2, #2
 80013f2:	6939      	ldr	r1, [r7, #16]
 80013f4:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 80013fc:	697b      	ldr	r3, [r7, #20]
 80013fe:	005b      	lsls	r3, r3, #1
 8001400:	2203      	movs	r2, #3
 8001402:	409a      	lsls	r2, r3
 8001404:	0013      	movs	r3, r2
 8001406:	43da      	mvns	r2, r3
 8001408:	693b      	ldr	r3, [r7, #16]
 800140a:	4013      	ands	r3, r2
 800140c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	685b      	ldr	r3, [r3, #4]
 8001412:	2203      	movs	r2, #3
 8001414:	401a      	ands	r2, r3
 8001416:	697b      	ldr	r3, [r7, #20]
 8001418:	005b      	lsls	r3, r3, #1
 800141a:	409a      	lsls	r2, r3
 800141c:	0013      	movs	r3, r2
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	4313      	orrs	r3, r2
 8001422:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	693a      	ldr	r2, [r7, #16]
 8001428:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800142a:	683b      	ldr	r3, [r7, #0]
 800142c:	685a      	ldr	r2, [r3, #4]
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	055b      	lsls	r3, r3, #21
 8001432:	4013      	ands	r3, r2
 8001434:	d100      	bne.n	8001438 <HAL_GPIO_Init+0x174>
 8001436:	e09a      	b.n	800156e <HAL_GPIO_Init+0x2aa>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001438:	4b54      	ldr	r3, [pc, #336]	; (800158c <HAL_GPIO_Init+0x2c8>)
 800143a:	699a      	ldr	r2, [r3, #24]
 800143c:	4b53      	ldr	r3, [pc, #332]	; (800158c <HAL_GPIO_Init+0x2c8>)
 800143e:	2101      	movs	r1, #1
 8001440:	430a      	orrs	r2, r1
 8001442:	619a      	str	r2, [r3, #24]
 8001444:	4b51      	ldr	r3, [pc, #324]	; (800158c <HAL_GPIO_Init+0x2c8>)
 8001446:	699b      	ldr	r3, [r3, #24]
 8001448:	2201      	movs	r2, #1
 800144a:	4013      	ands	r3, r2
 800144c:	60bb      	str	r3, [r7, #8]
 800144e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001450:	4a4f      	ldr	r2, [pc, #316]	; (8001590 <HAL_GPIO_Init+0x2cc>)
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	089b      	lsrs	r3, r3, #2
 8001456:	3302      	adds	r3, #2
 8001458:	009b      	lsls	r3, r3, #2
 800145a:	589b      	ldr	r3, [r3, r2]
 800145c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800145e:	697b      	ldr	r3, [r7, #20]
 8001460:	2203      	movs	r2, #3
 8001462:	4013      	ands	r3, r2
 8001464:	009b      	lsls	r3, r3, #2
 8001466:	220f      	movs	r2, #15
 8001468:	409a      	lsls	r2, r3
 800146a:	0013      	movs	r3, r2
 800146c:	43da      	mvns	r2, r3
 800146e:	693b      	ldr	r3, [r7, #16]
 8001470:	4013      	ands	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001474:	687a      	ldr	r2, [r7, #4]
 8001476:	2390      	movs	r3, #144	; 0x90
 8001478:	05db      	lsls	r3, r3, #23
 800147a:	429a      	cmp	r2, r3
 800147c:	d013      	beq.n	80014a6 <HAL_GPIO_Init+0x1e2>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	4a44      	ldr	r2, [pc, #272]	; (8001594 <HAL_GPIO_Init+0x2d0>)
 8001482:	4293      	cmp	r3, r2
 8001484:	d00d      	beq.n	80014a2 <HAL_GPIO_Init+0x1de>
 8001486:	687b      	ldr	r3, [r7, #4]
 8001488:	4a43      	ldr	r2, [pc, #268]	; (8001598 <HAL_GPIO_Init+0x2d4>)
 800148a:	4293      	cmp	r3, r2
 800148c:	d007      	beq.n	800149e <HAL_GPIO_Init+0x1da>
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	4a42      	ldr	r2, [pc, #264]	; (800159c <HAL_GPIO_Init+0x2d8>)
 8001492:	4293      	cmp	r3, r2
 8001494:	d101      	bne.n	800149a <HAL_GPIO_Init+0x1d6>
 8001496:	2303      	movs	r3, #3
 8001498:	e006      	b.n	80014a8 <HAL_GPIO_Init+0x1e4>
 800149a:	2305      	movs	r3, #5
 800149c:	e004      	b.n	80014a8 <HAL_GPIO_Init+0x1e4>
 800149e:	2302      	movs	r3, #2
 80014a0:	e002      	b.n	80014a8 <HAL_GPIO_Init+0x1e4>
 80014a2:	2301      	movs	r3, #1
 80014a4:	e000      	b.n	80014a8 <HAL_GPIO_Init+0x1e4>
 80014a6:	2300      	movs	r3, #0
 80014a8:	697a      	ldr	r2, [r7, #20]
 80014aa:	2103      	movs	r1, #3
 80014ac:	400a      	ands	r2, r1
 80014ae:	0092      	lsls	r2, r2, #2
 80014b0:	4093      	lsls	r3, r2
 80014b2:	693a      	ldr	r2, [r7, #16]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80014b8:	4935      	ldr	r1, [pc, #212]	; (8001590 <HAL_GPIO_Init+0x2cc>)
 80014ba:	697b      	ldr	r3, [r7, #20]
 80014bc:	089b      	lsrs	r3, r3, #2
 80014be:	3302      	adds	r3, #2
 80014c0:	009b      	lsls	r3, r3, #2
 80014c2:	693a      	ldr	r2, [r7, #16]
 80014c4:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80014c6:	4b36      	ldr	r3, [pc, #216]	; (80015a0 <HAL_GPIO_Init+0x2dc>)
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	43da      	mvns	r2, r3
 80014d0:	693b      	ldr	r3, [r7, #16]
 80014d2:	4013      	ands	r3, r2
 80014d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80014d6:	683b      	ldr	r3, [r7, #0]
 80014d8:	685a      	ldr	r2, [r3, #4]
 80014da:	2380      	movs	r3, #128	; 0x80
 80014dc:	025b      	lsls	r3, r3, #9
 80014de:	4013      	ands	r3, r2
 80014e0:	d003      	beq.n	80014ea <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 80014e2:	693a      	ldr	r2, [r7, #16]
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	4313      	orrs	r3, r2
 80014e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80014ea:	4b2d      	ldr	r3, [pc, #180]	; (80015a0 <HAL_GPIO_Init+0x2dc>)
 80014ec:	693a      	ldr	r2, [r7, #16]
 80014ee:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80014f0:	4b2b      	ldr	r3, [pc, #172]	; (80015a0 <HAL_GPIO_Init+0x2dc>)
 80014f2:	685b      	ldr	r3, [r3, #4]
 80014f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014f6:	68fb      	ldr	r3, [r7, #12]
 80014f8:	43da      	mvns	r2, r3
 80014fa:	693b      	ldr	r3, [r7, #16]
 80014fc:	4013      	ands	r3, r2
 80014fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	685a      	ldr	r2, [r3, #4]
 8001504:	2380      	movs	r3, #128	; 0x80
 8001506:	029b      	lsls	r3, r3, #10
 8001508:	4013      	ands	r3, r2
 800150a:	d003      	beq.n	8001514 <HAL_GPIO_Init+0x250>
        {
          temp |= iocurrent;
 800150c:	693a      	ldr	r2, [r7, #16]
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	4313      	orrs	r3, r2
 8001512:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001514:	4b22      	ldr	r3, [pc, #136]	; (80015a0 <HAL_GPIO_Init+0x2dc>)
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800151a:	4b21      	ldr	r3, [pc, #132]	; (80015a0 <HAL_GPIO_Init+0x2dc>)
 800151c:	689b      	ldr	r3, [r3, #8]
 800151e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	43da      	mvns	r2, r3
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	4013      	ands	r3, r2
 8001528:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800152a:	683b      	ldr	r3, [r7, #0]
 800152c:	685a      	ldr	r2, [r3, #4]
 800152e:	2380      	movs	r3, #128	; 0x80
 8001530:	035b      	lsls	r3, r3, #13
 8001532:	4013      	ands	r3, r2
 8001534:	d003      	beq.n	800153e <HAL_GPIO_Init+0x27a>
        {
          temp |= iocurrent;
 8001536:	693a      	ldr	r2, [r7, #16]
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	4313      	orrs	r3, r2
 800153c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800153e:	4b18      	ldr	r3, [pc, #96]	; (80015a0 <HAL_GPIO_Init+0x2dc>)
 8001540:	693a      	ldr	r2, [r7, #16]
 8001542:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8001544:	4b16      	ldr	r3, [pc, #88]	; (80015a0 <HAL_GPIO_Init+0x2dc>)
 8001546:	68db      	ldr	r3, [r3, #12]
 8001548:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800154a:	68fb      	ldr	r3, [r7, #12]
 800154c:	43da      	mvns	r2, r3
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	4013      	ands	r3, r2
 8001552:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001554:	683b      	ldr	r3, [r7, #0]
 8001556:	685a      	ldr	r2, [r3, #4]
 8001558:	2380      	movs	r3, #128	; 0x80
 800155a:	039b      	lsls	r3, r3, #14
 800155c:	4013      	ands	r3, r2
 800155e:	d003      	beq.n	8001568 <HAL_GPIO_Init+0x2a4>
        {
          temp |= iocurrent;
 8001560:	693a      	ldr	r2, [r7, #16]
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	4313      	orrs	r3, r2
 8001566:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001568:	4b0d      	ldr	r3, [pc, #52]	; (80015a0 <HAL_GPIO_Init+0x2dc>)
 800156a:	693a      	ldr	r2, [r7, #16]
 800156c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 800156e:	697b      	ldr	r3, [r7, #20]
 8001570:	3301      	adds	r3, #1
 8001572:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001574:	683b      	ldr	r3, [r7, #0]
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	697b      	ldr	r3, [r7, #20]
 800157a:	40da      	lsrs	r2, r3
 800157c:	1e13      	subs	r3, r2, #0
 800157e:	d000      	beq.n	8001582 <HAL_GPIO_Init+0x2be>
 8001580:	e6a8      	b.n	80012d4 <HAL_GPIO_Init+0x10>
  } 
}
 8001582:	46c0      	nop			; (mov r8, r8)
 8001584:	46c0      	nop			; (mov r8, r8)
 8001586:	46bd      	mov	sp, r7
 8001588:	b006      	add	sp, #24
 800158a:	bd80      	pop	{r7, pc}
 800158c:	40021000 	.word	0x40021000
 8001590:	40010000 	.word	0x40010000
 8001594:	48000400 	.word	0x48000400
 8001598:	48000800 	.word	0x48000800
 800159c:	48000c00 	.word	0x48000c00
 80015a0:	40010400 	.word	0x40010400

080015a4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b082      	sub	sp, #8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
 80015ac:	0008      	movs	r0, r1
 80015ae:	0011      	movs	r1, r2
 80015b0:	1cbb      	adds	r3, r7, #2
 80015b2:	1c02      	adds	r2, r0, #0
 80015b4:	801a      	strh	r2, [r3, #0]
 80015b6:	1c7b      	adds	r3, r7, #1
 80015b8:	1c0a      	adds	r2, r1, #0
 80015ba:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015bc:	1c7b      	adds	r3, r7, #1
 80015be:	781b      	ldrb	r3, [r3, #0]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d004      	beq.n	80015ce <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015c4:	1cbb      	adds	r3, r7, #2
 80015c6:	881a      	ldrh	r2, [r3, #0]
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015cc:	e003      	b.n	80015d6 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015ce:	1cbb      	adds	r3, r7, #2
 80015d0:	881a      	ldrh	r2, [r3, #0]
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	629a      	str	r2, [r3, #40]	; 0x28
}
 80015d6:	46c0      	nop			; (mov r8, r8)
 80015d8:	46bd      	mov	sp, r7
 80015da:	b002      	add	sp, #8
 80015dc:	bd80      	pop	{r7, pc}

080015de <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F0 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80015de:	b580      	push	{r7, lr}
 80015e0:	b084      	sub	sp, #16
 80015e2:	af00      	add	r7, sp, #0
 80015e4:	6078      	str	r0, [r7, #4]
 80015e6:	000a      	movs	r2, r1
 80015e8:	1cbb      	adds	r3, r7, #2
 80015ea:	801a      	strh	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	695b      	ldr	r3, [r3, #20]
 80015f0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */

  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80015f2:	1cbb      	adds	r3, r7, #2
 80015f4:	881b      	ldrh	r3, [r3, #0]
 80015f6:	68fa      	ldr	r2, [r7, #12]
 80015f8:	4013      	ands	r3, r2
 80015fa:	041a      	lsls	r2, r3, #16
 80015fc:	68fb      	ldr	r3, [r7, #12]
 80015fe:	43db      	mvns	r3, r3
 8001600:	1cb9      	adds	r1, r7, #2
 8001602:	8809      	ldrh	r1, [r1, #0]
 8001604:	400b      	ands	r3, r1
 8001606:	431a      	orrs	r2, r3
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	619a      	str	r2, [r3, #24]
}
 800160c:	46c0      	nop			; (mov r8, r8)
 800160e:	46bd      	mov	sp, r7
 8001610:	b004      	add	sp, #16
 8001612:	bd80      	pop	{r7, pc}

08001614 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b088      	sub	sp, #32
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2b00      	cmp	r3, #0
 8001620:	d101      	bne.n	8001626 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001622:	2301      	movs	r3, #1
 8001624:	e301      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	2201      	movs	r2, #1
 800162c:	4013      	ands	r3, r2
 800162e:	d100      	bne.n	8001632 <HAL_RCC_OscConfig+0x1e>
 8001630:	e08d      	b.n	800174e <HAL_RCC_OscConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8001632:	4bc3      	ldr	r3, [pc, #780]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001634:	685b      	ldr	r3, [r3, #4]
 8001636:	220c      	movs	r2, #12
 8001638:	4013      	ands	r3, r2
 800163a:	2b04      	cmp	r3, #4
 800163c:	d00e      	beq.n	800165c <HAL_RCC_OscConfig+0x48>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800163e:	4bc0      	ldr	r3, [pc, #768]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001640:	685b      	ldr	r3, [r3, #4]
 8001642:	220c      	movs	r2, #12
 8001644:	4013      	ands	r3, r2
 8001646:	2b08      	cmp	r3, #8
 8001648:	d116      	bne.n	8001678 <HAL_RCC_OscConfig+0x64>
 800164a:	4bbd      	ldr	r3, [pc, #756]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 800164c:	685a      	ldr	r2, [r3, #4]
 800164e:	2380      	movs	r3, #128	; 0x80
 8001650:	025b      	lsls	r3, r3, #9
 8001652:	401a      	ands	r2, r3
 8001654:	2380      	movs	r3, #128	; 0x80
 8001656:	025b      	lsls	r3, r3, #9
 8001658:	429a      	cmp	r2, r3
 800165a:	d10d      	bne.n	8001678 <HAL_RCC_OscConfig+0x64>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800165c:	4bb8      	ldr	r3, [pc, #736]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 800165e:	681a      	ldr	r2, [r3, #0]
 8001660:	2380      	movs	r3, #128	; 0x80
 8001662:	029b      	lsls	r3, r3, #10
 8001664:	4013      	ands	r3, r2
 8001666:	d100      	bne.n	800166a <HAL_RCC_OscConfig+0x56>
 8001668:	e070      	b.n	800174c <HAL_RCC_OscConfig+0x138>
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	2b00      	cmp	r3, #0
 8001670:	d000      	beq.n	8001674 <HAL_RCC_OscConfig+0x60>
 8001672:	e06b      	b.n	800174c <HAL_RCC_OscConfig+0x138>
      {
        return HAL_ERROR;
 8001674:	2301      	movs	r3, #1
 8001676:	e2d8      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	685b      	ldr	r3, [r3, #4]
 800167c:	2b01      	cmp	r3, #1
 800167e:	d107      	bne.n	8001690 <HAL_RCC_OscConfig+0x7c>
 8001680:	4baf      	ldr	r3, [pc, #700]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001682:	681a      	ldr	r2, [r3, #0]
 8001684:	4bae      	ldr	r3, [pc, #696]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001686:	2180      	movs	r1, #128	; 0x80
 8001688:	0249      	lsls	r1, r1, #9
 800168a:	430a      	orrs	r2, r1
 800168c:	601a      	str	r2, [r3, #0]
 800168e:	e02f      	b.n	80016f0 <HAL_RCC_OscConfig+0xdc>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	685b      	ldr	r3, [r3, #4]
 8001694:	2b00      	cmp	r3, #0
 8001696:	d10c      	bne.n	80016b2 <HAL_RCC_OscConfig+0x9e>
 8001698:	4ba9      	ldr	r3, [pc, #676]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 800169a:	681a      	ldr	r2, [r3, #0]
 800169c:	4ba8      	ldr	r3, [pc, #672]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 800169e:	49a9      	ldr	r1, [pc, #676]	; (8001944 <HAL_RCC_OscConfig+0x330>)
 80016a0:	400a      	ands	r2, r1
 80016a2:	601a      	str	r2, [r3, #0]
 80016a4:	4ba6      	ldr	r3, [pc, #664]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	4ba5      	ldr	r3, [pc, #660]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016aa:	49a7      	ldr	r1, [pc, #668]	; (8001948 <HAL_RCC_OscConfig+0x334>)
 80016ac:	400a      	ands	r2, r1
 80016ae:	601a      	str	r2, [r3, #0]
 80016b0:	e01e      	b.n	80016f0 <HAL_RCC_OscConfig+0xdc>
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	685b      	ldr	r3, [r3, #4]
 80016b6:	2b05      	cmp	r3, #5
 80016b8:	d10e      	bne.n	80016d8 <HAL_RCC_OscConfig+0xc4>
 80016ba:	4ba1      	ldr	r3, [pc, #644]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016bc:	681a      	ldr	r2, [r3, #0]
 80016be:	4ba0      	ldr	r3, [pc, #640]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016c0:	2180      	movs	r1, #128	; 0x80
 80016c2:	02c9      	lsls	r1, r1, #11
 80016c4:	430a      	orrs	r2, r1
 80016c6:	601a      	str	r2, [r3, #0]
 80016c8:	4b9d      	ldr	r3, [pc, #628]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016ca:	681a      	ldr	r2, [r3, #0]
 80016cc:	4b9c      	ldr	r3, [pc, #624]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016ce:	2180      	movs	r1, #128	; 0x80
 80016d0:	0249      	lsls	r1, r1, #9
 80016d2:	430a      	orrs	r2, r1
 80016d4:	601a      	str	r2, [r3, #0]
 80016d6:	e00b      	b.n	80016f0 <HAL_RCC_OscConfig+0xdc>
 80016d8:	4b99      	ldr	r3, [pc, #612]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016da:	681a      	ldr	r2, [r3, #0]
 80016dc:	4b98      	ldr	r3, [pc, #608]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016de:	4999      	ldr	r1, [pc, #612]	; (8001944 <HAL_RCC_OscConfig+0x330>)
 80016e0:	400a      	ands	r2, r1
 80016e2:	601a      	str	r2, [r3, #0]
 80016e4:	4b96      	ldr	r3, [pc, #600]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016e6:	681a      	ldr	r2, [r3, #0]
 80016e8:	4b95      	ldr	r3, [pc, #596]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80016ea:	4997      	ldr	r1, [pc, #604]	; (8001948 <HAL_RCC_OscConfig+0x334>)
 80016ec:	400a      	ands	r2, r1
 80016ee:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b00      	cmp	r3, #0
 80016f6:	d014      	beq.n	8001722 <HAL_RCC_OscConfig+0x10e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016f8:	f7ff fb00 	bl	8000cfc <HAL_GetTick>
 80016fc:	0003      	movs	r3, r0
 80016fe:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001700:	e008      	b.n	8001714 <HAL_RCC_OscConfig+0x100>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001702:	f7ff fafb 	bl	8000cfc <HAL_GetTick>
 8001706:	0002      	movs	r2, r0
 8001708:	69bb      	ldr	r3, [r7, #24]
 800170a:	1ad3      	subs	r3, r2, r3
 800170c:	2b64      	cmp	r3, #100	; 0x64
 800170e:	d901      	bls.n	8001714 <HAL_RCC_OscConfig+0x100>
          {
            return HAL_TIMEOUT;
 8001710:	2303      	movs	r3, #3
 8001712:	e28a      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001714:	4b8a      	ldr	r3, [pc, #552]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001716:	681a      	ldr	r2, [r3, #0]
 8001718:	2380      	movs	r3, #128	; 0x80
 800171a:	029b      	lsls	r3, r3, #10
 800171c:	4013      	ands	r3, r2
 800171e:	d0f0      	beq.n	8001702 <HAL_RCC_OscConfig+0xee>
 8001720:	e015      	b.n	800174e <HAL_RCC_OscConfig+0x13a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001722:	f7ff faeb 	bl	8000cfc <HAL_GetTick>
 8001726:	0003      	movs	r3, r0
 8001728:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800172a:	e008      	b.n	800173e <HAL_RCC_OscConfig+0x12a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800172c:	f7ff fae6 	bl	8000cfc <HAL_GetTick>
 8001730:	0002      	movs	r2, r0
 8001732:	69bb      	ldr	r3, [r7, #24]
 8001734:	1ad3      	subs	r3, r2, r3
 8001736:	2b64      	cmp	r3, #100	; 0x64
 8001738:	d901      	bls.n	800173e <HAL_RCC_OscConfig+0x12a>
          {
            return HAL_TIMEOUT;
 800173a:	2303      	movs	r3, #3
 800173c:	e275      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800173e:	4b80      	ldr	r3, [pc, #512]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	2380      	movs	r3, #128	; 0x80
 8001744:	029b      	lsls	r3, r3, #10
 8001746:	4013      	ands	r3, r2
 8001748:	d1f0      	bne.n	800172c <HAL_RCC_OscConfig+0x118>
 800174a:	e000      	b.n	800174e <HAL_RCC_OscConfig+0x13a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800174c:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	2202      	movs	r2, #2
 8001754:	4013      	ands	r3, r2
 8001756:	d100      	bne.n	800175a <HAL_RCC_OscConfig+0x146>
 8001758:	e069      	b.n	800182e <HAL_RCC_OscConfig+0x21a>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800175a:	4b79      	ldr	r3, [pc, #484]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 800175c:	685b      	ldr	r3, [r3, #4]
 800175e:	220c      	movs	r2, #12
 8001760:	4013      	ands	r3, r2
 8001762:	d00b      	beq.n	800177c <HAL_RCC_OscConfig+0x168>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8001764:	4b76      	ldr	r3, [pc, #472]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	220c      	movs	r2, #12
 800176a:	4013      	ands	r3, r2
 800176c:	2b08      	cmp	r3, #8
 800176e:	d11c      	bne.n	80017aa <HAL_RCC_OscConfig+0x196>
 8001770:	4b73      	ldr	r3, [pc, #460]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001772:	685a      	ldr	r2, [r3, #4]
 8001774:	2380      	movs	r3, #128	; 0x80
 8001776:	025b      	lsls	r3, r3, #9
 8001778:	4013      	ands	r3, r2
 800177a:	d116      	bne.n	80017aa <HAL_RCC_OscConfig+0x196>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800177c:	4b70      	ldr	r3, [pc, #448]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 800177e:	681b      	ldr	r3, [r3, #0]
 8001780:	2202      	movs	r2, #2
 8001782:	4013      	ands	r3, r2
 8001784:	d005      	beq.n	8001792 <HAL_RCC_OscConfig+0x17e>
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	68db      	ldr	r3, [r3, #12]
 800178a:	2b01      	cmp	r3, #1
 800178c:	d001      	beq.n	8001792 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 800178e:	2301      	movs	r3, #1
 8001790:	e24b      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001792:	4b6b      	ldr	r3, [pc, #428]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	22f8      	movs	r2, #248	; 0xf8
 8001798:	4393      	bics	r3, r2
 800179a:	0019      	movs	r1, r3
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	691b      	ldr	r3, [r3, #16]
 80017a0:	00da      	lsls	r2, r3, #3
 80017a2:	4b67      	ldr	r3, [pc, #412]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80017a4:	430a      	orrs	r2, r1
 80017a6:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80017a8:	e041      	b.n	800182e <HAL_RCC_OscConfig+0x21a>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	68db      	ldr	r3, [r3, #12]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	d024      	beq.n	80017fc <HAL_RCC_OscConfig+0x1e8>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017b2:	4b63      	ldr	r3, [pc, #396]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	4b62      	ldr	r3, [pc, #392]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80017b8:	2101      	movs	r1, #1
 80017ba:	430a      	orrs	r2, r1
 80017bc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017be:	f7ff fa9d 	bl	8000cfc <HAL_GetTick>
 80017c2:	0003      	movs	r3, r0
 80017c4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017c6:	e008      	b.n	80017da <HAL_RCC_OscConfig+0x1c6>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80017c8:	f7ff fa98 	bl	8000cfc <HAL_GetTick>
 80017cc:	0002      	movs	r2, r0
 80017ce:	69bb      	ldr	r3, [r7, #24]
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	2b02      	cmp	r3, #2
 80017d4:	d901      	bls.n	80017da <HAL_RCC_OscConfig+0x1c6>
          {
            return HAL_TIMEOUT;
 80017d6:	2303      	movs	r3, #3
 80017d8:	e227      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80017da:	4b59      	ldr	r3, [pc, #356]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	2202      	movs	r2, #2
 80017e0:	4013      	ands	r3, r2
 80017e2:	d0f1      	beq.n	80017c8 <HAL_RCC_OscConfig+0x1b4>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017e4:	4b56      	ldr	r3, [pc, #344]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	22f8      	movs	r2, #248	; 0xf8
 80017ea:	4393      	bics	r3, r2
 80017ec:	0019      	movs	r1, r3
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	691b      	ldr	r3, [r3, #16]
 80017f2:	00da      	lsls	r2, r3, #3
 80017f4:	4b52      	ldr	r3, [pc, #328]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80017f6:	430a      	orrs	r2, r1
 80017f8:	601a      	str	r2, [r3, #0]
 80017fa:	e018      	b.n	800182e <HAL_RCC_OscConfig+0x21a>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80017fc:	4b50      	ldr	r3, [pc, #320]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80017fe:	681a      	ldr	r2, [r3, #0]
 8001800:	4b4f      	ldr	r3, [pc, #316]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001802:	2101      	movs	r1, #1
 8001804:	438a      	bics	r2, r1
 8001806:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001808:	f7ff fa78 	bl	8000cfc <HAL_GetTick>
 800180c:	0003      	movs	r3, r0
 800180e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001810:	e008      	b.n	8001824 <HAL_RCC_OscConfig+0x210>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001812:	f7ff fa73 	bl	8000cfc <HAL_GetTick>
 8001816:	0002      	movs	r2, r0
 8001818:	69bb      	ldr	r3, [r7, #24]
 800181a:	1ad3      	subs	r3, r2, r3
 800181c:	2b02      	cmp	r3, #2
 800181e:	d901      	bls.n	8001824 <HAL_RCC_OscConfig+0x210>
          {
            return HAL_TIMEOUT;
 8001820:	2303      	movs	r3, #3
 8001822:	e202      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001824:	4b46      	ldr	r3, [pc, #280]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	2202      	movs	r2, #2
 800182a:	4013      	ands	r3, r2
 800182c:	d1f1      	bne.n	8001812 <HAL_RCC_OscConfig+0x1fe>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	2208      	movs	r2, #8
 8001834:	4013      	ands	r3, r2
 8001836:	d036      	beq.n	80018a6 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	69db      	ldr	r3, [r3, #28]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d019      	beq.n	8001874 <HAL_RCC_OscConfig+0x260>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001840:	4b3f      	ldr	r3, [pc, #252]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001842:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001844:	4b3e      	ldr	r3, [pc, #248]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001846:	2101      	movs	r1, #1
 8001848:	430a      	orrs	r2, r1
 800184a:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800184c:	f7ff fa56 	bl	8000cfc <HAL_GetTick>
 8001850:	0003      	movs	r3, r0
 8001852:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001854:	e008      	b.n	8001868 <HAL_RCC_OscConfig+0x254>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001856:	f7ff fa51 	bl	8000cfc <HAL_GetTick>
 800185a:	0002      	movs	r2, r0
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	1ad3      	subs	r3, r2, r3
 8001860:	2b02      	cmp	r3, #2
 8001862:	d901      	bls.n	8001868 <HAL_RCC_OscConfig+0x254>
        {
          return HAL_TIMEOUT;
 8001864:	2303      	movs	r3, #3
 8001866:	e1e0      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001868:	4b35      	ldr	r3, [pc, #212]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 800186a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800186c:	2202      	movs	r2, #2
 800186e:	4013      	ands	r3, r2
 8001870:	d0f1      	beq.n	8001856 <HAL_RCC_OscConfig+0x242>
 8001872:	e018      	b.n	80018a6 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001874:	4b32      	ldr	r3, [pc, #200]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001876:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001878:	4b31      	ldr	r3, [pc, #196]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 800187a:	2101      	movs	r1, #1
 800187c:	438a      	bics	r2, r1
 800187e:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001880:	f7ff fa3c 	bl	8000cfc <HAL_GetTick>
 8001884:	0003      	movs	r3, r0
 8001886:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001888:	e008      	b.n	800189c <HAL_RCC_OscConfig+0x288>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800188a:	f7ff fa37 	bl	8000cfc <HAL_GetTick>
 800188e:	0002      	movs	r2, r0
 8001890:	69bb      	ldr	r3, [r7, #24]
 8001892:	1ad3      	subs	r3, r2, r3
 8001894:	2b02      	cmp	r3, #2
 8001896:	d901      	bls.n	800189c <HAL_RCC_OscConfig+0x288>
        {
          return HAL_TIMEOUT;
 8001898:	2303      	movs	r3, #3
 800189a:	e1c6      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800189c:	4b28      	ldr	r3, [pc, #160]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 800189e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018a0:	2202      	movs	r2, #2
 80018a2:	4013      	ands	r3, r2
 80018a4:	d1f1      	bne.n	800188a <HAL_RCC_OscConfig+0x276>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	2204      	movs	r2, #4
 80018ac:	4013      	ands	r3, r2
 80018ae:	d100      	bne.n	80018b2 <HAL_RCC_OscConfig+0x29e>
 80018b0:	e0b4      	b.n	8001a1c <HAL_RCC_OscConfig+0x408>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018b2:	201f      	movs	r0, #31
 80018b4:	183b      	adds	r3, r7, r0
 80018b6:	2200      	movs	r2, #0
 80018b8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80018ba:	4b21      	ldr	r3, [pc, #132]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80018bc:	69da      	ldr	r2, [r3, #28]
 80018be:	2380      	movs	r3, #128	; 0x80
 80018c0:	055b      	lsls	r3, r3, #21
 80018c2:	4013      	ands	r3, r2
 80018c4:	d110      	bne.n	80018e8 <HAL_RCC_OscConfig+0x2d4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80018c6:	4b1e      	ldr	r3, [pc, #120]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80018c8:	69da      	ldr	r2, [r3, #28]
 80018ca:	4b1d      	ldr	r3, [pc, #116]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80018cc:	2180      	movs	r1, #128	; 0x80
 80018ce:	0549      	lsls	r1, r1, #21
 80018d0:	430a      	orrs	r2, r1
 80018d2:	61da      	str	r2, [r3, #28]
 80018d4:	4b1a      	ldr	r3, [pc, #104]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 80018d6:	69da      	ldr	r2, [r3, #28]
 80018d8:	2380      	movs	r3, #128	; 0x80
 80018da:	055b      	lsls	r3, r3, #21
 80018dc:	4013      	ands	r3, r2
 80018de:	60fb      	str	r3, [r7, #12]
 80018e0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80018e2:	183b      	adds	r3, r7, r0
 80018e4:	2201      	movs	r2, #1
 80018e6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80018e8:	4b18      	ldr	r3, [pc, #96]	; (800194c <HAL_RCC_OscConfig+0x338>)
 80018ea:	681a      	ldr	r2, [r3, #0]
 80018ec:	2380      	movs	r3, #128	; 0x80
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	4013      	ands	r3, r2
 80018f2:	d11a      	bne.n	800192a <HAL_RCC_OscConfig+0x316>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80018f4:	4b15      	ldr	r3, [pc, #84]	; (800194c <HAL_RCC_OscConfig+0x338>)
 80018f6:	681a      	ldr	r2, [r3, #0]
 80018f8:	4b14      	ldr	r3, [pc, #80]	; (800194c <HAL_RCC_OscConfig+0x338>)
 80018fa:	2180      	movs	r1, #128	; 0x80
 80018fc:	0049      	lsls	r1, r1, #1
 80018fe:	430a      	orrs	r2, r1
 8001900:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001902:	f7ff f9fb 	bl	8000cfc <HAL_GetTick>
 8001906:	0003      	movs	r3, r0
 8001908:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800190a:	e008      	b.n	800191e <HAL_RCC_OscConfig+0x30a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800190c:	f7ff f9f6 	bl	8000cfc <HAL_GetTick>
 8001910:	0002      	movs	r2, r0
 8001912:	69bb      	ldr	r3, [r7, #24]
 8001914:	1ad3      	subs	r3, r2, r3
 8001916:	2b64      	cmp	r3, #100	; 0x64
 8001918:	d901      	bls.n	800191e <HAL_RCC_OscConfig+0x30a>
        {
          return HAL_TIMEOUT;
 800191a:	2303      	movs	r3, #3
 800191c:	e185      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800191e:	4b0b      	ldr	r3, [pc, #44]	; (800194c <HAL_RCC_OscConfig+0x338>)
 8001920:	681a      	ldr	r2, [r3, #0]
 8001922:	2380      	movs	r3, #128	; 0x80
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	4013      	ands	r3, r2
 8001928:	d0f0      	beq.n	800190c <HAL_RCC_OscConfig+0x2f8>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	689b      	ldr	r3, [r3, #8]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d10e      	bne.n	8001950 <HAL_RCC_OscConfig+0x33c>
 8001932:	4b03      	ldr	r3, [pc, #12]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001934:	6a1a      	ldr	r2, [r3, #32]
 8001936:	4b02      	ldr	r3, [pc, #8]	; (8001940 <HAL_RCC_OscConfig+0x32c>)
 8001938:	2101      	movs	r1, #1
 800193a:	430a      	orrs	r2, r1
 800193c:	621a      	str	r2, [r3, #32]
 800193e:	e035      	b.n	80019ac <HAL_RCC_OscConfig+0x398>
 8001940:	40021000 	.word	0x40021000
 8001944:	fffeffff 	.word	0xfffeffff
 8001948:	fffbffff 	.word	0xfffbffff
 800194c:	40007000 	.word	0x40007000
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	2b00      	cmp	r3, #0
 8001956:	d10c      	bne.n	8001972 <HAL_RCC_OscConfig+0x35e>
 8001958:	4bb6      	ldr	r3, [pc, #728]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 800195a:	6a1a      	ldr	r2, [r3, #32]
 800195c:	4bb5      	ldr	r3, [pc, #724]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 800195e:	2101      	movs	r1, #1
 8001960:	438a      	bics	r2, r1
 8001962:	621a      	str	r2, [r3, #32]
 8001964:	4bb3      	ldr	r3, [pc, #716]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001966:	6a1a      	ldr	r2, [r3, #32]
 8001968:	4bb2      	ldr	r3, [pc, #712]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 800196a:	2104      	movs	r1, #4
 800196c:	438a      	bics	r2, r1
 800196e:	621a      	str	r2, [r3, #32]
 8001970:	e01c      	b.n	80019ac <HAL_RCC_OscConfig+0x398>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	2b05      	cmp	r3, #5
 8001978:	d10c      	bne.n	8001994 <HAL_RCC_OscConfig+0x380>
 800197a:	4bae      	ldr	r3, [pc, #696]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 800197c:	6a1a      	ldr	r2, [r3, #32]
 800197e:	4bad      	ldr	r3, [pc, #692]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001980:	2104      	movs	r1, #4
 8001982:	430a      	orrs	r2, r1
 8001984:	621a      	str	r2, [r3, #32]
 8001986:	4bab      	ldr	r3, [pc, #684]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001988:	6a1a      	ldr	r2, [r3, #32]
 800198a:	4baa      	ldr	r3, [pc, #680]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 800198c:	2101      	movs	r1, #1
 800198e:	430a      	orrs	r2, r1
 8001990:	621a      	str	r2, [r3, #32]
 8001992:	e00b      	b.n	80019ac <HAL_RCC_OscConfig+0x398>
 8001994:	4ba7      	ldr	r3, [pc, #668]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001996:	6a1a      	ldr	r2, [r3, #32]
 8001998:	4ba6      	ldr	r3, [pc, #664]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 800199a:	2101      	movs	r1, #1
 800199c:	438a      	bics	r2, r1
 800199e:	621a      	str	r2, [r3, #32]
 80019a0:	4ba4      	ldr	r3, [pc, #656]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 80019a2:	6a1a      	ldr	r2, [r3, #32]
 80019a4:	4ba3      	ldr	r3, [pc, #652]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 80019a6:	2104      	movs	r1, #4
 80019a8:	438a      	bics	r2, r1
 80019aa:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d014      	beq.n	80019de <HAL_RCC_OscConfig+0x3ca>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019b4:	f7ff f9a2 	bl	8000cfc <HAL_GetTick>
 80019b8:	0003      	movs	r3, r0
 80019ba:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019bc:	e009      	b.n	80019d2 <HAL_RCC_OscConfig+0x3be>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019be:	f7ff f99d 	bl	8000cfc <HAL_GetTick>
 80019c2:	0002      	movs	r2, r0
 80019c4:	69bb      	ldr	r3, [r7, #24]
 80019c6:	1ad3      	subs	r3, r2, r3
 80019c8:	4a9b      	ldr	r2, [pc, #620]	; (8001c38 <HAL_RCC_OscConfig+0x624>)
 80019ca:	4293      	cmp	r3, r2
 80019cc:	d901      	bls.n	80019d2 <HAL_RCC_OscConfig+0x3be>
        {
          return HAL_TIMEOUT;
 80019ce:	2303      	movs	r3, #3
 80019d0:	e12b      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019d2:	4b98      	ldr	r3, [pc, #608]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 80019d4:	6a1b      	ldr	r3, [r3, #32]
 80019d6:	2202      	movs	r2, #2
 80019d8:	4013      	ands	r3, r2
 80019da:	d0f0      	beq.n	80019be <HAL_RCC_OscConfig+0x3aa>
 80019dc:	e013      	b.n	8001a06 <HAL_RCC_OscConfig+0x3f2>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019de:	f7ff f98d 	bl	8000cfc <HAL_GetTick>
 80019e2:	0003      	movs	r3, r0
 80019e4:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019e6:	e009      	b.n	80019fc <HAL_RCC_OscConfig+0x3e8>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019e8:	f7ff f988 	bl	8000cfc <HAL_GetTick>
 80019ec:	0002      	movs	r2, r0
 80019ee:	69bb      	ldr	r3, [r7, #24]
 80019f0:	1ad3      	subs	r3, r2, r3
 80019f2:	4a91      	ldr	r2, [pc, #580]	; (8001c38 <HAL_RCC_OscConfig+0x624>)
 80019f4:	4293      	cmp	r3, r2
 80019f6:	d901      	bls.n	80019fc <HAL_RCC_OscConfig+0x3e8>
        {
          return HAL_TIMEOUT;
 80019f8:	2303      	movs	r3, #3
 80019fa:	e116      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80019fc:	4b8d      	ldr	r3, [pc, #564]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 80019fe:	6a1b      	ldr	r3, [r3, #32]
 8001a00:	2202      	movs	r2, #2
 8001a02:	4013      	ands	r3, r2
 8001a04:	d1f0      	bne.n	80019e8 <HAL_RCC_OscConfig+0x3d4>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a06:	231f      	movs	r3, #31
 8001a08:	18fb      	adds	r3, r7, r3
 8001a0a:	781b      	ldrb	r3, [r3, #0]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d105      	bne.n	8001a1c <HAL_RCC_OscConfig+0x408>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a10:	4b88      	ldr	r3, [pc, #544]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a12:	69da      	ldr	r2, [r3, #28]
 8001a14:	4b87      	ldr	r3, [pc, #540]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a16:	4989      	ldr	r1, [pc, #548]	; (8001c3c <HAL_RCC_OscConfig+0x628>)
 8001a18:	400a      	ands	r2, r1
 8001a1a:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	2210      	movs	r2, #16
 8001a22:	4013      	ands	r3, r2
 8001a24:	d063      	beq.n	8001aee <HAL_RCC_OscConfig+0x4da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	695b      	ldr	r3, [r3, #20]
 8001a2a:	2b01      	cmp	r3, #1
 8001a2c:	d12a      	bne.n	8001a84 <HAL_RCC_OscConfig+0x470>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001a2e:	4b81      	ldr	r3, [pc, #516]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a30:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a32:	4b80      	ldr	r3, [pc, #512]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a34:	2104      	movs	r1, #4
 8001a36:	430a      	orrs	r2, r1
 8001a38:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 8001a3a:	4b7e      	ldr	r3, [pc, #504]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a3e:	4b7d      	ldr	r3, [pc, #500]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a40:	2101      	movs	r1, #1
 8001a42:	430a      	orrs	r2, r1
 8001a44:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a46:	f7ff f959 	bl	8000cfc <HAL_GetTick>
 8001a4a:	0003      	movs	r3, r0
 8001a4c:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a4e:	e008      	b.n	8001a62 <HAL_RCC_OscConfig+0x44e>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001a50:	f7ff f954 	bl	8000cfc <HAL_GetTick>
 8001a54:	0002      	movs	r2, r0
 8001a56:	69bb      	ldr	r3, [r7, #24]
 8001a58:	1ad3      	subs	r3, r2, r3
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d901      	bls.n	8001a62 <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8001a5e:	2303      	movs	r3, #3
 8001a60:	e0e3      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8001a62:	4b74      	ldr	r3, [pc, #464]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a66:	2202      	movs	r2, #2
 8001a68:	4013      	ands	r3, r2
 8001a6a:	d0f1      	beq.n	8001a50 <HAL_RCC_OscConfig+0x43c>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a6c:	4b71      	ldr	r3, [pc, #452]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a6e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a70:	22f8      	movs	r2, #248	; 0xf8
 8001a72:	4393      	bics	r3, r2
 8001a74:	0019      	movs	r1, r3
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	699b      	ldr	r3, [r3, #24]
 8001a7a:	00da      	lsls	r2, r3, #3
 8001a7c:	4b6d      	ldr	r3, [pc, #436]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	635a      	str	r2, [r3, #52]	; 0x34
 8001a82:	e034      	b.n	8001aee <HAL_RCC_OscConfig+0x4da>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	695b      	ldr	r3, [r3, #20]
 8001a88:	3305      	adds	r3, #5
 8001a8a:	d111      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x49c>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001a8c:	4b69      	ldr	r3, [pc, #420]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a8e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001a90:	4b68      	ldr	r3, [pc, #416]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a92:	2104      	movs	r1, #4
 8001a94:	438a      	bics	r2, r1
 8001a96:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001a98:	4b66      	ldr	r3, [pc, #408]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001a9c:	22f8      	movs	r2, #248	; 0xf8
 8001a9e:	4393      	bics	r3, r2
 8001aa0:	0019      	movs	r1, r3
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	699b      	ldr	r3, [r3, #24]
 8001aa6:	00da      	lsls	r2, r3, #3
 8001aa8:	4b62      	ldr	r3, [pc, #392]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001aaa:	430a      	orrs	r2, r1
 8001aac:	635a      	str	r2, [r3, #52]	; 0x34
 8001aae:	e01e      	b.n	8001aee <HAL_RCC_OscConfig+0x4da>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8001ab0:	4b60      	ldr	r3, [pc, #384]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001ab2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ab4:	4b5f      	ldr	r3, [pc, #380]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001ab6:	2104      	movs	r1, #4
 8001ab8:	430a      	orrs	r2, r1
 8001aba:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001abc:	4b5d      	ldr	r3, [pc, #372]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001abe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001ac0:	4b5c      	ldr	r3, [pc, #368]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001ac2:	2101      	movs	r1, #1
 8001ac4:	438a      	bics	r2, r1
 8001ac6:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ac8:	f7ff f918 	bl	8000cfc <HAL_GetTick>
 8001acc:	0003      	movs	r3, r0
 8001ace:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ad0:	e008      	b.n	8001ae4 <HAL_RCC_OscConfig+0x4d0>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8001ad2:	f7ff f913 	bl	8000cfc <HAL_GetTick>
 8001ad6:	0002      	movs	r2, r0
 8001ad8:	69bb      	ldr	r3, [r7, #24]
 8001ada:	1ad3      	subs	r3, r2, r3
 8001adc:	2b02      	cmp	r3, #2
 8001ade:	d901      	bls.n	8001ae4 <HAL_RCC_OscConfig+0x4d0>
        {
          return HAL_TIMEOUT;
 8001ae0:	2303      	movs	r3, #3
 8001ae2:	e0a2      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001ae4:	4b53      	ldr	r3, [pc, #332]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001ae6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001ae8:	2202      	movs	r2, #2
 8001aea:	4013      	ands	r3, r2
 8001aec:	d1f1      	bne.n	8001ad2 <HAL_RCC_OscConfig+0x4be>
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	6a1b      	ldr	r3, [r3, #32]
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d100      	bne.n	8001af8 <HAL_RCC_OscConfig+0x4e4>
 8001af6:	e097      	b.n	8001c28 <HAL_RCC_OscConfig+0x614>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001af8:	4b4e      	ldr	r3, [pc, #312]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001afa:	685b      	ldr	r3, [r3, #4]
 8001afc:	220c      	movs	r2, #12
 8001afe:	4013      	ands	r3, r2
 8001b00:	2b08      	cmp	r3, #8
 8001b02:	d100      	bne.n	8001b06 <HAL_RCC_OscConfig+0x4f2>
 8001b04:	e06b      	b.n	8001bde <HAL_RCC_OscConfig+0x5ca>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	6a1b      	ldr	r3, [r3, #32]
 8001b0a:	2b02      	cmp	r3, #2
 8001b0c:	d14c      	bne.n	8001ba8 <HAL_RCC_OscConfig+0x594>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b0e:	4b49      	ldr	r3, [pc, #292]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b10:	681a      	ldr	r2, [r3, #0]
 8001b12:	4b48      	ldr	r3, [pc, #288]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b14:	494a      	ldr	r1, [pc, #296]	; (8001c40 <HAL_RCC_OscConfig+0x62c>)
 8001b16:	400a      	ands	r2, r1
 8001b18:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b1a:	f7ff f8ef 	bl	8000cfc <HAL_GetTick>
 8001b1e:	0003      	movs	r3, r0
 8001b20:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b22:	e008      	b.n	8001b36 <HAL_RCC_OscConfig+0x522>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b24:	f7ff f8ea 	bl	8000cfc <HAL_GetTick>
 8001b28:	0002      	movs	r2, r0
 8001b2a:	69bb      	ldr	r3, [r7, #24]
 8001b2c:	1ad3      	subs	r3, r2, r3
 8001b2e:	2b02      	cmp	r3, #2
 8001b30:	d901      	bls.n	8001b36 <HAL_RCC_OscConfig+0x522>
          {
            return HAL_TIMEOUT;
 8001b32:	2303      	movs	r3, #3
 8001b34:	e079      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001b36:	4b3f      	ldr	r3, [pc, #252]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b38:	681a      	ldr	r2, [r3, #0]
 8001b3a:	2380      	movs	r3, #128	; 0x80
 8001b3c:	049b      	lsls	r3, r3, #18
 8001b3e:	4013      	ands	r3, r2
 8001b40:	d1f0      	bne.n	8001b24 <HAL_RCC_OscConfig+0x510>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b42:	4b3c      	ldr	r3, [pc, #240]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b44:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b46:	220f      	movs	r2, #15
 8001b48:	4393      	bics	r3, r2
 8001b4a:	0019      	movs	r1, r3
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001b50:	4b38      	ldr	r3, [pc, #224]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b52:	430a      	orrs	r2, r1
 8001b54:	62da      	str	r2, [r3, #44]	; 0x2c
 8001b56:	4b37      	ldr	r3, [pc, #220]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	4a3a      	ldr	r2, [pc, #232]	; (8001c44 <HAL_RCC_OscConfig+0x630>)
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	0019      	movs	r1, r3
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b68:	431a      	orrs	r2, r3
 8001b6a:	4b32      	ldr	r3, [pc, #200]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b70:	4b30      	ldr	r3, [pc, #192]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b72:	681a      	ldr	r2, [r3, #0]
 8001b74:	4b2f      	ldr	r3, [pc, #188]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b76:	2180      	movs	r1, #128	; 0x80
 8001b78:	0449      	lsls	r1, r1, #17
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b7e:	f7ff f8bd 	bl	8000cfc <HAL_GetTick>
 8001b82:	0003      	movs	r3, r0
 8001b84:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b86:	e008      	b.n	8001b9a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b88:	f7ff f8b8 	bl	8000cfc <HAL_GetTick>
 8001b8c:	0002      	movs	r2, r0
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	1ad3      	subs	r3, r2, r3
 8001b92:	2b02      	cmp	r3, #2
 8001b94:	d901      	bls.n	8001b9a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001b96:	2303      	movs	r3, #3
 8001b98:	e047      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001b9a:	4b26      	ldr	r3, [pc, #152]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001b9c:	681a      	ldr	r2, [r3, #0]
 8001b9e:	2380      	movs	r3, #128	; 0x80
 8001ba0:	049b      	lsls	r3, r3, #18
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	d0f0      	beq.n	8001b88 <HAL_RCC_OscConfig+0x574>
 8001ba6:	e03f      	b.n	8001c28 <HAL_RCC_OscConfig+0x614>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ba8:	4b22      	ldr	r3, [pc, #136]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001baa:	681a      	ldr	r2, [r3, #0]
 8001bac:	4b21      	ldr	r3, [pc, #132]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001bae:	4924      	ldr	r1, [pc, #144]	; (8001c40 <HAL_RCC_OscConfig+0x62c>)
 8001bb0:	400a      	ands	r2, r1
 8001bb2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bb4:	f7ff f8a2 	bl	8000cfc <HAL_GetTick>
 8001bb8:	0003      	movs	r3, r0
 8001bba:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bbc:	e008      	b.n	8001bd0 <HAL_RCC_OscConfig+0x5bc>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bbe:	f7ff f89d 	bl	8000cfc <HAL_GetTick>
 8001bc2:	0002      	movs	r2, r0
 8001bc4:	69bb      	ldr	r3, [r7, #24]
 8001bc6:	1ad3      	subs	r3, r2, r3
 8001bc8:	2b02      	cmp	r3, #2
 8001bca:	d901      	bls.n	8001bd0 <HAL_RCC_OscConfig+0x5bc>
          {
            return HAL_TIMEOUT;
 8001bcc:	2303      	movs	r3, #3
 8001bce:	e02c      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001bd0:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2380      	movs	r3, #128	; 0x80
 8001bd6:	049b      	lsls	r3, r3, #18
 8001bd8:	4013      	ands	r3, r2
 8001bda:	d1f0      	bne.n	8001bbe <HAL_RCC_OscConfig+0x5aa>
 8001bdc:	e024      	b.n	8001c28 <HAL_RCC_OscConfig+0x614>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	6a1b      	ldr	r3, [r3, #32]
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d101      	bne.n	8001bea <HAL_RCC_OscConfig+0x5d6>
      {
        return HAL_ERROR;
 8001be6:	2301      	movs	r3, #1
 8001be8:	e01f      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001bea:	4b12      	ldr	r3, [pc, #72]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001bec:	685b      	ldr	r3, [r3, #4]
 8001bee:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 8001bf0:	4b10      	ldr	r3, [pc, #64]	; (8001c34 <HAL_RCC_OscConfig+0x620>)
 8001bf2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bf4:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf6:	697a      	ldr	r2, [r7, #20]
 8001bf8:	2380      	movs	r3, #128	; 0x80
 8001bfa:	025b      	lsls	r3, r3, #9
 8001bfc:	401a      	ands	r2, r3
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c02:	429a      	cmp	r2, r3
 8001c04:	d10e      	bne.n	8001c24 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c06:	693b      	ldr	r3, [r7, #16]
 8001c08:	220f      	movs	r2, #15
 8001c0a:	401a      	ands	r2, r3
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c10:	429a      	cmp	r2, r3
 8001c12:	d107      	bne.n	8001c24 <HAL_RCC_OscConfig+0x610>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8001c14:	697a      	ldr	r2, [r7, #20]
 8001c16:	23f0      	movs	r3, #240	; 0xf0
 8001c18:	039b      	lsls	r3, r3, #14
 8001c1a:	401a      	ands	r2, r3
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001c20:	429a      	cmp	r2, r3
 8001c22:	d001      	beq.n	8001c28 <HAL_RCC_OscConfig+0x614>
        {
          return HAL_ERROR;
 8001c24:	2301      	movs	r3, #1
 8001c26:	e000      	b.n	8001c2a <HAL_RCC_OscConfig+0x616>
        }
      }
    }
  }

  return HAL_OK;
 8001c28:	2300      	movs	r3, #0
}
 8001c2a:	0018      	movs	r0, r3
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	b008      	add	sp, #32
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	46c0      	nop			; (mov r8, r8)
 8001c34:	40021000 	.word	0x40021000
 8001c38:	00001388 	.word	0x00001388
 8001c3c:	efffffff 	.word	0xefffffff
 8001c40:	feffffff 	.word	0xfeffffff
 8001c44:	ffc2ffff 	.word	0xffc2ffff

08001c48 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c48:	b580      	push	{r7, lr}
 8001c4a:	b084      	sub	sp, #16
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d101      	bne.n	8001c5c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c58:	2301      	movs	r3, #1
 8001c5a:	e0b3      	b.n	8001dc4 <HAL_RCC_ClockConfig+0x17c>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c5c:	4b5b      	ldr	r3, [pc, #364]	; (8001dcc <HAL_RCC_ClockConfig+0x184>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	2201      	movs	r2, #1
 8001c62:	4013      	ands	r3, r2
 8001c64:	683a      	ldr	r2, [r7, #0]
 8001c66:	429a      	cmp	r2, r3
 8001c68:	d911      	bls.n	8001c8e <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c6a:	4b58      	ldr	r3, [pc, #352]	; (8001dcc <HAL_RCC_ClockConfig+0x184>)
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	2201      	movs	r2, #1
 8001c70:	4393      	bics	r3, r2
 8001c72:	0019      	movs	r1, r3
 8001c74:	4b55      	ldr	r3, [pc, #340]	; (8001dcc <HAL_RCC_ClockConfig+0x184>)
 8001c76:	683a      	ldr	r2, [r7, #0]
 8001c78:	430a      	orrs	r2, r1
 8001c7a:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c7c:	4b53      	ldr	r3, [pc, #332]	; (8001dcc <HAL_RCC_ClockConfig+0x184>)
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	2201      	movs	r2, #1
 8001c82:	4013      	ands	r3, r2
 8001c84:	683a      	ldr	r2, [r7, #0]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d001      	beq.n	8001c8e <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 8001c8a:	2301      	movs	r3, #1
 8001c8c:	e09a      	b.n	8001dc4 <HAL_RCC_ClockConfig+0x17c>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	2202      	movs	r2, #2
 8001c94:	4013      	ands	r3, r2
 8001c96:	d015      	beq.n	8001cc4 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2204      	movs	r2, #4
 8001c9e:	4013      	ands	r3, r2
 8001ca0:	d006      	beq.n	8001cb0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 8001ca2:	4b4b      	ldr	r3, [pc, #300]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001ca4:	685a      	ldr	r2, [r3, #4]
 8001ca6:	4b4a      	ldr	r3, [pc, #296]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001ca8:	21e0      	movs	r1, #224	; 0xe0
 8001caa:	00c9      	lsls	r1, r1, #3
 8001cac:	430a      	orrs	r2, r1
 8001cae:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cb0:	4b47      	ldr	r3, [pc, #284]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001cb2:	685b      	ldr	r3, [r3, #4]
 8001cb4:	22f0      	movs	r2, #240	; 0xf0
 8001cb6:	4393      	bics	r3, r2
 8001cb8:	0019      	movs	r1, r3
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	689a      	ldr	r2, [r3, #8]
 8001cbe:	4b44      	ldr	r3, [pc, #272]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001cc0:	430a      	orrs	r2, r1
 8001cc2:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	2201      	movs	r2, #1
 8001cca:	4013      	ands	r3, r2
 8001ccc:	d040      	beq.n	8001d50 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d107      	bne.n	8001ce6 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001cd6:	4b3e      	ldr	r3, [pc, #248]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001cd8:	681a      	ldr	r2, [r3, #0]
 8001cda:	2380      	movs	r3, #128	; 0x80
 8001cdc:	029b      	lsls	r3, r3, #10
 8001cde:	4013      	ands	r3, r2
 8001ce0:	d114      	bne.n	8001d0c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	e06e      	b.n	8001dc4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	685b      	ldr	r3, [r3, #4]
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d107      	bne.n	8001cfe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001cee:	4b38      	ldr	r3, [pc, #224]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001cf0:	681a      	ldr	r2, [r3, #0]
 8001cf2:	2380      	movs	r3, #128	; 0x80
 8001cf4:	049b      	lsls	r3, r3, #18
 8001cf6:	4013      	ands	r3, r2
 8001cf8:	d108      	bne.n	8001d0c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001cfa:	2301      	movs	r3, #1
 8001cfc:	e062      	b.n	8001dc4 <HAL_RCC_ClockConfig+0x17c>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001cfe:	4b34      	ldr	r3, [pc, #208]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	2202      	movs	r2, #2
 8001d04:	4013      	ands	r3, r2
 8001d06:	d101      	bne.n	8001d0c <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_ERROR;
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e05b      	b.n	8001dc4 <HAL_RCC_ClockConfig+0x17c>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d0c:	4b30      	ldr	r3, [pc, #192]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	2203      	movs	r2, #3
 8001d12:	4393      	bics	r3, r2
 8001d14:	0019      	movs	r1, r3
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	685a      	ldr	r2, [r3, #4]
 8001d1a:	4b2d      	ldr	r3, [pc, #180]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001d1c:	430a      	orrs	r2, r1
 8001d1e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d20:	f7fe ffec 	bl	8000cfc <HAL_GetTick>
 8001d24:	0003      	movs	r3, r0
 8001d26:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d28:	e009      	b.n	8001d3e <HAL_RCC_ClockConfig+0xf6>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d2a:	f7fe ffe7 	bl	8000cfc <HAL_GetTick>
 8001d2e:	0002      	movs	r2, r0
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	1ad3      	subs	r3, r2, r3
 8001d34:	4a27      	ldr	r2, [pc, #156]	; (8001dd4 <HAL_RCC_ClockConfig+0x18c>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d901      	bls.n	8001d3e <HAL_RCC_ClockConfig+0xf6>
      {
        return HAL_TIMEOUT;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	e042      	b.n	8001dc4 <HAL_RCC_ClockConfig+0x17c>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d3e:	4b24      	ldr	r3, [pc, #144]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001d40:	685b      	ldr	r3, [r3, #4]
 8001d42:	220c      	movs	r2, #12
 8001d44:	401a      	ands	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d1ec      	bne.n	8001d2a <HAL_RCC_ClockConfig+0xe2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001d50:	4b1e      	ldr	r3, [pc, #120]	; (8001dcc <HAL_RCC_ClockConfig+0x184>)
 8001d52:	681b      	ldr	r3, [r3, #0]
 8001d54:	2201      	movs	r2, #1
 8001d56:	4013      	ands	r3, r2
 8001d58:	683a      	ldr	r2, [r7, #0]
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d211      	bcs.n	8001d82 <HAL_RCC_ClockConfig+0x13a>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001d5e:	4b1b      	ldr	r3, [pc, #108]	; (8001dcc <HAL_RCC_ClockConfig+0x184>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	2201      	movs	r2, #1
 8001d64:	4393      	bics	r3, r2
 8001d66:	0019      	movs	r1, r3
 8001d68:	4b18      	ldr	r3, [pc, #96]	; (8001dcc <HAL_RCC_ClockConfig+0x184>)
 8001d6a:	683a      	ldr	r2, [r7, #0]
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001d70:	4b16      	ldr	r3, [pc, #88]	; (8001dcc <HAL_RCC_ClockConfig+0x184>)
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	2201      	movs	r2, #1
 8001d76:	4013      	ands	r3, r2
 8001d78:	683a      	ldr	r2, [r7, #0]
 8001d7a:	429a      	cmp	r2, r3
 8001d7c:	d001      	beq.n	8001d82 <HAL_RCC_ClockConfig+0x13a>
    {
      return HAL_ERROR;
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e020      	b.n	8001dc4 <HAL_RCC_ClockConfig+0x17c>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	2204      	movs	r2, #4
 8001d88:	4013      	ands	r3, r2
 8001d8a:	d009      	beq.n	8001da0 <HAL_RCC_ClockConfig+0x158>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8001d8c:	4b10      	ldr	r3, [pc, #64]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	4a11      	ldr	r2, [pc, #68]	; (8001dd8 <HAL_RCC_ClockConfig+0x190>)
 8001d92:	4013      	ands	r3, r2
 8001d94:	0019      	movs	r1, r3
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	68da      	ldr	r2, [r3, #12]
 8001d9a:	4b0d      	ldr	r3, [pc, #52]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001d9c:	430a      	orrs	r2, r1
 8001d9e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001da0:	f000 f820 	bl	8001de4 <HAL_RCC_GetSysClockFreq>
 8001da4:	0001      	movs	r1, r0
 8001da6:	4b0a      	ldr	r3, [pc, #40]	; (8001dd0 <HAL_RCC_ClockConfig+0x188>)
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	091b      	lsrs	r3, r3, #4
 8001dac:	220f      	movs	r2, #15
 8001dae:	4013      	ands	r3, r2
 8001db0:	4a0a      	ldr	r2, [pc, #40]	; (8001ddc <HAL_RCC_ClockConfig+0x194>)
 8001db2:	5cd3      	ldrb	r3, [r2, r3]
 8001db4:	000a      	movs	r2, r1
 8001db6:	40da      	lsrs	r2, r3
 8001db8:	4b09      	ldr	r3, [pc, #36]	; (8001de0 <HAL_RCC_ClockConfig+0x198>)
 8001dba:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8001dbc:	2000      	movs	r0, #0
 8001dbe:	f7fe ff57 	bl	8000c70 <HAL_InitTick>
  
  return HAL_OK;
 8001dc2:	2300      	movs	r3, #0
}
 8001dc4:	0018      	movs	r0, r3
 8001dc6:	46bd      	mov	sp, r7
 8001dc8:	b004      	add	sp, #16
 8001dca:	bd80      	pop	{r7, pc}
 8001dcc:	40022000 	.word	0x40022000
 8001dd0:	40021000 	.word	0x40021000
 8001dd4:	00001388 	.word	0x00001388
 8001dd8:	fffff8ff 	.word	0xfffff8ff
 8001ddc:	0800327c 	.word	0x0800327c
 8001de0:	20000004 	.word	0x20000004

08001de4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001de4:	b590      	push	{r4, r7, lr}
 8001de6:	b08f      	sub	sp, #60	; 0x3c
 8001de8:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8001dea:	2314      	movs	r3, #20
 8001dec:	18fb      	adds	r3, r7, r3
 8001dee:	4a2b      	ldr	r2, [pc, #172]	; (8001e9c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001df0:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001df2:	c313      	stmia	r3!, {r0, r1, r4}
 8001df4:	6812      	ldr	r2, [r2, #0]
 8001df6:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001df8:	1d3b      	adds	r3, r7, #4
 8001dfa:	4a29      	ldr	r2, [pc, #164]	; (8001ea0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001dfc:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001dfe:	c313      	stmia	r3!, {r0, r1, r4}
 8001e00:	6812      	ldr	r2, [r2, #0]
 8001e02:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001e04:	2300      	movs	r3, #0
 8001e06:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001e08:	2300      	movs	r3, #0
 8001e0a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	637b      	str	r3, [r7, #52]	; 0x34
 8001e10:	2300      	movs	r3, #0
 8001e12:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001e14:	2300      	movs	r3, #0
 8001e16:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001e18:	4b22      	ldr	r3, [pc, #136]	; (8001ea4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e1a:	685b      	ldr	r3, [r3, #4]
 8001e1c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001e1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e20:	220c      	movs	r2, #12
 8001e22:	4013      	ands	r3, r2
 8001e24:	2b04      	cmp	r3, #4
 8001e26:	d002      	beq.n	8001e2e <HAL_RCC_GetSysClockFreq+0x4a>
 8001e28:	2b08      	cmp	r3, #8
 8001e2a:	d003      	beq.n	8001e34 <HAL_RCC_GetSysClockFreq+0x50>
 8001e2c:	e02d      	b.n	8001e8a <HAL_RCC_GetSysClockFreq+0xa6>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001e2e:	4b1e      	ldr	r3, [pc, #120]	; (8001ea8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e30:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e32:	e02d      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0xac>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8001e34:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e36:	0c9b      	lsrs	r3, r3, #18
 8001e38:	220f      	movs	r2, #15
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	2214      	movs	r2, #20
 8001e3e:	18ba      	adds	r2, r7, r2
 8001e40:	5cd3      	ldrb	r3, [r2, r3]
 8001e42:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8001e44:	4b17      	ldr	r3, [pc, #92]	; (8001ea4 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e48:	220f      	movs	r2, #15
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	1d3a      	adds	r2, r7, #4
 8001e4e:	5cd3      	ldrb	r3, [r2, r3]
 8001e50:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8001e52:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001e54:	2380      	movs	r3, #128	; 0x80
 8001e56:	025b      	lsls	r3, r3, #9
 8001e58:	4013      	ands	r3, r2
 8001e5a:	d009      	beq.n	8001e70 <HAL_RCC_GetSysClockFreq+0x8c>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e5c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e5e:	4812      	ldr	r0, [pc, #72]	; (8001ea8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e60:	f7fe f952 	bl	8000108 <__udivsi3>
 8001e64:	0003      	movs	r3, r0
 8001e66:	001a      	movs	r2, r3
 8001e68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e6a:	4353      	muls	r3, r2
 8001e6c:	637b      	str	r3, [r7, #52]	; 0x34
 8001e6e:	e009      	b.n	8001e84 <HAL_RCC_GetSysClockFreq+0xa0>
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
 8001e70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001e72:	000a      	movs	r2, r1
 8001e74:	0152      	lsls	r2, r2, #5
 8001e76:	1a52      	subs	r2, r2, r1
 8001e78:	0193      	lsls	r3, r2, #6
 8001e7a:	1a9b      	subs	r3, r3, r2
 8001e7c:	00db      	lsls	r3, r3, #3
 8001e7e:	185b      	adds	r3, r3, r1
 8001e80:	021b      	lsls	r3, r3, #8
 8001e82:	637b      	str	r3, [r7, #52]	; 0x34
#endif
      }
      sysclockfreq = pllclk;
 8001e84:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001e86:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e88:	e002      	b.n	8001e90 <HAL_RCC_GetSysClockFreq+0xac>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e8a:	4b07      	ldr	r3, [pc, #28]	; (8001ea8 <HAL_RCC_GetSysClockFreq+0xc4>)
 8001e8c:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001e8e:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001e90:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001e92:	0018      	movs	r0, r3
 8001e94:	46bd      	mov	sp, r7
 8001e96:	b00f      	add	sp, #60	; 0x3c
 8001e98:	bd90      	pop	{r4, r7, pc}
 8001e9a:	46c0      	nop			; (mov r8, r8)
 8001e9c:	08003244 	.word	0x08003244
 8001ea0:	08003254 	.word	0x08003254
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	007a1200 	.word	0x007a1200

08001eac <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001eac:	b580      	push	{r7, lr}
 8001eae:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001eb0:	4b02      	ldr	r3, [pc, #8]	; (8001ebc <HAL_RCC_GetHCLKFreq+0x10>)
 8001eb2:	681b      	ldr	r3, [r3, #0]
}
 8001eb4:	0018      	movs	r0, r3
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	46c0      	nop			; (mov r8, r8)
 8001ebc:	20000004 	.word	0x20000004

08001ec0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ec0:	b580      	push	{r7, lr}
 8001ec2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 8001ec4:	f7ff fff2 	bl	8001eac <HAL_RCC_GetHCLKFreq>
 8001ec8:	0001      	movs	r1, r0
 8001eca:	4b06      	ldr	r3, [pc, #24]	; (8001ee4 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	0a1b      	lsrs	r3, r3, #8
 8001ed0:	2207      	movs	r2, #7
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	4a04      	ldr	r2, [pc, #16]	; (8001ee8 <HAL_RCC_GetPCLK1Freq+0x28>)
 8001ed6:	5cd3      	ldrb	r3, [r2, r3]
 8001ed8:	40d9      	lsrs	r1, r3
 8001eda:	000b      	movs	r3, r1
}    
 8001edc:	0018      	movs	r0, r3
 8001ede:	46bd      	mov	sp, r7
 8001ee0:	bd80      	pop	{r7, pc}
 8001ee2:	46c0      	nop			; (mov r8, r8)
 8001ee4:	40021000 	.word	0x40021000
 8001ee8:	0800328c 	.word	0x0800328c

08001eec <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001eec:	b580      	push	{r7, lr}
 8001eee:	b086      	sub	sp, #24
 8001ef0:	af00      	add	r7, sp, #0
 8001ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681a      	ldr	r2, [r3, #0]
 8001f00:	2380      	movs	r3, #128	; 0x80
 8001f02:	025b      	lsls	r3, r3, #9
 8001f04:	4013      	ands	r3, r2
 8001f06:	d100      	bne.n	8001f0a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001f08:	e08e      	b.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 8001f0a:	2017      	movs	r0, #23
 8001f0c:	183b      	adds	r3, r7, r0
 8001f0e:	2200      	movs	r2, #0
 8001f10:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f12:	4b57      	ldr	r3, [pc, #348]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f14:	69da      	ldr	r2, [r3, #28]
 8001f16:	2380      	movs	r3, #128	; 0x80
 8001f18:	055b      	lsls	r3, r3, #21
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	d110      	bne.n	8001f40 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 8001f1e:	4b54      	ldr	r3, [pc, #336]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f20:	69da      	ldr	r2, [r3, #28]
 8001f22:	4b53      	ldr	r3, [pc, #332]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f24:	2180      	movs	r1, #128	; 0x80
 8001f26:	0549      	lsls	r1, r1, #21
 8001f28:	430a      	orrs	r2, r1
 8001f2a:	61da      	str	r2, [r3, #28]
 8001f2c:	4b50      	ldr	r3, [pc, #320]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f2e:	69da      	ldr	r2, [r3, #28]
 8001f30:	2380      	movs	r3, #128	; 0x80
 8001f32:	055b      	lsls	r3, r3, #21
 8001f34:	4013      	ands	r3, r2
 8001f36:	60bb      	str	r3, [r7, #8]
 8001f38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f3a:	183b      	adds	r3, r7, r0
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f40:	4b4c      	ldr	r3, [pc, #304]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001f42:	681a      	ldr	r2, [r3, #0]
 8001f44:	2380      	movs	r3, #128	; 0x80
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d11a      	bne.n	8001f82 <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001f4c:	4b49      	ldr	r3, [pc, #292]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001f4e:	681a      	ldr	r2, [r3, #0]
 8001f50:	4b48      	ldr	r3, [pc, #288]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001f52:	2180      	movs	r1, #128	; 0x80
 8001f54:	0049      	lsls	r1, r1, #1
 8001f56:	430a      	orrs	r2, r1
 8001f58:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001f5a:	f7fe fecf 	bl	8000cfc <HAL_GetTick>
 8001f5e:	0003      	movs	r3, r0
 8001f60:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f62:	e008      	b.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001f64:	f7fe feca 	bl	8000cfc <HAL_GetTick>
 8001f68:	0002      	movs	r2, r0
 8001f6a:	693b      	ldr	r3, [r7, #16]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	2b64      	cmp	r3, #100	; 0x64
 8001f70:	d901      	bls.n	8001f76 <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001f72:	2303      	movs	r3, #3
 8001f74:	e077      	b.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0x17a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f76:	4b3f      	ldr	r3, [pc, #252]	; (8002074 <HAL_RCCEx_PeriphCLKConfig+0x188>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	2380      	movs	r3, #128	; 0x80
 8001f7c:	005b      	lsls	r3, r3, #1
 8001f7e:	4013      	ands	r3, r2
 8001f80:	d0f0      	beq.n	8001f64 <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001f82:	4b3b      	ldr	r3, [pc, #236]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001f84:	6a1a      	ldr	r2, [r3, #32]
 8001f86:	23c0      	movs	r3, #192	; 0xc0
 8001f88:	009b      	lsls	r3, r3, #2
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001f8e:	68fb      	ldr	r3, [r7, #12]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d034      	beq.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	685a      	ldr	r2, [r3, #4]
 8001f98:	23c0      	movs	r3, #192	; 0xc0
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	4013      	ands	r3, r2
 8001f9e:	68fa      	ldr	r2, [r7, #12]
 8001fa0:	429a      	cmp	r2, r3
 8001fa2:	d02c      	beq.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001fa4:	4b32      	ldr	r3, [pc, #200]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fa6:	6a1b      	ldr	r3, [r3, #32]
 8001fa8:	4a33      	ldr	r2, [pc, #204]	; (8002078 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8001faa:	4013      	ands	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001fae:	4b30      	ldr	r3, [pc, #192]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fb0:	6a1a      	ldr	r2, [r3, #32]
 8001fb2:	4b2f      	ldr	r3, [pc, #188]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fb4:	2180      	movs	r1, #128	; 0x80
 8001fb6:	0249      	lsls	r1, r1, #9
 8001fb8:	430a      	orrs	r2, r1
 8001fba:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001fbc:	4b2c      	ldr	r3, [pc, #176]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fbe:	6a1a      	ldr	r2, [r3, #32]
 8001fc0:	4b2b      	ldr	r3, [pc, #172]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fc2:	492e      	ldr	r1, [pc, #184]	; (800207c <HAL_RCCEx_PeriphCLKConfig+0x190>)
 8001fc4:	400a      	ands	r2, r1
 8001fc6:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001fc8:	4b29      	ldr	r3, [pc, #164]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001fca:	68fa      	ldr	r2, [r7, #12]
 8001fcc:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001fce:	68fb      	ldr	r3, [r7, #12]
 8001fd0:	2201      	movs	r2, #1
 8001fd2:	4013      	ands	r3, r2
 8001fd4:	d013      	beq.n	8001ffe <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fd6:	f7fe fe91 	bl	8000cfc <HAL_GetTick>
 8001fda:	0003      	movs	r3, r0
 8001fdc:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001fde:	e009      	b.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001fe0:	f7fe fe8c 	bl	8000cfc <HAL_GetTick>
 8001fe4:	0002      	movs	r2, r0
 8001fe6:	693b      	ldr	r3, [r7, #16]
 8001fe8:	1ad3      	subs	r3, r2, r3
 8001fea:	4a25      	ldr	r2, [pc, #148]	; (8002080 <HAL_RCCEx_PeriphCLKConfig+0x194>)
 8001fec:	4293      	cmp	r3, r2
 8001fee:	d901      	bls.n	8001ff4 <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001ff0:	2303      	movs	r3, #3
 8001ff2:	e038      	b.n	8002066 <HAL_RCCEx_PeriphCLKConfig+0x17a>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ff4:	4b1e      	ldr	r3, [pc, #120]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8001ff6:	6a1b      	ldr	r3, [r3, #32]
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	d0f0      	beq.n	8001fe0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ffe:	4b1c      	ldr	r3, [pc, #112]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	4a1d      	ldr	r2, [pc, #116]	; (8002078 <HAL_RCCEx_PeriphCLKConfig+0x18c>)
 8002004:	4013      	ands	r3, r2
 8002006:	0019      	movs	r1, r3
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	685a      	ldr	r2, [r3, #4]
 800200c:	4b18      	ldr	r3, [pc, #96]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800200e:	430a      	orrs	r2, r1
 8002010:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002012:	2317      	movs	r3, #23
 8002014:	18fb      	adds	r3, r7, r3
 8002016:	781b      	ldrb	r3, [r3, #0]
 8002018:	2b01      	cmp	r3, #1
 800201a:	d105      	bne.n	8002028 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800201c:	4b14      	ldr	r3, [pc, #80]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 800201e:	69da      	ldr	r2, [r3, #28]
 8002020:	4b13      	ldr	r3, [pc, #76]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002022:	4918      	ldr	r1, [pc, #96]	; (8002084 <HAL_RCCEx_PeriphCLKConfig+0x198>)
 8002024:	400a      	ands	r2, r1
 8002026:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	2201      	movs	r2, #1
 800202e:	4013      	ands	r3, r2
 8002030:	d009      	beq.n	8002046 <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002032:	4b0f      	ldr	r3, [pc, #60]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002034:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002036:	2203      	movs	r2, #3
 8002038:	4393      	bics	r3, r2
 800203a:	0019      	movs	r1, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689a      	ldr	r2, [r3, #8]
 8002040:	4b0b      	ldr	r3, [pc, #44]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002042:	430a      	orrs	r2, r1
 8002044:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	2220      	movs	r2, #32
 800204c:	4013      	ands	r3, r2
 800204e:	d009      	beq.n	8002064 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002050:	4b07      	ldr	r3, [pc, #28]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002052:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002054:	2210      	movs	r2, #16
 8002056:	4393      	bics	r3, r2
 8002058:	0019      	movs	r1, r3
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	4b04      	ldr	r3, [pc, #16]	; (8002070 <HAL_RCCEx_PeriphCLKConfig+0x184>)
 8002060:	430a      	orrs	r2, r1
 8002062:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8002064:	2300      	movs	r3, #0
}
 8002066:	0018      	movs	r0, r3
 8002068:	46bd      	mov	sp, r7
 800206a:	b006      	add	sp, #24
 800206c:	bd80      	pop	{r7, pc}
 800206e:	46c0      	nop			; (mov r8, r8)
 8002070:	40021000 	.word	0x40021000
 8002074:	40007000 	.word	0x40007000
 8002078:	fffffcff 	.word	0xfffffcff
 800207c:	fffeffff 	.word	0xfffeffff
 8002080:	00001388 	.word	0x00001388
 8002084:	efffffff 	.word	0xefffffff

08002088 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d101      	bne.n	800209a <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e042      	b.n	8002120 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	223d      	movs	r2, #61	; 0x3d
 800209e:	5c9b      	ldrb	r3, [r3, r2]
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d107      	bne.n	80020b6 <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	223c      	movs	r2, #60	; 0x3c
 80020aa:	2100      	movs	r1, #0
 80020ac:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	0018      	movs	r0, r3
 80020b2:	f7fe fcd5 	bl	8000a60 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	223d      	movs	r2, #61	; 0x3d
 80020ba:	2102      	movs	r1, #2
 80020bc:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681a      	ldr	r2, [r3, #0]
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	3304      	adds	r3, #4
 80020c6:	0019      	movs	r1, r3
 80020c8:	0010      	movs	r0, r2
 80020ca:	f000 f98f 	bl	80023ec <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80020ce:	687b      	ldr	r3, [r7, #4]
 80020d0:	2246      	movs	r2, #70	; 0x46
 80020d2:	2101      	movs	r1, #1
 80020d4:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	223e      	movs	r2, #62	; 0x3e
 80020da:	2101      	movs	r1, #1
 80020dc:	5499      	strb	r1, [r3, r2]
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	223f      	movs	r2, #63	; 0x3f
 80020e2:	2101      	movs	r1, #1
 80020e4:	5499      	strb	r1, [r3, r2]
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2240      	movs	r2, #64	; 0x40
 80020ea:	2101      	movs	r1, #1
 80020ec:	5499      	strb	r1, [r3, r2]
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	2241      	movs	r2, #65	; 0x41
 80020f2:	2101      	movs	r1, #1
 80020f4:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2242      	movs	r2, #66	; 0x42
 80020fa:	2101      	movs	r1, #1
 80020fc:	5499      	strb	r1, [r3, r2]
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	2243      	movs	r2, #67	; 0x43
 8002102:	2101      	movs	r1, #1
 8002104:	5499      	strb	r1, [r3, r2]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2244      	movs	r2, #68	; 0x44
 800210a:	2101      	movs	r1, #1
 800210c:	5499      	strb	r1, [r3, r2]
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2245      	movs	r2, #69	; 0x45
 8002112:	2101      	movs	r1, #1
 8002114:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	223d      	movs	r2, #61	; 0x3d
 800211a:	2101      	movs	r1, #1
 800211c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800211e:	2300      	movs	r3, #0
}
 8002120:	0018      	movs	r0, r3
 8002122:	46bd      	mov	sp, r7
 8002124:	b002      	add	sp, #8
 8002126:	bd80      	pop	{r7, pc}

08002128 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002132:	683b      	ldr	r3, [r7, #0]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d108      	bne.n	800214a <HAL_TIM_PWM_Start+0x22>
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	223e      	movs	r2, #62	; 0x3e
 800213c:	5c9b      	ldrb	r3, [r3, r2]
 800213e:	b2db      	uxtb	r3, r3
 8002140:	3b01      	subs	r3, #1
 8002142:	1e5a      	subs	r2, r3, #1
 8002144:	4193      	sbcs	r3, r2
 8002146:	b2db      	uxtb	r3, r3
 8002148:	e01f      	b.n	800218a <HAL_TIM_PWM_Start+0x62>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	2b04      	cmp	r3, #4
 800214e:	d108      	bne.n	8002162 <HAL_TIM_PWM_Start+0x3a>
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	223f      	movs	r2, #63	; 0x3f
 8002154:	5c9b      	ldrb	r3, [r3, r2]
 8002156:	b2db      	uxtb	r3, r3
 8002158:	3b01      	subs	r3, #1
 800215a:	1e5a      	subs	r2, r3, #1
 800215c:	4193      	sbcs	r3, r2
 800215e:	b2db      	uxtb	r3, r3
 8002160:	e013      	b.n	800218a <HAL_TIM_PWM_Start+0x62>
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	2b08      	cmp	r3, #8
 8002166:	d108      	bne.n	800217a <HAL_TIM_PWM_Start+0x52>
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	2240      	movs	r2, #64	; 0x40
 800216c:	5c9b      	ldrb	r3, [r3, r2]
 800216e:	b2db      	uxtb	r3, r3
 8002170:	3b01      	subs	r3, #1
 8002172:	1e5a      	subs	r2, r3, #1
 8002174:	4193      	sbcs	r3, r2
 8002176:	b2db      	uxtb	r3, r3
 8002178:	e007      	b.n	800218a <HAL_TIM_PWM_Start+0x62>
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	2241      	movs	r2, #65	; 0x41
 800217e:	5c9b      	ldrb	r3, [r3, r2]
 8002180:	b2db      	uxtb	r3, r3
 8002182:	3b01      	subs	r3, #1
 8002184:	1e5a      	subs	r2, r3, #1
 8002186:	4193      	sbcs	r3, r2
 8002188:	b2db      	uxtb	r3, r3
 800218a:	2b00      	cmp	r3, #0
 800218c:	d001      	beq.n	8002192 <HAL_TIM_PWM_Start+0x6a>
  {
    return HAL_ERROR;
 800218e:	2301      	movs	r3, #1
 8002190:	e064      	b.n	800225c <HAL_TIM_PWM_Start+0x134>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d104      	bne.n	80021a2 <HAL_TIM_PWM_Start+0x7a>
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	223e      	movs	r2, #62	; 0x3e
 800219c:	2102      	movs	r1, #2
 800219e:	5499      	strb	r1, [r3, r2]
 80021a0:	e013      	b.n	80021ca <HAL_TIM_PWM_Start+0xa2>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	2b04      	cmp	r3, #4
 80021a6:	d104      	bne.n	80021b2 <HAL_TIM_PWM_Start+0x8a>
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	223f      	movs	r2, #63	; 0x3f
 80021ac:	2102      	movs	r1, #2
 80021ae:	5499      	strb	r1, [r3, r2]
 80021b0:	e00b      	b.n	80021ca <HAL_TIM_PWM_Start+0xa2>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	2b08      	cmp	r3, #8
 80021b6:	d104      	bne.n	80021c2 <HAL_TIM_PWM_Start+0x9a>
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	2240      	movs	r2, #64	; 0x40
 80021bc:	2102      	movs	r1, #2
 80021be:	5499      	strb	r1, [r3, r2]
 80021c0:	e003      	b.n	80021ca <HAL_TIM_PWM_Start+0xa2>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2241      	movs	r2, #65	; 0x41
 80021c6:	2102      	movs	r1, #2
 80021c8:	5499      	strb	r1, [r3, r2]

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	6839      	ldr	r1, [r7, #0]
 80021d0:	2201      	movs	r2, #1
 80021d2:	0018      	movs	r0, r3
 80021d4:	f000 fb56 	bl	8002884 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a21      	ldr	r2, [pc, #132]	; (8002264 <HAL_TIM_PWM_Start+0x13c>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d009      	beq.n	80021f6 <HAL_TIM_PWM_Start+0xce>
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	4a20      	ldr	r2, [pc, #128]	; (8002268 <HAL_TIM_PWM_Start+0x140>)
 80021e8:	4293      	cmp	r3, r2
 80021ea:	d004      	beq.n	80021f6 <HAL_TIM_PWM_Start+0xce>
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a1e      	ldr	r2, [pc, #120]	; (800226c <HAL_TIM_PWM_Start+0x144>)
 80021f2:	4293      	cmp	r3, r2
 80021f4:	d101      	bne.n	80021fa <HAL_TIM_PWM_Start+0xd2>
 80021f6:	2301      	movs	r3, #1
 80021f8:	e000      	b.n	80021fc <HAL_TIM_PWM_Start+0xd4>
 80021fa:	2300      	movs	r3, #0
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d008      	beq.n	8002212 <HAL_TIM_PWM_Start+0xea>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	2180      	movs	r1, #128	; 0x80
 800220c:	0209      	lsls	r1, r1, #8
 800220e:	430a      	orrs	r2, r1
 8002210:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	4a13      	ldr	r2, [pc, #76]	; (8002264 <HAL_TIM_PWM_Start+0x13c>)
 8002218:	4293      	cmp	r3, r2
 800221a:	d004      	beq.n	8002226 <HAL_TIM_PWM_Start+0xfe>
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	4a13      	ldr	r2, [pc, #76]	; (8002270 <HAL_TIM_PWM_Start+0x148>)
 8002222:	4293      	cmp	r3, r2
 8002224:	d111      	bne.n	800224a <HAL_TIM_PWM_Start+0x122>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	681b      	ldr	r3, [r3, #0]
 800222a:	689b      	ldr	r3, [r3, #8]
 800222c:	2207      	movs	r2, #7
 800222e:	4013      	ands	r3, r2
 8002230:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2b06      	cmp	r3, #6
 8002236:	d010      	beq.n	800225a <HAL_TIM_PWM_Start+0x132>
    {
      __HAL_TIM_ENABLE(htim);
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	681a      	ldr	r2, [r3, #0]
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	2101      	movs	r1, #1
 8002244:	430a      	orrs	r2, r1
 8002246:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002248:	e007      	b.n	800225a <HAL_TIM_PWM_Start+0x132>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	681a      	ldr	r2, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	2101      	movs	r1, #1
 8002256:	430a      	orrs	r2, r1
 8002258:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800225a:	2300      	movs	r3, #0
}
 800225c:	0018      	movs	r0, r3
 800225e:	46bd      	mov	sp, r7
 8002260:	b004      	add	sp, #16
 8002262:	bd80      	pop	{r7, pc}
 8002264:	40012c00 	.word	0x40012c00
 8002268:	40014400 	.word	0x40014400
 800226c:	40014800 	.word	0x40014800
 8002270:	40000400 	.word	0x40000400

08002274 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8002274:	b580      	push	{r7, lr}
 8002276:	b084      	sub	sp, #16
 8002278:	af00      	add	r7, sp, #0
 800227a:	60f8      	str	r0, [r7, #12]
 800227c:	60b9      	str	r1, [r7, #8]
 800227e:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	223c      	movs	r2, #60	; 0x3c
 8002284:	5c9b      	ldrb	r3, [r3, r2]
 8002286:	2b01      	cmp	r3, #1
 8002288:	d101      	bne.n	800228e <HAL_TIM_PWM_ConfigChannel+0x1a>
 800228a:	2302      	movs	r3, #2
 800228c:	e0a7      	b.n	80023de <HAL_TIM_PWM_ConfigChannel+0x16a>
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	223c      	movs	r2, #60	; 0x3c
 8002292:	2101      	movs	r1, #1
 8002294:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2b0c      	cmp	r3, #12
 800229a:	d100      	bne.n	800229e <HAL_TIM_PWM_ConfigChannel+0x2a>
 800229c:	e076      	b.n	800238c <HAL_TIM_PWM_ConfigChannel+0x118>
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2b0c      	cmp	r3, #12
 80022a2:	d900      	bls.n	80022a6 <HAL_TIM_PWM_ConfigChannel+0x32>
 80022a4:	e095      	b.n	80023d2 <HAL_TIM_PWM_ConfigChannel+0x15e>
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	2b08      	cmp	r3, #8
 80022aa:	d04e      	beq.n	800234a <HAL_TIM_PWM_ConfigChannel+0xd6>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	2b08      	cmp	r3, #8
 80022b0:	d900      	bls.n	80022b4 <HAL_TIM_PWM_ConfigChannel+0x40>
 80022b2:	e08e      	b.n	80023d2 <HAL_TIM_PWM_ConfigChannel+0x15e>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <HAL_TIM_PWM_ConfigChannel+0x4e>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	2b04      	cmp	r3, #4
 80022be:	d021      	beq.n	8002304 <HAL_TIM_PWM_ConfigChannel+0x90>
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
      break;
    }

    default:
      break;
 80022c0:	e087      	b.n	80023d2 <HAL_TIM_PWM_ConfigChannel+0x15e>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	68ba      	ldr	r2, [r7, #8]
 80022c8:	0011      	movs	r1, r2
 80022ca:	0018      	movs	r0, r3
 80022cc:	f000 f8fa 	bl	80024c4 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	699a      	ldr	r2, [r3, #24]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2108      	movs	r1, #8
 80022dc:	430a      	orrs	r2, r1
 80022de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	699a      	ldr	r2, [r3, #24]
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	681b      	ldr	r3, [r3, #0]
 80022ea:	2104      	movs	r1, #4
 80022ec:	438a      	bics	r2, r1
 80022ee:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	6999      	ldr	r1, [r3, #24]
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	691a      	ldr	r2, [r3, #16]
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	430a      	orrs	r2, r1
 8002300:	619a      	str	r2, [r3, #24]
      break;
 8002302:	e067      	b.n	80023d4 <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002304:	68fb      	ldr	r3, [r7, #12]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	68ba      	ldr	r2, [r7, #8]
 800230a:	0011      	movs	r1, r2
 800230c:	0018      	movs	r0, r3
 800230e:	f000 f957 	bl	80025c0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	699a      	ldr	r2, [r3, #24]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	2180      	movs	r1, #128	; 0x80
 800231e:	0109      	lsls	r1, r1, #4
 8002320:	430a      	orrs	r2, r1
 8002322:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002324:	68fb      	ldr	r3, [r7, #12]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	699a      	ldr	r2, [r3, #24]
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	492e      	ldr	r1, [pc, #184]	; (80023e8 <HAL_TIM_PWM_ConfigChannel+0x174>)
 8002330:	400a      	ands	r2, r1
 8002332:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	681b      	ldr	r3, [r3, #0]
 8002338:	6999      	ldr	r1, [r3, #24]
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	691b      	ldr	r3, [r3, #16]
 800233e:	021a      	lsls	r2, r3, #8
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	430a      	orrs	r2, r1
 8002346:	619a      	str	r2, [r3, #24]
      break;
 8002348:	e044      	b.n	80023d4 <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	68ba      	ldr	r2, [r7, #8]
 8002350:	0011      	movs	r1, r2
 8002352:	0018      	movs	r0, r3
 8002354:	f000 f9b2 	bl	80026bc <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	69da      	ldr	r2, [r3, #28]
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	2108      	movs	r1, #8
 8002364:	430a      	orrs	r2, r1
 8002366:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	69da      	ldr	r2, [r3, #28]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	2104      	movs	r1, #4
 8002374:	438a      	bics	r2, r1
 8002376:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	69d9      	ldr	r1, [r3, #28]
 800237e:	68bb      	ldr	r3, [r7, #8]
 8002380:	691a      	ldr	r2, [r3, #16]
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	430a      	orrs	r2, r1
 8002388:	61da      	str	r2, [r3, #28]
      break;
 800238a:	e023      	b.n	80023d4 <HAL_TIM_PWM_ConfigChannel+0x160>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	68ba      	ldr	r2, [r7, #8]
 8002392:	0011      	movs	r1, r2
 8002394:	0018      	movs	r0, r3
 8002396:	f000 fa11 	bl	80027bc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	69da      	ldr	r2, [r3, #28]
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	2180      	movs	r1, #128	; 0x80
 80023a6:	0109      	lsls	r1, r1, #4
 80023a8:	430a      	orrs	r2, r1
 80023aa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	69da      	ldr	r2, [r3, #28]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	490c      	ldr	r1, [pc, #48]	; (80023e8 <HAL_TIM_PWM_ConfigChannel+0x174>)
 80023b8:	400a      	ands	r2, r1
 80023ba:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	69d9      	ldr	r1, [r3, #28]
 80023c2:	68bb      	ldr	r3, [r7, #8]
 80023c4:	691b      	ldr	r3, [r3, #16]
 80023c6:	021a      	lsls	r2, r3, #8
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	430a      	orrs	r2, r1
 80023ce:	61da      	str	r2, [r3, #28]
      break;
 80023d0:	e000      	b.n	80023d4 <HAL_TIM_PWM_ConfigChannel+0x160>
      break;
 80023d2:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	223c      	movs	r2, #60	; 0x3c
 80023d8:	2100      	movs	r1, #0
 80023da:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80023dc:	2300      	movs	r3, #0
}
 80023de:	0018      	movs	r0, r3
 80023e0:	46bd      	mov	sp, r7
 80023e2:	b004      	add	sp, #16
 80023e4:	bd80      	pop	{r7, pc}
 80023e6:	46c0      	nop			; (mov r8, r8)
 80023e8:	fffffbff 	.word	0xfffffbff

080023ec <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b084      	sub	sp, #16
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
 80023f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	4a2b      	ldr	r2, [pc, #172]	; (80024ac <TIM_Base_SetConfig+0xc0>)
 8002400:	4293      	cmp	r3, r2
 8002402:	d003      	beq.n	800240c <TIM_Base_SetConfig+0x20>
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	4a2a      	ldr	r2, [pc, #168]	; (80024b0 <TIM_Base_SetConfig+0xc4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d108      	bne.n	800241e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800240c:	68fb      	ldr	r3, [r7, #12]
 800240e:	2270      	movs	r2, #112	; 0x70
 8002410:	4393      	bics	r3, r2
 8002412:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002414:	683b      	ldr	r3, [r7, #0]
 8002416:	685b      	ldr	r3, [r3, #4]
 8002418:	68fa      	ldr	r2, [r7, #12]
 800241a:	4313      	orrs	r3, r2
 800241c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a22      	ldr	r2, [pc, #136]	; (80024ac <TIM_Base_SetConfig+0xc0>)
 8002422:	4293      	cmp	r3, r2
 8002424:	d00f      	beq.n	8002446 <TIM_Base_SetConfig+0x5a>
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	4a21      	ldr	r2, [pc, #132]	; (80024b0 <TIM_Base_SetConfig+0xc4>)
 800242a:	4293      	cmp	r3, r2
 800242c:	d00b      	beq.n	8002446 <TIM_Base_SetConfig+0x5a>
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	4a20      	ldr	r2, [pc, #128]	; (80024b4 <TIM_Base_SetConfig+0xc8>)
 8002432:	4293      	cmp	r3, r2
 8002434:	d007      	beq.n	8002446 <TIM_Base_SetConfig+0x5a>
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4a1f      	ldr	r2, [pc, #124]	; (80024b8 <TIM_Base_SetConfig+0xcc>)
 800243a:	4293      	cmp	r3, r2
 800243c:	d003      	beq.n	8002446 <TIM_Base_SetConfig+0x5a>
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a1e      	ldr	r2, [pc, #120]	; (80024bc <TIM_Base_SetConfig+0xd0>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d108      	bne.n	8002458 <TIM_Base_SetConfig+0x6c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	4a1d      	ldr	r2, [pc, #116]	; (80024c0 <TIM_Base_SetConfig+0xd4>)
 800244a:	4013      	ands	r3, r2
 800244c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800244e:	683b      	ldr	r3, [r7, #0]
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	68fa      	ldr	r2, [r7, #12]
 8002454:	4313      	orrs	r3, r2
 8002456:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	2280      	movs	r2, #128	; 0x80
 800245c:	4393      	bics	r3, r2
 800245e:	001a      	movs	r2, r3
 8002460:	683b      	ldr	r3, [r7, #0]
 8002462:	695b      	ldr	r3, [r3, #20]
 8002464:	4313      	orrs	r3, r2
 8002466:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	68fa      	ldr	r2, [r7, #12]
 800246c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	689a      	ldr	r2, [r3, #8]
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002476:	683b      	ldr	r3, [r7, #0]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	4a0a      	ldr	r2, [pc, #40]	; (80024ac <TIM_Base_SetConfig+0xc0>)
 8002482:	4293      	cmp	r3, r2
 8002484:	d007      	beq.n	8002496 <TIM_Base_SetConfig+0xaa>
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4a0b      	ldr	r2, [pc, #44]	; (80024b8 <TIM_Base_SetConfig+0xcc>)
 800248a:	4293      	cmp	r3, r2
 800248c:	d003      	beq.n	8002496 <TIM_Base_SetConfig+0xaa>
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	4a0a      	ldr	r2, [pc, #40]	; (80024bc <TIM_Base_SetConfig+0xd0>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d103      	bne.n	800249e <TIM_Base_SetConfig+0xb2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002496:	683b      	ldr	r3, [r7, #0]
 8002498:	691a      	ldr	r2, [r3, #16]
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2201      	movs	r2, #1
 80024a2:	615a      	str	r2, [r3, #20]
}
 80024a4:	46c0      	nop			; (mov r8, r8)
 80024a6:	46bd      	mov	sp, r7
 80024a8:	b004      	add	sp, #16
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	40012c00 	.word	0x40012c00
 80024b0:	40000400 	.word	0x40000400
 80024b4:	40002000 	.word	0x40002000
 80024b8:	40014400 	.word	0x40014400
 80024bc:	40014800 	.word	0x40014800
 80024c0:	fffffcff 	.word	0xfffffcff

080024c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80024c4:	b580      	push	{r7, lr}
 80024c6:	b086      	sub	sp, #24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	6078      	str	r0, [r7, #4]
 80024cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6a1b      	ldr	r3, [r3, #32]
 80024d2:	2201      	movs	r2, #1
 80024d4:	4393      	bics	r3, r2
 80024d6:	001a      	movs	r2, r3
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a1b      	ldr	r3, [r3, #32]
 80024e0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	685b      	ldr	r3, [r3, #4]
 80024e6:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	699b      	ldr	r3, [r3, #24]
 80024ec:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	2270      	movs	r2, #112	; 0x70
 80024f2:	4393      	bics	r3, r2
 80024f4:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	2203      	movs	r2, #3
 80024fa:	4393      	bics	r3, r2
 80024fc:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80024fe:	683b      	ldr	r3, [r7, #0]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	4313      	orrs	r3, r2
 8002506:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002508:	697b      	ldr	r3, [r7, #20]
 800250a:	2202      	movs	r2, #2
 800250c:	4393      	bics	r3, r2
 800250e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002510:	683b      	ldr	r3, [r7, #0]
 8002512:	689b      	ldr	r3, [r3, #8]
 8002514:	697a      	ldr	r2, [r7, #20]
 8002516:	4313      	orrs	r3, r2
 8002518:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	4a23      	ldr	r2, [pc, #140]	; (80025ac <TIM_OC1_SetConfig+0xe8>)
 800251e:	4293      	cmp	r3, r2
 8002520:	d007      	beq.n	8002532 <TIM_OC1_SetConfig+0x6e>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	4a22      	ldr	r2, [pc, #136]	; (80025b0 <TIM_OC1_SetConfig+0xec>)
 8002526:	4293      	cmp	r3, r2
 8002528:	d003      	beq.n	8002532 <TIM_OC1_SetConfig+0x6e>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	4a21      	ldr	r2, [pc, #132]	; (80025b4 <TIM_OC1_SetConfig+0xf0>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d10c      	bne.n	800254c <TIM_OC1_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002532:	697b      	ldr	r3, [r7, #20]
 8002534:	2208      	movs	r2, #8
 8002536:	4393      	bics	r3, r2
 8002538:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800253a:	683b      	ldr	r3, [r7, #0]
 800253c:	68db      	ldr	r3, [r3, #12]
 800253e:	697a      	ldr	r2, [r7, #20]
 8002540:	4313      	orrs	r3, r2
 8002542:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	2204      	movs	r2, #4
 8002548:	4393      	bics	r3, r2
 800254a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	4a17      	ldr	r2, [pc, #92]	; (80025ac <TIM_OC1_SetConfig+0xe8>)
 8002550:	4293      	cmp	r3, r2
 8002552:	d007      	beq.n	8002564 <TIM_OC1_SetConfig+0xa0>
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	4a16      	ldr	r2, [pc, #88]	; (80025b0 <TIM_OC1_SetConfig+0xec>)
 8002558:	4293      	cmp	r3, r2
 800255a:	d003      	beq.n	8002564 <TIM_OC1_SetConfig+0xa0>
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	4a15      	ldr	r2, [pc, #84]	; (80025b4 <TIM_OC1_SetConfig+0xf0>)
 8002560:	4293      	cmp	r3, r2
 8002562:	d111      	bne.n	8002588 <TIM_OC1_SetConfig+0xc4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002564:	693b      	ldr	r3, [r7, #16]
 8002566:	4a14      	ldr	r2, [pc, #80]	; (80025b8 <TIM_OC1_SetConfig+0xf4>)
 8002568:	4013      	ands	r3, r2
 800256a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800256c:	693b      	ldr	r3, [r7, #16]
 800256e:	4a13      	ldr	r2, [pc, #76]	; (80025bc <TIM_OC1_SetConfig+0xf8>)
 8002570:	4013      	ands	r3, r2
 8002572:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002574:	683b      	ldr	r3, [r7, #0]
 8002576:	695b      	ldr	r3, [r3, #20]
 8002578:	693a      	ldr	r2, [r7, #16]
 800257a:	4313      	orrs	r3, r2
 800257c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800257e:	683b      	ldr	r3, [r7, #0]
 8002580:	699b      	ldr	r3, [r3, #24]
 8002582:	693a      	ldr	r2, [r7, #16]
 8002584:	4313      	orrs	r3, r2
 8002586:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	693a      	ldr	r2, [r7, #16]
 800258c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	68fa      	ldr	r2, [r7, #12]
 8002592:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002594:	683b      	ldr	r3, [r7, #0]
 8002596:	685a      	ldr	r2, [r3, #4]
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	697a      	ldr	r2, [r7, #20]
 80025a0:	621a      	str	r2, [r3, #32]
}
 80025a2:	46c0      	nop			; (mov r8, r8)
 80025a4:	46bd      	mov	sp, r7
 80025a6:	b006      	add	sp, #24
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	46c0      	nop			; (mov r8, r8)
 80025ac:	40012c00 	.word	0x40012c00
 80025b0:	40014400 	.word	0x40014400
 80025b4:	40014800 	.word	0x40014800
 80025b8:	fffffeff 	.word	0xfffffeff
 80025bc:	fffffdff 	.word	0xfffffdff

080025c0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80025c0:	b580      	push	{r7, lr}
 80025c2:	b086      	sub	sp, #24
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
 80025c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	6a1b      	ldr	r3, [r3, #32]
 80025ce:	2210      	movs	r2, #16
 80025d0:	4393      	bics	r3, r2
 80025d2:	001a      	movs	r2, r3
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	6a1b      	ldr	r3, [r3, #32]
 80025dc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80025de:	687b      	ldr	r3, [r7, #4]
 80025e0:	685b      	ldr	r3, [r3, #4]
 80025e2:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	699b      	ldr	r3, [r3, #24]
 80025e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	4a2c      	ldr	r2, [pc, #176]	; (80026a0 <TIM_OC2_SetConfig+0xe0>)
 80025ee:	4013      	ands	r3, r2
 80025f0:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	4a2b      	ldr	r2, [pc, #172]	; (80026a4 <TIM_OC2_SetConfig+0xe4>)
 80025f6:	4013      	ands	r3, r2
 80025f8:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80025fa:	683b      	ldr	r3, [r7, #0]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	021b      	lsls	r3, r3, #8
 8002600:	68fa      	ldr	r2, [r7, #12]
 8002602:	4313      	orrs	r3, r2
 8002604:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002606:	697b      	ldr	r3, [r7, #20]
 8002608:	2220      	movs	r2, #32
 800260a:	4393      	bics	r3, r2
 800260c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800260e:	683b      	ldr	r3, [r7, #0]
 8002610:	689b      	ldr	r3, [r3, #8]
 8002612:	011b      	lsls	r3, r3, #4
 8002614:	697a      	ldr	r2, [r7, #20]
 8002616:	4313      	orrs	r3, r2
 8002618:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	4a22      	ldr	r2, [pc, #136]	; (80026a8 <TIM_OC2_SetConfig+0xe8>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d10d      	bne.n	800263e <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002622:	697b      	ldr	r3, [r7, #20]
 8002624:	2280      	movs	r2, #128	; 0x80
 8002626:	4393      	bics	r3, r2
 8002628:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	68db      	ldr	r3, [r3, #12]
 800262e:	011b      	lsls	r3, r3, #4
 8002630:	697a      	ldr	r2, [r7, #20]
 8002632:	4313      	orrs	r3, r2
 8002634:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002636:	697b      	ldr	r3, [r7, #20]
 8002638:	2240      	movs	r2, #64	; 0x40
 800263a:	4393      	bics	r3, r2
 800263c:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	4a19      	ldr	r2, [pc, #100]	; (80026a8 <TIM_OC2_SetConfig+0xe8>)
 8002642:	4293      	cmp	r3, r2
 8002644:	d007      	beq.n	8002656 <TIM_OC2_SetConfig+0x96>
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	4a18      	ldr	r2, [pc, #96]	; (80026ac <TIM_OC2_SetConfig+0xec>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d003      	beq.n	8002656 <TIM_OC2_SetConfig+0x96>
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	4a17      	ldr	r2, [pc, #92]	; (80026b0 <TIM_OC2_SetConfig+0xf0>)
 8002652:	4293      	cmp	r3, r2
 8002654:	d113      	bne.n	800267e <TIM_OC2_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	4a16      	ldr	r2, [pc, #88]	; (80026b4 <TIM_OC2_SetConfig+0xf4>)
 800265a:	4013      	ands	r3, r2
 800265c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800265e:	693b      	ldr	r3, [r7, #16]
 8002660:	4a15      	ldr	r2, [pc, #84]	; (80026b8 <TIM_OC2_SetConfig+0xf8>)
 8002662:	4013      	ands	r3, r2
 8002664:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	695b      	ldr	r3, [r3, #20]
 800266a:	009b      	lsls	r3, r3, #2
 800266c:	693a      	ldr	r2, [r7, #16]
 800266e:	4313      	orrs	r3, r2
 8002670:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002672:	683b      	ldr	r3, [r7, #0]
 8002674:	699b      	ldr	r3, [r3, #24]
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	693a      	ldr	r2, [r7, #16]
 800267a:	4313      	orrs	r3, r2
 800267c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	693a      	ldr	r2, [r7, #16]
 8002682:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800268a:	683b      	ldr	r3, [r7, #0]
 800268c:	685a      	ldr	r2, [r3, #4]
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	697a      	ldr	r2, [r7, #20]
 8002696:	621a      	str	r2, [r3, #32]
}
 8002698:	46c0      	nop			; (mov r8, r8)
 800269a:	46bd      	mov	sp, r7
 800269c:	b006      	add	sp, #24
 800269e:	bd80      	pop	{r7, pc}
 80026a0:	ffff8fff 	.word	0xffff8fff
 80026a4:	fffffcff 	.word	0xfffffcff
 80026a8:	40012c00 	.word	0x40012c00
 80026ac:	40014400 	.word	0x40014400
 80026b0:	40014800 	.word	0x40014800
 80026b4:	fffffbff 	.word	0xfffffbff
 80026b8:	fffff7ff 	.word	0xfffff7ff

080026bc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80026bc:	b580      	push	{r7, lr}
 80026be:	b086      	sub	sp, #24
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
 80026c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a1b      	ldr	r3, [r3, #32]
 80026ca:	4a33      	ldr	r2, [pc, #204]	; (8002798 <TIM_OC3_SetConfig+0xdc>)
 80026cc:	401a      	ands	r2, r3
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	6a1b      	ldr	r3, [r3, #32]
 80026d6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	685b      	ldr	r3, [r3, #4]
 80026dc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69db      	ldr	r3, [r3, #28]
 80026e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	2270      	movs	r2, #112	; 0x70
 80026e8:	4393      	bics	r3, r2
 80026ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	2203      	movs	r2, #3
 80026f0:	4393      	bics	r3, r2
 80026f2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	68fa      	ldr	r2, [r7, #12]
 80026fa:	4313      	orrs	r3, r2
 80026fc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80026fe:	697b      	ldr	r3, [r7, #20]
 8002700:	4a26      	ldr	r2, [pc, #152]	; (800279c <TIM_OC3_SetConfig+0xe0>)
 8002702:	4013      	ands	r3, r2
 8002704:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002706:	683b      	ldr	r3, [r7, #0]
 8002708:	689b      	ldr	r3, [r3, #8]
 800270a:	021b      	lsls	r3, r3, #8
 800270c:	697a      	ldr	r2, [r7, #20]
 800270e:	4313      	orrs	r3, r2
 8002710:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	4a22      	ldr	r2, [pc, #136]	; (80027a0 <TIM_OC3_SetConfig+0xe4>)
 8002716:	4293      	cmp	r3, r2
 8002718:	d10d      	bne.n	8002736 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800271a:	697b      	ldr	r3, [r7, #20]
 800271c:	4a21      	ldr	r2, [pc, #132]	; (80027a4 <TIM_OC3_SetConfig+0xe8>)
 800271e:	4013      	ands	r3, r2
 8002720:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	021b      	lsls	r3, r3, #8
 8002728:	697a      	ldr	r2, [r7, #20]
 800272a:	4313      	orrs	r3, r2
 800272c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800272e:	697b      	ldr	r3, [r7, #20]
 8002730:	4a1d      	ldr	r2, [pc, #116]	; (80027a8 <TIM_OC3_SetConfig+0xec>)
 8002732:	4013      	ands	r3, r2
 8002734:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	4a19      	ldr	r2, [pc, #100]	; (80027a0 <TIM_OC3_SetConfig+0xe4>)
 800273a:	4293      	cmp	r3, r2
 800273c:	d007      	beq.n	800274e <TIM_OC3_SetConfig+0x92>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	4a1a      	ldr	r2, [pc, #104]	; (80027ac <TIM_OC3_SetConfig+0xf0>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d003      	beq.n	800274e <TIM_OC3_SetConfig+0x92>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	4a19      	ldr	r2, [pc, #100]	; (80027b0 <TIM_OC3_SetConfig+0xf4>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d113      	bne.n	8002776 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800274e:	693b      	ldr	r3, [r7, #16]
 8002750:	4a18      	ldr	r2, [pc, #96]	; (80027b4 <TIM_OC3_SetConfig+0xf8>)
 8002752:	4013      	ands	r3, r2
 8002754:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002756:	693b      	ldr	r3, [r7, #16]
 8002758:	4a17      	ldr	r2, [pc, #92]	; (80027b8 <TIM_OC3_SetConfig+0xfc>)
 800275a:	4013      	ands	r3, r2
 800275c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	695b      	ldr	r3, [r3, #20]
 8002762:	011b      	lsls	r3, r3, #4
 8002764:	693a      	ldr	r2, [r7, #16]
 8002766:	4313      	orrs	r3, r2
 8002768:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	011b      	lsls	r3, r3, #4
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	4313      	orrs	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	685a      	ldr	r2, [r3, #4]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	621a      	str	r2, [r3, #32]
}
 8002790:	46c0      	nop			; (mov r8, r8)
 8002792:	46bd      	mov	sp, r7
 8002794:	b006      	add	sp, #24
 8002796:	bd80      	pop	{r7, pc}
 8002798:	fffffeff 	.word	0xfffffeff
 800279c:	fffffdff 	.word	0xfffffdff
 80027a0:	40012c00 	.word	0x40012c00
 80027a4:	fffff7ff 	.word	0xfffff7ff
 80027a8:	fffffbff 	.word	0xfffffbff
 80027ac:	40014400 	.word	0x40014400
 80027b0:	40014800 	.word	0x40014800
 80027b4:	ffffefff 	.word	0xffffefff
 80027b8:	ffffdfff 	.word	0xffffdfff

080027bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	6078      	str	r0, [r7, #4]
 80027c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a1b      	ldr	r3, [r3, #32]
 80027ca:	4a26      	ldr	r2, [pc, #152]	; (8002864 <TIM_OC4_SetConfig+0xa8>)
 80027cc:	401a      	ands	r2, r3
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	6a1b      	ldr	r3, [r3, #32]
 80027d6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	685b      	ldr	r3, [r3, #4]
 80027dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	69db      	ldr	r3, [r3, #28]
 80027e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	4a20      	ldr	r2, [pc, #128]	; (8002868 <TIM_OC4_SetConfig+0xac>)
 80027e8:	4013      	ands	r3, r2
 80027ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	4a1f      	ldr	r2, [pc, #124]	; (800286c <TIM_OC4_SetConfig+0xb0>)
 80027f0:	4013      	ands	r3, r2
 80027f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	021b      	lsls	r3, r3, #8
 80027fa:	68fa      	ldr	r2, [r7, #12]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002800:	693b      	ldr	r3, [r7, #16]
 8002802:	4a1b      	ldr	r2, [pc, #108]	; (8002870 <TIM_OC4_SetConfig+0xb4>)
 8002804:	4013      	ands	r3, r2
 8002806:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	689b      	ldr	r3, [r3, #8]
 800280c:	031b      	lsls	r3, r3, #12
 800280e:	693a      	ldr	r2, [r7, #16]
 8002810:	4313      	orrs	r3, r2
 8002812:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	4a17      	ldr	r2, [pc, #92]	; (8002874 <TIM_OC4_SetConfig+0xb8>)
 8002818:	4293      	cmp	r3, r2
 800281a:	d007      	beq.n	800282c <TIM_OC4_SetConfig+0x70>
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	4a16      	ldr	r2, [pc, #88]	; (8002878 <TIM_OC4_SetConfig+0xbc>)
 8002820:	4293      	cmp	r3, r2
 8002822:	d003      	beq.n	800282c <TIM_OC4_SetConfig+0x70>
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	4a15      	ldr	r2, [pc, #84]	; (800287c <TIM_OC4_SetConfig+0xc0>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d109      	bne.n	8002840 <TIM_OC4_SetConfig+0x84>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800282c:	697b      	ldr	r3, [r7, #20]
 800282e:	4a14      	ldr	r2, [pc, #80]	; (8002880 <TIM_OC4_SetConfig+0xc4>)
 8002830:	4013      	ands	r3, r2
 8002832:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	695b      	ldr	r3, [r3, #20]
 8002838:	019b      	lsls	r3, r3, #6
 800283a:	697a      	ldr	r2, [r7, #20]
 800283c:	4313      	orrs	r3, r2
 800283e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	697a      	ldr	r2, [r7, #20]
 8002844:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	68fa      	ldr	r2, [r7, #12]
 800284a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	685a      	ldr	r2, [r3, #4]
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	693a      	ldr	r2, [r7, #16]
 8002858:	621a      	str	r2, [r3, #32]
}
 800285a:	46c0      	nop			; (mov r8, r8)
 800285c:	46bd      	mov	sp, r7
 800285e:	b006      	add	sp, #24
 8002860:	bd80      	pop	{r7, pc}
 8002862:	46c0      	nop			; (mov r8, r8)
 8002864:	ffffefff 	.word	0xffffefff
 8002868:	ffff8fff 	.word	0xffff8fff
 800286c:	fffffcff 	.word	0xfffffcff
 8002870:	ffffdfff 	.word	0xffffdfff
 8002874:	40012c00 	.word	0x40012c00
 8002878:	40014400 	.word	0x40014400
 800287c:	40014800 	.word	0x40014800
 8002880:	ffffbfff 	.word	0xffffbfff

08002884 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b086      	sub	sp, #24
 8002888:	af00      	add	r7, sp, #0
 800288a:	60f8      	str	r0, [r7, #12]
 800288c:	60b9      	str	r1, [r7, #8]
 800288e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8002890:	68bb      	ldr	r3, [r7, #8]
 8002892:	221f      	movs	r2, #31
 8002894:	4013      	ands	r3, r2
 8002896:	2201      	movs	r2, #1
 8002898:	409a      	lsls	r2, r3
 800289a:	0013      	movs	r3, r2
 800289c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	6a1b      	ldr	r3, [r3, #32]
 80028a2:	697a      	ldr	r2, [r7, #20]
 80028a4:	43d2      	mvns	r2, r2
 80028a6:	401a      	ands	r2, r3
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	6a1a      	ldr	r2, [r3, #32]
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	211f      	movs	r1, #31
 80028b4:	400b      	ands	r3, r1
 80028b6:	6879      	ldr	r1, [r7, #4]
 80028b8:	4099      	lsls	r1, r3
 80028ba:	000b      	movs	r3, r1
 80028bc:	431a      	orrs	r2, r3
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	621a      	str	r2, [r3, #32]
}
 80028c2:	46c0      	nop			; (mov r8, r8)
 80028c4:	46bd      	mov	sp, r7
 80028c6:	b006      	add	sp, #24
 80028c8:	bd80      	pop	{r7, pc}
	...

080028cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b084      	sub	sp, #16
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	223c      	movs	r2, #60	; 0x3c
 80028da:	5c9b      	ldrb	r3, [r3, r2]
 80028dc:	2b01      	cmp	r3, #1
 80028de:	d101      	bne.n	80028e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80028e0:	2302      	movs	r3, #2
 80028e2:	e03c      	b.n	800295e <HAL_TIMEx_MasterConfigSynchronization+0x92>
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	223c      	movs	r2, #60	; 0x3c
 80028e8:	2101      	movs	r1, #1
 80028ea:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	223d      	movs	r2, #61	; 0x3d
 80028f0:	2102      	movs	r1, #2
 80028f2:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	685b      	ldr	r3, [r3, #4]
 80028fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	689b      	ldr	r3, [r3, #8]
 8002902:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2270      	movs	r2, #112	; 0x70
 8002908:	4393      	bics	r3, r2
 800290a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800290c:	683b      	ldr	r3, [r7, #0]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	4313      	orrs	r3, r2
 8002914:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	68fa      	ldr	r2, [r7, #12]
 800291c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a11      	ldr	r2, [pc, #68]	; (8002968 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d004      	beq.n	8002932 <HAL_TIMEx_MasterConfigSynchronization+0x66>
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a0f      	ldr	r2, [pc, #60]	; (800296c <HAL_TIMEx_MasterConfigSynchronization+0xa0>)
 800292e:	4293      	cmp	r3, r2
 8002930:	d10c      	bne.n	800294c <HAL_TIMEx_MasterConfigSynchronization+0x80>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002932:	68bb      	ldr	r3, [r7, #8]
 8002934:	2280      	movs	r2, #128	; 0x80
 8002936:	4393      	bics	r3, r2
 8002938:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	68ba      	ldr	r2, [r7, #8]
 8002940:	4313      	orrs	r3, r2
 8002942:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	68ba      	ldr	r2, [r7, #8]
 800294a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	223d      	movs	r2, #61	; 0x3d
 8002950:	2101      	movs	r1, #1
 8002952:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	223c      	movs	r2, #60	; 0x3c
 8002958:	2100      	movs	r1, #0
 800295a:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800295c:	2300      	movs	r3, #0
}
 800295e:	0018      	movs	r0, r3
 8002960:	46bd      	mov	sp, r7
 8002962:	b004      	add	sp, #16
 8002964:	bd80      	pop	{r7, pc}
 8002966:	46c0      	nop			; (mov r8, r8)
 8002968:	40012c00 	.word	0x40012c00
 800296c:	40000400 	.word	0x40000400

08002970 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b084      	sub	sp, #16
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
 8002978:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800297a:	2300      	movs	r3, #0
 800297c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	223c      	movs	r2, #60	; 0x3c
 8002982:	5c9b      	ldrb	r3, [r3, r2]
 8002984:	2b01      	cmp	r3, #1
 8002986:	d101      	bne.n	800298c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002988:	2302      	movs	r3, #2
 800298a:	e03e      	b.n	8002a0a <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	223c      	movs	r2, #60	; 0x3c
 8002990:	2101      	movs	r1, #1
 8002992:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	22ff      	movs	r2, #255	; 0xff
 8002998:	4393      	bics	r3, r2
 800299a:	001a      	movs	r2, r3
 800299c:	683b      	ldr	r3, [r7, #0]
 800299e:	68db      	ldr	r3, [r3, #12]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	4a1b      	ldr	r2, [pc, #108]	; (8002a14 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 80029a8:	401a      	ands	r2, r3
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	689b      	ldr	r3, [r3, #8]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	4a18      	ldr	r2, [pc, #96]	; (8002a18 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 80029b6:	401a      	ands	r2, r3
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	4313      	orrs	r3, r2
 80029be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	4a16      	ldr	r2, [pc, #88]	; (8002a1c <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 80029c4:	401a      	ands	r2, r3
 80029c6:	683b      	ldr	r3, [r7, #0]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	4a13      	ldr	r2, [pc, #76]	; (8002a20 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 80029d2:	401a      	ands	r2, r3
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	691b      	ldr	r3, [r3, #16]
 80029d8:	4313      	orrs	r3, r2
 80029da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	4a11      	ldr	r2, [pc, #68]	; (8002a24 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 80029e0:	401a      	ands	r2, r3
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	695b      	ldr	r3, [r3, #20]
 80029e6:	4313      	orrs	r3, r2
 80029e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	4a0e      	ldr	r2, [pc, #56]	; (8002a28 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 80029ee:	401a      	ands	r2, r3
 80029f0:	683b      	ldr	r3, [r7, #0]
 80029f2:	69db      	ldr	r3, [r3, #28]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	68fa      	ldr	r2, [r7, #12]
 80029fe:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	223c      	movs	r2, #60	; 0x3c
 8002a04:	2100      	movs	r1, #0
 8002a06:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b004      	add	sp, #16
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	fffffcff 	.word	0xfffffcff
 8002a18:	fffffbff 	.word	0xfffffbff
 8002a1c:	fffff7ff 	.word	0xfffff7ff
 8002a20:	ffffefff 	.word	0xffffefff
 8002a24:	ffffdfff 	.word	0xffffdfff
 8002a28:	ffffbfff 	.word	0xffffbfff

08002a2c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d101      	bne.n	8002a3e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	e044      	b.n	8002ac8 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d107      	bne.n	8002a56 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2274      	movs	r2, #116	; 0x74
 8002a4a:	2100      	movs	r1, #0
 8002a4c:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	0018      	movs	r0, r3
 8002a52:	f7fe f865 	bl	8000b20 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2224      	movs	r2, #36	; 0x24
 8002a5a:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	681b      	ldr	r3, [r3, #0]
 8002a60:	681a      	ldr	r2, [r3, #0]
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	2101      	movs	r1, #1
 8002a68:	438a      	bics	r2, r1
 8002a6a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	0018      	movs	r0, r3
 8002a70:	f000 f90c 	bl	8002c8c <UART_SetConfig>
 8002a74:	0003      	movs	r3, r0
 8002a76:	2b01      	cmp	r3, #1
 8002a78:	d101      	bne.n	8002a7e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e024      	b.n	8002ac8 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d003      	beq.n	8002a8e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	0018      	movs	r0, r3
 8002a8a:	f000 fa29 	bl	8002ee0 <UART_AdvFeatureConfig>
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	685a      	ldr	r2, [r3, #4]
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	490d      	ldr	r1, [pc, #52]	; (8002ad0 <HAL_UART_Init+0xa4>)
 8002a9a:	400a      	ands	r2, r1
 8002a9c:	605a      	str	r2, [r3, #4]
#endif /* USART_CR3_IREN */
#else
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_HDSEL | USART_CR3_IREN));
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	689a      	ldr	r2, [r3, #8]
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	2108      	movs	r1, #8
 8002aaa:	438a      	bics	r2, r1
 8002aac:	609a      	str	r2, [r3, #8]
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	681a      	ldr	r2, [r3, #0]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	2101      	movs	r1, #1
 8002aba:	430a      	orrs	r2, r1
 8002abc:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	0018      	movs	r0, r3
 8002ac2:	f000 fac1 	bl	8003048 <UART_CheckIdleState>
 8002ac6:	0003      	movs	r3, r0
}
 8002ac8:	0018      	movs	r0, r3
 8002aca:	46bd      	mov	sp, r7
 8002acc:	b002      	add	sp, #8
 8002ace:	bd80      	pop	{r7, pc}
 8002ad0:	fffff7ff 	.word	0xfffff7ff

08002ad4 <HAL_UART_Receive>:
  * @param Size    Amount of data elements (u8 or u16) to be received.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ad4:	b580      	push	{r7, lr}
 8002ad6:	b08a      	sub	sp, #40	; 0x28
 8002ad8:	af02      	add	r7, sp, #8
 8002ada:	60f8      	str	r0, [r7, #12]
 8002adc:	60b9      	str	r1, [r7, #8]
 8002ade:	603b      	str	r3, [r7, #0]
 8002ae0:	1dbb      	adds	r3, r7, #6
 8002ae2:	801a      	strh	r2, [r3, #0]
  uint16_t *pdata16bits;
  uint16_t uhMask;
  uint32_t tickstart;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002ae8:	2b20      	cmp	r3, #32
 8002aea:	d000      	beq.n	8002aee <HAL_UART_Receive+0x1a>
 8002aec:	e0c6      	b.n	8002c7c <HAL_UART_Receive+0x1a8>
  {
    if ((pData == NULL) || (Size == 0U))
 8002aee:	68bb      	ldr	r3, [r7, #8]
 8002af0:	2b00      	cmp	r3, #0
 8002af2:	d003      	beq.n	8002afc <HAL_UART_Receive+0x28>
 8002af4:	1dbb      	adds	r3, r7, #6
 8002af6:	881b      	ldrh	r3, [r3, #0]
 8002af8:	2b00      	cmp	r3, #0
 8002afa:	d101      	bne.n	8002b00 <HAL_UART_Receive+0x2c>
    {
      return  HAL_ERROR;
 8002afc:	2301      	movs	r3, #1
 8002afe:	e0be      	b.n	8002c7e <HAL_UART_Receive+0x1aa>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be received from RDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	689a      	ldr	r2, [r3, #8]
 8002b04:	2380      	movs	r3, #128	; 0x80
 8002b06:	015b      	lsls	r3, r3, #5
 8002b08:	429a      	cmp	r2, r3
 8002b0a:	d109      	bne.n	8002b20 <HAL_UART_Receive+0x4c>
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	691b      	ldr	r3, [r3, #16]
 8002b10:	2b00      	cmp	r3, #0
 8002b12:	d105      	bne.n	8002b20 <HAL_UART_Receive+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8002b14:	68bb      	ldr	r3, [r7, #8]
 8002b16:	2201      	movs	r2, #1
 8002b18:	4013      	ands	r3, r2
 8002b1a:	d001      	beq.n	8002b20 <HAL_UART_Receive+0x4c>
      {
        return  HAL_ERROR;
 8002b1c:	2301      	movs	r3, #1
 8002b1e:	e0ae      	b.n	8002c7e <HAL_UART_Receive+0x1aa>
      }
    }

    __HAL_LOCK(huart);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	2274      	movs	r2, #116	; 0x74
 8002b24:	5c9b      	ldrb	r3, [r3, r2]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d101      	bne.n	8002b2e <HAL_UART_Receive+0x5a>
 8002b2a:	2302      	movs	r3, #2
 8002b2c:	e0a7      	b.n	8002c7e <HAL_UART_Receive+0x1aa>
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	2274      	movs	r2, #116	; 0x74
 8002b32:	2101      	movs	r1, #1
 8002b34:	5499      	strb	r1, [r3, r2]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	2280      	movs	r2, #128	; 0x80
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	5099      	str	r1, [r3, r2]
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8002b3e:	68fb      	ldr	r3, [r7, #12]
 8002b40:	2222      	movs	r2, #34	; 0x22
 8002b42:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	2200      	movs	r2, #0
 8002b48:	661a      	str	r2, [r3, #96]	; 0x60

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002b4a:	f7fe f8d7 	bl	8000cfc <HAL_GetTick>
 8002b4e:	0003      	movs	r3, r0
 8002b50:	617b      	str	r3, [r7, #20]

    huart->RxXferSize  = Size;
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	1dba      	adds	r2, r7, #6
 8002b56:	2158      	movs	r1, #88	; 0x58
 8002b58:	8812      	ldrh	r2, [r2, #0]
 8002b5a:	525a      	strh	r2, [r3, r1]
    huart->RxXferCount = Size;
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	1dba      	adds	r2, r7, #6
 8002b60:	215a      	movs	r1, #90	; 0x5a
 8002b62:	8812      	ldrh	r2, [r2, #0]
 8002b64:	525a      	strh	r2, [r3, r1]

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	689a      	ldr	r2, [r3, #8]
 8002b6a:	2380      	movs	r3, #128	; 0x80
 8002b6c:	015b      	lsls	r3, r3, #5
 8002b6e:	429a      	cmp	r2, r3
 8002b70:	d10d      	bne.n	8002b8e <HAL_UART_Receive+0xba>
 8002b72:	68fb      	ldr	r3, [r7, #12]
 8002b74:	691b      	ldr	r3, [r3, #16]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d104      	bne.n	8002b84 <HAL_UART_Receive+0xb0>
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	225c      	movs	r2, #92	; 0x5c
 8002b7e:	4942      	ldr	r1, [pc, #264]	; (8002c88 <HAL_UART_Receive+0x1b4>)
 8002b80:	5299      	strh	r1, [r3, r2]
 8002b82:	e01a      	b.n	8002bba <HAL_UART_Receive+0xe6>
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	225c      	movs	r2, #92	; 0x5c
 8002b88:	21ff      	movs	r1, #255	; 0xff
 8002b8a:	5299      	strh	r1, [r3, r2]
 8002b8c:	e015      	b.n	8002bba <HAL_UART_Receive+0xe6>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	689b      	ldr	r3, [r3, #8]
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d10d      	bne.n	8002bb2 <HAL_UART_Receive+0xde>
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	691b      	ldr	r3, [r3, #16]
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d104      	bne.n	8002ba8 <HAL_UART_Receive+0xd4>
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	225c      	movs	r2, #92	; 0x5c
 8002ba2:	21ff      	movs	r1, #255	; 0xff
 8002ba4:	5299      	strh	r1, [r3, r2]
 8002ba6:	e008      	b.n	8002bba <HAL_UART_Receive+0xe6>
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	225c      	movs	r2, #92	; 0x5c
 8002bac:	217f      	movs	r1, #127	; 0x7f
 8002bae:	5299      	strh	r1, [r3, r2]
 8002bb0:	e003      	b.n	8002bba <HAL_UART_Receive+0xe6>
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	225c      	movs	r2, #92	; 0x5c
 8002bb6:	2100      	movs	r1, #0
 8002bb8:	5299      	strh	r1, [r3, r2]
    uhMask = huart->Mask;
 8002bba:	2312      	movs	r3, #18
 8002bbc:	18fb      	adds	r3, r7, r3
 8002bbe:	68fa      	ldr	r2, [r7, #12]
 8002bc0:	215c      	movs	r1, #92	; 0x5c
 8002bc2:	5a52      	ldrh	r2, [r2, r1]
 8002bc4:	801a      	strh	r2, [r3, #0]

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	689a      	ldr	r2, [r3, #8]
 8002bca:	2380      	movs	r3, #128	; 0x80
 8002bcc:	015b      	lsls	r3, r3, #5
 8002bce:	429a      	cmp	r2, r3
 8002bd0:	d108      	bne.n	8002be4 <HAL_UART_Receive+0x110>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d104      	bne.n	8002be4 <HAL_UART_Receive+0x110>
    {
      pdata8bits  = NULL;
 8002bda:	2300      	movs	r3, #0
 8002bdc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8002bde:	68bb      	ldr	r3, [r7, #8]
 8002be0:	61bb      	str	r3, [r7, #24]
 8002be2:	e003      	b.n	8002bec <HAL_UART_Receive+0x118>
    }
    else
    {
      pdata8bits  = pData;
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002be8:	2300      	movs	r3, #0
 8002bea:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2274      	movs	r2, #116	; 0x74
 8002bf0:	2100      	movs	r1, #0
 8002bf2:	5499      	strb	r1, [r3, r2]

    /* as long as data have to be received */
    while (huart->RxXferCount > 0U)
 8002bf4:	e037      	b.n	8002c66 <HAL_UART_Receive+0x192>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8002bf6:	697a      	ldr	r2, [r7, #20]
 8002bf8:	68f8      	ldr	r0, [r7, #12]
 8002bfa:	683b      	ldr	r3, [r7, #0]
 8002bfc:	9300      	str	r3, [sp, #0]
 8002bfe:	0013      	movs	r3, r2
 8002c00:	2200      	movs	r2, #0
 8002c02:	2120      	movs	r1, #32
 8002c04:	f000 fa68 	bl	80030d8 <UART_WaitOnFlagUntilTimeout>
 8002c08:	1e03      	subs	r3, r0, #0
 8002c0a:	d001      	beq.n	8002c10 <HAL_UART_Receive+0x13c>
      {
        return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e036      	b.n	8002c7e <HAL_UART_Receive+0x1aa>
      }
      if (pdata8bits == NULL)
 8002c10:	69fb      	ldr	r3, [r7, #28]
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d10e      	bne.n	8002c34 <HAL_UART_Receive+0x160>
      {
        *pdata16bits = (uint16_t)(huart->Instance->RDR & uhMask);
 8002c16:	68fb      	ldr	r3, [r7, #12]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002c1c:	b29b      	uxth	r3, r3
 8002c1e:	2212      	movs	r2, #18
 8002c20:	18ba      	adds	r2, r7, r2
 8002c22:	8812      	ldrh	r2, [r2, #0]
 8002c24:	4013      	ands	r3, r2
 8002c26:	b29a      	uxth	r2, r3
 8002c28:	69bb      	ldr	r3, [r7, #24]
 8002c2a:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 8002c2c:	69bb      	ldr	r3, [r7, #24]
 8002c2e:	3302      	adds	r3, #2
 8002c30:	61bb      	str	r3, [r7, #24]
 8002c32:	e00f      	b.n	8002c54 <HAL_UART_Receive+0x180>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002c3a:	b29b      	uxth	r3, r3
 8002c3c:	b2db      	uxtb	r3, r3
 8002c3e:	2212      	movs	r2, #18
 8002c40:	18ba      	adds	r2, r7, r2
 8002c42:	8812      	ldrh	r2, [r2, #0]
 8002c44:	b2d2      	uxtb	r2, r2
 8002c46:	4013      	ands	r3, r2
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	701a      	strb	r2, [r3, #0]
        pdata8bits++;
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	3301      	adds	r3, #1
 8002c52:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	225a      	movs	r2, #90	; 0x5a
 8002c58:	5a9b      	ldrh	r3, [r3, r2]
 8002c5a:	b29b      	uxth	r3, r3
 8002c5c:	3b01      	subs	r3, #1
 8002c5e:	b299      	uxth	r1, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	225a      	movs	r2, #90	; 0x5a
 8002c64:	5299      	strh	r1, [r3, r2]
    while (huart->RxXferCount > 0U)
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	225a      	movs	r2, #90	; 0x5a
 8002c6a:	5a9b      	ldrh	r3, [r3, r2]
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1c1      	bne.n	8002bf6 <HAL_UART_Receive+0x122>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8002c72:	68fb      	ldr	r3, [r7, #12]
 8002c74:	2220      	movs	r2, #32
 8002c76:	67da      	str	r2, [r3, #124]	; 0x7c

    return HAL_OK;
 8002c78:	2300      	movs	r3, #0
 8002c7a:	e000      	b.n	8002c7e <HAL_UART_Receive+0x1aa>
  }
  else
  {
    return HAL_BUSY;
 8002c7c:	2302      	movs	r3, #2
  }
}
 8002c7e:	0018      	movs	r0, r3
 8002c80:	46bd      	mov	sp, r7
 8002c82:	b008      	add	sp, #32
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	46c0      	nop			; (mov r8, r8)
 8002c88:	000001ff 	.word	0x000001ff

08002c8c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c8c:	b580      	push	{r7, lr}
 8002c8e:	b088      	sub	sp, #32
 8002c90:	af00      	add	r7, sp, #0
 8002c92:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c94:	231e      	movs	r3, #30
 8002c96:	18fb      	adds	r3, r7, r3
 8002c98:	2200      	movs	r2, #0
 8002c9a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	689a      	ldr	r2, [r3, #8]
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	691b      	ldr	r3, [r3, #16]
 8002ca4:	431a      	orrs	r2, r3
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	695b      	ldr	r3, [r3, #20]
 8002caa:	431a      	orrs	r2, r3
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	69db      	ldr	r3, [r3, #28]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a84      	ldr	r2, [pc, #528]	; (8002ecc <UART_SetConfig+0x240>)
 8002cbc:	4013      	ands	r3, r2
 8002cbe:	0019      	movs	r1, r3
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	697a      	ldr	r2, [r7, #20]
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	685b      	ldr	r3, [r3, #4]
 8002cd0:	4a7f      	ldr	r2, [pc, #508]	; (8002ed0 <UART_SetConfig+0x244>)
 8002cd2:	4013      	ands	r3, r2
 8002cd4:	0019      	movs	r1, r3
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	68da      	ldr	r2, [r3, #12]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	430a      	orrs	r2, r1
 8002ce0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	699b      	ldr	r3, [r3, #24]
 8002ce6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	6a1b      	ldr	r3, [r3, #32]
 8002cec:	697a      	ldr	r2, [r7, #20]
 8002cee:	4313      	orrs	r3, r2
 8002cf0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	689b      	ldr	r3, [r3, #8]
 8002cf8:	4a76      	ldr	r2, [pc, #472]	; (8002ed4 <UART_SetConfig+0x248>)
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	0019      	movs	r1, r3
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	697a      	ldr	r2, [r7, #20]
 8002d04:	430a      	orrs	r2, r1
 8002d06:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002d08:	4b73      	ldr	r3, [pc, #460]	; (8002ed8 <UART_SetConfig+0x24c>)
 8002d0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d0c:	2203      	movs	r2, #3
 8002d0e:	4013      	ands	r3, r2
 8002d10:	2b03      	cmp	r3, #3
 8002d12:	d00d      	beq.n	8002d30 <UART_SetConfig+0xa4>
 8002d14:	d81b      	bhi.n	8002d4e <UART_SetConfig+0xc2>
 8002d16:	2b02      	cmp	r3, #2
 8002d18:	d014      	beq.n	8002d44 <UART_SetConfig+0xb8>
 8002d1a:	d818      	bhi.n	8002d4e <UART_SetConfig+0xc2>
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d002      	beq.n	8002d26 <UART_SetConfig+0x9a>
 8002d20:	2b01      	cmp	r3, #1
 8002d22:	d00a      	beq.n	8002d3a <UART_SetConfig+0xae>
 8002d24:	e013      	b.n	8002d4e <UART_SetConfig+0xc2>
 8002d26:	231f      	movs	r3, #31
 8002d28:	18fb      	adds	r3, r7, r3
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	701a      	strb	r2, [r3, #0]
 8002d2e:	e012      	b.n	8002d56 <UART_SetConfig+0xca>
 8002d30:	231f      	movs	r3, #31
 8002d32:	18fb      	adds	r3, r7, r3
 8002d34:	2202      	movs	r2, #2
 8002d36:	701a      	strb	r2, [r3, #0]
 8002d38:	e00d      	b.n	8002d56 <UART_SetConfig+0xca>
 8002d3a:	231f      	movs	r3, #31
 8002d3c:	18fb      	adds	r3, r7, r3
 8002d3e:	2204      	movs	r2, #4
 8002d40:	701a      	strb	r2, [r3, #0]
 8002d42:	e008      	b.n	8002d56 <UART_SetConfig+0xca>
 8002d44:	231f      	movs	r3, #31
 8002d46:	18fb      	adds	r3, r7, r3
 8002d48:	2208      	movs	r2, #8
 8002d4a:	701a      	strb	r2, [r3, #0]
 8002d4c:	e003      	b.n	8002d56 <UART_SetConfig+0xca>
 8002d4e:	231f      	movs	r3, #31
 8002d50:	18fb      	adds	r3, r7, r3
 8002d52:	2210      	movs	r2, #16
 8002d54:	701a      	strb	r2, [r3, #0]
 8002d56:	46c0      	nop			; (mov r8, r8)

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	69da      	ldr	r2, [r3, #28]
 8002d5c:	2380      	movs	r3, #128	; 0x80
 8002d5e:	021b      	lsls	r3, r3, #8
 8002d60:	429a      	cmp	r2, r3
 8002d62:	d15d      	bne.n	8002e20 <UART_SetConfig+0x194>
  {
    switch (clocksource)
 8002d64:	231f      	movs	r3, #31
 8002d66:	18fb      	adds	r3, r7, r3
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	2b08      	cmp	r3, #8
 8002d6c:	d015      	beq.n	8002d9a <UART_SetConfig+0x10e>
 8002d6e:	dc18      	bgt.n	8002da2 <UART_SetConfig+0x116>
 8002d70:	2b04      	cmp	r3, #4
 8002d72:	d00d      	beq.n	8002d90 <UART_SetConfig+0x104>
 8002d74:	dc15      	bgt.n	8002da2 <UART_SetConfig+0x116>
 8002d76:	2b00      	cmp	r3, #0
 8002d78:	d002      	beq.n	8002d80 <UART_SetConfig+0xf4>
 8002d7a:	2b02      	cmp	r3, #2
 8002d7c:	d005      	beq.n	8002d8a <UART_SetConfig+0xfe>
 8002d7e:	e010      	b.n	8002da2 <UART_SetConfig+0x116>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002d80:	f7ff f89e 	bl	8001ec0 <HAL_RCC_GetPCLK1Freq>
 8002d84:	0003      	movs	r3, r0
 8002d86:	61bb      	str	r3, [r7, #24]
        break;
 8002d88:	e012      	b.n	8002db0 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002d8a:	4b54      	ldr	r3, [pc, #336]	; (8002edc <UART_SetConfig+0x250>)
 8002d8c:	61bb      	str	r3, [r7, #24]
        break;
 8002d8e:	e00f      	b.n	8002db0 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002d90:	f7ff f828 	bl	8001de4 <HAL_RCC_GetSysClockFreq>
 8002d94:	0003      	movs	r3, r0
 8002d96:	61bb      	str	r3, [r7, #24]
        break;
 8002d98:	e00a      	b.n	8002db0 <UART_SetConfig+0x124>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002d9a:	2380      	movs	r3, #128	; 0x80
 8002d9c:	021b      	lsls	r3, r3, #8
 8002d9e:	61bb      	str	r3, [r7, #24]
        break;
 8002da0:	e006      	b.n	8002db0 <UART_SetConfig+0x124>
      default:
        pclk = 0U;
 8002da2:	2300      	movs	r3, #0
 8002da4:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002da6:	231e      	movs	r3, #30
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	2201      	movs	r2, #1
 8002dac:	701a      	strb	r2, [r3, #0]
        break;
 8002dae:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002db0:	69bb      	ldr	r3, [r7, #24]
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d100      	bne.n	8002db8 <UART_SetConfig+0x12c>
 8002db6:	e07b      	b.n	8002eb0 <UART_SetConfig+0x224>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	005a      	lsls	r2, r3, #1
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	085b      	lsrs	r3, r3, #1
 8002dc2:	18d2      	adds	r2, r2, r3
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	685b      	ldr	r3, [r3, #4]
 8002dc8:	0019      	movs	r1, r3
 8002dca:	0010      	movs	r0, r2
 8002dcc:	f7fd f99c 	bl	8000108 <__udivsi3>
 8002dd0:	0003      	movs	r3, r0
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002dd6:	693b      	ldr	r3, [r7, #16]
 8002dd8:	2b0f      	cmp	r3, #15
 8002dda:	d91c      	bls.n	8002e16 <UART_SetConfig+0x18a>
 8002ddc:	693a      	ldr	r2, [r7, #16]
 8002dde:	2380      	movs	r3, #128	; 0x80
 8002de0:	025b      	lsls	r3, r3, #9
 8002de2:	429a      	cmp	r2, r3
 8002de4:	d217      	bcs.n	8002e16 <UART_SetConfig+0x18a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8002de6:	693b      	ldr	r3, [r7, #16]
 8002de8:	b29a      	uxth	r2, r3
 8002dea:	200e      	movs	r0, #14
 8002dec:	183b      	adds	r3, r7, r0
 8002dee:	210f      	movs	r1, #15
 8002df0:	438a      	bics	r2, r1
 8002df2:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002df4:	693b      	ldr	r3, [r7, #16]
 8002df6:	085b      	lsrs	r3, r3, #1
 8002df8:	b29b      	uxth	r3, r3
 8002dfa:	2207      	movs	r2, #7
 8002dfc:	4013      	ands	r3, r2
 8002dfe:	b299      	uxth	r1, r3
 8002e00:	183b      	adds	r3, r7, r0
 8002e02:	183a      	adds	r2, r7, r0
 8002e04:	8812      	ldrh	r2, [r2, #0]
 8002e06:	430a      	orrs	r2, r1
 8002e08:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	183a      	adds	r2, r7, r0
 8002e10:	8812      	ldrh	r2, [r2, #0]
 8002e12:	60da      	str	r2, [r3, #12]
 8002e14:	e04c      	b.n	8002eb0 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 8002e16:	231e      	movs	r3, #30
 8002e18:	18fb      	adds	r3, r7, r3
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	701a      	strb	r2, [r3, #0]
 8002e1e:	e047      	b.n	8002eb0 <UART_SetConfig+0x224>
      }
    }
  }
  else
  {
    switch (clocksource)
 8002e20:	231f      	movs	r3, #31
 8002e22:	18fb      	adds	r3, r7, r3
 8002e24:	781b      	ldrb	r3, [r3, #0]
 8002e26:	2b08      	cmp	r3, #8
 8002e28:	d015      	beq.n	8002e56 <UART_SetConfig+0x1ca>
 8002e2a:	dc18      	bgt.n	8002e5e <UART_SetConfig+0x1d2>
 8002e2c:	2b04      	cmp	r3, #4
 8002e2e:	d00d      	beq.n	8002e4c <UART_SetConfig+0x1c0>
 8002e30:	dc15      	bgt.n	8002e5e <UART_SetConfig+0x1d2>
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d002      	beq.n	8002e3c <UART_SetConfig+0x1b0>
 8002e36:	2b02      	cmp	r3, #2
 8002e38:	d005      	beq.n	8002e46 <UART_SetConfig+0x1ba>
 8002e3a:	e010      	b.n	8002e5e <UART_SetConfig+0x1d2>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e3c:	f7ff f840 	bl	8001ec0 <HAL_RCC_GetPCLK1Freq>
 8002e40:	0003      	movs	r3, r0
 8002e42:	61bb      	str	r3, [r7, #24]
        break;
 8002e44:	e012      	b.n	8002e6c <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8002e46:	4b25      	ldr	r3, [pc, #148]	; (8002edc <UART_SetConfig+0x250>)
 8002e48:	61bb      	str	r3, [r7, #24]
        break;
 8002e4a:	e00f      	b.n	8002e6c <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e4c:	f7fe ffca 	bl	8001de4 <HAL_RCC_GetSysClockFreq>
 8002e50:	0003      	movs	r3, r0
 8002e52:	61bb      	str	r3, [r7, #24]
        break;
 8002e54:	e00a      	b.n	8002e6c <UART_SetConfig+0x1e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e56:	2380      	movs	r3, #128	; 0x80
 8002e58:	021b      	lsls	r3, r3, #8
 8002e5a:	61bb      	str	r3, [r7, #24]
        break;
 8002e5c:	e006      	b.n	8002e6c <UART_SetConfig+0x1e0>
      default:
        pclk = 0U;
 8002e5e:	2300      	movs	r3, #0
 8002e60:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8002e62:	231e      	movs	r3, #30
 8002e64:	18fb      	adds	r3, r7, r3
 8002e66:	2201      	movs	r2, #1
 8002e68:	701a      	strb	r2, [r3, #0]
        break;
 8002e6a:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 8002e6c:	69bb      	ldr	r3, [r7, #24]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d01e      	beq.n	8002eb0 <UART_SetConfig+0x224>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	685b      	ldr	r3, [r3, #4]
 8002e76:	085a      	lsrs	r2, r3, #1
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	18d2      	adds	r2, r2, r3
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	0019      	movs	r1, r3
 8002e82:	0010      	movs	r0, r2
 8002e84:	f7fd f940 	bl	8000108 <__udivsi3>
 8002e88:	0003      	movs	r3, r0
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	2b0f      	cmp	r3, #15
 8002e92:	d909      	bls.n	8002ea8 <UART_SetConfig+0x21c>
 8002e94:	693a      	ldr	r2, [r7, #16]
 8002e96:	2380      	movs	r3, #128	; 0x80
 8002e98:	025b      	lsls	r3, r3, #9
 8002e9a:	429a      	cmp	r2, r3
 8002e9c:	d204      	bcs.n	8002ea8 <UART_SetConfig+0x21c>
      {
        huart->Instance->BRR = usartdiv;
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	693a      	ldr	r2, [r7, #16]
 8002ea4:	60da      	str	r2, [r3, #12]
 8002ea6:	e003      	b.n	8002eb0 <UART_SetConfig+0x224>
      }
      else
      {
        ret = HAL_ERROR;
 8002ea8:	231e      	movs	r3, #30
 8002eaa:	18fb      	adds	r3, r7, r3
 8002eac:	2201      	movs	r2, #1
 8002eae:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8002ebc:	231e      	movs	r3, #30
 8002ebe:	18fb      	adds	r3, r7, r3
 8002ec0:	781b      	ldrb	r3, [r3, #0]
}
 8002ec2:	0018      	movs	r0, r3
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	b008      	add	sp, #32
 8002ec8:	bd80      	pop	{r7, pc}
 8002eca:	46c0      	nop			; (mov r8, r8)
 8002ecc:	ffff69f3 	.word	0xffff69f3
 8002ed0:	ffffcfff 	.word	0xffffcfff
 8002ed4:	fffff4ff 	.word	0xfffff4ff
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	007a1200 	.word	0x007a1200

08002ee0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8002ee0:	b580      	push	{r7, lr}
 8002ee2:	b082      	sub	sp, #8
 8002ee4:	af00      	add	r7, sp, #0
 8002ee6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002eec:	2201      	movs	r2, #1
 8002eee:	4013      	ands	r3, r2
 8002ef0:	d00b      	beq.n	8002f0a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	4a4a      	ldr	r2, [pc, #296]	; (8003024 <UART_AdvFeatureConfig+0x144>)
 8002efa:	4013      	ands	r3, r2
 8002efc:	0019      	movs	r1, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	430a      	orrs	r2, r1
 8002f08:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f0e:	2202      	movs	r2, #2
 8002f10:	4013      	ands	r3, r2
 8002f12:	d00b      	beq.n	8002f2c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	4a43      	ldr	r2, [pc, #268]	; (8003028 <UART_AdvFeatureConfig+0x148>)
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	0019      	movs	r1, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	430a      	orrs	r2, r1
 8002f2a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f30:	2204      	movs	r2, #4
 8002f32:	4013      	ands	r3, r2
 8002f34:	d00b      	beq.n	8002f4e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	4a3b      	ldr	r2, [pc, #236]	; (800302c <UART_AdvFeatureConfig+0x14c>)
 8002f3e:	4013      	ands	r3, r2
 8002f40:	0019      	movs	r1, r3
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f52:	2208      	movs	r2, #8
 8002f54:	4013      	ands	r3, r2
 8002f56:	d00b      	beq.n	8002f70 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	685b      	ldr	r3, [r3, #4]
 8002f5e:	4a34      	ldr	r2, [pc, #208]	; (8003030 <UART_AdvFeatureConfig+0x150>)
 8002f60:	4013      	ands	r3, r2
 8002f62:	0019      	movs	r1, r3
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	430a      	orrs	r2, r1
 8002f6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f74:	2210      	movs	r2, #16
 8002f76:	4013      	ands	r3, r2
 8002f78:	d00b      	beq.n	8002f92 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	689b      	ldr	r3, [r3, #8]
 8002f80:	4a2c      	ldr	r2, [pc, #176]	; (8003034 <UART_AdvFeatureConfig+0x154>)
 8002f82:	4013      	ands	r3, r2
 8002f84:	0019      	movs	r1, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	430a      	orrs	r2, r1
 8002f90:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f96:	2220      	movs	r2, #32
 8002f98:	4013      	ands	r3, r2
 8002f9a:	d00b      	beq.n	8002fb4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	689b      	ldr	r3, [r3, #8]
 8002fa2:	4a25      	ldr	r2, [pc, #148]	; (8003038 <UART_AdvFeatureConfig+0x158>)
 8002fa4:	4013      	ands	r3, r2
 8002fa6:	0019      	movs	r1, r3
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	430a      	orrs	r2, r1
 8002fb2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fb8:	2240      	movs	r2, #64	; 0x40
 8002fba:	4013      	ands	r3, r2
 8002fbc:	d01d      	beq.n	8002ffa <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	4a1d      	ldr	r2, [pc, #116]	; (800303c <UART_AdvFeatureConfig+0x15c>)
 8002fc6:	4013      	ands	r3, r2
 8002fc8:	0019      	movs	r1, r3
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	430a      	orrs	r2, r1
 8002fd4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002fda:	2380      	movs	r3, #128	; 0x80
 8002fdc:	035b      	lsls	r3, r3, #13
 8002fde:	429a      	cmp	r2, r3
 8002fe0:	d10b      	bne.n	8002ffa <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	685b      	ldr	r3, [r3, #4]
 8002fe8:	4a15      	ldr	r2, [pc, #84]	; (8003040 <UART_AdvFeatureConfig+0x160>)
 8002fea:	4013      	ands	r3, r2
 8002fec:	0019      	movs	r1, r3
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	430a      	orrs	r2, r1
 8002ff8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ffe:	2280      	movs	r2, #128	; 0x80
 8003000:	4013      	ands	r3, r2
 8003002:	d00b      	beq.n	800301c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	685b      	ldr	r3, [r3, #4]
 800300a:	4a0e      	ldr	r2, [pc, #56]	; (8003044 <UART_AdvFeatureConfig+0x164>)
 800300c:	4013      	ands	r3, r2
 800300e:	0019      	movs	r1, r3
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	430a      	orrs	r2, r1
 800301a:	605a      	str	r2, [r3, #4]
  }
}
 800301c:	46c0      	nop			; (mov r8, r8)
 800301e:	46bd      	mov	sp, r7
 8003020:	b002      	add	sp, #8
 8003022:	bd80      	pop	{r7, pc}
 8003024:	fffdffff 	.word	0xfffdffff
 8003028:	fffeffff 	.word	0xfffeffff
 800302c:	fffbffff 	.word	0xfffbffff
 8003030:	ffff7fff 	.word	0xffff7fff
 8003034:	ffffefff 	.word	0xffffefff
 8003038:	ffffdfff 	.word	0xffffdfff
 800303c:	ffefffff 	.word	0xffefffff
 8003040:	ff9fffff 	.word	0xff9fffff
 8003044:	fff7ffff 	.word	0xfff7ffff

08003048 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b086      	sub	sp, #24
 800304c:	af02      	add	r7, sp, #8
 800304e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2280      	movs	r2, #128	; 0x80
 8003054:	2100      	movs	r1, #0
 8003056:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003058:	f7fd fe50 	bl	8000cfc <HAL_GetTick>
 800305c:	0003      	movs	r3, r0
 800305e:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	2208      	movs	r2, #8
 8003068:	4013      	ands	r3, r2
 800306a:	2b08      	cmp	r3, #8
 800306c:	d10c      	bne.n	8003088 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800306e:	68fb      	ldr	r3, [r7, #12]
 8003070:	2280      	movs	r2, #128	; 0x80
 8003072:	0391      	lsls	r1, r2, #14
 8003074:	6878      	ldr	r0, [r7, #4]
 8003076:	4a17      	ldr	r2, [pc, #92]	; (80030d4 <UART_CheckIdleState+0x8c>)
 8003078:	9200      	str	r2, [sp, #0]
 800307a:	2200      	movs	r2, #0
 800307c:	f000 f82c 	bl	80030d8 <UART_WaitOnFlagUntilTimeout>
 8003080:	1e03      	subs	r3, r0, #0
 8003082:	d001      	beq.n	8003088 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003084:	2303      	movs	r3, #3
 8003086:	e021      	b.n	80030cc <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	2204      	movs	r2, #4
 8003090:	4013      	ands	r3, r2
 8003092:	2b04      	cmp	r3, #4
 8003094:	d10c      	bne.n	80030b0 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003096:	68fb      	ldr	r3, [r7, #12]
 8003098:	2280      	movs	r2, #128	; 0x80
 800309a:	03d1      	lsls	r1, r2, #15
 800309c:	6878      	ldr	r0, [r7, #4]
 800309e:	4a0d      	ldr	r2, [pc, #52]	; (80030d4 <UART_CheckIdleState+0x8c>)
 80030a0:	9200      	str	r2, [sp, #0]
 80030a2:	2200      	movs	r2, #0
 80030a4:	f000 f818 	bl	80030d8 <UART_WaitOnFlagUntilTimeout>
 80030a8:	1e03      	subs	r3, r0, #0
 80030aa:	d001      	beq.n	80030b0 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e00d      	b.n	80030cc <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2220      	movs	r2, #32
 80030b4:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	2220      	movs	r2, #32
 80030ba:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2200      	movs	r2, #0
 80030c0:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	2274      	movs	r2, #116	; 0x74
 80030c6:	2100      	movs	r1, #0
 80030c8:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80030ca:	2300      	movs	r3, #0
}
 80030cc:	0018      	movs	r0, r3
 80030ce:	46bd      	mov	sp, r7
 80030d0:	b004      	add	sp, #16
 80030d2:	bd80      	pop	{r7, pc}
 80030d4:	01ffffff 	.word	0x01ffffff

080030d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80030d8:	b580      	push	{r7, lr}
 80030da:	b084      	sub	sp, #16
 80030dc:	af00      	add	r7, sp, #0
 80030de:	60f8      	str	r0, [r7, #12]
 80030e0:	60b9      	str	r1, [r7, #8]
 80030e2:	603b      	str	r3, [r7, #0]
 80030e4:	1dfb      	adds	r3, r7, #7
 80030e6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80030e8:	e05e      	b.n	80031a8 <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80030ea:	69bb      	ldr	r3, [r7, #24]
 80030ec:	3301      	adds	r3, #1
 80030ee:	d05b      	beq.n	80031a8 <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80030f0:	f7fd fe04 	bl	8000cfc <HAL_GetTick>
 80030f4:	0002      	movs	r2, r0
 80030f6:	683b      	ldr	r3, [r7, #0]
 80030f8:	1ad3      	subs	r3, r2, r3
 80030fa:	69ba      	ldr	r2, [r7, #24]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d302      	bcc.n	8003106 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003100:	69bb      	ldr	r3, [r7, #24]
 8003102:	2b00      	cmp	r3, #0
 8003104:	d11b      	bne.n	800313e <UART_WaitOnFlagUntilTimeout+0x66>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	681a      	ldr	r2, [r3, #0]
 800310c:	68fb      	ldr	r3, [r7, #12]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	492f      	ldr	r1, [pc, #188]	; (80031d0 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003112:	400a      	ands	r2, r1
 8003114:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	689a      	ldr	r2, [r3, #8]
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2101      	movs	r1, #1
 8003122:	438a      	bics	r2, r1
 8003124:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	2220      	movs	r2, #32
 800312a:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	2220      	movs	r2, #32
 8003130:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003132:	68fb      	ldr	r3, [r7, #12]
 8003134:	2274      	movs	r2, #116	; 0x74
 8003136:	2100      	movs	r1, #0
 8003138:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800313a:	2303      	movs	r3, #3
 800313c:	e044      	b.n	80031c8 <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	2204      	movs	r2, #4
 8003146:	4013      	ands	r3, r2
 8003148:	d02e      	beq.n	80031a8 <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	69da      	ldr	r2, [r3, #28]
 8003150:	2380      	movs	r3, #128	; 0x80
 8003152:	011b      	lsls	r3, r3, #4
 8003154:	401a      	ands	r2, r3
 8003156:	2380      	movs	r3, #128	; 0x80
 8003158:	011b      	lsls	r3, r3, #4
 800315a:	429a      	cmp	r2, r3
 800315c:	d124      	bne.n	80031a8 <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800315e:	68fb      	ldr	r3, [r7, #12]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	2280      	movs	r2, #128	; 0x80
 8003164:	0112      	lsls	r2, r2, #4
 8003166:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4917      	ldr	r1, [pc, #92]	; (80031d0 <UART_WaitOnFlagUntilTimeout+0xf8>)
 8003174:	400a      	ands	r2, r1
 8003176:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	689a      	ldr	r2, [r3, #8]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	2101      	movs	r1, #1
 8003184:	438a      	bics	r2, r1
 8003186:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	2220      	movs	r2, #32
 800318c:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	2220      	movs	r2, #32
 8003192:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	2280      	movs	r2, #128	; 0x80
 8003198:	2120      	movs	r1, #32
 800319a:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	2274      	movs	r2, #116	; 0x74
 80031a0:	2100      	movs	r1, #0
 80031a2:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e00f      	b.n	80031c8 <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	69db      	ldr	r3, [r3, #28]
 80031ae:	68ba      	ldr	r2, [r7, #8]
 80031b0:	4013      	ands	r3, r2
 80031b2:	68ba      	ldr	r2, [r7, #8]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	425a      	negs	r2, r3
 80031b8:	4153      	adcs	r3, r2
 80031ba:	b2db      	uxtb	r3, r3
 80031bc:	001a      	movs	r2, r3
 80031be:	1dfb      	adds	r3, r7, #7
 80031c0:	781b      	ldrb	r3, [r3, #0]
 80031c2:	429a      	cmp	r2, r3
 80031c4:	d091      	beq.n	80030ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	0018      	movs	r0, r3
 80031ca:	46bd      	mov	sp, r7
 80031cc:	b004      	add	sp, #16
 80031ce:	bd80      	pop	{r7, pc}
 80031d0:	fffffe5f 	.word	0xfffffe5f

080031d4 <__libc_init_array>:
 80031d4:	b570      	push	{r4, r5, r6, lr}
 80031d6:	2600      	movs	r6, #0
 80031d8:	4d0c      	ldr	r5, [pc, #48]	; (800320c <__libc_init_array+0x38>)
 80031da:	4c0d      	ldr	r4, [pc, #52]	; (8003210 <__libc_init_array+0x3c>)
 80031dc:	1b64      	subs	r4, r4, r5
 80031de:	10a4      	asrs	r4, r4, #2
 80031e0:	42a6      	cmp	r6, r4
 80031e2:	d109      	bne.n	80031f8 <__libc_init_array+0x24>
 80031e4:	2600      	movs	r6, #0
 80031e6:	f000 f821 	bl	800322c <_init>
 80031ea:	4d0a      	ldr	r5, [pc, #40]	; (8003214 <__libc_init_array+0x40>)
 80031ec:	4c0a      	ldr	r4, [pc, #40]	; (8003218 <__libc_init_array+0x44>)
 80031ee:	1b64      	subs	r4, r4, r5
 80031f0:	10a4      	asrs	r4, r4, #2
 80031f2:	42a6      	cmp	r6, r4
 80031f4:	d105      	bne.n	8003202 <__libc_init_array+0x2e>
 80031f6:	bd70      	pop	{r4, r5, r6, pc}
 80031f8:	00b3      	lsls	r3, r6, #2
 80031fa:	58eb      	ldr	r3, [r5, r3]
 80031fc:	4798      	blx	r3
 80031fe:	3601      	adds	r6, #1
 8003200:	e7ee      	b.n	80031e0 <__libc_init_array+0xc>
 8003202:	00b3      	lsls	r3, r6, #2
 8003204:	58eb      	ldr	r3, [r5, r3]
 8003206:	4798      	blx	r3
 8003208:	3601      	adds	r6, #1
 800320a:	e7f2      	b.n	80031f2 <__libc_init_array+0x1e>
 800320c:	08003294 	.word	0x08003294
 8003210:	08003294 	.word	0x08003294
 8003214:	08003294 	.word	0x08003294
 8003218:	08003298 	.word	0x08003298

0800321c <memset>:
 800321c:	0003      	movs	r3, r0
 800321e:	1882      	adds	r2, r0, r2
 8003220:	4293      	cmp	r3, r2
 8003222:	d100      	bne.n	8003226 <memset+0xa>
 8003224:	4770      	bx	lr
 8003226:	7019      	strb	r1, [r3, #0]
 8003228:	3301      	adds	r3, #1
 800322a:	e7f9      	b.n	8003220 <memset+0x4>

0800322c <_init>:
 800322c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800322e:	46c0      	nop			; (mov r8, r8)
 8003230:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003232:	bc08      	pop	{r3}
 8003234:	469e      	mov	lr, r3
 8003236:	4770      	bx	lr

08003238 <_fini>:
 8003238:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800323a:	46c0      	nop			; (mov r8, r8)
 800323c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800323e:	bc08      	pop	{r3}
 8003240:	469e      	mov	lr, r3
 8003242:	4770      	bx	lr
