M:___drivers_CoreTimer_core_timer
F:G$TMR_init$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TMR_start$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TMR_stop$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TMR_enable_int$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TMR_clear_int$0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$TMR_current_value$0$0({2}DF,SL:U),Z,0,0,0,0,0
F:G$TMR_reload$0$0({2}DF,SV:S),Z,0,0,0,0,0
T:F___drivers_CoreTimer_core_timer$__timer_instance_t[({0}S:S$base_address$0$0({2}SI:U),Z,0,0)]
S:LTMR_init$sloc0$1$0({4}SL:U),E,0,0
S:LTMR_init$sloc1$1$0({2}SI:U),E,0,0
S:F___drivers_CoreTimer_core_timer$NULL_timer_instance$0$0({3}DG,ST__timer_instance_t:S),F,0,0
S:LTMR_init$address$1$1({2}SI:U),F,0,0
S:LTMR_init$mode$1$1({1}SC:U),F,0,0
S:LTMR_init$prescale$1$1({4}SL:U),F,0,0
S:LTMR_init$load_value$1$1({4}SL:U),F,0,0
S:LTMR_init$this_timer$1$1({3}DG,ST__timer_instance_t:S),F,0,0
S:LTMR_init$file_name$3$3({34}DA34,SC:U),F,0,0
S:LTMR_init$file_name$3$5({34}DA34,SC:U),F,0,0
S:LTMR_init$file_name$3$7({34}DA34,SC:U),F,0,0
S:LTMR_start$this_timer$1$1({3}DG,ST__timer_instance_t:S),F,0,0
S:LTMR_start$file_name$3$3({34}DA34,SC:U),F,0,0
S:LTMR_stop$this_timer$1$1({3}DG,ST__timer_instance_t:S),F,0,0
S:LTMR_stop$file_name$3$3({34}DA34,SC:U),F,0,0
S:LTMR_enable_int$this_timer$1$1({3}DG,ST__timer_instance_t:S),F,0,0
S:LTMR_enable_int$file_name$3$3({34}DA34,SC:U),F,0,0
S:LTMR_clear_int$this_timer$1$1({3}DG,ST__timer_instance_t:S),F,0,0
S:LTMR_clear_int$file_name$3$3({34}DA34,SC:U),F,0,0
S:LTMR_current_value$this_timer$1$1({3}DG,ST__timer_instance_t:S),F,0,0
S:LTMR_current_value$value$1$1({4}SL:U),F,0,0
S:LTMR_current_value$file_name$3$3({34}DA34,SC:U),F,0,0
S:LTMR_reload$load_value$1$1({4}SL:U),F,0,0
S:LTMR_reload$this_timer$1$1({3}DG,ST__timer_instance_t:S),F,0,0
S:LTMR_reload$file_name$3$3({34}DA34,SC:U),F,0,0
S:LTMR_reload$file_name$3$5({34}DA34,SC:U),F,0,0
S:G$HW_set_32bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_32bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_32bit_reg_field$0$0({2}DF,SL:U),C,0,0
S:G$HW_set_16bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_16bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_16bit_reg_field$0$0({2}DF,SI:U),C,0,0
S:G$HW_set_8bit_reg$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg$0$0({2}DF,SC:U),C,0,0
S:G$HW_set_8bit_reg_field$0$0({2}DF,SV:S),C,0,0
S:G$HW_get_8bit_reg_field$0$0({2}DF,SC:U),C,0,0
S:G$HAL_enable_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_disable_interrupts$0$0({2}DF,SC:U),C,0,0
S:G$HAL_restore_interrupts$0$0({2}DF,SV:S),C,0,0
S:G$HAL_assert_fail$0$0({2}DF,SV:S),C,0,0
