{
  "design": {
    "design_info": {
      "boundary_crc": "0x2650E4DCC926C6EF",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "blk_mem_gen_0": "",
      "clk_wiz_0": "",
      "blk_mem_gen_1": "",
      "ov7670_controller_0": "",
      "cntl_0": "",
      "VGA_TOP_1": "",
      "ovo_7670_caputre_0": "",
      "BILINEAR_INTERPOLATI_0": ""
    },
    "ports": {
      "clk_in1": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_RESET": {
            "value": "reset_0"
          },
          "CLK_DOMAIN": {
            "value": "design_1_clk_in1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "camera_h_ref": {
        "direction": "I"
      },
      "camera_v_sync": {
        "direction": "I"
      },
      "din": {
        "direction": "I",
        "left": "7",
        "right": "0"
      },
      "pclk": {
        "direction": "I"
      },
      "sioc": {
        "direction": "O"
      },
      "config_finished": {
        "direction": "O"
      },
      "reset": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "siod": {
        "direction": "IO"
      },
      "pwdn": {
        "direction": "O"
      },
      "xclk": {
        "direction": "O"
      },
      "resend_in": {
        "direction": "I"
      },
      "cntl_in": {
        "direction": "I"
      },
      "resetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "zoom_x2": {
        "direction": "I"
      },
      "vga_V_sync": {
        "direction": "O"
      },
      "VGA_H_sync": {
        "direction": "O"
      },
      "vga_green": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_blue": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_red": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "bili_cntl": {
        "direction": "I"
      }
    },
    "components": {
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_0",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "12"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "76800"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "Write_Width_B": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "191.399"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "25.2"
          },
          "CLKOUT2_JITTER": {
            "value": "191.696"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "25"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "250.817"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "6.3"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_vga"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_reg"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_interpolation"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "31.750"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "32"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "127"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "1"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "blk_mem_gen_1": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "design_1_blk_mem_gen_0_1",
        "parameters": {
          "Assume_Synchronous_Clk": {
            "value": "true"
          },
          "Enable_32bit_Address": {
            "value": "false"
          },
          "Enable_A": {
            "value": "Always_Enabled"
          },
          "Enable_B": {
            "value": "Always_Enabled"
          },
          "Memory_Type": {
            "value": "Simple_Dual_Port_RAM"
          },
          "Operating_Mode_A": {
            "value": "NO_CHANGE"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Read_Width_B": {
            "value": "12"
          },
          "Register_PortB_Output_of_Memory_Primitives": {
            "value": "true"
          },
          "Use_Byte_Write_Enable": {
            "value": "false"
          },
          "Write_Depth_A": {
            "value": "307200"
          },
          "Write_Width_A": {
            "value": "12"
          },
          "Write_Width_B": {
            "value": "12"
          },
          "use_bram_block": {
            "value": "Stand_Alone"
          }
        }
      },
      "ov7670_controller_0": {
        "vlnv": "xilinx.com:module_ref:ov7670_controller:1.0",
        "xci_name": "design_1_ov7670_controller_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ov7670_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "reset",
                "value_src": "constant"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "resend": {
            "direction": "I"
          },
          "config_finished": {
            "direction": "O"
          },
          "sioc": {
            "direction": "O"
          },
          "siod": {
            "direction": "IO"
          },
          "reset": {
            "type": "rst",
            "direction": "O"
          },
          "pwdn": {
            "direction": "O"
          },
          "xclk": {
            "direction": "O"
          }
        }
      },
      "cntl_0": {
        "vlnv": "xilinx.com:module_ref:cntl:1.0",
        "xci_name": "design_1_cntl_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "cntl",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1",
                "value_src": "default_prop"
              }
            }
          },
          "resend_in": {
            "direction": "I"
          },
          "cntl_in": {
            "direction": "I"
          },
          "resend_out": {
            "direction": "O"
          },
          "cntl_out": {
            "direction": "O"
          }
        }
      },
      "VGA_TOP_1": {
        "vlnv": "xilinx.com:module_ref:VGA_TOP:1.0",
        "xci_name": "design_1_VGA_TOP_1_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "VGA_TOP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pix_clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25196850",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "cntl": {
            "direction": "I"
          },
          "zoom_x2": {
            "direction": "I"
          },
          "frame_fix": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "bili_cntl": {
            "direction": "I"
          },
          "VGA_H_sync": {
            "direction": "O"
          },
          "vga_V_sync": {
            "direction": "O"
          },
          "vga_red": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_blue": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_green": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "frame_adress": {
            "direction": "O",
            "left": "18",
            "right": "0"
          }
        }
      },
      "ovo_7670_caputre_0": {
        "vlnv": "xilinx.com:module_ref:ovo_7670_caputre:1.0",
        "xci_name": "design_1_ovo_7670_caputre_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ovo_7670_caputre",
          "boundary_crc": "0x0"
        },
        "ports": {
          "pclk": {
            "direction": "I"
          },
          "camera_v_sync": {
            "direction": "I"
          },
          "camera_h_ref": {
            "direction": "I"
          },
          "zoom_x2": {
            "direction": "I"
          },
          "din": {
            "direction": "I",
            "left": "7",
            "right": "0"
          },
          "addr": {
            "direction": "O",
            "left": "16",
            "right": "0"
          },
          "dout": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "wr_en": {
            "direction": "O"
          }
        }
      },
      "BILINEAR_INTERPOLATI_0": {
        "vlnv": "xilinx.com:module_ref:BILINEAR_INTERPOLATION_TOP:1.0",
        "xci_name": "design_1_BILINEAR_INTERPOLATI_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "BILINEAR_INTERPOLATION_TOP",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_vga": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "25196850",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "clk_in1": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "design_1_clk_in1",
                "value_src": "default_prop"
              },
              "FREQ_HZ": {
                "value": "100000000",
                "value_src": "default_prop"
              },
              "PHASE": {
                "value": "0.000",
                "value_src": "default_prop"
              }
            }
          },
          "clk_interpolation": {
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "6299212",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I"
          },
          "pixel_in": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "bili_cntl": {
            "direction": "I"
          },
          "write_enable": {
            "direction": "O"
          },
          "pixel_out": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "address_write": {
            "direction": "O",
            "left": "18",
            "right": "0"
          },
          "address_read": {
            "direction": "O",
            "left": "16",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_in1_0_1": {
        "ports": [
          "clk_in1",
          "clk_wiz_0/clk_in1",
          "blk_mem_gen_1/clka",
          "cntl_0/clk",
          "BILINEAR_INTERPOLATI_0/clk_in1"
        ]
      },
      "cntl_0_resend_out": {
        "ports": [
          "cntl_0/resend_out",
          "ov7670_controller_0/resend"
        ]
      },
      "camera_h_ref_0_1": {
        "ports": [
          "camera_h_ref",
          "ovo_7670_caputre_0/camera_h_ref"
        ]
      },
      "camera_v_sync_0_1": {
        "ports": [
          "camera_v_sync",
          "ovo_7670_caputre_0/camera_v_sync"
        ]
      },
      "din_0_1": {
        "ports": [
          "din",
          "ovo_7670_caputre_0/din"
        ]
      },
      "pclk_0_1": {
        "ports": [
          "pclk",
          "blk_mem_gen_0/clka",
          "ovo_7670_caputre_0/pclk"
        ]
      },
      "ovo_7670_caputre_0_addr": {
        "ports": [
          "ovo_7670_caputre_0/addr",
          "blk_mem_gen_0/addra"
        ]
      },
      "ovo_7670_caputre_0_dout": {
        "ports": [
          "ovo_7670_caputre_0/dout",
          "blk_mem_gen_0/dina"
        ]
      },
      "ovo_7670_caputre_0_wr_en": {
        "ports": [
          "ovo_7670_caputre_0/wr_en",
          "blk_mem_gen_0/wea"
        ]
      },
      "clk_wiz_0_clk_reg": {
        "ports": [
          "clk_wiz_0/clk_reg",
          "ov7670_controller_0/clk"
        ]
      },
      "ov7670_controller_0_sioc": {
        "ports": [
          "ov7670_controller_0/sioc",
          "sioc"
        ]
      },
      "ov7670_controller_0_config_finished": {
        "ports": [
          "ov7670_controller_0/config_finished",
          "config_finished"
        ]
      },
      "ov7670_controller_0_reset": {
        "ports": [
          "ov7670_controller_0/reset",
          "reset"
        ]
      },
      "Net1": {
        "ports": [
          "siod",
          "ov7670_controller_0/siod"
        ]
      },
      "ov7670_controller_0_pwdn": {
        "ports": [
          "ov7670_controller_0/pwdn",
          "pwdn"
        ]
      },
      "ov7670_controller_0_xclk": {
        "ports": [
          "ov7670_controller_0/xclk",
          "xclk"
        ]
      },
      "resend_in_0_1": {
        "ports": [
          "resend_in",
          "cntl_0/resend_in"
        ]
      },
      "cntl_in_0_1": {
        "ports": [
          "cntl_in",
          "cntl_0/cntl_in"
        ]
      },
      "resetn_0_1": {
        "ports": [
          "resetn",
          "clk_wiz_0/resetn",
          "BILINEAR_INTERPOLATI_0/reset"
        ]
      },
      "zoom_x2_0_1": {
        "ports": [
          "zoom_x2",
          "VGA_TOP_1/zoom_x2",
          "ovo_7670_caputre_0/zoom_x2"
        ]
      },
      "VGA_TOP_1_vga_V_sync": {
        "ports": [
          "VGA_TOP_1/vga_V_sync",
          "vga_V_sync"
        ]
      },
      "VGA_TOP_1_VGA_H_sync": {
        "ports": [
          "VGA_TOP_1/VGA_H_sync",
          "VGA_H_sync"
        ]
      },
      "VGA_TOP_1_vga_green": {
        "ports": [
          "VGA_TOP_1/vga_green",
          "vga_green"
        ]
      },
      "VGA_TOP_1_vga_blue": {
        "ports": [
          "VGA_TOP_1/vga_blue",
          "vga_blue"
        ]
      },
      "VGA_TOP_1_vga_red": {
        "ports": [
          "VGA_TOP_1/vga_red",
          "vga_red"
        ]
      },
      "cntl_0_cntl_out": {
        "ports": [
          "cntl_0/cntl_out",
          "VGA_TOP_1/cntl"
        ]
      },
      "Net": {
        "ports": [
          "clk_wiz_0/clk_vga",
          "blk_mem_gen_1/clkb",
          "blk_mem_gen_0/clkb",
          "VGA_TOP_1/pix_clk",
          "BILINEAR_INTERPOLATI_0/clk_vga"
        ]
      },
      "BILINEAR_INTERPOLATI_0_pixel_out": {
        "ports": [
          "BILINEAR_INTERPOLATI_0/pixel_out",
          "blk_mem_gen_1/dina"
        ]
      },
      "BILINEAR_INTERPOLATI_0_write_enable": {
        "ports": [
          "BILINEAR_INTERPOLATI_0/write_enable",
          "blk_mem_gen_1/wea"
        ]
      },
      "clk_wiz_0_clk_interpolation": {
        "ports": [
          "clk_wiz_0/clk_interpolation",
          "BILINEAR_INTERPOLATI_0/clk_interpolation"
        ]
      },
      "BILINEAR_INTERPOLATI_0_address_read": {
        "ports": [
          "BILINEAR_INTERPOLATI_0/address_read",
          "blk_mem_gen_0/addrb"
        ]
      },
      "bili_cntl_0_1": {
        "ports": [
          "bili_cntl",
          "VGA_TOP_1/bili_cntl",
          "BILINEAR_INTERPOLATI_0/bili_cntl"
        ]
      },
      "blk_mem_gen_1_doutb": {
        "ports": [
          "blk_mem_gen_1/doutb",
          "VGA_TOP_1/frame_fix"
        ]
      },
      "BILINEAR_INTERPOLATI_0_address_out": {
        "ports": [
          "BILINEAR_INTERPOLATI_0/address_write",
          "blk_mem_gen_1/addra"
        ]
      },
      "blk_mem_gen_0_doutb": {
        "ports": [
          "blk_mem_gen_0/doutb",
          "BILINEAR_INTERPOLATI_0/pixel_in"
        ]
      },
      "VGA_TOP_1_frame_adress": {
        "ports": [
          "VGA_TOP_1/frame_adress",
          "blk_mem_gen_1/addrb"
        ]
      }
    }
  }
}