int mt9m111_probe(struct sd *sd)\r\n{\r\nu8 data[2] = {0x00, 0x00};\r\nint i;\r\nstruct gspca_dev *gspca_dev = (struct gspca_dev *)sd;\r\nif (force_sensor) {\r\nif (force_sensor == MT9M111_SENSOR) {\r\npr_info("Forcing a %s sensor\n", mt9m111.name);\r\ngoto sensor_found;\r\n}\r\nreturn -ENODEV;\r\n}\r\nPDEBUG(D_PROBE, "Probing for a mt9m111 sensor");\r\nfor (i = 0; i < ARRAY_SIZE(preinit_mt9m111); i++) {\r\nif (preinit_mt9m111[i][0] == BRIDGE) {\r\nm5602_write_bridge(sd,\r\npreinit_mt9m111[i][1],\r\npreinit_mt9m111[i][2]);\r\n} else {\r\ndata[0] = preinit_mt9m111[i][2];\r\ndata[1] = preinit_mt9m111[i][3];\r\nm5602_write_sensor(sd,\r\npreinit_mt9m111[i][1], data, 2);\r\n}\r\n}\r\nif (m5602_read_sensor(sd, MT9M111_SC_CHIPVER, data, 2))\r\nreturn -ENODEV;\r\nif ((data[0] == 0x14) && (data[1] == 0x3a)) {\r\npr_info("Detected a mt9m111 sensor\n");\r\ngoto sensor_found;\r\n}\r\nreturn -ENODEV;\r\nsensor_found:\r\nsd->gspca_dev.cam.cam_mode = mt9m111_modes;\r\nsd->gspca_dev.cam.nmodes = ARRAY_SIZE(mt9m111_modes);\r\nreturn 0;\r\n}\r\nint mt9m111_init(struct sd *sd)\r\n{\r\nint i, err = 0;\r\nfor (i = 0; i < ARRAY_SIZE(init_mt9m111) && !err; i++) {\r\nu8 data[2];\r\nif (init_mt9m111[i][0] == BRIDGE) {\r\nerr = m5602_write_bridge(sd,\r\ninit_mt9m111[i][1],\r\ninit_mt9m111[i][2]);\r\n} else {\r\ndata[0] = init_mt9m111[i][2];\r\ndata[1] = init_mt9m111[i][3];\r\nerr = m5602_write_sensor(sd,\r\ninit_mt9m111[i][1], data, 2);\r\n}\r\n}\r\nif (dump_sensor)\r\nmt9m111_dump_registers(sd);\r\nreturn 0;\r\n}\r\nint mt9m111_init_controls(struct sd *sd)\r\n{\r\nstruct v4l2_ctrl_handler *hdl = &sd->gspca_dev.ctrl_handler;\r\nsd->gspca_dev.vdev.ctrl_handler = hdl;\r\nv4l2_ctrl_handler_init(hdl, 7);\r\nsd->auto_white_bal = v4l2_ctrl_new_std(hdl, &mt9m111_ctrl_ops,\r\nV4L2_CID_AUTO_WHITE_BALANCE,\r\n0, 1, 1, 0);\r\nsd->green_bal = v4l2_ctrl_new_custom(hdl, &mt9m111_greenbal_cfg, NULL);\r\nsd->red_bal = v4l2_ctrl_new_std(hdl, &mt9m111_ctrl_ops,\r\nV4L2_CID_RED_BALANCE, 0, 0x7ff, 1,\r\nMT9M111_RED_GAIN_DEFAULT);\r\nsd->blue_bal = v4l2_ctrl_new_std(hdl, &mt9m111_ctrl_ops,\r\nV4L2_CID_BLUE_BALANCE, 0, 0x7ff, 1,\r\nMT9M111_BLUE_GAIN_DEFAULT);\r\nv4l2_ctrl_new_std(hdl, &mt9m111_ctrl_ops, V4L2_CID_GAIN, 0,\r\n(INITIAL_MAX_GAIN - 1) * 2 * 2 * 2, 1,\r\nMT9M111_DEFAULT_GAIN);\r\nsd->hflip = v4l2_ctrl_new_std(hdl, &mt9m111_ctrl_ops, V4L2_CID_HFLIP,\r\n0, 1, 1, 0);\r\nsd->vflip = v4l2_ctrl_new_std(hdl, &mt9m111_ctrl_ops, V4L2_CID_VFLIP,\r\n0, 1, 1, 0);\r\nif (hdl->error) {\r\npr_err("Could not initialize controls\n");\r\nreturn hdl->error;\r\n}\r\nv4l2_ctrl_auto_cluster(4, &sd->auto_white_bal, 0, false);\r\nv4l2_ctrl_cluster(2, &sd->hflip);\r\nreturn 0;\r\n}\r\nint mt9m111_start(struct sd *sd)\r\n{\r\nint i, err = 0;\r\nu8 data[2];\r\nstruct cam *cam = &sd->gspca_dev.cam;\r\nstruct gspca_dev *gspca_dev = (struct gspca_dev *)sd;\r\nint width = cam->cam_mode[sd->gspca_dev.curr_mode].width - 1;\r\nint height = cam->cam_mode[sd->gspca_dev.curr_mode].height;\r\nfor (i = 0; i < ARRAY_SIZE(start_mt9m111) && !err; i++) {\r\nif (start_mt9m111[i][0] == BRIDGE) {\r\nerr = m5602_write_bridge(sd,\r\nstart_mt9m111[i][1],\r\nstart_mt9m111[i][2]);\r\n} else {\r\ndata[0] = start_mt9m111[i][2];\r\ndata[1] = start_mt9m111[i][3];\r\nerr = m5602_write_sensor(sd,\r\nstart_mt9m111[i][1], data, 2);\r\n}\r\n}\r\nif (err < 0)\r\nreturn err;\r\nerr = m5602_write_bridge(sd, M5602_XB_VSYNC_PARA, (height >> 8) & 0xff);\r\nif (err < 0)\r\nreturn err;\r\nerr = m5602_write_bridge(sd, M5602_XB_VSYNC_PARA, (height & 0xff));\r\nif (err < 0)\r\nreturn err;\r\nfor (i = 0; i < 2 && !err; i++)\r\nerr = m5602_write_bridge(sd, M5602_XB_VSYNC_PARA, 0);\r\nif (err < 0)\r\nreturn err;\r\nerr = m5602_write_bridge(sd, M5602_XB_SIG_INI, 0);\r\nif (err < 0)\r\nreturn err;\r\nerr = m5602_write_bridge(sd, M5602_XB_SIG_INI, 2);\r\nif (err < 0)\r\nreturn err;\r\nfor (i = 0; i < 2 && !err; i++)\r\nerr = m5602_write_bridge(sd, M5602_XB_HSYNC_PARA, 0);\r\nif (err < 0)\r\nreturn err;\r\nerr = m5602_write_bridge(sd, M5602_XB_HSYNC_PARA,\r\n(width >> 8) & 0xff);\r\nif (err < 0)\r\nreturn err;\r\nerr = m5602_write_bridge(sd, M5602_XB_HSYNC_PARA, width & 0xff);\r\nif (err < 0)\r\nreturn err;\r\nerr = m5602_write_bridge(sd, M5602_XB_SIG_INI, 0);\r\nif (err < 0)\r\nreturn err;\r\nswitch (width) {\r\ncase 640:\r\nPDEBUG(D_CONF, "Configuring camera for VGA mode");\r\nbreak;\r\ncase 320:\r\nPDEBUG(D_CONF, "Configuring camera for QVGA mode");\r\nbreak;\r\n}\r\nreturn err;\r\n}\r\nvoid mt9m111_disconnect(struct sd *sd)\r\n{\r\nsd->sensor = NULL;\r\n}\r\nstatic int mt9m111_set_hvflip(struct gspca_dev *gspca_dev)\r\n{\r\nint err;\r\nu8 data[2] = {0x00, 0x00};\r\nstruct sd *sd = (struct sd *) gspca_dev;\r\nint hflip;\r\nint vflip;\r\nPDEBUG(D_CONF, "Set hvflip to %d %d", sd->hflip->val, sd->vflip->val);\r\nhflip = !sd->hflip->val;\r\nvflip = !sd->vflip->val;\r\nerr = m5602_write_sensor(sd, MT9M111_PAGE_MAP, data, 2);\r\nif (err < 0)\r\nreturn err;\r\ndata[0] = MT9M111_RMB_OVER_SIZED;\r\nif (gspca_dev->pixfmt.width == 640) {\r\ndata[1] = MT9M111_RMB_ROW_SKIP_2X |\r\nMT9M111_RMB_COLUMN_SKIP_2X |\r\n(hflip << 1) | vflip;\r\n} else {\r\ndata[1] = MT9M111_RMB_ROW_SKIP_4X |\r\nMT9M111_RMB_COLUMN_SKIP_4X |\r\n(hflip << 1) | vflip;\r\n}\r\nerr = m5602_write_sensor(sd, MT9M111_SC_R_MODE_CONTEXT_B,\r\ndata, 2);\r\nreturn err;\r\n}\r\nstatic int mt9m111_set_auto_white_balance(struct gspca_dev *gspca_dev,\r\n__s32 val)\r\n{\r\nstruct sd *sd = (struct sd *) gspca_dev;\r\nint err;\r\nu8 data[2];\r\nerr = m5602_read_sensor(sd, MT9M111_CP_OPERATING_MODE_CTL, data, 2);\r\nif (err < 0)\r\nreturn err;\r\ndata[1] = ((data[1] & 0xfd) | ((val & 0x01) << 1));\r\nerr = m5602_write_sensor(sd, MT9M111_CP_OPERATING_MODE_CTL, data, 2);\r\nPDEBUG(D_CONF, "Set auto white balance %d", val);\r\nreturn err;\r\n}\r\nstatic int mt9m111_set_gain(struct gspca_dev *gspca_dev, __s32 val)\r\n{\r\nint err, tmp;\r\nu8 data[2] = {0x00, 0x00};\r\nstruct sd *sd = (struct sd *) gspca_dev;\r\nerr = m5602_write_sensor(sd, MT9M111_PAGE_MAP, data, 2);\r\nif (err < 0)\r\nreturn err;\r\nif (val >= INITIAL_MAX_GAIN * 2 * 2 * 2)\r\nreturn -EINVAL;\r\nif ((val >= INITIAL_MAX_GAIN * 2 * 2) &&\r\n(val < (INITIAL_MAX_GAIN - 1) * 2 * 2 * 2))\r\ntmp = (1 << 10) | (val << 9) |\r\n(val << 8) | (val / 8);\r\nelse if ((val >= INITIAL_MAX_GAIN * 2) &&\r\n(val < INITIAL_MAX_GAIN * 2 * 2))\r\ntmp = (1 << 9) | (1 << 8) | (val / 4);\r\nelse if ((val >= INITIAL_MAX_GAIN) &&\r\n(val < INITIAL_MAX_GAIN * 2))\r\ntmp = (1 << 8) | (val / 2);\r\nelse\r\ntmp = val;\r\ndata[1] = (tmp & 0xff);\r\ndata[0] = (tmp & 0xff00) >> 8;\r\nPDEBUG(D_CONF, "tmp=%d, data[1]=%d, data[0]=%d", tmp,\r\ndata[1], data[0]);\r\nerr = m5602_write_sensor(sd, MT9M111_SC_GLOBAL_GAIN,\r\ndata, 2);\r\nreturn err;\r\n}\r\nstatic int mt9m111_set_green_balance(struct gspca_dev *gspca_dev, __s32 val)\r\n{\r\nint err;\r\nu8 data[2];\r\nstruct sd *sd = (struct sd *) gspca_dev;\r\ndata[1] = (val & 0xff);\r\ndata[0] = (val & 0xff00) >> 8;\r\nPDEBUG(D_CONF, "Set green balance %d", val);\r\nerr = m5602_write_sensor(sd, MT9M111_SC_GREEN_1_GAIN,\r\ndata, 2);\r\nif (err < 0)\r\nreturn err;\r\nreturn m5602_write_sensor(sd, MT9M111_SC_GREEN_2_GAIN,\r\ndata, 2);\r\n}\r\nstatic int mt9m111_set_blue_balance(struct gspca_dev *gspca_dev, __s32 val)\r\n{\r\nu8 data[2];\r\nstruct sd *sd = (struct sd *) gspca_dev;\r\ndata[1] = (val & 0xff);\r\ndata[0] = (val & 0xff00) >> 8;\r\nPDEBUG(D_CONF, "Set blue balance %d", val);\r\nreturn m5602_write_sensor(sd, MT9M111_SC_BLUE_GAIN,\r\ndata, 2);\r\n}\r\nstatic int mt9m111_set_red_balance(struct gspca_dev *gspca_dev, __s32 val)\r\n{\r\nu8 data[2];\r\nstruct sd *sd = (struct sd *) gspca_dev;\r\ndata[1] = (val & 0xff);\r\ndata[0] = (val & 0xff00) >> 8;\r\nPDEBUG(D_CONF, "Set red balance %d", val);\r\nreturn m5602_write_sensor(sd, MT9M111_SC_RED_GAIN,\r\ndata, 2);\r\n}\r\nstatic int mt9m111_s_ctrl(struct v4l2_ctrl *ctrl)\r\n{\r\nstruct gspca_dev *gspca_dev =\r\ncontainer_of(ctrl->handler, struct gspca_dev, ctrl_handler);\r\nstruct sd *sd = (struct sd *) gspca_dev;\r\nint err;\r\nif (!gspca_dev->streaming)\r\nreturn 0;\r\nswitch (ctrl->id) {\r\ncase V4L2_CID_AUTO_WHITE_BALANCE:\r\nerr = mt9m111_set_auto_white_balance(gspca_dev, ctrl->val);\r\nif (err || ctrl->val)\r\nreturn err;\r\nerr = mt9m111_set_green_balance(gspca_dev, sd->green_bal->val);\r\nif (err)\r\nreturn err;\r\nerr = mt9m111_set_red_balance(gspca_dev, sd->red_bal->val);\r\nif (err)\r\nreturn err;\r\nerr = mt9m111_set_blue_balance(gspca_dev, sd->blue_bal->val);\r\nbreak;\r\ncase V4L2_CID_GAIN:\r\nerr = mt9m111_set_gain(gspca_dev, ctrl->val);\r\nbreak;\r\ncase V4L2_CID_HFLIP:\r\nerr = mt9m111_set_hvflip(gspca_dev);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn err;\r\n}\r\nstatic void mt9m111_dump_registers(struct sd *sd)\r\n{\r\nu8 address, value[2] = {0x00, 0x00};\r\npr_info("Dumping the mt9m111 register state\n");\r\npr_info("Dumping the mt9m111 sensor core registers\n");\r\nvalue[1] = MT9M111_SENSOR_CORE;\r\nm5602_write_sensor(sd, MT9M111_PAGE_MAP, value, 2);\r\nfor (address = 0; address < 0xff; address++) {\r\nm5602_read_sensor(sd, address, value, 2);\r\npr_info("register 0x%x contains 0x%x%x\n",\r\naddress, value[0], value[1]);\r\n}\r\npr_info("Dumping the mt9m111 color pipeline registers\n");\r\nvalue[1] = MT9M111_COLORPIPE;\r\nm5602_write_sensor(sd, MT9M111_PAGE_MAP, value, 2);\r\nfor (address = 0; address < 0xff; address++) {\r\nm5602_read_sensor(sd, address, value, 2);\r\npr_info("register 0x%x contains 0x%x%x\n",\r\naddress, value[0], value[1]);\r\n}\r\npr_info("Dumping the mt9m111 camera control registers\n");\r\nvalue[1] = MT9M111_CAMERA_CONTROL;\r\nm5602_write_sensor(sd, MT9M111_PAGE_MAP, value, 2);\r\nfor (address = 0; address < 0xff; address++) {\r\nm5602_read_sensor(sd, address, value, 2);\r\npr_info("register 0x%x contains 0x%x%x\n",\r\naddress, value[0], value[1]);\r\n}\r\npr_info("mt9m111 register state dump complete\n");\r\n}
