module partsel_00301(ctrl, s0, s1, s2, s3, x0, x1, x2, x3, y);
  input [3:0] ctrl;
  input [2:0] s0;
  input [2:0] s1;
  input [2:0] s2;
  input [2:0] s3;
  input signed [31:0] x0;
  input signed [31:0] x1;
  input [31:0] x2;
  input [31:0] x3;
  wire signed [26:6] x4;
  wire [25:7] x5;
  wire [0:30] x6;
  wire [7:27] x7;
  wire [4:31] x8;
  wire signed [6:31] x9;
  wire [5:31] x10;
  wire signed [3:31] x11;
  wire signed [6:29] x12;
  wire signed [24:4] x13;
  wire signed [3:30] x14;
  wire [6:25] x15;
  output [127:0] y;
  wire [31:0] y0;
  wire [31:0] y1;
  wire signed [31:0] y2;
  wire signed [31:0] y3;
  assign y = {y0,y1,y2,y3};
  localparam [6:24] p0 = 780358108;
  localparam [27:6] p1 = 941733899;
  localparam signed [29:5] p2 = 451266731;
  localparam [3:31] p3 = 718985198;
  assign x4 = x0;
  assign x5 = (x3[18 +: 4] + p3[21 -: 3]);
  assign x6 = (p3[23 -: 2] ^ p1[5 + s2 -: 4]);
  assign x7 = (!ctrl[2] || !ctrl[2] && ctrl[2] ? ({p0[7 + s3], x0} ^ p0[11 +: 2]) : (!ctrl[2] || !ctrl[3] || ctrl[2] ? {(p2 | {(x6[14 + s0] ^ x3[13 + s1 -: 7]), x0[15 -: 4]}), ({2{x3[12 -: 2]}} & (!ctrl[1] || ctrl[0] && ctrl[3] ? p0[18 + s2 -: 6] : x5[30 + s3 -: 8]))} : {2{x0}}));
  assign x8 = p2[15 +: 1];
  assign x9 = (!ctrl[2] && ctrl[0] || ctrl[2] ? (p0[21] + x3[9 + s0]) : {x5[15 +: 1], (x5 + p1[10 + s2])});
  assign x10 = p0;
  assign x11 = p3[10];
  assign x12 = ((({2{(ctrl[1] || !ctrl[3] || !ctrl[3] ? p3[25 + s0 -: 1] : (p0 - p3[21]))}} & p0[29 + s3 +: 5]) & (p1[3 + s0 +: 2] | {{p0[8 +: 4], p0[15]}, (x9[16 -: 2] + x1[10 + s2 +: 2])})) + p0[15 -: 4]);
  assign x13 = ({2{({2{{2{p1}}}} | (!ctrl[1] || ctrl[0] && ctrl[3] ? (!ctrl[1] || ctrl[2] && ctrl[3] ? p1[18 + s2] : x2) : (p0[18 +: 3] & p3)))}} - ((x0[23 -: 2] & p3[31 + s2 -: 3]) + {{2{p0[20 -: 3]}}, p1[9 +: 3]}));
  assign x14 = {2{(x3 & ((p2[12 +: 4] | (p0[18 + s2] ^ x4[8])) & (ctrl[1] && !ctrl[0] || !ctrl[0] ? p3[22 + s0 +: 3] : {2{p3[8]}})))}};
  assign x15 = x9;
  assign y0 = {2{{2{x3[3 + s0 +: 4]}}}};
  assign y1 = {2{x11[13 -: 1]}};
  assign y2 = p0;
  assign y3 = (x5[15 + s3 +: 4] ^ x9[11 + s2]);
endmodule
