// Seed: 934432247
module module_0 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  wire id_3;
  wire id_4;
  logic [7:0] id_5;
  assign id_2 = 1'b0;
  if (id_5[1]) wor id_6 = 1;
  wire id_7;
endmodule
module module_1 #(
    parameter id_8 = 32'd25
) (
    output logic id_0,
    output uwire id_1
);
  tri1 id_3;
  logic [7:0][1] id_4;
  supply1 id_5;
  wire id_6;
  generate
    begin
      always $display(id_5, 1);
    end
    id_7 :
    assert property (@(posedge id_3 or posedge 1) 1) id_0 <= 1'b0;
    defparam id_8 = 1;
  endgenerate
  wire id_9;
  module_0(
      id_4
  );
endmodule : id_10
