// Seed: 1016242967
module module_0;
  wor id_1;
  always begin : LABEL_0
    begin : LABEL_0
      begin : LABEL_0
        begin : LABEL_0
          id_2 = 1;
          id_1 = id_2 == id_2;
        end
      end
    end
  end
  assign id_1 = -1 > -1;
  id_3(
      id_1, -1
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input uwire id_4,
    input wor id_5,
    output uwire id_6,
    output tri0 id_7,
    output tri0 id_8,
    input uwire id_9,
    id_15,
    input supply1 id_10,
    output tri1 id_11,
    output supply0 id_12,
    input supply0 id_13
);
  wor  id_16 = id_5;
  wire id_17;
  wire id_18, id_19;
  wire id_20;
  always id_12 = -1;
  module_0 modCall_1 ();
endmodule
