EESchema Schematic File Version 4
LIBS:LCD_PMOD-cache
EELAYER 26 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 5 10
Title ""
Date "2020-01-29"
Rev "0.1"
Comp "Envox d.o.o."
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
Text GLabel 1950 2350 0    50   Input ~ 0
DIB2_FPGA_CLK_OUT
Text GLabel 2150 2350 2    50   Input ~ 0
17P
Wire Wire Line
	2150 2350 1950 2350
$Comp
L Connector_Generic:Conn_02x10_Odd_Even J9
U 1 1 5E84CF5B
P 1800 1600
AR Path="/5E22D00E/5E84CF5B" Ref="J9"  Part="1" 
AR Path="/5E22C01C/5E84CF5B" Ref="J?"  Part="1" 
F 0 "J9" H 1850 2217 50  0000 C CNN
F 1 "DIB_V2" H 1850 2126 50  0000 C CNN
F 2 "Connector_PinHeader_2.54mm:PinHeader_2x10_P2.54mm_Horizontal" H 1800 1600 50  0001 C CNN
F 3 "~" H 1800 1600 50  0001 C CNN
	1    1800 1600
	1    0    0    -1  
$EndComp
Text GLabel 1500 1200 0    50   Input ~ 0
17P
Text GLabel 1500 1300 0    50   Input ~ 0
16P
Text GLabel 1500 1400 0    50   Input ~ 0
15P
Text GLabel 1500 1500 0    50   Input ~ 0
14P
Text GLabel 2200 1200 2    50   Input ~ 0
17N
Text GLabel 2200 1300 2    50   Input ~ 0
16N
Text GLabel 2200 1400 2    50   Input ~ 0
15N
Text GLabel 2200 1500 2    50   Input ~ 0
14N
Wire Wire Line
	1500 1200 1600 1200
Wire Wire Line
	1500 1300 1600 1300
Wire Wire Line
	1500 1400 1600 1400
Wire Wire Line
	1500 1500 1600 1500
Wire Wire Line
	2100 1200 2200 1200
Wire Wire Line
	2100 1300 2200 1300
Wire Wire Line
	2100 1400 2200 1400
Wire Wire Line
	2100 1500 2200 1500
$EndSCHEMATC
