[{"DBLP title": "Exploration Methodology for 3D Memory Redundancy Architectures under Redundancy Constraints.", "DBLP authors": ["Bing-Yang Lin", "Mincent Lee", "Cheng-Wen Wu"], "year": 2013, "MAG papers": [{"PaperId": 2069676814, "PaperTitle": "exploration methodology for 3d memory redundancy architectures under redundancy constraints", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A TSV Repair Scheme Using Enhanced Test Access Architecture for 3-D ICs.", "DBLP authors": ["Chi-Chun Yang", "Che-Wei Chou", "Jin-Fu Li"], "year": 2013, "MAG papers": [{"PaperId": 2016000241, "PaperTitle": "a tsv repair scheme using enhanced test access architecture for 3 d ics", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national central university", "national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "Testable Design for Electrical Testing of Open Defects at Interconnects in 3D ICs.", "DBLP authors": ["Masaki Hashizume", "Tomoaki Konishi", "Hiroyuki Yotsuyanagi", "Shyue-Kung Lu"], "year": 2013, "MAG papers": [{"PaperId": 1998219253, "PaperTitle": "testable design for electrical testing of open defects at interconnects in 3d ics", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of tokushima", "university of tokushima", "university of tokushima", "national taiwan university of science and technology"]}], "source": "ES"}, {"DBLP title": "On Achieving Capture Power Safety in At-Speed Scan-Based Logic BIST.", "DBLP authors": ["Akihiro Tomita", "Xiaoqing Wen", "Yasuo Sato", "Seiji Kajihara", "Patrick Girard", "Mohammad Tehranipoor", "Laung-Terng Wang"], "year": 2013, "MAG papers": [{"PaperId": 1976948805, "PaperTitle": "on achieving capture power safety in at speed scan based logic bist", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kyushu institute of technology", "kyushu institute of technology", null, "university of connecticut", "kyushu institute of technology", null, "kyushu institute of technology"]}], "source": "ES"}, {"DBLP title": "Thermal Aware Don't Care Filling to Reduce Peak Temperature and Thermal Variance during Testing.", "DBLP authors": ["Arpita Dutta", "Subhadip Kundu", "Santanu Chattopadhyay"], "year": 2013, "MAG papers": [{"PaperId": 2040314485, "PaperTitle": "thermal aware don t care filling to reduce peak temperature and thermal variance during testing", "Year": 2013, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["indian institute of technology kharagpur", "indian institute of technology kharagpur", "indian institute of technology kharagpur"]}], "source": "ES"}, {"DBLP title": "Peak Capture Power Reduction for Compact Test Sets Using Opt-Justification-Fill.", "DBLP authors": ["Stephan Eggersgl\u00fc\u00df"], "year": 2013, "MAG papers": [{"PaperId": 2122792690, "PaperTitle": "peak capture power reduction for compact test sets using opt justification fill", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of bremen"]}], "source": "ES"}, {"DBLP title": "Worst-Case Critical-Path Delay Analysis Considering Power-Supply Noise.", "DBLP authors": ["Fang Bao", "Mohammad Tehranipoor", "Harry Chen"], "year": 2013, "MAG papers": [{"PaperId": 2058590046, "PaperTitle": "worst case critical path delay analysis considering power supply noise", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of connecticut", "university of connecticut", "mediatek"]}], "source": "ES"}, {"DBLP title": "Test Generation of Path Delay Faults Induced by Defects in Power TSV.", "DBLP authors": ["Chi-Jih Shih", "Shih-An Hsieh", "Yi-Chang Lu", "James Chien-Mo Li", "Tzong-Lin Wu", "Krishnendu Chakrabarty"], "year": 2013, "MAG papers": [{"PaperId": 1963826203, "PaperTitle": "test generation of path delay faults induced by defects in power tsv", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "duke university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Analog Sensor Based Testing of Phase-Locked Loop Dynamic Performance Parameters.", "DBLP authors": ["Sen-Wen Hsiao", "Xian Wang", "Abhijit Chatterjee"], "year": 2013, "MAG papers": [{"PaperId": 2050413450, "PaperTitle": "analog sensor based testing of phase locked loop dynamic performance parameters", "Year": 2013, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Built-In Test of Switched-Mode Power Converters: Avoiding DUT Damage Using Alternative Safe Measurements.", "DBLP authors": ["Xian Wang", "Blanchard Kenfack", "Estella Silva", "Abhijit Chatterjee"], "year": 2013, "MAG papers": [{"PaperId": 2062985000, "PaperTitle": "built in test of switched mode power converters avoiding dut damage using alternative safe measurements", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": [null, "georgia institute of technology", null, "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Design of a Fault-Injectable Fleischer-Laker Switched-Capacitor Biquad for Verifying the Static Linear Behavior Fault Model.", "DBLP authors": ["Long-Yi Lin", "Hao-Chiao Hong"], "year": 2013, "MAG papers": [{"PaperId": 1968715753, "PaperTitle": "design of a fault injectable fleischer laker switched capacitor biquad for verifying the static linear behavior fault model", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Failure Localization of Logic Circuits Using Voltage Contrast Considering State of Transistors.", "DBLP authors": ["Masafumi Nikaido", "Yukihisa Funatsu", "Tetsuya Seiyama", "Junpei Nonaka", "Kazuki Shigeta"], "year": 2013, "MAG papers": [{"PaperId": 2086019736, "PaperTitle": "failure localization of logic circuits using voltage contrast considering state of transistors", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Handling Missing Syndromes in Board-Level Functional-Fault Diagnosis.", "DBLP authors": ["Fangming Ye", "Shi Jin", "Zhaobo Zhang", "Krishnendu Chakrabarty", "Xinli Gu"], "year": 2013, "MAG papers": [{"PaperId": 1978442376, "PaperTitle": "handling missing syndromes in board level functional fault diagnosis", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["duke university", "duke university", "huawei", "duke university", "huawei"]}], "source": "ES"}, {"DBLP title": "Diagnosing Resistive Open Faults Using Small Delay Fault Simulation.", "DBLP authors": ["Koji Yamazaki", "Toshiyuki Tsutsumi", "Hiroshi Takahashi", "Yoshinobu Higami", "Hironobu Yotsuyanagi", "Masaki Hashizume", "Kewal K. Saluja"], "year": 2013, "MAG papers": [{"PaperId": 2002599936, "PaperTitle": "diagnosing resistive open faults using small delay fault simulation", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of tokushima", "ehime university", "ehime university", "university of tokushima", "meiji university", "meiji university", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "A Transient Fault Tolerant Test Pattern Generator for On-line Built-in Self-Test.", "DBLP authors": ["Yuki Fukazawa", "Tsuyoshi Iwagaki", "Hideyuki Ichihara", "Tomoo Inoue"], "year": 2013, "MAG papers": [{"PaperId": 2005858638, "PaperTitle": "a transient fault tolerant test pattern generator for on line built in self test", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["hiroshima city university", "hiroshima city university", "hiroshima city university", "hiroshima city university"]}], "source": "ES"}, {"DBLP title": "Leakage Monitoring Technique in Near-Threshold Systems with a Time-Based Bootstrapped Ring Oscillator.", "DBLP authors": ["Yingchieh Ho", "Katherine Shu-Min Li", "Sying-Jyan Wang"], "year": 2013, "MAG papers": [{"PaperId": 1981822818, "PaperTitle": "leakage monitoring technique in near threshold systems with a time based bootstrapped ring oscillator", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national chung hsing university", "national dong hwa university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "A New LFSR Reseeding Scheme via Internal Response Feedback.", "DBLP authors": ["Wei-Cheng Lien", "Kuen-Jong Lee", "Tong-Yu Hsieh", "Krishnendu Chakrabarty"], "year": 2013, "MAG papers": [{"PaperId": 2007606007, "PaperTitle": "a new lfsr reseeding scheme via internal response feedback", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["duke university", "national sun yat sen university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Adaptive Source Bias for Improved Resistive-Open Defect Coverage during SRAM Testing.", "DBLP authors": ["Elena I. Vatajelu", "Luigi Dilillo", "Alberto Bosio", "Patrick Girard", "Aida Todri", "Arnaud Virazel", "Nabil Badereddine"], "year": 2013, "MAG papers": [{"PaperId": 1995911810, "PaperTitle": "adaptive source bias for improved resistive open defect coverage during sram testing", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, null, null, "intel", null, null, null]}], "source": "ES"}, {"DBLP title": "A New March Test for Process-Variation Induced Delay Faults in SRAMs.", "DBLP authors": ["Da Cheng", "Hsunwei Hsiung", "Bin Liu", "Jianing Chen", "Jia Zeng", "Ramesh Govindan", "Sandeep K. Gupta"], "year": 2013, "MAG papers": [{"PaperId": 2012021334, "PaperTitle": "a new march test for process variation induced delay faults in srams", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of southern california", "university of southern california", "university of southern california", "university of southern california", "university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Back-End-of-Line Defect Analysis for Rnv8T Nonvolatile SRAM.", "DBLP authors": ["Bing-Chuan Bai", "Chun-Lung Hsu", "Ming-Hsueh Wu", "Chen-An Chen", "Yee-Wen Chen", "Kun-Lun Luo", "Liang-Chia Cheng", "James Chien-Mo Li"], "year": 2013, "MAG papers": [{"PaperId": 2019100519, "PaperTitle": "back end of line defect analysis for rnv8t nonvolatile sram", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": [null, null, null, null, null, "national taiwan university", null, null]}], "source": "ES"}, {"DBLP title": "Digital Calibration for 8-Bit Delay Line ADC Using Harmonic Distortion Correction.", "DBLP authors": ["Hsun-Cheng Lee", "Jacob A. Abraham"], "year": 2013, "MAG papers": [{"PaperId": 2058878378, "PaperTitle": "digital calibration for 8 bit delay line adc using harmonic distortion correction", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Digital Compensation for Timing Mismatches in Interleaved ADCs.", "DBLP authors": ["Ru Yi", "Minghui Wu", "Koji Asami", "Haruo Kobayashi", "Ramin Khatami", "Atsuhiro Katayama", "Isao Shimizu", "Kentaroh Katoh"], "year": 2013, "MAG papers": [{"PaperId": 2052771589, "PaperTitle": "digital compensation for timing mismatches in interleaved adcs", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["gunma university", "gunma university", "gunma university", "gunma university", "tsuruoka national college of technology", "gunma university", "gunma university", "advantest"]}], "source": "ES"}, {"DBLP title": "An Analysis of Stochastic Self-Calibration of TDC Using Two Ring Oscillators.", "DBLP authors": ["Kentaroh Katoh", "Yuta Doi", "Satoshi Ito", "Haruo Kobayashi", "Ensi Li", "Nobukazu Takai"], "year": 2013, "MAG papers": [{"PaperId": 2075435076, "PaperTitle": "an analysis of stochastic self calibration of tdc using two ring oscillators", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["gunma university", null, "tsuruoka national college of technology", "gunma university", "gunma university", "gunma university", "gunma university"]}], "source": "ES"}, {"DBLP title": "Post-bond Testing of the Silicon Interposer and Micro-bumps in 2.5D ICs.", "DBLP authors": ["Ran Wang", "Krishnendu Chakrabarty", "Bill Eklow"], "year": 2013, "MAG papers": [{"PaperId": 2081718339, "PaperTitle": "post bond testing of the silicon interposer and micro bumps in 2 5d ics", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["duke university", "cisco systems inc", "duke university"]}], "source": "ES"}, {"DBLP title": "Mid-bond Interposer Wire Test.", "DBLP authors": ["Li-Ren Huang", "Shi-Yu Huang", "Kun-Han Tsai", "Wu-Tung Cheng", "Stephen K. Sunter"], "year": 2013, "MAG papers": [{"PaperId": 1998438273, "PaperTitle": "mid bond interposer wire test", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["mentor graphics", "national tsing hua university", "mentor graphics", "national tsing hua university", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "A Layout-Aware Test Methodology for Silicon Interposer in System-in-a-Package.", "DBLP authors": ["Katherine Shu-Min Li", "Cheng-You Ho", "Ruei-Ting Gu", "Sying-Jyan Wang", "Yingchieh Ho", "Jiun-Jie Huang", "Bo-Chuan Cheng", "An-Ting Liu"], "year": 2013, "MAG papers": [{"PaperId": 2013442781, "PaperTitle": "a layout aware test methodology for silicon interposer in system in a package", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["national sun yat sen university", "national dong hwa university", null, "national sun yat sen university", null, "national sun yat sen university", "national chung hsing university", null]}], "source": "ES"}, {"DBLP title": "Formulating Optimal Test Scheduling Problem with Dynamic Voltage and Frequency Scaling.", "DBLP authors": ["Spencer K. Millican", "Kewal K. Saluja"], "year": 2013, "MAG papers": [{"PaperId": 1998529740, "PaperTitle": "formulating optimal test scheduling problem with dynamic voltage and frequency scaling", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of wisconsin madison", "university of wisconsin madison"]}], "source": "ES"}, {"DBLP title": "Search Space Reduction for Low-Power Test Generation.", "DBLP authors": ["Kohei Miyase", "Matthias Sauer", "Bernd Becker", "Xiaoqing Wen", "Seiji Kajihara"], "year": 2013, "MAG papers": [{"PaperId": 2078274140, "PaperTitle": "search space reduction for low power test generation", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["kyushu institute of technology", "kyushu institute of technology", "kyushu institute of technology", "university of freiburg", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "MIRID: Mixed-Mode IR-Drop Induced Delay Simulator.", "DBLP authors": ["J. Jiang", "M. Aparicio", "Mariane Comte", "Florence Aza\u00efs", "Michel Renovell", "Ilia Polian"], "year": 2013, "MAG papers": [{"PaperId": 2092629478, "PaperTitle": "mirid mixed mode ir drop induced delay simulator", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of passau", "university of montpellier", "university of montpellier", "university of montpellier", "university of montpellier", "university of passau"]}], "source": "ES"}, {"DBLP title": "A Stochastic Model for NBTI-Induced LSI Degradation in Field.", "DBLP authors": ["Yasuo Sato", "Seiji Kajihara"], "year": 2013, "MAG papers": [{"PaperId": 2020916702, "PaperTitle": "a stochastic model for nbti induced lsi degradation in field", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["kyushu institute of technology", "kyushu institute of technology"]}], "source": "ES"}, {"DBLP title": "Hazard Initialized LOC Tests for TDF Undetectable CMOS Open Defects.", "DBLP authors": ["Chao Han", "Adit D. Singh"], "year": 2013, "MAG papers": [{"PaperId": 2085661058, "PaperTitle": "hazard initialized loc tests for tdf undetectable cmos open defects", "Year": 2013, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["auburn university", "auburn university"]}], "source": "ES"}, {"DBLP title": "Single Test Clock with Programmable Clock Enable Constraints for Multi-clock Domain SoC ATPG Testing.", "DBLP authors": ["Chin Hai Ang"], "year": 2013, "MAG papers": [{"PaperId": 2075810349, "PaperTitle": "single test clock with programmable clock enable constraints for multi clock domain soc atpg testing", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["altera"]}], "source": "ES"}, {"DBLP title": "On the Generation of Compact Deterministic Test Sets for BIST Ready Designs.", "DBLP authors": ["Amit Kumar", "Janusz Rajski", "Sudhakar M. Reddy", "Thomas Rinderknecht"], "year": 2013, "MAG papers": [{"PaperId": 1969318341, "PaperTitle": "on the generation of compact deterministic test sets for bist ready designs", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["mentor graphics", "mentor graphics", "university of iowa", "university of iowa"]}], "source": "ES"}, {"DBLP title": "A Cost-Effective Scheme for Network-on-Chip Router and Interconnect Testing.", "DBLP authors": ["Dong Xiang"], "year": 2013, "MAG papers": [{"PaperId": 1995119706, "PaperTitle": "a cost effective scheme for network on chip router and interconnect testing", "Year": 2013, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["tsinghua university"]}], "source": "ES"}, {"DBLP title": "Fault Scrambling Techniques for Yield Enhancement of Embedded Memories.", "DBLP authors": ["Shyue-Kung Lu", "Hao-Cheng Jheng", "Masaki Hashizume", "Jiun-Lang Huang", "Pony Ning"], "year": 2013, "MAG papers": [{"PaperId": 2085129055, "PaperTitle": "fault scrambling techniques for yield enhancement of embedded memories", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["university of tokushima", "national taiwan university", "national taiwan university of science and technology", "national taiwan university of science and technology", null]}], "source": "ES"}, {"DBLP title": "Testing Disturbance Faults in Various NAND Flash Memories.", "DBLP authors": ["Chih-Sheng Hou", "Jin-Fu Li"], "year": 2013, "MAG papers": [{"PaperId": 1984985553, "PaperTitle": "testing disturbance faults in various nand flash memories", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national central university", "national central university"]}], "source": "ES"}, {"DBLP title": "An Efficient Method for the Test of Embedded Memory Cores during the Operational Phase.", "DBLP authors": ["Paolo Bernardi", "Lyl M. Ciganda", "Matteo Sonza Reorda", "Said Hamdioui"], "year": 2013, "MAG papers": [{"PaperId": 2047847270, "PaperTitle": "an efficient method for the test of embedded memory cores during the operational phase", "Year": 2013, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, "delft university of technology", null]}], "source": "ES"}, {"DBLP title": "Functional Test Generation at the RTL Using Swarm Intelligence and Bounded Model Checking.", "DBLP authors": ["Kelson Gent", "Michael S. Hsiao"], "year": 2013, "MAG papers": [{"PaperId": 1986193117, "PaperTitle": "functional test generation at the rtl using swarm intelligence and bounded model checking", "Year": 2013, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": ["virginia tech", "virginia tech"]}], "source": "ES"}, {"DBLP title": "Path Constraint Solving Based Test Generation for Hard-to-Reach States.", "DBLP authors": ["Yanhong Zhou", "Tiancheng Wang", "Tao Lv", "Huawei Li", "Xiaowei Li"], "year": 2013, "MAG papers": [{"PaperId": 2005532768, "PaperTitle": "path constraint solving based test generation for hard to reach states", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": [null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Accurate Multi-cycle ATPG in Presence of X-Values.", "DBLP authors": ["Dominik Erb", "Michael A. Kochte", "Matthias Sauer", "Hans-Joachim Wunderlich", "Bernd Becker"], "year": 2013, "MAG papers": [{"PaperId": 2031984241, "PaperTitle": "accurate multi cycle atpg in presence of x values", "Year": 2013, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of freiburg", "university of stuttgart", "university of freiburg", "university of stuttgart", "university of freiburg"]}], "source": "ES"}, {"DBLP title": "Interplay of Failure Rate, Performance, and Test Cost in TCAM under Process Variations.", "DBLP authors": ["Hsunwei Hsiung", "Da Cheng", "Bin Liu", "Ramesh Govindan", "Sandeep K. Gupta"], "year": 2013, "MAG papers": [{"PaperId": 2004496987, "PaperTitle": "interplay of failure rate performance and test cost in tcam under process variations", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of southern california", "university of southern california", "university of southern california", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Critical Paths Selection and Test Cost Reduction Considering Process Variations.", "DBLP authors": ["Jifeng Chen", "Mohammad Tehranipoor"], "year": 2013, "MAG papers": [{"PaperId": 1966479192, "PaperTitle": "critical paths selection and test cost reduction considering process variations", "Year": 2013, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "A Region-Based Framework for Design Feature Identification of Systematic Process Variations.", "DBLP authors": ["Shuo-You Hsu", "Chih-Hsiang Hsu", "Ting-Shuo Hsu", "Jing-Jia Liou"], "year": 2013, "MAG papers": [{"PaperId": 2090970628, "PaperTitle": "a region based framework for design feature identification of systematic process variations", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "An Active Test Fixture Approach for 40 Gbps and Above At-Speed Testing Using a Standard ATE System.", "DBLP authors": ["Jose Moreira", "Bernhard Roth", "Hubert Werkmann", "Lars Klapproth", "Michael Howieson", "Mark Broman", "Wend Ouedraogo", "Mitchell Lin"], "year": 2013, "MAG papers": [{"PaperId": 2020019107, "PaperTitle": "an active test fixture approach for 40 gbps and above at speed testing using a standard ate system", "Year": 2013, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": [null, "verigy", null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "Enhanced Resolution Time-Domain Reflectometry for High Speed Channels: Characterizing Spatial Discontinuities with Non-ideal Stimulus.", "DBLP authors": ["Suvadeep Banerjee", "Hyun Woo Choi", "David C. Keezer", "Abhijit Chatterjee"], "year": 2013, "MAG papers": [{"PaperId": 2057456645, "PaperTitle": "enhanced resolution time domain reflectometry for high speed channels characterizing spatial discontinuities with non ideal stimulus", "Year": 2013, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Time Domain Reconstruction of Incoherently Undersampled Periodic Waveforms Using Bandwidth Interleaving.", "DBLP authors": ["Debesh Bhatta", "Nicholas Tzou", "Sen-Wen Hsiao", "Abhijit Chatterjee"], "year": 2013, "MAG papers": [{"PaperId": 2044487727, "PaperTitle": "time domain reconstruction of incoherently undersampled periodic waveforms using bandwidth interleaving", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "An Efficient Test Methodology for Image Processing Applications Based on Error-Tolerance.", "DBLP authors": ["Tong-Yu Hsieh", "Yi-Han Peng", "Chia-Chi Ku"], "year": 2013, "MAG papers": [{"PaperId": 2031757805, "PaperTitle": "an efficient test methodology for image processing applications based on error tolerance", "Year": 2013, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["national sun yat sen university", "national sun yat sen university", "national sun yat sen university"]}], "source": "ES"}, {"DBLP title": "Securing Access to Reconfigurable Scan Networks.", "DBLP authors": ["Rafal Baranowski", "Michael A. Kochte", "Hans-Joachim Wunderlich"], "year": 2013, "MAG papers": [{"PaperId": 2075986680, "PaperTitle": "securing access to reconfigurable scan networks", "Year": 2013, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of stuttgart", "university of stuttgart", "university of stuttgart"]}], "source": "ES"}, {"DBLP title": "A Die Selection and Matching Method with Two Stages for Yield Enhancement of 3-D Memories.", "DBLP authors": ["Wooheon Kang", "Changwook Lee", "Keewon Cho", "Sungho Kang"], "year": 2013, "MAG papers": [{"PaperId": 1979419298, "PaperTitle": "a die selection and matching method with two stages for yield enhancement of 3 d memories", "Year": 2013, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["yonsei university", "yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}]