# my_riscv_core
TL-Verilog code to implement a few instructions for the RISC-V Core. Based on the instructions of Steve Hoover course on LF-Build RISC-V Core
