#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Dec  6 13:42:26 2023
# Process ID: 23012
# Current directory: C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.runs/synth_1
# Command line: vivado.exe -log top_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_module.tcl
# Log file: C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.runs/synth_1/top_module.vds
# Journal file: C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top_module.tcl -notrace
Command: synth_design -top top_module -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21088 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 378.750 ; gain = 99.234
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_module' [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:3]
INFO: [Synth 8-6157] synthesizing module 'vga_core' [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/vga_core.v:3]
	Parameter HD bound to: 640 - type: integer 
	Parameter HR bound to: 16 - type: integer 
	Parameter HRet bound to: 96 - type: integer 
	Parameter HL bound to: 48 - type: integer 
	Parameter VD bound to: 480 - type: integer 
	Parameter VB bound to: 10 - type: integer 
	Parameter VRet bound to: 2 - type: integer 
	Parameter VT bound to: 33 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'vga_core' (1#1) [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/vga_core.v:3]
INFO: [Synth 8-6157] synthesizing module 'pong_animated' [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/pong_animated.v:3]
	Parameter bar_1_XL bound to: 100 - type: integer 
	Parameter bar_1_XR bound to: 105 - type: integer 
	Parameter bar_2_XL bound to: 550 - type: integer 
	Parameter bar_2_XR bound to: 555 - type: integer 
	Parameter bar_LENGTH bound to: 80 - type: integer 
	Parameter bar_V bound to: 10 - type: integer 
	Parameter ball_DIAM bound to: 7 - type: integer 
	Parameter ball_V bound to: 5 - type: integer 
WARNING: [Synth 8-5788] Register ball_ydelta_q_reg in module pong_animated is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/pong_animated.v:84]
INFO: [Synth 8-6155] done synthesizing module 'pong_animated' (2#1) [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/pong_animated.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/uart.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter DVSR bound to: 326 - type: integer 
	Parameter DVSR_WIDTH bound to: 9 - type: integer 
	Parameter FIFO_W bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'baud_generator' [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/baud_generator.v:3]
	Parameter N bound to: 326 - type: integer 
	Parameter N_width bound to: 9 - type: integer 
WARNING: [Synth 8-5788] Register s_tick_reg in module baud_generator is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/baud_generator.v:12]
INFO: [Synth 8-6155] done synthesizing module 'baud_generator' (3#1) [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/baud_generator.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/uart_rx.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/uart_rx.v:42]
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (4#1) [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/uart_rx.v:3]
INFO: [Synth 8-6157] synthesizing module 'fifo' [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/fifo.v:3]
	Parameter W bound to: 2 - type: integer 
	Parameter B bound to: 8 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/fifo.v:35]
INFO: [Synth 8-6155] done synthesizing module 'fifo' (5#1) [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/fifo.v:3]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/uart_tx.v:3]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
	Parameter idle bound to: 2'b00 
	Parameter start bound to: 2'b01 
	Parameter data bound to: 2'b10 
	Parameter stop bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/uart_tx.v:46]
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (6#1) [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/uart_tx.v:3]
INFO: [Synth 8-6155] done synthesizing module 'uart' (7#1) [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/uart.v:3]
WARNING: [Synth 8-3848] Net clk_out in module/entity top_module does not have driver. [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:15]
INFO: [Synth 8-6155] done synthesizing module 'top_module' (8#1) [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 435.320 ; gain = 155.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin m1:clk to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:57]
WARNING: [Synth 8-3295] tying undriven pin m2:clk to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:68]
WARNING: [Synth 8-3295] tying undriven pin m3:wr_uart to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:81]
WARNING: [Synth 8-3295] tying undriven pin m3:wr_data[7] to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:81]
WARNING: [Synth 8-3295] tying undriven pin m3:wr_data[6] to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:81]
WARNING: [Synth 8-3295] tying undriven pin m3:wr_data[5] to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:81]
WARNING: [Synth 8-3295] tying undriven pin m3:wr_data[4] to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:81]
WARNING: [Synth 8-3295] tying undriven pin m3:wr_data[3] to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:81]
WARNING: [Synth 8-3295] tying undriven pin m3:wr_data[2] to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:81]
WARNING: [Synth 8-3295] tying undriven pin m3:wr_data[1] to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:81]
WARNING: [Synth 8-3295] tying undriven pin m3:wr_data[0] to constant 0 [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/sources_1/imports/src/top_module.v:81]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 435.320 ; gain = 155.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 435.320 ; gain = 155.805
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/constrs_1/new/Basys-3-Master.xdc]
Finished Parsing XDC File [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/constrs_1/new/Basys-3-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.srcs/constrs_1/new/Basys-3-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_module_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_module_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.336 ; gain = 0.000
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.398 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 769.398 ; gain = 0.000
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 769.398 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "rom_data" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "b" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "s_tick" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-5544] ROM "rx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-5544] ROM "tx_done_tick" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "s_nxt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "n_nxt" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "player2_d" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:13 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
	   3 Input      3 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 4     
+---Registers : 
	               12 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 10    
+---RAMs : 
	               32 Bit         RAMs := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      9 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   4 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   3 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top_module 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
Module vga_core 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     12 Bit       Adders := 2     
+---Registers : 
	               12 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module pong_animated 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
	   2 Input     10 Bit       Adders := 4     
	   3 Input      3 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 4     
	                1 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 3     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module baud_generator 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      9 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module uart_rx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 5     
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 2     
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               32 Bit         RAMs := 1     
+---Muxes : 
	   4 Input      1 Bit        Muxes := 5     
Module uart_tx 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "m3/m0/s_tick" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3332] Sequential element (m3/m1/FSM_sequential_state_reg_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (m3/m1/FSM_sequential_state_reg_reg[0]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (m3/m3/FSM_sequential_state_reg_reg[1]) is unused and will be removed from module top_module.
WARNING: [Synth 8-3332] Sequential element (m3/m3/FSM_sequential_state_reg_reg[0]) is unused and will be removed from module top_module.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    18|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    18|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 769.398 ; gain = 489.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:05 ; elapsed = 00:00:19 . Memory (MB): peak = 769.398 ; gain = 155.805
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:26 . Memory (MB): peak = 769.398 ; gain = 489.883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 777.625 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 18 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:28 . Memory (MB): peak = 777.625 ; gain = 510.797
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 777.625 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/UNine/Desktop/UNine/ComSysArchLab/FinalOfFinalProject/FinalOfFinalProject.runs/synth_1/top_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_module_utilization_synth.rpt -pb top_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec  6 13:42:58 2023...
