-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/tt_top.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/tt_ctrl.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/tt_mux.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/tt_user_module.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/prim_generic/tt_prim_buf.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/prim_generic/tt_prim_dfrbp.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/prim_generic/tt_prim_diode.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/prim_generic/tt_prim_inv.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/prim_generic/tt_prim_mux4.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/prim_generic/tt_prim_tbuf_pol.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/prim_generic/tt_prim_tbuf.v
-v $(USER_PROJECT_VERILOG)/rtl/tt-multiplexer/proto/prim_generic/tt_prim_zbuf.v
-v $(USER_PROJECT_VERILOG)/rtl/cells.v
-v $(USER_PROJECT_VERILOG)/rtl/000_tt_um_test.v
-v $(USER_PROJECT_VERILOG)/rtl/001_hovalaag_tiny_tapeout.v
-v $(USER_PROJECT_VERILOG)/rtl/002_as1802.v
-v $(USER_PROJECT_VERILOG)/rtl/003_dffram.v
-v $(USER_PROJECT_VERILOG)/rtl/004_top.v
-v $(USER_PROJECT_VERILOG)/rtl/005_TrainLED2_top.v
-v $(USER_PROJECT_VERILOG)/rtl/006_moyes0.v
-v $(USER_PROJECT_VERILOG)/rtl/007_tt_vga_clock.v
-v $(USER_PROJECT_VERILOG)/rtl/008_tt_um_kiwih_tt_top.v
-v $(USER_PROJECT_VERILOG)/rtl/009_c_tt-um-ternaryPC-radixconvert_singlefile.v
-v $(USER_PROJECT_VERILOG)/rtl/010_top.v
-v $(USER_PROJECT_VERILOG)/rtl/011_top_tto.v
-v $(USER_PROJECT_VERILOG)/rtl/tt_um_wokwi_366318576852367361.v
-v $(USER_PROJECT_VERILOG)/rtl/013_tt_um_loopback.v
-v $(USER_PROJECT_VERILOG)/rtl/014_tt_um_power_test.v
