{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II " "Info: Running Quartus II TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 03 18:26:46 2018 " "Info: Processing started: Sat Nov 03 18:26:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta lab3 -c lab3 " "Info: Command: quartus_sta lab3 -c lab3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 0.9V " "Info: Core supply voltage is 0.9V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Info: Low junction temperature is -40 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "Info: High junction temperature is 100 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "lab3.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "Info: create_clock -period 1.000 -name clk clk" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " "Info: create_clock -period 1.000 -name TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 900mV 100C Model" {  } {  } 0 0 "Analyzing Slow 900mV 100C Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.018 " "Info: Worst-case setup slack is -4.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.018       -79.406 clk  " "Info:    -4.018       -79.406 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.508       -73.955 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]  " "Info:    -3.508       -73.955 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.473 " "Info: Worst-case hold slack is -0.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.473        -1.487 clk  " "Info:    -0.473        -1.487 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.467        -3.683 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.467        -3.683 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.923 " "Info: Worst-case recovery slack is -1.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.923        -5.247 clk  " "Info:    -1.923        -5.247 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.909 " "Info: Worst-case removal slack is -0.909" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.909        -2.895 clk  " "Info:    -0.909        -2.895 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.545 " "Info: Worst-case minimum pulse width slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545      -150.674 clk  " "Info:    -3.545      -150.674 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666       -73.286 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.666       -73.286 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow 900mV -40C Model" {  } {  } 0 0 "Analyzing Slow 900mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.985 " "Info: Worst-case setup slack is -3.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.985       -83.446 clk  " "Info:    -3.985       -83.446 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.543       -74.084 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]  " "Info:    -3.543       -74.084 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.766 " "Info: Worst-case hold slack is -0.766" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.766        -8.196 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.766        -8.196 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521        -1.622 clk  " "Info:    -0.521        -1.622 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.860 " "Info: Worst-case recovery slack is -1.860" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.860        -4.932 clk  " "Info:    -1.860        -4.932 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.950 " "Info: Worst-case removal slack is -0.950" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.950        -3.034 clk  " "Info:    -0.950        -3.034 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.545 " "Info: Worst-case minimum pulse width slack is -3.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.545      -151.097 clk  " "Info:    -3.545      -151.097 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.666       -77.486 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.666       -77.486 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast 900mV -40C Model" {  } {  } 0 0 "Analyzing Fast 900mV -40C Model" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -setup 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]\}\] -hold 0.030" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.736 " "Info: Worst-case setup slack is -1.736" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.736       -19.471 clk  " "Info:    -1.736       -19.471 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.461       -22.601 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]  " "Info:    -1.461       -22.601 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.367 " "Info: Worst-case hold slack is -0.367" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.367        -1.068 clk  " "Info:    -0.367        -1.068 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.291        -3.000 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.291        -3.000 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -0.446 " "Info: Worst-case recovery slack is -0.446" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.446        -0.446 clk  " "Info:    -0.446        -0.446 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.511 " "Info: Worst-case removal slack is -0.511" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511        -1.592 clk  " "Info:    -0.511        -1.592 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.391 " "Info: Worst-case minimum pulse width slack is -0.391" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.391       -19.502 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\]  " "Info:    -0.391       -19.502 TestDFF:inst15\|lpm_counter1:inst6\|lpm_counter:lpm_counter_component\|cntr_sri:auto_generated\|counter_reg_bit\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.390       -17.256 clk  " "Info:    -0.390       -17.256 clk " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 03 18:27:29 2018 " "Info: Processing ended: Sat Nov 03 18:27:29 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Info: Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Info: Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
