ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.syntax unified
  16              		.file	"cy_ipc_pipe.c"
  17              		.text
  18              	.Ltext0:
  19              		.cfi_sections	.debug_frame
  20              		.section	.text.Cy_IPC_Pipe_Config,"ax",%progbits
  21              		.align	2
  22              		.global	Cy_IPC_Pipe_Config
  23              		.thumb
  24              		.thumb_func
  25              		.type	Cy_IPC_Pipe_Config, %function
  26              	Cy_IPC_Pipe_Config:
  27              	.LFB157:
  28              		.file 1 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\ipc\\cy_ipc_pipe.c"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \file cy_ipc_pipe.c
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \version 1.30
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *  Description:
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *   IPC Pipe Driver - This source file includes code for the Pipe layer on top
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *   of the IPC driver.
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ********************************************************************************
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Copyright 2016-2018, Cypress Semiconductor Corporation.  All rights reserved.
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * You may use this file only in accordance with the license, terms, conditions,
  12:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * disclaimers, and limitations in the end user license agreement accompanying
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * the software package with which this file was provided.
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** #include "cy_ipc_pipe.h"
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /* Define a pointer to array of endPoints. */
  19:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** static cy_stc_ipc_pipe_ep_t * cy_ipc_pipe_epArray = NULL;
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_Config
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This function stores a copy of a pointer to the array of endpoints.  All
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * access to endpoints will be via the index of the endpoint in this array.
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \note In general case, this function is called in the default startup code,
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 2


  30:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * so user doesn't need to call it anywhere.
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * However, it may be useful in case of some pipe customizations.
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param theEpArray
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This is the pointer to an array of endpoint structures that the designer
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * created and will be used to reference all endpoints.
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \funcusage
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeEpArray
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_Config
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_Config(cy_stc_ipc_pipe_ep_t * theEpArray)
  43:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
  29              		.loc 1 43 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34              	.LVL0:
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Keep copy of this endpoint */
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     if (cy_ipc_pipe_epArray == NULL)
  35              		.loc 1 45 0
  36 0000 024B     		ldr	r3, .L3
  37 0002 1B68     		ldr	r3, [r3]
  38 0004 0BB9     		cbnz	r3, .L1
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     {
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         cy_ipc_pipe_epArray = theEpArray;
  39              		.loc 1 47 0
  40 0006 014B     		ldr	r3, .L3
  41 0008 1860     		str	r0, [r3]
  42              	.L1:
  43 000a 7047     		bx	lr
  44              	.L4:
  45              		.align	2
  46              	.L3:
  47 000c 00000000 		.word	.LANCHOR0
  48              		.cfi_endproc
  49              	.LFE157:
  50              		.size	Cy_IPC_Pipe_Config, .-Cy_IPC_Pipe_Config
  51              		.section	.text.Cy_IPC_Pipe_EndpointInit,"ax",%progbits
  52              		.align	2
  53              		.global	Cy_IPC_Pipe_EndpointInit
  54              		.thumb
  55              		.thumb_func
  56              		.type	Cy_IPC_Pipe_EndpointInit, %function
  57              	Cy_IPC_Pipe_EndpointInit:
  58              	.LFB159:
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     }
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_Init
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Initializes the system pipes. The system pipes are used by BLE.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 3


  57:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \note The function should be called on all CPUs.
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \note In general case, this function is called in the default startup code,
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * so user doesn't need to call it anywhere.
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * However, it may be useful in case of some pipe customizations.
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param config
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This is the pointer to the pipe configuration structure
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \funcusage
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeCbArray
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeEpConfig
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_Init
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_Init(cy_stc_ipc_pipe_config_t const *config)
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Create the interrupt structures and arrays needed */
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_sysint_t                 ipc_intr_cypipeConfig;
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_config_t        epConfigDataA;
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_config_t        epConfigDataB;
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Parameters checking begin */
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != config);
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     #if (CY_CPU_CORTEX_M0P)
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2((uint32_t)(1UL << __NVIC_PRIO_BITS) > config->ep0ConfigData.ipcNotifierPriority);
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     #else
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L2((uint32_t)(1UL << __NVIC_PRIO_BITS) > config->ep1ConfigData.ipcNotifierPriority);
  87:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     #endif
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != config->endpointsCallbacksArray);
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != config->userPipeIsrHandler);
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Parameters checking end */
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** #if (CY_CPU_CORTEX_M0P)
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Receiver endpoint = EP0, Sender endpoint = EP1 */
  95:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     epConfigDataA = config->ep0ConfigData;
  96:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     epConfigDataB = config->ep1ConfigData;
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
  98:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Configure CM0 interrupts */
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.intrSrc          = (IRQn_Type)epConfigDataA.ipcNotifierMuxNumber;
 100:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.cm0pSrc          = (cy_en_intr_t)((int32_t)cy_device->cpussIpc0Irq + (int
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.intrPriority     = epConfigDataA.ipcNotifierPriority;
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** #else
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Receiver endpoint = EP1, Sender endpoint = EP0 */
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     epConfigDataA = config->ep1ConfigData;
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     epConfigDataB = config->ep0ConfigData;
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Configure interrupts */
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.intrSrc          = (IRQn_Type)((int32_t)cy_device->cpussIpc0Irq + (int32_
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.intrPriority     = epConfigDataA.ipcNotifierPriority;
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** #endif
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 4


 114:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Initialize the pipe endpoints */
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     Cy_IPC_Pipe_EndpointInit(epConfigDataA.epAddress,
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                              config->endpointsCallbacksArray,
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                              config->endpointClientsCount,
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                              epConfigDataA.epConfig,
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                              &ipc_intr_cypipeConfig);
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Create the endpoints for the CM4 just for reference */
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     Cy_IPC_Pipe_EndpointInit(epConfigDataB.epAddress, NULL, 0ul, epConfigDataB.epConfig, NULL);
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     (void)Cy_SysInt_Init(&ipc_intr_cypipeConfig, config->userPipeIsrHandler);
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Enable the interrupts */
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     NVIC_EnableIRQ(ipc_intr_cypipeConfig.intrSrc);
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_EndpointInit
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This function initializes the endpoint of a pipe for the current CPU.  The
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * current CPU is the CPU that is executing the code. An endpoint of a pipe
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * is for the IPC channel that receives a message for the current CPU.
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * After this function is called, the callbackArray needs to be populated
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * with the callback functions for that endpoint using the
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Cy_IPC_Pipe_RegisterCallback() function.
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 144:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \note In general case, this function is called within \ref Cy_IPC_Pipe_Init,
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * so user doesn't need to call it anywhere.
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * However, it may be useful in case of some pipe/endpoint customizations.
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param epAddr
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * that designates the endpoint you want to initialize.
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 152:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param cbArray
 153:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This is a pointer to the callback function array.  Based on the client ID, one
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * of the functions in this array is called to process the message.
 155:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param cbCnt
 157:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This is the size of the callback array, or the number of defined clients.
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param epConfig
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This value defines the IPC channel, IPC interrupt number, and the interrupt
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * mask for the entire pipe.
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * The format of the endpoint configuration
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    Bits[31:16] Interrupt Mask
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    Bits[15:8 ] IPC interrupt
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    Bits[ 7:0 ] IPC channel
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param epInterrupt
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This is a pointer to the endpoint interrupt description structure.
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \funcusage
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 5


 171:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeCbArray
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeEpConfig
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_EndpointInit
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_EndpointInit(uint32_t epAddr, cy_ipc_pipe_callback_array_ptr_t cbArray,
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                               uint32_t cbCnt, uint32_t epConfig, cy_stc_sysint_t const *epInterrupt
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
  59              		.loc 1 178 0
  60              		.cfi_startproc
  61              		@ args = 4, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              	.LVL1:
  64 0000 2DE9F843 		push	{r3, r4, r5, r6, r7, r8, r9, lr}
  65              		.cfi_def_cfa_offset 32
  66              		.cfi_offset 3, -32
  67              		.cfi_offset 4, -28
  68              		.cfi_offset 5, -24
  69              		.cfi_offset 6, -20
  70              		.cfi_offset 7, -16
  71              		.cfi_offset 8, -12
  72              		.cfi_offset 9, -8
  73              		.cfi_offset 14, -4
  74 0004 0446     		mov	r4, r0
  75 0006 8846     		mov	r8, r1
  76 0008 9146     		mov	r9, r2
  77 000a 1D46     		mov	r5, r3
  78 000c 089F     		ldr	r7, [sp, #32]
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
  79              		.loc 1 181 0
  80 000e 2C4B     		ldr	r3, .L13
  81              	.LVL2:
  82 0010 1B68     		ldr	r3, [r3]
  83 0012 1BB9     		cbnz	r3, .L6
  84              		.loc 1 181 0 is_stmt 0 discriminator 1
  85 0014 B521     		movs	r1, #181
  86              	.LVL3:
  87 0016 2B48     		ldr	r0, .L13+4
  88              	.LVL4:
  89 0018 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
  90              	.LVL5:
  91              	.L6:
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
  92              		.loc 1 183 0 is_stmt 1
  93 001c 284B     		ldr	r3, .L13
  94 001e 1B68     		ldr	r3, [r3]
  95 0020 2C20     		movs	r0, #44
  96 0022 00FB04F0 		mul	r0, r0, r4
  97 0026 1C18     		adds	r4, r3, r0
  98              	.LVL6:
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Extract the channel, interrupt and interrupt mask */
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint->ipcChan         = _FLD2VAL(CY_IPC_PIPE_CFG_CHAN,  epConfig);
  99              		.loc 1 186 0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 6


 100 0028 EEB2     		uxtb	r6, r5
 101 002a 1E50     		str	r6, [r3, r0]
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint->intrChan        = _FLD2VAL(CY_IPC_PIPE_CFG_INTR,  epConfig);
 102              		.loc 1 187 0
 103 002c C5F30723 		ubfx	r3, r5, #8, #8
 104 0030 6360     		str	r3, [r4, #4]
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint->pipeIntMask     = _FLD2VAL(CY_IPC_PIPE_CFG_IMASK, epConfig);
 105              		.loc 1 188 0
 106 0032 2D0C     		lsrs	r5, r5, #16
 107              	.LVL7:
 108 0034 A560     		str	r5, [r4, #8]
 109              	.LVL8:
 110              	.LBB46:
 111              	.LBB47:
 112              		.file 2 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\ipc\\cy_ipc_drv.h"
   1:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /***************************************************************************//**
   2:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \file cy_ipc_drv.h
   3:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \version 1.30
   4:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
   5:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Provides an API declaration of the IPC driver.
   6:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
   7:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ********************************************************************************
   8:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \copyright
   9:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Copyright 2016-2018, Cypress Semiconductor Corporation. All rights reserved.
  10:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * You may use this file only in accordance with the license, terms, conditions,
  11:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * disclaimers, and limitations in the end user license agreement accompanying
  12:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * the software package with which this file was provided.
  13:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
  14:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
  15:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #ifndef CY_IPC_DRV_H
  16:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #define CY_IPC_DRV_H
  17:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
  18:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
  19:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /**
  20:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \addtogroup group_ipc
  21:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \{
  22:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The inter-processor communication (IPC) driver provides a safe and reliable
  23:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * method to transfer data between CPUs. Hardware locking ensures that only one
  24:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * device can acquire and transfer data at a time so no data is lost or
  25:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * overwritten by asynchronous processes or CPUs.
  26:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  27:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Include either cy_ipc_pipe.h or cy_ipc_sema.h. Alternatively include cy_pdl.h 
  28:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * (ModusToolbox only) to get access to all functions and declarations in the PDL.
  29:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  30:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * There are three parts to the API:
  31:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     - Driver-level (DRV) API - used internally by Semaphore and Pipe levels
  32:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     - Pipe-level (PIPE) API - establishes a communication channel between
  33:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *       processors
  34:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     - Semaphore-level (SEMA) API - enables users to set and clear flags to
  35:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *       synchronize operations.
  36:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  37:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Firmware does not need to use the DRV API. It can implement IPC functionality
  38:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * entirely with the PIPE and SEMA APIs.
  39:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  40:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \section group_ipc_background Background
  41:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  42:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * IPC is implemented in hardware as a collection of individual communication
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 7


  43:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * channels, each with a set of 32-bit registers. The IPC design implements a set
  44:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of interrupts that enable each processor to notify the other that data is
  45:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * available, or has been processed. There is also a locking mechanism that
  46:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * allows only one CPU to gain access at a time.
  47:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  48:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The Driver-level API manages each channel's registers to implement IPC
  49:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * functionality. For information on the IPC registers, see the IPC chapter of
  50:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * the Technical Reference Manual (TRM).
  51:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  52:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * At the hardware level, communication is a five-step process.
  53:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     -#  The sending processor acquires a channel
  54:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     -#  It puts data into the channel
  55:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     -#  The sender generates a notify event (interrupt)
  56:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     -#  The receiving processor identifies the sender and retrieves the data
  57:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     -#  The receiving processor generates a release event (interrupt)
  58:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  59:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \image html ipc_driver.png
  60:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  61:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * These transactions are handled transparently by the DRV-level API. Use the
  62:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * PIPE and SEMA layers of the API to implement communication in your application.
  63:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The data transferred is limited to a single 32-bit value. As implemented by
  64:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * the PIPE API, that value is a pointer to a data structure of arbitrary size
  65:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * and complexity.
  66:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  67:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \section group_ipc_overview Overview
  68:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  69:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The Pipe is the key element in the PDL design. A pipe is typically a
  70:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * full-duplex communication channel between CPU cores. A pipe allows a single
  71:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * conduit to transfer messages or data to and from multiple processes or CPUs.
  72:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * A pipe has two endpoints, one on each core. Each endpoint contains a dedicated
  74:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * IPC channel and an interrupt. IPC channels 0-7 and IPC interrupts 0-7 are
  75:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * reserved for system use.
  76:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  77:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The pipe also contains the number of clients it supports, and for each client
  78:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * a callback function. So the pipe can service a number of clients, each with a
  79:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * separate callback function, on either endpoint. The number of clients a pipe
  80:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * supports is the sum of each endpoint's clients.
  81:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This design enables any number of processes on the sending core to put
  83:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * arbitrary data into a single pipe. The first element of that data is the
  84:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * client ID of the client that should handle the data.
  85:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * An interrupt notifies the receiving core that data is available. The receiving
  87:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * core parses the data to identify the client, and then dispatches the event to
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * the appropriate client via the client callback function. An interrupt notifies
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * the sending core that the receiver is finished. In this way a single pipe can
  90:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * manage arbitrary data transfers between cores with data flowing in either
  91:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * direction.
  92:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  93:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \image html ipc_ints.png
  94:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  95:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The application can use semaphores to control access to shared resources, as
  96:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * required by the application's logic.
  97:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
  98:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The PDL provides specific files that set up default IPC functionality.
  99:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * They are system_psoc6.h, system_psoc6_cm0plus.c and system_psoc6_cm4.c. You 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 8


 100:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * can modify these files based on the requirements of your design. 
 101:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * If you use PSoC Creator as a development environment, it will not overwrite 
 102:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * your changes when you generate the application or build your code.
 103:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 104:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \section group_ipc_pipe_layer PIPE layer
 105:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * A pipe is a communication channel between two endpoints. PSoC 6 devices support
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * 16 IPC channels, and 16 IPC interrupts, each numbered 0-15. IPC Channels 0-7
 108:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * and IPC interrupts 0-7 are reserved for system use. Channels 8-15 and
 109:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * interrupts 8-15 are available for application use.
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * A full duplex pipe uses two IPC channels, one per endpoint. Each endpoint
 112:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * specifies all the information required to process a message (either sent or
 113:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * received). Each endpoint is configured to use an IPC channel, and an IPC
 114:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * interrupt. Common practice is to use the interrupt with the same number as
 115:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * the IPC channel. However, IPC Interrupts are not directly associated with the
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * IPC channels, so any channel can use any interrupt.  Any IPC channel can
 117:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * trigger 0, 1 or all the IPC interrupts at once, depending on the Notify or
 118:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Release masks used.
 119:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 120:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * It is also possible to set up a one-directional pipe, using a single IPC
 121:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * channel. In this design one processor is always the sender, and the other is
 122:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * always the receiver. However, there are still two endpoints.
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 124:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * A pipe supports an arbitrary number of clients with an array of callback
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * functions, one per client. The client ID is the index number into the array
 126:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * for the client. After a pipe is configured and initialized, the application
 127:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * calls Cy_IPC_Pipe_RegisterCallback() once per client to register each client's
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * callback function. Multiple clients can use the same callback function. The
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * endpoints in a pipe share the callback array.
 130:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 131:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Use Cy_IPC_Pipe_SendMessage() to send data. You specify both the "to" and
 132:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * "from" endpoints, and a callback function to be used when the data transfer is
 133:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * complete. The data is a 32-bit void pointer. The data pointed to is arbitrary,
 134:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * and can be an array, a structure, or a location in memory. The only limitation
 135:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * is that the first element of the data must be a 32-bit unsigned word containing
 136:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * a client ID number. The ID number is the index into the callback array.
 137:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 138:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * When a message is sent, the receiving endpoint's interrupt handler is called.
 139:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The ISR can perform any task required by the design. However, as part of its
 140:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * function it calls \ref Cy_IPC_Pipe_ExecCallback. This function retrieves the
 141:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * client ID from the data and calls the associated callback function.
 142:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The user-supplied callback function handles the data in whatever way is
 143:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * appropriate based on the application logic.
 144:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 145:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * After the callback function is returned by the receiver, it invokes the release
 146:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * callback function defined by the sender of the message.
 147:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 148:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \section group_ipc_sema_layer SEMA Layer
 149:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 150:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * A semaphore is a flag the application uses to control access to a shared
 151:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * resource. The SEMA-level API uses an IPC channel to implement
 152:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * semaphores. Startup code sets up a default semaphore system. The
 153:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * default system creates an array of 128 semaphores (four 32-bit values).
 154:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Semaphores 0-15 are reserved for system use. See
 155:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Configuration Considerations - SEMA.
 156:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 9


 157:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Functions are available to initialize the semaphore system, to set or
 158:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * clear a semaphore, or to get the semaphore's current status. Application
 159:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * logic uses SEMA functions to relate a particular semaphore to a particular
 160:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * shared resource, and set, clear, or check the flag when accessing the
 161:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * shared resource.
 162:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 163:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \section group_ipc_configuration_cypipe Configuration Considerations - CYPIPE
 164:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 165:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * There are none. The startup files set up the required CYPIPE for system
 166:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * use. Do not modify the CYPIPE. It uses IPC channels 5 and 6 to implement full
 167:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * duplex communication between cores. See System Interrupt (SysInt) for background.
 168:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 169:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * To create your own pipe (<b>USRPIPE</b>) you should edit startup files
 170:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * and take 4 steps:
 171:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   -# Define a pipe callbacks processing interrupt handler
 172:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *      (similar to <b>Cy_SysIpcPipeIsrCm0</b> or <b>Cy_SysIpcPipeIsrCm4</b>)
 173:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   -# Define a callbacks array (similar to <b>systemIpcPipeSysCbArray</b>)
 174:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   -# Define your pipe configuration with a cy_stc_ipc_pipe_config_t type structure
 175:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *      (similar to <b>systemIpcPipeConfigCm0</b> and <b>systemIpcPipeConfigCm4</b>)
 176:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   -# Call Cy_IPC_Pipe_Init() from each core to initialize your pipe (similar
 177:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *      to call in the <b>SystemInit</b>)
 178:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 179:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \section group_ipc_configuration_sema Configuration Considerations - SEMA
 180:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 181:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Startup code calls Cy_IPC_Sema_Init() with default values to set up semaphore 
 182:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * functionality. By default the semaphore system uses IPC channel 4, and 
 183:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * creates 128 semaphores. Do <b>not</b> change the IPC channel. 
 184:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * You can change the number of semaphores.
 185:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 186:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * To change the number of semaphores, modify this line of code in system_psoc6.h.
 187:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 188:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \code
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * #define CY_IPC_SEMA_COUNT               (uint32_t)(128u)
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \endcode
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Startup also declares array ipcSemaArray to hold the semaphore
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * flags based on the size defined for this symbol. Use increments of 32. You
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * must have at least 32 semaphores. Semaphores 0-15 are reserved for
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * system use. Your application can use semaphores greater than 15.
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \section group_ipc_more_information More Information
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * If the default startup file is not used, or SystemInit() is not called in your 
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * project, call the following three functions prior to executing any flash or 
 201:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * EmEEPROM write or erase operation:
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *  -# Cy_IPC_Sema_Init()
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *  -# Cy_IPC_Pipe_Config()
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *  -# Cy_IPC_Pipe_Init()
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *  -# Cy_Flash_Init()
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * See the technical reference manual(TRM) for more information on the IPC.
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 209:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \section group_ipc_MISRA MISRA-C Compliance
 210:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * <table class="doxtable">
 212:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <th>MISRA Rule</th>
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 10


 214:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <th>Rule Class (Required/Advisory)</th>
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <th>Rule Description</th>
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <th style="width: 50%;">Description of Deviation(s)</th>
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>10.3</td>
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>R</td>
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>The value of a complex expression of integer type shall be cast
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         only to a type of the same signedness that is no wider than the underlying
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         type of the expression.</td>
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>The cast from integer to enumeration value is used to calculate
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         the interrupt vector source from the integer number of the IPC interrupt
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         structure, so there is no way to avoid this cast.</td>
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>11.4</td>
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>A</td>
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>A cast should not be performed between a pointer to the void to a
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         pointer to the object type.</td>
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>The cast from the void to pointer and vice versa is used to transmit
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         data via the \ref group_ipc channel by exchanging the pointer. We
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         exchange only one pointer, so there is no way to avoid this cast.</td>
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * </table>
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \section group_ipc_changelog Changelog
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * <table class="doxtable">
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><th>Version</th><th>Changes</th><th>Reason for Change</th></tr>
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td rowspan="3">1.30</td>
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Flattened the organization of the driver source code into the single source directory and
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Driver library directory-structure simplification.</td>
 247:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Moved the Cy_IPC_SystemSemaInit(), Cy_IPC_SystemPipeInit() functions implementation from 
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Changed IPC driver configuration method from compile time to run time.</td>
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Added register access layer. Use register access macros instead
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         of direct register access using dereferenced pointers.</td>
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Makes register access device-independent, so that the PDL does 
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         not need to be recompiled for each supported part number.</td>
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 258:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>1.20</td>
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Added \ref Cy_IPC_Pipe_ExecuteCallback function.
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         Updated documentation about user pipe initialization.
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     </td>
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Interface improvement, documentation update</td>
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 266:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>1.10.1</td>
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Updated description of the \ref Cy_IPC_Pipe_Init,
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         \ref Cy_IPC_Pipe_EndpointInit, \ref Cy_IPC_Sema_Set functions.
 269:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *         Added / updated code snippets.
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     </td>
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 11


 271:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Documentation update and clarification</td>
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>1.10</td>
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Added support for more IPC structures</td>
 276:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>New device support</td>
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr>
 279:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>1.0</td>
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td>Initial version</td>
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *     <td></td>
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </tr>
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * </table>
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 285:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \defgroup group_ipc_drv IPC driver layer (IPC_DRV)
 286:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \{
 287:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   The functions of this layer are used in the higher IPC levels
 288:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   (Semaphores and Pipes).
 289:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   Users are not expected to call any of these IPC functions directly (cy_ipc_drv.h). 
 290:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   Instead include either of cy_ipc_sema.h or cy_ipc_pipe.h. 
 291:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   Alternatively include cy_pdl.h to get access to all functions and declarations in the PDL.
 292:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 293:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \defgroup group_ipc_macros Macros
 294:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *       Macro definitions are used in the driver
 295:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 296:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \defgroup group_ipc_functions Functions
 297:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *       Functions are used in the driver
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 299:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \defgroup group_ipc_data_structures Data Structures
 300:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *       Data structures are used in the driver
 301:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 302:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \defgroup group_ipc_enums Enumerated Types
 303:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *       Enumerations are used in the driver
 304:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \}
 305:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 306:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \defgroup group_ipc_sema IPC semaphores layer (IPC_SEMA)
 307:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \defgroup group_ipc_pipe IPC pipes layer (IPC_PIPE)
 308:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 309:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** */
 310:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 311:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 312:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /******************************************************************************/
 313:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /* Include files                                                              */
 314:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /******************************************************************************/
 315:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 316:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #include "cy_device.h"
 317:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #include "cy_device_headers.h"
 318:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #include "cy_syslib.h"
 319:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #include <stddef.h>
 320:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 321:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 322:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /**
 323:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \addtogroup group_ipc_macros
 324:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \{
 325:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** */
 326:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 327:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** Driver major version */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 12


 328:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #define CY_IPC_DRV_VERSION_MAJOR       1
 329:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 330:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** Driver minor version */
 331:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #define CY_IPC_DRV_VERSION_MINOR       30
 332:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 333:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** Defines a value to indicate that no notification events are needed */
 334:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #define CY_IPC_NO_NOTIFICATION         (uint32_t)(0x00000000ul)
 335:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 336:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /* Error Code constants */
 337:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #define CY_IPC_ID CY_PDL_DRV_ID(0x22u)  /**< Software PDL driver ID for IPC */
 338:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 339:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** Return prefix for IPC driver function status codes */
 340:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #define CY_IPC_ID_INFO    (uint32_t)( CY_IPC_ID | CY_PDL_STATUS_INFO )
 341:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** Return prefix for IPC driver function warning return values */
 342:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #define CY_IPC_ID_WARNING (uint32_t)( CY_IPC_ID | CY_PDL_STATUS_WARNING)
 343:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** Return prefix for IPC driver function error return values */
 344:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #define CY_IPC_ID_ERROR   (uint32_t)( CY_IPC_ID | CY_PDL_STATUS_ERROR)
 345:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 346:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** Converts the IPC interrupt channel number to interrupt vector */
 347:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #define CY_IPC_INTR_NUM_TO_VECT(x)         ((int32_t) cy_device->cpussIpc0Irq + (x))
 348:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 349:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** \} group_ipc_macros */
 350:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 351:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /* end of definition in device.h */
 352:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 353:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** \cond INTERNAL */
 354:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #if (CY_CPU_CORTEX_M0P)
 355:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     #define CY_IPC_CHAN_SYSCALL         CY_IPC_CHAN_SYSCALL_CM0
 356:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #else
 357:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     #define CY_IPC_CHAN_SYSCALL         CY_IPC_CHAN_SYSCALL_CM4
 358:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #endif  /* (CY_CPU_CORTEX_M0P) */
 359:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** \endcond */
 360:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 361:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /**
 362:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \addtogroup group_ipc_enums
 363:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \{
 364:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** */
 365:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 366:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /**
 367:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This is a list of ENUMs used for function return status.
 368:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** */
 369:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** typedef enum
 370:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 371:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     /** Function was successfully executed */
 372:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_IPC_DRV_SUCCESS      = (0x00u),
 373:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     /** Function was not executed due to an error.
 374:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****         Typical conditions for the error explained
 375:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****         in the function description */
 376:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_IPC_DRV_ERROR        = ( CY_IPC_ID_ERROR + 1ul),
 377:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** } cy_en_ipcdrv_status_t;
 378:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 379:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** \} group_ipc_enums */
 380:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 381:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 382:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #ifdef __cplusplus
 383:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** extern "C" {
 384:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** #endif
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 13


 385:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 386:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** \cond INTERNAL */
 387:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 388:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_WriteDataValue (IPC_STRUCT_Type* base, uint32_t dataValue);
 389:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ReadDataValue (IPC_STRUCT_Type const * base);
 390:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 391:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ExtractAcquireMask (uint32_t intMask);
 392:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ExtractReleaseMask (uint32_t intMask);
 393:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 394:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** \endcond */
 395:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 396:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /**
 397:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \addtogroup group_ipc_functions
 398:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \{
 399:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** */
 400:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 401:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE IPC_STRUCT_Type*       Cy_IPC_Drv_GetIpcBaseAddress (uint32_t ipcIndex);
 402:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE IPC_INTR_STRUCT_Type*  Cy_IPC_Drv_GetIntrBaseAddr (uint32_t ipcIntrIndex);
 403:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 404:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_AcquireNotify (IPC_STRUCT_Type * base, uint32_t notifyEventIntr
 405:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_ReleaseNotify (IPC_STRUCT_Type * base, uint32_t notifyEventIntr
 406:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 407:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE  cy_en_ipcdrv_status_t Cy_IPC_Drv_LockAcquire (IPC_STRUCT_Type const * base);
 408:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** cy_en_ipcdrv_status_t    Cy_IPC_Drv_LockRelease (IPC_STRUCT_Type * base, uint32_t releaseEventIntr)
 409:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE bool     Cy_IPC_Drv_IsLockAcquired (IPC_STRUCT_Type const * base);
 410:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetLockStatus (IPC_STRUCT_Type const * base);
 411:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 412:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** cy_en_ipcdrv_status_t    Cy_IPC_Drv_SendMsgWord (IPC_STRUCT_Type * base, uint32_t notifyEventIntr, 
 413:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** cy_en_ipcdrv_status_t    Cy_IPC_Drv_ReadMsgWord (IPC_STRUCT_Type const * base, uint32_t * message);
 414:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE cy_en_ipcdrv_status_t Cy_IPC_Drv_SendMsgPtr (IPC_STRUCT_Type* base, uint32_t notify
 415:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE cy_en_ipcdrv_status_t Cy_IPC_Drv_ReadMsgPtr (IPC_STRUCT_Type const * base, void ** 
 416:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 417:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_SetInterruptMask (IPC_INTR_STRUCT_Type * base,
 418:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****                                                       uint32_t ipcReleaseMask, uint32_t ipcAcquireM
 419:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptMask (IPC_INTR_STRUCT_Type const * base);
 420:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptStatusMasked (IPC_INTR_STRUCT_Type const * base);
 421:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptStatus (IPC_INTR_STRUCT_Type const * base);
 422:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_SetInterrupt (IPC_INTR_STRUCT_Type * base,
 423:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****                                                       uint32_t ipcReleaseMask, uint32_t ipcAcquireM
 424:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_ClearInterrupt (IPC_INTR_STRUCT_Type * base,
 425:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****                                                       uint32_t ipcReleaseMask, uint32_t ipcAcquireM
 426:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 427:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 428:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 429:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetIpcBaseAddress
 430:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 431:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 432:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function takes an IPC channel index as a parameter and returns the base
 433:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * address the IPC registers corresponding to the IPC channel.
 434:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 435:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \note The user is responsible for ensuring that ipcIndex does not exceed the
 436:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * limits.
 437:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 438:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param ipcIndex
 439:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Represents the number of IPC structure. This is converted to the base address of
 440:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * the IPC channel registers.
 441:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 14


 442:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 443:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Returns a pointer to the base of the IPC registers.
 444:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 445:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 446:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_SendMsgWord
 447:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 448:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 449:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE IPC_STRUCT_Type* Cy_IPC_Drv_GetIpcBaseAddress (uint32_t ipcIndex)
 450:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 451:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(CY_IPC_CHANNELS > ipcIndex);
 113              		.loc 2 451 0
 114 0036 244B     		ldr	r3, .L13+8
 115 0038 1B68     		ldr	r3, [r3]
 116 003a 93F83130 		ldrb	r3, [r3, #49]	@ zero_extendqisi2
 117 003e 9E42     		cmp	r6, r3
 118 0040 04D3     		bcc	.L7
 119 0042 40F2C311 		movw	r1, #451
 120 0046 2148     		ldr	r0, .L13+12
 121 0048 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 122              	.LVL9:
 123              	.L7:
 452:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return ( (IPC_STRUCT_Type*) CY_IPC_STRUCT_PTR(ipcIndex));
 124              		.loc 2 452 0
 125 004c 1E4B     		ldr	r3, .L13+8
 126 004e 1B68     		ldr	r3, [r3]
 127 0050 196A     		ldr	r1, [r3, #32]
 128 0052 B3F8B020 		ldrh	r2, [r3, #176]
 129 0056 06FB0216 		mla	r6, r6, r2, r1
 130              	.LVL10:
 131              	.LBE47:
 132              	.LBE46:
 189:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 190:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Assign IPC channel to this endpoint */
 191:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint->ipcPtr   = Cy_IPC_Drv_GetIpcBaseAddress (endpoint->ipcChan);
 133              		.loc 1 191 0
 134 005a 2661     		str	r6, [r4, #16]
 192:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 193:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Assign interrupt structure to endpoint and Initialize the interrupt mask for this endpoint *
 194:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint->ipcIntrPtr = Cy_IPC_Drv_GetIntrBaseAddr(endpoint->intrChan);
 135              		.loc 1 194 0
 136 005c 6668     		ldr	r6, [r4, #4]
 137              	.LVL11:
 138              	.LBB48:
 139              	.LBB49:
 453:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 454:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 455:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 456:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 457:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetIntrBaseAddr
 458:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 459:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 460:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function takes an IPC interrupt structure index and returns the base
 461:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * address of the IPC interrupt registers corresponding to the IPC Interrupt.
 462:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 463:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \note The user is responsible for ensuring that ipcIntrIndex does not exceed the
 464:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * limits.
 465:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 15


 466:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param ipcIntrIndex
 467:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Represents the number of IPC interrupt structure. This is converted to the
 468:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * base address of the IPC interrupt registers.
 469:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 470:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 471:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Returns a pointer to the base of the IPC interrupt registers.
 472:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 473:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 474:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatus
 475:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 476:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 477:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE IPC_INTR_STRUCT_Type* Cy_IPC_Drv_GetIntrBaseAddr (uint32_t ipcIntrIndex)
 478:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 479:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(CY_IPC_INTERRUPTS > ipcIntrIndex);
 140              		.loc 2 479 0
 141 005e 93F83230 		ldrb	r3, [r3, #50]	@ zero_extendqisi2
 142 0062 9E42     		cmp	r6, r3
 143 0064 04D3     		bcc	.L8
 144 0066 40F2DF11 		movw	r1, #479
 145 006a 1848     		ldr	r0, .L13+12
 146 006c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 147              	.LVL12:
 148              	.L8:
 480:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return ( (IPC_INTR_STRUCT_Type*) &(((IPC_Type *)cy_device->ipcBase)->INTR_STRUCT[ipcIntrIndex])
 149              		.loc 2 480 0
 150 0070 154B     		ldr	r3, .L13+8
 151 0072 1B68     		ldr	r3, [r3]
 152 0074 1D6A     		ldr	r5, [r3, #32]
 153 0076 8036     		adds	r6, r6, #128
 154              	.LVL13:
 155 0078 05EB4615 		add	r5, r5, r6, lsl #5
 156              	.LVL14:
 157              	.LBE49:
 158              	.LBE48:
 159              		.loc 1 194 0
 160 007c 6561     		str	r5, [r4, #20]
 195:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 196:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Only allow notify and release interrupts from endpoints in this pipe. */
 197:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     Cy_IPC_Drv_SetInterruptMask(endpoint->ipcIntrPtr, endpoint->pipeIntMask, endpoint->pipeIntMask)
 161              		.loc 1 197 0
 162 007e A668     		ldr	r6, [r4, #8]
 163              	.LVL15:
 164              	.LBB50:
 165              	.LBB51:
 481:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 482:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 483:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 484:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 485:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_SetInterruptMask
 486:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 487:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 488:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is used to set the interrupt mask for an IPC Interrupt.
 489:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The mask sets release or acquire notification events for all IPC channels.
 490:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 491:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 492:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 493:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 16


 494:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 495:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param ipcReleaseMask
 496:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 497:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * release event.
 498:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 499:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param ipcAcquireMask
 500:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 501:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * notify event.
 502:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 503:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 504:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatusMasked
 505:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 506:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 507:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_SetInterruptMask (IPC_INTR_STRUCT_Type* base,
 508:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****                                               uint32_t ipcReleaseMask, uint32_t ipcAcquireMask)
 509:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 510:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcAcquireMask & ~(uint32_t)(IPC_STRUCT_NOTIFY_INTR_NOTIFY_Msk)));
 166              		.loc 2 510 0
 167 0080 330C     		lsrs	r3, r6, #16
 168 0082 1B04     		lsls	r3, r3, #16
 169 0084 23B1     		cbz	r3, .L9
 170 0086 4FF4FF71 		mov	r1, #510
 171 008a 1048     		ldr	r0, .L13+12
 172 008c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 173              	.LVL16:
 174              	.L9:
 511:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcReleaseMask & ~(uint32_t)(IPC_STRUCT_RELEASE_INTR_RELEASE_Msk)));
 175              		.loc 2 511 0
 176 0090 330C     		lsrs	r3, r6, #16
 177 0092 1B04     		lsls	r3, r3, #16
 178 0094 23B1     		cbz	r3, .L10
 179 0096 40F2FF11 		movw	r1, #511
 180 009a 0C48     		ldr	r0, .L13+12
 181 009c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 182              	.LVL17:
 183              	.L10:
 512:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     REG_IPC_INTR_STRUCT_INTR_MASK(base) = _VAL2FLD( IPC_INTR_STRUCT_INTR_MASK_NOTIFY,  ipcAcquireMa
 513:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****                       _VAL2FLD( IPC_INTR_STRUCT_INTR_MASK_RELEASE, ipcReleaseMask);
 184              		.loc 2 513 0
 185 00a0 B3B2     		uxth	r3, r6
 512:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     REG_IPC_INTR_STRUCT_INTR_MASK(base) = _VAL2FLD( IPC_INTR_STRUCT_INTR_MASK_NOTIFY,  ipcAcquireMa
 186              		.loc 2 512 0
 187 00a2 43EA0646 		orr	r6, r3, r6, lsl #16
 188              	.LVL18:
 189 00a6 AE60     		str	r6, [r5, #8]
 190              	.LVL19:
 191              	.LBE51:
 192              	.LBE50:
 198:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 199:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Save the Client count and the callback array pointer */
 200:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint->clientCount   = cbCnt;
 193              		.loc 1 200 0
 194 00a8 C4F81C90 		str	r9, [r4, #28]
 201:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint->callbackArray = cbArray;
 195              		.loc 1 201 0
 196 00ac C4F82080 		str	r8, [r4, #32]
 202:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint->busy = CY_IPC_PIPE_ENDPOINT_NOTBUSY;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 17


 197              		.loc 1 202 0
 198 00b0 0023     		movs	r3, #0
 199 00b2 A361     		str	r3, [r4, #24]
 203:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 204:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     if (NULL != epInterrupt)
 200              		.loc 1 204 0
 201 00b4 17B1     		cbz	r7, .L5
 205:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     {
 206:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         endpoint->pipeIntrSrc     = epInterrupt->intrSrc;
 202              		.loc 1 206 0
 203 00b6 B7F90030 		ldrsh	r3, [r7]
 204 00ba A381     		strh	r3, [r4, #12]	@ movhi
 205              	.L5:
 206 00bc BDE8F883 		pop	{r3, r4, r5, r6, r7, r8, r9, pc}
 207              	.LVL20:
 208              	.L14:
 209              		.align	2
 210              	.L13:
 211 00c0 00000000 		.word	.LANCHOR0
 212 00c4 00000000 		.word	.LC0
 213 00c8 00000000 		.word	cy_device
 214 00cc 40000000 		.word	.LC1
 215              		.cfi_endproc
 216              	.LFE159:
 217              		.size	Cy_IPC_Pipe_EndpointInit, .-Cy_IPC_Pipe_EndpointInit
 218              		.section	.text.Cy_IPC_Pipe_Init,"ax",%progbits
 219              		.align	2
 220              		.global	Cy_IPC_Pipe_Init
 221              		.thumb
 222              		.thumb_func
 223              		.type	Cy_IPC_Pipe_Init, %function
 224              	Cy_IPC_Pipe_Init:
 225              	.LFB158:
  73:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Create the interrupt structures and arrays needed */
 226              		.loc 1 73 0
 227              		.cfi_startproc
 228              		@ args = 0, pretend = 0, frame = 48
 229              		@ frame_needed = 0, uses_anonymous_args = 0
 230              	.LVL21:
 231 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 232              		.cfi_def_cfa_offset 20
 233              		.cfi_offset 4, -20
 234              		.cfi_offset 5, -16
 235              		.cfi_offset 6, -12
 236              		.cfi_offset 7, -8
 237              		.cfi_offset 14, -4
 238 0002 8FB0     		sub	sp, sp, #60
 239              		.cfi_def_cfa_offset 80
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     #if (CY_CPU_CORTEX_M0P)
 240              		.loc 1 82 0
 241 0004 0446     		mov	r4, r0
 242 0006 18B9     		cbnz	r0, .L16
  82:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     #if (CY_CPU_CORTEX_M0P)
 243              		.loc 1 82 0 is_stmt 0 discriminator 1
 244 0008 5221     		movs	r1, #82
 245 000a 2748     		ldr	r0, .L22
 246              	.LVL22:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 18


 247 000c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 248              	.LVL23:
 249              	.L16:
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     #endif
 250              		.loc 1 86 0 is_stmt 1
 251 0010 A369     		ldr	r3, [r4, #24]
 252 0012 072B     		cmp	r3, #7
 253 0014 03D9     		bls	.L17
  86:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     #endif
 254              		.loc 1 86 0 is_stmt 0 discriminator 1
 255 0016 5621     		movs	r1, #86
 256 0018 2348     		ldr	r0, .L22
 257 001a FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 258              	.LVL24:
 259              	.L17:
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != config->userPipeIsrHandler);
 260              		.loc 1 88 0 is_stmt 1
 261 001e E36A     		ldr	r3, [r4, #44]
 262 0020 1BB9     		cbnz	r3, .L18
  88:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != config->userPipeIsrHandler);
 263              		.loc 1 88 0 is_stmt 0 discriminator 1
 264 0022 5821     		movs	r1, #88
 265 0024 2048     		ldr	r0, .L22
 266 0026 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 267              	.LVL25:
 268              	.L18:
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Parameters checking end */
 269              		.loc 1 89 0 is_stmt 1
 270 002a 236B     		ldr	r3, [r4, #48]
 271 002c 1BB9     		cbnz	r3, .L19
  89:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Parameters checking end */
 272              		.loc 1 89 0 is_stmt 0 discriminator 1
 273 002e 5921     		movs	r1, #89
 274 0030 1D48     		ldr	r0, .L22
 275 0032 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 276              	.LVL26:
 277              	.L19:
 106:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     epConfigDataB = config->ep0ConfigData;
 278              		.loc 1 106 0 is_stmt 1
 279 0036 07AD     		add	r5, sp, #28
 280 0038 04F11406 		add	r6, r4, #20
 281 003c 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 282 003e 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 283 0040 3768     		ldr	r7, [r6]
 284 0042 2F60     		str	r7, [r5]
 107:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 285              		.loc 1 107 0
 286 0044 02AD     		add	r5, sp, #8
 287 0046 2646     		mov	r6, r4
 288 0048 0FCE     		ldmia	r6!, {r0, r1, r2, r3}
 289 004a 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 290 004c 3368     		ldr	r3, [r6]
 291 004e 2B60     		str	r3, [r5]
 110:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     ipc_intr_cypipeConfig.intrPriority     = epConfigDataA.ipcNotifierPriority;
 292              		.loc 1 110 0
 293 0050 164B     		ldr	r3, .L22+4
 294 0052 1B68     		ldr	r3, [r3]
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 19


 295 0054 B3F93620 		ldrsh	r2, [r3, #54]
 296 0058 079B     		ldr	r3, [sp, #28]
 297 005a 1344     		add	r3, r3, r2
 298 005c ADF83030 		strh	r3, [sp, #48]	@ movhi
 111:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 299              		.loc 1 111 0
 300 0060 089B     		ldr	r3, [sp, #32]
 301 0062 0D93     		str	r3, [sp, #52]
 116:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                              config->endpointsCallbacksArray,
 302              		.loc 1 116 0
 303 0064 A26A     		ldr	r2, [r4, #40]
 304 0066 E16A     		ldr	r1, [r4, #44]
 305 0068 0CAD     		add	r5, sp, #48
 306 006a 0095     		str	r5, [sp]
 307 006c 3B46     		mov	r3, r7
 308 006e 0A98     		ldr	r0, [sp, #40]
 309 0070 FFF7FEFF 		bl	Cy_IPC_Pipe_EndpointInit
 310              	.LVL27:
 123:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 311              		.loc 1 123 0
 312 0074 0021     		movs	r1, #0
 313 0076 0091     		str	r1, [sp]
 314 0078 069B     		ldr	r3, [sp, #24]
 315 007a 0A46     		mov	r2, r1
 316 007c 0598     		ldr	r0, [sp, #20]
 317 007e FFF7FEFF 		bl	Cy_IPC_Pipe_EndpointInit
 318              	.LVL28:
 125:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 319              		.loc 1 125 0
 320 0082 216B     		ldr	r1, [r4, #48]
 321 0084 2846     		mov	r0, r5
 322 0086 FFF7FEFF 		bl	Cy_SysInt_Init
 323              	.LVL29:
 128:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 324              		.loc 1 128 0
 325 008a BDF93030 		ldrsh	r3, [sp, #48]
 326              	.LVL30:
 327              	.LBB52:
 328              	.LBB53:
 329              		.file 3 ".\\Core\\Include/core_cm4.h"
   1:.\Core\Include/core_cm4.h **** /**************************************************************************//**
   2:.\Core\Include/core_cm4.h ****  * @file     core_cm4.h
   3:.\Core\Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:.\Core\Include/core_cm4.h ****  * @version  V5.1.1
   5:.\Core\Include/core_cm4.h ****  * @date     27. March 2020
   6:.\Core\Include/core_cm4.h ****  ******************************************************************************/
   7:.\Core\Include/core_cm4.h **** /*
   8:.\Core\Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:.\Core\Include/core_cm4.h ****  *
  10:.\Core\Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\Core\Include/core_cm4.h ****  *
  12:.\Core\Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\Core\Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:.\Core\Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:.\Core\Include/core_cm4.h ****  *
  16:.\Core\Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\Core\Include/core_cm4.h ****  *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 20


  18:.\Core\Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\Core\Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\Core\Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\Core\Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:.\Core\Include/core_cm4.h ****  * limitations under the License.
  23:.\Core\Include/core_cm4.h ****  */
  24:.\Core\Include/core_cm4.h **** 
  25:.\Core\Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:.\Core\Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:.\Core\Include/core_cm4.h **** #elif defined (__clang__)
  28:.\Core\Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:.\Core\Include/core_cm4.h **** #endif
  30:.\Core\Include/core_cm4.h **** 
  31:.\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:.\Core\Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:.\Core\Include/core_cm4.h **** 
  34:.\Core\Include/core_cm4.h **** #include <stdint.h>
  35:.\Core\Include/core_cm4.h **** 
  36:.\Core\Include/core_cm4.h **** #ifdef __cplusplus
  37:.\Core\Include/core_cm4.h ****  extern "C" {
  38:.\Core\Include/core_cm4.h **** #endif
  39:.\Core\Include/core_cm4.h **** 
  40:.\Core\Include/core_cm4.h **** /**
  41:.\Core\Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:.\Core\Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:.\Core\Include/core_cm4.h **** 
  44:.\Core\Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:.\Core\Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:.\Core\Include/core_cm4.h **** 
  47:.\Core\Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:.\Core\Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:.\Core\Include/core_cm4.h **** 
  50:.\Core\Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:.\Core\Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:.\Core\Include/core_cm4.h ****  */
  53:.\Core\Include/core_cm4.h **** 
  54:.\Core\Include/core_cm4.h **** 
  55:.\Core\Include/core_cm4.h **** /*******************************************************************************
  56:.\Core\Include/core_cm4.h ****  *                 CMSIS definitions
  57:.\Core\Include/core_cm4.h ****  ******************************************************************************/
  58:.\Core\Include/core_cm4.h **** /**
  59:.\Core\Include/core_cm4.h ****   \ingroup Cortex_M4
  60:.\Core\Include/core_cm4.h ****   @{
  61:.\Core\Include/core_cm4.h ****  */
  62:.\Core\Include/core_cm4.h **** 
  63:.\Core\Include/core_cm4.h **** #include "cmsis_version.h"
  64:.\Core\Include/core_cm4.h **** 
  65:.\Core\Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:.\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:.\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:.\Core\Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:.\Core\Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:.\Core\Include/core_cm4.h **** 
  71:.\Core\Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:.\Core\Include/core_cm4.h **** 
  73:.\Core\Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:.\Core\Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 21


  75:.\Core\Include/core_cm4.h **** */
  76:.\Core\Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:.\Core\Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  80:.\Core\Include/core_cm4.h ****     #else
  81:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  83:.\Core\Include/core_cm4.h ****     #endif
  84:.\Core\Include/core_cm4.h ****   #else
  85:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  86:.\Core\Include/core_cm4.h ****   #endif
  87:.\Core\Include/core_cm4.h **** 
  88:.\Core\Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:.\Core\Include/core_cm4.h ****   #if defined __ARM_FP
  90:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
  92:.\Core\Include/core_cm4.h ****     #else
  93:.\Core\Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
  95:.\Core\Include/core_cm4.h ****     #endif
  96:.\Core\Include/core_cm4.h ****   #else
  97:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
  98:.\Core\Include/core_cm4.h ****   #endif
  99:.\Core\Include/core_cm4.h **** 
 100:.\Core\Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:.\Core\Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 104:.\Core\Include/core_cm4.h ****     #else
 105:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 107:.\Core\Include/core_cm4.h ****     #endif
 108:.\Core\Include/core_cm4.h ****   #else
 109:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 110:.\Core\Include/core_cm4.h ****   #endif
 111:.\Core\Include/core_cm4.h **** 
 112:.\Core\Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:.\Core\Include/core_cm4.h ****   #if defined __ARMVFP__
 114:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 116:.\Core\Include/core_cm4.h ****     #else
 117:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 119:.\Core\Include/core_cm4.h ****     #endif
 120:.\Core\Include/core_cm4.h ****   #else
 121:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 122:.\Core\Include/core_cm4.h ****   #endif
 123:.\Core\Include/core_cm4.h **** 
 124:.\Core\Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:.\Core\Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 128:.\Core\Include/core_cm4.h ****     #else
 129:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 131:.\Core\Include/core_cm4.h ****     #endif
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 22


 132:.\Core\Include/core_cm4.h ****   #else
 133:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 134:.\Core\Include/core_cm4.h ****   #endif
 135:.\Core\Include/core_cm4.h **** 
 136:.\Core\Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:.\Core\Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 140:.\Core\Include/core_cm4.h ****     #else
 141:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 143:.\Core\Include/core_cm4.h ****     #endif
 144:.\Core\Include/core_cm4.h ****   #else
 145:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 146:.\Core\Include/core_cm4.h ****   #endif
 147:.\Core\Include/core_cm4.h **** 
 148:.\Core\Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:.\Core\Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:.\Core\Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:.\Core\Include/core_cm4.h ****       #define __FPU_USED       1U
 152:.\Core\Include/core_cm4.h ****     #else
 153:.\Core\Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:.\Core\Include/core_cm4.h ****       #define __FPU_USED       0U
 155:.\Core\Include/core_cm4.h ****     #endif
 156:.\Core\Include/core_cm4.h ****   #else
 157:.\Core\Include/core_cm4.h ****     #define __FPU_USED         0U
 158:.\Core\Include/core_cm4.h ****   #endif
 159:.\Core\Include/core_cm4.h **** 
 160:.\Core\Include/core_cm4.h **** #endif
 161:.\Core\Include/core_cm4.h **** 
 162:.\Core\Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:.\Core\Include/core_cm4.h **** 
 164:.\Core\Include/core_cm4.h **** 
 165:.\Core\Include/core_cm4.h **** #ifdef __cplusplus
 166:.\Core\Include/core_cm4.h **** }
 167:.\Core\Include/core_cm4.h **** #endif
 168:.\Core\Include/core_cm4.h **** 
 169:.\Core\Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:.\Core\Include/core_cm4.h **** 
 171:.\Core\Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:.\Core\Include/core_cm4.h **** 
 173:.\Core\Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:.\Core\Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:.\Core\Include/core_cm4.h **** 
 176:.\Core\Include/core_cm4.h **** #ifdef __cplusplus
 177:.\Core\Include/core_cm4.h ****  extern "C" {
 178:.\Core\Include/core_cm4.h **** #endif
 179:.\Core\Include/core_cm4.h **** 
 180:.\Core\Include/core_cm4.h **** /* check device defines and use defaults */
 181:.\Core\Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:.\Core\Include/core_cm4.h ****   #ifndef __CM4_REV
 183:.\Core\Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:.\Core\Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:.\Core\Include/core_cm4.h ****   #endif
 186:.\Core\Include/core_cm4.h **** 
 187:.\Core\Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:.\Core\Include/core_cm4.h ****     #define __FPU_PRESENT             0U
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 23


 189:.\Core\Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:.\Core\Include/core_cm4.h ****   #endif
 191:.\Core\Include/core_cm4.h **** 
 192:.\Core\Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:.\Core\Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:.\Core\Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:.\Core\Include/core_cm4.h ****   #endif
 196:.\Core\Include/core_cm4.h **** 
 197:.\Core\Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:.\Core\Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:.\Core\Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:.\Core\Include/core_cm4.h ****   #endif
 201:.\Core\Include/core_cm4.h ****   
 202:.\Core\Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:.\Core\Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:.\Core\Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:.\Core\Include/core_cm4.h ****   #endif
 206:.\Core\Include/core_cm4.h **** 
 207:.\Core\Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:.\Core\Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:.\Core\Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:.\Core\Include/core_cm4.h ****   #endif
 211:.\Core\Include/core_cm4.h **** #endif
 212:.\Core\Include/core_cm4.h **** 
 213:.\Core\Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:.\Core\Include/core_cm4.h **** /**
 215:.\Core\Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:.\Core\Include/core_cm4.h **** 
 217:.\Core\Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:.\Core\Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:.\Core\Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:.\Core\Include/core_cm4.h **** */
 221:.\Core\Include/core_cm4.h **** #ifdef __cplusplus
 222:.\Core\Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:.\Core\Include/core_cm4.h **** #else
 224:.\Core\Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:.\Core\Include/core_cm4.h **** #endif
 226:.\Core\Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:.\Core\Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:.\Core\Include/core_cm4.h **** 
 229:.\Core\Include/core_cm4.h **** /* following defines should be used for structure members */
 230:.\Core\Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:.\Core\Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:.\Core\Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:.\Core\Include/core_cm4.h **** 
 234:.\Core\Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:.\Core\Include/core_cm4.h **** 
 236:.\Core\Include/core_cm4.h **** 
 237:.\Core\Include/core_cm4.h **** 
 238:.\Core\Include/core_cm4.h **** /*******************************************************************************
 239:.\Core\Include/core_cm4.h ****  *                 Register Abstraction
 240:.\Core\Include/core_cm4.h ****   Core Register contain:
 241:.\Core\Include/core_cm4.h ****   - Core Register
 242:.\Core\Include/core_cm4.h ****   - Core NVIC Register
 243:.\Core\Include/core_cm4.h ****   - Core SCB Register
 244:.\Core\Include/core_cm4.h ****   - Core SysTick Register
 245:.\Core\Include/core_cm4.h ****   - Core Debug Register
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 24


 246:.\Core\Include/core_cm4.h ****   - Core MPU Register
 247:.\Core\Include/core_cm4.h ****   - Core FPU Register
 248:.\Core\Include/core_cm4.h ****  ******************************************************************************/
 249:.\Core\Include/core_cm4.h **** /**
 250:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:.\Core\Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:.\Core\Include/core_cm4.h **** */
 253:.\Core\Include/core_cm4.h **** 
 254:.\Core\Include/core_cm4.h **** /**
 255:.\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:.\Core\Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:.\Core\Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:.\Core\Include/core_cm4.h ****   @{
 259:.\Core\Include/core_cm4.h ****  */
 260:.\Core\Include/core_cm4.h **** 
 261:.\Core\Include/core_cm4.h **** /**
 262:.\Core\Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:.\Core\Include/core_cm4.h ****  */
 264:.\Core\Include/core_cm4.h **** typedef union
 265:.\Core\Include/core_cm4.h **** {
 266:.\Core\Include/core_cm4.h ****   struct
 267:.\Core\Include/core_cm4.h ****   {
 268:.\Core\Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:.\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:.\Core\Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:.\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:.\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:.\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:.\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:.\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:.\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:.\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:.\Core\Include/core_cm4.h **** } APSR_Type;
 279:.\Core\Include/core_cm4.h **** 
 280:.\Core\Include/core_cm4.h **** /* APSR Register Definitions */
 281:.\Core\Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:.\Core\Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:.\Core\Include/core_cm4.h **** 
 284:.\Core\Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:.\Core\Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:.\Core\Include/core_cm4.h **** 
 287:.\Core\Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:.\Core\Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:.\Core\Include/core_cm4.h **** 
 290:.\Core\Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:.\Core\Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:.\Core\Include/core_cm4.h **** 
 293:.\Core\Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:.\Core\Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:.\Core\Include/core_cm4.h **** 
 296:.\Core\Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:.\Core\Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:.\Core\Include/core_cm4.h **** 
 299:.\Core\Include/core_cm4.h **** 
 300:.\Core\Include/core_cm4.h **** /**
 301:.\Core\Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:.\Core\Include/core_cm4.h ****  */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 25


 303:.\Core\Include/core_cm4.h **** typedef union
 304:.\Core\Include/core_cm4.h **** {
 305:.\Core\Include/core_cm4.h ****   struct
 306:.\Core\Include/core_cm4.h ****   {
 307:.\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:.\Core\Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:.\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:.\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:.\Core\Include/core_cm4.h **** } IPSR_Type;
 312:.\Core\Include/core_cm4.h **** 
 313:.\Core\Include/core_cm4.h **** /* IPSR Register Definitions */
 314:.\Core\Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:.\Core\Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:.\Core\Include/core_cm4.h **** 
 317:.\Core\Include/core_cm4.h **** 
 318:.\Core\Include/core_cm4.h **** /**
 319:.\Core\Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:.\Core\Include/core_cm4.h ****  */
 321:.\Core\Include/core_cm4.h **** typedef union
 322:.\Core\Include/core_cm4.h **** {
 323:.\Core\Include/core_cm4.h ****   struct
 324:.\Core\Include/core_cm4.h ****   {
 325:.\Core\Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:.\Core\Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:.\Core\Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:.\Core\Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:.\Core\Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:.\Core\Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:.\Core\Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:.\Core\Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:.\Core\Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:.\Core\Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:.\Core\Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:.\Core\Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:.\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:.\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:.\Core\Include/core_cm4.h **** } xPSR_Type;
 340:.\Core\Include/core_cm4.h **** 
 341:.\Core\Include/core_cm4.h **** /* xPSR Register Definitions */
 342:.\Core\Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:.\Core\Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:.\Core\Include/core_cm4.h **** 
 345:.\Core\Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:.\Core\Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:.\Core\Include/core_cm4.h **** 
 348:.\Core\Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:.\Core\Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:.\Core\Include/core_cm4.h **** 
 351:.\Core\Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:.\Core\Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:.\Core\Include/core_cm4.h **** 
 354:.\Core\Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:.\Core\Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:.\Core\Include/core_cm4.h **** 
 357:.\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:.\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 26


 360:.\Core\Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:.\Core\Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:.\Core\Include/core_cm4.h **** 
 363:.\Core\Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:.\Core\Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:.\Core\Include/core_cm4.h **** 
 366:.\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:.\Core\Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:.\Core\Include/core_cm4.h **** 
 369:.\Core\Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:.\Core\Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:.\Core\Include/core_cm4.h **** 
 372:.\Core\Include/core_cm4.h **** 
 373:.\Core\Include/core_cm4.h **** /**
 374:.\Core\Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:.\Core\Include/core_cm4.h ****  */
 376:.\Core\Include/core_cm4.h **** typedef union
 377:.\Core\Include/core_cm4.h **** {
 378:.\Core\Include/core_cm4.h ****   struct
 379:.\Core\Include/core_cm4.h ****   {
 380:.\Core\Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:.\Core\Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:.\Core\Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:.\Core\Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:.\Core\Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:.\Core\Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:.\Core\Include/core_cm4.h **** } CONTROL_Type;
 387:.\Core\Include/core_cm4.h **** 
 388:.\Core\Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:.\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:.\Core\Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:.\Core\Include/core_cm4.h **** 
 392:.\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:.\Core\Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:.\Core\Include/core_cm4.h **** 
 395:.\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:.\Core\Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:.\Core\Include/core_cm4.h **** 
 398:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:.\Core\Include/core_cm4.h **** 
 400:.\Core\Include/core_cm4.h **** 
 401:.\Core\Include/core_cm4.h **** /**
 402:.\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:.\Core\Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:.\Core\Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:.\Core\Include/core_cm4.h ****   @{
 406:.\Core\Include/core_cm4.h ****  */
 407:.\Core\Include/core_cm4.h **** 
 408:.\Core\Include/core_cm4.h **** /**
 409:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:.\Core\Include/core_cm4.h ****  */
 411:.\Core\Include/core_cm4.h **** typedef struct
 412:.\Core\Include/core_cm4.h **** {
 413:.\Core\Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:.\Core\Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:.\Core\Include/core_cm4.h ****         uint32_t RESERVED1[24U];
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 27


 417:.\Core\Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:.\Core\Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:.\Core\Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:.\Core\Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:.\Core\Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:.\Core\Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:.\Core\Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:.\Core\Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:.\Core\Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:.\Core\Include/core_cm4.h **** }  NVIC_Type;
 427:.\Core\Include/core_cm4.h **** 
 428:.\Core\Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:.\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:.\Core\Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:.\Core\Include/core_cm4.h **** 
 432:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:.\Core\Include/core_cm4.h **** 
 434:.\Core\Include/core_cm4.h **** 
 435:.\Core\Include/core_cm4.h **** /**
 436:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:.\Core\Include/core_cm4.h ****   @{
 440:.\Core\Include/core_cm4.h ****  */
 441:.\Core\Include/core_cm4.h **** 
 442:.\Core\Include/core_cm4.h **** /**
 443:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:.\Core\Include/core_cm4.h ****  */
 445:.\Core\Include/core_cm4.h **** typedef struct
 446:.\Core\Include/core_cm4.h **** {
 447:.\Core\Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:.\Core\Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:.\Core\Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:.\Core\Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:.\Core\Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:.\Core\Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:.\Core\Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:.\Core\Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:.\Core\Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:.\Core\Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:.\Core\Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:.\Core\Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:.\Core\Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:.\Core\Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:.\Core\Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:.\Core\Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:.\Core\Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:.\Core\Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:.\Core\Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:.\Core\Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:.\Core\Include/core_cm4.h **** } SCB_Type;
 469:.\Core\Include/core_cm4.h **** 
 470:.\Core\Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:.\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:.\Core\Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 28


 474:.\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:.\Core\Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:.\Core\Include/core_cm4.h **** 
 477:.\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:.\Core\Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:.\Core\Include/core_cm4.h **** 
 480:.\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:.\Core\Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:.\Core\Include/core_cm4.h **** 
 483:.\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:.\Core\Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:.\Core\Include/core_cm4.h **** 
 486:.\Core\Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:.\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:.\Core\Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:.\Core\Include/core_cm4.h **** 
 490:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:.\Core\Include/core_cm4.h **** 
 493:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:.\Core\Include/core_cm4.h **** 
 496:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:.\Core\Include/core_cm4.h **** 
 499:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:.\Core\Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:.\Core\Include/core_cm4.h **** 
 502:.\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:.\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:.\Core\Include/core_cm4.h **** 
 505:.\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:.\Core\Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:.\Core\Include/core_cm4.h **** 
 508:.\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:.\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:.\Core\Include/core_cm4.h **** 
 511:.\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:.\Core\Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:.\Core\Include/core_cm4.h **** 
 514:.\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:.\Core\Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:.\Core\Include/core_cm4.h **** 
 517:.\Core\Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:.\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:.\Core\Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:.\Core\Include/core_cm4.h **** 
 521:.\Core\Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:.\Core\Include/core_cm4.h **** 
 525:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:.\Core\Include/core_cm4.h **** 
 528:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 29


 531:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:.\Core\Include/core_cm4.h **** 
 534:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:.\Core\Include/core_cm4.h **** 
 537:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:.\Core\Include/core_cm4.h **** 
 540:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:.\Core\Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:.\Core\Include/core_cm4.h **** 
 543:.\Core\Include/core_cm4.h **** /* SCB System Control Register Definitions */
 544:.\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:.\Core\Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:.\Core\Include/core_cm4.h **** 
 547:.\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:.\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:.\Core\Include/core_cm4.h **** 
 550:.\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:.\Core\Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:.\Core\Include/core_cm4.h **** 
 553:.\Core\Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:.\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:.\Core\Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:.\Core\Include/core_cm4.h **** 
 557:.\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:.\Core\Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:.\Core\Include/core_cm4.h **** 
 560:.\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:.\Core\Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:.\Core\Include/core_cm4.h **** 
 563:.\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:.\Core\Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:.\Core\Include/core_cm4.h **** 
 566:.\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:.\Core\Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:.\Core\Include/core_cm4.h **** 
 569:.\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:.\Core\Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:.\Core\Include/core_cm4.h **** 
 572:.\Core\Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:.\Core\Include/core_cm4.h **** 
 576:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:.\Core\Include/core_cm4.h **** 
 579:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:.\Core\Include/core_cm4.h **** 
 582:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:.\Core\Include/core_cm4.h **** 
 585:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 30


 588:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:.\Core\Include/core_cm4.h **** 
 591:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:.\Core\Include/core_cm4.h **** 
 594:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:.\Core\Include/core_cm4.h **** 
 597:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:.\Core\Include/core_cm4.h **** 
 600:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:.\Core\Include/core_cm4.h **** 
 603:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:.\Core\Include/core_cm4.h **** 
 606:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:.\Core\Include/core_cm4.h **** 
 609:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:.\Core\Include/core_cm4.h **** 
 612:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:.\Core\Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:.\Core\Include/core_cm4.h **** 
 615:.\Core\Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:.\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:.\Core\Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:.\Core\Include/core_cm4.h **** 
 619:.\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:.\Core\Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:.\Core\Include/core_cm4.h **** 
 622:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:.\Core\Include/core_cm4.h **** 
 625:.\Core\Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:.\Core\Include/core_cm4.h **** 
 629:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:.\Core\Include/core_cm4.h **** 
 632:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:.\Core\Include/core_cm4.h **** 
 635:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:.\Core\Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:.\Core\Include/core_cm4.h **** 
 638:.\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:.\Core\Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:.\Core\Include/core_cm4.h **** 
 641:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:.\Core\Include/core_cm4.h **** 
 644:.\Core\Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 31


 645:.\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:.\Core\Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:.\Core\Include/core_cm4.h **** 
 648:.\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:.\Core\Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:.\Core\Include/core_cm4.h **** 
 651:.\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:.\Core\Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:.\Core\Include/core_cm4.h **** 
 654:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:.\Core\Include/core_cm4.h **** 
 657:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:.\Core\Include/core_cm4.h **** 
 660:.\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:.\Core\Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:.\Core\Include/core_cm4.h **** 
 663:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:.\Core\Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:.\Core\Include/core_cm4.h **** 
 666:.\Core\Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:.\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:.\Core\Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:.\Core\Include/core_cm4.h **** 
 670:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:.\Core\Include/core_cm4.h **** 
 673:.\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:.\Core\Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:.\Core\Include/core_cm4.h **** 
 676:.\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:.\Core\Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:.\Core\Include/core_cm4.h **** 
 679:.\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:.\Core\Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:.\Core\Include/core_cm4.h **** 
 682:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:.\Core\Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:.\Core\Include/core_cm4.h **** 
 685:.\Core\Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:.\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:.\Core\Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:.\Core\Include/core_cm4.h **** 
 689:.\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:.\Core\Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:.\Core\Include/core_cm4.h **** 
 692:.\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:.\Core\Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:.\Core\Include/core_cm4.h **** 
 695:.\Core\Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:.\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:.\Core\Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:.\Core\Include/core_cm4.h **** 
 699:.\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:.\Core\Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:.\Core\Include/core_cm4.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 32


 702:.\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:.\Core\Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:.\Core\Include/core_cm4.h **** 
 705:.\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:.\Core\Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:.\Core\Include/core_cm4.h **** 
 708:.\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:.\Core\Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:.\Core\Include/core_cm4.h **** 
 711:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:.\Core\Include/core_cm4.h **** 
 713:.\Core\Include/core_cm4.h **** 
 714:.\Core\Include/core_cm4.h **** /**
 715:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:.\Core\Include/core_cm4.h ****   @{
 719:.\Core\Include/core_cm4.h ****  */
 720:.\Core\Include/core_cm4.h **** 
 721:.\Core\Include/core_cm4.h **** /**
 722:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:.\Core\Include/core_cm4.h ****  */
 724:.\Core\Include/core_cm4.h **** typedef struct
 725:.\Core\Include/core_cm4.h **** {
 726:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:.\Core\Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:.\Core\Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:.\Core\Include/core_cm4.h **** } SCnSCB_Type;
 730:.\Core\Include/core_cm4.h **** 
 731:.\Core\Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:.\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:.\Core\Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:.\Core\Include/core_cm4.h **** 
 735:.\Core\Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:.\Core\Include/core_cm4.h **** 
 739:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:.\Core\Include/core_cm4.h **** 
 742:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:.\Core\Include/core_cm4.h **** 
 745:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:.\Core\Include/core_cm4.h **** 
 748:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:.\Core\Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:.\Core\Include/core_cm4.h **** 
 751:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:.\Core\Include/core_cm4.h **** 
 753:.\Core\Include/core_cm4.h **** 
 754:.\Core\Include/core_cm4.h **** /**
 755:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:.\Core\Include/core_cm4.h ****   @{
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 33


 759:.\Core\Include/core_cm4.h ****  */
 760:.\Core\Include/core_cm4.h **** 
 761:.\Core\Include/core_cm4.h **** /**
 762:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:.\Core\Include/core_cm4.h ****  */
 764:.\Core\Include/core_cm4.h **** typedef struct
 765:.\Core\Include/core_cm4.h **** {
 766:.\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:.\Core\Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:.\Core\Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:.\Core\Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:.\Core\Include/core_cm4.h **** } SysTick_Type;
 771:.\Core\Include/core_cm4.h **** 
 772:.\Core\Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:.\Core\Include/core_cm4.h **** 
 776:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:.\Core\Include/core_cm4.h **** 
 779:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:.\Core\Include/core_cm4.h **** 
 782:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:.\Core\Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:.\Core\Include/core_cm4.h **** 
 785:.\Core\Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:.\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:.\Core\Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:.\Core\Include/core_cm4.h **** 
 789:.\Core\Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:.\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:.\Core\Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:.\Core\Include/core_cm4.h **** 
 793:.\Core\Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:.\Core\Include/core_cm4.h **** 
 797:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:.\Core\Include/core_cm4.h **** 
 800:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:.\Core\Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:.\Core\Include/core_cm4.h **** 
 803:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:.\Core\Include/core_cm4.h **** 
 805:.\Core\Include/core_cm4.h **** 
 806:.\Core\Include/core_cm4.h **** /**
 807:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:.\Core\Include/core_cm4.h ****   @{
 811:.\Core\Include/core_cm4.h ****  */
 812:.\Core\Include/core_cm4.h **** 
 813:.\Core\Include/core_cm4.h **** /**
 814:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:.\Core\Include/core_cm4.h ****  */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 34


 816:.\Core\Include/core_cm4.h **** typedef struct
 817:.\Core\Include/core_cm4.h **** {
 818:.\Core\Include/core_cm4.h ****   __OM  union
 819:.\Core\Include/core_cm4.h ****   {
 820:.\Core\Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:.\Core\Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:.\Core\Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:.\Core\Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:.\Core\Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:.\Core\Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:.\Core\Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:.\Core\Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:.\Core\Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:.\Core\Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:.\Core\Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:.\Core\Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:.\Core\Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:.\Core\Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:.\Core\Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:.\Core\Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:.\Core\Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:.\Core\Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:.\Core\Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:.\Core\Include/core_cm4.h **** } ITM_Type;
 848:.\Core\Include/core_cm4.h **** 
 849:.\Core\Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:.\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:.\Core\Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:.\Core\Include/core_cm4.h **** 
 853:.\Core\Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:.\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:.\Core\Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:.\Core\Include/core_cm4.h **** 
 857:.\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:.\Core\Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:.\Core\Include/core_cm4.h **** 
 860:.\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:.\Core\Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:.\Core\Include/core_cm4.h **** 
 863:.\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:.\Core\Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:.\Core\Include/core_cm4.h **** 
 866:.\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:.\Core\Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:.\Core\Include/core_cm4.h **** 
 869:.\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:.\Core\Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:.\Core\Include/core_cm4.h **** 
 872:.\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 35


 873:.\Core\Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:.\Core\Include/core_cm4.h **** 
 875:.\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:.\Core\Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:.\Core\Include/core_cm4.h **** 
 878:.\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:.\Core\Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:.\Core\Include/core_cm4.h **** 
 881:.\Core\Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:.\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:.\Core\Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:.\Core\Include/core_cm4.h **** 
 885:.\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:.\Core\Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:.\Core\Include/core_cm4.h **** 
 888:.\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:.\Core\Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:.\Core\Include/core_cm4.h **** 
 891:.\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:.\Core\Include/core_cm4.h **** 
 893:.\Core\Include/core_cm4.h **** 
 894:.\Core\Include/core_cm4.h **** /**
 895:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:.\Core\Include/core_cm4.h ****   @{
 899:.\Core\Include/core_cm4.h ****  */
 900:.\Core\Include/core_cm4.h **** 
 901:.\Core\Include/core_cm4.h **** /**
 902:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:.\Core\Include/core_cm4.h ****  */
 904:.\Core\Include/core_cm4.h **** typedef struct
 905:.\Core\Include/core_cm4.h **** {
 906:.\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:.\Core\Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:.\Core\Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:.\Core\Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:.\Core\Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:.\Core\Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:.\Core\Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:.\Core\Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:.\Core\Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:.\Core\Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:.\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:.\Core\Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:.\Core\Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:.\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:.\Core\Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:.\Core\Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:.\Core\Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:.\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:.\Core\Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:.\Core\Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:.\Core\Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:.\Core\Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:.\Core\Include/core_cm4.h **** } DWT_Type;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 36


 930:.\Core\Include/core_cm4.h **** 
 931:.\Core\Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:.\Core\Include/core_cm4.h **** 
 935:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:.\Core\Include/core_cm4.h **** 
 938:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:.\Core\Include/core_cm4.h **** 
 941:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:.\Core\Include/core_cm4.h **** 
 944:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:.\Core\Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:.\Core\Include/core_cm4.h **** 
 947:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:.\Core\Include/core_cm4.h **** 
 950:.\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:.\Core\Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:.\Core\Include/core_cm4.h **** 
 953:.\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:.\Core\Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:.\Core\Include/core_cm4.h **** 
 956:.\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:.\Core\Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:.\Core\Include/core_cm4.h **** 
 959:.\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:.\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:.\Core\Include/core_cm4.h **** 
 962:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:.\Core\Include/core_cm4.h **** 
 965:.\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:.\Core\Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:.\Core\Include/core_cm4.h **** 
 968:.\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:.\Core\Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:.\Core\Include/core_cm4.h **** 
 971:.\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:.\Core\Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:.\Core\Include/core_cm4.h **** 
 974:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:.\Core\Include/core_cm4.h **** 
 977:.\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:.\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:.\Core\Include/core_cm4.h **** 
 980:.\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:.\Core\Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:.\Core\Include/core_cm4.h **** 
 983:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:.\Core\Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:.\Core\Include/core_cm4.h **** 
 986:.\Core\Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 37


 987:.\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:.\Core\Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:.\Core\Include/core_cm4.h **** 
 990:.\Core\Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:.\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:.\Core\Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:.\Core\Include/core_cm4.h **** 
 994:.\Core\Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:.\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:.\Core\Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:.\Core\Include/core_cm4.h **** 
 998:.\Core\Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:.\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:.\Core\Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:.\Core\Include/core_cm4.h **** 
1002:.\Core\Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:.\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:.\Core\Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:.\Core\Include/core_cm4.h **** 
1006:.\Core\Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:.\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:.\Core\Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:.\Core\Include/core_cm4.h **** 
1010:.\Core\Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:.\Core\Include/core_cm4.h **** 
1014:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:.\Core\Include/core_cm4.h **** 
1017:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:.\Core\Include/core_cm4.h **** 
1020:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:.\Core\Include/core_cm4.h **** 
1023:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:.\Core\Include/core_cm4.h **** 
1026:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:.\Core\Include/core_cm4.h **** 
1029:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:.\Core\Include/core_cm4.h **** 
1032:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:.\Core\Include/core_cm4.h **** 
1035:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:.\Core\Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:.\Core\Include/core_cm4.h **** 
1038:.\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:.\Core\Include/core_cm4.h **** 
1040:.\Core\Include/core_cm4.h **** 
1041:.\Core\Include/core_cm4.h **** /**
1042:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 38


1044:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:.\Core\Include/core_cm4.h ****   @{
1046:.\Core\Include/core_cm4.h ****  */
1047:.\Core\Include/core_cm4.h **** 
1048:.\Core\Include/core_cm4.h **** /**
1049:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:.\Core\Include/core_cm4.h ****  */
1051:.\Core\Include/core_cm4.h **** typedef struct
1052:.\Core\Include/core_cm4.h **** {
1053:.\Core\Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:.\Core\Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:.\Core\Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:.\Core\Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:.\Core\Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:.\Core\Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:.\Core\Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:.\Core\Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:.\Core\Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:.\Core\Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:.\Core\Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:.\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:.\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:.\Core\Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:.\Core\Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:.\Core\Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:.\Core\Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:.\Core\Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:.\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:.\Core\Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:.\Core\Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:.\Core\Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:.\Core\Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:.\Core\Include/core_cm4.h **** } TPI_Type;
1078:.\Core\Include/core_cm4.h **** 
1079:.\Core\Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:.\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:.\Core\Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:.\Core\Include/core_cm4.h **** 
1083:.\Core\Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:.\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:.\Core\Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:.\Core\Include/core_cm4.h **** 
1087:.\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:.\Core\Include/core_cm4.h **** 
1091:.\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:.\Core\Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:.\Core\Include/core_cm4.h **** 
1094:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:.\Core\Include/core_cm4.h **** 
1097:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:.\Core\Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:.\Core\Include/core_cm4.h **** 
1100:.\Core\Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 39


1101:.\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:.\Core\Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:.\Core\Include/core_cm4.h **** 
1104:.\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:.\Core\Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:.\Core\Include/core_cm4.h **** 
1107:.\Core\Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:.\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:.\Core\Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:.\Core\Include/core_cm4.h **** 
1111:.\Core\Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:.\Core\Include/core_cm4.h **** 
1115:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:.\Core\Include/core_cm4.h **** 
1118:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:.\Core\Include/core_cm4.h **** 
1121:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:.\Core\Include/core_cm4.h **** 
1124:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:.\Core\Include/core_cm4.h **** 
1127:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:.\Core\Include/core_cm4.h **** 
1130:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:.\Core\Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:.\Core\Include/core_cm4.h **** 
1133:.\Core\Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:.\Core\Include/core_cm4.h **** 
1137:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:.\Core\Include/core_cm4.h **** 
1140:.\Core\Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:.\Core\Include/core_cm4.h **** 
1144:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:.\Core\Include/core_cm4.h **** 
1147:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:.\Core\Include/core_cm4.h **** 
1150:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:.\Core\Include/core_cm4.h **** 
1153:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:.\Core\Include/core_cm4.h **** 
1156:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 40


1158:.\Core\Include/core_cm4.h **** 
1159:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:.\Core\Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:.\Core\Include/core_cm4.h **** 
1162:.\Core\Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:.\Core\Include/core_cm4.h **** 
1166:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:.\Core\Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:.\Core\Include/core_cm4.h **** 
1169:.\Core\Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:.\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:.\Core\Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:.\Core\Include/core_cm4.h **** 
1173:.\Core\Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:.\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:.\Core\Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:.\Core\Include/core_cm4.h **** 
1177:.\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:.\Core\Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:.\Core\Include/core_cm4.h **** 
1180:.\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:.\Core\Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:.\Core\Include/core_cm4.h **** 
1183:.\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:.\Core\Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:.\Core\Include/core_cm4.h **** 
1186:.\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:.\Core\Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:.\Core\Include/core_cm4.h **** 
1189:.\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:.\Core\Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:.\Core\Include/core_cm4.h **** 
1192:.\Core\Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:.\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:.\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:.\Core\Include/core_cm4.h **** 
1196:.\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:.\Core\Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:.\Core\Include/core_cm4.h **** 
1199:.\Core\Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:.\Core\Include/core_cm4.h **** 
1201:.\Core\Include/core_cm4.h **** 
1202:.\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:.\Core\Include/core_cm4.h **** /**
1204:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:.\Core\Include/core_cm4.h ****   @{
1208:.\Core\Include/core_cm4.h ****  */
1209:.\Core\Include/core_cm4.h **** 
1210:.\Core\Include/core_cm4.h **** /**
1211:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:.\Core\Include/core_cm4.h ****  */
1213:.\Core\Include/core_cm4.h **** typedef struct
1214:.\Core\Include/core_cm4.h **** {
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 41


1215:.\Core\Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:.\Core\Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:.\Core\Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:.\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:.\Core\Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:.\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:.\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:.\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:.\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:.\Core\Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:.\Core\Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:.\Core\Include/core_cm4.h **** } MPU_Type;
1227:.\Core\Include/core_cm4.h **** 
1228:.\Core\Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:.\Core\Include/core_cm4.h **** 
1230:.\Core\Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:.\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:.\Core\Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:.\Core\Include/core_cm4.h **** 
1234:.\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:.\Core\Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:.\Core\Include/core_cm4.h **** 
1237:.\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:.\Core\Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:.\Core\Include/core_cm4.h **** 
1240:.\Core\Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:.\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:.\Core\Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:.\Core\Include/core_cm4.h **** 
1244:.\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:.\Core\Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:.\Core\Include/core_cm4.h **** 
1247:.\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:.\Core\Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:.\Core\Include/core_cm4.h **** 
1250:.\Core\Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:.\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:.\Core\Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:.\Core\Include/core_cm4.h **** 
1254:.\Core\Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:.\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:.\Core\Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:.\Core\Include/core_cm4.h **** 
1258:.\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:.\Core\Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:.\Core\Include/core_cm4.h **** 
1261:.\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:.\Core\Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:.\Core\Include/core_cm4.h **** 
1264:.\Core\Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:.\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:.\Core\Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:.\Core\Include/core_cm4.h **** 
1268:.\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:.\Core\Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:.\Core\Include/core_cm4.h **** 
1271:.\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 42


1272:.\Core\Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:.\Core\Include/core_cm4.h **** 
1274:.\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:.\Core\Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:.\Core\Include/core_cm4.h **** 
1277:.\Core\Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:.\Core\Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:.\Core\Include/core_cm4.h **** 
1280:.\Core\Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:.\Core\Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:.\Core\Include/core_cm4.h **** 
1283:.\Core\Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:.\Core\Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:.\Core\Include/core_cm4.h **** 
1286:.\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:.\Core\Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:.\Core\Include/core_cm4.h **** 
1289:.\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:.\Core\Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:.\Core\Include/core_cm4.h **** 
1292:.\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:.\Core\Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:.\Core\Include/core_cm4.h **** 
1295:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:.\Core\Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:.\Core\Include/core_cm4.h **** 
1298:.\Core\Include/core_cm4.h **** 
1299:.\Core\Include/core_cm4.h **** /**
1300:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:.\Core\Include/core_cm4.h ****   @{
1304:.\Core\Include/core_cm4.h ****  */
1305:.\Core\Include/core_cm4.h **** 
1306:.\Core\Include/core_cm4.h **** /**
1307:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:.\Core\Include/core_cm4.h ****  */
1309:.\Core\Include/core_cm4.h **** typedef struct
1310:.\Core\Include/core_cm4.h **** {
1311:.\Core\Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:.\Core\Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:.\Core\Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:.\Core\Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:.\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:.\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:.\Core\Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:.\Core\Include/core_cm4.h **** } FPU_Type;
1319:.\Core\Include/core_cm4.h **** 
1320:.\Core\Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:.\Core\Include/core_cm4.h **** 
1324:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:.\Core\Include/core_cm4.h **** 
1327:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 43


1329:.\Core\Include/core_cm4.h **** 
1330:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:.\Core\Include/core_cm4.h **** 
1333:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:.\Core\Include/core_cm4.h **** 
1336:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:.\Core\Include/core_cm4.h **** 
1339:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:.\Core\Include/core_cm4.h **** 
1342:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:.\Core\Include/core_cm4.h **** 
1345:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:.\Core\Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:.\Core\Include/core_cm4.h **** 
1348:.\Core\Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:.\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:.\Core\Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:.\Core\Include/core_cm4.h **** 
1352:.\Core\Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:.\Core\Include/core_cm4.h **** 
1356:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:.\Core\Include/core_cm4.h **** 
1359:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:.\Core\Include/core_cm4.h **** 
1362:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:.\Core\Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:.\Core\Include/core_cm4.h **** 
1365:.\Core\Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:.\Core\Include/core_cm4.h **** 
1369:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:.\Core\Include/core_cm4.h **** 
1372:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:.\Core\Include/core_cm4.h **** 
1375:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:.\Core\Include/core_cm4.h **** 
1378:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:.\Core\Include/core_cm4.h **** 
1381:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:.\Core\Include/core_cm4.h **** 
1384:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 44


1386:.\Core\Include/core_cm4.h **** 
1387:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:.\Core\Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:.\Core\Include/core_cm4.h **** 
1390:.\Core\Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:.\Core\Include/core_cm4.h **** 
1394:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:.\Core\Include/core_cm4.h **** 
1397:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:.\Core\Include/core_cm4.h **** 
1400:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:.\Core\Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:.\Core\Include/core_cm4.h **** 
1403:.\Core\Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:.\Core\Include/core_cm4.h **** 
1405:.\Core\Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:.\Core\Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:.\Core\Include/core_cm4.h **** 
1408:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:.\Core\Include/core_cm4.h **** 
1410:.\Core\Include/core_cm4.h **** 
1411:.\Core\Include/core_cm4.h **** /**
1412:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:.\Core\Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:.\Core\Include/core_cm4.h ****   @{
1416:.\Core\Include/core_cm4.h ****  */
1417:.\Core\Include/core_cm4.h **** 
1418:.\Core\Include/core_cm4.h **** /**
1419:.\Core\Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:.\Core\Include/core_cm4.h ****  */
1421:.\Core\Include/core_cm4.h **** typedef struct
1422:.\Core\Include/core_cm4.h **** {
1423:.\Core\Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:.\Core\Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:.\Core\Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:.\Core\Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:.\Core\Include/core_cm4.h **** } CoreDebug_Type;
1428:.\Core\Include/core_cm4.h **** 
1429:.\Core\Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:.\Core\Include/core_cm4.h **** 
1433:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:.\Core\Include/core_cm4.h **** 
1436:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:.\Core\Include/core_cm4.h **** 
1439:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:.\Core\Include/core_cm4.h **** 
1442:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 45


1443:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:.\Core\Include/core_cm4.h **** 
1445:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:.\Core\Include/core_cm4.h **** 
1448:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:.\Core\Include/core_cm4.h **** 
1451:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:.\Core\Include/core_cm4.h **** 
1454:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:.\Core\Include/core_cm4.h **** 
1457:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:.\Core\Include/core_cm4.h **** 
1460:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:.\Core\Include/core_cm4.h **** 
1463:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:.\Core\Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:.\Core\Include/core_cm4.h **** 
1466:.\Core\Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:.\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:.\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:.\Core\Include/core_cm4.h **** 
1470:.\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:.\Core\Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:.\Core\Include/core_cm4.h **** 
1473:.\Core\Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:.\Core\Include/core_cm4.h **** 
1477:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:.\Core\Include/core_cm4.h **** 
1480:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:.\Core\Include/core_cm4.h **** 
1483:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:.\Core\Include/core_cm4.h **** 
1486:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:.\Core\Include/core_cm4.h **** 
1489:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:.\Core\Include/core_cm4.h **** 
1492:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:.\Core\Include/core_cm4.h **** 
1495:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:.\Core\Include/core_cm4.h **** 
1498:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 46


1500:.\Core\Include/core_cm4.h **** 
1501:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:.\Core\Include/core_cm4.h **** 
1504:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:.\Core\Include/core_cm4.h **** 
1507:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:.\Core\Include/core_cm4.h **** 
1510:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:.\Core\Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:.\Core\Include/core_cm4.h **** 
1513:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:.\Core\Include/core_cm4.h **** 
1515:.\Core\Include/core_cm4.h **** 
1516:.\Core\Include/core_cm4.h **** /**
1517:.\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:.\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:.\Core\Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:.\Core\Include/core_cm4.h ****   @{
1521:.\Core\Include/core_cm4.h ****  */
1522:.\Core\Include/core_cm4.h **** 
1523:.\Core\Include/core_cm4.h **** /**
1524:.\Core\Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:.\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:.\Core\Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:.\Core\Include/core_cm4.h ****   \return           Masked and shifted value.
1528:.\Core\Include/core_cm4.h **** */
1529:.\Core\Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:.\Core\Include/core_cm4.h **** 
1531:.\Core\Include/core_cm4.h **** /**
1532:.\Core\Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:.\Core\Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:.\Core\Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:.\Core\Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:.\Core\Include/core_cm4.h **** */
1537:.\Core\Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:.\Core\Include/core_cm4.h **** 
1539:.\Core\Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:.\Core\Include/core_cm4.h **** 
1541:.\Core\Include/core_cm4.h **** 
1542:.\Core\Include/core_cm4.h **** /**
1543:.\Core\Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:.\Core\Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:.\Core\Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:.\Core\Include/core_cm4.h ****   @{
1547:.\Core\Include/core_cm4.h ****  */
1548:.\Core\Include/core_cm4.h **** 
1549:.\Core\Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:.\Core\Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:.\Core\Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:.\Core\Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:.\Core\Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:.\Core\Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:.\Core\Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:.\Core\Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 47


1557:.\Core\Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:.\Core\Include/core_cm4.h **** 
1559:.\Core\Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:.\Core\Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:.\Core\Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:.\Core\Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:.\Core\Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:.\Core\Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:.\Core\Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:.\Core\Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:.\Core\Include/core_cm4.h **** 
1568:.\Core\Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:.\Core\Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:.\Core\Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:.\Core\Include/core_cm4.h **** #endif
1572:.\Core\Include/core_cm4.h **** 
1573:.\Core\Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:.\Core\Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:.\Core\Include/core_cm4.h **** 
1576:.\Core\Include/core_cm4.h **** /*@} */
1577:.\Core\Include/core_cm4.h **** 
1578:.\Core\Include/core_cm4.h **** 
1579:.\Core\Include/core_cm4.h **** 
1580:.\Core\Include/core_cm4.h **** /*******************************************************************************
1581:.\Core\Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:.\Core\Include/core_cm4.h ****   Core Function Interface contains:
1583:.\Core\Include/core_cm4.h ****   - Core NVIC Functions
1584:.\Core\Include/core_cm4.h ****   - Core SysTick Functions
1585:.\Core\Include/core_cm4.h ****   - Core Debug Functions
1586:.\Core\Include/core_cm4.h ****   - Core Register Access Functions
1587:.\Core\Include/core_cm4.h ****  ******************************************************************************/
1588:.\Core\Include/core_cm4.h **** /**
1589:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:.\Core\Include/core_cm4.h **** */
1591:.\Core\Include/core_cm4.h **** 
1592:.\Core\Include/core_cm4.h **** 
1593:.\Core\Include/core_cm4.h **** 
1594:.\Core\Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:.\Core\Include/core_cm4.h **** /**
1596:.\Core\Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:.\Core\Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:.\Core\Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:.\Core\Include/core_cm4.h ****   @{
1600:.\Core\Include/core_cm4.h ****  */
1601:.\Core\Include/core_cm4.h **** 
1602:.\Core\Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:.\Core\Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:.\Core\Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:.\Core\Include/core_cm4.h ****   #endif
1606:.\Core\Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:.\Core\Include/core_cm4.h **** #else
1608:.\Core\Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:.\Core\Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:.\Core\Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:.\Core\Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:.\Core\Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:.\Core\Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 48


1614:.\Core\Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:.\Core\Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:.\Core\Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:.\Core\Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:.\Core\Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:.\Core\Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:.\Core\Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:.\Core\Include/core_cm4.h **** 
1622:.\Core\Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:.\Core\Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:.\Core\Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:.\Core\Include/core_cm4.h ****   #endif
1626:.\Core\Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:.\Core\Include/core_cm4.h **** #else
1628:.\Core\Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:.\Core\Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:.\Core\Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:.\Core\Include/core_cm4.h **** 
1632:.\Core\Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:.\Core\Include/core_cm4.h **** 
1634:.\Core\Include/core_cm4.h **** 
1635:.\Core\Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:.\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:.\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:.\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:.\Core\Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:.\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:.\Core\Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:.\Core\Include/core_cm4.h **** 
1643:.\Core\Include/core_cm4.h **** 
1644:.\Core\Include/core_cm4.h **** /**
1645:.\Core\Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:.\Core\Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:.\Core\Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:.\Core\Include/core_cm4.h ****            Only values from 0..7 are used.
1649:.\Core\Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:.\Core\Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:.\Core\Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:.\Core\Include/core_cm4.h ****  */
1653:.\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:.\Core\Include/core_cm4.h **** {
1655:.\Core\Include/core_cm4.h ****   uint32_t reg_value;
1656:.\Core\Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:.\Core\Include/core_cm4.h **** 
1658:.\Core\Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:.\Core\Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:.\Core\Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:.\Core\Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:.\Core\Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:.\Core\Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:.\Core\Include/core_cm4.h **** }
1665:.\Core\Include/core_cm4.h **** 
1666:.\Core\Include/core_cm4.h **** 
1667:.\Core\Include/core_cm4.h **** /**
1668:.\Core\Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:.\Core\Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:.\Core\Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 49


1671:.\Core\Include/core_cm4.h ****  */
1672:.\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:.\Core\Include/core_cm4.h **** {
1674:.\Core\Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:.\Core\Include/core_cm4.h **** }
1676:.\Core\Include/core_cm4.h **** 
1677:.\Core\Include/core_cm4.h **** 
1678:.\Core\Include/core_cm4.h **** /**
1679:.\Core\Include/core_cm4.h ****   \brief   Enable Interrupt
1680:.\Core\Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:.\Core\Include/core_cm4.h ****  */
1684:.\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:.\Core\Include/core_cm4.h **** {
1686:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 330              		.loc 3 1686 0
 331 008e 002B     		cmp	r3, #0
 332 0090 08DB     		blt	.L15
1687:.\Core\Include/core_cm4.h ****   {
1688:.\Core\Include/core_cm4.h ****     __COMPILER_BARRIER();
 333              		.loc 3 1688 0
1689:.\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 334              		.loc 3 1689 0
 335 0092 5909     		lsrs	r1, r3, #5
 336 0094 03F01F03 		and	r3, r3, #31
 337              	.LVL31:
 338 0098 0122     		movs	r2, #1
 339 009a 02FA03F3 		lsl	r3, r2, r3
 340 009e 044A     		ldr	r2, .L22+8
 341 00a0 42F82130 		str	r3, [r2, r1, lsl #2]
 342              	.LVL32:
1690:.\Core\Include/core_cm4.h ****     __COMPILER_BARRIER();
 343              		.loc 3 1690 0
 344              	.L15:
 345              	.LBE53:
 346              	.LBE52:
 129:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 347              		.loc 1 129 0
 348 00a4 0FB0     		add	sp, sp, #60
 349              		.cfi_def_cfa_offset 20
 350              		@ sp needed
 351 00a6 F0BD     		pop	{r4, r5, r6, r7, pc}
 352              	.LVL33:
 353              	.L23:
 354              		.align	2
 355              	.L22:
 356 00a8 00000000 		.word	.LC0
 357 00ac 00000000 		.word	cy_device
 358 00b0 00E100E0 		.word	-536813312
 359              		.cfi_endproc
 360              	.LFE158:
 361              		.size	Cy_IPC_Pipe_Init, .-Cy_IPC_Pipe_Init
 362              		.section	.text.Cy_IPC_Pipe_SendMessage,"ax",%progbits
 363              		.align	2
 364              		.global	Cy_IPC_Pipe_SendMessage
 365              		.thumb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 50


 366              		.thumb_func
 367              		.type	Cy_IPC_Pipe_SendMessage, %function
 368              	Cy_IPC_Pipe_SendMessage:
 369              	.LFB160:
 207:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     }
 208:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 209:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 210:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 211:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
 212:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_SendMessage
 213:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 214:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 215:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This function is used to send a message from one endpoint to another.  It
 216:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * generates an interrupt on the endpoint that receives the message and a
 217:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * release interrupt to the sender to acknowledge the message has been processed.
 218:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 219:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param toAddr
 220:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 221:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * of the endpoint to which you are sending the message.
 222:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 223:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param fromAddr
 224:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 225:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * of the endpoint from which the message is being sent.
 226:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 227:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param msgPtr
 228:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Pointer to the message structure to be sent.
 229:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 230:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param callBackPtr
 231:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Pointer to the Release callback function.
 232:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 233:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \return
 234:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_SUCCESS:          Message was sent to the other end of the pipe
 235:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_ERROR_BAD_HANDLE: The handle provided for the pipe was not valid
 236:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_ERROR_SEND_BUSY:  The pipe is already busy sending a message
 237:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 238:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \funcusage
 239:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myReleaseCallback
 240:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_SendMessage
 241:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 242:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
 243:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** cy_en_ipc_pipe_status_t Cy_IPC_Pipe_SendMessage(uint32_t toAddr, uint32_t fromAddr,
 244:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                                                 void * msgPtr, cy_ipc_pipe_relcallback_ptr_t callBa
 245:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
 370              		.loc 1 245 0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 0
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              	.LVL34:
 375 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 376              		.cfi_def_cfa_offset 24
 377              		.cfi_offset 3, -24
 378              		.cfi_offset 4, -20
 379              		.cfi_offset 5, -16
 380              		.cfi_offset 6, -12
 381              		.cfi_offset 7, -8
 382              		.cfi_offset 14, -4
 383 0002 0646     		mov	r6, r0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 51


 384 0004 0F46     		mov	r7, r1
 385 0006 1D46     		mov	r5, r3
 246:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_en_ipc_pipe_status_t  returnStatus;
 247:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     uint32_t releaseMask;
 248:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     uint32_t notifyMask;
 249:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 250:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * fromEp;
 251:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * toEp;
 252:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 253:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != msgPtr);
 386              		.loc 1 253 0
 387 0008 1446     		mov	r4, r2
 388 000a 1AB9     		cbnz	r2, .L25
 389              		.loc 1 253 0 is_stmt 0 discriminator 1
 390 000c FD21     		movs	r1, #253
 391              	.LVL35:
 392 000e 1F48     		ldr	r0, .L35
 393              	.LVL36:
 394 0010 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 395              	.LVL37:
 396              	.L25:
 254:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 397              		.loc 1 254 0 is_stmt 1
 398 0014 1E4B     		ldr	r3, .L35+4
 399 0016 1B68     		ldr	r3, [r3]
 400 0018 1BB9     		cbnz	r3, .L26
 401              		.loc 1 254 0 is_stmt 0 discriminator 1
 402 001a FE21     		movs	r1, #254
 403 001c 1B48     		ldr	r0, .L35
 404 001e FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 405              	.LVL38:
 406              	.L26:
 255:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 256:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     toEp   = &(cy_ipc_pipe_epArray[toAddr]);
 407              		.loc 1 256 0 is_stmt 1
 408 0022 1B4B     		ldr	r3, .L35+4
 409 0024 1B68     		ldr	r3, [r3]
 410 0026 2C21     		movs	r1, #44
 411 0028 01FB0630 		mla	r0, r1, r6, r3
 412              	.LVL39:
 257:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     fromEp = &cy_ipc_pipe_epArray[fromAddr];
 413              		.loc 1 257 0
 414 002c 01FB0731 		mla	r1, r1, r7, r3
 415              	.LVL40:
 258:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 259:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Create the release mask for the "fromAddr" channel's interrupt channel */
 260:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     releaseMask =  (uint32_t)(1ul << (fromEp->intrChan));
 416              		.loc 1 260 0
 417 0030 4B68     		ldr	r3, [r1, #4]
 418 0032 0122     		movs	r2, #1
 419 0034 02FA03F3 		lsl	r3, r2, r3
 420              	.LVL41:
 261:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 262:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Shift into position */
 263:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     releaseMask = _VAL2FLD(CY_IPC_PIPE_MSG_RELEASE, releaseMask);
 421              		.loc 1 263 0
 422 0038 1B04     		lsls	r3, r3, #16
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 52


 423              	.LVL42:
 264:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 265:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Create the notify mask for the "toAddr" channel's interrupt channel */
 266:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     notifyMask  =  (uint32_t)(1ul << (toEp->intrChan));
 424              		.loc 1 266 0
 425 003a 4668     		ldr	r6, [r0, #4]
 426              	.LVL43:
 427 003c 02FA06F6 		lsl	r6, r2, r6
 428              	.LVL44:
 267:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 268:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Check if IPC channel valid */
 269:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     if( toEp->ipcPtr != NULL)
 429              		.loc 1 269 0
 430 0040 0269     		ldr	r2, [r0, #16]
 431 0042 EAB1     		cbz	r2, .L30
 270:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     {
 271:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         if(fromEp->busy == CY_IPC_PIPE_ENDPOINT_NOTBUSY)
 432              		.loc 1 271 0
 433 0044 8F69     		ldr	r7, [r1, #24]
 434              	.LVL45:
 435 0046 EFB9     		cbnz	r7, .L31
 436              	.LVL46:
 437              	.LBB54:
 438              	.LBB55:
 514:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 515:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 516:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 517:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 518:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetInterruptMask
 519:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 520:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 521:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is used to read the interrupt mask.
 522:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 523:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 524:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from
 525:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * the IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 526:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 527:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 528:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   The return value is encoded as follows
 529:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <table>
 530:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><th>Interrupt sources   <th>Value
 531:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_RELEASE   <td>Xth bit set
 532:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_NOTIFY    <td>X+16th bit set
 533:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </table>
 534:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 535:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 536:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatusMasked
 537:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 538:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 539:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptMask(IPC_INTR_STRUCT_Type const * base)
 540:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 541:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return REG_IPC_INTR_STRUCT_INTR_MASK(base);
 542:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 543:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 544:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 545:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 546:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetInterruptStatusMasked
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 53


 547:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 548:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 549:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is used to read the active unmasked interrupt. This function
 550:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * can be used in the interrupt service routine to find which source triggered
 551:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * the interrupt.
 552:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 553:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 554:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 555:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 556:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 557:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 558:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   The return value is encoded as follows
 559:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <table>
 560:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><th>Interrupt sources   <th>Value
 561:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_RELEASE   <td>Xth bit set
 562:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_NOTIFY    <td>X+16th bit set
 563:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </table>
 564:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 565:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 566:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatusMasked
 567:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 568:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 569:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptStatusMasked (IPC_INTR_STRUCT_Type const * base)
 570:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 571:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return REG_IPC_INTR_STRUCT_INTR_MASKED(base);
 572:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 573:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 574:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 575:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 576:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetInterruptStatus
 577:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 578:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 579:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is used to read the pending interrupts. Note that this read is
 580:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * an unmasked read of the interrupt status. Interrupt sources read as active by
 581:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * this function would generate interrupts only if they were not masked.
 582:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 583:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 584:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 585:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 586:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 587:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 588:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   The return value is encoded as follows
 589:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <table>
 590:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><th>Interrupt sources   <th>Value
 591:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_RELEASE   <td>Xth bit set
 592:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   <tr><td>Ipc_PORTX_NOTIFY    <td>X+16th bit set
 593:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   </table>
 594:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 595:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 596:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatus
 597:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 598:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 599:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetInterruptStatus(IPC_INTR_STRUCT_Type const * base)
 600:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 601:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return REG_IPC_INTR_STRUCT_INTR(base);
 602:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 603:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 54


 604:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 605:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 606:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_SetInterrupt
 607:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 608:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 609:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is used to set the interrupt source. This function can be used
 610:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * to activate interrupts through software.
 611:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \note That interrupt sources set using this interrupt would generate interrupts
 612:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * only if they are not masked.
 613:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 614:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 615:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 616:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 617:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 618:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param ipcReleaseMask
 619:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 620:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * release event.
 621:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 622:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param ipcAcquireMask
 623:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 624:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * notify event.
 625:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 626:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 627:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_SetInterrupt
 628:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 629:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 630:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_SetInterrupt(IPC_INTR_STRUCT_Type* base, uint32_t ipcReleaseMask, 
 631:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 632:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcAcquireMask  & ~(uint32_t)(IPC_STRUCT_NOTIFY_INTR_NOTIFY_Msk)));
 633:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcReleaseMask & ~(uint32_t)(IPC_STRUCT_RELEASE_INTR_RELEASE_Msk)));
 634:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     REG_IPC_INTR_STRUCT_INTR_SET(base) =  _VAL2FLD( IPC_INTR_STRUCT_INTR_NOTIFY,  ipcAcquireMask ) 
 635:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****                       _VAL2FLD( IPC_INTR_STRUCT_INTR_RELEASE, ipcReleaseMask );
 636:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 637:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 638:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 639:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 640:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ClearInterrupt
 641:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 642:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 643:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is used to clear the interrupt source. Use this function to clear
 644:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * a pending interrupt source in the interrupt status.
 645:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 646:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 647:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This is a handle to the IPC interrupt. This handle can be calculated from the
 648:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * IPC interrupt number using \ref Cy_IPC_Drv_GetIntrBaseAddr.
 649:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 650:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param ipcReleaseMask
 651:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 652:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * release event.
 653:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 654:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param ipcAcquireMask
 655:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * An encoded list of all IPC channels that can trigger the interrupt on a
 656:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * notify event.
 657:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 658:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 659:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetInterruptStatusMasked
 660:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 55


 661:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 662:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_ClearInterrupt(IPC_INTR_STRUCT_Type* base, uint32_t ipcReleaseMask
 663:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 664:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcAcquireMask  & ~(uint32_t)(IPC_STRUCT_NOTIFY_INTR_NOTIFY_Msk)));
 665:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (ipcReleaseMask & ~(uint32_t)(IPC_STRUCT_RELEASE_INTR_RELEASE_Msk)));
 666:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     REG_IPC_INTR_STRUCT_INTR(base) =  _VAL2FLD(IPC_INTR_STRUCT_INTR_NOTIFY,  ipcAcquireMask) |
 667:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****                   _VAL2FLD(IPC_INTR_STRUCT_INTR_RELEASE, ipcReleaseMask);
 668:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     (void)REG_IPC_INTR_STRUCT_INTR(base);  /* Read the register to flush the cache */
 669:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 670:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 671:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** \} group_ipc_functions */
 672:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 673:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /** \} group_ipc */
 674:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 675:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 676:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 677:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_AcquireNotify
 678:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 679:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 680:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The function generates a acquire notification event by IPC interrupt structure.
 681:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 682:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 683:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 684:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of the IPC channel.
 685:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 686:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 687:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 688:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param notifyEventIntr
 689:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Bit encoded list of IPC interrupt structures that are triggered
 690:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * by a notification. Bit number correspond to number of the IPC interrupt
 691:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * structure.
 692:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 693:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 694:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_LockAcquire
 695:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 696:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 697:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_AcquireNotify (IPC_STRUCT_Type* base, uint32_t notifyEventIntr)
 698:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 699:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (notifyEventIntr  & ~(uint32_t)(IPC_STRUCT_NOTIFY_INTR_NOTIFY_Msk)));
 700:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     REG_IPC_STRUCT_NOTIFY(base) = _VAL2FLD(IPC_STRUCT_NOTIFY_INTR_NOTIFY, notifyEventIntr);
 701:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 702:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 703:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 704:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 705:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ReleaseNotify
 706:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 707:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 708:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The function generates a release notification event by IPC interrupt structure.
 709:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 710:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 711:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 712:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of the IPC channel.
 713:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 714:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 715:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 716:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param notifyEventIntr
 717:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Bit encoded list of IPC interrupt lines that are triggered by a notification.
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 56


 718:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 719:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 720:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_ReadMsgWord
 721:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 722:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 723:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void  Cy_IPC_Drv_ReleaseNotify (IPC_STRUCT_Type* base, uint32_t notifyEventIntr)
 724:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 725:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(0ul == (notifyEventIntr  & ~(uint32_t)(IPC_INTR_STRUCT_INTR_RELEASE_Msk)));
 726:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     REG_IPC_STRUCT_RELEASE(base) = _VAL2FLD(IPC_INTR_STRUCT_INTR_RELEASE, notifyEventIntr);
 727:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 728:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 729:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 730:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 731:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_WriteDataValue
 732:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 733:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 734:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The function writes a value to the DATA register of the IPC channel.
 735:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 736:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is internal and should not be called directly by user
 737:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * software.
 738:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 739:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 740:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 741:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of the IPC channel.
 742:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 743:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 744:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 745:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param dataValue
 746:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Value to be written.
 747:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 748:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 749:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE void     Cy_IPC_Drv_WriteDataValue (IPC_STRUCT_Type* base, uint32_t dataValue)
 750:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 751:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     REG_IPC_STRUCT_DATA(base) = dataValue;
 752:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 753:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 754:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 755:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 756:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ReadDataValue
 757:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 758:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 759:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The function reads a value from the DATA register of the IPC channel.
 760:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 761:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is internal and should not be called directly by user
 762:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * software.
 763:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 764:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 765:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 766:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of the IPC channel.
 767:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 768:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 769:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 770:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 771:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Value from DATA register.
 772:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 773:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 774:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ReadDataValue (IPC_STRUCT_Type const * base)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 57


 775:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 776:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return REG_IPC_STRUCT_DATA(base);
 777:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 778:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 779:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 780:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 781:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_IsLockAcquired
 782:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 783:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 784:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The function is used to test the status of an IPC channel. The function
 785:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * tells the reader if the IPC channel was in the locked or released state.
 786:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 787:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 788:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 789:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of the IPC channel.
 790:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 791:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 792:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 793:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 794:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   Status for the function:
 795:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   true:  The IPC channel is in the Locked state.
 796:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   false: The IPC channel is in the Released state.
 797:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 798:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 799:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_LockAcquire
 800:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 801:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 802:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE bool Cy_IPC_Drv_IsLockAcquired (IPC_STRUCT_Type const * base)
 803:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 804:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return ( 0u != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_LOCK_STATUS(base)) );
 805:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 806:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 807:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 808:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 809:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_GetLockStatus
 810:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 811:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 812:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The function is used to get the status of an IPC channel.
 813:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 814:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 815:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 816:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of the IPC channel.
 817:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 818:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 819:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 820:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 821:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Value from LOCK_STATUS register.
 822:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 823:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 824:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_GetLockStatus
 825:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 826:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 827:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_GetLockStatus (IPC_STRUCT_Type const * base)
 828:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 829:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return REG_IPC_STRUCT_LOCK_STATUS(base);
 830:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 831:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 58


 832:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 833:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 834:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ExtractAcquireMask
 835:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 836:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 837:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The function extracts an Acquire mask part from full interrupt mask value.
 838:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 839:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is internal and should not be called directly by user
 840:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * software.
 841:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 842:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param intMask
 843:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Interrupt mask value to be processed.
 844:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 845:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 846:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Acquire mask value.
 847:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 848:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 849:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ExtractAcquireMask (uint32_t intMask)
 850:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 851:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return _FLD2VAL(IPC_INTR_STRUCT_INTR_MASK_NOTIFY, intMask);
 852:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 853:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 854:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 855:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 856:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ExtractReleaseMask
 857:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 858:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 859:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The function extracts a Release mask part from full interrupt mask value.
 860:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 861:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is internal and should not be called directly by user
 862:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * software.
 863:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 864:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param intMask
 865:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Interrupt mask value to be processed.
 866:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 867:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return
 868:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Release mask value.
 869:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 870:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 871:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE uint32_t Cy_IPC_Drv_ExtractReleaseMask (uint32_t intMask)
 872:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 873:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return _FLD2VAL(IPC_INTR_STRUCT_INTR_MASK_RELEASE, intMask);
 874:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 875:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 876:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 877:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 878:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_SendMsgPtr
 879:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 880:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 881:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is used to send a message pointer through an IPC channel.
 882:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The message structure may hold a generic pointer that may contain the address
 883:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of any user data type or structure. This parameter could be a pointer to a 32-bit
 884:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * integer, an array, or even a data structure defined in the user code. This
 885:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * function acts as a transfer engine for sending the pointer. Any memory
 886:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * management of the pointer allocation and deallocation is up to the application
 887:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * code.
 888:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The function also has an associated notification field that will let the
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 59


 889:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * message notify one or multiple interrupts.
 890:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 891:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 892:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 893:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of the IPC channel.
 894:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 895:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 896:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 897:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param notifyEventIntr
 898:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Bit encoded list of IPC interrupt lines that are triggered during the release
 899:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * action.
 900:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 901:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param msgPtr
 902:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The message pointer that is being sent over the IPC channel.
 903:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 904:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return   Status of the operation:
 905:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_SUCCESS: The send operation was successful.
 906:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_ERROR:   The IPC channel is unavailable because
 907:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *                               it is already locked.
 908:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 909:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 910:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_SendMsgPtr
 911:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 912:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 913:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE cy_en_ipcdrv_status_t  Cy_IPC_Drv_SendMsgPtr(IPC_STRUCT_Type* base, uint32_t notify
 914:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 915:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(NULL != msgPtr);
 916:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return Cy_IPC_Drv_SendMsgWord(base, notifyEventIntr, (uint32_t)msgPtr);
 917:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 918:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 919:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 920:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 921:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_ReadMsgPtr
 922:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 923:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 924:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is used to read a 32-bit pointer message through an IPC channel.
 925:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 926:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 927:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 928:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of the IPC channel.
 929:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 930:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress.
 931:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 932:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param msgPtr
 933:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Pointer variable to hold the data pointer that is being read from the IPC
 934:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * channel.
 935:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 936:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 937:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return Status of the operation
 938:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_SUCCESS: The function executed successfully and the IPC
 939:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *                       was acquired.
 940:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_ERROR:   The function encountered an error because the IPC
 941:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *                       channel was already in a released state meaning the data
 942:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *                       in it is invalid.
 943:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 944:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 945:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_ReadMsgPtr
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 60


 946:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 947:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 948:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE  cy_en_ipcdrv_status_t  Cy_IPC_Drv_ReadMsgPtr (IPC_STRUCT_Type const * base, void *
 949:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 950:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     CY_ASSERT_L1(NULL != msgPtr);
 951:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return Cy_IPC_Drv_ReadMsgWord(base, (uint32_t *)msgPtr);
 952:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 953:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 954:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** 
 955:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** /*******************************************************************************
 956:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Function Name: Cy_IPC_Drv_LockAcquire
 957:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** ****************************************************************************//**
 958:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 959:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This function is used to acquire the IPC channel.
 960:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 961:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \param base
 962:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * This parameter is a handle that represents the base address of the registers
 963:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * of the IPC channel.
 964:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * The parameter is generally returned from a call to the \ref
 965:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * Cy_IPC_Drv_GetIpcBaseAddress
 966:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 967:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \return   Status of the operation
 968:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_SUCCESS: The IPC was successfully acquired
 969:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *   \retval CY_IPC_DRV_ERROR:   The IPC was not acquired because it was already acquired
 970:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *                       by another master
 971:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 972:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \funcusage
 973:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Drv_LockAcquire
 974:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *
 975:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** *******************************************************************************/
 976:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** __STATIC_INLINE cy_en_ipcdrv_status_t Cy_IPC_Drv_LockAcquire (IPC_STRUCT_Type const * base)
 977:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** {
 978:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     return ( 0ul != _FLD2VAL(IPC_STRUCT_ACQUIRE_SUCCESS, REG_IPC_STRUCT_ACQUIRE(base))) ? CY_IPC_DR
 439              		.loc 2 978 0
 440 0048 1268     		ldr	r2, [r2]
 441              	.LVL47:
 442 004a 002A     		cmp	r2, #0
 443 004c 01DA     		bge	.L32
 444 004e 0022     		movs	r2, #0
 445 0050 00E0     		b	.L28
 446              	.L32:
 447 0052 104A     		ldr	r2, .L35+8
 448              	.L28:
 449              	.LVL48:
 450              	.LBE55:
 451              	.LBE54:
 272:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         {
 273:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             /* Attempt to acquire the channel */
 274:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             if( CY_IPC_DRV_SUCCESS == Cy_IPC_Drv_LockAcquire(toEp->ipcPtr) )
 452              		.loc 1 274 0
 453 0054 C2B9     		cbnz	r2, .L33
 275:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             {
 276:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 /* Mask out the release mask area */
 277:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 * (uint32_t *) msgPtr &= ~(CY_IPC_PIPE_MSG_RELEASE_Msk);
 454              		.loc 1 277 0
 455 0056 2288     		ldrh	r2, [r4]
 278:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 61


 279:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 * (uint32_t *) msgPtr |= releaseMask;
 456              		.loc 1 279 0
 457 0058 1343     		orrs	r3, r3, r2
 458              	.LVL49:
 459 005a 2360     		str	r3, [r4]
 460              	.LVL50:
 280:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 281:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 /* If the channel was acquired, write the message.   */
 282:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 Cy_IPC_Drv_WriteDataValue(toEp->ipcPtr, (uint32_t) msgPtr);
 461              		.loc 1 282 0
 462 005c 0369     		ldr	r3, [r0, #16]
 463              	.LVL51:
 464              	.LBB56:
 465              	.LBB57:
 751:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 466              		.loc 2 751 0
 467 005e DC60     		str	r4, [r3, #12]
 468              	.LVL52:
 469              	.LBE57:
 470              	.LBE56:
 283:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 284:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 /* Set the busy flag.  The ISR clears this after the release */
 285:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 fromEp->busy = CY_IPC_PIPE_ENDPOINT_BUSY;
 471              		.loc 1 285 0
 472 0060 0123     		movs	r3, #1
 473 0062 8B61     		str	r3, [r1, #24]
 286:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 287:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 /* Setup release callback function */
 288:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 fromEp->releaseCallbackPtr = callBackPtr;
 474              		.loc 1 288 0
 475 0064 4D62     		str	r5, [r1, #36]
 289:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 290:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 /* Cause notify event/interrupt */
 291:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 Cy_IPC_Drv_AcquireNotify(toEp->ipcPtr, notifyMask);
 476              		.loc 1 291 0
 477 0066 0469     		ldr	r4, [r0, #16]
 478              	.LVL53:
 479              	.LBB58:
 480              	.LBB59:
 699:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     REG_IPC_STRUCT_NOTIFY(base) = _VAL2FLD(IPC_STRUCT_NOTIFY_INTR_NOTIFY, notifyEventIntr);
 481              		.loc 2 699 0
 482 0068 330C     		lsrs	r3, r6, #16
 483 006a 1B04     		lsls	r3, r3, #16
 484 006c 23B1     		cbz	r3, .L29
 485 006e 40F2BB21 		movw	r1, #699
 486              	.LVL54:
 487 0072 0948     		ldr	r0, .L35+12
 488              	.LVL55:
 489 0074 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 490              	.LVL56:
 491              	.L29:
 700:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 492              		.loc 2 700 0
 493 0078 B2B2     		uxth	r2, r6
 494 007a A260     		str	r2, [r4, #8]
 495              	.LVL57:
 496              	.LBE59:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 62


 497              	.LBE58:
 292:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 293:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 returnStatus = CY_IPC_PIPE_SUCCESS;
 498              		.loc 1 293 0
 499 007c 0020     		movs	r0, #0
 500 007e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 501              	.LVL58:
 502              	.L30:
 294:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             }
 295:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             else
 296:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             {
 297:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 /* Channel was already acquired, return Error */
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 returnStatus = CY_IPC_PIPE_ERROR_SEND_BUSY;
 299:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             }
 300:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         }
 301:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         else
 302:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         {
 303:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             /* Channel may not be acquired, but the release interrupt has not executed yet */
 304:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             returnStatus = CY_IPC_PIPE_ERROR_SEND_BUSY;
 305:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         }
 306:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     }
 307:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     else
 308:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     {
 309:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         /* Null pipe handle. */
 310:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         returnStatus = CY_IPC_PIPE_ERROR_BAD_HANDLE;
 503              		.loc 1 310 0
 504 0080 0648     		ldr	r0, .L35+16
 505              	.LVL59:
 506 0082 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 507              	.LVL60:
 508              	.L31:
 304:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         }
 509              		.loc 1 304 0
 510 0084 0648     		ldr	r0, .L35+20
 511              	.LVL61:
 512 0086 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 513              	.LVL62:
 514              	.L33:
 298:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             }
 515              		.loc 1 298 0
 516 0088 0548     		ldr	r0, .L35+20
 517              	.LVL63:
 311:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     }
 312:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     return (returnStatus);
 313:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 518              		.loc 1 313 0
 519 008a F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 520              	.LVL64:
 521              	.L36:
 522              		.align	2
 523              	.L35:
 524 008c 00000000 		.word	.LC0
 525 0090 00000000 		.word	.LANCHOR0
 526 0094 01008A00 		.word	9043969
 527 0098 40000000 		.word	.LC1
 528 009c 04028A00 		.word	9044484
 529 00a0 07028A00 		.word	9044487
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 63


 530              		.cfi_endproc
 531              	.LFE160:
 532              		.size	Cy_IPC_Pipe_SendMessage, .-Cy_IPC_Pipe_SendMessage
 533              		.section	.text.Cy_IPC_Pipe_RegisterCallback,"ax",%progbits
 534              		.align	2
 535              		.global	Cy_IPC_Pipe_RegisterCallback
 536              		.thumb
 537              		.thumb_func
 538              		.type	Cy_IPC_Pipe_RegisterCallback, %function
 539              	Cy_IPC_Pipe_RegisterCallback:
 540              	.LFB161:
 314:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 315:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 316:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
 317:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_RegisterCallback
 318:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 319:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 320:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This function registers a callback that is called when a message is received
 321:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * on a pipe.
 322:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * The client_ID is the same as the index of the callback function array.
 323:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * The callback may be a real function pointer or NULL if no callback is required.
 324:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 325:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param epAddr
 326:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 327:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * that designates the endpoint to which you want to add callback functions.
 328:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 329:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param callBackPtr
 330:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Pointer to the callback function called when the endpoint has received a message.
 331:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * If this parameters is NULL current callback will be unregistered.
 332:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 333:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param clientId
 334:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * The index in the callback array (Client ID) where the function pointer is saved.
 335:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 336:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \return
 337:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_SUCCESS:           Callback registered successfully
 338:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_ERROR_BAD_CLIENT:  Client ID out of range, callback not registered.
 339:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 340:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \funcusage
 341:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myAcquireCallback
 342:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_RegisterCallback
 343:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 344:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
 345:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** cy_en_ipc_pipe_status_t Cy_IPC_Pipe_RegisterCallback(uint32_t epAddr, cy_ipc_pipe_callback_ptr_t ca
 346:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
 541              		.loc 1 346 0
 542              		.cfi_startproc
 543              		@ args = 0, pretend = 0, frame = 0
 544              		@ frame_needed = 0, uses_anonymous_args = 0
 545              	.LVL65:
 546 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 547              		.cfi_def_cfa_offset 24
 548              		.cfi_offset 3, -24
 549              		.cfi_offset 4, -20
 550              		.cfi_offset 5, -16
 551              		.cfi_offset 6, -12
 552              		.cfi_offset 7, -8
 553              		.cfi_offset 14, -4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 64


 554 0002 0546     		mov	r5, r0
 555 0004 0F46     		mov	r7, r1
 556 0006 1646     		mov	r6, r2
 347:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_en_ipc_pipe_status_t returnStatus;
 348:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * thisEp;
 349:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 350:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 557              		.loc 1 350 0
 558 0008 0E4B     		ldr	r3, .L43
 559 000a 1B68     		ldr	r3, [r3]
 560 000c 23B9     		cbnz	r3, .L38
 561              		.loc 1 350 0 is_stmt 0 discriminator 1
 562 000e 4FF4AF71 		mov	r1, #350
 563              	.LVL66:
 564 0012 0D48     		ldr	r0, .L43+4
 565              	.LVL67:
 566 0014 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 567              	.LVL68:
 568              	.L38:
 351:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 352:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     thisEp = &cy_ipc_pipe_epArray[epAddr];
 569              		.loc 1 352 0 is_stmt 1
 570 0018 0A4B     		ldr	r3, .L43
 571 001a 1B68     		ldr	r3, [r3]
 572 001c 2C24     		movs	r4, #44
 573 001e 04FB0534 		mla	r4, r4, r5, r3
 574              	.LVL69:
 353:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 354:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != thisEp->callbackArray);
 575              		.loc 1 354 0
 576 0022 236A     		ldr	r3, [r4, #32]
 577 0024 23B9     		cbnz	r3, .L39
 578              		.loc 1 354 0 is_stmt 0 discriminator 1
 579 0026 4FF4B171 		mov	r1, #354
 580 002a 0748     		ldr	r0, .L43+4
 581 002c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 582              	.LVL70:
 583              	.L39:
 355:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 356:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Check if clientId is between 0 and less than client count */
 357:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     if (clientId < thisEp->clientCount)
 584              		.loc 1 357 0 is_stmt 1
 585 0030 E369     		ldr	r3, [r4, #28]
 586 0032 B342     		cmp	r3, r6
 587 0034 04D9     		bls	.L41
 358:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     {
 359:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         /* Copy callback function into callback function pointer array */
 360:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         thisEp->callbackArray[clientId] = callBackPtr;
 588              		.loc 1 360 0
 589 0036 236A     		ldr	r3, [r4, #32]
 590 0038 43F82670 		str	r7, [r3, r6, lsl #2]
 591              	.LVL71:
 361:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 362:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         returnStatus = CY_IPC_PIPE_SUCCESS;
 592              		.loc 1 362 0
 593 003c 0020     		movs	r0, #0
 594 003e F8BD     		pop	{r3, r4, r5, r6, r7, pc}
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 65


 595              	.LVL72:
 596              	.L41:
 363:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     }
 364:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     else
 365:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     {
 366:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         returnStatus = CY_IPC_PIPE_ERROR_BAD_CLIENT;
 597              		.loc 1 366 0
 598 0040 0248     		ldr	r0, .L43+8
 599              	.LVL73:
 367:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     }
 368:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     return (returnStatus);
 369:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 600              		.loc 1 369 0
 601 0042 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 602              	.LVL74:
 603              	.L44:
 604              		.align	2
 605              	.L43:
 606 0044 00000000 		.word	.LANCHOR0
 607 0048 00000000 		.word	.LC0
 608 004c 0A028A00 		.word	9044490
 609              		.cfi_endproc
 610              	.LFE161:
 611              		.size	Cy_IPC_Pipe_RegisterCallback, .-Cy_IPC_Pipe_RegisterCallback
 612              		.section	.text.Cy_IPC_Pipe_RegisterCallbackRel,"ax",%progbits
 613              		.align	2
 614              		.global	Cy_IPC_Pipe_RegisterCallbackRel
 615              		.thumb
 616              		.thumb_func
 617              		.type	Cy_IPC_Pipe_RegisterCallbackRel, %function
 618              	Cy_IPC_Pipe_RegisterCallbackRel:
 619              	.LFB162:
 370:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 371:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 372:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
 373:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_RegisterCallbackRel
 374:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 375:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 376:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This function registers a default callback if a release interrupt
 377:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * is generated but the current release callback function is null.
 378:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 379:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 380:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param epAddr
 381:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 382:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * that designates the endpoint to which you want to add a release callback function.
 383:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 384:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param callBackPtr
 385:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Pointer to the callback executed when the endpoint has received a message.
 386:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * If this parameters is NULL current callback will be unregistered.
 387:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 388:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \return
 389:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    None
 390:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 391:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \funcusage
 392:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myDefaultReleaseCallback
 393:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_RegisterCallbackRel
 394:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 66


 395:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
 396:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_RegisterCallbackRel(uint32_t epAddr, cy_ipc_pipe_relcallback_ptr_t callBackPtr)
 397:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
 620              		.loc 1 397 0
 621              		.cfi_startproc
 622              		@ args = 0, pretend = 0, frame = 0
 623              		@ frame_needed = 0, uses_anonymous_args = 0
 624              	.LVL75:
 625 0000 38B5     		push	{r3, r4, r5, lr}
 626              		.cfi_def_cfa_offset 16
 627              		.cfi_offset 3, -16
 628              		.cfi_offset 4, -12
 629              		.cfi_offset 5, -8
 630              		.cfi_offset 14, -4
 631 0002 0446     		mov	r4, r0
 632 0004 0D46     		mov	r5, r1
 398:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 399:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 400:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 633              		.loc 1 400 0
 634 0006 074B     		ldr	r3, .L48
 635 0008 1B68     		ldr	r3, [r3]
 636 000a 23B9     		cbnz	r3, .L46
 637              		.loc 1 400 0 is_stmt 0 discriminator 1
 638 000c 4FF4C871 		mov	r1, #400
 639              	.LVL76:
 640 0010 0548     		ldr	r0, .L48+4
 641              	.LVL77:
 642 0012 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 643              	.LVL78:
 644              	.L46:
 401:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 402:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
 645              		.loc 1 402 0 is_stmt 1
 646 0016 034B     		ldr	r3, .L48
 647 0018 1B68     		ldr	r3, [r3]
 648 001a 2C22     		movs	r2, #44
 649 001c 02FB0434 		mla	r4, r2, r4, r3
 650              	.LVL79:
 403:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 404:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Copy callback function into callback function pointer array */
 405:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint->defaultReleaseCallbackPtr = callBackPtr;
 651              		.loc 1 405 0
 652 0020 A562     		str	r5, [r4, #40]
 653 0022 38BD     		pop	{r3, r4, r5, pc}
 654              	.LVL80:
 655              	.L49:
 656              		.align	2
 657              	.L48:
 658 0024 00000000 		.word	.LANCHOR0
 659 0028 00000000 		.word	.LC0
 660              		.cfi_endproc
 661              	.LFE162:
 662              		.size	Cy_IPC_Pipe_RegisterCallbackRel, .-Cy_IPC_Pipe_RegisterCallbackRel
 663              		.section	.text.Cy_IPC_Pipe_ExecCallback,"ax",%progbits
 664              		.align	2
 665              		.global	Cy_IPC_Pipe_ExecCallback
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 67


 666              		.thumb
 667              		.thumb_func
 668              		.type	Cy_IPC_Pipe_ExecCallback, %function
 669              	Cy_IPC_Pipe_ExecCallback:
 670              	.LFB164:
 406:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 407:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 408:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 409:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
 410:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_ExecuteCallback
 411:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 412:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 413:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This function is called by the ISR for a given pipe endpoint to dispatch
 414:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * the appropriate callback function based on the client ID for that endpoint.
 415:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 416:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param epAddr
 417:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 418:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * that designates the endpoint to process.
 419:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 420:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \note This function should be used instead of obsolete
 421:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *       Cy_IPC_Pipe_ExecCallback() function because it will be removed in the
 422:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *       next releases.
 423:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 424:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \funcusage
 425:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_myIpcPipeEpArray
 426:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_ExecuteCallback
 427:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 428:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
 429:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_ExecuteCallback(uint32_t epAddr)
 430:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
 431:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 432:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 433:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 434:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 435:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
 436:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 437:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     Cy_IPC_Pipe_ExecCallback(endpoint);
 438:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 439:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 440:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 441:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
 442:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_ExecCallback
 443:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 444:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 445:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This function is called by the ISR for a given pipe endpoint to dispatch
 446:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * the appropriate callback function based on the client ID for that endpoint.
 447:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 448:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param endpoint
 449:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Pointer to endpoint structure.
 450:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 451:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \note This function is obsolete and will be removed in the next releases.
 452:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *       Please use Cy_IPC_Pipe_ExecuteCallback() instead.
 453:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 454:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
 455:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** void Cy_IPC_Pipe_ExecCallback(cy_stc_ipc_pipe_ep_t * endpoint)
 456:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
 671              		.loc 1 456 0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 68


 672              		.cfi_startproc
 673              		@ args = 0, pretend = 0, frame = 8
 674              		@ frame_needed = 0, uses_anonymous_args = 0
 675              	.LVL81:
 676 0000 70B5     		push	{r4, r5, r6, lr}
 677              		.cfi_def_cfa_offset 16
 678              		.cfi_offset 4, -16
 679              		.cfi_offset 5, -12
 680              		.cfi_offset 6, -8
 681              		.cfi_offset 14, -4
 682 0002 82B0     		sub	sp, sp, #8
 683              		.cfi_def_cfa_offset 24
 457:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     uint32_t *msgPtr = NULL;
 684              		.loc 1 457 0
 685 0004 0023     		movs	r3, #0
 686 0006 0193     		str	r3, [sp, #4]
 687              	.LVL82:
 458:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     uint32_t clientID;
 459:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     uint32_t shadowIntr;
 460:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     uint32_t releaseMask = (uint32_t)0;
 461:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 462:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_ipc_pipe_callback_ptr_t callbackPtr;
 463:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 464:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Parameters checking begin */
 465:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != endpoint);
 688              		.loc 1 465 0
 689 0008 0446     		mov	r4, r0
 690 000a 20B9     		cbnz	r0, .L51
 691              		.loc 1 465 0 is_stmt 0 discriminator 1
 692 000c 40F2D111 		movw	r1, #465
 693 0010 2848     		ldr	r0, .L63
 694              	.LVL83:
 695 0012 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 696              	.LVL84:
 697              	.L51:
 466:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != endpoint->ipcPtr);
 698              		.loc 1 466 0 is_stmt 1
 699 0016 2369     		ldr	r3, [r4, #16]
 700 0018 23B9     		cbnz	r3, .L52
 701              		.loc 1 466 0 is_stmt 0 discriminator 1
 702 001a 4FF4E971 		mov	r1, #466
 703 001e 2548     		ldr	r0, .L63
 704 0020 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 705              	.LVL85:
 706              	.L52:
 467:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != endpoint->ipcIntrPtr);
 707              		.loc 1 467 0 is_stmt 1
 708 0024 6369     		ldr	r3, [r4, #20]
 709 0026 23B9     		cbnz	r3, .L53
 710              		.loc 1 467 0 is_stmt 0 discriminator 1
 711 0028 40F2D311 		movw	r1, #467
 712 002c 2148     		ldr	r0, .L63
 713 002e FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 714              	.LVL86:
 715              	.L53:
 468:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != endpoint->callbackArray);
 716              		.loc 1 468 0 is_stmt 1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 69


 717 0032 236A     		ldr	r3, [r4, #32]
 718 0034 23B9     		cbnz	r3, .L54
 719              		.loc 1 468 0 is_stmt 0 discriminator 1
 720 0036 4FF4EA71 		mov	r1, #468
 721 003a 1E48     		ldr	r0, .L63
 722 003c FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 723              	.LVL87:
 724              	.L54:
 469:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Parameters checking end */
 470:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 471:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     shadowIntr = Cy_IPC_Drv_GetInterruptStatusMasked(endpoint->ipcIntrPtr);
 725              		.loc 1 471 0 is_stmt 1
 726 0040 6369     		ldr	r3, [r4, #20]
 727              	.LVL88:
 728              	.LBB76:
 729              	.LBB77:
 571:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 730              		.loc 2 571 0
 731 0042 DD68     		ldr	r5, [r3, #12]
 732              	.LVL89:
 733              	.LBE77:
 734              	.LBE76:
 472:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 473:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Check to make sure the interrupt was a notify interrupt */
 474:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     if (0ul != Cy_IPC_Drv_ExtractAcquireMask(shadowIntr))
 735              		.loc 1 474 0
 736 0044 2A0C     		lsrs	r2, r5, #16
 737 0046 20D0     		beq	.L55
 738              	.LBB78:
 739              	.LBB79:
 666:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****                   _VAL2FLD(IPC_INTR_STRUCT_INTR_RELEASE, ipcReleaseMask);
 740              		.loc 2 666 0
 741 0048 1204     		lsls	r2, r2, #16
 742 004a 1A60     		str	r2, [r3]
 668:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 743              		.loc 2 668 0
 744 004c 1B68     		ldr	r3, [r3]
 745              	.LBE79:
 746              	.LBE78:
 475:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     {
 476:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         /* Clear the notify interrupt.  */
 477:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         Cy_IPC_Drv_ClearInterrupt(endpoint->ipcIntrPtr, CY_IPC_NO_NOTIFICATION, Cy_IPC_Drv_ExtractA
 478:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 479:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         if ( Cy_IPC_Drv_IsLockAcquired (endpoint->ipcPtr) )
 747              		.loc 1 479 0
 748 004e 2069     		ldr	r0, [r4, #16]
 749              	.LVL90:
 750              	.LBB80:
 751              	.LBB81:
 804:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 752              		.loc 2 804 0
 753 0050 194B     		ldr	r3, .L63+4
 754 0052 1B68     		ldr	r3, [r3]
 755 0054 D3F8B430 		ldr	r3, [r3, #180]
 756 0058 C358     		ldr	r3, [r0, r3]
 757              	.LVL91:
 758              	.LBE81:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 70


 759              	.LBE80:
 760              		.loc 1 479 0
 761 005a 002B     		cmp	r3, #0
 762 005c 15DA     		bge	.L55
 763              	.LVL92:
 764              	.LBB82:
 765              	.LBB83:
 951:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 766              		.loc 2 951 0
 767 005e 01A9     		add	r1, sp, #4
 768              	.LVL93:
 769 0060 FFF7FEFF 		bl	Cy_IPC_Drv_ReadMsgWord
 770              	.LVL94:
 771              	.LBE83:
 772              	.LBE82:
 480:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         {
 481:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             /* Extract Client ID  */
 482:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             if( CY_IPC_DRV_SUCCESS == Cy_IPC_Drv_ReadMsgPtr (endpoint->ipcPtr, (void **)&msgPtr))
 773              		.loc 1 482 0
 774 0064 60B9     		cbnz	r0, .L61
 483:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             {
 484:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 /* Get release mask */
 485:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 releaseMask = _FLD2VAL(CY_IPC_PIPE_MSG_RELEASE, *msgPtr);
 775              		.loc 1 485 0
 776 0066 0198     		ldr	r0, [sp, #4]
 777 0068 0368     		ldr	r3, [r0]
 778 006a 1E0C     		lsrs	r6, r3, #16
 779              	.LVL95:
 486:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 clientID    = _FLD2VAL(CY_IPC_PIPE_MSG_CLIENT,  *msgPtr);
 780              		.loc 1 486 0
 781 006c DBB2     		uxtb	r3, r3
 782              	.LVL96:
 487:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 488:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 /* Make sure client ID is within valid range */
 489:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 if (endpoint->clientCount > clientID)
 783              		.loc 1 489 0
 784 006e E269     		ldr	r2, [r4, #28]
 785 0070 9342     		cmp	r3, r2
 786 0072 06D2     		bcs	.L57
 490:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 {
 491:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                     callbackPtr = endpoint->callbackArray[clientID];  /* Get the callback function 
 787              		.loc 1 491 0
 788 0074 226A     		ldr	r2, [r4, #32]
 789 0076 52F82330 		ldr	r3, [r2, r3, lsl #2]
 790              	.LVL97:
 492:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 493:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                     if (callbackPtr != NULL)
 791              		.loc 1 493 0
 792 007a 13B1     		cbz	r3, .L57
 494:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                     {
 495:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                         callbackPtr(msgPtr);   /* Call the function pointer for "clientID" */
 793              		.loc 1 495 0
 794 007c 9847     		blx	r3
 795              	.LVL98:
 796 007e 00E0     		b	.L57
 797              	.LVL99:
 798              	.L61:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 71


 460:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 799              		.loc 1 460 0
 800 0080 0026     		movs	r6, #0
 801              	.LVL100:
 802              	.L57:
 496:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                     }
 497:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 }
 498:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             }
 499:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 500:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             /* Must always release the IPC channel */
 501:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             (void)Cy_IPC_Drv_LockRelease (endpoint->ipcPtr, releaseMask);
 803              		.loc 1 501 0
 804 0082 3146     		mov	r1, r6
 805 0084 2069     		ldr	r0, [r4, #16]
 806 0086 FFF7FEFF 		bl	Cy_IPC_Drv_LockRelease
 807              	.LVL101:
 808              	.L55:
 809              	.LBB84:
 810              	.LBB85:
 873:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 811              		.loc 2 873 0
 812 008a ADB2     		uxth	r5, r5
 813              	.LVL102:
 814              	.LBE85:
 815              	.LBE84:
 502:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         }
 503:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     }
 504:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 505:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Check to make sure the interrupt was a release interrupt */
 506:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     if (0ul != Cy_IPC_Drv_ExtractReleaseMask(shadowIntr))  /* Check for a Release interrupt */
 816              		.loc 1 506 0
 817 008c 75B1     		cbz	r5, .L58
 507:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     {
 508:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         /* Clear the release interrupt  */
 509:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         Cy_IPC_Drv_ClearInterrupt(endpoint->ipcIntrPtr, Cy_IPC_Drv_ExtractReleaseMask(shadowIntr), 
 818              		.loc 1 509 0
 819 008e 6369     		ldr	r3, [r4, #20]
 820              	.LVL103:
 821              	.LBB86:
 822              	.LBB87:
 667:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****     (void)REG_IPC_INTR_STRUCT_INTR(base);  /* Read the register to flush the cache */
 823              		.loc 2 667 0
 824 0090 ADB2     		uxth	r5, r5
 825              	.LVL104:
 666:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h ****                   _VAL2FLD(IPC_INTR_STRUCT_INTR_RELEASE, ipcReleaseMask);
 826              		.loc 2 666 0
 827 0092 1D60     		str	r5, [r3]
 668:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 828              		.loc 2 668 0
 829 0094 1B68     		ldr	r3, [r3]
 830              	.LVL105:
 831              	.LBE87:
 832              	.LBE86:
 510:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 511:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         if (endpoint->releaseCallbackPtr != NULL)
 833              		.loc 1 511 0
 834 0096 636A     		ldr	r3, [r4, #36]
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 72


 835 0098 1BB1     		cbz	r3, .L59
 512:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         {
 513:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             endpoint->releaseCallbackPtr();
 836              		.loc 1 513 0
 837 009a 9847     		blx	r3
 838              	.LVL106:
 514:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 515:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             /* Clear the pointer after it was called */
 516:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             endpoint->releaseCallbackPtr = NULL;
 839              		.loc 1 516 0
 840 009c 0023     		movs	r3, #0
 841 009e 6362     		str	r3, [r4, #36]
 842 00a0 02E0     		b	.L60
 843              	.L59:
 517:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         }
 518:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         else
 519:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         {
 520:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             if (endpoint->defaultReleaseCallbackPtr != NULL)
 844              		.loc 1 520 0
 845 00a2 A36A     		ldr	r3, [r4, #40]
 846 00a4 03B1     		cbz	r3, .L60
 521:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             {
 522:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****                 endpoint->defaultReleaseCallbackPtr();
 847              		.loc 1 522 0
 848 00a6 9847     		blx	r3
 849              	.LVL107:
 850              	.L60:
 523:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****             }
 524:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         }
 525:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 526:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         /* Clear the busy flag when release is detected */
 527:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****         endpoint->busy = CY_IPC_PIPE_ENDPOINT_NOTBUSY;
 851              		.loc 1 527 0
 852 00a8 0023     		movs	r3, #0
 853 00aa A361     		str	r3, [r4, #24]
 854              	.L58:
 528:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     }
 529:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 530:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     (void)Cy_IPC_Drv_GetInterruptStatus(endpoint->ipcIntrPtr);
 855              		.loc 1 530 0
 856 00ac 6369     		ldr	r3, [r4, #20]
 857              	.LVL108:
 858              	.LBB88:
 859              	.LBB89:
 601:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_drv.h **** }
 860              		.loc 2 601 0
 861 00ae 1B68     		ldr	r3, [r3]
 862              	.LVL109:
 863              	.LBE89:
 864              	.LBE88:
 531:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 865              		.loc 1 531 0
 866 00b0 02B0     		add	sp, sp, #8
 867              		.cfi_def_cfa_offset 16
 868              		@ sp needed
 869 00b2 70BD     		pop	{r4, r5, r6, pc}
 870              	.LVL110:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 73


 871              	.L64:
 872              		.align	2
 873              	.L63:
 874 00b4 00000000 		.word	.LC0
 875 00b8 00000000 		.word	cy_device
 876              		.cfi_endproc
 877              	.LFE164:
 878              		.size	Cy_IPC_Pipe_ExecCallback, .-Cy_IPC_Pipe_ExecCallback
 879              		.section	.text.Cy_IPC_Pipe_ExecuteCallback,"ax",%progbits
 880              		.align	2
 881              		.global	Cy_IPC_Pipe_ExecuteCallback
 882              		.thumb
 883              		.thumb_func
 884              		.type	Cy_IPC_Pipe_ExecuteCallback, %function
 885              	Cy_IPC_Pipe_ExecuteCallback:
 886              	.LFB163:
 430:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 887              		.loc 1 430 0
 888              		.cfi_startproc
 889              		@ args = 0, pretend = 0, frame = 0
 890              		@ frame_needed = 0, uses_anonymous_args = 0
 891              	.LVL111:
 892 0000 10B5     		push	{r4, lr}
 893              		.cfi_def_cfa_offset 8
 894              		.cfi_offset 4, -8
 895              		.cfi_offset 14, -4
 896 0002 0446     		mov	r4, r0
 433:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 897              		.loc 1 433 0
 898 0004 074B     		ldr	r3, .L68
 899 0006 1B68     		ldr	r3, [r3]
 900 0008 23B9     		cbnz	r3, .L66
 433:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 901              		.loc 1 433 0 is_stmt 0 discriminator 1
 902 000a 40F2B111 		movw	r1, #433
 903 000e 0648     		ldr	r0, .L68+4
 904              	.LVL112:
 905 0010 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 906              	.LVL113:
 907              	.L66:
 435:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 908              		.loc 1 435 0 is_stmt 1
 909 0014 034B     		ldr	r3, .L68
 910 0016 1B68     		ldr	r3, [r3]
 911              	.LVL114:
 437:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 912              		.loc 1 437 0
 913 0018 2C20     		movs	r0, #44
 914 001a 00FB0430 		mla	r0, r0, r4, r3
 915              	.LVL115:
 916 001e FFF7FEFF 		bl	Cy_IPC_Pipe_ExecCallback
 917              	.LVL116:
 918 0022 10BD     		pop	{r4, pc}
 919              	.LVL117:
 920              	.L69:
 921              		.align	2
 922              	.L68:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 74


 923 0024 00000000 		.word	.LANCHOR0
 924 0028 00000000 		.word	.LC0
 925              		.cfi_endproc
 926              	.LFE163:
 927              		.size	Cy_IPC_Pipe_ExecuteCallback, .-Cy_IPC_Pipe_ExecuteCallback
 928              		.section	.text.Cy_IPC_Pipe_EndpointPause,"ax",%progbits
 929              		.align	2
 930              		.global	Cy_IPC_Pipe_EndpointPause
 931              		.thumb
 932              		.thumb_func
 933              		.type	Cy_IPC_Pipe_EndpointPause, %function
 934              	Cy_IPC_Pipe_EndpointPause:
 935              	.LFB165:
 532:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 533:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 534:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
 535:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_EndpointPause
 536:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 537:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 538:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This function sets the receiver endpoint to paused state.
 539:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 540:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param epAddr
 541:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 542:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * that designates the endpoint to pause.
 543:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 544:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \return
 545:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_SUCCESS:           Callback registered successfully
 546:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 547:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \funcusage
 548:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_EndpointPauseResume
 549:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 550:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
 551:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** cy_en_ipc_pipe_status_t Cy_IPC_Pipe_EndpointPause(uint32_t epAddr)
 552:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
 936              		.loc 1 552 0
 937              		.cfi_startproc
 938              		@ args = 0, pretend = 0, frame = 0
 939              		@ frame_needed = 0, uses_anonymous_args = 0
 940              	.LVL118:
 941 0000 10B5     		push	{r4, lr}
 942              		.cfi_def_cfa_offset 8
 943              		.cfi_offset 4, -8
 944              		.cfi_offset 14, -4
 945 0002 0446     		mov	r4, r0
 553:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 554:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 555:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 946              		.loc 1 555 0
 947 0004 104B     		ldr	r3, .L74
 948 0006 1B68     		ldr	r3, [r3]
 949 0008 23B9     		cbnz	r3, .L71
 950              		.loc 1 555 0 is_stmt 0 discriminator 1
 951 000a 40F22B21 		movw	r1, #555
 952 000e 0F48     		ldr	r0, .L74+4
 953              	.LVL119:
 954 0010 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 955              	.LVL120:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 75


 956              	.L71:
 556:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 557:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
 957              		.loc 1 557 0 is_stmt 1
 958 0014 0C4B     		ldr	r3, .L74
 959 0016 1B68     		ldr	r3, [r3]
 960 0018 2C22     		movs	r2, #44
 961 001a 02FB0434 		mla	r4, r2, r4, r3
 962              	.LVL121:
 558:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 559:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Disable the interrupts */
 560:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     NVIC_DisableIRQ(endpoint->pipeIntrSrc);
 963              		.loc 1 560 0
 964 001e B4F90C30 		ldrsh	r3, [r4, #12]
 965              	.LVL122:
 966              	.LBB90:
 967              	.LBB91:
1691:.\Core\Include/core_cm4.h ****   }
1692:.\Core\Include/core_cm4.h **** }
1693:.\Core\Include/core_cm4.h **** 
1694:.\Core\Include/core_cm4.h **** 
1695:.\Core\Include/core_cm4.h **** /**
1696:.\Core\Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:.\Core\Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:.\Core\Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:.\Core\Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1702:.\Core\Include/core_cm4.h ****  */
1703:.\Core\Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:.\Core\Include/core_cm4.h **** {
1705:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:.\Core\Include/core_cm4.h ****   {
1707:.\Core\Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:.\Core\Include/core_cm4.h ****   }
1709:.\Core\Include/core_cm4.h ****   else
1710:.\Core\Include/core_cm4.h ****   {
1711:.\Core\Include/core_cm4.h ****     return(0U);
1712:.\Core\Include/core_cm4.h ****   }
1713:.\Core\Include/core_cm4.h **** }
1714:.\Core\Include/core_cm4.h **** 
1715:.\Core\Include/core_cm4.h **** 
1716:.\Core\Include/core_cm4.h **** /**
1717:.\Core\Include/core_cm4.h ****   \brief   Disable Interrupt
1718:.\Core\Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:.\Core\Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:.\Core\Include/core_cm4.h ****   \note    IRQn must not be negative.
1721:.\Core\Include/core_cm4.h ****  */
1722:.\Core\Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:.\Core\Include/core_cm4.h **** {
1724:.\Core\Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 968              		.loc 3 1724 0
 969 0022 002B     		cmp	r3, #0
 970 0024 0DDB     		blt	.L72
1725:.\Core\Include/core_cm4.h ****   {
1726:.\Core\Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 971              		.loc 3 1726 0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 76


 972 0026 5A09     		lsrs	r2, r3, #5
 973 0028 03F01F03 		and	r3, r3, #31
 974              	.LVL123:
 975 002c 0121     		movs	r1, #1
 976 002e 01FA03F3 		lsl	r3, r1, r3
 977 0032 2032     		adds	r2, r2, #32
 978 0034 0649     		ldr	r1, .L74+8
 979 0036 41F82230 		str	r3, [r1, r2, lsl #2]
 980              	.LVL124:
 981              	.LBB92:
 982              	.LBB93:
 983              		.file 4 ".\\Core\\Include/cmsis_gcc.h"
   1:.\Core\Include/cmsis_gcc.h **** /**************************************************************************//**
   2:.\Core\Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:.\Core\Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:.\Core\Include/cmsis_gcc.h ****  * @version  V5.3.0
   5:.\Core\Include/cmsis_gcc.h ****  * @date     26. March 2020
   6:.\Core\Include/cmsis_gcc.h ****  ******************************************************************************/
   7:.\Core\Include/cmsis_gcc.h **** /*
   8:.\Core\Include/cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:.\Core\Include/cmsis_gcc.h ****  *
  10:.\Core\Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:.\Core\Include/cmsis_gcc.h ****  *
  12:.\Core\Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:.\Core\Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:.\Core\Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:.\Core\Include/cmsis_gcc.h ****  *
  16:.\Core\Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:.\Core\Include/cmsis_gcc.h ****  *
  18:.\Core\Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:.\Core\Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:.\Core\Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:.\Core\Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:.\Core\Include/cmsis_gcc.h ****  * limitations under the License.
  23:.\Core\Include/cmsis_gcc.h ****  */
  24:.\Core\Include/cmsis_gcc.h **** 
  25:.\Core\Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:.\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:.\Core\Include/cmsis_gcc.h **** 
  28:.\Core\Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:.\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:.\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:.\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:.\Core\Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:.\Core\Include/cmsis_gcc.h **** 
  34:.\Core\Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:.\Core\Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:.\Core\Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:.\Core\Include/cmsis_gcc.h **** #endif
  38:.\Core\Include/cmsis_gcc.h **** 
  39:.\Core\Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:.\Core\Include/cmsis_gcc.h **** #ifndef   __ASM
  41:.\Core\Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:.\Core\Include/cmsis_gcc.h **** #endif
  43:.\Core\Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:.\Core\Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:.\Core\Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 77


  46:.\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:.\Core\Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:.\Core\Include/cmsis_gcc.h **** #endif
  49:.\Core\Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:.\Core\Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:.\Core\Include/cmsis_gcc.h **** #endif                                           
  52:.\Core\Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:.\Core\Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:.\Core\Include/cmsis_gcc.h **** #endif
  55:.\Core\Include/cmsis_gcc.h **** #ifndef   __USED
  56:.\Core\Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:.\Core\Include/cmsis_gcc.h **** #endif
  58:.\Core\Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:.\Core\Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:.\Core\Include/cmsis_gcc.h **** #endif
  61:.\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:.\Core\Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:.\Core\Include/cmsis_gcc.h **** #endif
  64:.\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:.\Core\Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:.\Core\Include/cmsis_gcc.h **** #endif
  67:.\Core\Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:.\Core\Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:.\Core\Include/cmsis_gcc.h **** #endif
  70:.\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:.\Core\Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:.\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:.\Core\Include/cmsis_gcc.h **** #endif
  78:.\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:.\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:.\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:.\Core\Include/cmsis_gcc.h **** #endif
  86:.\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:.\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:.\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:.\Core\Include/cmsis_gcc.h **** #endif
  94:.\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:.\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:.\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:.\Core\Include/cmsis_gcc.h **** #endif
 102:.\Core\Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 78


 103:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:.\Core\Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:.\Core\Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:.\Core\Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:.\Core\Include/cmsis_gcc.h **** #endif
 110:.\Core\Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:.\Core\Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:.\Core\Include/cmsis_gcc.h **** #endif
 113:.\Core\Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:.\Core\Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:.\Core\Include/cmsis_gcc.h **** #endif
 116:.\Core\Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:.\Core\Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:.\Core\Include/cmsis_gcc.h **** #endif
 119:.\Core\Include/cmsis_gcc.h **** 
 120:.\Core\Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:.\Core\Include/cmsis_gcc.h **** 
 122:.\Core\Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:.\Core\Include/cmsis_gcc.h **** 
 124:.\Core\Include/cmsis_gcc.h **** /**
 125:.\Core\Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:.\Core\Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:.\Core\Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:.\Core\Include/cmsis_gcc.h ****            in the used linker script.
 129:.\Core\Include/cmsis_gcc.h ****   
 130:.\Core\Include/cmsis_gcc.h ****  */
 131:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:.\Core\Include/cmsis_gcc.h **** {
 133:.\Core\Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:.\Core\Include/cmsis_gcc.h ****   
 135:.\Core\Include/cmsis_gcc.h ****   typedef struct {
 136:.\Core\Include/cmsis_gcc.h ****     uint32_t const* src;
 137:.\Core\Include/cmsis_gcc.h ****     uint32_t* dest;
 138:.\Core\Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:.\Core\Include/cmsis_gcc.h ****   } __copy_table_t;
 140:.\Core\Include/cmsis_gcc.h ****   
 141:.\Core\Include/cmsis_gcc.h ****   typedef struct {
 142:.\Core\Include/cmsis_gcc.h ****     uint32_t* dest;
 143:.\Core\Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:.\Core\Include/cmsis_gcc.h ****   } __zero_table_t;
 145:.\Core\Include/cmsis_gcc.h ****   
 146:.\Core\Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:.\Core\Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:.\Core\Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:.\Core\Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:.\Core\Include/cmsis_gcc.h **** 
 151:.\Core\Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:.\Core\Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:.\Core\Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:.\Core\Include/cmsis_gcc.h ****     }
 155:.\Core\Include/cmsis_gcc.h ****   }
 156:.\Core\Include/cmsis_gcc.h ****  
 157:.\Core\Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:.\Core\Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:.\Core\Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 79


 160:.\Core\Include/cmsis_gcc.h ****     }
 161:.\Core\Include/cmsis_gcc.h ****   }
 162:.\Core\Include/cmsis_gcc.h ****  
 163:.\Core\Include/cmsis_gcc.h ****   _start();
 164:.\Core\Include/cmsis_gcc.h **** }
 165:.\Core\Include/cmsis_gcc.h ****   
 166:.\Core\Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:.\Core\Include/cmsis_gcc.h **** #endif
 168:.\Core\Include/cmsis_gcc.h **** 
 169:.\Core\Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:.\Core\Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:.\Core\Include/cmsis_gcc.h **** #endif
 172:.\Core\Include/cmsis_gcc.h **** 
 173:.\Core\Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:.\Core\Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:.\Core\Include/cmsis_gcc.h **** #endif
 176:.\Core\Include/cmsis_gcc.h **** 
 177:.\Core\Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:.\Core\Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:.\Core\Include/cmsis_gcc.h **** #endif
 180:.\Core\Include/cmsis_gcc.h **** 
 181:.\Core\Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:.\Core\Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:.\Core\Include/cmsis_gcc.h **** #endif
 184:.\Core\Include/cmsis_gcc.h **** 
 185:.\Core\Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:.\Core\Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:.\Core\Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:.\Core\Include/cmsis_gcc.h ****   @{
 189:.\Core\Include/cmsis_gcc.h ****  */
 190:.\Core\Include/cmsis_gcc.h **** 
 191:.\Core\Include/cmsis_gcc.h **** /**
 192:.\Core\Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:.\Core\Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:.\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:.\Core\Include/cmsis_gcc.h ****  */
 196:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:.\Core\Include/cmsis_gcc.h **** {
 198:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:.\Core\Include/cmsis_gcc.h **** }
 200:.\Core\Include/cmsis_gcc.h **** 
 201:.\Core\Include/cmsis_gcc.h **** 
 202:.\Core\Include/cmsis_gcc.h **** /**
 203:.\Core\Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:.\Core\Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:.\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:.\Core\Include/cmsis_gcc.h ****  */
 207:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:.\Core\Include/cmsis_gcc.h **** {
 209:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:.\Core\Include/cmsis_gcc.h **** }
 211:.\Core\Include/cmsis_gcc.h **** 
 212:.\Core\Include/cmsis_gcc.h **** 
 213:.\Core\Include/cmsis_gcc.h **** /**
 214:.\Core\Include/cmsis_gcc.h ****   \brief   Get Control Register
 215:.\Core\Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:.\Core\Include/cmsis_gcc.h ****   \return               Control Register value
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 80


 217:.\Core\Include/cmsis_gcc.h ****  */
 218:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:.\Core\Include/cmsis_gcc.h **** {
 220:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 221:.\Core\Include/cmsis_gcc.h **** 
 222:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:.\Core\Include/cmsis_gcc.h ****   return(result);
 224:.\Core\Include/cmsis_gcc.h **** }
 225:.\Core\Include/cmsis_gcc.h **** 
 226:.\Core\Include/cmsis_gcc.h **** 
 227:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:.\Core\Include/cmsis_gcc.h **** /**
 229:.\Core\Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:.\Core\Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:.\Core\Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 232:.\Core\Include/cmsis_gcc.h ****  */
 233:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:.\Core\Include/cmsis_gcc.h **** {
 235:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 236:.\Core\Include/cmsis_gcc.h **** 
 237:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:.\Core\Include/cmsis_gcc.h ****   return(result);
 239:.\Core\Include/cmsis_gcc.h **** }
 240:.\Core\Include/cmsis_gcc.h **** #endif
 241:.\Core\Include/cmsis_gcc.h **** 
 242:.\Core\Include/cmsis_gcc.h **** 
 243:.\Core\Include/cmsis_gcc.h **** /**
 244:.\Core\Include/cmsis_gcc.h ****   \brief   Set Control Register
 245:.\Core\Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:.\Core\Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:.\Core\Include/cmsis_gcc.h ****  */
 248:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:.\Core\Include/cmsis_gcc.h **** {
 250:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:.\Core\Include/cmsis_gcc.h **** }
 252:.\Core\Include/cmsis_gcc.h **** 
 253:.\Core\Include/cmsis_gcc.h **** 
 254:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:.\Core\Include/cmsis_gcc.h **** /**
 256:.\Core\Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:.\Core\Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:.\Core\Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:.\Core\Include/cmsis_gcc.h ****  */
 260:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:.\Core\Include/cmsis_gcc.h **** {
 262:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:.\Core\Include/cmsis_gcc.h **** }
 264:.\Core\Include/cmsis_gcc.h **** #endif
 265:.\Core\Include/cmsis_gcc.h **** 
 266:.\Core\Include/cmsis_gcc.h **** 
 267:.\Core\Include/cmsis_gcc.h **** /**
 268:.\Core\Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 269:.\Core\Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:.\Core\Include/cmsis_gcc.h ****   \return               IPSR Register value
 271:.\Core\Include/cmsis_gcc.h ****  */
 272:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:.\Core\Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 81


 274:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 275:.\Core\Include/cmsis_gcc.h **** 
 276:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:.\Core\Include/cmsis_gcc.h ****   return(result);
 278:.\Core\Include/cmsis_gcc.h **** }
 279:.\Core\Include/cmsis_gcc.h **** 
 280:.\Core\Include/cmsis_gcc.h **** 
 281:.\Core\Include/cmsis_gcc.h **** /**
 282:.\Core\Include/cmsis_gcc.h ****   \brief   Get APSR Register
 283:.\Core\Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:.\Core\Include/cmsis_gcc.h ****   \return               APSR Register value
 285:.\Core\Include/cmsis_gcc.h ****  */
 286:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:.\Core\Include/cmsis_gcc.h **** {
 288:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 289:.\Core\Include/cmsis_gcc.h **** 
 290:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:.\Core\Include/cmsis_gcc.h ****   return(result);
 292:.\Core\Include/cmsis_gcc.h **** }
 293:.\Core\Include/cmsis_gcc.h **** 
 294:.\Core\Include/cmsis_gcc.h **** 
 295:.\Core\Include/cmsis_gcc.h **** /**
 296:.\Core\Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 297:.\Core\Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:.\Core\Include/cmsis_gcc.h ****   \return               xPSR Register value
 299:.\Core\Include/cmsis_gcc.h ****  */
 300:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:.\Core\Include/cmsis_gcc.h **** {
 302:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 303:.\Core\Include/cmsis_gcc.h **** 
 304:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:.\Core\Include/cmsis_gcc.h ****   return(result);
 306:.\Core\Include/cmsis_gcc.h **** }
 307:.\Core\Include/cmsis_gcc.h **** 
 308:.\Core\Include/cmsis_gcc.h **** 
 309:.\Core\Include/cmsis_gcc.h **** /**
 310:.\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:.\Core\Include/cmsis_gcc.h ****   \return               PSP Register value
 313:.\Core\Include/cmsis_gcc.h ****  */
 314:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:.\Core\Include/cmsis_gcc.h **** {
 316:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 317:.\Core\Include/cmsis_gcc.h **** 
 318:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:.\Core\Include/cmsis_gcc.h ****   return(result);
 320:.\Core\Include/cmsis_gcc.h **** }
 321:.\Core\Include/cmsis_gcc.h **** 
 322:.\Core\Include/cmsis_gcc.h **** 
 323:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:.\Core\Include/cmsis_gcc.h **** /**
 325:.\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 326:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:.\Core\Include/cmsis_gcc.h ****   \return               PSP Register value
 328:.\Core\Include/cmsis_gcc.h ****  */
 329:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:.\Core\Include/cmsis_gcc.h **** {
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 82


 331:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 332:.\Core\Include/cmsis_gcc.h **** 
 333:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:.\Core\Include/cmsis_gcc.h ****   return(result);
 335:.\Core\Include/cmsis_gcc.h **** }
 336:.\Core\Include/cmsis_gcc.h **** #endif
 337:.\Core\Include/cmsis_gcc.h **** 
 338:.\Core\Include/cmsis_gcc.h **** 
 339:.\Core\Include/cmsis_gcc.h **** /**
 340:.\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:.\Core\Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:.\Core\Include/cmsis_gcc.h ****  */
 344:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:.\Core\Include/cmsis_gcc.h **** {
 346:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:.\Core\Include/cmsis_gcc.h **** }
 348:.\Core\Include/cmsis_gcc.h **** 
 349:.\Core\Include/cmsis_gcc.h **** 
 350:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:.\Core\Include/cmsis_gcc.h **** /**
 352:.\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:.\Core\Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:.\Core\Include/cmsis_gcc.h ****  */
 356:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:.\Core\Include/cmsis_gcc.h **** {
 358:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:.\Core\Include/cmsis_gcc.h **** }
 360:.\Core\Include/cmsis_gcc.h **** #endif
 361:.\Core\Include/cmsis_gcc.h **** 
 362:.\Core\Include/cmsis_gcc.h **** 
 363:.\Core\Include/cmsis_gcc.h **** /**
 364:.\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:.\Core\Include/cmsis_gcc.h ****   \return               MSP Register value
 367:.\Core\Include/cmsis_gcc.h ****  */
 368:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:.\Core\Include/cmsis_gcc.h **** {
 370:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 371:.\Core\Include/cmsis_gcc.h **** 
 372:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:.\Core\Include/cmsis_gcc.h ****   return(result);
 374:.\Core\Include/cmsis_gcc.h **** }
 375:.\Core\Include/cmsis_gcc.h **** 
 376:.\Core\Include/cmsis_gcc.h **** 
 377:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:.\Core\Include/cmsis_gcc.h **** /**
 379:.\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:.\Core\Include/cmsis_gcc.h ****   \return               MSP Register value
 382:.\Core\Include/cmsis_gcc.h ****  */
 383:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:.\Core\Include/cmsis_gcc.h **** {
 385:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 386:.\Core\Include/cmsis_gcc.h **** 
 387:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 83


 388:.\Core\Include/cmsis_gcc.h ****   return(result);
 389:.\Core\Include/cmsis_gcc.h **** }
 390:.\Core\Include/cmsis_gcc.h **** #endif
 391:.\Core\Include/cmsis_gcc.h **** 
 392:.\Core\Include/cmsis_gcc.h **** 
 393:.\Core\Include/cmsis_gcc.h **** /**
 394:.\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:.\Core\Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:.\Core\Include/cmsis_gcc.h ****  */
 398:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:.\Core\Include/cmsis_gcc.h **** {
 400:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:.\Core\Include/cmsis_gcc.h **** }
 402:.\Core\Include/cmsis_gcc.h **** 
 403:.\Core\Include/cmsis_gcc.h **** 
 404:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:.\Core\Include/cmsis_gcc.h **** /**
 406:.\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:.\Core\Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:.\Core\Include/cmsis_gcc.h ****  */
 410:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:.\Core\Include/cmsis_gcc.h **** {
 412:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:.\Core\Include/cmsis_gcc.h **** }
 414:.\Core\Include/cmsis_gcc.h **** #endif
 415:.\Core\Include/cmsis_gcc.h **** 
 416:.\Core\Include/cmsis_gcc.h **** 
 417:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:.\Core\Include/cmsis_gcc.h **** /**
 419:.\Core\Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:.\Core\Include/cmsis_gcc.h ****   \return               SP Register value
 422:.\Core\Include/cmsis_gcc.h ****  */
 423:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:.\Core\Include/cmsis_gcc.h **** {
 425:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 426:.\Core\Include/cmsis_gcc.h **** 
 427:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:.\Core\Include/cmsis_gcc.h ****   return(result);
 429:.\Core\Include/cmsis_gcc.h **** }
 430:.\Core\Include/cmsis_gcc.h **** 
 431:.\Core\Include/cmsis_gcc.h **** 
 432:.\Core\Include/cmsis_gcc.h **** /**
 433:.\Core\Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:.\Core\Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:.\Core\Include/cmsis_gcc.h ****  */
 437:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:.\Core\Include/cmsis_gcc.h **** {
 439:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 440:.\Core\Include/cmsis_gcc.h **** }
 441:.\Core\Include/cmsis_gcc.h **** #endif
 442:.\Core\Include/cmsis_gcc.h **** 
 443:.\Core\Include/cmsis_gcc.h **** 
 444:.\Core\Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 84


 445:.\Core\Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 446:.\Core\Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:.\Core\Include/cmsis_gcc.h ****   \return               Priority Mask value
 448:.\Core\Include/cmsis_gcc.h ****  */
 449:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:.\Core\Include/cmsis_gcc.h **** {
 451:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 452:.\Core\Include/cmsis_gcc.h **** 
 453:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:.\Core\Include/cmsis_gcc.h ****   return(result);
 455:.\Core\Include/cmsis_gcc.h **** }
 456:.\Core\Include/cmsis_gcc.h **** 
 457:.\Core\Include/cmsis_gcc.h **** 
 458:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:.\Core\Include/cmsis_gcc.h **** /**
 460:.\Core\Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:.\Core\Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:.\Core\Include/cmsis_gcc.h ****   \return               Priority Mask value
 463:.\Core\Include/cmsis_gcc.h ****  */
 464:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:.\Core\Include/cmsis_gcc.h **** {
 466:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 467:.\Core\Include/cmsis_gcc.h **** 
 468:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:.\Core\Include/cmsis_gcc.h ****   return(result);
 470:.\Core\Include/cmsis_gcc.h **** }
 471:.\Core\Include/cmsis_gcc.h **** #endif
 472:.\Core\Include/cmsis_gcc.h **** 
 473:.\Core\Include/cmsis_gcc.h **** 
 474:.\Core\Include/cmsis_gcc.h **** /**
 475:.\Core\Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 476:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:.\Core\Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:.\Core\Include/cmsis_gcc.h ****  */
 479:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:.\Core\Include/cmsis_gcc.h **** {
 481:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:.\Core\Include/cmsis_gcc.h **** }
 483:.\Core\Include/cmsis_gcc.h **** 
 484:.\Core\Include/cmsis_gcc.h **** 
 485:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:.\Core\Include/cmsis_gcc.h **** /**
 487:.\Core\Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:.\Core\Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:.\Core\Include/cmsis_gcc.h ****  */
 491:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:.\Core\Include/cmsis_gcc.h **** {
 493:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:.\Core\Include/cmsis_gcc.h **** }
 495:.\Core\Include/cmsis_gcc.h **** #endif
 496:.\Core\Include/cmsis_gcc.h **** 
 497:.\Core\Include/cmsis_gcc.h **** 
 498:.\Core\Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:.\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:.\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:.\Core\Include/cmsis_gcc.h **** /**
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 85


 502:.\Core\Include/cmsis_gcc.h ****   \brief   Enable FIQ
 503:.\Core\Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:.\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:.\Core\Include/cmsis_gcc.h ****  */
 506:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:.\Core\Include/cmsis_gcc.h **** {
 508:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:.\Core\Include/cmsis_gcc.h **** }
 510:.\Core\Include/cmsis_gcc.h **** 
 511:.\Core\Include/cmsis_gcc.h **** 
 512:.\Core\Include/cmsis_gcc.h **** /**
 513:.\Core\Include/cmsis_gcc.h ****   \brief   Disable FIQ
 514:.\Core\Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:.\Core\Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:.\Core\Include/cmsis_gcc.h ****  */
 517:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:.\Core\Include/cmsis_gcc.h **** {
 519:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:.\Core\Include/cmsis_gcc.h **** }
 521:.\Core\Include/cmsis_gcc.h **** 
 522:.\Core\Include/cmsis_gcc.h **** 
 523:.\Core\Include/cmsis_gcc.h **** /**
 524:.\Core\Include/cmsis_gcc.h ****   \brief   Get Base Priority
 525:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:.\Core\Include/cmsis_gcc.h ****   \return               Base Priority register value
 527:.\Core\Include/cmsis_gcc.h ****  */
 528:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:.\Core\Include/cmsis_gcc.h **** {
 530:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 531:.\Core\Include/cmsis_gcc.h **** 
 532:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:.\Core\Include/cmsis_gcc.h ****   return(result);
 534:.\Core\Include/cmsis_gcc.h **** }
 535:.\Core\Include/cmsis_gcc.h **** 
 536:.\Core\Include/cmsis_gcc.h **** 
 537:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:.\Core\Include/cmsis_gcc.h **** /**
 539:.\Core\Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:.\Core\Include/cmsis_gcc.h ****   \return               Base Priority register value
 542:.\Core\Include/cmsis_gcc.h ****  */
 543:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:.\Core\Include/cmsis_gcc.h **** {
 545:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 546:.\Core\Include/cmsis_gcc.h **** 
 547:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:.\Core\Include/cmsis_gcc.h ****   return(result);
 549:.\Core\Include/cmsis_gcc.h **** }
 550:.\Core\Include/cmsis_gcc.h **** #endif
 551:.\Core\Include/cmsis_gcc.h **** 
 552:.\Core\Include/cmsis_gcc.h **** 
 553:.\Core\Include/cmsis_gcc.h **** /**
 554:.\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority
 555:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:.\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:.\Core\Include/cmsis_gcc.h ****  */
 558:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 86


 559:.\Core\Include/cmsis_gcc.h **** {
 560:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:.\Core\Include/cmsis_gcc.h **** }
 562:.\Core\Include/cmsis_gcc.h **** 
 563:.\Core\Include/cmsis_gcc.h **** 
 564:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:.\Core\Include/cmsis_gcc.h **** /**
 566:.\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:.\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:.\Core\Include/cmsis_gcc.h ****  */
 570:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:.\Core\Include/cmsis_gcc.h **** {
 572:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:.\Core\Include/cmsis_gcc.h **** }
 574:.\Core\Include/cmsis_gcc.h **** #endif
 575:.\Core\Include/cmsis_gcc.h **** 
 576:.\Core\Include/cmsis_gcc.h **** 
 577:.\Core\Include/cmsis_gcc.h **** /**
 578:.\Core\Include/cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:.\Core\Include/cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:.\Core\Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:.\Core\Include/cmsis_gcc.h ****  */
 583:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:.\Core\Include/cmsis_gcc.h **** {
 585:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:.\Core\Include/cmsis_gcc.h **** }
 587:.\Core\Include/cmsis_gcc.h **** 
 588:.\Core\Include/cmsis_gcc.h **** 
 589:.\Core\Include/cmsis_gcc.h **** /**
 590:.\Core\Include/cmsis_gcc.h ****   \brief   Get Fault Mask
 591:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:.\Core\Include/cmsis_gcc.h ****   \return               Fault Mask register value
 593:.\Core\Include/cmsis_gcc.h ****  */
 594:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:.\Core\Include/cmsis_gcc.h **** {
 596:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 597:.\Core\Include/cmsis_gcc.h **** 
 598:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:.\Core\Include/cmsis_gcc.h ****   return(result);
 600:.\Core\Include/cmsis_gcc.h **** }
 601:.\Core\Include/cmsis_gcc.h **** 
 602:.\Core\Include/cmsis_gcc.h **** 
 603:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:.\Core\Include/cmsis_gcc.h **** /**
 605:.\Core\Include/cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:.\Core\Include/cmsis_gcc.h ****   \return               Fault Mask register value
 608:.\Core\Include/cmsis_gcc.h ****  */
 609:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:.\Core\Include/cmsis_gcc.h **** {
 611:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 612:.\Core\Include/cmsis_gcc.h **** 
 613:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:.\Core\Include/cmsis_gcc.h ****   return(result);
 615:.\Core\Include/cmsis_gcc.h **** }
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 87


 616:.\Core\Include/cmsis_gcc.h **** #endif
 617:.\Core\Include/cmsis_gcc.h **** 
 618:.\Core\Include/cmsis_gcc.h **** 
 619:.\Core\Include/cmsis_gcc.h **** /**
 620:.\Core\Include/cmsis_gcc.h ****   \brief   Set Fault Mask
 621:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:.\Core\Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:.\Core\Include/cmsis_gcc.h ****  */
 624:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:.\Core\Include/cmsis_gcc.h **** {
 626:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:.\Core\Include/cmsis_gcc.h **** }
 628:.\Core\Include/cmsis_gcc.h **** 
 629:.\Core\Include/cmsis_gcc.h **** 
 630:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:.\Core\Include/cmsis_gcc.h **** /**
 632:.\Core\Include/cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:.\Core\Include/cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:.\Core\Include/cmsis_gcc.h ****  */
 636:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:.\Core\Include/cmsis_gcc.h **** {
 638:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:.\Core\Include/cmsis_gcc.h **** }
 640:.\Core\Include/cmsis_gcc.h **** #endif
 641:.\Core\Include/cmsis_gcc.h **** 
 642:.\Core\Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:.\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:.\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:.\Core\Include/cmsis_gcc.h **** 
 646:.\Core\Include/cmsis_gcc.h **** 
 647:.\Core\Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:.\Core\Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:.\Core\Include/cmsis_gcc.h **** 
 650:.\Core\Include/cmsis_gcc.h **** /**
 651:.\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:.\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:.\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:.\Core\Include/cmsis_gcc.h ****   mode.
 655:.\Core\Include/cmsis_gcc.h ****   
 656:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:.\Core\Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 658:.\Core\Include/cmsis_gcc.h ****  */
 659:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:.\Core\Include/cmsis_gcc.h **** {
 661:.\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:.\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:.\Core\Include/cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:.\Core\Include/cmsis_gcc.h ****   return 0U;
 665:.\Core\Include/cmsis_gcc.h **** #else
 666:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 667:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
 668:.\Core\Include/cmsis_gcc.h ****   return result;
 669:.\Core\Include/cmsis_gcc.h **** #endif
 670:.\Core\Include/cmsis_gcc.h **** }
 671:.\Core\Include/cmsis_gcc.h **** 
 672:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 88


 673:.\Core\Include/cmsis_gcc.h **** /**
 674:.\Core\Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:.\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:.\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:.\Core\Include/cmsis_gcc.h **** 
 678:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:.\Core\Include/cmsis_gcc.h ****   \return               PSPLIM Register value
 680:.\Core\Include/cmsis_gcc.h ****  */
 681:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:.\Core\Include/cmsis_gcc.h **** {
 683:.\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:.\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:.\Core\Include/cmsis_gcc.h ****   return 0U;
 686:.\Core\Include/cmsis_gcc.h **** #else
 687:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 688:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:.\Core\Include/cmsis_gcc.h ****   return result;
 690:.\Core\Include/cmsis_gcc.h **** #endif
 691:.\Core\Include/cmsis_gcc.h **** }
 692:.\Core\Include/cmsis_gcc.h **** #endif
 693:.\Core\Include/cmsis_gcc.h **** 
 694:.\Core\Include/cmsis_gcc.h **** 
 695:.\Core\Include/cmsis_gcc.h **** /**
 696:.\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:.\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:.\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:.\Core\Include/cmsis_gcc.h ****   mode.
 700:.\Core\Include/cmsis_gcc.h ****   
 701:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:.\Core\Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:.\Core\Include/cmsis_gcc.h ****  */
 704:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:.\Core\Include/cmsis_gcc.h **** {
 706:.\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:.\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:.\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:.\Core\Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:.\Core\Include/cmsis_gcc.h **** #else
 711:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:.\Core\Include/cmsis_gcc.h **** #endif
 713:.\Core\Include/cmsis_gcc.h **** }
 714:.\Core\Include/cmsis_gcc.h **** 
 715:.\Core\Include/cmsis_gcc.h **** 
 716:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:.\Core\Include/cmsis_gcc.h **** /**
 718:.\Core\Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:.\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:.\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:.\Core\Include/cmsis_gcc.h **** 
 722:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:.\Core\Include/cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:.\Core\Include/cmsis_gcc.h ****  */
 725:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:.\Core\Include/cmsis_gcc.h **** {
 727:.\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:.\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:.\Core\Include/cmsis_gcc.h ****   (void)ProcStackPtrLimit;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 89


 730:.\Core\Include/cmsis_gcc.h **** #else
 731:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:.\Core\Include/cmsis_gcc.h **** #endif
 733:.\Core\Include/cmsis_gcc.h **** }
 734:.\Core\Include/cmsis_gcc.h **** #endif
 735:.\Core\Include/cmsis_gcc.h **** 
 736:.\Core\Include/cmsis_gcc.h **** 
 737:.\Core\Include/cmsis_gcc.h **** /**
 738:.\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:.\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:.\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:.\Core\Include/cmsis_gcc.h ****   mode.
 742:.\Core\Include/cmsis_gcc.h **** 
 743:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:.\Core\Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 745:.\Core\Include/cmsis_gcc.h ****  */
 746:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:.\Core\Include/cmsis_gcc.h **** {
 748:.\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:.\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:.\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:.\Core\Include/cmsis_gcc.h ****   return 0U;
 752:.\Core\Include/cmsis_gcc.h **** #else
 753:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 754:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:.\Core\Include/cmsis_gcc.h ****   return result;
 756:.\Core\Include/cmsis_gcc.h **** #endif
 757:.\Core\Include/cmsis_gcc.h **** }
 758:.\Core\Include/cmsis_gcc.h **** 
 759:.\Core\Include/cmsis_gcc.h **** 
 760:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:.\Core\Include/cmsis_gcc.h **** /**
 762:.\Core\Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:.\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:.\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:.\Core\Include/cmsis_gcc.h **** 
 766:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:.\Core\Include/cmsis_gcc.h ****   \return               MSPLIM Register value
 768:.\Core\Include/cmsis_gcc.h ****  */
 769:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:.\Core\Include/cmsis_gcc.h **** {
 771:.\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:.\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:.\Core\Include/cmsis_gcc.h ****   return 0U;
 774:.\Core\Include/cmsis_gcc.h **** #else
 775:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
 776:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:.\Core\Include/cmsis_gcc.h ****   return result;
 778:.\Core\Include/cmsis_gcc.h **** #endif
 779:.\Core\Include/cmsis_gcc.h **** }
 780:.\Core\Include/cmsis_gcc.h **** #endif
 781:.\Core\Include/cmsis_gcc.h **** 
 782:.\Core\Include/cmsis_gcc.h **** 
 783:.\Core\Include/cmsis_gcc.h **** /**
 784:.\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:.\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:.\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 90


 787:.\Core\Include/cmsis_gcc.h ****   mode.
 788:.\Core\Include/cmsis_gcc.h **** 
 789:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:.\Core\Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:.\Core\Include/cmsis_gcc.h ****  */
 792:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:.\Core\Include/cmsis_gcc.h **** {
 794:.\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:.\Core\Include/cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:.\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:.\Core\Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:.\Core\Include/cmsis_gcc.h **** #else
 799:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:.\Core\Include/cmsis_gcc.h **** #endif
 801:.\Core\Include/cmsis_gcc.h **** }
 802:.\Core\Include/cmsis_gcc.h **** 
 803:.\Core\Include/cmsis_gcc.h **** 
 804:.\Core\Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:.\Core\Include/cmsis_gcc.h **** /**
 806:.\Core\Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:.\Core\Include/cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:.\Core\Include/cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:.\Core\Include/cmsis_gcc.h **** 
 810:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:.\Core\Include/cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:.\Core\Include/cmsis_gcc.h ****  */
 813:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:.\Core\Include/cmsis_gcc.h **** {
 815:.\Core\Include/cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:.\Core\Include/cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:.\Core\Include/cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:.\Core\Include/cmsis_gcc.h **** #else
 819:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:.\Core\Include/cmsis_gcc.h **** #endif
 821:.\Core\Include/cmsis_gcc.h **** }
 822:.\Core\Include/cmsis_gcc.h **** #endif
 823:.\Core\Include/cmsis_gcc.h **** 
 824:.\Core\Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:.\Core\Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:.\Core\Include/cmsis_gcc.h **** 
 827:.\Core\Include/cmsis_gcc.h **** 
 828:.\Core\Include/cmsis_gcc.h **** /**
 829:.\Core\Include/cmsis_gcc.h ****   \brief   Get FPSCR
 830:.\Core\Include/cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:.\Core\Include/cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:.\Core\Include/cmsis_gcc.h ****  */
 833:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:.\Core\Include/cmsis_gcc.h **** {
 835:.\Core\Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:.\Core\Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:.\Core\Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:.\Core\Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 839:.\Core\Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:.\Core\Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:.\Core\Include/cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:.\Core\Include/cmsis_gcc.h **** #else
 843:.\Core\Include/cmsis_gcc.h ****   uint32_t result;
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 91


 844:.\Core\Include/cmsis_gcc.h **** 
 845:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:.\Core\Include/cmsis_gcc.h ****   return(result);
 847:.\Core\Include/cmsis_gcc.h **** #endif
 848:.\Core\Include/cmsis_gcc.h **** #else
 849:.\Core\Include/cmsis_gcc.h ****   return(0U);
 850:.\Core\Include/cmsis_gcc.h **** #endif
 851:.\Core\Include/cmsis_gcc.h **** }
 852:.\Core\Include/cmsis_gcc.h **** 
 853:.\Core\Include/cmsis_gcc.h **** 
 854:.\Core\Include/cmsis_gcc.h **** /**
 855:.\Core\Include/cmsis_gcc.h ****   \brief   Set FPSCR
 856:.\Core\Include/cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:.\Core\Include/cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:.\Core\Include/cmsis_gcc.h ****  */
 859:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:.\Core\Include/cmsis_gcc.h **** {
 861:.\Core\Include/cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:.\Core\Include/cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:.\Core\Include/cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:.\Core\Include/cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:.\Core\Include/cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:.\Core\Include/cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:.\Core\Include/cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:.\Core\Include/cmsis_gcc.h **** #else
 869:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:.\Core\Include/cmsis_gcc.h **** #endif
 871:.\Core\Include/cmsis_gcc.h **** #else
 872:.\Core\Include/cmsis_gcc.h ****   (void)fpscr;
 873:.\Core\Include/cmsis_gcc.h **** #endif
 874:.\Core\Include/cmsis_gcc.h **** }
 875:.\Core\Include/cmsis_gcc.h **** 
 876:.\Core\Include/cmsis_gcc.h **** 
 877:.\Core\Include/cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:.\Core\Include/cmsis_gcc.h **** 
 879:.\Core\Include/cmsis_gcc.h **** 
 880:.\Core\Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:.\Core\Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:.\Core\Include/cmsis_gcc.h ****   Access to dedicated instructions
 883:.\Core\Include/cmsis_gcc.h ****   @{
 884:.\Core\Include/cmsis_gcc.h **** */
 885:.\Core\Include/cmsis_gcc.h **** 
 886:.\Core\Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:.\Core\Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:.\Core\Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:.\Core\Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:.\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:.\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:.\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:.\Core\Include/cmsis_gcc.h **** #else
 894:.\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:.\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 896:.\Core\Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:.\Core\Include/cmsis_gcc.h **** #endif
 898:.\Core\Include/cmsis_gcc.h **** 
 899:.\Core\Include/cmsis_gcc.h **** /**
 900:.\Core\Include/cmsis_gcc.h ****   \brief   No Operation
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 92


 901:.\Core\Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:.\Core\Include/cmsis_gcc.h ****  */
 903:.\Core\Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:.\Core\Include/cmsis_gcc.h **** 
 905:.\Core\Include/cmsis_gcc.h **** /**
 906:.\Core\Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:.\Core\Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:.\Core\Include/cmsis_gcc.h ****  */
 909:.\Core\Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:.\Core\Include/cmsis_gcc.h **** 
 911:.\Core\Include/cmsis_gcc.h **** 
 912:.\Core\Include/cmsis_gcc.h **** /**
 913:.\Core\Include/cmsis_gcc.h ****   \brief   Wait For Event
 914:.\Core\Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:.\Core\Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:.\Core\Include/cmsis_gcc.h ****  */
 917:.\Core\Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:.\Core\Include/cmsis_gcc.h **** 
 919:.\Core\Include/cmsis_gcc.h **** 
 920:.\Core\Include/cmsis_gcc.h **** /**
 921:.\Core\Include/cmsis_gcc.h ****   \brief   Send Event
 922:.\Core\Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:.\Core\Include/cmsis_gcc.h ****  */
 924:.\Core\Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:.\Core\Include/cmsis_gcc.h **** 
 926:.\Core\Include/cmsis_gcc.h **** 
 927:.\Core\Include/cmsis_gcc.h **** /**
 928:.\Core\Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:.\Core\Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:.\Core\Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:.\Core\Include/cmsis_gcc.h ****            after the instruction has been completed.
 932:.\Core\Include/cmsis_gcc.h ****  */
 933:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:.\Core\Include/cmsis_gcc.h **** {
 935:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:.\Core\Include/cmsis_gcc.h **** }
 937:.\Core\Include/cmsis_gcc.h **** 
 938:.\Core\Include/cmsis_gcc.h **** 
 939:.\Core\Include/cmsis_gcc.h **** /**
 940:.\Core\Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:.\Core\Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:.\Core\Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:.\Core\Include/cmsis_gcc.h ****  */
 944:.\Core\Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 945:.\Core\Include/cmsis_gcc.h **** {
 946:.\Core\Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 984              		.loc 4 946 0
 985              		.syntax unified
 986              	@ 946 ".\Core\Include/cmsis_gcc.h" 1
 987 003a BFF34F8F 		dsb 0xF
 988              	@ 0 "" 2
 989              		.thumb
 990              		.syntax unified
 991              	.LBE93:
 992              	.LBE92:
 993              	.LBB94:
 994              	.LBB95:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 93


 935:.\Core\Include/cmsis_gcc.h **** }
 995              		.loc 4 935 0
 996              		.syntax unified
 997              	@ 935 ".\Core\Include/cmsis_gcc.h" 1
 998 003e BFF36F8F 		isb 0xF
 999              	@ 0 "" 2
 1000              		.thumb
 1001              		.syntax unified
 1002              	.L72:
 1003              	.LBE95:
 1004              	.LBE94:
 1005              	.LBE91:
 1006              	.LBE90:
 561:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 562:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     return (CY_IPC_PIPE_SUCCESS);
 563:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 1007              		.loc 1 563 0
 1008 0042 0020     		movs	r0, #0
 1009 0044 10BD     		pop	{r4, pc}
 1010              	.LVL125:
 1011              	.L75:
 1012 0046 00BF     		.align	2
 1013              	.L74:
 1014 0048 00000000 		.word	.LANCHOR0
 1015 004c 00000000 		.word	.LC0
 1016 0050 00E100E0 		.word	-536813312
 1017              		.cfi_endproc
 1018              	.LFE165:
 1019              		.size	Cy_IPC_Pipe_EndpointPause, .-Cy_IPC_Pipe_EndpointPause
 1020              		.section	.text.Cy_IPC_Pipe_EndpointResume,"ax",%progbits
 1021              		.align	2
 1022              		.global	Cy_IPC_Pipe_EndpointResume
 1023              		.thumb
 1024              		.thumb_func
 1025              		.type	Cy_IPC_Pipe_EndpointResume, %function
 1026              	Cy_IPC_Pipe_EndpointResume:
 1027              	.LFB166:
 564:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 565:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 566:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** /*******************************************************************************
 567:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * Function Name: Cy_IPC_Pipe_EndpointResume
 568:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** ****************************************************************************//**
 569:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 570:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This function sets the receiver endpoint to active state.
 571:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 572:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \param epAddr
 573:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * This parameter is the address (or index in the array of endpoint structures)
 574:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * that designates the endpoint to resume.
 575:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 576:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \return
 577:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *    CY_IPC_PIPE_SUCCESS:           Callback registered successfully
 578:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 579:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \funcusage
 580:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** * \snippet IPC_sut_01.cydsn/main_cm4.c snippet_Cy_IPC_Pipe_EndpointPauseResume
 581:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *
 582:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** *******************************************************************************/
 583:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** cy_en_ipc_pipe_status_t Cy_IPC_Pipe_EndpointResume(uint32_t epAddr)
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 94


 584:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** {
 1028              		.loc 1 584 0
 1029              		.cfi_startproc
 1030              		@ args = 0, pretend = 0, frame = 0
 1031              		@ frame_needed = 0, uses_anonymous_args = 0
 1032              	.LVL126:
 1033 0000 10B5     		push	{r4, lr}
 1034              		.cfi_def_cfa_offset 8
 1035              		.cfi_offset 4, -8
 1036              		.cfi_offset 14, -4
 1037 0002 0446     		mov	r4, r0
 585:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     cy_stc_ipc_pipe_ep_t * endpoint;
 586:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 587:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     CY_ASSERT_L1(NULL != cy_ipc_pipe_epArray);
 1038              		.loc 1 587 0
 1039 0004 0D4B     		ldr	r3, .L80
 1040 0006 1B68     		ldr	r3, [r3]
 1041 0008 23B9     		cbnz	r3, .L77
 1042              		.loc 1 587 0 is_stmt 0 discriminator 1
 1043 000a 40F24B21 		movw	r1, #587
 1044 000e 0C48     		ldr	r0, .L80+4
 1045              	.LVL127:
 1046 0010 FFF7FEFF 		bl	Cy_SysLib_AssertFailed
 1047              	.LVL128:
 1048              	.L77:
 588:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 589:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     endpoint = &cy_ipc_pipe_epArray[epAddr];
 1049              		.loc 1 589 0 is_stmt 1
 1050 0014 094B     		ldr	r3, .L80
 1051 0016 1B68     		ldr	r3, [r3]
 1052 0018 2C22     		movs	r2, #44
 1053 001a 02FB0434 		mla	r4, r2, r4, r3
 1054              	.LVL129:
 590:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 591:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     /* Enable the interrupts */
 592:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     NVIC_EnableIRQ(endpoint->pipeIntrSrc);
 1055              		.loc 1 592 0
 1056 001e B4F90C30 		ldrsh	r3, [r4, #12]
 1057              	.LVL130:
 1058              	.LBB96:
 1059              	.LBB97:
1686:.\Core\Include/core_cm4.h ****   {
 1060              		.loc 3 1686 0
 1061 0022 002B     		cmp	r3, #0
 1062 0024 08DB     		blt	.L78
1688:.\Core\Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 1063              		.loc 3 1688 0
1689:.\Core\Include/core_cm4.h ****     __COMPILER_BARRIER();
 1064              		.loc 3 1689 0
 1065 0026 5909     		lsrs	r1, r3, #5
 1066 0028 03F01F03 		and	r3, r3, #31
 1067              	.LVL131:
 1068 002c 0122     		movs	r2, #1
 1069 002e 02FA03F3 		lsl	r3, r2, r3
 1070 0032 044A     		ldr	r2, .L80+8
 1071 0034 42F82130 		str	r3, [r2, r1, lsl #2]
 1072              	.LVL132:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 95


1690:.\Core\Include/core_cm4.h ****   }
 1073              		.loc 3 1690 0
 1074              	.L78:
 1075              	.LBE97:
 1076              	.LBE96:
 593:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** 
 594:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c ****     return (CY_IPC_PIPE_SUCCESS);
 595:Generated_Source\PSoC6\pdl\drivers\peripheral\ipc/cy_ipc_pipe.c **** }
 1077              		.loc 1 595 0
 1078 0038 0020     		movs	r0, #0
 1079 003a 10BD     		pop	{r4, pc}
 1080              	.LVL133:
 1081              	.L81:
 1082              		.align	2
 1083              	.L80:
 1084 003c 00000000 		.word	.LANCHOR0
 1085 0040 00000000 		.word	.LC0
 1086 0044 00E100E0 		.word	-536813312
 1087              		.cfi_endproc
 1088              	.LFE166:
 1089              		.size	Cy_IPC_Pipe_EndpointResume, .-Cy_IPC_Pipe_EndpointResume
 1090              		.section	.rodata.str1.4,"aMS",%progbits,1
 1091              		.align	2
 1092              	.LC0:
 1093 0000 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 1093      72617465 
 1093      645F536F 
 1093      75726365 
 1093      5C50536F 
 1094 002e 6970635C 		.ascii	"ipc\\cy_ipc_pipe.c\000"
 1094      63795F69 
 1094      70635F70 
 1094      6970652E 
 1094      6300
 1095              	.LC1:
 1096 0040 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 1096      72617465 
 1096      645F536F 
 1096      75726365 
 1096      5C50536F 
 1097 006e 6970635C 		.ascii	"ipc\\cy_ipc_drv.h\000"
 1097      63795F69 
 1097      70635F64 
 1097      72762E68 
 1097      00
 1098              		.bss
 1099              		.align	2
 1100              		.set	.LANCHOR0,. + 0
 1101              		.type	cy_ipc_pipe_epArray, %object
 1102              		.size	cy_ipc_pipe_epArray, 4
 1103              	cy_ipc_pipe_epArray:
 1104 0000 00000000 		.space	4
 1105              		.text
 1106              	.Letext0:
 1107              		.file 5 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 1108              		.file 6 "c:\\program files (x86)\\cypress\\psoc creator\\4.4\\psoc creator\\import\\gnu\\arm\\5.4.
 1109              		.file 7 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/ip/cyip_ipc.h"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 96


 1110              		.file 8 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/device/cy_device.h"
 1111              		.file 9 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/cy8c6247bzi_d54.h"
 1112              		.file 10 "Generated_Source\\PSoC6\\pdl\\devices/psoc6/include/psoc6_01_config.h"
 1113              		.file 11 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/syslib/cy_syslib.h"
 1114              		.file 12 "Generated_Source\\PSoC6\\pdl\\drivers/peripheral/sysint/cy_sysint.h"
 1115              		.file 13 "Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\ipc\\cy_ipc_pipe.h"
 1116              		.section	.debug_info,"",%progbits
 1117              	.Ldebug_info0:
 1118 0000 F3190000 		.4byte	0x19f3
 1119 0004 0400     		.2byte	0x4
 1120 0006 00000000 		.4byte	.Ldebug_abbrev0
 1121 000a 04       		.byte	0x4
 1122 000b 01       		.uleb128 0x1
 1123 000c 17030000 		.4byte	.LASF423
 1124 0010 0C       		.byte	0xc
 1125 0011 65180000 		.4byte	.LASF424
 1126 0015 E6090000 		.4byte	.LASF425
 1127 0019 00000000 		.4byte	.Ldebug_ranges0+0
 1128 001d 00000000 		.4byte	0
 1129 0021 00000000 		.4byte	.Ldebug_line0
 1130 0025 02       		.uleb128 0x2
 1131 0026 01       		.byte	0x1
 1132 0027 06       		.byte	0x6
 1133 0028 C61D0000 		.4byte	.LASF0
 1134 002c 03       		.uleb128 0x3
 1135 002d FD1C0000 		.4byte	.LASF2
 1136 0031 05       		.byte	0x5
 1137 0032 1D       		.byte	0x1d
 1138 0033 37000000 		.4byte	0x37
 1139 0037 02       		.uleb128 0x2
 1140 0038 01       		.byte	0x1
 1141 0039 08       		.byte	0x8
 1142 003a C61B0000 		.4byte	.LASF1
 1143 003e 03       		.uleb128 0x3
 1144 003f A9110000 		.4byte	.LASF3
 1145 0043 05       		.byte	0x5
 1146 0044 29       		.byte	0x29
 1147 0045 49000000 		.4byte	0x49
 1148 0049 02       		.uleb128 0x2
 1149 004a 02       		.byte	0x2
 1150 004b 05       		.byte	0x5
 1151 004c 59040000 		.4byte	.LASF4
 1152 0050 03       		.uleb128 0x3
 1153 0051 5F090000 		.4byte	.LASF5
 1154 0055 05       		.byte	0x5
 1155 0056 2B       		.byte	0x2b
 1156 0057 5B000000 		.4byte	0x5b
 1157 005b 02       		.uleb128 0x2
 1158 005c 02       		.byte	0x2
 1159 005d 07       		.byte	0x7
 1160 005e B9140000 		.4byte	.LASF6
 1161 0062 03       		.uleb128 0x3
 1162 0063 E5020000 		.4byte	.LASF7
 1163 0067 05       		.byte	0x5
 1164 0068 3F       		.byte	0x3f
 1165 0069 6D000000 		.4byte	0x6d
 1166 006d 02       		.uleb128 0x2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 97


 1167 006e 04       		.byte	0x4
 1168 006f 05       		.byte	0x5
 1169 0070 9E160000 		.4byte	.LASF8
 1170 0074 03       		.uleb128 0x3
 1171 0075 D41B0000 		.4byte	.LASF9
 1172 0079 05       		.byte	0x5
 1173 007a 41       		.byte	0x41
 1174 007b 7F000000 		.4byte	0x7f
 1175 007f 02       		.uleb128 0x2
 1176 0080 04       		.byte	0x4
 1177 0081 07       		.byte	0x7
 1178 0082 621A0000 		.4byte	.LASF10
 1179 0086 02       		.uleb128 0x2
 1180 0087 08       		.byte	0x8
 1181 0088 05       		.byte	0x5
 1182 0089 B8100000 		.4byte	.LASF11
 1183 008d 02       		.uleb128 0x2
 1184 008e 08       		.byte	0x8
 1185 008f 07       		.byte	0x7
 1186 0090 94080000 		.4byte	.LASF12
 1187 0094 04       		.uleb128 0x4
 1188 0095 04       		.byte	0x4
 1189 0096 05       		.byte	0x5
 1190 0097 696E7400 		.ascii	"int\000"
 1191 009b 02       		.uleb128 0x2
 1192 009c 04       		.byte	0x4
 1193 009d 07       		.byte	0x7
 1194 009e 49020000 		.4byte	.LASF13
 1195 00a2 03       		.uleb128 0x3
 1196 00a3 8E0F0000 		.4byte	.LASF14
 1197 00a7 06       		.byte	0x6
 1198 00a8 18       		.byte	0x18
 1199 00a9 2C000000 		.4byte	0x2c
 1200 00ad 03       		.uleb128 0x3
 1201 00ae D5050000 		.4byte	.LASF15
 1202 00b2 06       		.byte	0x6
 1203 00b3 20       		.byte	0x20
 1204 00b4 3E000000 		.4byte	0x3e
 1205 00b8 03       		.uleb128 0x3
 1206 00b9 E7140000 		.4byte	.LASF16
 1207 00bd 06       		.byte	0x6
 1208 00be 24       		.byte	0x24
 1209 00bf 50000000 		.4byte	0x50
 1210 00c3 03       		.uleb128 0x3
 1211 00c4 B61A0000 		.4byte	.LASF17
 1212 00c8 06       		.byte	0x6
 1213 00c9 2C       		.byte	0x2c
 1214 00ca 62000000 		.4byte	0x62
 1215 00ce 03       		.uleb128 0x3
 1216 00cf F9060000 		.4byte	.LASF18
 1217 00d3 06       		.byte	0x6
 1218 00d4 30       		.byte	0x30
 1219 00d5 74000000 		.4byte	0x74
 1220 00d9 02       		.uleb128 0x2
 1221 00da 08       		.byte	0x8
 1222 00db 04       		.byte	0x4
 1223 00dc CC140000 		.4byte	.LASF19
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 98


 1224 00e0 05       		.uleb128 0x5
 1225 00e1 CE000000 		.4byte	0xce
 1226 00e5 06       		.uleb128 0x6
 1227 00e6 E0000000 		.4byte	0xe0
 1228 00ea 07       		.uleb128 0x7
 1229 00eb E5000000 		.4byte	0xe5
 1230 00ef FA000000 		.4byte	0xfa
 1231 00f3 08       		.uleb128 0x8
 1232 00f4 FA000000 		.4byte	0xfa
 1233 00f8 02       		.byte	0x2
 1234 00f9 00       		.byte	0
 1235 00fa 02       		.uleb128 0x2
 1236 00fb 04       		.byte	0x4
 1237 00fc 07       		.byte	0x7
 1238 00fd CD150000 		.4byte	.LASF20
 1239 0101 07       		.uleb128 0x7
 1240 0102 E5000000 		.4byte	0xe5
 1241 0106 11010000 		.4byte	0x111
 1242 010a 08       		.uleb128 0x8
 1243 010b FA000000 		.4byte	0xfa
 1244 010f 03       		.byte	0x3
 1245 0110 00       		.byte	0
 1246 0111 07       		.uleb128 0x7
 1247 0112 E0000000 		.4byte	0xe0
 1248 0116 21010000 		.4byte	0x121
 1249 011a 08       		.uleb128 0x8
 1250 011b FA000000 		.4byte	0xfa
 1251 011f 07       		.byte	0x7
 1252 0120 00       		.byte	0
 1253 0121 05       		.uleb128 0x5
 1254 0122 A2000000 		.4byte	0xa2
 1255 0126 09       		.uleb128 0x9
 1256 0127 20       		.byte	0x20
 1257 0128 07       		.byte	0x7
 1258 0129 23       		.byte	0x23
 1259 012a 77010000 		.4byte	0x177
 1260 012e 0A       		.uleb128 0xa
 1261 012f 35110000 		.4byte	.LASF21
 1262 0133 07       		.byte	0x7
 1263 0134 24       		.byte	0x24
 1264 0135 E5000000 		.4byte	0xe5
 1265 0139 00       		.byte	0
 1266 013a 0A       		.uleb128 0xa
 1267 013b 2D130000 		.4byte	.LASF22
 1268 013f 07       		.byte	0x7
 1269 0140 25       		.byte	0x25
 1270 0141 E0000000 		.4byte	0xe0
 1271 0145 04       		.byte	0x4
 1272 0146 0A       		.uleb128 0xa
 1273 0147 8B0B0000 		.4byte	.LASF23
 1274 014b 07       		.byte	0x7
 1275 014c 26       		.byte	0x26
 1276 014d E0000000 		.4byte	0xe0
 1277 0151 08       		.byte	0x8
 1278 0152 0A       		.uleb128 0xa
 1279 0153 BB050000 		.4byte	.LASF24
 1280 0157 07       		.byte	0x7
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 99


 1281 0158 27       		.byte	0x27
 1282 0159 E0000000 		.4byte	0xe0
 1283 015d 0C       		.byte	0xc
 1284 015e 0A       		.uleb128 0xa
 1285 015f 500B0000 		.4byte	.LASF25
 1286 0163 07       		.byte	0x7
 1287 0164 28       		.byte	0x28
 1288 0165 E5000000 		.4byte	0xe5
 1289 0169 10       		.byte	0x10
 1290 016a 0A       		.uleb128 0xa
 1291 016b CC050000 		.4byte	.LASF26
 1292 016f 07       		.byte	0x7
 1293 0170 29       		.byte	0x29
 1294 0171 7C010000 		.4byte	0x17c
 1295 0175 14       		.byte	0x14
 1296 0176 00       		.byte	0
 1297 0177 05       		.uleb128 0x5
 1298 0178 EA000000 		.4byte	0xea
 1299 017c 06       		.uleb128 0x6
 1300 017d 77010000 		.4byte	0x177
 1301 0181 03       		.uleb128 0x3
 1302 0182 DD050000 		.4byte	.LASF27
 1303 0186 07       		.byte	0x7
 1304 0187 2A       		.byte	0x2a
 1305 0188 26010000 		.4byte	0x126
 1306 018c 09       		.uleb128 0x9
 1307 018d 20       		.byte	0x20
 1308 018e 07       		.byte	0x7
 1309 018f 2F       		.byte	0x2f
 1310 0190 D1010000 		.4byte	0x1d1
 1311 0194 0A       		.uleb128 0xa
 1312 0195 FA0C0000 		.4byte	.LASF28
 1313 0199 07       		.byte	0x7
 1314 019a 30       		.byte	0x30
 1315 019b E0000000 		.4byte	0xe0
 1316 019f 00       		.byte	0
 1317 01a0 0A       		.uleb128 0xa
 1318 01a1 37050000 		.4byte	.LASF29
 1319 01a5 07       		.byte	0x7
 1320 01a6 31       		.byte	0x31
 1321 01a7 E0000000 		.4byte	0xe0
 1322 01ab 04       		.byte	0x4
 1323 01ac 0A       		.uleb128 0xa
 1324 01ad 100D0000 		.4byte	.LASF30
 1325 01b1 07       		.byte	0x7
 1326 01b2 32       		.byte	0x32
 1327 01b3 E0000000 		.4byte	0xe0
 1328 01b7 08       		.byte	0x8
 1329 01b8 0A       		.uleb128 0xa
 1330 01b9 B0190000 		.4byte	.LASF31
 1331 01bd 07       		.byte	0x7
 1332 01be 33       		.byte	0x33
 1333 01bf E5000000 		.4byte	0xe5
 1334 01c3 0C       		.byte	0xc
 1335 01c4 0A       		.uleb128 0xa
 1336 01c5 CC050000 		.4byte	.LASF26
 1337 01c9 07       		.byte	0x7
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 100


 1338 01ca 34       		.byte	0x34
 1339 01cb D6010000 		.4byte	0x1d6
 1340 01cf 10       		.byte	0x10
 1341 01d0 00       		.byte	0
 1342 01d1 05       		.uleb128 0x5
 1343 01d2 01010000 		.4byte	0x101
 1344 01d6 06       		.uleb128 0x6
 1345 01d7 D1010000 		.4byte	0x1d1
 1346 01db 03       		.uleb128 0x3
 1347 01dc BB090000 		.4byte	.LASF32
 1348 01e0 07       		.byte	0x7
 1349 01e1 35       		.byte	0x35
 1350 01e2 8C010000 		.4byte	0x18c
 1351 01e6 0B       		.uleb128 0xb
 1352 01e7 0012     		.2byte	0x1200
 1353 01e9 07       		.byte	0x7
 1354 01ea 3A       		.byte	0x3a
 1355 01eb 16020000 		.4byte	0x216
 1356 01ef 0A       		.uleb128 0xa
 1357 01f0 59200000 		.4byte	.LASF33
 1358 01f4 07       		.byte	0x7
 1359 01f5 3B       		.byte	0x3b
 1360 01f6 16020000 		.4byte	0x216
 1361 01fa 00       		.byte	0
 1362 01fb 0C       		.uleb128 0xc
 1363 01fc CC050000 		.4byte	.LASF26
 1364 0200 07       		.byte	0x7
 1365 0201 3C       		.byte	0x3c
 1366 0202 3C020000 		.4byte	0x23c
 1367 0206 0002     		.2byte	0x200
 1368 0208 0C       		.uleb128 0xc
 1369 0209 29110000 		.4byte	.LASF34
 1370 020d 07       		.byte	0x7
 1371 020e 3D       		.byte	0x3d
 1372 020f 41020000 		.4byte	0x241
 1373 0213 0010     		.2byte	0x1000
 1374 0215 00       		.byte	0
 1375 0216 07       		.uleb128 0x7
 1376 0217 81010000 		.4byte	0x181
 1377 021b 26020000 		.4byte	0x226
 1378 021f 08       		.uleb128 0x8
 1379 0220 FA000000 		.4byte	0xfa
 1380 0224 0F       		.byte	0xf
 1381 0225 00       		.byte	0
 1382 0226 07       		.uleb128 0x7
 1383 0227 E5000000 		.4byte	0xe5
 1384 022b 37020000 		.4byte	0x237
 1385 022f 0D       		.uleb128 0xd
 1386 0230 FA000000 		.4byte	0xfa
 1387 0234 7F03     		.2byte	0x37f
 1388 0236 00       		.byte	0
 1389 0237 05       		.uleb128 0x5
 1390 0238 26020000 		.4byte	0x226
 1391 023c 06       		.uleb128 0x6
 1392 023d 37020000 		.4byte	0x237
 1393 0241 07       		.uleb128 0x7
 1394 0242 DB010000 		.4byte	0x1db
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 101


 1395 0246 51020000 		.4byte	0x251
 1396 024a 08       		.uleb128 0x8
 1397 024b FA000000 		.4byte	0xfa
 1398 024f 0F       		.byte	0xf
 1399 0250 00       		.byte	0
 1400 0251 03       		.uleb128 0x3
 1401 0252 52120000 		.4byte	.LASF35
 1402 0256 07       		.byte	0x7
 1403 0257 3E       		.byte	0x3e
 1404 0258 E6010000 		.4byte	0x1e6
 1405 025c 09       		.uleb128 0x9
 1406 025d B8       		.byte	0xb8
 1407 025e 08       		.byte	0x8
 1408 025f 34       		.byte	0x34
 1409 0260 6D060000 		.4byte	0x66d
 1410 0264 0A       		.uleb128 0xa
 1411 0265 CA030000 		.4byte	.LASF36
 1412 0269 08       		.byte	0x8
 1413 026a 37       		.byte	0x37
 1414 026b CE000000 		.4byte	0xce
 1415 026f 00       		.byte	0
 1416 0270 0A       		.uleb128 0xa
 1417 0271 16080000 		.4byte	.LASF37
 1418 0275 08       		.byte	0x8
 1419 0276 38       		.byte	0x38
 1420 0277 CE000000 		.4byte	0xce
 1421 027b 04       		.byte	0x4
 1422 027c 0A       		.uleb128 0xa
 1423 027d B30E0000 		.4byte	.LASF38
 1424 0281 08       		.byte	0x8
 1425 0282 39       		.byte	0x39
 1426 0283 CE000000 		.4byte	0xce
 1427 0287 08       		.byte	0x8
 1428 0288 0A       		.uleb128 0xa
 1429 0289 F51A0000 		.4byte	.LASF39
 1430 028d 08       		.byte	0x8
 1431 028e 3A       		.byte	0x3a
 1432 028f CE000000 		.4byte	0xce
 1433 0293 0C       		.byte	0xc
 1434 0294 0A       		.uleb128 0xa
 1435 0295 3E170000 		.4byte	.LASF40
 1436 0299 08       		.byte	0x8
 1437 029a 3B       		.byte	0x3b
 1438 029b CE000000 		.4byte	0xce
 1439 029f 10       		.byte	0x10
 1440 02a0 0A       		.uleb128 0xa
 1441 02a1 EC110000 		.4byte	.LASF41
 1442 02a5 08       		.byte	0x8
 1443 02a6 3C       		.byte	0x3c
 1444 02a7 CE000000 		.4byte	0xce
 1445 02ab 14       		.byte	0x14
 1446 02ac 0A       		.uleb128 0xa
 1447 02ad FA0B0000 		.4byte	.LASF42
 1448 02b1 08       		.byte	0x8
 1449 02b2 3D       		.byte	0x3d
 1450 02b3 CE000000 		.4byte	0xce
 1451 02b7 18       		.byte	0x18
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 102


 1452 02b8 0A       		.uleb128 0xa
 1453 02b9 F51E0000 		.4byte	.LASF43
 1454 02bd 08       		.byte	0x8
 1455 02be 3E       		.byte	0x3e
 1456 02bf CE000000 		.4byte	0xce
 1457 02c3 1C       		.byte	0x1c
 1458 02c4 0A       		.uleb128 0xa
 1459 02c5 870A0000 		.4byte	.LASF44
 1460 02c9 08       		.byte	0x8
 1461 02ca 3F       		.byte	0x3f
 1462 02cb CE000000 		.4byte	0xce
 1463 02cf 20       		.byte	0x20
 1464 02d0 0A       		.uleb128 0xa
 1465 02d1 E8100000 		.4byte	.LASF45
 1466 02d5 08       		.byte	0x8
 1467 02d6 40       		.byte	0x40
 1468 02d7 CE000000 		.4byte	0xce
 1469 02db 24       		.byte	0x24
 1470 02dc 0A       		.uleb128 0xa
 1471 02dd C4160000 		.4byte	.LASF46
 1472 02e1 08       		.byte	0x8
 1473 02e2 43       		.byte	0x43
 1474 02e3 A2000000 		.4byte	0xa2
 1475 02e7 28       		.byte	0x28
 1476 02e8 0A       		.uleb128 0xa
 1477 02e9 E1070000 		.4byte	.LASF47
 1478 02ed 08       		.byte	0x8
 1479 02ee 44       		.byte	0x44
 1480 02ef A2000000 		.4byte	0xa2
 1481 02f3 29       		.byte	0x29
 1482 02f4 0A       		.uleb128 0xa
 1483 02f5 71150000 		.4byte	.LASF48
 1484 02f9 08       		.byte	0x8
 1485 02fa 45       		.byte	0x45
 1486 02fb A2000000 		.4byte	0xa2
 1487 02ff 2A       		.byte	0x2a
 1488 0300 0A       		.uleb128 0xa
 1489 0301 1E170000 		.4byte	.LASF49
 1490 0305 08       		.byte	0x8
 1491 0306 46       		.byte	0x46
 1492 0307 A2000000 		.4byte	0xa2
 1493 030b 2B       		.byte	0x2b
 1494 030c 0A       		.uleb128 0xa
 1495 030d E3160000 		.4byte	.LASF50
 1496 0311 08       		.byte	0x8
 1497 0312 47       		.byte	0x47
 1498 0313 A2000000 		.4byte	0xa2
 1499 0317 2C       		.byte	0x2c
 1500 0318 0A       		.uleb128 0xa
 1501 0319 2B1A0000 		.4byte	.LASF51
 1502 031d 08       		.byte	0x8
 1503 031e 48       		.byte	0x48
 1504 031f A2000000 		.4byte	0xa2
 1505 0323 2D       		.byte	0x2d
 1506 0324 0A       		.uleb128 0xa
 1507 0325 8A200000 		.4byte	.LASF52
 1508 0329 08       		.byte	0x8
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 103


 1509 032a 49       		.byte	0x49
 1510 032b A2000000 		.4byte	0xa2
 1511 032f 2E       		.byte	0x2e
 1512 0330 0A       		.uleb128 0xa
 1513 0331 B61E0000 		.4byte	.LASF53
 1514 0335 08       		.byte	0x8
 1515 0336 4A       		.byte	0x4a
 1516 0337 A2000000 		.4byte	0xa2
 1517 033b 2F       		.byte	0x2f
 1518 033c 0A       		.uleb128 0xa
 1519 033d C0050000 		.4byte	.LASF54
 1520 0341 08       		.byte	0x8
 1521 0342 4B       		.byte	0x4b
 1522 0343 A2000000 		.4byte	0xa2
 1523 0347 30       		.byte	0x30
 1524 0348 0A       		.uleb128 0xa
 1525 0349 07130000 		.4byte	.LASF55
 1526 034d 08       		.byte	0x8
 1527 034e 4E       		.byte	0x4e
 1528 034f A2000000 		.4byte	0xa2
 1529 0353 31       		.byte	0x31
 1530 0354 0A       		.uleb128 0xa
 1531 0355 1C1E0000 		.4byte	.LASF56
 1532 0359 08       		.byte	0x8
 1533 035a 4F       		.byte	0x4f
 1534 035b A2000000 		.4byte	0xa2
 1535 035f 32       		.byte	0x32
 1536 0360 0A       		.uleb128 0xa
 1537 0361 82120000 		.4byte	.LASF57
 1538 0365 08       		.byte	0x8
 1539 0366 50       		.byte	0x50
 1540 0367 A2000000 		.4byte	0xa2
 1541 036b 33       		.byte	0x33
 1542 036c 0A       		.uleb128 0xa
 1543 036d B70D0000 		.4byte	.LASF58
 1544 0371 08       		.byte	0x8
 1545 0372 51       		.byte	0x51
 1546 0373 A2000000 		.4byte	0xa2
 1547 0377 34       		.byte	0x34
 1548 0378 0A       		.uleb128 0xa
 1549 0379 F1080000 		.4byte	.LASF59
 1550 037d 08       		.byte	0x8
 1551 037e 52       		.byte	0x52
 1552 037f AD000000 		.4byte	0xad
 1553 0383 36       		.byte	0x36
 1554 0384 0A       		.uleb128 0xa
 1555 0385 EE030000 		.4byte	.LASF60
 1556 0389 08       		.byte	0x8
 1557 038a 53       		.byte	0x53
 1558 038b AD000000 		.4byte	0xad
 1559 038f 38       		.byte	0x38
 1560 0390 0A       		.uleb128 0xa
 1561 0391 37040000 		.4byte	.LASF61
 1562 0395 08       		.byte	0x8
 1563 0396 54       		.byte	0x54
 1564 0397 AD000000 		.4byte	0xad
 1565 039b 3A       		.byte	0x3a
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 104


 1566 039c 0A       		.uleb128 0xa
 1567 039d 08030000 		.4byte	.LASF62
 1568 03a1 08       		.byte	0x8
 1569 03a2 55       		.byte	0x55
 1570 03a3 A2000000 		.4byte	0xa2
 1571 03a7 3C       		.byte	0x3c
 1572 03a8 0A       		.uleb128 0xa
 1573 03a9 EB0A0000 		.4byte	.LASF63
 1574 03ad 08       		.byte	0x8
 1575 03ae 56       		.byte	0x56
 1576 03af A2000000 		.4byte	0xa2
 1577 03b3 3D       		.byte	0x3d
 1578 03b4 0A       		.uleb128 0xa
 1579 03b5 63150000 		.4byte	.LASF64
 1580 03b9 08       		.byte	0x8
 1581 03ba 57       		.byte	0x57
 1582 03bb A2000000 		.4byte	0xa2
 1583 03bf 3E       		.byte	0x3e
 1584 03c0 0A       		.uleb128 0xa
 1585 03c1 1F1A0000 		.4byte	.LASF65
 1586 03c5 08       		.byte	0x8
 1587 03c6 58       		.byte	0x58
 1588 03c7 A2000000 		.4byte	0xa2
 1589 03cb 3F       		.byte	0x3f
 1590 03cc 0A       		.uleb128 0xa
 1591 03cd 73020000 		.4byte	.LASF66
 1592 03d1 08       		.byte	0x8
 1593 03d2 59       		.byte	0x59
 1594 03d3 A2000000 		.4byte	0xa2
 1595 03d7 40       		.byte	0x40
 1596 03d8 0A       		.uleb128 0xa
 1597 03d9 4B190000 		.4byte	.LASF67
 1598 03dd 08       		.byte	0x8
 1599 03de 5A       		.byte	0x5a
 1600 03df A2000000 		.4byte	0xa2
 1601 03e3 41       		.byte	0x41
 1602 03e4 0A       		.uleb128 0xa
 1603 03e5 2A090000 		.4byte	.LASF68
 1604 03e9 08       		.byte	0x8
 1605 03ea 5B       		.byte	0x5b
 1606 03eb A2000000 		.4byte	0xa2
 1607 03ef 42       		.byte	0x42
 1608 03f0 0A       		.uleb128 0xa
 1609 03f1 CE0F0000 		.4byte	.LASF69
 1610 03f5 08       		.byte	0x8
 1611 03f6 5C       		.byte	0x5c
 1612 03f7 A2000000 		.4byte	0xa2
 1613 03fb 43       		.byte	0x43
 1614 03fc 0A       		.uleb128 0xa
 1615 03fd BC0E0000 		.4byte	.LASF70
 1616 0401 08       		.byte	0x8
 1617 0402 5D       		.byte	0x5d
 1618 0403 A2000000 		.4byte	0xa2
 1619 0407 44       		.byte	0x44
 1620 0408 0A       		.uleb128 0xa
 1621 0409 2C170000 		.4byte	.LASF71
 1622 040d 08       		.byte	0x8
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 105


 1623 040e 5E       		.byte	0x5e
 1624 040f CE000000 		.4byte	0xce
 1625 0413 48       		.byte	0x48
 1626 0414 0A       		.uleb128 0xa
 1627 0415 40050000 		.4byte	.LASF72
 1628 0419 08       		.byte	0x8
 1629 041a 5F       		.byte	0x5f
 1630 041b CE000000 		.4byte	0xce
 1631 041f 4C       		.byte	0x4c
 1632 0420 0A       		.uleb128 0xa
 1633 0421 481D0000 		.4byte	.LASF73
 1634 0425 08       		.byte	0x8
 1635 0426 60       		.byte	0x60
 1636 0427 A2000000 		.4byte	0xa2
 1637 042b 50       		.byte	0x50
 1638 042c 0A       		.uleb128 0xa
 1639 042d 6E0B0000 		.4byte	.LASF74
 1640 0431 08       		.byte	0x8
 1641 0432 61       		.byte	0x61
 1642 0433 A2000000 		.4byte	0xa2
 1643 0437 51       		.byte	0x51
 1644 0438 0A       		.uleb128 0xa
 1645 0439 84080000 		.4byte	.LASF75
 1646 043d 08       		.byte	0x8
 1647 043e 62       		.byte	0x62
 1648 043f A2000000 		.4byte	0xa2
 1649 0443 52       		.byte	0x52
 1650 0444 0A       		.uleb128 0xa
 1651 0445 EF070000 		.4byte	.LASF76
 1652 0449 08       		.byte	0x8
 1653 044a 63       		.byte	0x63
 1654 044b A2000000 		.4byte	0xa2
 1655 044f 53       		.byte	0x53
 1656 0450 0A       		.uleb128 0xa
 1657 0451 7E1C0000 		.4byte	.LASF77
 1658 0455 08       		.byte	0x8
 1659 0456 64       		.byte	0x64
 1660 0457 A2000000 		.4byte	0xa2
 1661 045b 54       		.byte	0x54
 1662 045c 0A       		.uleb128 0xa
 1663 045d CE0B0000 		.4byte	.LASF78
 1664 0461 08       		.byte	0x8
 1665 0462 65       		.byte	0x65
 1666 0463 A2000000 		.4byte	0xa2
 1667 0467 55       		.byte	0x55
 1668 0468 0A       		.uleb128 0xa
 1669 0469 00000000 		.4byte	.LASF79
 1670 046d 08       		.byte	0x8
 1671 046e 66       		.byte	0x66
 1672 046f A2000000 		.4byte	0xa2
 1673 0473 56       		.byte	0x56
 1674 0474 0A       		.uleb128 0xa
 1675 0475 FE1E0000 		.4byte	.LASF80
 1676 0479 08       		.byte	0x8
 1677 047a 67       		.byte	0x67
 1678 047b A2000000 		.4byte	0xa2
 1679 047f 57       		.byte	0x57
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 106


 1680 0480 0A       		.uleb128 0xa
 1681 0481 CD0A0000 		.4byte	.LASF81
 1682 0485 08       		.byte	0x8
 1683 0486 68       		.byte	0x68
 1684 0487 A2000000 		.4byte	0xa2
 1685 048b 58       		.byte	0x58
 1686 048c 0A       		.uleb128 0xa
 1687 048d 831F0000 		.4byte	.LASF82
 1688 0491 08       		.byte	0x8
 1689 0492 69       		.byte	0x69
 1690 0493 A2000000 		.4byte	0xa2
 1691 0497 59       		.byte	0x59
 1692 0498 0A       		.uleb128 0xa
 1693 0499 AF1C0000 		.4byte	.LASF83
 1694 049d 08       		.byte	0x8
 1695 049e 6E       		.byte	0x6e
 1696 049f B8000000 		.4byte	0xb8
 1697 04a3 5A       		.byte	0x5a
 1698 04a4 0A       		.uleb128 0xa
 1699 04a5 14020000 		.4byte	.LASF84
 1700 04a9 08       		.byte	0x8
 1701 04aa 6F       		.byte	0x6f
 1702 04ab B8000000 		.4byte	0xb8
 1703 04af 5C       		.byte	0x5c
 1704 04b0 0A       		.uleb128 0xa
 1705 04b1 D9100000 		.4byte	.LASF85
 1706 04b5 08       		.byte	0x8
 1707 04b6 70       		.byte	0x70
 1708 04b7 A2000000 		.4byte	0xa2
 1709 04bb 5E       		.byte	0x5e
 1710 04bc 0A       		.uleb128 0xa
 1711 04bd 2A1E0000 		.4byte	.LASF86
 1712 04c1 08       		.byte	0x8
 1713 04c2 71       		.byte	0x71
 1714 04c3 A2000000 		.4byte	0xa2
 1715 04c7 5F       		.byte	0x5f
 1716 04c8 0A       		.uleb128 0xa
 1717 04c9 FF0C0000 		.4byte	.LASF87
 1718 04cd 08       		.byte	0x8
 1719 04ce 72       		.byte	0x72
 1720 04cf A2000000 		.4byte	0xa2
 1721 04d3 60       		.byte	0x60
 1722 04d4 0A       		.uleb128 0xa
 1723 04d5 660F0000 		.4byte	.LASF88
 1724 04d9 08       		.byte	0x8
 1725 04da 73       		.byte	0x73
 1726 04db CE000000 		.4byte	0xce
 1727 04df 64       		.byte	0x64
 1728 04e0 0A       		.uleb128 0xa
 1729 04e1 B1200000 		.4byte	.LASF89
 1730 04e5 08       		.byte	0x8
 1731 04e6 76       		.byte	0x76
 1732 04e7 B8000000 		.4byte	0xb8
 1733 04eb 68       		.byte	0x68
 1734 04ec 0A       		.uleb128 0xa
 1735 04ed F5140000 		.4byte	.LASF90
 1736 04f1 08       		.byte	0x8
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 107


 1737 04f2 77       		.byte	0x77
 1738 04f3 B8000000 		.4byte	0xb8
 1739 04f7 6A       		.byte	0x6a
 1740 04f8 0A       		.uleb128 0xa
 1741 04f9 37120000 		.4byte	.LASF91
 1742 04fd 08       		.byte	0x8
 1743 04fe 78       		.byte	0x78
 1744 04ff B8000000 		.4byte	0xb8
 1745 0503 6C       		.byte	0x6c
 1746 0504 0A       		.uleb128 0xa
 1747 0505 D6040000 		.4byte	.LASF92
 1748 0509 08       		.byte	0x8
 1749 050a 79       		.byte	0x79
 1750 050b B8000000 		.4byte	0xb8
 1751 050f 6E       		.byte	0x6e
 1752 0510 0A       		.uleb128 0xa
 1753 0511 D90F0000 		.4byte	.LASF93
 1754 0515 08       		.byte	0x8
 1755 0516 7B       		.byte	0x7b
 1756 0517 A2000000 		.4byte	0xa2
 1757 051b 70       		.byte	0x70
 1758 051c 0A       		.uleb128 0xa
 1759 051d F0050000 		.4byte	.LASF94
 1760 0521 08       		.byte	0x8
 1761 0522 7C       		.byte	0x7c
 1762 0523 A2000000 		.4byte	0xa2
 1763 0527 71       		.byte	0x71
 1764 0528 0A       		.uleb128 0xa
 1765 0529 21050000 		.4byte	.LASF95
 1766 052d 08       		.byte	0x8
 1767 052e 7D       		.byte	0x7d
 1768 052f A2000000 		.4byte	0xa2
 1769 0533 72       		.byte	0x72
 1770 0534 0A       		.uleb128 0xa
 1771 0535 95020000 		.4byte	.LASF96
 1772 0539 08       		.byte	0x8
 1773 053a 7E       		.byte	0x7e
 1774 053b A2000000 		.4byte	0xa2
 1775 053f 73       		.byte	0x73
 1776 0540 0A       		.uleb128 0xa
 1777 0541 FE080000 		.4byte	.LASF97
 1778 0545 08       		.byte	0x8
 1779 0546 80       		.byte	0x80
 1780 0547 B8000000 		.4byte	0xb8
 1781 054b 74       		.byte	0x74
 1782 054c 0A       		.uleb128 0xa
 1783 054d 60140000 		.4byte	.LASF98
 1784 0551 08       		.byte	0x8
 1785 0552 81       		.byte	0x81
 1786 0553 B8000000 		.4byte	0xb8
 1787 0557 76       		.byte	0x76
 1788 0558 0A       		.uleb128 0xa
 1789 0559 570E0000 		.4byte	.LASF99
 1790 055d 08       		.byte	0x8
 1791 055e 82       		.byte	0x82
 1792 055f B8000000 		.4byte	0xb8
 1793 0563 78       		.byte	0x78
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 108


 1794 0564 0A       		.uleb128 0xa
 1795 0565 AB080000 		.4byte	.LASF100
 1796 0569 08       		.byte	0x8
 1797 056a 83       		.byte	0x83
 1798 056b B8000000 		.4byte	0xb8
 1799 056f 7A       		.byte	0x7a
 1800 0570 0A       		.uleb128 0xa
 1801 0571 1E100000 		.4byte	.LASF101
 1802 0575 08       		.byte	0x8
 1803 0576 86       		.byte	0x86
 1804 0577 A2000000 		.4byte	0xa2
 1805 057b 7C       		.byte	0x7c
 1806 057c 0A       		.uleb128 0xa
 1807 057d 711D0000 		.4byte	.LASF102
 1808 0581 08       		.byte	0x8
 1809 0582 87       		.byte	0x87
 1810 0583 A2000000 		.4byte	0xa2
 1811 0587 7D       		.byte	0x7d
 1812 0588 0A       		.uleb128 0xa
 1813 0589 3D080000 		.4byte	.LASF103
 1814 058d 08       		.byte	0x8
 1815 058e 88       		.byte	0x88
 1816 058f A2000000 		.4byte	0xa2
 1817 0593 7E       		.byte	0x7e
 1818 0594 0A       		.uleb128 0xa
 1819 0595 A2070000 		.4byte	.LASF104
 1820 0599 08       		.byte	0x8
 1821 059a 89       		.byte	0x89
 1822 059b A2000000 		.4byte	0xa2
 1823 059f 7F       		.byte	0x7f
 1824 05a0 0A       		.uleb128 0xa
 1825 05a1 C0080000 		.4byte	.LASF105
 1826 05a5 08       		.byte	0x8
 1827 05a6 8A       		.byte	0x8a
 1828 05a7 A2000000 		.4byte	0xa2
 1829 05ab 80       		.byte	0x80
 1830 05ac 0A       		.uleb128 0xa
 1831 05ad CF000000 		.4byte	.LASF106
 1832 05b1 08       		.byte	0x8
 1833 05b2 8D       		.byte	0x8d
 1834 05b3 CE000000 		.4byte	0xce
 1835 05b7 84       		.byte	0x84
 1836 05b8 0A       		.uleb128 0xa
 1837 05b9 0B120000 		.4byte	.LASF107
 1838 05bd 08       		.byte	0x8
 1839 05be 8E       		.byte	0x8e
 1840 05bf CE000000 		.4byte	0xce
 1841 05c3 88       		.byte	0x88
 1842 05c4 0A       		.uleb128 0xa
 1843 05c5 49130000 		.4byte	.LASF108
 1844 05c9 08       		.byte	0x8
 1845 05ca 8F       		.byte	0x8f
 1846 05cb CE000000 		.4byte	0xce
 1847 05cf 8C       		.byte	0x8c
 1848 05d0 0A       		.uleb128 0xa
 1849 05d1 44200000 		.4byte	.LASF109
 1850 05d5 08       		.byte	0x8
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 109


 1851 05d6 90       		.byte	0x90
 1852 05d7 CE000000 		.4byte	0xce
 1853 05db 90       		.byte	0x90
 1854 05dc 0A       		.uleb128 0xa
 1855 05dd C1180000 		.4byte	.LASF110
 1856 05e1 08       		.byte	0x8
 1857 05e2 91       		.byte	0x91
 1858 05e3 CE000000 		.4byte	0xce
 1859 05e7 94       		.byte	0x94
 1860 05e8 0A       		.uleb128 0xa
 1861 05e9 05060000 		.4byte	.LASF111
 1862 05ed 08       		.byte	0x8
 1863 05ee 92       		.byte	0x92
 1864 05ef CE000000 		.4byte	0xce
 1865 05f3 98       		.byte	0x98
 1866 05f4 0A       		.uleb128 0xa
 1867 05f5 D8190000 		.4byte	.LASF112
 1868 05f9 08       		.byte	0x8
 1869 05fa 93       		.byte	0x93
 1870 05fb CE000000 		.4byte	0xce
 1871 05ff 9C       		.byte	0x9c
 1872 0600 0A       		.uleb128 0xa
 1873 0601 E40C0000 		.4byte	.LASF113
 1874 0605 08       		.byte	0x8
 1875 0606 94       		.byte	0x94
 1876 0607 CE000000 		.4byte	0xce
 1877 060b A0       		.byte	0xa0
 1878 060c 0A       		.uleb128 0xa
 1879 060d FF010000 		.4byte	.LASF114
 1880 0611 08       		.byte	0x8
 1881 0612 95       		.byte	0x95
 1882 0613 B8000000 		.4byte	0xb8
 1883 0617 A4       		.byte	0xa4
 1884 0618 0A       		.uleb128 0xa
 1885 0619 960F0000 		.4byte	.LASF115
 1886 061d 08       		.byte	0x8
 1887 061e 96       		.byte	0x96
 1888 061f B8000000 		.4byte	0xb8
 1889 0623 A6       		.byte	0xa6
 1890 0624 0A       		.uleb128 0xa
 1891 0625 8E1A0000 		.4byte	.LASF116
 1892 0629 08       		.byte	0x8
 1893 062a 97       		.byte	0x97
 1894 062b B8000000 		.4byte	0xb8
 1895 062f A8       		.byte	0xa8
 1896 0630 0A       		.uleb128 0xa
 1897 0631 AA100000 		.4byte	.LASF117
 1898 0635 08       		.byte	0x8
 1899 0636 98       		.byte	0x98
 1900 0637 B8000000 		.4byte	0xb8
 1901 063b AA       		.byte	0xaa
 1902 063c 0A       		.uleb128 0xa
 1903 063d 4E050000 		.4byte	.LASF118
 1904 0641 08       		.byte	0x8
 1905 0642 99       		.byte	0x99
 1906 0643 B8000000 		.4byte	0xb8
 1907 0647 AC       		.byte	0xac
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 110


 1908 0648 0A       		.uleb128 0xa
 1909 0649 C4130000 		.4byte	.LASF119
 1910 064d 08       		.byte	0x8
 1911 064e 9A       		.byte	0x9a
 1912 064f B8000000 		.4byte	0xb8
 1913 0653 AE       		.byte	0xae
 1914 0654 0A       		.uleb128 0xa
 1915 0655 541A0000 		.4byte	.LASF120
 1916 0659 08       		.byte	0x8
 1917 065a 9D       		.byte	0x9d
 1918 065b B8000000 		.4byte	0xb8
 1919 065f B0       		.byte	0xb0
 1920 0660 0A       		.uleb128 0xa
 1921 0661 8B000000 		.4byte	.LASF121
 1922 0665 08       		.byte	0x8
 1923 0666 9E       		.byte	0x9e
 1924 0667 CE000000 		.4byte	0xce
 1925 066b B4       		.byte	0xb4
 1926 066c 00       		.byte	0
 1927 066d 03       		.uleb128 0x3
 1928 066e BE1A0000 		.4byte	.LASF122
 1929 0672 08       		.byte	0x8
 1930 0673 9F       		.byte	0x9f
 1931 0674 5C020000 		.4byte	0x25c
 1932 0678 0E       		.uleb128 0xe
 1933 0679 02       		.byte	0x2
 1934 067a 49000000 		.4byte	0x49
 1935 067e 09       		.byte	0x9
 1936 067f 24       		.byte	0x24
 1937 0680 390A0000 		.4byte	0xa39
 1938 0684 0F       		.uleb128 0xf
 1939 0685 241D0000 		.4byte	.LASF123
 1940 0689 71       		.sleb128 -15
 1941 068a 0F       		.uleb128 0xf
 1942 068b EF160000 		.4byte	.LASF124
 1943 068f 72       		.sleb128 -14
 1944 0690 0F       		.uleb128 0xf
 1945 0691 B71D0000 		.4byte	.LASF125
 1946 0695 73       		.sleb128 -13
 1947 0696 0F       		.uleb128 0xf
 1948 0697 95060000 		.4byte	.LASF126
 1949 069b 74       		.sleb128 -12
 1950 069c 0F       		.uleb128 0xf
 1951 069d FD110000 		.4byte	.LASF127
 1952 06a1 75       		.sleb128 -11
 1953 06a2 0F       		.uleb128 0xf
 1954 06a3 861B0000 		.4byte	.LASF128
 1955 06a7 76       		.sleb128 -10
 1956 06a8 0F       		.uleb128 0xf
 1957 06a9 6A090000 		.4byte	.LASF129
 1958 06ad 7B       		.sleb128 -5
 1959 06ae 0F       		.uleb128 0xf
 1960 06af 6C1B0000 		.4byte	.LASF130
 1961 06b3 7C       		.sleb128 -4
 1962 06b4 0F       		.uleb128 0xf
 1963 06b5 AF050000 		.4byte	.LASF131
 1964 06b9 7E       		.sleb128 -2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 111


 1965 06ba 0F       		.uleb128 0xf
 1966 06bb 121A0000 		.4byte	.LASF132
 1967 06bf 7F       		.sleb128 -1
 1968 06c0 10       		.uleb128 0x10
 1969 06c1 121F0000 		.4byte	.LASF133
 1970 06c5 00       		.byte	0
 1971 06c6 10       		.uleb128 0x10
 1972 06c7 D2130000 		.4byte	.LASF134
 1973 06cb 01       		.byte	0x1
 1974 06cc 10       		.uleb128 0x10
 1975 06cd 1B040000 		.4byte	.LASF135
 1976 06d1 02       		.byte	0x2
 1977 06d2 10       		.uleb128 0x10
 1978 06d3 12190000 		.4byte	.LASF136
 1979 06d7 03       		.byte	0x3
 1980 06d8 10       		.uleb128 0x10
 1981 06d9 4D0D0000 		.4byte	.LASF137
 1982 06dd 04       		.byte	0x4
 1983 06de 10       		.uleb128 0x10
 1984 06df 721E0000 		.4byte	.LASF138
 1985 06e3 05       		.byte	0x5
 1986 06e4 10       		.uleb128 0x10
 1987 06e5 EB120000 		.4byte	.LASF139
 1988 06e9 06       		.byte	0x6
 1989 06ea 10       		.uleb128 0x10
 1990 06eb 52070000 		.4byte	.LASF140
 1991 06ef 07       		.byte	0x7
 1992 06f0 10       		.uleb128 0x10
 1993 06f1 A5180000 		.4byte	.LASF141
 1994 06f5 08       		.byte	0x8
 1995 06f6 10       		.uleb128 0x10
 1996 06f7 C80C0000 		.4byte	.LASF142
 1997 06fb 09       		.byte	0x9
 1998 06fc 10       		.uleb128 0x10
 1999 06fd 690D0000 		.4byte	.LASF143
 2000 0701 0A       		.byte	0xa
 2001 0702 10       		.uleb128 0x10
 2002 0703 330A0000 		.4byte	.LASF144
 2003 0707 0B       		.byte	0xb
 2004 0708 10       		.uleb128 0x10
 2005 0709 5D160000 		.4byte	.LASF145
 2006 070d 0C       		.byte	0xc
 2007 070e 10       		.uleb128 0x10
 2008 070f 6E070000 		.4byte	.LASF146
 2009 0713 0D       		.byte	0xd
 2010 0714 10       		.uleb128 0x10
 2011 0715 C0170000 		.4byte	.LASF147
 2012 0719 0E       		.byte	0xe
 2013 071a 10       		.uleb128 0x10
 2014 071b 40000000 		.4byte	.LASF148
 2015 071f 0F       		.byte	0xf
 2016 0720 10       		.uleb128 0x10
 2017 0721 E51C0000 		.4byte	.LASF149
 2018 0725 10       		.byte	0x10
 2019 0726 10       		.uleb128 0x10
 2020 0727 33100000 		.4byte	.LASF150
 2021 072b 11       		.byte	0x11
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 112


 2022 072c 10       		.uleb128 0x10
 2023 072d 63060000 		.4byte	.LASF151
 2024 0731 12       		.byte	0x12
 2025 0732 10       		.uleb128 0x10
 2026 0733 ED0F0000 		.4byte	.LASF152
 2027 0737 13       		.byte	0x13
 2028 0738 10       		.uleb128 0x10
 2029 0739 F9030000 		.4byte	.LASF153
 2030 073d 14       		.byte	0x14
 2031 073e 10       		.uleb128 0x10
 2032 073f 361B0000 		.4byte	.LASF154
 2033 0743 15       		.byte	0x15
 2034 0744 10       		.uleb128 0x10
 2035 0745 A30D0000 		.4byte	.LASF155
 2036 0749 16       		.byte	0x16
 2037 074a 10       		.uleb128 0x10
 2038 074b EF020000 		.4byte	.LASF156
 2039 074f 17       		.byte	0x17
 2040 0750 10       		.uleb128 0x10
 2041 0751 7A160000 		.4byte	.LASF157
 2042 0755 18       		.byte	0x18
 2043 0756 10       		.uleb128 0x10
 2044 0757 83140000 		.4byte	.LASF158
 2045 075b 19       		.byte	0x19
 2046 075c 10       		.uleb128 0x10
 2047 075d 0C010000 		.4byte	.LASF159
 2048 0761 1A       		.byte	0x1a
 2049 0762 10       		.uleb128 0x10
 2050 0763 1F0B0000 		.4byte	.LASF160
 2051 0767 1B       		.byte	0x1b
 2052 0768 10       		.uleb128 0x10
 2053 0769 95200000 		.4byte	.LASF161
 2054 076d 1C       		.byte	0x1c
 2055 076e 10       		.uleb128 0x10
 2056 076f 301C0000 		.4byte	.LASF162
 2057 0773 1D       		.byte	0x1d
 2058 0774 10       		.uleb128 0x10
 2059 0775 49100000 		.4byte	.LASF163
 2060 0779 1E       		.byte	0x1e
 2061 077a 10       		.uleb128 0x10
 2062 077b DD170000 		.4byte	.LASF164
 2063 077f 1F       		.byte	0x1f
 2064 0780 10       		.uleb128 0x10
 2065 0781 96150000 		.4byte	.LASF165
 2066 0785 20       		.byte	0x20
 2067 0786 10       		.uleb128 0x10
 2068 0787 31060000 		.4byte	.LASF166
 2069 078b 21       		.byte	0x21
 2070 078c 10       		.uleb128 0x10
 2071 078d 8E1E0000 		.4byte	.LASF167
 2072 0791 22       		.byte	0x22
 2073 0792 10       		.uleb128 0x10
 2074 0793 E30E0000 		.4byte	.LASF168
 2075 0797 23       		.byte	0x23
 2076 0798 10       		.uleb128 0x10
 2077 0799 56020000 		.4byte	.LASF169
 2078 079d 24       		.byte	0x24
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 113


 2079 079e 10       		.uleb128 0x10
 2080 079f A3170000 		.4byte	.LASF170
 2081 07a3 25       		.byte	0x25
 2082 07a4 10       		.uleb128 0x10
 2083 07a5 D4080000 		.4byte	.LASF171
 2084 07a9 26       		.byte	0x26
 2085 07aa 10       		.uleb128 0x10
 2086 07ab 071D0000 		.4byte	.LASF172
 2087 07af 27       		.byte	0x27
 2088 07b0 10       		.uleb128 0x10
 2089 07b1 8C110000 		.4byte	.LASF173
 2090 07b5 28       		.byte	0x28
 2091 07b6 10       		.uleb128 0x10
 2092 07b7 1B1C0000 		.4byte	.LASF174
 2093 07bb 29       		.byte	0x29
 2094 07bc 10       		.uleb128 0x10
 2095 07bd BB120000 		.4byte	.LASF175
 2096 07c1 2A       		.byte	0x2a
 2097 07c2 10       		.uleb128 0x10
 2098 07c3 E2180000 		.4byte	.LASF176
 2099 07c7 2B       		.byte	0x2b
 2100 07c8 10       		.uleb128 0x10
 2101 07c9 4E010000 		.4byte	.LASF177
 2102 07cd 2C       		.byte	0x2c
 2103 07ce 10       		.uleb128 0x10
 2104 07cf 01080000 		.4byte	.LASF178
 2105 07d3 2D       		.byte	0x2d
 2106 07d4 10       		.uleb128 0x10
 2107 07d5 57110000 		.4byte	.LASF179
 2108 07d9 2E       		.byte	0x2e
 2109 07da 10       		.uleb128 0x10
 2110 07db 47170000 		.4byte	.LASF180
 2111 07df 2F       		.byte	0x2f
 2112 07e0 10       		.uleb128 0x10
 2113 07e1 C1200000 		.4byte	.LASF181
 2114 07e5 30       		.byte	0x30
 2115 07e6 10       		.uleb128 0x10
 2116 07e7 D3090000 		.4byte	.LASF182
 2117 07eb 31       		.byte	0x31
 2118 07ec 10       		.uleb128 0x10
 2119 07ed BC190000 		.4byte	.LASF183
 2120 07f1 32       		.byte	0x32
 2121 07f2 10       		.uleb128 0x10
 2122 07f3 080E0000 		.4byte	.LASF184
 2123 07f7 33       		.byte	0x33
 2124 07f8 10       		.uleb128 0x10
 2125 07f9 14000000 		.4byte	.LASF185
 2126 07fd 34       		.byte	0x34
 2127 07fe 10       		.uleb128 0x10
 2128 07ff A8130000 		.4byte	.LASF186
 2129 0803 35       		.byte	0x35
 2130 0804 10       		.uleb128 0x10
 2131 0805 9A1A0000 		.4byte	.LASF187
 2132 0809 36       		.byte	0x36
 2133 080a 10       		.uleb128 0x10
 2134 080b 8E1C0000 		.4byte	.LASF188
 2135 080f 37       		.byte	0x37
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 114


 2136 0810 10       		.uleb128 0x10
 2137 0811 1A0D0000 		.4byte	.LASF189
 2138 0815 38       		.byte	0x38
 2139 0816 10       		.uleb128 0x10
 2140 0817 E6000000 		.4byte	.LASF190
 2141 081b 39       		.byte	0x39
 2142 081c 10       		.uleb128 0x10
 2143 081d 9B1D0000 		.4byte	.LASF191
 2144 0821 3A       		.byte	0x3a
 2145 0822 10       		.uleb128 0x10
 2146 0823 8C130000 		.4byte	.LASF192
 2147 0827 3B       		.byte	0x3b
 2148 0828 10       		.uleb128 0x10
 2149 0829 900C0000 		.4byte	.LASF193
 2150 082d 3C       		.byte	0x3c
 2151 082e 10       		.uleb128 0x10
 2152 082f 531F0000 		.4byte	.LASF194
 2153 0833 3D       		.byte	0x3d
 2154 0834 10       		.uleb128 0x10
 2155 0835 DC060000 		.4byte	.LASF195
 2156 0839 3E       		.byte	0x3e
 2157 083a 10       		.uleb128 0x10
 2158 083b 84090000 		.4byte	.LASF196
 2159 083f 3F       		.byte	0x3f
 2160 0840 10       		.uleb128 0x10
 2161 0841 2E190000 		.4byte	.LASF197
 2162 0845 40       		.byte	0x40
 2163 0846 10       		.uleb128 0x10
 2164 0847 860D0000 		.4byte	.LASF198
 2165 084b 41       		.byte	0x41
 2166 084c 10       		.uleb128 0x10
 2167 084d 5C050000 		.4byte	.LASF199
 2168 0851 42       		.byte	0x42
 2169 0852 10       		.uleb128 0x10
 2170 0853 381A0000 		.4byte	.LASF200
 2171 0857 43       		.byte	0x43
 2172 0858 10       		.uleb128 0x10
 2173 0859 7D0E0000 		.4byte	.LASF201
 2174 085d 44       		.byte	0x44
 2175 085e 10       		.uleb128 0x10
 2176 085f 971F0000 		.4byte	.LASF202
 2177 0863 45       		.byte	0x45
 2178 0864 10       		.uleb128 0x10
 2179 0865 0D140000 		.4byte	.LASF203
 2180 0869 46       		.byte	0x46
 2181 086a 10       		.uleb128 0x10
 2182 086b 21080000 		.4byte	.LASF204
 2183 086f 47       		.byte	0x47
 2184 0870 10       		.uleb128 0x10
 2185 0871 79190000 		.4byte	.LASF205
 2186 0875 48       		.byte	0x48
 2187 0876 10       		.uleb128 0x10
 2188 0877 C80D0000 		.4byte	.LASF206
 2189 087b 49       		.byte	0x49
 2190 087c 10       		.uleb128 0x10
 2191 087d 63010000 		.4byte	.LASF207
 2192 0881 4A       		.byte	0x4a
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 115


 2193 0882 10       		.uleb128 0x10
 2194 0883 70130000 		.4byte	.LASF208
 2195 0887 4B       		.byte	0x4b
 2196 0888 10       		.uleb128 0x10
 2197 0889 29140000 		.4byte	.LASF209
 2198 088d 4C       		.byte	0x4c
 2199 088e 10       		.uleb128 0x10
 2200 088f 50080000 		.4byte	.LASF210
 2201 0893 4D       		.byte	0x4d
 2202 0894 10       		.uleb128 0x10
 2203 0895 2C180000 		.4byte	.LASF211
 2204 0899 4E       		.byte	0x4e
 2205 089a 10       		.uleb128 0x10
 2206 089b E40D0000 		.4byte	.LASF212
 2207 089f 4F       		.byte	0x4f
 2208 08a0 10       		.uleb128 0x10
 2209 08a1 7F010000 		.4byte	.LASF213
 2210 08a5 50       		.byte	0x50
 2211 08a6 10       		.uleb128 0x10
 2212 08a7 A7160000 		.4byte	.LASF214
 2213 08ab 51       		.byte	0x51
 2214 08ac 10       		.uleb128 0x10
 2215 08ad 8F0A0000 		.4byte	.LASF215
 2216 08b1 52       		.byte	0x52
 2217 08b2 10       		.uleb128 0x10
 2218 08b3 C21E0000 		.4byte	.LASF216
 2219 08b7 53       		.byte	0x53
 2220 08b8 10       		.uleb128 0x10
 2221 08b9 3B0E0000 		.4byte	.LASF217
 2222 08bd 54       		.byte	0x54
 2223 08be 10       		.uleb128 0x10
 2224 08bf 591D0000 		.4byte	.LASF218
 2225 08c3 55       		.byte	0x55
 2226 08c4 10       		.uleb128 0x10
 2227 08c5 AD0A0000 		.4byte	.LASF219
 2228 08c9 56       		.byte	0x56
 2229 08ca 10       		.uleb128 0x10
 2230 08cb BB070000 		.4byte	.LASF220
 2231 08cf 57       		.byte	0x57
 2232 08d0 10       		.uleb128 0x10
 2233 08d1 D6200000 		.4byte	.LASF221
 2234 08d5 58       		.byte	0x58
 2235 08d6 10       		.uleb128 0x10
 2236 08d7 0E150000 		.4byte	.LASF222
 2237 08db 59       		.byte	0x59
 2238 08dc 10       		.uleb128 0x10
 2239 08dd 6B200000 		.4byte	.LASF223
 2240 08e1 5A       		.byte	0x5a
 2241 08e2 10       		.uleb128 0x10
 2242 08e3 3D110000 		.4byte	.LASF224
 2243 08e7 5B       		.byte	0x5b
 2244 08e8 10       		.uleb128 0x10
 2245 08e9 95050000 		.4byte	.LASF225
 2246 08ed 5C       		.byte	0x5c
 2247 08ee 10       		.uleb128 0x10
 2248 08ef 741A0000 		.4byte	.LASF226
 2249 08f3 5D       		.byte	0x5d
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 116


 2250 08f4 10       		.uleb128 0x10
 2251 08f5 641C0000 		.4byte	.LASF227
 2252 08f9 5E       		.byte	0x5e
 2253 08fa 10       		.uleb128 0x10
 2254 08fb B31F0000 		.4byte	.LASF228
 2255 08ff 5F       		.byte	0x5f
 2256 0900 10       		.uleb128 0x10
 2257 0901 46140000 		.4byte	.LASF229
 2258 0905 60       		.byte	0x60
 2259 0906 10       		.uleb128 0x10
 2260 0907 E3040000 		.4byte	.LASF230
 2261 090b 61       		.byte	0x61
 2262 090c 10       		.uleb128 0x10
 2263 090d 961B0000 		.4byte	.LASF231
 2264 0911 62       		.byte	0x62
 2265 0912 10       		.uleb128 0x10
 2266 0913 1C0C0000 		.4byte	.LASF232
 2267 0917 63       		.byte	0x63
 2268 0918 10       		.uleb128 0x10
 2269 0919 F6200000 		.4byte	.LASF233
 2270 091d 64       		.byte	0x64
 2271 091e 10       		.uleb128 0x10
 2272 091f 2E150000 		.4byte	.LASF234
 2273 0923 65       		.byte	0x65
 2274 0924 10       		.uleb128 0x10
 2275 0925 A1090000 		.4byte	.LASF235
 2276 0929 66       		.byte	0x66
 2277 092a 10       		.uleb128 0x10
 2278 092b A30B0000 		.4byte	.LASF236
 2279 092f 67       		.byte	0x67
 2280 0930 10       		.uleb128 0x10
 2281 0931 360F0000 		.4byte	.LASF237
 2282 0935 68       		.byte	0x68
 2283 0936 10       		.uleb128 0x10
 2284 0937 AC020000 		.4byte	.LASF238
 2285 093b 69       		.byte	0x69
 2286 093c 10       		.uleb128 0x10
 2287 093d 9F140000 		.4byte	.LASF239
 2288 0941 6A       		.byte	0x6a
 2289 0942 10       		.uleb128 0x10
 2290 0943 10090000 		.4byte	.LASF240
 2291 0947 6B       		.byte	0x6b
 2292 0948 10       		.uleb128 0x10
 2293 0949 2E1F0000 		.4byte	.LASF241
 2294 094d 6C       		.byte	0x6c
 2295 094e 10       		.uleb128 0x10
 2296 094f D0120000 		.4byte	.LASF242
 2297 0953 6D       		.byte	0x6d
 2298 0954 10       		.uleb128 0x10
 2299 0955 37070000 		.4byte	.LASF243
 2300 0959 6E       		.byte	0x6e
 2301 095a 10       		.uleb128 0x10
 2302 095b 001C0000 		.4byte	.LASF244
 2303 095f 6F       		.byte	0x6f
 2304 0960 10       		.uleb128 0x10
 2305 0961 AD0C0000 		.4byte	.LASF245
 2306 0965 70       		.byte	0x70
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 117


 2307 0966 10       		.uleb128 0x10
 2308 0967 70000000 		.4byte	.LASF246
 2309 096b 71       		.byte	0x71
 2310 096c 10       		.uleb128 0x10
 2311 096d 7B150000 		.4byte	.LASF247
 2312 0971 72       		.byte	0x72
 2313 0972 10       		.uleb128 0x10
 2314 0973 AB060000 		.4byte	.LASF248
 2315 0977 73       		.byte	0x73
 2316 0978 10       		.uleb128 0x10
 2317 0979 511B0000 		.4byte	.LASF249
 2318 097d 74       		.byte	0x74
 2319 097e 10       		.uleb128 0x10
 2320 097f AB0F0000 		.4byte	.LASF250
 2321 0983 75       		.byte	0x75
 2322 0984 10       		.uleb128 0x10
 2323 0985 03170000 		.4byte	.LASF251
 2324 0989 76       		.byte	0x76
 2325 098a 10       		.uleb128 0x10
 2326 098b 750C0000 		.4byte	.LASF252
 2327 098f 77       		.byte	0x77
 2328 0990 10       		.uleb128 0x10
 2329 0991 95190000 		.4byte	.LASF253
 2330 0995 78       		.byte	0x78
 2331 0996 10       		.uleb128 0x10
 2332 0997 63040000 		.4byte	.LASF254
 2333 099b 79       		.byte	0x79
 2334 099c 10       		.uleb128 0x10
 2335 099d EA1D0000 		.4byte	.LASF255
 2336 09a1 7A       		.byte	0x7a
 2337 09a2 10       		.uleb128 0x10
 2338 09a3 5E120000 		.4byte	.LASF256
 2339 09a7 7B       		.byte	0x7b
 2340 09a8 10       		.uleb128 0x10
 2341 09a9 C6060000 		.4byte	.LASF257
 2342 09ad 7C       		.byte	0x7c
 2343 09ae 10       		.uleb128 0x10
 2344 09af B01B0000 		.4byte	.LASF258
 2345 09b3 7D       		.byte	0x7d
 2346 09b4 10       		.uleb128 0x10
 2347 09b5 360C0000 		.4byte	.LASF259
 2348 09b9 7E       		.byte	0x7e
 2349 09ba 10       		.uleb128 0x10
 2350 09bb F01F0000 		.4byte	.LASF260
 2351 09bf 7F       		.byte	0x7f
 2352 09c0 10       		.uleb128 0x10
 2353 09c1 48150000 		.4byte	.LASF261
 2354 09c5 80       		.byte	0x80
 2355 09c6 10       		.uleb128 0x10
 2356 09c7 1B060000 		.4byte	.LASF262
 2357 09cb 81       		.byte	0x81
 2358 09cc 10       		.uleb128 0x10
 2359 09cd DF1A0000 		.4byte	.LASF263
 2360 09d1 82       		.byte	0x82
 2361 09d2 10       		.uleb128 0x10
 2362 09d3 500F0000 		.4byte	.LASF264
 2363 09d7 83       		.byte	0x83
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 118


 2364 09d8 10       		.uleb128 0x10
 2365 09d9 B3000000 		.4byte	.LASF265
 2366 09dd 84       		.byte	0x84
 2367 09de 10       		.uleb128 0x10
 2368 09df 080B0000 		.4byte	.LASF266
 2369 09e3 85       		.byte	0x85
 2370 09e4 10       		.uleb128 0x10
 2371 09e5 FB190000 		.4byte	.LASF267
 2372 09e9 86       		.byte	0x86
 2373 09ea 10       		.uleb128 0x10
 2374 09eb 770F0000 		.4byte	.LASF268
 2375 09ef 87       		.byte	0x87
 2376 09f0 10       		.uleb128 0x10
 2377 09f1 BF040000 		.4byte	.LASF269
 2378 09f5 88       		.byte	0x88
 2379 09f6 10       		.uleb128 0x10
 2380 09f7 8B070000 		.4byte	.LASF270
 2381 09fb 89       		.byte	0x89
 2382 09fc 10       		.uleb128 0x10
 2383 09fd D21D0000 		.4byte	.LASF271
 2384 0a01 8A       		.byte	0x8a
 2385 0a02 10       		.uleb128 0x10
 2386 0a03 7E040000 		.4byte	.LASF272
 2387 0a07 8B       		.byte	0x8b
 2388 0a08 10       		.uleb128 0x10
 2389 0a09 5A0C0000 		.4byte	.LASF273
 2390 0a0d 8C       		.byte	0x8c
 2391 0a0e 10       		.uleb128 0x10
 2392 0a0f A4120000 		.4byte	.LASF274
 2393 0a13 8D       		.byte	0x8d
 2394 0a14 10       		.uleb128 0x10
 2395 0a15 5C170000 		.4byte	.LASF275
 2396 0a19 8E       		.byte	0x8e
 2397 0a1a 10       		.uleb128 0x10
 2398 0a1b 8E120000 		.4byte	.LASF276
 2399 0a1f 8F       		.byte	0x8f
 2400 0a20 10       		.uleb128 0x10
 2401 0a21 6D080000 		.4byte	.LASF277
 2402 0a25 90       		.byte	0x90
 2403 0a26 10       		.uleb128 0x10
 2404 0a27 CD0E0000 		.4byte	.LASF278
 2405 0a2b 91       		.byte	0x91
 2406 0a2c 10       		.uleb128 0x10
 2407 0a2d 030C0000 		.4byte	.LASF279
 2408 0a31 92       		.byte	0x92
 2409 0a32 10       		.uleb128 0x10
 2410 0a33 6C0E0000 		.4byte	.LASF280
 2411 0a37 F0       		.byte	0xf0
 2412 0a38 00       		.byte	0
 2413 0a39 03       		.uleb128 0x3
 2414 0a3a E10A0000 		.4byte	.LASF281
 2415 0a3e 09       		.byte	0x9
 2416 0a3f F4       		.byte	0xf4
 2417 0a40 78060000 		.4byte	0x678
 2418 0a44 11       		.uleb128 0x11
 2419 0a45 040E     		.2byte	0xe04
 2420 0a47 03       		.byte	0x3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 119


 2421 0a48 9B01     		.2byte	0x19b
 2422 0a4a 000B0000 		.4byte	0xb00
 2423 0a4e 12       		.uleb128 0x12
 2424 0a4f B6070000 		.4byte	.LASF282
 2425 0a53 03       		.byte	0x3
 2426 0a54 9D01     		.2byte	0x19d
 2427 0a56 000B0000 		.4byte	0xb00
 2428 0a5a 00       		.byte	0
 2429 0a5b 12       		.uleb128 0x12
 2430 0a5c 12160000 		.4byte	.LASF283
 2431 0a60 03       		.byte	0x3
 2432 0a61 9E01     		.2byte	0x19e
 2433 0a63 050B0000 		.4byte	0xb05
 2434 0a67 20       		.byte	0x20
 2435 0a68 12       		.uleb128 0x12
 2436 0a69 DB1C0000 		.4byte	.LASF284
 2437 0a6d 03       		.byte	0x3
 2438 0a6e 9F01     		.2byte	0x19f
 2439 0a70 150B0000 		.4byte	0xb15
 2440 0a74 80       		.byte	0x80
 2441 0a75 12       		.uleb128 0x12
 2442 0a76 491F0000 		.4byte	.LASF285
 2443 0a7a 03       		.byte	0x3
 2444 0a7b A001     		.2byte	0x1a0
 2445 0a7d 050B0000 		.4byte	0xb05
 2446 0a81 A0       		.byte	0xa0
 2447 0a82 13       		.uleb128 0x13
 2448 0a83 AA1C0000 		.4byte	.LASF286
 2449 0a87 03       		.byte	0x3
 2450 0a88 A101     		.2byte	0x1a1
 2451 0a8a 1A0B0000 		.4byte	0xb1a
 2452 0a8e 0001     		.2byte	0x100
 2453 0a90 13       		.uleb128 0x13
 2454 0a91 35160000 		.4byte	.LASF287
 2455 0a95 03       		.byte	0x3
 2456 0a96 A201     		.2byte	0x1a2
 2457 0a98 050B0000 		.4byte	0xb05
 2458 0a9c 2001     		.2byte	0x120
 2459 0a9e 13       		.uleb128 0x13
 2460 0a9f 07010000 		.4byte	.LASF288
 2461 0aa3 03       		.byte	0x3
 2462 0aa4 A301     		.2byte	0x1a3
 2463 0aa6 1F0B0000 		.4byte	0xb1f
 2464 0aaa 8001     		.2byte	0x180
 2465 0aac 13       		.uleb128 0x13
 2466 0aad 3F160000 		.4byte	.LASF289
 2467 0ab1 03       		.byte	0x3
 2468 0ab2 A401     		.2byte	0x1a4
 2469 0ab4 050B0000 		.4byte	0xb05
 2470 0ab8 A001     		.2byte	0x1a0
 2471 0aba 13       		.uleb128 0x13
 2472 0abb E01C0000 		.4byte	.LASF290
 2473 0abf 03       		.byte	0x3
 2474 0ac0 A501     		.2byte	0x1a5
 2475 0ac2 240B0000 		.4byte	0xb24
 2476 0ac6 0002     		.2byte	0x200
 2477 0ac8 13       		.uleb128 0x13
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 120


 2478 0ac9 49160000 		.4byte	.LASF291
 2479 0acd 03       		.byte	0x3
 2480 0ace A601     		.2byte	0x1a6
 2481 0ad0 290B0000 		.4byte	0xb29
 2482 0ad4 2002     		.2byte	0x220
 2483 0ad6 14       		.uleb128 0x14
 2484 0ad7 495000   		.ascii	"IP\000"
 2485 0ada 03       		.byte	0x3
 2486 0adb A701     		.2byte	0x1a7
 2487 0add 490B0000 		.4byte	0xb49
 2488 0ae1 0003     		.2byte	0x300
 2489 0ae3 13       		.uleb128 0x13
 2490 0ae4 53160000 		.4byte	.LASF292
 2491 0ae8 03       		.byte	0x3
 2492 0ae9 A801     		.2byte	0x1a8
 2493 0aeb 4E0B0000 		.4byte	0xb4e
 2494 0aef F003     		.2byte	0x3f0
 2495 0af1 13       		.uleb128 0x13
 2496 0af2 5E150000 		.4byte	.LASF293
 2497 0af6 03       		.byte	0x3
 2498 0af7 A901     		.2byte	0x1a9
 2499 0af9 E0000000 		.4byte	0xe0
 2500 0afd 000E     		.2byte	0xe00
 2501 0aff 00       		.byte	0
 2502 0b00 05       		.uleb128 0x5
 2503 0b01 11010000 		.4byte	0x111
 2504 0b05 07       		.uleb128 0x7
 2505 0b06 CE000000 		.4byte	0xce
 2506 0b0a 150B0000 		.4byte	0xb15
 2507 0b0e 08       		.uleb128 0x8
 2508 0b0f FA000000 		.4byte	0xfa
 2509 0b13 17       		.byte	0x17
 2510 0b14 00       		.byte	0
 2511 0b15 05       		.uleb128 0x5
 2512 0b16 11010000 		.4byte	0x111
 2513 0b1a 05       		.uleb128 0x5
 2514 0b1b 11010000 		.4byte	0x111
 2515 0b1f 05       		.uleb128 0x5
 2516 0b20 11010000 		.4byte	0x111
 2517 0b24 05       		.uleb128 0x5
 2518 0b25 11010000 		.4byte	0x111
 2519 0b29 07       		.uleb128 0x7
 2520 0b2a CE000000 		.4byte	0xce
 2521 0b2e 390B0000 		.4byte	0xb39
 2522 0b32 08       		.uleb128 0x8
 2523 0b33 FA000000 		.4byte	0xfa
 2524 0b37 37       		.byte	0x37
 2525 0b38 00       		.byte	0
 2526 0b39 07       		.uleb128 0x7
 2527 0b3a 21010000 		.4byte	0x121
 2528 0b3e 490B0000 		.4byte	0xb49
 2529 0b42 08       		.uleb128 0x8
 2530 0b43 FA000000 		.4byte	0xfa
 2531 0b47 EF       		.byte	0xef
 2532 0b48 00       		.byte	0
 2533 0b49 05       		.uleb128 0x5
 2534 0b4a 390B0000 		.4byte	0xb39
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 121


 2535 0b4e 07       		.uleb128 0x7
 2536 0b4f CE000000 		.4byte	0xce
 2537 0b53 5F0B0000 		.4byte	0xb5f
 2538 0b57 0D       		.uleb128 0xd
 2539 0b58 FA000000 		.4byte	0xfa
 2540 0b5c 8302     		.2byte	0x283
 2541 0b5e 00       		.byte	0
 2542 0b5f 15       		.uleb128 0x15
 2543 0b60 F7180000 		.4byte	.LASF294
 2544 0b64 03       		.byte	0x3
 2545 0b65 AA01     		.2byte	0x1aa
 2546 0b67 440A0000 		.4byte	0xa44
 2547 0b6b 15       		.uleb128 0x15
 2548 0b6c 73140000 		.4byte	.LASF295
 2549 0b70 0A       		.byte	0xa
 2550 0b71 1D06     		.2byte	0x61d
 2551 0b73 81010000 		.4byte	0x181
 2552 0b77 15       		.uleb128 0x15
 2553 0b78 80020000 		.4byte	.LASF296
 2554 0b7c 0A       		.byte	0xa
 2555 0b7d 1E06     		.2byte	0x61e
 2556 0b7f DB010000 		.4byte	0x1db
 2557 0b83 15       		.uleb128 0x15
 2558 0b84 3B200000 		.4byte	.LASF297
 2559 0b88 0A       		.byte	0xa
 2560 0b89 1F06     		.2byte	0x61f
 2561 0b8b 51020000 		.4byte	0x251
 2562 0b8f 15       		.uleb128 0x15
 2563 0b90 DF1B0000 		.4byte	.LASF298
 2564 0b94 0B       		.byte	0xb
 2565 0b95 EE01     		.2byte	0x1ee
 2566 0b97 9B0B0000 		.4byte	0xb9b
 2567 0b9b 16       		.uleb128 0x16
 2568 0b9c 04       		.byte	0x4
 2569 0b9d A10B0000 		.4byte	0xba1
 2570 0ba1 17       		.uleb128 0x17
 2571 0ba2 15       		.uleb128 0x15
 2572 0ba3 8E170000 		.4byte	.LASF299
 2573 0ba7 0B       		.byte	0xb
 2574 0ba8 F601     		.2byte	0x1f6
 2575 0baa AE0B0000 		.4byte	0xbae
 2576 0bae 02       		.uleb128 0x2
 2577 0baf 01       		.byte	0x1
 2578 0bb0 08       		.byte	0x8
 2579 0bb1 02010000 		.4byte	.LASF300
 2580 0bb5 02       		.uleb128 0x2
 2581 0bb6 04       		.byte	0x4
 2582 0bb7 04       		.byte	0x4
 2583 0bb8 DB070000 		.4byte	.LASF301
 2584 0bbc 02       		.uleb128 0x2
 2585 0bbd 08       		.byte	0x8
 2586 0bbe 04       		.byte	0x4
 2587 0bbf EE1E0000 		.4byte	.LASF302
 2588 0bc3 18       		.uleb128 0x18
 2589 0bc4 04       		.byte	0x4
 2590 0bc5 9B000000 		.4byte	0x9b
 2591 0bc9 02       		.byte	0x2
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 122


 2592 0bca 7201     		.2byte	0x172
 2593 0bcc E00B0000 		.4byte	0xbe0
 2594 0bd0 10       		.uleb128 0x10
 2595 0bd1 C6020000 		.4byte	.LASF303
 2596 0bd5 00       		.byte	0
 2597 0bd6 19       		.uleb128 0x19
 2598 0bd7 CE1A0000 		.4byte	.LASF304
 2599 0bdb 01008A00 		.4byte	0x8a0001
 2600 0bdf 00       		.byte	0
 2601 0be0 15       		.uleb128 0x15
 2602 0be1 21070000 		.4byte	.LASF305
 2603 0be5 02       		.byte	0x2
 2604 0be6 7901     		.2byte	0x179
 2605 0be8 C30B0000 		.4byte	0xbc3
 2606 0bec 1A       		.uleb128 0x1a
 2607 0bed 08       		.byte	0x8
 2608 0bee 0C       		.byte	0xc
 2609 0bef 2D01     		.2byte	0x12d
 2610 0bf1 100C0000 		.4byte	0xc10
 2611 0bf5 12       		.uleb128 0x12
 2612 0bf6 C60F0000 		.4byte	.LASF306
 2613 0bfa 0C       		.byte	0xc
 2614 0bfb 2E01     		.2byte	0x12e
 2615 0bfd 390A0000 		.4byte	0xa39
 2616 0c01 00       		.byte	0
 2617 0c02 12       		.uleb128 0x12
 2618 0c03 EE190000 		.4byte	.LASF307
 2619 0c07 0C       		.byte	0xc
 2620 0c08 3201     		.2byte	0x132
 2621 0c0a CE000000 		.4byte	0xce
 2622 0c0e 04       		.byte	0x4
 2623 0c0f 00       		.byte	0
 2624 0c10 15       		.uleb128 0x15
 2625 0c11 30000000 		.4byte	.LASF308
 2626 0c15 0C       		.byte	0xc
 2627 0c16 3301     		.2byte	0x133
 2628 0c18 EC0B0000 		.4byte	0xbec
 2629 0c1c 03       		.uleb128 0x3
 2630 0c1d 06200000 		.4byte	.LASF309
 2631 0c21 0D       		.byte	0xd
 2632 0c22 43       		.byte	0x43
 2633 0c23 270C0000 		.4byte	0xc27
 2634 0c27 16       		.uleb128 0x16
 2635 0c28 04       		.byte	0x4
 2636 0c29 2D0C0000 		.4byte	0xc2d
 2637 0c2d 1B       		.uleb128 0x1b
 2638 0c2e 380C0000 		.4byte	0xc38
 2639 0c32 1C       		.uleb128 0x1c
 2640 0c33 380C0000 		.4byte	0xc38
 2641 0c37 00       		.byte	0
 2642 0c38 16       		.uleb128 0x16
 2643 0c39 04       		.byte	0x4
 2644 0c3a CE000000 		.4byte	0xce
 2645 0c3e 03       		.uleb128 0x3
 2646 0c3f 5B190000 		.4byte	.LASF310
 2647 0c43 0D       		.byte	0xd
 2648 0c44 46       		.byte	0x46
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 123


 2649 0c45 9B0B0000 		.4byte	0xb9b
 2650 0c49 03       		.uleb128 0x3
 2651 0c4a BA1C0000 		.4byte	.LASF311
 2652 0c4e 0D       		.byte	0xd
 2653 0c4f 49       		.byte	0x49
 2654 0c50 540C0000 		.4byte	0xc54
 2655 0c54 16       		.uleb128 0x16
 2656 0c55 04       		.byte	0x4
 2657 0c56 1C0C0000 		.4byte	0xc1c
 2658 0c5a 09       		.uleb128 0x9
 2659 0c5b 2C       		.byte	0x2c
 2660 0c5c 0D       		.byte	0xd
 2661 0c5d 7D       		.byte	0x7d
 2662 0c5e E70C0000 		.4byte	0xce7
 2663 0c62 0A       		.uleb128 0xa
 2664 0c63 8F160000 		.4byte	.LASF312
 2665 0c67 0D       		.byte	0xd
 2666 0c68 7F       		.byte	0x7f
 2667 0c69 CE000000 		.4byte	0xce
 2668 0c6d 00       		.byte	0
 2669 0c6e 0A       		.uleb128 0xa
 2670 0c6f 2D1B0000 		.4byte	.LASF313
 2671 0c73 0D       		.byte	0xd
 2672 0c74 80       		.byte	0x80
 2673 0c75 CE000000 		.4byte	0xce
 2674 0c79 04       		.byte	0x4
 2675 0c7a 0A       		.uleb128 0xa
 2676 0c7b 46120000 		.4byte	.LASF314
 2677 0c7f 0D       		.byte	0xd
 2678 0c80 81       		.byte	0x81
 2679 0c81 CE000000 		.4byte	0xce
 2680 0c85 08       		.byte	0x8
 2681 0c86 0A       		.uleb128 0xa
 2682 0c87 20180000 		.4byte	.LASF315
 2683 0c8b 0D       		.byte	0xd
 2684 0c8c 82       		.byte	0x82
 2685 0c8d 390A0000 		.4byte	0xa39
 2686 0c91 0C       		.byte	0xc
 2687 0c92 0A       		.uleb128 0xa
 2688 0c93 06140000 		.4byte	.LASF316
 2689 0c97 0D       		.byte	0xd
 2690 0c98 84       		.byte	0x84
 2691 0c99 E70C0000 		.4byte	0xce7
 2692 0c9d 10       		.byte	0x10
 2693 0c9e 0A       		.uleb128 0xa
 2694 0c9f 800B0000 		.4byte	.LASF317
 2695 0ca3 0D       		.byte	0xd
 2696 0ca4 85       		.byte	0x85
 2697 0ca5 ED0C0000 		.4byte	0xced
 2698 0ca9 14       		.byte	0x14
 2699 0caa 0A       		.uleb128 0xa
 2700 0cab 78060000 		.4byte	.LASF318
 2701 0caf 0D       		.byte	0xd
 2702 0cb0 86       		.byte	0x86
 2703 0cb1 CE000000 		.4byte	0xce
 2704 0cb5 18       		.byte	0x18
 2705 0cb6 0A       		.uleb128 0xa
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 124


 2706 0cb7 26020000 		.4byte	.LASF319
 2707 0cbb 0D       		.byte	0xd
 2708 0cbc 87       		.byte	0x87
 2709 0cbd CE000000 		.4byte	0xce
 2710 0cc1 1C       		.byte	0x1c
 2711 0cc2 0A       		.uleb128 0xa
 2712 0cc3 4C0C0000 		.4byte	.LASF320
 2713 0cc7 0D       		.byte	0xd
 2714 0cc8 89       		.byte	0x89
 2715 0cc9 490C0000 		.4byte	0xc49
 2716 0ccd 20       		.byte	0x20
 2717 0cce 0A       		.uleb128 0xa
 2718 0ccf 1A1B0000 		.4byte	.LASF321
 2719 0cd3 0D       		.byte	0xd
 2720 0cd4 8A       		.byte	0x8a
 2721 0cd5 3E0C0000 		.4byte	0xc3e
 2722 0cd9 24       		.byte	0x24
 2723 0cda 0A       		.uleb128 0xa
 2724 0cdb 581E0000 		.4byte	.LASF322
 2725 0cdf 0D       		.byte	0xd
 2726 0ce0 8B       		.byte	0x8b
 2727 0ce1 3E0C0000 		.4byte	0xc3e
 2728 0ce5 28       		.byte	0x28
 2729 0ce6 00       		.byte	0
 2730 0ce7 16       		.uleb128 0x16
 2731 0ce8 04       		.byte	0x4
 2732 0ce9 6B0B0000 		.4byte	0xb6b
 2733 0ced 16       		.uleb128 0x16
 2734 0cee 04       		.byte	0x4
 2735 0cef 770B0000 		.4byte	0xb77
 2736 0cf3 03       		.uleb128 0x3
 2737 0cf4 09100000 		.4byte	.LASF323
 2738 0cf8 0D       		.byte	0xd
 2739 0cf9 8C       		.byte	0x8c
 2740 0cfa 5A0C0000 		.4byte	0xc5a
 2741 0cfe 09       		.uleb128 0x9
 2742 0cff 14       		.byte	0x14
 2743 0d00 0D       		.byte	0xd
 2744 0d01 8F       		.byte	0x8f
 2745 0d02 430D0000 		.4byte	0xd43
 2746 0d06 0A       		.uleb128 0xa
 2747 0d07 F60A0000 		.4byte	.LASF324
 2748 0d0b 0D       		.byte	0xd
 2749 0d0c 91       		.byte	0x91
 2750 0d0d CE000000 		.4byte	0xce
 2751 0d11 00       		.byte	0
 2752 0d12 0A       		.uleb128 0xa
 2753 0d13 35130000 		.4byte	.LASF325
 2754 0d17 0D       		.byte	0xd
 2755 0d18 92       		.byte	0x92
 2756 0d19 CE000000 		.4byte	0xce
 2757 0d1d 04       		.byte	0x4
 2758 0d1e 0A       		.uleb128 0xa
 2759 0d1f 3B0B0000 		.4byte	.LASF326
 2760 0d23 0D       		.byte	0xd
 2761 0d24 93       		.byte	0x93
 2762 0d25 CE000000 		.4byte	0xce
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 125


 2763 0d29 08       		.byte	0x8
 2764 0d2a 0A       		.uleb128 0xa
 2765 0d2b B5040000 		.4byte	.LASF327
 2766 0d2f 0D       		.byte	0xd
 2767 0d30 95       		.byte	0x95
 2768 0d31 CE000000 		.4byte	0xce
 2769 0d35 0C       		.byte	0xc
 2770 0d36 0A       		.uleb128 0xa
 2771 0d37 5C0B0000 		.4byte	.LASF328
 2772 0d3b 0D       		.byte	0xd
 2773 0d3c 96       		.byte	0x96
 2774 0d3d CE000000 		.4byte	0xce
 2775 0d41 10       		.byte	0x10
 2776 0d42 00       		.byte	0
 2777 0d43 03       		.uleb128 0x3
 2778 0d44 E3010000 		.4byte	.LASF329
 2779 0d48 0D       		.byte	0xd
 2780 0d49 98       		.byte	0x98
 2781 0d4a FE0C0000 		.4byte	0xcfe
 2782 0d4e 09       		.uleb128 0x9
 2783 0d4f 34       		.byte	0x34
 2784 0d50 0D       		.byte	0xd
 2785 0d51 9B       		.byte	0x9b
 2786 0d52 930D0000 		.4byte	0xd93
 2787 0d56 0A       		.uleb128 0xa
 2788 0d57 76090000 		.4byte	.LASF330
 2789 0d5b 0D       		.byte	0xd
 2790 0d5c 9E       		.byte	0x9e
 2791 0d5d 430D0000 		.4byte	0xd43
 2792 0d61 00       		.byte	0
 2793 0d62 0A       		.uleb128 0xa
 2794 0d63 95170000 		.4byte	.LASF331
 2795 0d67 0D       		.byte	0xd
 2796 0d68 A1       		.byte	0xa1
 2797 0d69 430D0000 		.4byte	0xd43
 2798 0d6d 14       		.byte	0x14
 2799 0d6e 0A       		.uleb128 0xa
 2800 0d6f 22120000 		.4byte	.LASF332
 2801 0d73 0D       		.byte	0xd
 2802 0d74 A4       		.byte	0xa4
 2803 0d75 CE000000 		.4byte	0xce
 2804 0d79 28       		.byte	0x28
 2805 0d7a 0A       		.uleb128 0xa
 2806 0d7b 7D060000 		.4byte	.LASF333
 2807 0d7f 0D       		.byte	0xd
 2808 0d80 A7       		.byte	0xa7
 2809 0d81 490C0000 		.4byte	0xc49
 2810 0d85 2C       		.byte	0x2c
 2811 0d86 0A       		.uleb128 0xa
 2812 0d87 ED1B0000 		.4byte	.LASF334
 2813 0d8b 0D       		.byte	0xd
 2814 0d8c AA       		.byte	0xaa
 2815 0d8d 8F0B0000 		.4byte	0xb8f
 2816 0d91 30       		.byte	0x30
 2817 0d92 00       		.byte	0
 2818 0d93 03       		.uleb128 0x3
 2819 0d94 1C160000 		.4byte	.LASF335
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 126


 2820 0d98 0D       		.byte	0xd
 2821 0d99 AB       		.byte	0xab
 2822 0d9a 4E0D0000 		.4byte	0xd4e
 2823 0d9e 0E       		.uleb128 0xe
 2824 0d9f 04       		.byte	0x4
 2825 0da0 9B000000 		.4byte	0x9b
 2826 0da4 0D       		.byte	0xd
 2827 0da5 C2       		.byte	0xc2
 2828 0da6 0B0E0000 		.4byte	0xe0b
 2829 0daa 10       		.uleb128 0x10
 2830 0dab B9150000 		.4byte	.LASF336
 2831 0daf 00       		.byte	0
 2832 0db0 19       		.uleb128 0x19
 2833 0db1 F3100000 		.4byte	.LASF337
 2834 0db5 01028A00 		.4byte	0x8a0201
 2835 0db9 19       		.uleb128 0x19
 2836 0dba 000F0000 		.4byte	.LASF338
 2837 0dbe 02028A00 		.4byte	0x8a0202
 2838 0dc2 19       		.uleb128 0x19
 2839 0dc3 02070000 		.4byte	.LASF339
 2840 0dc7 03028A00 		.4byte	0x8a0203
 2841 0dcb 19       		.uleb128 0x19
 2842 0dcc FD1A0000 		.4byte	.LASF340
 2843 0dd0 04028A00 		.4byte	0x8a0204
 2844 0dd4 19       		.uleb128 0x19
 2845 0dd5 821D0000 		.4byte	.LASF341
 2846 0dd9 05028A00 		.4byte	0x8a0205
 2847 0ddd 19       		.uleb128 0x19
 2848 0dde 001E0000 		.4byte	.LASF342
 2849 0de2 06028A00 		.4byte	0x8a0206
 2850 0de6 19       		.uleb128 0x19
 2851 0de7 1A0F0000 		.4byte	.LASF343
 2852 0deb 07028A00 		.4byte	0x8a0207
 2853 0def 19       		.uleb128 0x19
 2854 0df0 F5150000 		.4byte	.LASF344
 2855 0df4 08028A00 		.4byte	0x8a0208
 2856 0df8 19       		.uleb128 0x19
 2857 0df9 CD1F0000 		.4byte	.LASF345
 2858 0dfd 09028A00 		.4byte	0x8a0209
 2859 0e01 19       		.uleb128 0x19
 2860 0e02 0C110000 		.4byte	.LASF346
 2861 0e06 0A028A00 		.4byte	0x8a020a
 2862 0e0a 00       		.byte	0
 2863 0e0b 03       		.uleb128 0x3
 2864 0e0c 401E0000 		.4byte	.LASF347
 2865 0e10 0D       		.byte	0xd
 2866 0e11 CE       		.byte	0xce
 2867 0e12 9E0D0000 		.4byte	0xd9e
 2868 0e16 1D       		.uleb128 0x1d
 2869 0e17 15040000 		.4byte	.LASF348
 2870 0e1b 04       		.byte	0x4
 2871 0e1c A503     		.2byte	0x3a5
 2872 0e1e 03       		.byte	0x3
 2873 0e1f 1D       		.uleb128 0x1d
 2874 0e20 FD040000 		.4byte	.LASF349
 2875 0e24 04       		.byte	0x4
 2876 0e25 B003     		.2byte	0x3b0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 127


 2877 0e27 03       		.byte	0x3
 2878 0e28 1E       		.uleb128 0x1e
 2879 0e29 C8010000 		.4byte	.LASF352
 2880 0e2d 02       		.byte	0x2
 2881 0e2e DD01     		.2byte	0x1dd
 2882 0e30 ED0C0000 		.4byte	0xced
 2883 0e34 03       		.byte	0x3
 2884 0e35 460E0000 		.4byte	0xe46
 2885 0e39 1F       		.uleb128 0x1f
 2886 0e3a 4C040000 		.4byte	.LASF350
 2887 0e3e 02       		.byte	0x2
 2888 0e3f DD01     		.2byte	0x1dd
 2889 0e41 CE000000 		.4byte	0xce
 2890 0e45 00       		.byte	0
 2891 0e46 20       		.uleb128 0x20
 2892 0e47 BD0B0000 		.4byte	.LASF355
 2893 0e4b 03       		.byte	0x3
 2894 0e4c 9406     		.2byte	0x694
 2895 0e4e 03       		.byte	0x3
 2896 0e4f 600E0000 		.4byte	0xe60
 2897 0e53 1F       		.uleb128 0x1f
 2898 0e54 F0140000 		.4byte	.LASF351
 2899 0e58 03       		.byte	0x3
 2900 0e59 9406     		.2byte	0x694
 2901 0e5b 390A0000 		.4byte	0xa39
 2902 0e5f 00       		.byte	0
 2903 0e60 1E       		.uleb128 0x1e
 2904 0e61 59000000 		.4byte	.LASF353
 2905 0e65 02       		.byte	0x2
 2906 0e66 D003     		.2byte	0x3d0
 2907 0e68 E00B0000 		.4byte	0xbe0
 2908 0e6c 03       		.byte	0x3
 2909 0e6d 7E0E0000 		.4byte	0xe7e
 2910 0e71 1F       		.uleb128 0x1f
 2911 0e72 CA000000 		.4byte	.LASF354
 2912 0e76 02       		.byte	0x2
 2913 0e77 D003     		.2byte	0x3d0
 2914 0e79 7E0E0000 		.4byte	0xe7e
 2915 0e7d 00       		.byte	0
 2916 0e7e 16       		.uleb128 0x16
 2917 0e7f 04       		.byte	0x4
 2918 0e80 840E0000 		.4byte	0xe84
 2919 0e84 06       		.uleb128 0x6
 2920 0e85 6B0B0000 		.4byte	0xb6b
 2921 0e89 20       		.uleb128 0x20
 2922 0e8a 35010000 		.4byte	.LASF356
 2923 0e8e 02       		.byte	0x2
 2924 0e8f B902     		.2byte	0x2b9
 2925 0e91 03       		.byte	0x3
 2926 0e92 AF0E0000 		.4byte	0xeaf
 2927 0e96 1F       		.uleb128 0x1f
 2928 0e97 CA000000 		.4byte	.LASF354
 2929 0e9b 02       		.byte	0x2
 2930 0e9c B902     		.2byte	0x2b9
 2931 0e9e E70C0000 		.4byte	0xce7
 2932 0ea2 1F       		.uleb128 0x1f
 2933 0ea3 500A0000 		.4byte	.LASF357
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 128


 2934 0ea7 02       		.byte	0x2
 2935 0ea8 B902     		.2byte	0x2b9
 2936 0eaa CE000000 		.4byte	0xce
 2937 0eae 00       		.byte	0
 2938 0eaf 20       		.uleb128 0x20
 2939 0eb0 D4030000 		.4byte	.LASF358
 2940 0eb4 02       		.byte	0x2
 2941 0eb5 ED02     		.2byte	0x2ed
 2942 0eb7 03       		.byte	0x3
 2943 0eb8 D50E0000 		.4byte	0xed5
 2944 0ebc 1F       		.uleb128 0x1f
 2945 0ebd CA000000 		.4byte	.LASF354
 2946 0ec1 02       		.byte	0x2
 2947 0ec2 ED02     		.2byte	0x2ed
 2948 0ec4 E70C0000 		.4byte	0xce7
 2949 0ec8 1F       		.uleb128 0x1f
 2950 0ec9 A9000000 		.4byte	.LASF359
 2951 0ecd 02       		.byte	0x2
 2952 0ece ED02     		.2byte	0x2ed
 2953 0ed0 CE000000 		.4byte	0xce
 2954 0ed4 00       		.byte	0
 2955 0ed5 1E       		.uleb128 0x1e
 2956 0ed6 70170000 		.4byte	.LASF360
 2957 0eda 02       		.byte	0x2
 2958 0edb 5103     		.2byte	0x351
 2959 0edd CE000000 		.4byte	0xce
 2960 0ee1 03       		.byte	0x3
 2961 0ee2 F30E0000 		.4byte	0xef3
 2962 0ee6 1F       		.uleb128 0x1f
 2963 0ee7 2B0A0000 		.4byte	.LASF361
 2964 0eeb 02       		.byte	0x2
 2965 0eec 5103     		.2byte	0x351
 2966 0eee CE000000 		.4byte	0xce
 2967 0ef2 00       		.byte	0
 2968 0ef3 1E       		.uleb128 0x1e
 2969 0ef4 B3110000 		.4byte	.LASF362
 2970 0ef8 02       		.byte	0x2
 2971 0ef9 3902     		.2byte	0x239
 2972 0efb CE000000 		.4byte	0xce
 2973 0eff 03       		.byte	0x3
 2974 0f00 110F0000 		.4byte	0xf11
 2975 0f04 1F       		.uleb128 0x1f
 2976 0f05 CA000000 		.4byte	.LASF354
 2977 0f09 02       		.byte	0x2
 2978 0f0a 3902     		.2byte	0x239
 2979 0f0c 110F0000 		.4byte	0xf11
 2980 0f10 00       		.byte	0
 2981 0f11 16       		.uleb128 0x16
 2982 0f12 04       		.byte	0x4
 2983 0f13 170F0000 		.4byte	0xf17
 2984 0f17 06       		.uleb128 0x6
 2985 0f18 770B0000 		.4byte	0xb77
 2986 0f1c 1E       		.uleb128 0x1e
 2987 0f1d 21200000 		.4byte	.LASF363
 2988 0f21 02       		.byte	0x2
 2989 0f22 2203     		.2byte	0x322
 2990 0f24 3A0F0000 		.4byte	0xf3a
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 129


 2991 0f28 03       		.byte	0x3
 2992 0f29 3A0F0000 		.4byte	0xf3a
 2993 0f2d 1F       		.uleb128 0x1f
 2994 0f2e CA000000 		.4byte	.LASF354
 2995 0f32 02       		.byte	0x2
 2996 0f33 2203     		.2byte	0x322
 2997 0f35 7E0E0000 		.4byte	0xe7e
 2998 0f39 00       		.byte	0
 2999 0f3a 02       		.uleb128 0x2
 3000 0f3b 01       		.byte	0x1
 3001 0f3c 02       		.byte	0x2
 3002 0f3d 9D0B0000 		.4byte	.LASF364
 3003 0f41 1E       		.uleb128 0x1e
 3004 0f42 4D060000 		.4byte	.LASF365
 3005 0f46 02       		.byte	0x2
 3006 0f47 B403     		.2byte	0x3b4
 3007 0f49 E00B0000 		.4byte	0xbe0
 3008 0f4d 03       		.byte	0x3
 3009 0f4e 6B0F0000 		.4byte	0xf6b
 3010 0f52 1F       		.uleb128 0x1f
 3011 0f53 CA000000 		.4byte	.LASF354
 3012 0f57 02       		.byte	0x2
 3013 0f58 B403     		.2byte	0x3b4
 3014 0f5a 7E0E0000 		.4byte	0xe7e
 3015 0f5e 1F       		.uleb128 0x1f
 3016 0f5f 800A0000 		.4byte	.LASF366
 3017 0f63 02       		.byte	0x2
 3018 0f64 B403     		.2byte	0x3b4
 3019 0f66 6B0F0000 		.4byte	0xf6b
 3020 0f6a 00       		.byte	0
 3021 0f6b 16       		.uleb128 0x16
 3022 0f6c 04       		.byte	0x4
 3023 0f6d 710F0000 		.4byte	0xf71
 3024 0f71 21       		.uleb128 0x21
 3025 0f72 04       		.byte	0x4
 3026 0f73 1E       		.uleb128 0x1e
 3027 0f74 03050000 		.4byte	.LASF367
 3028 0f78 02       		.byte	0x2
 3029 0f79 6703     		.2byte	0x367
 3030 0f7b CE000000 		.4byte	0xce
 3031 0f7f 03       		.byte	0x3
 3032 0f80 910F0000 		.4byte	0xf91
 3033 0f84 1F       		.uleb128 0x1f
 3034 0f85 2B0A0000 		.4byte	.LASF361
 3035 0f89 02       		.byte	0x2
 3036 0f8a 6703     		.2byte	0x367
 3037 0f8c CE000000 		.4byte	0xce
 3038 0f90 00       		.byte	0
 3039 0f91 1E       		.uleb128 0x1e
 3040 0f92 65100000 		.4byte	.LASF368
 3041 0f96 02       		.byte	0x2
 3042 0f97 5702     		.2byte	0x257
 3043 0f99 CE000000 		.4byte	0xce
 3044 0f9d 03       		.byte	0x3
 3045 0f9e AF0F0000 		.4byte	0xfaf
 3046 0fa2 1F       		.uleb128 0x1f
 3047 0fa3 CA000000 		.4byte	.LASF354
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 130


 3048 0fa7 02       		.byte	0x2
 3049 0fa8 5702     		.2byte	0x257
 3050 0faa 110F0000 		.4byte	0xf11
 3051 0fae 00       		.byte	0
 3052 0faf 20       		.uleb128 0x20
 3053 0fb0 5E130000 		.4byte	.LASF369
 3054 0fb4 03       		.byte	0x3
 3055 0fb5 BA06     		.2byte	0x6ba
 3056 0fb7 03       		.byte	0x3
 3057 0fb8 C90F0000 		.4byte	0xfc9
 3058 0fbc 1F       		.uleb128 0x1f
 3059 0fbd F0140000 		.4byte	.LASF351
 3060 0fc1 03       		.byte	0x3
 3061 0fc2 BA06     		.2byte	0x6ba
 3062 0fc4 390A0000 		.4byte	0xa39
 3063 0fc8 00       		.byte	0
 3064 0fc9 22       		.uleb128 0x22
 3065 0fca 701F0000 		.4byte	.LASF375
 3066 0fce 01       		.byte	0x1
 3067 0fcf 2A       		.byte	0x2a
 3068 0fd0 00000000 		.4byte	.LFB157
 3069 0fd4 10000000 		.4byte	.LFE157-.LFB157
 3070 0fd8 01       		.uleb128 0x1
 3071 0fd9 9C       		.byte	0x9c
 3072 0fda EC0F0000 		.4byte	0xfec
 3073 0fde 23       		.uleb128 0x23
 3074 0fdf 920B0000 		.4byte	.LASF377
 3075 0fe3 01       		.byte	0x1
 3076 0fe4 2A       		.byte	0x2a
 3077 0fe5 EC0F0000 		.4byte	0xfec
 3078 0fe9 01       		.uleb128 0x1
 3079 0fea 50       		.byte	0x50
 3080 0feb 00       		.byte	0
 3081 0fec 16       		.uleb128 0x16
 3082 0fed 04       		.byte	0x4
 3083 0fee F30C0000 		.4byte	0xcf3
 3084 0ff2 1E       		.uleb128 0x1e
 3085 0ff3 78050000 		.4byte	.LASF370
 3086 0ff7 02       		.byte	0x2
 3087 0ff8 C101     		.2byte	0x1c1
 3088 0ffa E70C0000 		.4byte	0xce7
 3089 0ffe 03       		.byte	0x3
 3090 0fff 10100000 		.4byte	0x1010
 3091 1003 1F       		.uleb128 0x1f
 3092 1004 4C1C0000 		.4byte	.LASF371
 3093 1008 02       		.byte	0x2
 3094 1009 C101     		.2byte	0x1c1
 3095 100b CE000000 		.4byte	0xce
 3096 100f 00       		.byte	0
 3097 1010 20       		.uleb128 0x20
 3098 1011 99040000 		.4byte	.LASF372
 3099 1015 02       		.byte	0x2
 3100 1016 FB01     		.2byte	0x1fb
 3101 1018 03       		.byte	0x3
 3102 1019 42100000 		.4byte	0x1042
 3103 101d 1F       		.uleb128 0x1f
 3104 101e CA000000 		.4byte	.LASF354
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 131


 3105 1022 02       		.byte	0x2
 3106 1023 FB01     		.2byte	0x1fb
 3107 1025 ED0C0000 		.4byte	0xced
 3108 1029 1F       		.uleb128 0x1f
 3109 102a E20B0000 		.4byte	.LASF373
 3110 102e 02       		.byte	0x2
 3111 102f FC01     		.2byte	0x1fc
 3112 1031 CE000000 		.4byte	0xce
 3113 1035 1F       		.uleb128 0x1f
 3114 1036 D8140000 		.4byte	.LASF374
 3115 103a 02       		.byte	0x2
 3116 103b FC01     		.2byte	0x1fc
 3117 103d CE000000 		.4byte	0xce
 3118 1041 00       		.byte	0
 3119 1042 22       		.uleb128 0x22
 3120 1043 D6150000 		.4byte	.LASF376
 3121 1047 01       		.byte	0x1
 3122 1048 B0       		.byte	0xb0
 3123 1049 00000000 		.4byte	.LFB159
 3124 104d D0000000 		.4byte	.LFE159-.LFB159
 3125 1051 01       		.uleb128 0x1
 3126 1052 9C       		.byte	0x9c
 3127 1053 A0110000 		.4byte	0x11a0
 3128 1057 24       		.uleb128 0x24
 3129 1058 010E0000 		.4byte	.LASF378
 3130 105c 01       		.byte	0x1
 3131 105d B0       		.byte	0xb0
 3132 105e CE000000 		.4byte	0xce
 3133 1062 00000000 		.4byte	.LLST0
 3134 1066 24       		.uleb128 0x24
 3135 1067 7E1B0000 		.4byte	.LASF379
 3136 106b 01       		.byte	0x1
 3137 106c B0       		.byte	0xb0
 3138 106d 490C0000 		.4byte	0xc49
 3139 1071 2C000000 		.4byte	.LLST1
 3140 1075 24       		.uleb128 0x24
 3141 1076 EF150000 		.4byte	.LASF380
 3142 107a 01       		.byte	0x1
 3143 107b B1       		.byte	0xb1
 3144 107c CE000000 		.4byte	0xce
 3145 1080 58000000 		.4byte	.LLST2
 3146 1084 24       		.uleb128 0x24
 3147 1085 5C0B0000 		.4byte	.LASF328
 3148 1089 01       		.byte	0x1
 3149 108a B1       		.byte	0xb1
 3150 108b CE000000 		.4byte	0xce
 3151 108f 84000000 		.4byte	.LLST3
 3152 1093 24       		.uleb128 0x24
 3153 1094 9E100000 		.4byte	.LASF381
 3154 1098 01       		.byte	0x1
 3155 1099 B1       		.byte	0xb1
 3156 109a A0110000 		.4byte	0x11a0
 3157 109e B0000000 		.4byte	.LLST4
 3158 10a2 25       		.uleb128 0x25
 3159 10a3 E71F0000 		.4byte	.LASF384
 3160 10a7 01       		.byte	0x1
 3161 10a8 B3       		.byte	0xb3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 132


 3162 10a9 EC0F0000 		.4byte	0xfec
 3163 10ad D0000000 		.4byte	.LLST5
 3164 10b1 26       		.uleb128 0x26
 3165 10b2 F20F0000 		.4byte	0xff2
 3166 10b6 36000000 		.4byte	.LBB46
 3167 10ba 24000000 		.4byte	.LBE46-.LBB46
 3168 10be 01       		.byte	0x1
 3169 10bf BF       		.byte	0xbf
 3170 10c0 E8100000 		.4byte	0x10e8
 3171 10c4 27       		.uleb128 0x27
 3172 10c5 03100000 		.4byte	0x1003
 3173 10c9 E3000000 		.4byte	.LLST6
 3174 10cd 28       		.uleb128 0x28
 3175 10ce 4C000000 		.4byte	.LVL9
 3176 10d2 C6190000 		.4byte	0x19c6
 3177 10d6 29       		.uleb128 0x29
 3178 10d7 01       		.uleb128 0x1
 3179 10d8 50       		.byte	0x50
 3180 10d9 05       		.uleb128 0x5
 3181 10da 03       		.byte	0x3
 3182 10db 40000000 		.4byte	.LC1
 3183 10df 29       		.uleb128 0x29
 3184 10e0 01       		.uleb128 0x1
 3185 10e1 51       		.byte	0x51
 3186 10e2 03       		.uleb128 0x3
 3187 10e3 0A       		.byte	0xa
 3188 10e4 C301     		.2byte	0x1c3
 3189 10e6 00       		.byte	0
 3190 10e7 00       		.byte	0
 3191 10e8 26       		.uleb128 0x26
 3192 10e9 280E0000 		.4byte	0xe28
 3193 10ed 5E000000 		.4byte	.LBB48
 3194 10f1 1E000000 		.4byte	.LBE48-.LBB48
 3195 10f5 01       		.byte	0x1
 3196 10f6 C2       		.byte	0xc2
 3197 10f7 1F110000 		.4byte	0x111f
 3198 10fb 27       		.uleb128 0x27
 3199 10fc 390E0000 		.4byte	0xe39
 3200 1100 F6000000 		.4byte	.LLST7
 3201 1104 28       		.uleb128 0x28
 3202 1105 70000000 		.4byte	.LVL12
 3203 1109 C6190000 		.4byte	0x19c6
 3204 110d 29       		.uleb128 0x29
 3205 110e 01       		.uleb128 0x1
 3206 110f 50       		.byte	0x50
 3207 1110 05       		.uleb128 0x5
 3208 1111 03       		.byte	0x3
 3209 1112 40000000 		.4byte	.LC1
 3210 1116 29       		.uleb128 0x29
 3211 1117 01       		.uleb128 0x1
 3212 1118 51       		.byte	0x51
 3213 1119 03       		.uleb128 0x3
 3214 111a 0A       		.byte	0xa
 3215 111b DF01     		.2byte	0x1df
 3216 111d 00       		.byte	0
 3217 111e 00       		.byte	0
 3218 111f 26       		.uleb128 0x26
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 133


 3219 1120 10100000 		.4byte	0x1010
 3220 1124 80000000 		.4byte	.LBB50
 3221 1128 28000000 		.4byte	.LBE50-.LBB50
 3222 112c 01       		.byte	0x1
 3223 112d C5       		.byte	0xc5
 3224 112e 86110000 		.4byte	0x1186
 3225 1132 27       		.uleb128 0x27
 3226 1133 35100000 		.4byte	0x1035
 3227 1137 17010000 		.4byte	.LLST8
 3228 113b 27       		.uleb128 0x27
 3229 113c 29100000 		.4byte	0x1029
 3230 1140 17010000 		.4byte	.LLST8
 3231 1144 27       		.uleb128 0x27
 3232 1145 1D100000 		.4byte	0x101d
 3233 1149 2A010000 		.4byte	.LLST10
 3234 114d 2A       		.uleb128 0x2a
 3235 114e 90000000 		.4byte	.LVL16
 3236 1152 C6190000 		.4byte	0x19c6
 3237 1156 6B110000 		.4byte	0x116b
 3238 115a 29       		.uleb128 0x29
 3239 115b 01       		.uleb128 0x1
 3240 115c 50       		.byte	0x50
 3241 115d 05       		.uleb128 0x5
 3242 115e 03       		.byte	0x3
 3243 115f 40000000 		.4byte	.LC1
 3244 1163 29       		.uleb128 0x29
 3245 1164 01       		.uleb128 0x1
 3246 1165 51       		.byte	0x51
 3247 1166 03       		.uleb128 0x3
 3248 1167 0A       		.byte	0xa
 3249 1168 FE01     		.2byte	0x1fe
 3250 116a 00       		.byte	0
 3251 116b 28       		.uleb128 0x28
 3252 116c A0000000 		.4byte	.LVL17
 3253 1170 C6190000 		.4byte	0x19c6
 3254 1174 29       		.uleb128 0x29
 3255 1175 01       		.uleb128 0x1
 3256 1176 50       		.byte	0x50
 3257 1177 05       		.uleb128 0x5
 3258 1178 03       		.byte	0x3
 3259 1179 40000000 		.4byte	.LC1
 3260 117d 29       		.uleb128 0x29
 3261 117e 01       		.uleb128 0x1
 3262 117f 51       		.byte	0x51
 3263 1180 03       		.uleb128 0x3
 3264 1181 0A       		.byte	0xa
 3265 1182 FF01     		.2byte	0x1ff
 3266 1184 00       		.byte	0
 3267 1185 00       		.byte	0
 3268 1186 28       		.uleb128 0x28
 3269 1187 1C000000 		.4byte	.LVL5
 3270 118b C6190000 		.4byte	0x19c6
 3271 118f 29       		.uleb128 0x29
 3272 1190 01       		.uleb128 0x1
 3273 1191 50       		.byte	0x50
 3274 1192 05       		.uleb128 0x5
 3275 1193 03       		.byte	0x3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 134


 3276 1194 00000000 		.4byte	.LC0
 3277 1198 29       		.uleb128 0x29
 3278 1199 01       		.uleb128 0x1
 3279 119a 51       		.byte	0x51
 3280 119b 02       		.uleb128 0x2
 3281 119c 08       		.byte	0x8
 3282 119d B5       		.byte	0xb5
 3283 119e 00       		.byte	0
 3284 119f 00       		.byte	0
 3285 11a0 16       		.uleb128 0x16
 3286 11a1 04       		.byte	0x4
 3287 11a2 A6110000 		.4byte	0x11a6
 3288 11a6 06       		.uleb128 0x6
 3289 11a7 100C0000 		.4byte	0xc10
 3290 11ab 22       		.uleb128 0x22
 3291 11ac 01190000 		.4byte	.LASF382
 3292 11b0 01       		.byte	0x1
 3293 11b1 48       		.byte	0x48
 3294 11b2 00000000 		.4byte	.LFB158
 3295 11b6 B4000000 		.4byte	.LFE158-.LFB158
 3296 11ba 01       		.uleb128 0x1
 3297 11bb 9C       		.byte	0x9c
 3298 11bc EA120000 		.4byte	0x12ea
 3299 11c0 24       		.uleb128 0x24
 3300 11c1 B2150000 		.4byte	.LASF383
 3301 11c5 01       		.byte	0x1
 3302 11c6 48       		.byte	0x48
 3303 11c7 EA120000 		.4byte	0x12ea
 3304 11cb 3D010000 		.4byte	.LLST11
 3305 11cf 2B       		.uleb128 0x2b
 3306 11d0 17130000 		.4byte	.LASF385
 3307 11d4 01       		.byte	0x1
 3308 11d5 4C       		.byte	0x4c
 3309 11d6 100C0000 		.4byte	0xc10
 3310 11da 02       		.uleb128 0x2
 3311 11db 91       		.byte	0x91
 3312 11dc 60       		.sleb128 -32
 3313 11dd 2B       		.uleb128 0x2b
 3314 11de 74120000 		.4byte	.LASF386
 3315 11e2 01       		.byte	0x1
 3316 11e3 4E       		.byte	0x4e
 3317 11e4 430D0000 		.4byte	0xd43
 3318 11e8 02       		.uleb128 0x2
 3319 11e9 91       		.byte	0x91
 3320 11ea 4C       		.sleb128 -52
 3321 11eb 2B       		.uleb128 0x2b
 3322 11ec E01E0000 		.4byte	.LASF387
 3323 11f0 01       		.byte	0x1
 3324 11f1 4F       		.byte	0x4f
 3325 11f2 430D0000 		.4byte	0xd43
 3326 11f6 03       		.uleb128 0x3
 3327 11f7 91       		.byte	0x91
 3328 11f8 B87F     		.sleb128 -72
 3329 11fa 26       		.uleb128 0x26
 3330 11fb 460E0000 		.4byte	0xe46
 3331 11ff 8E000000 		.4byte	.LBB52
 3332 1203 16000000 		.4byte	.LBE52-.LBB52
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 135


 3333 1207 01       		.byte	0x1
 3334 1208 80       		.byte	0x80
 3335 1209 17120000 		.4byte	0x1217
 3336 120d 27       		.uleb128 0x27
 3337 120e 530E0000 		.4byte	0xe53
 3338 1212 69010000 		.4byte	.LLST12
 3339 1216 00       		.byte	0
 3340 1217 2A       		.uleb128 0x2a
 3341 1218 10000000 		.4byte	.LVL23
 3342 121c C6190000 		.4byte	0x19c6
 3343 1220 34120000 		.4byte	0x1234
 3344 1224 29       		.uleb128 0x29
 3345 1225 01       		.uleb128 0x1
 3346 1226 50       		.byte	0x50
 3347 1227 05       		.uleb128 0x5
 3348 1228 03       		.byte	0x3
 3349 1229 00000000 		.4byte	.LC0
 3350 122d 29       		.uleb128 0x29
 3351 122e 01       		.uleb128 0x1
 3352 122f 51       		.byte	0x51
 3353 1230 02       		.uleb128 0x2
 3354 1231 08       		.byte	0x8
 3355 1232 52       		.byte	0x52
 3356 1233 00       		.byte	0
 3357 1234 2A       		.uleb128 0x2a
 3358 1235 1E000000 		.4byte	.LVL24
 3359 1239 C6190000 		.4byte	0x19c6
 3360 123d 51120000 		.4byte	0x1251
 3361 1241 29       		.uleb128 0x29
 3362 1242 01       		.uleb128 0x1
 3363 1243 50       		.byte	0x50
 3364 1244 05       		.uleb128 0x5
 3365 1245 03       		.byte	0x3
 3366 1246 00000000 		.4byte	.LC0
 3367 124a 29       		.uleb128 0x29
 3368 124b 01       		.uleb128 0x1
 3369 124c 51       		.byte	0x51
 3370 124d 02       		.uleb128 0x2
 3371 124e 08       		.byte	0x8
 3372 124f 56       		.byte	0x56
 3373 1250 00       		.byte	0
 3374 1251 2A       		.uleb128 0x2a
 3375 1252 2A000000 		.4byte	.LVL25
 3376 1256 C6190000 		.4byte	0x19c6
 3377 125a 6E120000 		.4byte	0x126e
 3378 125e 29       		.uleb128 0x29
 3379 125f 01       		.uleb128 0x1
 3380 1260 50       		.byte	0x50
 3381 1261 05       		.uleb128 0x5
 3382 1262 03       		.byte	0x3
 3383 1263 00000000 		.4byte	.LC0
 3384 1267 29       		.uleb128 0x29
 3385 1268 01       		.uleb128 0x1
 3386 1269 51       		.byte	0x51
 3387 126a 02       		.uleb128 0x2
 3388 126b 08       		.byte	0x8
 3389 126c 58       		.byte	0x58
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 136


 3390 126d 00       		.byte	0
 3391 126e 2A       		.uleb128 0x2a
 3392 126f 36000000 		.4byte	.LVL26
 3393 1273 C6190000 		.4byte	0x19c6
 3394 1277 8B120000 		.4byte	0x128b
 3395 127b 29       		.uleb128 0x29
 3396 127c 01       		.uleb128 0x1
 3397 127d 50       		.byte	0x50
 3398 127e 05       		.uleb128 0x5
 3399 127f 03       		.byte	0x3
 3400 1280 00000000 		.4byte	.LC0
 3401 1284 29       		.uleb128 0x29
 3402 1285 01       		.uleb128 0x1
 3403 1286 51       		.byte	0x51
 3404 1287 02       		.uleb128 0x2
 3405 1288 08       		.byte	0x8
 3406 1289 59       		.byte	0x59
 3407 128a 00       		.byte	0
 3408 128b 2A       		.uleb128 0x2a
 3409 128c 74000000 		.4byte	.LVL27
 3410 1290 42100000 		.4byte	0x1042
 3411 1294 AD120000 		.4byte	0x12ad
 3412 1298 29       		.uleb128 0x29
 3413 1299 01       		.uleb128 0x1
 3414 129a 50       		.byte	0x50
 3415 129b 03       		.uleb128 0x3
 3416 129c 91       		.byte	0x91
 3417 129d 58       		.sleb128 -40
 3418 129e 06       		.byte	0x6
 3419 129f 29       		.uleb128 0x29
 3420 12a0 01       		.uleb128 0x1
 3421 12a1 53       		.byte	0x53
 3422 12a2 02       		.uleb128 0x2
 3423 12a3 77       		.byte	0x77
 3424 12a4 00       		.sleb128 0
 3425 12a5 29       		.uleb128 0x29
 3426 12a6 02       		.uleb128 0x2
 3427 12a7 7D       		.byte	0x7d
 3428 12a8 00       		.sleb128 0
 3429 12a9 02       		.uleb128 0x2
 3430 12aa 75       		.byte	0x75
 3431 12ab 00       		.sleb128 0
 3432 12ac 00       		.byte	0
 3433 12ad 2A       		.uleb128 0x2a
 3434 12ae 82000000 		.4byte	.LVL28
 3435 12b2 42100000 		.4byte	0x1042
 3436 12b6 D9120000 		.4byte	0x12d9
 3437 12ba 29       		.uleb128 0x29
 3438 12bb 01       		.uleb128 0x1
 3439 12bc 50       		.byte	0x50
 3440 12bd 03       		.uleb128 0x3
 3441 12be 91       		.byte	0x91
 3442 12bf 44       		.sleb128 -60
 3443 12c0 06       		.byte	0x6
 3444 12c1 29       		.uleb128 0x29
 3445 12c2 01       		.uleb128 0x1
 3446 12c3 51       		.byte	0x51
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 137


 3447 12c4 01       		.uleb128 0x1
 3448 12c5 30       		.byte	0x30
 3449 12c6 29       		.uleb128 0x29
 3450 12c7 01       		.uleb128 0x1
 3451 12c8 52       		.byte	0x52
 3452 12c9 01       		.uleb128 0x1
 3453 12ca 30       		.byte	0x30
 3454 12cb 29       		.uleb128 0x29
 3455 12cc 01       		.uleb128 0x1
 3456 12cd 53       		.byte	0x53
 3457 12ce 03       		.uleb128 0x3
 3458 12cf 91       		.byte	0x91
 3459 12d0 48       		.sleb128 -56
 3460 12d1 06       		.byte	0x6
 3461 12d2 29       		.uleb128 0x29
 3462 12d3 02       		.uleb128 0x2
 3463 12d4 7D       		.byte	0x7d
 3464 12d5 00       		.sleb128 0
 3465 12d6 01       		.uleb128 0x1
 3466 12d7 30       		.byte	0x30
 3467 12d8 00       		.byte	0
 3468 12d9 28       		.uleb128 0x28
 3469 12da 8A000000 		.4byte	.LVL29
 3470 12de D2190000 		.4byte	0x19d2
 3471 12e2 29       		.uleb128 0x29
 3472 12e3 01       		.uleb128 0x1
 3473 12e4 50       		.byte	0x50
 3474 12e5 02       		.uleb128 0x2
 3475 12e6 75       		.byte	0x75
 3476 12e7 00       		.sleb128 0
 3477 12e8 00       		.byte	0
 3478 12e9 00       		.byte	0
 3479 12ea 16       		.uleb128 0x16
 3480 12eb 04       		.byte	0x4
 3481 12ec F0120000 		.4byte	0x12f0
 3482 12f0 06       		.uleb128 0x6
 3483 12f1 930D0000 		.4byte	0xd93
 3484 12f5 2C       		.uleb128 0x2c
 3485 12f6 EE130000 		.4byte	.LASF396
 3486 12fa 01       		.byte	0x1
 3487 12fb F3       		.byte	0xf3
 3488 12fc 0B0E0000 		.4byte	0xe0b
 3489 1300 00000000 		.4byte	.LFB160
 3490 1304 A4000000 		.4byte	.LFE160-.LFB160
 3491 1308 01       		.uleb128 0x1
 3492 1309 9C       		.byte	0x9c
 3493 130a 52140000 		.4byte	0x1452
 3494 130e 24       		.uleb128 0x24
 3495 130f 97160000 		.4byte	.LASF388
 3496 1313 01       		.byte	0x1
 3497 1314 F3       		.byte	0xf3
 3498 1315 CE000000 		.4byte	0xce
 3499 1319 88010000 		.4byte	.LLST13
 3500 131d 24       		.uleb128 0x24
 3501 131e 1D020000 		.4byte	.LASF389
 3502 1322 01       		.byte	0x1
 3503 1323 F3       		.byte	0xf3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 138


 3504 1324 CE000000 		.4byte	0xce
 3505 1328 B4010000 		.4byte	.LLST14
 3506 132c 24       		.uleb128 0x24
 3507 132d 800A0000 		.4byte	.LASF366
 3508 1331 01       		.byte	0x1
 3509 1332 F4       		.byte	0xf4
 3510 1333 710F0000 		.4byte	0xf71
 3511 1337 F9010000 		.4byte	.LLST15
 3512 133b 24       		.uleb128 0x24
 3513 133c D9020000 		.4byte	.LASF390
 3514 1340 01       		.byte	0x1
 3515 1341 F4       		.byte	0xf4
 3516 1342 3E0C0000 		.4byte	0xc3e
 3517 1346 3E020000 		.4byte	.LLST16
 3518 134a 25       		.uleb128 0x25
 3519 134b 28010000 		.4byte	.LASF391
 3520 134f 01       		.byte	0x1
 3521 1350 F6       		.byte	0xf6
 3522 1351 0B0E0000 		.4byte	0xe0b
 3523 1355 6A020000 		.4byte	.LLST17
 3524 1359 25       		.uleb128 0x25
 3525 135a D6180000 		.4byte	.LASF392
 3526 135e 01       		.byte	0x1
 3527 135f F7       		.byte	0xf7
 3528 1360 CE000000 		.4byte	0xce
 3529 1364 89020000 		.4byte	.LLST18
 3530 1368 25       		.uleb128 0x25
 3531 1369 60200000 		.4byte	.LASF393
 3532 136d 01       		.byte	0x1
 3533 136e F8       		.byte	0xf8
 3534 136f CE000000 		.4byte	0xce
 3535 1373 CB020000 		.4byte	.LLST19
 3536 1377 25       		.uleb128 0x25
 3537 1378 F6110000 		.4byte	.LASF394
 3538 137c 01       		.byte	0x1
 3539 137d FA       		.byte	0xfa
 3540 137e EC0F0000 		.4byte	0xfec
 3541 1382 FB020000 		.4byte	.LLST20
 3542 1386 25       		.uleb128 0x25
 3543 1387 12130000 		.4byte	.LASF395
 3544 138b 01       		.byte	0x1
 3545 138c FB       		.byte	0xfb
 3546 138d EC0F0000 		.4byte	0xfec
 3547 1391 31030000 		.4byte	.LLST21
 3548 1395 2D       		.uleb128 0x2d
 3549 1396 600E0000 		.4byte	0xe60
 3550 139a 48000000 		.4byte	.LBB54
 3551 139e 0C000000 		.4byte	.LBE54-.LBB54
 3552 13a2 01       		.byte	0x1
 3553 13a3 1201     		.2byte	0x112
 3554 13a5 B3130000 		.4byte	0x13b3
 3555 13a9 27       		.uleb128 0x27
 3556 13aa 710E0000 		.4byte	0xe71
 3557 13ae C5030000 		.4byte	.LLST22
 3558 13b2 00       		.byte	0
 3559 13b3 2D       		.uleb128 0x2d
 3560 13b4 AF0E0000 		.4byte	0xeaf
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 139


 3561 13b8 5E000000 		.4byte	.LBB56
 3562 13bc 02000000 		.4byte	.LBE56-.LBB56
 3563 13c0 01       		.byte	0x1
 3564 13c1 1A01     		.2byte	0x11a
 3565 13c3 DA130000 		.4byte	0x13da
 3566 13c7 27       		.uleb128 0x27
 3567 13c8 C80E0000 		.4byte	0xec8
 3568 13cc E4030000 		.4byte	.LLST23
 3569 13d0 27       		.uleb128 0x27
 3570 13d1 BC0E0000 		.4byte	0xebc
 3571 13d5 F7030000 		.4byte	.LLST24
 3572 13d9 00       		.byte	0
 3573 13da 2D       		.uleb128 0x2d
 3574 13db 890E0000 		.4byte	0xe89
 3575 13df 68000000 		.4byte	.LBB58
 3576 13e3 14000000 		.4byte	.LBE58-.LBB58
 3577 13e7 01       		.byte	0x1
 3578 13e8 2301     		.2byte	0x123
 3579 13ea 1B140000 		.4byte	0x141b
 3580 13ee 27       		.uleb128 0x27
 3581 13ef A20E0000 		.4byte	0xea2
 3582 13f3 0A040000 		.4byte	.LLST25
 3583 13f7 27       		.uleb128 0x27
 3584 13f8 960E0000 		.4byte	0xe96
 3585 13fc 1D040000 		.4byte	.LLST26
 3586 1400 28       		.uleb128 0x28
 3587 1401 78000000 		.4byte	.LVL56
 3588 1405 C6190000 		.4byte	0x19c6
 3589 1409 29       		.uleb128 0x29
 3590 140a 01       		.uleb128 0x1
 3591 140b 50       		.byte	0x50
 3592 140c 05       		.uleb128 0x5
 3593 140d 03       		.byte	0x3
 3594 140e 40000000 		.4byte	.LC1
 3595 1412 29       		.uleb128 0x29
 3596 1413 01       		.uleb128 0x1
 3597 1414 51       		.byte	0x51
 3598 1415 03       		.uleb128 0x3
 3599 1416 0A       		.byte	0xa
 3600 1417 BB02     		.2byte	0x2bb
 3601 1419 00       		.byte	0
 3602 141a 00       		.byte	0
 3603 141b 2A       		.uleb128 0x2a
 3604 141c 14000000 		.4byte	.LVL37
 3605 1420 C6190000 		.4byte	0x19c6
 3606 1424 38140000 		.4byte	0x1438
 3607 1428 29       		.uleb128 0x29
 3608 1429 01       		.uleb128 0x1
 3609 142a 50       		.byte	0x50
 3610 142b 05       		.uleb128 0x5
 3611 142c 03       		.byte	0x3
 3612 142d 00000000 		.4byte	.LC0
 3613 1431 29       		.uleb128 0x29
 3614 1432 01       		.uleb128 0x1
 3615 1433 51       		.byte	0x51
 3616 1434 02       		.uleb128 0x2
 3617 1435 08       		.byte	0x8
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 140


 3618 1436 FD       		.byte	0xfd
 3619 1437 00       		.byte	0
 3620 1438 28       		.uleb128 0x28
 3621 1439 22000000 		.4byte	.LVL38
 3622 143d C6190000 		.4byte	0x19c6
 3623 1441 29       		.uleb128 0x29
 3624 1442 01       		.uleb128 0x1
 3625 1443 50       		.byte	0x50
 3626 1444 05       		.uleb128 0x5
 3627 1445 03       		.byte	0x3
 3628 1446 00000000 		.4byte	.LC0
 3629 144a 29       		.uleb128 0x29
 3630 144b 01       		.uleb128 0x1
 3631 144c 51       		.byte	0x51
 3632 144d 02       		.uleb128 0x2
 3633 144e 08       		.byte	0x8
 3634 144f FE       		.byte	0xfe
 3635 1450 00       		.byte	0
 3636 1451 00       		.byte	0
 3637 1452 2E       		.uleb128 0x2e
 3638 1453 9C010000 		.4byte	.LASF397
 3639 1457 01       		.byte	0x1
 3640 1458 5901     		.2byte	0x159
 3641 145a 0B0E0000 		.4byte	0xe0b
 3642 145e 00000000 		.4byte	.LFB161
 3643 1462 50000000 		.4byte	.LFE161-.LFB161
 3644 1466 01       		.uleb128 0x1
 3645 1467 9C       		.byte	0x9c
 3646 1468 F5140000 		.4byte	0x14f5
 3647 146c 2F       		.uleb128 0x2f
 3648 146d 010E0000 		.4byte	.LASF378
 3649 1471 01       		.byte	0x1
 3650 1472 5901     		.2byte	0x159
 3651 1474 CE000000 		.4byte	0xce
 3652 1478 30040000 		.4byte	.LLST27
 3653 147c 2F       		.uleb128 0x2f
 3654 147d D9020000 		.4byte	.LASF390
 3655 1481 01       		.byte	0x1
 3656 1482 5901     		.2byte	0x159
 3657 1484 1C0C0000 		.4byte	0xc1c
 3658 1488 5C040000 		.4byte	.LLST28
 3659 148c 2F       		.uleb128 0x2f
 3660 148d F10B0000 		.4byte	.LASF398
 3661 1491 01       		.byte	0x1
 3662 1492 5901     		.2byte	0x159
 3663 1494 CE000000 		.4byte	0xce
 3664 1498 88040000 		.4byte	.LLST29
 3665 149c 30       		.uleb128 0x30
 3666 149d 28010000 		.4byte	.LASF391
 3667 14a1 01       		.byte	0x1
 3668 14a2 5B01     		.2byte	0x15b
 3669 14a4 0B0E0000 		.4byte	0xe0b
 3670 14a8 B4040000 		.4byte	.LLST30
 3671 14ac 30       		.uleb128 0x30
 3672 14ad 07150000 		.4byte	.LASF399
 3673 14b1 01       		.byte	0x1
 3674 14b2 5C01     		.2byte	0x15c
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 141


 3675 14b4 EC0F0000 		.4byte	0xfec
 3676 14b8 D3040000 		.4byte	.LLST31
 3677 14bc 2A       		.uleb128 0x2a
 3678 14bd 18000000 		.4byte	.LVL68
 3679 14c1 C6190000 		.4byte	0x19c6
 3680 14c5 DA140000 		.4byte	0x14da
 3681 14c9 29       		.uleb128 0x29
 3682 14ca 01       		.uleb128 0x1
 3683 14cb 50       		.byte	0x50
 3684 14cc 05       		.uleb128 0x5
 3685 14cd 03       		.byte	0x3
 3686 14ce 00000000 		.4byte	.LC0
 3687 14d2 29       		.uleb128 0x29
 3688 14d3 01       		.uleb128 0x1
 3689 14d4 51       		.byte	0x51
 3690 14d5 03       		.uleb128 0x3
 3691 14d6 0A       		.byte	0xa
 3692 14d7 5E01     		.2byte	0x15e
 3693 14d9 00       		.byte	0
 3694 14da 28       		.uleb128 0x28
 3695 14db 30000000 		.4byte	.LVL70
 3696 14df C6190000 		.4byte	0x19c6
 3697 14e3 29       		.uleb128 0x29
 3698 14e4 01       		.uleb128 0x1
 3699 14e5 50       		.byte	0x50
 3700 14e6 05       		.uleb128 0x5
 3701 14e7 03       		.byte	0x3
 3702 14e8 00000000 		.4byte	.LC0
 3703 14ec 29       		.uleb128 0x29
 3704 14ed 01       		.uleb128 0x1
 3705 14ee 51       		.byte	0x51
 3706 14ef 03       		.uleb128 0x3
 3707 14f0 0A       		.byte	0xa
 3708 14f1 6201     		.2byte	0x162
 3709 14f3 00       		.byte	0
 3710 14f4 00       		.byte	0
 3711 14f5 31       		.uleb128 0x31
 3712 14f6 600A0000 		.4byte	.LASF400
 3713 14fa 01       		.byte	0x1
 3714 14fb 8C01     		.2byte	0x18c
 3715 14fd 00000000 		.4byte	.LFB162
 3716 1501 2C000000 		.4byte	.LFE162-.LFB162
 3717 1505 01       		.uleb128 0x1
 3718 1506 9C       		.byte	0x9c
 3719 1507 56150000 		.4byte	0x1556
 3720 150b 2F       		.uleb128 0x2f
 3721 150c 010E0000 		.4byte	.LASF378
 3722 1510 01       		.byte	0x1
 3723 1511 8C01     		.2byte	0x18c
 3724 1513 CE000000 		.4byte	0xce
 3725 1517 E6040000 		.4byte	.LLST32
 3726 151b 2F       		.uleb128 0x2f
 3727 151c D9020000 		.4byte	.LASF390
 3728 1520 01       		.byte	0x1
 3729 1521 8C01     		.2byte	0x18c
 3730 1523 3E0C0000 		.4byte	0xc3e
 3731 1527 12050000 		.4byte	.LLST33
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 142


 3732 152b 30       		.uleb128 0x30
 3733 152c E71F0000 		.4byte	.LASF384
 3734 1530 01       		.byte	0x1
 3735 1531 8E01     		.2byte	0x18e
 3736 1533 EC0F0000 		.4byte	0xfec
 3737 1537 49050000 		.4byte	.LLST34
 3738 153b 28       		.uleb128 0x28
 3739 153c 16000000 		.4byte	.LVL78
 3740 1540 C6190000 		.4byte	0x19c6
 3741 1544 29       		.uleb128 0x29
 3742 1545 01       		.uleb128 0x1
 3743 1546 50       		.byte	0x50
 3744 1547 05       		.uleb128 0x5
 3745 1548 03       		.byte	0x3
 3746 1549 00000000 		.4byte	.LC0
 3747 154d 29       		.uleb128 0x29
 3748 154e 01       		.uleb128 0x1
 3749 154f 51       		.byte	0x51
 3750 1550 03       		.uleb128 0x3
 3751 1551 0A       		.byte	0xa
 3752 1552 9001     		.2byte	0x190
 3753 1554 00       		.byte	0
 3754 1555 00       		.byte	0
 3755 1556 20       		.uleb128 0x20
 3756 1557 45090000 		.4byte	.LASF401
 3757 155b 02       		.byte	0x2
 3758 155c 9602     		.2byte	0x296
 3759 155e 03       		.byte	0x3
 3760 155f 88150000 		.4byte	0x1588
 3761 1563 1F       		.uleb128 0x1f
 3762 1564 CA000000 		.4byte	.LASF354
 3763 1568 02       		.byte	0x2
 3764 1569 9602     		.2byte	0x296
 3765 156b ED0C0000 		.4byte	0xced
 3766 156f 1F       		.uleb128 0x1f
 3767 1570 E20B0000 		.4byte	.LASF373
 3768 1574 02       		.byte	0x2
 3769 1575 9602     		.2byte	0x296
 3770 1577 CE000000 		.4byte	0xce
 3771 157b 1F       		.uleb128 0x1f
 3772 157c D8140000 		.4byte	.LASF374
 3773 1580 02       		.byte	0x2
 3774 1581 9602     		.2byte	0x296
 3775 1583 CE000000 		.4byte	0xce
 3776 1587 00       		.byte	0
 3777 1588 32       		.uleb128 0x32
 3778 1589 2F1D0000 		.4byte	.LASF402
 3779 158d 01       		.byte	0x1
 3780 158e C701     		.2byte	0x1c7
 3781 1590 00000000 		.4byte	.LFB164
 3782 1594 BC000000 		.4byte	.LFE164-.LFB164
 3783 1598 01       		.uleb128 0x1
 3784 1599 9C       		.byte	0x9c
 3785 159a 85170000 		.4byte	0x1785
 3786 159e 2F       		.uleb128 0x2f
 3787 159f E71F0000 		.4byte	.LASF384
 3788 15a3 01       		.byte	0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 143


 3789 15a4 C701     		.2byte	0x1c7
 3790 15a6 EC0F0000 		.4byte	0xfec
 3791 15aa 74050000 		.4byte	.LLST35
 3792 15ae 33       		.uleb128 0x33
 3793 15af 800A0000 		.4byte	.LASF366
 3794 15b3 01       		.byte	0x1
 3795 15b4 C901     		.2byte	0x1c9
 3796 15b6 380C0000 		.4byte	0xc38
 3797 15ba 02       		.uleb128 0x2
 3798 15bb 91       		.byte	0x91
 3799 15bc 6C       		.sleb128 -20
 3800 15bd 30       		.uleb128 0x30
 3801 15be 650B0000 		.4byte	.LASF403
 3802 15c2 01       		.byte	0x1
 3803 15c3 CA01     		.2byte	0x1ca
 3804 15c5 CE000000 		.4byte	0xce
 3805 15c9 A0050000 		.4byte	.LLST36
 3806 15cd 34       		.uleb128 0x34
 3807 15ce 81110000 		.4byte	.LASF426
 3808 15d2 01       		.byte	0x1
 3809 15d3 CB01     		.2byte	0x1cb
 3810 15d5 CE000000 		.4byte	0xce
 3811 15d9 30       		.uleb128 0x30
 3812 15da D6180000 		.4byte	.LASF392
 3813 15de 01       		.byte	0x1
 3814 15df CC01     		.2byte	0x1cc
 3815 15e1 CE000000 		.4byte	0xce
 3816 15e5 C5050000 		.4byte	.LLST37
 3817 15e9 30       		.uleb128 0x30
 3818 15ea AA1E0000 		.4byte	.LASF404
 3819 15ee 01       		.byte	0x1
 3820 15ef CE01     		.2byte	0x1ce
 3821 15f1 1C0C0000 		.4byte	0xc1c
 3822 15f5 FB050000 		.4byte	.LLST38
 3823 15f9 2D       		.uleb128 0x2d
 3824 15fa F30E0000 		.4byte	0xef3
 3825 15fe 42000000 		.4byte	.LBB76
 3826 1602 02000000 		.4byte	.LBE76-.LBB76
 3827 1606 01       		.byte	0x1
 3828 1607 D701     		.2byte	0x1d7
 3829 1609 17160000 		.4byte	0x1617
 3830 160d 27       		.uleb128 0x27
 3831 160e 040F0000 		.4byte	0xf04
 3832 1612 0E060000 		.4byte	.LLST39
 3833 1616 00       		.byte	0
 3834 1617 2D       		.uleb128 0x2d
 3835 1618 56150000 		.4byte	0x1556
 3836 161c 48000000 		.4byte	.LBB78
 3837 1620 06000000 		.4byte	.LBE78-.LBB78
 3838 1624 01       		.byte	0x1
 3839 1625 DD01     		.2byte	0x1dd
 3840 1627 3B160000 		.4byte	0x163b
 3841 162b 35       		.uleb128 0x35
 3842 162c 7B150000 		.4byte	0x157b
 3843 1630 35       		.uleb128 0x35
 3844 1631 6F150000 		.4byte	0x156f
 3845 1635 35       		.uleb128 0x35
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 144


 3846 1636 63150000 		.4byte	0x1563
 3847 163a 00       		.byte	0
 3848 163b 2D       		.uleb128 0x2d
 3849 163c 1C0F0000 		.4byte	0xf1c
 3850 1640 50000000 		.4byte	.LBB80
 3851 1644 0A000000 		.4byte	.LBE80-.LBB80
 3852 1648 01       		.byte	0x1
 3853 1649 DF01     		.2byte	0x1df
 3854 164b 59160000 		.4byte	0x1659
 3855 164f 27       		.uleb128 0x27
 3856 1650 2D0F0000 		.4byte	0xf2d
 3857 1654 21060000 		.4byte	.LLST40
 3858 1658 00       		.byte	0
 3859 1659 2D       		.uleb128 0x2d
 3860 165a 410F0000 		.4byte	0xf41
 3861 165e 5E000000 		.4byte	.LBB82
 3862 1662 06000000 		.4byte	.LBE82-.LBB82
 3863 1666 01       		.byte	0x1
 3864 1667 E201     		.2byte	0x1e2
 3865 1669 90160000 		.4byte	0x1690
 3866 166d 27       		.uleb128 0x27
 3867 166e 5E0F0000 		.4byte	0xf5e
 3868 1672 34060000 		.4byte	.LLST41
 3869 1676 27       		.uleb128 0x27
 3870 1677 520F0000 		.4byte	0xf52
 3871 167b 61060000 		.4byte	.LLST42
 3872 167f 28       		.uleb128 0x28
 3873 1680 64000000 		.4byte	.LVL94
 3874 1684 DE190000 		.4byte	0x19de
 3875 1688 29       		.uleb128 0x29
 3876 1689 01       		.uleb128 0x1
 3877 168a 51       		.byte	0x51
 3878 168b 02       		.uleb128 0x2
 3879 168c 91       		.byte	0x91
 3880 168d 6C       		.sleb128 -20
 3881 168e 00       		.byte	0
 3882 168f 00       		.byte	0
 3883 1690 2D       		.uleb128 0x2d
 3884 1691 730F0000 		.4byte	0xf73
 3885 1695 8A000000 		.4byte	.LBB84
 3886 1699 02000000 		.4byte	.LBE84-.LBB84
 3887 169d 01       		.byte	0x1
 3888 169e FA01     		.2byte	0x1fa
 3889 16a0 AE160000 		.4byte	0x16ae
 3890 16a4 27       		.uleb128 0x27
 3891 16a5 840F0000 		.4byte	0xf84
 3892 16a9 74060000 		.4byte	.LLST43
 3893 16ad 00       		.byte	0
 3894 16ae 2D       		.uleb128 0x2d
 3895 16af 56150000 		.4byte	0x1556
 3896 16b3 90000000 		.4byte	.LBB86
 3897 16b7 06000000 		.4byte	.LBE86-.LBB86
 3898 16bb 01       		.byte	0x1
 3899 16bc FD01     		.2byte	0x1fd
 3900 16be DE160000 		.4byte	0x16de
 3901 16c2 27       		.uleb128 0x27
 3902 16c3 7B150000 		.4byte	0x157b
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 145


 3903 16c7 87060000 		.4byte	.LLST44
 3904 16cb 27       		.uleb128 0x27
 3905 16cc 6F150000 		.4byte	0x156f
 3906 16d0 9B060000 		.4byte	.LLST45
 3907 16d4 27       		.uleb128 0x27
 3908 16d5 63150000 		.4byte	0x1563
 3909 16d9 AE060000 		.4byte	.LLST46
 3910 16dd 00       		.byte	0
 3911 16de 2D       		.uleb128 0x2d
 3912 16df 910F0000 		.4byte	0xf91
 3913 16e3 AE000000 		.4byte	.LBB88
 3914 16e7 02000000 		.4byte	.LBE88-.LBB88
 3915 16eb 01       		.byte	0x1
 3916 16ec 1202     		.2byte	0x212
 3917 16ee FC160000 		.4byte	0x16fc
 3918 16f2 27       		.uleb128 0x27
 3919 16f3 A20F0000 		.4byte	0xfa2
 3920 16f7 C1060000 		.4byte	.LLST47
 3921 16fb 00       		.byte	0
 3922 16fc 2A       		.uleb128 0x2a
 3923 16fd 16000000 		.4byte	.LVL84
 3924 1701 C6190000 		.4byte	0x19c6
 3925 1705 1A170000 		.4byte	0x171a
 3926 1709 29       		.uleb128 0x29
 3927 170a 01       		.uleb128 0x1
 3928 170b 50       		.byte	0x50
 3929 170c 05       		.uleb128 0x5
 3930 170d 03       		.byte	0x3
 3931 170e 00000000 		.4byte	.LC0
 3932 1712 29       		.uleb128 0x29
 3933 1713 01       		.uleb128 0x1
 3934 1714 51       		.byte	0x51
 3935 1715 03       		.uleb128 0x3
 3936 1716 0A       		.byte	0xa
 3937 1717 D101     		.2byte	0x1d1
 3938 1719 00       		.byte	0
 3939 171a 2A       		.uleb128 0x2a
 3940 171b 24000000 		.4byte	.LVL85
 3941 171f C6190000 		.4byte	0x19c6
 3942 1723 38170000 		.4byte	0x1738
 3943 1727 29       		.uleb128 0x29
 3944 1728 01       		.uleb128 0x1
 3945 1729 50       		.byte	0x50
 3946 172a 05       		.uleb128 0x5
 3947 172b 03       		.byte	0x3
 3948 172c 00000000 		.4byte	.LC0
 3949 1730 29       		.uleb128 0x29
 3950 1731 01       		.uleb128 0x1
 3951 1732 51       		.byte	0x51
 3952 1733 03       		.uleb128 0x3
 3953 1734 0A       		.byte	0xa
 3954 1735 D201     		.2byte	0x1d2
 3955 1737 00       		.byte	0
 3956 1738 2A       		.uleb128 0x2a
 3957 1739 32000000 		.4byte	.LVL86
 3958 173d C6190000 		.4byte	0x19c6
 3959 1741 56170000 		.4byte	0x1756
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 146


 3960 1745 29       		.uleb128 0x29
 3961 1746 01       		.uleb128 0x1
 3962 1747 50       		.byte	0x50
 3963 1748 05       		.uleb128 0x5
 3964 1749 03       		.byte	0x3
 3965 174a 00000000 		.4byte	.LC0
 3966 174e 29       		.uleb128 0x29
 3967 174f 01       		.uleb128 0x1
 3968 1750 51       		.byte	0x51
 3969 1751 03       		.uleb128 0x3
 3970 1752 0A       		.byte	0xa
 3971 1753 D301     		.2byte	0x1d3
 3972 1755 00       		.byte	0
 3973 1756 2A       		.uleb128 0x2a
 3974 1757 40000000 		.4byte	.LVL87
 3975 175b C6190000 		.4byte	0x19c6
 3976 175f 74170000 		.4byte	0x1774
 3977 1763 29       		.uleb128 0x29
 3978 1764 01       		.uleb128 0x1
 3979 1765 50       		.byte	0x50
 3980 1766 05       		.uleb128 0x5
 3981 1767 03       		.byte	0x3
 3982 1768 00000000 		.4byte	.LC0
 3983 176c 29       		.uleb128 0x29
 3984 176d 01       		.uleb128 0x1
 3985 176e 51       		.byte	0x51
 3986 176f 03       		.uleb128 0x3
 3987 1770 0A       		.byte	0xa
 3988 1771 D401     		.2byte	0x1d4
 3989 1773 00       		.byte	0
 3990 1774 28       		.uleb128 0x28
 3991 1775 8A000000 		.4byte	.LVL101
 3992 1779 EA190000 		.4byte	0x19ea
 3993 177d 29       		.uleb128 0x29
 3994 177e 01       		.uleb128 0x1
 3995 177f 51       		.byte	0x51
 3996 1780 02       		.uleb128 0x2
 3997 1781 76       		.byte	0x76
 3998 1782 00       		.sleb128 0
 3999 1783 00       		.byte	0
 4000 1784 00       		.byte	0
 4001 1785 31       		.uleb128 0x31
 4002 1786 49180000 		.4byte	.LASF405
 4003 178a 01       		.byte	0x1
 4004 178b AD01     		.2byte	0x1ad
 4005 178d 00000000 		.4byte	.LFB163
 4006 1791 2C000000 		.4byte	.LFE163-.LFB163
 4007 1795 01       		.uleb128 0x1
 4008 1796 9C       		.byte	0x9c
 4009 1797 E3170000 		.4byte	0x17e3
 4010 179b 2F       		.uleb128 0x2f
 4011 179c 010E0000 		.4byte	.LASF378
 4012 17a0 01       		.byte	0x1
 4013 17a1 AD01     		.2byte	0x1ad
 4014 17a3 CE000000 		.4byte	0xce
 4015 17a7 D4060000 		.4byte	.LLST48
 4016 17ab 30       		.uleb128 0x30
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 147


 4017 17ac E71F0000 		.4byte	.LASF384
 4018 17b0 01       		.byte	0x1
 4019 17b1 AF01     		.2byte	0x1af
 4020 17b3 EC0F0000 		.4byte	0xfec
 4021 17b7 00070000 		.4byte	.LLST49
 4022 17bb 2A       		.uleb128 0x2a
 4023 17bc 14000000 		.4byte	.LVL113
 4024 17c0 C6190000 		.4byte	0x19c6
 4025 17c4 D9170000 		.4byte	0x17d9
 4026 17c8 29       		.uleb128 0x29
 4027 17c9 01       		.uleb128 0x1
 4028 17ca 50       		.byte	0x50
 4029 17cb 05       		.uleb128 0x5
 4030 17cc 03       		.byte	0x3
 4031 17cd 00000000 		.4byte	.LC0
 4032 17d1 29       		.uleb128 0x29
 4033 17d2 01       		.uleb128 0x1
 4034 17d3 51       		.byte	0x51
 4035 17d4 03       		.uleb128 0x3
 4036 17d5 0A       		.byte	0xa
 4037 17d6 B101     		.2byte	0x1b1
 4038 17d8 00       		.byte	0
 4039 17d9 36       		.uleb128 0x36
 4040 17da 22000000 		.4byte	.LVL116
 4041 17de 88150000 		.4byte	0x1588
 4042 17e2 00       		.byte	0
 4043 17e3 2E       		.uleb128 0x2e
 4044 17e4 990E0000 		.4byte	.LASF406
 4045 17e8 01       		.byte	0x1
 4046 17e9 2702     		.2byte	0x227
 4047 17eb 0B0E0000 		.4byte	0xe0b
 4048 17ef 00000000 		.4byte	.LFB165
 4049 17f3 54000000 		.4byte	.LFE165-.LFB165
 4050 17f7 01       		.uleb128 0x1
 4051 17f8 9C       		.byte	0x9c
 4052 17f9 76180000 		.4byte	0x1876
 4053 17fd 2F       		.uleb128 0x2f
 4054 17fe 010E0000 		.4byte	.LASF378
 4055 1802 01       		.byte	0x1
 4056 1803 2702     		.2byte	0x227
 4057 1805 CE000000 		.4byte	0xce
 4058 1809 26070000 		.4byte	.LLST50
 4059 180d 30       		.uleb128 0x30
 4060 180e E71F0000 		.4byte	.LASF384
 4061 1812 01       		.byte	0x1
 4062 1813 2902     		.2byte	0x229
 4063 1815 EC0F0000 		.4byte	0xfec
 4064 1819 52070000 		.4byte	.LLST51
 4065 181d 2D       		.uleb128 0x2d
 4066 181e AF0F0000 		.4byte	0xfaf
 4067 1822 22000000 		.4byte	.LBB90
 4068 1826 20000000 		.4byte	.LBE90-.LBB90
 4069 182a 01       		.byte	0x1
 4070 182b 3002     		.2byte	0x230
 4071 182d 5B180000 		.4byte	0x185b
 4072 1831 27       		.uleb128 0x27
 4073 1832 BC0F0000 		.4byte	0xfbc
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 148


 4074 1836 65070000 		.4byte	.LLST52
 4075 183a 37       		.uleb128 0x37
 4076 183b 1F0E0000 		.4byte	0xe1f
 4077 183f 3A000000 		.4byte	.LBB92
 4078 1843 04000000 		.4byte	.LBE92-.LBB92
 4079 1847 03       		.byte	0x3
 4080 1848 BF06     		.2byte	0x6bf
 4081 184a 37       		.uleb128 0x37
 4082 184b 160E0000 		.4byte	0xe16
 4083 184f 3E000000 		.4byte	.LBB94
 4084 1853 04000000 		.4byte	.LBE94-.LBB94
 4085 1857 03       		.byte	0x3
 4086 1858 C006     		.2byte	0x6c0
 4087 185a 00       		.byte	0
 4088 185b 28       		.uleb128 0x28
 4089 185c 14000000 		.4byte	.LVL120
 4090 1860 C6190000 		.4byte	0x19c6
 4091 1864 29       		.uleb128 0x29
 4092 1865 01       		.uleb128 0x1
 4093 1866 50       		.byte	0x50
 4094 1867 05       		.uleb128 0x5
 4095 1868 03       		.byte	0x3
 4096 1869 00000000 		.4byte	.LC0
 4097 186d 29       		.uleb128 0x29
 4098 186e 01       		.uleb128 0x1
 4099 186f 51       		.byte	0x51
 4100 1870 03       		.uleb128 0x3
 4101 1871 0A       		.byte	0xa
 4102 1872 2B02     		.2byte	0x22b
 4103 1874 00       		.byte	0
 4104 1875 00       		.byte	0
 4105 1876 2E       		.uleb128 0x2e
 4106 1877 83100000 		.4byte	.LASF407
 4107 187b 01       		.byte	0x1
 4108 187c 4702     		.2byte	0x247
 4109 187e 0B0E0000 		.4byte	0xe0b
 4110 1882 00000000 		.4byte	.LFB166
 4111 1886 48000000 		.4byte	.LFE166-.LFB166
 4112 188a 01       		.uleb128 0x1
 4113 188b 9C       		.byte	0x9c
 4114 188c E9180000 		.4byte	0x18e9
 4115 1890 2F       		.uleb128 0x2f
 4116 1891 010E0000 		.4byte	.LASF378
 4117 1895 01       		.byte	0x1
 4118 1896 4702     		.2byte	0x247
 4119 1898 CE000000 		.4byte	0xce
 4120 189c 84070000 		.4byte	.LLST53
 4121 18a0 30       		.uleb128 0x30
 4122 18a1 E71F0000 		.4byte	.LASF384
 4123 18a5 01       		.byte	0x1
 4124 18a6 4902     		.2byte	0x249
 4125 18a8 EC0F0000 		.4byte	0xfec
 4126 18ac B0070000 		.4byte	.LLST54
 4127 18b0 2D       		.uleb128 0x2d
 4128 18b1 460E0000 		.4byte	0xe46
 4129 18b5 22000000 		.4byte	.LBB96
 4130 18b9 16000000 		.4byte	.LBE96-.LBB96
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 149


 4131 18bd 01       		.byte	0x1
 4132 18be 5002     		.2byte	0x250
 4133 18c0 CE180000 		.4byte	0x18ce
 4134 18c4 27       		.uleb128 0x27
 4135 18c5 530E0000 		.4byte	0xe53
 4136 18c9 C3070000 		.4byte	.LLST55
 4137 18cd 00       		.byte	0
 4138 18ce 28       		.uleb128 0x28
 4139 18cf 14000000 		.4byte	.LVL128
 4140 18d3 C6190000 		.4byte	0x19c6
 4141 18d7 29       		.uleb128 0x29
 4142 18d8 01       		.uleb128 0x1
 4143 18d9 50       		.byte	0x50
 4144 18da 05       		.uleb128 0x5
 4145 18db 03       		.byte	0x3
 4146 18dc 00000000 		.4byte	.LC0
 4147 18e0 29       		.uleb128 0x29
 4148 18e1 01       		.uleb128 0x1
 4149 18e2 51       		.byte	0x51
 4150 18e3 03       		.uleb128 0x3
 4151 18e4 0A       		.byte	0xa
 4152 18e5 4B02     		.2byte	0x24b
 4153 18e7 00       		.byte	0
 4154 18e8 00       		.byte	0
 4155 18e9 2B       		.uleb128 0x2b
 4156 18ea F9170000 		.4byte	.LASF408
 4157 18ee 01       		.byte	0x1
 4158 18ef 13       		.byte	0x13
 4159 18f0 EC0F0000 		.4byte	0xfec
 4160 18f4 05       		.uleb128 0x5
 4161 18f5 03       		.byte	0x3
 4162 18f6 00000000 		.4byte	cy_ipc_pipe_epArray
 4163 18fa 38       		.uleb128 0x38
 4164 18fb 9F000000 		.4byte	.LASF410
 4165 18ff 08       		.byte	0x8
 4166 1900 A7       		.byte	0xa7
 4167 1901 05190000 		.4byte	0x1905
 4168 1905 16       		.uleb128 0x16
 4169 1906 04       		.byte	0x4
 4170 1907 0B190000 		.4byte	0x190b
 4171 190b 06       		.uleb128 0x6
 4172 190c 6D060000 		.4byte	0x66d
 4173 1910 03       		.uleb128 0x3
 4174 1911 551C0000 		.4byte	.LASF409
 4175 1915 04       		.byte	0x4
 4176 1916 8B       		.byte	0x8b
 4177 1917 99190000 		.4byte	0x1999
 4178 191b 16       		.uleb128 0x16
 4179 191c 04       		.byte	0x4
 4180 191d 21190000 		.4byte	0x1921
 4181 1921 06       		.uleb128 0x6
 4182 1922 CE000000 		.4byte	0xce
 4183 1926 38       		.uleb128 0x38
 4184 1927 D7110000 		.4byte	.LASF411
 4185 192b 04       		.byte	0x4
 4186 192c 92       		.byte	0x92
 4187 192d 31190000 		.4byte	0x1931
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 150


 4188 1931 06       		.uleb128 0x6
 4189 1932 10190000 		.4byte	0x1910
 4190 1936 38       		.uleb128 0x38
 4191 1937 C6100000 		.4byte	.LASF412
 4192 193b 04       		.byte	0x4
 4193 193c 93       		.byte	0x93
 4194 193d 31190000 		.4byte	0x1931
 4195 1941 03       		.uleb128 0x3
 4196 1942 36090000 		.4byte	.LASF413
 4197 1946 04       		.byte	0x4
 4198 1947 90       		.byte	0x90
 4199 1948 78190000 		.4byte	0x1978
 4200 194c 38       		.uleb128 0x38
 4201 194d 6C110000 		.4byte	.LASF414
 4202 1951 04       		.byte	0x4
 4203 1952 94       		.byte	0x94
 4204 1953 57190000 		.4byte	0x1957
 4205 1957 06       		.uleb128 0x6
 4206 1958 41190000 		.4byte	0x1941
 4207 195c 38       		.uleb128 0x38
 4208 195d 0D180000 		.4byte	.LASF415
 4209 1961 04       		.byte	0x4
 4210 1962 95       		.byte	0x95
 4211 1963 57190000 		.4byte	0x1957
 4212 1967 39       		.uleb128 0x39
 4213 1968 D6160000 		.4byte	.LASF416
 4214 196c 03       		.byte	0x3
 4215 196d 0408     		.2byte	0x804
 4216 196f 73190000 		.4byte	0x1973
 4217 1973 05       		.uleb128 0x5
 4218 1974 C3000000 		.4byte	0xc3
 4219 1978 09       		.uleb128 0x9
 4220 1979 08       		.byte	0x8
 4221 197a 04       		.byte	0x4
 4222 197b 8D       		.byte	0x8d
 4223 197c 99190000 		.4byte	0x1999
 4224 1980 0A       		.uleb128 0xa
 4225 1981 85200000 		.4byte	.LASF417
 4226 1985 04       		.byte	0x4
 4227 1986 8E       		.byte	0x8e
 4228 1987 380C0000 		.4byte	0xc38
 4229 198b 00       		.byte	0
 4230 198c 0A       		.uleb128 0xa
 4231 198d D1160000 		.4byte	.LASF418
 4232 1991 04       		.byte	0x4
 4233 1992 8F       		.byte	0x8f
 4234 1993 CE000000 		.4byte	0xce
 4235 1997 04       		.byte	0x4
 4236 1998 00       		.byte	0
 4237 1999 09       		.uleb128 0x9
 4238 199a 0C       		.byte	0xc
 4239 199b 04       		.byte	0x4
 4240 199c 87       		.byte	0x87
 4241 199d C6190000 		.4byte	0x19c6
 4242 19a1 3A       		.uleb128 0x3a
 4243 19a2 73726300 		.ascii	"src\000"
 4244 19a6 04       		.byte	0x4
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 151


 4245 19a7 88       		.byte	0x88
 4246 19a8 1B190000 		.4byte	0x191b
 4247 19ac 00       		.byte	0
 4248 19ad 0A       		.uleb128 0xa
 4249 19ae 85200000 		.4byte	.LASF417
 4250 19b2 04       		.byte	0x4
 4251 19b3 89       		.byte	0x89
 4252 19b4 380C0000 		.4byte	0xc38
 4253 19b8 04       		.byte	0x4
 4254 19b9 0A       		.uleb128 0xa
 4255 19ba D1160000 		.4byte	.LASF418
 4256 19be 04       		.byte	0x4
 4257 19bf 8A       		.byte	0x8a
 4258 19c0 CE000000 		.4byte	0xce
 4259 19c4 08       		.byte	0x8
 4260 19c5 00       		.byte	0
 4261 19c6 3B       		.uleb128 0x3b
 4262 19c7 240E0000 		.4byte	.LASF419
 4263 19cb 240E0000 		.4byte	.LASF419
 4264 19cf 0B       		.byte	0xb
 4265 19d0 9203     		.2byte	0x392
 4266 19d2 3B       		.uleb128 0x3b
 4267 19d3 B9010000 		.4byte	.LASF420
 4268 19d7 B9010000 		.4byte	.LASF420
 4269 19db 0C       		.byte	0xc
 4270 19dc 6601     		.2byte	0x166
 4271 19de 3B       		.uleb128 0x3b
 4272 19df 360D0000 		.4byte	.LASF421
 4273 19e3 360D0000 		.4byte	.LASF421
 4274 19e7 02       		.byte	0x2
 4275 19e8 9D01     		.2byte	0x19d
 4276 19ea 3B       		.uleb128 0x3b
 4277 19eb 32020000 		.4byte	.LASF422
 4278 19ef 32020000 		.4byte	.LASF422
 4279 19f3 02       		.byte	0x2
 4280 19f4 9801     		.2byte	0x198
 4281 19f6 00       		.byte	0
 4282              		.section	.debug_abbrev,"",%progbits
 4283              	.Ldebug_abbrev0:
 4284 0000 01       		.uleb128 0x1
 4285 0001 11       		.uleb128 0x11
 4286 0002 01       		.byte	0x1
 4287 0003 25       		.uleb128 0x25
 4288 0004 0E       		.uleb128 0xe
 4289 0005 13       		.uleb128 0x13
 4290 0006 0B       		.uleb128 0xb
 4291 0007 03       		.uleb128 0x3
 4292 0008 0E       		.uleb128 0xe
 4293 0009 1B       		.uleb128 0x1b
 4294 000a 0E       		.uleb128 0xe
 4295 000b 55       		.uleb128 0x55
 4296 000c 17       		.uleb128 0x17
 4297 000d 11       		.uleb128 0x11
 4298 000e 01       		.uleb128 0x1
 4299 000f 10       		.uleb128 0x10
 4300 0010 17       		.uleb128 0x17
 4301 0011 00       		.byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 152


 4302 0012 00       		.byte	0
 4303 0013 02       		.uleb128 0x2
 4304 0014 24       		.uleb128 0x24
 4305 0015 00       		.byte	0
 4306 0016 0B       		.uleb128 0xb
 4307 0017 0B       		.uleb128 0xb
 4308 0018 3E       		.uleb128 0x3e
 4309 0019 0B       		.uleb128 0xb
 4310 001a 03       		.uleb128 0x3
 4311 001b 0E       		.uleb128 0xe
 4312 001c 00       		.byte	0
 4313 001d 00       		.byte	0
 4314 001e 03       		.uleb128 0x3
 4315 001f 16       		.uleb128 0x16
 4316 0020 00       		.byte	0
 4317 0021 03       		.uleb128 0x3
 4318 0022 0E       		.uleb128 0xe
 4319 0023 3A       		.uleb128 0x3a
 4320 0024 0B       		.uleb128 0xb
 4321 0025 3B       		.uleb128 0x3b
 4322 0026 0B       		.uleb128 0xb
 4323 0027 49       		.uleb128 0x49
 4324 0028 13       		.uleb128 0x13
 4325 0029 00       		.byte	0
 4326 002a 00       		.byte	0
 4327 002b 04       		.uleb128 0x4
 4328 002c 24       		.uleb128 0x24
 4329 002d 00       		.byte	0
 4330 002e 0B       		.uleb128 0xb
 4331 002f 0B       		.uleb128 0xb
 4332 0030 3E       		.uleb128 0x3e
 4333 0031 0B       		.uleb128 0xb
 4334 0032 03       		.uleb128 0x3
 4335 0033 08       		.uleb128 0x8
 4336 0034 00       		.byte	0
 4337 0035 00       		.byte	0
 4338 0036 05       		.uleb128 0x5
 4339 0037 35       		.uleb128 0x35
 4340 0038 00       		.byte	0
 4341 0039 49       		.uleb128 0x49
 4342 003a 13       		.uleb128 0x13
 4343 003b 00       		.byte	0
 4344 003c 00       		.byte	0
 4345 003d 06       		.uleb128 0x6
 4346 003e 26       		.uleb128 0x26
 4347 003f 00       		.byte	0
 4348 0040 49       		.uleb128 0x49
 4349 0041 13       		.uleb128 0x13
 4350 0042 00       		.byte	0
 4351 0043 00       		.byte	0
 4352 0044 07       		.uleb128 0x7
 4353 0045 01       		.uleb128 0x1
 4354 0046 01       		.byte	0x1
 4355 0047 49       		.uleb128 0x49
 4356 0048 13       		.uleb128 0x13
 4357 0049 01       		.uleb128 0x1
 4358 004a 13       		.uleb128 0x13
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 153


 4359 004b 00       		.byte	0
 4360 004c 00       		.byte	0
 4361 004d 08       		.uleb128 0x8
 4362 004e 21       		.uleb128 0x21
 4363 004f 00       		.byte	0
 4364 0050 49       		.uleb128 0x49
 4365 0051 13       		.uleb128 0x13
 4366 0052 2F       		.uleb128 0x2f
 4367 0053 0B       		.uleb128 0xb
 4368 0054 00       		.byte	0
 4369 0055 00       		.byte	0
 4370 0056 09       		.uleb128 0x9
 4371 0057 13       		.uleb128 0x13
 4372 0058 01       		.byte	0x1
 4373 0059 0B       		.uleb128 0xb
 4374 005a 0B       		.uleb128 0xb
 4375 005b 3A       		.uleb128 0x3a
 4376 005c 0B       		.uleb128 0xb
 4377 005d 3B       		.uleb128 0x3b
 4378 005e 0B       		.uleb128 0xb
 4379 005f 01       		.uleb128 0x1
 4380 0060 13       		.uleb128 0x13
 4381 0061 00       		.byte	0
 4382 0062 00       		.byte	0
 4383 0063 0A       		.uleb128 0xa
 4384 0064 0D       		.uleb128 0xd
 4385 0065 00       		.byte	0
 4386 0066 03       		.uleb128 0x3
 4387 0067 0E       		.uleb128 0xe
 4388 0068 3A       		.uleb128 0x3a
 4389 0069 0B       		.uleb128 0xb
 4390 006a 3B       		.uleb128 0x3b
 4391 006b 0B       		.uleb128 0xb
 4392 006c 49       		.uleb128 0x49
 4393 006d 13       		.uleb128 0x13
 4394 006e 38       		.uleb128 0x38
 4395 006f 0B       		.uleb128 0xb
 4396 0070 00       		.byte	0
 4397 0071 00       		.byte	0
 4398 0072 0B       		.uleb128 0xb
 4399 0073 13       		.uleb128 0x13
 4400 0074 01       		.byte	0x1
 4401 0075 0B       		.uleb128 0xb
 4402 0076 05       		.uleb128 0x5
 4403 0077 3A       		.uleb128 0x3a
 4404 0078 0B       		.uleb128 0xb
 4405 0079 3B       		.uleb128 0x3b
 4406 007a 0B       		.uleb128 0xb
 4407 007b 01       		.uleb128 0x1
 4408 007c 13       		.uleb128 0x13
 4409 007d 00       		.byte	0
 4410 007e 00       		.byte	0
 4411 007f 0C       		.uleb128 0xc
 4412 0080 0D       		.uleb128 0xd
 4413 0081 00       		.byte	0
 4414 0082 03       		.uleb128 0x3
 4415 0083 0E       		.uleb128 0xe
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 154


 4416 0084 3A       		.uleb128 0x3a
 4417 0085 0B       		.uleb128 0xb
 4418 0086 3B       		.uleb128 0x3b
 4419 0087 0B       		.uleb128 0xb
 4420 0088 49       		.uleb128 0x49
 4421 0089 13       		.uleb128 0x13
 4422 008a 38       		.uleb128 0x38
 4423 008b 05       		.uleb128 0x5
 4424 008c 00       		.byte	0
 4425 008d 00       		.byte	0
 4426 008e 0D       		.uleb128 0xd
 4427 008f 21       		.uleb128 0x21
 4428 0090 00       		.byte	0
 4429 0091 49       		.uleb128 0x49
 4430 0092 13       		.uleb128 0x13
 4431 0093 2F       		.uleb128 0x2f
 4432 0094 05       		.uleb128 0x5
 4433 0095 00       		.byte	0
 4434 0096 00       		.byte	0
 4435 0097 0E       		.uleb128 0xe
 4436 0098 04       		.uleb128 0x4
 4437 0099 01       		.byte	0x1
 4438 009a 0B       		.uleb128 0xb
 4439 009b 0B       		.uleb128 0xb
 4440 009c 49       		.uleb128 0x49
 4441 009d 13       		.uleb128 0x13
 4442 009e 3A       		.uleb128 0x3a
 4443 009f 0B       		.uleb128 0xb
 4444 00a0 3B       		.uleb128 0x3b
 4445 00a1 0B       		.uleb128 0xb
 4446 00a2 01       		.uleb128 0x1
 4447 00a3 13       		.uleb128 0x13
 4448 00a4 00       		.byte	0
 4449 00a5 00       		.byte	0
 4450 00a6 0F       		.uleb128 0xf
 4451 00a7 28       		.uleb128 0x28
 4452 00a8 00       		.byte	0
 4453 00a9 03       		.uleb128 0x3
 4454 00aa 0E       		.uleb128 0xe
 4455 00ab 1C       		.uleb128 0x1c
 4456 00ac 0D       		.uleb128 0xd
 4457 00ad 00       		.byte	0
 4458 00ae 00       		.byte	0
 4459 00af 10       		.uleb128 0x10
 4460 00b0 28       		.uleb128 0x28
 4461 00b1 00       		.byte	0
 4462 00b2 03       		.uleb128 0x3
 4463 00b3 0E       		.uleb128 0xe
 4464 00b4 1C       		.uleb128 0x1c
 4465 00b5 0B       		.uleb128 0xb
 4466 00b6 00       		.byte	0
 4467 00b7 00       		.byte	0
 4468 00b8 11       		.uleb128 0x11
 4469 00b9 13       		.uleb128 0x13
 4470 00ba 01       		.byte	0x1
 4471 00bb 0B       		.uleb128 0xb
 4472 00bc 05       		.uleb128 0x5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 155


 4473 00bd 3A       		.uleb128 0x3a
 4474 00be 0B       		.uleb128 0xb
 4475 00bf 3B       		.uleb128 0x3b
 4476 00c0 05       		.uleb128 0x5
 4477 00c1 01       		.uleb128 0x1
 4478 00c2 13       		.uleb128 0x13
 4479 00c3 00       		.byte	0
 4480 00c4 00       		.byte	0
 4481 00c5 12       		.uleb128 0x12
 4482 00c6 0D       		.uleb128 0xd
 4483 00c7 00       		.byte	0
 4484 00c8 03       		.uleb128 0x3
 4485 00c9 0E       		.uleb128 0xe
 4486 00ca 3A       		.uleb128 0x3a
 4487 00cb 0B       		.uleb128 0xb
 4488 00cc 3B       		.uleb128 0x3b
 4489 00cd 05       		.uleb128 0x5
 4490 00ce 49       		.uleb128 0x49
 4491 00cf 13       		.uleb128 0x13
 4492 00d0 38       		.uleb128 0x38
 4493 00d1 0B       		.uleb128 0xb
 4494 00d2 00       		.byte	0
 4495 00d3 00       		.byte	0
 4496 00d4 13       		.uleb128 0x13
 4497 00d5 0D       		.uleb128 0xd
 4498 00d6 00       		.byte	0
 4499 00d7 03       		.uleb128 0x3
 4500 00d8 0E       		.uleb128 0xe
 4501 00d9 3A       		.uleb128 0x3a
 4502 00da 0B       		.uleb128 0xb
 4503 00db 3B       		.uleb128 0x3b
 4504 00dc 05       		.uleb128 0x5
 4505 00dd 49       		.uleb128 0x49
 4506 00de 13       		.uleb128 0x13
 4507 00df 38       		.uleb128 0x38
 4508 00e0 05       		.uleb128 0x5
 4509 00e1 00       		.byte	0
 4510 00e2 00       		.byte	0
 4511 00e3 14       		.uleb128 0x14
 4512 00e4 0D       		.uleb128 0xd
 4513 00e5 00       		.byte	0
 4514 00e6 03       		.uleb128 0x3
 4515 00e7 08       		.uleb128 0x8
 4516 00e8 3A       		.uleb128 0x3a
 4517 00e9 0B       		.uleb128 0xb
 4518 00ea 3B       		.uleb128 0x3b
 4519 00eb 05       		.uleb128 0x5
 4520 00ec 49       		.uleb128 0x49
 4521 00ed 13       		.uleb128 0x13
 4522 00ee 38       		.uleb128 0x38
 4523 00ef 05       		.uleb128 0x5
 4524 00f0 00       		.byte	0
 4525 00f1 00       		.byte	0
 4526 00f2 15       		.uleb128 0x15
 4527 00f3 16       		.uleb128 0x16
 4528 00f4 00       		.byte	0
 4529 00f5 03       		.uleb128 0x3
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 156


 4530 00f6 0E       		.uleb128 0xe
 4531 00f7 3A       		.uleb128 0x3a
 4532 00f8 0B       		.uleb128 0xb
 4533 00f9 3B       		.uleb128 0x3b
 4534 00fa 05       		.uleb128 0x5
 4535 00fb 49       		.uleb128 0x49
 4536 00fc 13       		.uleb128 0x13
 4537 00fd 00       		.byte	0
 4538 00fe 00       		.byte	0
 4539 00ff 16       		.uleb128 0x16
 4540 0100 0F       		.uleb128 0xf
 4541 0101 00       		.byte	0
 4542 0102 0B       		.uleb128 0xb
 4543 0103 0B       		.uleb128 0xb
 4544 0104 49       		.uleb128 0x49
 4545 0105 13       		.uleb128 0x13
 4546 0106 00       		.byte	0
 4547 0107 00       		.byte	0
 4548 0108 17       		.uleb128 0x17
 4549 0109 15       		.uleb128 0x15
 4550 010a 00       		.byte	0
 4551 010b 27       		.uleb128 0x27
 4552 010c 19       		.uleb128 0x19
 4553 010d 00       		.byte	0
 4554 010e 00       		.byte	0
 4555 010f 18       		.uleb128 0x18
 4556 0110 04       		.uleb128 0x4
 4557 0111 01       		.byte	0x1
 4558 0112 0B       		.uleb128 0xb
 4559 0113 0B       		.uleb128 0xb
 4560 0114 49       		.uleb128 0x49
 4561 0115 13       		.uleb128 0x13
 4562 0116 3A       		.uleb128 0x3a
 4563 0117 0B       		.uleb128 0xb
 4564 0118 3B       		.uleb128 0x3b
 4565 0119 05       		.uleb128 0x5
 4566 011a 01       		.uleb128 0x1
 4567 011b 13       		.uleb128 0x13
 4568 011c 00       		.byte	0
 4569 011d 00       		.byte	0
 4570 011e 19       		.uleb128 0x19
 4571 011f 28       		.uleb128 0x28
 4572 0120 00       		.byte	0
 4573 0121 03       		.uleb128 0x3
 4574 0122 0E       		.uleb128 0xe
 4575 0123 1C       		.uleb128 0x1c
 4576 0124 06       		.uleb128 0x6
 4577 0125 00       		.byte	0
 4578 0126 00       		.byte	0
 4579 0127 1A       		.uleb128 0x1a
 4580 0128 13       		.uleb128 0x13
 4581 0129 01       		.byte	0x1
 4582 012a 0B       		.uleb128 0xb
 4583 012b 0B       		.uleb128 0xb
 4584 012c 3A       		.uleb128 0x3a
 4585 012d 0B       		.uleb128 0xb
 4586 012e 3B       		.uleb128 0x3b
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 157


 4587 012f 05       		.uleb128 0x5
 4588 0130 01       		.uleb128 0x1
 4589 0131 13       		.uleb128 0x13
 4590 0132 00       		.byte	0
 4591 0133 00       		.byte	0
 4592 0134 1B       		.uleb128 0x1b
 4593 0135 15       		.uleb128 0x15
 4594 0136 01       		.byte	0x1
 4595 0137 27       		.uleb128 0x27
 4596 0138 19       		.uleb128 0x19
 4597 0139 01       		.uleb128 0x1
 4598 013a 13       		.uleb128 0x13
 4599 013b 00       		.byte	0
 4600 013c 00       		.byte	0
 4601 013d 1C       		.uleb128 0x1c
 4602 013e 05       		.uleb128 0x5
 4603 013f 00       		.byte	0
 4604 0140 49       		.uleb128 0x49
 4605 0141 13       		.uleb128 0x13
 4606 0142 00       		.byte	0
 4607 0143 00       		.byte	0
 4608 0144 1D       		.uleb128 0x1d
 4609 0145 2E       		.uleb128 0x2e
 4610 0146 00       		.byte	0
 4611 0147 03       		.uleb128 0x3
 4612 0148 0E       		.uleb128 0xe
 4613 0149 3A       		.uleb128 0x3a
 4614 014a 0B       		.uleb128 0xb
 4615 014b 3B       		.uleb128 0x3b
 4616 014c 05       		.uleb128 0x5
 4617 014d 27       		.uleb128 0x27
 4618 014e 19       		.uleb128 0x19
 4619 014f 20       		.uleb128 0x20
 4620 0150 0B       		.uleb128 0xb
 4621 0151 00       		.byte	0
 4622 0152 00       		.byte	0
 4623 0153 1E       		.uleb128 0x1e
 4624 0154 2E       		.uleb128 0x2e
 4625 0155 01       		.byte	0x1
 4626 0156 03       		.uleb128 0x3
 4627 0157 0E       		.uleb128 0xe
 4628 0158 3A       		.uleb128 0x3a
 4629 0159 0B       		.uleb128 0xb
 4630 015a 3B       		.uleb128 0x3b
 4631 015b 05       		.uleb128 0x5
 4632 015c 27       		.uleb128 0x27
 4633 015d 19       		.uleb128 0x19
 4634 015e 49       		.uleb128 0x49
 4635 015f 13       		.uleb128 0x13
 4636 0160 20       		.uleb128 0x20
 4637 0161 0B       		.uleb128 0xb
 4638 0162 01       		.uleb128 0x1
 4639 0163 13       		.uleb128 0x13
 4640 0164 00       		.byte	0
 4641 0165 00       		.byte	0
 4642 0166 1F       		.uleb128 0x1f
 4643 0167 05       		.uleb128 0x5
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 158


 4644 0168 00       		.byte	0
 4645 0169 03       		.uleb128 0x3
 4646 016a 0E       		.uleb128 0xe
 4647 016b 3A       		.uleb128 0x3a
 4648 016c 0B       		.uleb128 0xb
 4649 016d 3B       		.uleb128 0x3b
 4650 016e 05       		.uleb128 0x5
 4651 016f 49       		.uleb128 0x49
 4652 0170 13       		.uleb128 0x13
 4653 0171 00       		.byte	0
 4654 0172 00       		.byte	0
 4655 0173 20       		.uleb128 0x20
 4656 0174 2E       		.uleb128 0x2e
 4657 0175 01       		.byte	0x1
 4658 0176 03       		.uleb128 0x3
 4659 0177 0E       		.uleb128 0xe
 4660 0178 3A       		.uleb128 0x3a
 4661 0179 0B       		.uleb128 0xb
 4662 017a 3B       		.uleb128 0x3b
 4663 017b 05       		.uleb128 0x5
 4664 017c 27       		.uleb128 0x27
 4665 017d 19       		.uleb128 0x19
 4666 017e 20       		.uleb128 0x20
 4667 017f 0B       		.uleb128 0xb
 4668 0180 01       		.uleb128 0x1
 4669 0181 13       		.uleb128 0x13
 4670 0182 00       		.byte	0
 4671 0183 00       		.byte	0
 4672 0184 21       		.uleb128 0x21
 4673 0185 0F       		.uleb128 0xf
 4674 0186 00       		.byte	0
 4675 0187 0B       		.uleb128 0xb
 4676 0188 0B       		.uleb128 0xb
 4677 0189 00       		.byte	0
 4678 018a 00       		.byte	0
 4679 018b 22       		.uleb128 0x22
 4680 018c 2E       		.uleb128 0x2e
 4681 018d 01       		.byte	0x1
 4682 018e 3F       		.uleb128 0x3f
 4683 018f 19       		.uleb128 0x19
 4684 0190 03       		.uleb128 0x3
 4685 0191 0E       		.uleb128 0xe
 4686 0192 3A       		.uleb128 0x3a
 4687 0193 0B       		.uleb128 0xb
 4688 0194 3B       		.uleb128 0x3b
 4689 0195 0B       		.uleb128 0xb
 4690 0196 27       		.uleb128 0x27
 4691 0197 19       		.uleb128 0x19
 4692 0198 11       		.uleb128 0x11
 4693 0199 01       		.uleb128 0x1
 4694 019a 12       		.uleb128 0x12
 4695 019b 06       		.uleb128 0x6
 4696 019c 40       		.uleb128 0x40
 4697 019d 18       		.uleb128 0x18
 4698 019e 9742     		.uleb128 0x2117
 4699 01a0 19       		.uleb128 0x19
 4700 01a1 01       		.uleb128 0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 159


 4701 01a2 13       		.uleb128 0x13
 4702 01a3 00       		.byte	0
 4703 01a4 00       		.byte	0
 4704 01a5 23       		.uleb128 0x23
 4705 01a6 05       		.uleb128 0x5
 4706 01a7 00       		.byte	0
 4707 01a8 03       		.uleb128 0x3
 4708 01a9 0E       		.uleb128 0xe
 4709 01aa 3A       		.uleb128 0x3a
 4710 01ab 0B       		.uleb128 0xb
 4711 01ac 3B       		.uleb128 0x3b
 4712 01ad 0B       		.uleb128 0xb
 4713 01ae 49       		.uleb128 0x49
 4714 01af 13       		.uleb128 0x13
 4715 01b0 02       		.uleb128 0x2
 4716 01b1 18       		.uleb128 0x18
 4717 01b2 00       		.byte	0
 4718 01b3 00       		.byte	0
 4719 01b4 24       		.uleb128 0x24
 4720 01b5 05       		.uleb128 0x5
 4721 01b6 00       		.byte	0
 4722 01b7 03       		.uleb128 0x3
 4723 01b8 0E       		.uleb128 0xe
 4724 01b9 3A       		.uleb128 0x3a
 4725 01ba 0B       		.uleb128 0xb
 4726 01bb 3B       		.uleb128 0x3b
 4727 01bc 0B       		.uleb128 0xb
 4728 01bd 49       		.uleb128 0x49
 4729 01be 13       		.uleb128 0x13
 4730 01bf 02       		.uleb128 0x2
 4731 01c0 17       		.uleb128 0x17
 4732 01c1 00       		.byte	0
 4733 01c2 00       		.byte	0
 4734 01c3 25       		.uleb128 0x25
 4735 01c4 34       		.uleb128 0x34
 4736 01c5 00       		.byte	0
 4737 01c6 03       		.uleb128 0x3
 4738 01c7 0E       		.uleb128 0xe
 4739 01c8 3A       		.uleb128 0x3a
 4740 01c9 0B       		.uleb128 0xb
 4741 01ca 3B       		.uleb128 0x3b
 4742 01cb 0B       		.uleb128 0xb
 4743 01cc 49       		.uleb128 0x49
 4744 01cd 13       		.uleb128 0x13
 4745 01ce 02       		.uleb128 0x2
 4746 01cf 17       		.uleb128 0x17
 4747 01d0 00       		.byte	0
 4748 01d1 00       		.byte	0
 4749 01d2 26       		.uleb128 0x26
 4750 01d3 1D       		.uleb128 0x1d
 4751 01d4 01       		.byte	0x1
 4752 01d5 31       		.uleb128 0x31
 4753 01d6 13       		.uleb128 0x13
 4754 01d7 11       		.uleb128 0x11
 4755 01d8 01       		.uleb128 0x1
 4756 01d9 12       		.uleb128 0x12
 4757 01da 06       		.uleb128 0x6
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 160


 4758 01db 58       		.uleb128 0x58
 4759 01dc 0B       		.uleb128 0xb
 4760 01dd 59       		.uleb128 0x59
 4761 01de 0B       		.uleb128 0xb
 4762 01df 01       		.uleb128 0x1
 4763 01e0 13       		.uleb128 0x13
 4764 01e1 00       		.byte	0
 4765 01e2 00       		.byte	0
 4766 01e3 27       		.uleb128 0x27
 4767 01e4 05       		.uleb128 0x5
 4768 01e5 00       		.byte	0
 4769 01e6 31       		.uleb128 0x31
 4770 01e7 13       		.uleb128 0x13
 4771 01e8 02       		.uleb128 0x2
 4772 01e9 17       		.uleb128 0x17
 4773 01ea 00       		.byte	0
 4774 01eb 00       		.byte	0
 4775 01ec 28       		.uleb128 0x28
 4776 01ed 898201   		.uleb128 0x4109
 4777 01f0 01       		.byte	0x1
 4778 01f1 11       		.uleb128 0x11
 4779 01f2 01       		.uleb128 0x1
 4780 01f3 31       		.uleb128 0x31
 4781 01f4 13       		.uleb128 0x13
 4782 01f5 00       		.byte	0
 4783 01f6 00       		.byte	0
 4784 01f7 29       		.uleb128 0x29
 4785 01f8 8A8201   		.uleb128 0x410a
 4786 01fb 00       		.byte	0
 4787 01fc 02       		.uleb128 0x2
 4788 01fd 18       		.uleb128 0x18
 4789 01fe 9142     		.uleb128 0x2111
 4790 0200 18       		.uleb128 0x18
 4791 0201 00       		.byte	0
 4792 0202 00       		.byte	0
 4793 0203 2A       		.uleb128 0x2a
 4794 0204 898201   		.uleb128 0x4109
 4795 0207 01       		.byte	0x1
 4796 0208 11       		.uleb128 0x11
 4797 0209 01       		.uleb128 0x1
 4798 020a 31       		.uleb128 0x31
 4799 020b 13       		.uleb128 0x13
 4800 020c 01       		.uleb128 0x1
 4801 020d 13       		.uleb128 0x13
 4802 020e 00       		.byte	0
 4803 020f 00       		.byte	0
 4804 0210 2B       		.uleb128 0x2b
 4805 0211 34       		.uleb128 0x34
 4806 0212 00       		.byte	0
 4807 0213 03       		.uleb128 0x3
 4808 0214 0E       		.uleb128 0xe
 4809 0215 3A       		.uleb128 0x3a
 4810 0216 0B       		.uleb128 0xb
 4811 0217 3B       		.uleb128 0x3b
 4812 0218 0B       		.uleb128 0xb
 4813 0219 49       		.uleb128 0x49
 4814 021a 13       		.uleb128 0x13
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 161


 4815 021b 02       		.uleb128 0x2
 4816 021c 18       		.uleb128 0x18
 4817 021d 00       		.byte	0
 4818 021e 00       		.byte	0
 4819 021f 2C       		.uleb128 0x2c
 4820 0220 2E       		.uleb128 0x2e
 4821 0221 01       		.byte	0x1
 4822 0222 3F       		.uleb128 0x3f
 4823 0223 19       		.uleb128 0x19
 4824 0224 03       		.uleb128 0x3
 4825 0225 0E       		.uleb128 0xe
 4826 0226 3A       		.uleb128 0x3a
 4827 0227 0B       		.uleb128 0xb
 4828 0228 3B       		.uleb128 0x3b
 4829 0229 0B       		.uleb128 0xb
 4830 022a 27       		.uleb128 0x27
 4831 022b 19       		.uleb128 0x19
 4832 022c 49       		.uleb128 0x49
 4833 022d 13       		.uleb128 0x13
 4834 022e 11       		.uleb128 0x11
 4835 022f 01       		.uleb128 0x1
 4836 0230 12       		.uleb128 0x12
 4837 0231 06       		.uleb128 0x6
 4838 0232 40       		.uleb128 0x40
 4839 0233 18       		.uleb128 0x18
 4840 0234 9742     		.uleb128 0x2117
 4841 0236 19       		.uleb128 0x19
 4842 0237 01       		.uleb128 0x1
 4843 0238 13       		.uleb128 0x13
 4844 0239 00       		.byte	0
 4845 023a 00       		.byte	0
 4846 023b 2D       		.uleb128 0x2d
 4847 023c 1D       		.uleb128 0x1d
 4848 023d 01       		.byte	0x1
 4849 023e 31       		.uleb128 0x31
 4850 023f 13       		.uleb128 0x13
 4851 0240 11       		.uleb128 0x11
 4852 0241 01       		.uleb128 0x1
 4853 0242 12       		.uleb128 0x12
 4854 0243 06       		.uleb128 0x6
 4855 0244 58       		.uleb128 0x58
 4856 0245 0B       		.uleb128 0xb
 4857 0246 59       		.uleb128 0x59
 4858 0247 05       		.uleb128 0x5
 4859 0248 01       		.uleb128 0x1
 4860 0249 13       		.uleb128 0x13
 4861 024a 00       		.byte	0
 4862 024b 00       		.byte	0
 4863 024c 2E       		.uleb128 0x2e
 4864 024d 2E       		.uleb128 0x2e
 4865 024e 01       		.byte	0x1
 4866 024f 3F       		.uleb128 0x3f
 4867 0250 19       		.uleb128 0x19
 4868 0251 03       		.uleb128 0x3
 4869 0252 0E       		.uleb128 0xe
 4870 0253 3A       		.uleb128 0x3a
 4871 0254 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 162


 4872 0255 3B       		.uleb128 0x3b
 4873 0256 05       		.uleb128 0x5
 4874 0257 27       		.uleb128 0x27
 4875 0258 19       		.uleb128 0x19
 4876 0259 49       		.uleb128 0x49
 4877 025a 13       		.uleb128 0x13
 4878 025b 11       		.uleb128 0x11
 4879 025c 01       		.uleb128 0x1
 4880 025d 12       		.uleb128 0x12
 4881 025e 06       		.uleb128 0x6
 4882 025f 40       		.uleb128 0x40
 4883 0260 18       		.uleb128 0x18
 4884 0261 9742     		.uleb128 0x2117
 4885 0263 19       		.uleb128 0x19
 4886 0264 01       		.uleb128 0x1
 4887 0265 13       		.uleb128 0x13
 4888 0266 00       		.byte	0
 4889 0267 00       		.byte	0
 4890 0268 2F       		.uleb128 0x2f
 4891 0269 05       		.uleb128 0x5
 4892 026a 00       		.byte	0
 4893 026b 03       		.uleb128 0x3
 4894 026c 0E       		.uleb128 0xe
 4895 026d 3A       		.uleb128 0x3a
 4896 026e 0B       		.uleb128 0xb
 4897 026f 3B       		.uleb128 0x3b
 4898 0270 05       		.uleb128 0x5
 4899 0271 49       		.uleb128 0x49
 4900 0272 13       		.uleb128 0x13
 4901 0273 02       		.uleb128 0x2
 4902 0274 17       		.uleb128 0x17
 4903 0275 00       		.byte	0
 4904 0276 00       		.byte	0
 4905 0277 30       		.uleb128 0x30
 4906 0278 34       		.uleb128 0x34
 4907 0279 00       		.byte	0
 4908 027a 03       		.uleb128 0x3
 4909 027b 0E       		.uleb128 0xe
 4910 027c 3A       		.uleb128 0x3a
 4911 027d 0B       		.uleb128 0xb
 4912 027e 3B       		.uleb128 0x3b
 4913 027f 05       		.uleb128 0x5
 4914 0280 49       		.uleb128 0x49
 4915 0281 13       		.uleb128 0x13
 4916 0282 02       		.uleb128 0x2
 4917 0283 17       		.uleb128 0x17
 4918 0284 00       		.byte	0
 4919 0285 00       		.byte	0
 4920 0286 31       		.uleb128 0x31
 4921 0287 2E       		.uleb128 0x2e
 4922 0288 01       		.byte	0x1
 4923 0289 3F       		.uleb128 0x3f
 4924 028a 19       		.uleb128 0x19
 4925 028b 03       		.uleb128 0x3
 4926 028c 0E       		.uleb128 0xe
 4927 028d 3A       		.uleb128 0x3a
 4928 028e 0B       		.uleb128 0xb
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 163


 4929 028f 3B       		.uleb128 0x3b
 4930 0290 05       		.uleb128 0x5
 4931 0291 27       		.uleb128 0x27
 4932 0292 19       		.uleb128 0x19
 4933 0293 11       		.uleb128 0x11
 4934 0294 01       		.uleb128 0x1
 4935 0295 12       		.uleb128 0x12
 4936 0296 06       		.uleb128 0x6
 4937 0297 40       		.uleb128 0x40
 4938 0298 18       		.uleb128 0x18
 4939 0299 9742     		.uleb128 0x2117
 4940 029b 19       		.uleb128 0x19
 4941 029c 01       		.uleb128 0x1
 4942 029d 13       		.uleb128 0x13
 4943 029e 00       		.byte	0
 4944 029f 00       		.byte	0
 4945 02a0 32       		.uleb128 0x32
 4946 02a1 2E       		.uleb128 0x2e
 4947 02a2 01       		.byte	0x1
 4948 02a3 3F       		.uleb128 0x3f
 4949 02a4 19       		.uleb128 0x19
 4950 02a5 03       		.uleb128 0x3
 4951 02a6 0E       		.uleb128 0xe
 4952 02a7 3A       		.uleb128 0x3a
 4953 02a8 0B       		.uleb128 0xb
 4954 02a9 3B       		.uleb128 0x3b
 4955 02aa 05       		.uleb128 0x5
 4956 02ab 27       		.uleb128 0x27
 4957 02ac 19       		.uleb128 0x19
 4958 02ad 11       		.uleb128 0x11
 4959 02ae 01       		.uleb128 0x1
 4960 02af 12       		.uleb128 0x12
 4961 02b0 06       		.uleb128 0x6
 4962 02b1 40       		.uleb128 0x40
 4963 02b2 18       		.uleb128 0x18
 4964 02b3 9642     		.uleb128 0x2116
 4965 02b5 19       		.uleb128 0x19
 4966 02b6 01       		.uleb128 0x1
 4967 02b7 13       		.uleb128 0x13
 4968 02b8 00       		.byte	0
 4969 02b9 00       		.byte	0
 4970 02ba 33       		.uleb128 0x33
 4971 02bb 34       		.uleb128 0x34
 4972 02bc 00       		.byte	0
 4973 02bd 03       		.uleb128 0x3
 4974 02be 0E       		.uleb128 0xe
 4975 02bf 3A       		.uleb128 0x3a
 4976 02c0 0B       		.uleb128 0xb
 4977 02c1 3B       		.uleb128 0x3b
 4978 02c2 05       		.uleb128 0x5
 4979 02c3 49       		.uleb128 0x49
 4980 02c4 13       		.uleb128 0x13
 4981 02c5 02       		.uleb128 0x2
 4982 02c6 18       		.uleb128 0x18
 4983 02c7 00       		.byte	0
 4984 02c8 00       		.byte	0
 4985 02c9 34       		.uleb128 0x34
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 164


 4986 02ca 34       		.uleb128 0x34
 4987 02cb 00       		.byte	0
 4988 02cc 03       		.uleb128 0x3
 4989 02cd 0E       		.uleb128 0xe
 4990 02ce 3A       		.uleb128 0x3a
 4991 02cf 0B       		.uleb128 0xb
 4992 02d0 3B       		.uleb128 0x3b
 4993 02d1 05       		.uleb128 0x5
 4994 02d2 49       		.uleb128 0x49
 4995 02d3 13       		.uleb128 0x13
 4996 02d4 00       		.byte	0
 4997 02d5 00       		.byte	0
 4998 02d6 35       		.uleb128 0x35
 4999 02d7 05       		.uleb128 0x5
 5000 02d8 00       		.byte	0
 5001 02d9 31       		.uleb128 0x31
 5002 02da 13       		.uleb128 0x13
 5003 02db 00       		.byte	0
 5004 02dc 00       		.byte	0
 5005 02dd 36       		.uleb128 0x36
 5006 02de 898201   		.uleb128 0x4109
 5007 02e1 00       		.byte	0
 5008 02e2 11       		.uleb128 0x11
 5009 02e3 01       		.uleb128 0x1
 5010 02e4 31       		.uleb128 0x31
 5011 02e5 13       		.uleb128 0x13
 5012 02e6 00       		.byte	0
 5013 02e7 00       		.byte	0
 5014 02e8 37       		.uleb128 0x37
 5015 02e9 1D       		.uleb128 0x1d
 5016 02ea 00       		.byte	0
 5017 02eb 31       		.uleb128 0x31
 5018 02ec 13       		.uleb128 0x13
 5019 02ed 11       		.uleb128 0x11
 5020 02ee 01       		.uleb128 0x1
 5021 02ef 12       		.uleb128 0x12
 5022 02f0 06       		.uleb128 0x6
 5023 02f1 58       		.uleb128 0x58
 5024 02f2 0B       		.uleb128 0xb
 5025 02f3 59       		.uleb128 0x59
 5026 02f4 05       		.uleb128 0x5
 5027 02f5 00       		.byte	0
 5028 02f6 00       		.byte	0
 5029 02f7 38       		.uleb128 0x38
 5030 02f8 34       		.uleb128 0x34
 5031 02f9 00       		.byte	0
 5032 02fa 03       		.uleb128 0x3
 5033 02fb 0E       		.uleb128 0xe
 5034 02fc 3A       		.uleb128 0x3a
 5035 02fd 0B       		.uleb128 0xb
 5036 02fe 3B       		.uleb128 0x3b
 5037 02ff 0B       		.uleb128 0xb
 5038 0300 49       		.uleb128 0x49
 5039 0301 13       		.uleb128 0x13
 5040 0302 3F       		.uleb128 0x3f
 5041 0303 19       		.uleb128 0x19
 5042 0304 3C       		.uleb128 0x3c
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 165


 5043 0305 19       		.uleb128 0x19
 5044 0306 00       		.byte	0
 5045 0307 00       		.byte	0
 5046 0308 39       		.uleb128 0x39
 5047 0309 34       		.uleb128 0x34
 5048 030a 00       		.byte	0
 5049 030b 03       		.uleb128 0x3
 5050 030c 0E       		.uleb128 0xe
 5051 030d 3A       		.uleb128 0x3a
 5052 030e 0B       		.uleb128 0xb
 5053 030f 3B       		.uleb128 0x3b
 5054 0310 05       		.uleb128 0x5
 5055 0311 49       		.uleb128 0x49
 5056 0312 13       		.uleb128 0x13
 5057 0313 3F       		.uleb128 0x3f
 5058 0314 19       		.uleb128 0x19
 5059 0315 3C       		.uleb128 0x3c
 5060 0316 19       		.uleb128 0x19
 5061 0317 00       		.byte	0
 5062 0318 00       		.byte	0
 5063 0319 3A       		.uleb128 0x3a
 5064 031a 0D       		.uleb128 0xd
 5065 031b 00       		.byte	0
 5066 031c 03       		.uleb128 0x3
 5067 031d 08       		.uleb128 0x8
 5068 031e 3A       		.uleb128 0x3a
 5069 031f 0B       		.uleb128 0xb
 5070 0320 3B       		.uleb128 0x3b
 5071 0321 0B       		.uleb128 0xb
 5072 0322 49       		.uleb128 0x49
 5073 0323 13       		.uleb128 0x13
 5074 0324 38       		.uleb128 0x38
 5075 0325 0B       		.uleb128 0xb
 5076 0326 00       		.byte	0
 5077 0327 00       		.byte	0
 5078 0328 3B       		.uleb128 0x3b
 5079 0329 2E       		.uleb128 0x2e
 5080 032a 00       		.byte	0
 5081 032b 3F       		.uleb128 0x3f
 5082 032c 19       		.uleb128 0x19
 5083 032d 3C       		.uleb128 0x3c
 5084 032e 19       		.uleb128 0x19
 5085 032f 6E       		.uleb128 0x6e
 5086 0330 0E       		.uleb128 0xe
 5087 0331 03       		.uleb128 0x3
 5088 0332 0E       		.uleb128 0xe
 5089 0333 3A       		.uleb128 0x3a
 5090 0334 0B       		.uleb128 0xb
 5091 0335 3B       		.uleb128 0x3b
 5092 0336 05       		.uleb128 0x5
 5093 0337 00       		.byte	0
 5094 0338 00       		.byte	0
 5095 0339 00       		.byte	0
 5096              		.section	.debug_loc,"",%progbits
 5097              	.Ldebug_loc0:
 5098              	.LLST0:
 5099 0000 00000000 		.4byte	.LVL1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 166


 5100 0004 18000000 		.4byte	.LVL4
 5101 0008 0100     		.2byte	0x1
 5102 000a 50       		.byte	0x50
 5103 000b 18000000 		.4byte	.LVL4
 5104 000f 28000000 		.4byte	.LVL6
 5105 0013 0100     		.2byte	0x1
 5106 0015 54       		.byte	0x54
 5107 0016 28000000 		.4byte	.LVL6
 5108 001a D0000000 		.4byte	.LFE159
 5109 001e 0400     		.2byte	0x4
 5110 0020 F3       		.byte	0xf3
 5111 0021 01       		.uleb128 0x1
 5112 0022 50       		.byte	0x50
 5113 0023 9F       		.byte	0x9f
 5114 0024 00000000 		.4byte	0
 5115 0028 00000000 		.4byte	0
 5116              	.LLST1:
 5117 002c 00000000 		.4byte	.LVL1
 5118 0030 16000000 		.4byte	.LVL3
 5119 0034 0100     		.2byte	0x1
 5120 0036 51       		.byte	0x51
 5121 0037 16000000 		.4byte	.LVL3
 5122 003b C0000000 		.4byte	.LVL20
 5123 003f 0100     		.2byte	0x1
 5124 0041 58       		.byte	0x58
 5125 0042 C0000000 		.4byte	.LVL20
 5126 0046 D0000000 		.4byte	.LFE159
 5127 004a 0400     		.2byte	0x4
 5128 004c F3       		.byte	0xf3
 5129 004d 01       		.uleb128 0x1
 5130 004e 51       		.byte	0x51
 5131 004f 9F       		.byte	0x9f
 5132 0050 00000000 		.4byte	0
 5133 0054 00000000 		.4byte	0
 5134              	.LLST2:
 5135 0058 00000000 		.4byte	.LVL1
 5136 005c 1B000000 		.4byte	.LVL5-1
 5137 0060 0100     		.2byte	0x1
 5138 0062 52       		.byte	0x52
 5139 0063 1B000000 		.4byte	.LVL5-1
 5140 0067 C0000000 		.4byte	.LVL20
 5141 006b 0100     		.2byte	0x1
 5142 006d 59       		.byte	0x59
 5143 006e C0000000 		.4byte	.LVL20
 5144 0072 D0000000 		.4byte	.LFE159
 5145 0076 0400     		.2byte	0x4
 5146 0078 F3       		.byte	0xf3
 5147 0079 01       		.uleb128 0x1
 5148 007a 52       		.byte	0x52
 5149 007b 9F       		.byte	0x9f
 5150 007c 00000000 		.4byte	0
 5151 0080 00000000 		.4byte	0
 5152              	.LLST3:
 5153 0084 00000000 		.4byte	.LVL1
 5154 0088 10000000 		.4byte	.LVL2
 5155 008c 0100     		.2byte	0x1
 5156 008e 53       		.byte	0x53
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 167


 5157 008f 10000000 		.4byte	.LVL2
 5158 0093 34000000 		.4byte	.LVL7
 5159 0097 0100     		.2byte	0x1
 5160 0099 55       		.byte	0x55
 5161 009a 34000000 		.4byte	.LVL7
 5162 009e D0000000 		.4byte	.LFE159
 5163 00a2 0400     		.2byte	0x4
 5164 00a4 F3       		.byte	0xf3
 5165 00a5 01       		.uleb128 0x1
 5166 00a6 53       		.byte	0x53
 5167 00a7 9F       		.byte	0x9f
 5168 00a8 00000000 		.4byte	0
 5169 00ac 00000000 		.4byte	0
 5170              	.LLST4:
 5171 00b0 00000000 		.4byte	.LVL1
 5172 00b4 C0000000 		.4byte	.LVL20
 5173 00b8 0200     		.2byte	0x2
 5174 00ba 91       		.byte	0x91
 5175 00bb 00       		.sleb128 0
 5176 00bc C0000000 		.4byte	.LVL20
 5177 00c0 D0000000 		.4byte	.LFE159
 5178 00c4 0200     		.2byte	0x2
 5179 00c6 7D       		.byte	0x7d
 5180 00c7 00       		.sleb128 0
 5181 00c8 00000000 		.4byte	0
 5182 00cc 00000000 		.4byte	0
 5183              	.LLST5:
 5184 00d0 28000000 		.4byte	.LVL6
 5185 00d4 C0000000 		.4byte	.LVL20
 5186 00d8 0100     		.2byte	0x1
 5187 00da 54       		.byte	0x54
 5188 00db 00000000 		.4byte	0
 5189 00df 00000000 		.4byte	0
 5190              	.LLST6:
 5191 00e3 36000000 		.4byte	.LVL8
 5192 00e7 5A000000 		.4byte	.LVL10
 5193 00eb 0100     		.2byte	0x1
 5194 00ed 56       		.byte	0x56
 5195 00ee 00000000 		.4byte	0
 5196 00f2 00000000 		.4byte	0
 5197              	.LLST7:
 5198 00f6 5E000000 		.4byte	.LVL11
 5199 00fa 78000000 		.4byte	.LVL13
 5200 00fe 0100     		.2byte	0x1
 5201 0100 56       		.byte	0x56
 5202 0101 78000000 		.4byte	.LVL13
 5203 0105 7C000000 		.4byte	.LVL14
 5204 0109 0400     		.2byte	0x4
 5205 010b 76       		.byte	0x76
 5206 010c 807F     		.sleb128 -128
 5207 010e 9F       		.byte	0x9f
 5208 010f 00000000 		.4byte	0
 5209 0113 00000000 		.4byte	0
 5210              	.LLST8:
 5211 0117 80000000 		.4byte	.LVL15
 5212 011b A6000000 		.4byte	.LVL18
 5213 011f 0100     		.2byte	0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 168


 5214 0121 56       		.byte	0x56
 5215 0122 00000000 		.4byte	0
 5216 0126 00000000 		.4byte	0
 5217              	.LLST10:
 5218 012a 80000000 		.4byte	.LVL15
 5219 012e A8000000 		.4byte	.LVL19
 5220 0132 0100     		.2byte	0x1
 5221 0134 55       		.byte	0x55
 5222 0135 00000000 		.4byte	0
 5223 0139 00000000 		.4byte	0
 5224              	.LLST11:
 5225 013d 00000000 		.4byte	.LVL21
 5226 0141 0C000000 		.4byte	.LVL22
 5227 0145 0100     		.2byte	0x1
 5228 0147 50       		.byte	0x50
 5229 0148 0C000000 		.4byte	.LVL22
 5230 014c A8000000 		.4byte	.LVL33
 5231 0150 0100     		.2byte	0x1
 5232 0152 54       		.byte	0x54
 5233 0153 A8000000 		.4byte	.LVL33
 5234 0157 B4000000 		.4byte	.LFE158
 5235 015b 0400     		.2byte	0x4
 5236 015d F3       		.byte	0xf3
 5237 015e 01       		.uleb128 0x1
 5238 015f 50       		.byte	0x50
 5239 0160 9F       		.byte	0x9f
 5240 0161 00000000 		.4byte	0
 5241 0165 00000000 		.4byte	0
 5242              	.LLST12:
 5243 0169 8E000000 		.4byte	.LVL30
 5244 016d 98000000 		.4byte	.LVL31
 5245 0171 0100     		.2byte	0x1
 5246 0173 53       		.byte	0x53
 5247 0174 98000000 		.4byte	.LVL31
 5248 0178 A4000000 		.4byte	.LVL32
 5249 017c 0200     		.2byte	0x2
 5250 017e 75       		.byte	0x75
 5251 017f 00       		.sleb128 0
 5252 0180 00000000 		.4byte	0
 5253 0184 00000000 		.4byte	0
 5254              	.LLST13:
 5255 0188 00000000 		.4byte	.LVL34
 5256 018c 10000000 		.4byte	.LVL36
 5257 0190 0100     		.2byte	0x1
 5258 0192 50       		.byte	0x50
 5259 0193 10000000 		.4byte	.LVL36
 5260 0197 3C000000 		.4byte	.LVL43
 5261 019b 0100     		.2byte	0x1
 5262 019d 56       		.byte	0x56
 5263 019e 3C000000 		.4byte	.LVL43
 5264 01a2 A4000000 		.4byte	.LFE160
 5265 01a6 0400     		.2byte	0x4
 5266 01a8 F3       		.byte	0xf3
 5267 01a9 01       		.uleb128 0x1
 5268 01aa 50       		.byte	0x50
 5269 01ab 9F       		.byte	0x9f
 5270 01ac 00000000 		.4byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 169


 5271 01b0 00000000 		.4byte	0
 5272              	.LLST14:
 5273 01b4 00000000 		.4byte	.LVL34
 5274 01b8 0E000000 		.4byte	.LVL35
 5275 01bc 0100     		.2byte	0x1
 5276 01be 51       		.byte	0x51
 5277 01bf 0E000000 		.4byte	.LVL35
 5278 01c3 46000000 		.4byte	.LVL45
 5279 01c7 0100     		.2byte	0x1
 5280 01c9 57       		.byte	0x57
 5281 01ca 46000000 		.4byte	.LVL45
 5282 01ce 80000000 		.4byte	.LVL58
 5283 01d2 0400     		.2byte	0x4
 5284 01d4 F3       		.byte	0xf3
 5285 01d5 01       		.uleb128 0x1
 5286 01d6 51       		.byte	0x51
 5287 01d7 9F       		.byte	0x9f
 5288 01d8 80000000 		.4byte	.LVL58
 5289 01dc 84000000 		.4byte	.LVL60
 5290 01e0 0100     		.2byte	0x1
 5291 01e2 57       		.byte	0x57
 5292 01e3 84000000 		.4byte	.LVL60
 5293 01e7 A4000000 		.4byte	.LFE160
 5294 01eb 0400     		.2byte	0x4
 5295 01ed F3       		.byte	0xf3
 5296 01ee 01       		.uleb128 0x1
 5297 01ef 51       		.byte	0x51
 5298 01f0 9F       		.byte	0x9f
 5299 01f1 00000000 		.4byte	0
 5300 01f5 00000000 		.4byte	0
 5301              	.LLST15:
 5302 01f9 00000000 		.4byte	.LVL34
 5303 01fd 13000000 		.4byte	.LVL37-1
 5304 0201 0100     		.2byte	0x1
 5305 0203 52       		.byte	0x52
 5306 0204 13000000 		.4byte	.LVL37-1
 5307 0208 68000000 		.4byte	.LVL53
 5308 020c 0100     		.2byte	0x1
 5309 020e 54       		.byte	0x54
 5310 020f 68000000 		.4byte	.LVL53
 5311 0213 80000000 		.4byte	.LVL58
 5312 0217 0400     		.2byte	0x4
 5313 0219 F3       		.byte	0xf3
 5314 021a 01       		.uleb128 0x1
 5315 021b 52       		.byte	0x52
 5316 021c 9F       		.byte	0x9f
 5317 021d 80000000 		.4byte	.LVL58
 5318 0221 8C000000 		.4byte	.LVL64
 5319 0225 0100     		.2byte	0x1
 5320 0227 54       		.byte	0x54
 5321 0228 8C000000 		.4byte	.LVL64
 5322 022c A4000000 		.4byte	.LFE160
 5323 0230 0400     		.2byte	0x4
 5324 0232 F3       		.byte	0xf3
 5325 0233 01       		.uleb128 0x1
 5326 0234 52       		.byte	0x52
 5327 0235 9F       		.byte	0x9f
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 170


 5328 0236 00000000 		.4byte	0
 5329 023a 00000000 		.4byte	0
 5330              	.LLST16:
 5331 023e 00000000 		.4byte	.LVL34
 5332 0242 13000000 		.4byte	.LVL37-1
 5333 0246 0100     		.2byte	0x1
 5334 0248 53       		.byte	0x53
 5335 0249 13000000 		.4byte	.LVL37-1
 5336 024d 8C000000 		.4byte	.LVL64
 5337 0251 0100     		.2byte	0x1
 5338 0253 55       		.byte	0x55
 5339 0254 8C000000 		.4byte	.LVL64
 5340 0258 A4000000 		.4byte	.LFE160
 5341 025c 0400     		.2byte	0x4
 5342 025e F3       		.byte	0xf3
 5343 025f 01       		.uleb128 0x1
 5344 0260 53       		.byte	0x53
 5345 0261 9F       		.byte	0x9f
 5346 0262 00000000 		.4byte	0
 5347 0266 00000000 		.4byte	0
 5348              	.LLST17:
 5349 026a 7C000000 		.4byte	.LVL57
 5350 026e 80000000 		.4byte	.LVL58
 5351 0272 0200     		.2byte	0x2
 5352 0274 30       		.byte	0x30
 5353 0275 9F       		.byte	0x9f
 5354 0276 8A000000 		.4byte	.LVL63
 5355 027a A4000000 		.4byte	.LFE160
 5356 027e 0100     		.2byte	0x1
 5357 0280 50       		.byte	0x50
 5358 0281 00000000 		.4byte	0
 5359 0285 00000000 		.4byte	0
 5360              	.LLST18:
 5361 0289 38000000 		.4byte	.LVL41
 5362 028d 5A000000 		.4byte	.LVL49
 5363 0291 0100     		.2byte	0x1
 5364 0293 53       		.byte	0x53
 5365 0294 5A000000 		.4byte	.LVL49
 5366 0298 5C000000 		.4byte	.LVL50
 5367 029c 0800     		.2byte	0x8
 5368 029e 31       		.byte	0x31
 5369 029f 71       		.byte	0x71
 5370 02a0 04       		.sleb128 4
 5371 02a1 06       		.byte	0x6
 5372 02a2 24       		.byte	0x24
 5373 02a3 40       		.byte	0x40
 5374 02a4 24       		.byte	0x24
 5375 02a5 9F       		.byte	0x9f
 5376 02a6 80000000 		.4byte	.LVL58
 5377 02aa 8C000000 		.4byte	.LVL64
 5378 02ae 0100     		.2byte	0x1
 5379 02b0 53       		.byte	0x53
 5380 02b1 8C000000 		.4byte	.LVL64
 5381 02b5 A4000000 		.4byte	.LFE160
 5382 02b9 0800     		.2byte	0x8
 5383 02bb 31       		.byte	0x31
 5384 02bc 71       		.byte	0x71
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 171


 5385 02bd 04       		.sleb128 4
 5386 02be 06       		.byte	0x6
 5387 02bf 24       		.byte	0x24
 5388 02c0 40       		.byte	0x40
 5389 02c1 24       		.byte	0x24
 5390 02c2 9F       		.byte	0x9f
 5391 02c3 00000000 		.4byte	0
 5392 02c7 00000000 		.4byte	0
 5393              	.LLST19:
 5394 02cb 40000000 		.4byte	.LVL44
 5395 02cf 8C000000 		.4byte	.LVL64
 5396 02d3 0100     		.2byte	0x1
 5397 02d5 56       		.byte	0x56
 5398 02d6 8C000000 		.4byte	.LVL64
 5399 02da A4000000 		.4byte	.LFE160
 5400 02de 1300     		.2byte	0x13
 5401 02e0 31       		.byte	0x31
 5402 02e1 F3       		.byte	0xf3
 5403 02e2 01       		.uleb128 0x1
 5404 02e3 50       		.byte	0x50
 5405 02e4 08       		.byte	0x8
 5406 02e5 2C       		.byte	0x2c
 5407 02e6 1E       		.byte	0x1e
 5408 02e7 03       		.byte	0x3
 5409 02e8 00000000 		.4byte	cy_ipc_pipe_epArray
 5410 02ec 06       		.byte	0x6
 5411 02ed 22       		.byte	0x22
 5412 02ee 23       		.byte	0x23
 5413 02ef 04       		.uleb128 0x4
 5414 02f0 06       		.byte	0x6
 5415 02f1 24       		.byte	0x24
 5416 02f2 9F       		.byte	0x9f
 5417 02f3 00000000 		.4byte	0
 5418 02f7 00000000 		.4byte	0
 5419              	.LLST20:
 5420 02fb 30000000 		.4byte	.LVL40
 5421 02ff 72000000 		.4byte	.LVL54
 5422 0303 0100     		.2byte	0x1
 5423 0305 51       		.byte	0x51
 5424 0306 72000000 		.4byte	.LVL54
 5425 030a 77000000 		.4byte	.LVL56-1
 5426 030e 0E00     		.2byte	0xe
 5427 0310 F3       		.byte	0xf3
 5428 0311 01       		.uleb128 0x1
 5429 0312 51       		.byte	0x51
 5430 0313 08       		.byte	0x8
 5431 0314 2C       		.byte	0x2c
 5432 0315 1E       		.byte	0x1e
 5433 0316 03       		.byte	0x3
 5434 0317 00000000 		.4byte	cy_ipc_pipe_epArray
 5435 031b 06       		.byte	0x6
 5436 031c 22       		.byte	0x22
 5437 031d 9F       		.byte	0x9f
 5438 031e 80000000 		.4byte	.LVL58
 5439 0322 A4000000 		.4byte	.LFE160
 5440 0326 0100     		.2byte	0x1
 5441 0328 51       		.byte	0x51
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 172


 5442 0329 00000000 		.4byte	0
 5443 032d 00000000 		.4byte	0
 5444              	.LLST21:
 5445 0331 2C000000 		.4byte	.LVL39
 5446 0335 74000000 		.4byte	.LVL55
 5447 0339 0100     		.2byte	0x1
 5448 033b 50       		.byte	0x50
 5449 033c 74000000 		.4byte	.LVL55
 5450 0340 77000000 		.4byte	.LVL56-1
 5451 0344 0E00     		.2byte	0xe
 5452 0346 F3       		.byte	0xf3
 5453 0347 01       		.uleb128 0x1
 5454 0348 50       		.byte	0x50
 5455 0349 08       		.byte	0x8
 5456 034a 2C       		.byte	0x2c
 5457 034b 1E       		.byte	0x1e
 5458 034c 03       		.byte	0x3
 5459 034d 00000000 		.4byte	cy_ipc_pipe_epArray
 5460 0351 06       		.byte	0x6
 5461 0352 22       		.byte	0x22
 5462 0353 9F       		.byte	0x9f
 5463 0354 80000000 		.4byte	.LVL58
 5464 0358 82000000 		.4byte	.LVL59
 5465 035c 0100     		.2byte	0x1
 5466 035e 50       		.byte	0x50
 5467 035f 82000000 		.4byte	.LVL59
 5468 0363 84000000 		.4byte	.LVL60
 5469 0367 0E00     		.2byte	0xe
 5470 0369 F3       		.byte	0xf3
 5471 036a 01       		.uleb128 0x1
 5472 036b 50       		.byte	0x50
 5473 036c 08       		.byte	0x8
 5474 036d 2C       		.byte	0x2c
 5475 036e 1E       		.byte	0x1e
 5476 036f 03       		.byte	0x3
 5477 0370 00000000 		.4byte	cy_ipc_pipe_epArray
 5478 0374 06       		.byte	0x6
 5479 0375 22       		.byte	0x22
 5480 0376 9F       		.byte	0x9f
 5481 0377 84000000 		.4byte	.LVL60
 5482 037b 86000000 		.4byte	.LVL61
 5483 037f 0100     		.2byte	0x1
 5484 0381 50       		.byte	0x50
 5485 0382 86000000 		.4byte	.LVL61
 5486 0386 88000000 		.4byte	.LVL62
 5487 038a 0E00     		.2byte	0xe
 5488 038c F3       		.byte	0xf3
 5489 038d 01       		.uleb128 0x1
 5490 038e 50       		.byte	0x50
 5491 038f 08       		.byte	0x8
 5492 0390 2C       		.byte	0x2c
 5493 0391 1E       		.byte	0x1e
 5494 0392 03       		.byte	0x3
 5495 0393 00000000 		.4byte	cy_ipc_pipe_epArray
 5496 0397 06       		.byte	0x6
 5497 0398 22       		.byte	0x22
 5498 0399 9F       		.byte	0x9f
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 173


 5499 039a 88000000 		.4byte	.LVL62
 5500 039e 8A000000 		.4byte	.LVL63
 5501 03a2 0100     		.2byte	0x1
 5502 03a4 50       		.byte	0x50
 5503 03a5 8A000000 		.4byte	.LVL63
 5504 03a9 A4000000 		.4byte	.LFE160
 5505 03ad 0E00     		.2byte	0xe
 5506 03af F3       		.byte	0xf3
 5507 03b0 01       		.uleb128 0x1
 5508 03b1 50       		.byte	0x50
 5509 03b2 08       		.byte	0x8
 5510 03b3 2C       		.byte	0x2c
 5511 03b4 1E       		.byte	0x1e
 5512 03b5 03       		.byte	0x3
 5513 03b6 00000000 		.4byte	cy_ipc_pipe_epArray
 5514 03ba 06       		.byte	0x6
 5515 03bb 22       		.byte	0x22
 5516 03bc 9F       		.byte	0x9f
 5517 03bd 00000000 		.4byte	0
 5518 03c1 00000000 		.4byte	0
 5519              	.LLST22:
 5520 03c5 48000000 		.4byte	.LVL46
 5521 03c9 4A000000 		.4byte	.LVL47
 5522 03cd 0100     		.2byte	0x1
 5523 03cf 52       		.byte	0x52
 5524 03d0 4A000000 		.4byte	.LVL47
 5525 03d4 54000000 		.4byte	.LVL48
 5526 03d8 0200     		.2byte	0x2
 5527 03da 70       		.byte	0x70
 5528 03db 10       		.sleb128 16
 5529 03dc 00000000 		.4byte	0
 5530 03e0 00000000 		.4byte	0
 5531              	.LLST23:
 5532 03e4 5E000000 		.4byte	.LVL51
 5533 03e8 60000000 		.4byte	.LVL52
 5534 03ec 0100     		.2byte	0x1
 5535 03ee 54       		.byte	0x54
 5536 03ef 00000000 		.4byte	0
 5537 03f3 00000000 		.4byte	0
 5538              	.LLST24:
 5539 03f7 5E000000 		.4byte	.LVL51
 5540 03fb 60000000 		.4byte	.LVL52
 5541 03ff 0100     		.2byte	0x1
 5542 0401 53       		.byte	0x53
 5543 0402 00000000 		.4byte	0
 5544 0406 00000000 		.4byte	0
 5545              	.LLST25:
 5546 040a 68000000 		.4byte	.LVL53
 5547 040e 7C000000 		.4byte	.LVL57
 5548 0412 0100     		.2byte	0x1
 5549 0414 56       		.byte	0x56
 5550 0415 00000000 		.4byte	0
 5551 0419 00000000 		.4byte	0
 5552              	.LLST26:
 5553 041d 68000000 		.4byte	.LVL53
 5554 0421 7C000000 		.4byte	.LVL57
 5555 0425 0100     		.2byte	0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 174


 5556 0427 54       		.byte	0x54
 5557 0428 00000000 		.4byte	0
 5558 042c 00000000 		.4byte	0
 5559              	.LLST27:
 5560 0430 00000000 		.4byte	.LVL65
 5561 0434 14000000 		.4byte	.LVL67
 5562 0438 0100     		.2byte	0x1
 5563 043a 50       		.byte	0x50
 5564 043b 14000000 		.4byte	.LVL67
 5565 043f 44000000 		.4byte	.LVL74
 5566 0443 0100     		.2byte	0x1
 5567 0445 55       		.byte	0x55
 5568 0446 44000000 		.4byte	.LVL74
 5569 044a 50000000 		.4byte	.LFE161
 5570 044e 0400     		.2byte	0x4
 5571 0450 F3       		.byte	0xf3
 5572 0451 01       		.uleb128 0x1
 5573 0452 50       		.byte	0x50
 5574 0453 9F       		.byte	0x9f
 5575 0454 00000000 		.4byte	0
 5576 0458 00000000 		.4byte	0
 5577              	.LLST28:
 5578 045c 00000000 		.4byte	.LVL65
 5579 0460 12000000 		.4byte	.LVL66
 5580 0464 0100     		.2byte	0x1
 5581 0466 51       		.byte	0x51
 5582 0467 12000000 		.4byte	.LVL66
 5583 046b 44000000 		.4byte	.LVL74
 5584 046f 0100     		.2byte	0x1
 5585 0471 57       		.byte	0x57
 5586 0472 44000000 		.4byte	.LVL74
 5587 0476 50000000 		.4byte	.LFE161
 5588 047a 0400     		.2byte	0x4
 5589 047c F3       		.byte	0xf3
 5590 047d 01       		.uleb128 0x1
 5591 047e 51       		.byte	0x51
 5592 047f 9F       		.byte	0x9f
 5593 0480 00000000 		.4byte	0
 5594 0484 00000000 		.4byte	0
 5595              	.LLST29:
 5596 0488 00000000 		.4byte	.LVL65
 5597 048c 17000000 		.4byte	.LVL68-1
 5598 0490 0100     		.2byte	0x1
 5599 0492 52       		.byte	0x52
 5600 0493 17000000 		.4byte	.LVL68-1
 5601 0497 44000000 		.4byte	.LVL74
 5602 049b 0100     		.2byte	0x1
 5603 049d 56       		.byte	0x56
 5604 049e 44000000 		.4byte	.LVL74
 5605 04a2 50000000 		.4byte	.LFE161
 5606 04a6 0400     		.2byte	0x4
 5607 04a8 F3       		.byte	0xf3
 5608 04a9 01       		.uleb128 0x1
 5609 04aa 52       		.byte	0x52
 5610 04ab 9F       		.byte	0x9f
 5611 04ac 00000000 		.4byte	0
 5612 04b0 00000000 		.4byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 175


 5613              	.LLST30:
 5614 04b4 3C000000 		.4byte	.LVL71
 5615 04b8 40000000 		.4byte	.LVL72
 5616 04bc 0200     		.2byte	0x2
 5617 04be 30       		.byte	0x30
 5618 04bf 9F       		.byte	0x9f
 5619 04c0 42000000 		.4byte	.LVL73
 5620 04c4 50000000 		.4byte	.LFE161
 5621 04c8 0100     		.2byte	0x1
 5622 04ca 50       		.byte	0x50
 5623 04cb 00000000 		.4byte	0
 5624 04cf 00000000 		.4byte	0
 5625              	.LLST31:
 5626 04d3 22000000 		.4byte	.LVL69
 5627 04d7 44000000 		.4byte	.LVL74
 5628 04db 0100     		.2byte	0x1
 5629 04dd 54       		.byte	0x54
 5630 04de 00000000 		.4byte	0
 5631 04e2 00000000 		.4byte	0
 5632              	.LLST32:
 5633 04e6 00000000 		.4byte	.LVL75
 5634 04ea 12000000 		.4byte	.LVL77
 5635 04ee 0100     		.2byte	0x1
 5636 04f0 50       		.byte	0x50
 5637 04f1 12000000 		.4byte	.LVL77
 5638 04f5 20000000 		.4byte	.LVL79
 5639 04f9 0100     		.2byte	0x1
 5640 04fb 54       		.byte	0x54
 5641 04fc 20000000 		.4byte	.LVL79
 5642 0500 2C000000 		.4byte	.LFE162
 5643 0504 0400     		.2byte	0x4
 5644 0506 F3       		.byte	0xf3
 5645 0507 01       		.uleb128 0x1
 5646 0508 50       		.byte	0x50
 5647 0509 9F       		.byte	0x9f
 5648 050a 00000000 		.4byte	0
 5649 050e 00000000 		.4byte	0
 5650              	.LLST33:
 5651 0512 00000000 		.4byte	.LVL75
 5652 0516 10000000 		.4byte	.LVL76
 5653 051a 0100     		.2byte	0x1
 5654 051c 51       		.byte	0x51
 5655 051d 10000000 		.4byte	.LVL76
 5656 0521 24000000 		.4byte	.LVL80
 5657 0525 0100     		.2byte	0x1
 5658 0527 55       		.byte	0x55
 5659 0528 24000000 		.4byte	.LVL80
 5660 052c 2C000000 		.4byte	.LFE162
 5661 0530 0F00     		.2byte	0xf
 5662 0532 72       		.byte	0x72
 5663 0533 00       		.sleb128 0
 5664 0534 F3       		.byte	0xf3
 5665 0535 01       		.uleb128 0x1
 5666 0536 50       		.byte	0x50
 5667 0537 1E       		.byte	0x1e
 5668 0538 03       		.byte	0x3
 5669 0539 00000000 		.4byte	cy_ipc_pipe_epArray
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 176


 5670 053d 06       		.byte	0x6
 5671 053e 22       		.byte	0x22
 5672 053f 23       		.byte	0x23
 5673 0540 28       		.uleb128 0x28
 5674 0541 00000000 		.4byte	0
 5675 0545 00000000 		.4byte	0
 5676              	.LLST34:
 5677 0549 20000000 		.4byte	.LVL79
 5678 054d 24000000 		.4byte	.LVL80
 5679 0551 0100     		.2byte	0x1
 5680 0553 54       		.byte	0x54
 5681 0554 24000000 		.4byte	.LVL80
 5682 0558 2C000000 		.4byte	.LFE162
 5683 055c 0E00     		.2byte	0xe
 5684 055e 72       		.byte	0x72
 5685 055f 00       		.sleb128 0
 5686 0560 F3       		.byte	0xf3
 5687 0561 01       		.uleb128 0x1
 5688 0562 50       		.byte	0x50
 5689 0563 1E       		.byte	0x1e
 5690 0564 03       		.byte	0x3
 5691 0565 00000000 		.4byte	cy_ipc_pipe_epArray
 5692 0569 06       		.byte	0x6
 5693 056a 22       		.byte	0x22
 5694 056b 9F       		.byte	0x9f
 5695 056c 00000000 		.4byte	0
 5696 0570 00000000 		.4byte	0
 5697              	.LLST35:
 5698 0574 00000000 		.4byte	.LVL81
 5699 0578 12000000 		.4byte	.LVL83
 5700 057c 0100     		.2byte	0x1
 5701 057e 50       		.byte	0x50
 5702 057f 12000000 		.4byte	.LVL83
 5703 0583 B4000000 		.4byte	.LVL110
 5704 0587 0100     		.2byte	0x1
 5705 0589 54       		.byte	0x54
 5706 058a B4000000 		.4byte	.LVL110
 5707 058e BC000000 		.4byte	.LFE164
 5708 0592 0400     		.2byte	0x4
 5709 0594 F3       		.byte	0xf3
 5710 0595 01       		.uleb128 0x1
 5711 0596 50       		.byte	0x50
 5712 0597 9F       		.byte	0x9f
 5713 0598 00000000 		.4byte	0
 5714 059c 00000000 		.4byte	0
 5715              	.LLST36:
 5716 05a0 6E000000 		.4byte	.LVL96
 5717 05a4 7A000000 		.4byte	.LVL97
 5718 05a8 0100     		.2byte	0x1
 5719 05aa 53       		.byte	0x53
 5720 05ab 7A000000 		.4byte	.LVL97
 5721 05af 7D000000 		.4byte	.LVL98-1
 5722 05b3 0800     		.2byte	0x8
 5723 05b5 70       		.byte	0x70
 5724 05b6 00       		.sleb128 0
 5725 05b7 94       		.byte	0x94
 5726 05b8 01       		.byte	0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 177


 5727 05b9 08       		.byte	0x8
 5728 05ba FF       		.byte	0xff
 5729 05bb 1A       		.byte	0x1a
 5730 05bc 9F       		.byte	0x9f
 5731 05bd 00000000 		.4byte	0
 5732 05c1 00000000 		.4byte	0
 5733              	.LLST37:
 5734 05c5 08000000 		.4byte	.LVL82
 5735 05c9 6C000000 		.4byte	.LVL95
 5736 05cd 0200     		.2byte	0x2
 5737 05cf 30       		.byte	0x30
 5738 05d0 9F       		.byte	0x9f
 5739 05d1 6C000000 		.4byte	.LVL95
 5740 05d5 80000000 		.4byte	.LVL99
 5741 05d9 0100     		.2byte	0x1
 5742 05db 56       		.byte	0x56
 5743 05dc 80000000 		.4byte	.LVL99
 5744 05e0 82000000 		.4byte	.LVL100
 5745 05e4 0200     		.2byte	0x2
 5746 05e6 30       		.byte	0x30
 5747 05e7 9F       		.byte	0x9f
 5748 05e8 82000000 		.4byte	.LVL100
 5749 05ec 8A000000 		.4byte	.LVL101
 5750 05f0 0100     		.2byte	0x1
 5751 05f2 56       		.byte	0x56
 5752 05f3 00000000 		.4byte	0
 5753 05f7 00000000 		.4byte	0
 5754              	.LLST38:
 5755 05fb 7A000000 		.4byte	.LVL97
 5756 05ff 7D000000 		.4byte	.LVL98-1
 5757 0603 0100     		.2byte	0x1
 5758 0605 53       		.byte	0x53
 5759 0606 00000000 		.4byte	0
 5760 060a 00000000 		.4byte	0
 5761              	.LLST39:
 5762 060e 42000000 		.4byte	.LVL88
 5763 0612 44000000 		.4byte	.LVL89
 5764 0616 0100     		.2byte	0x1
 5765 0618 53       		.byte	0x53
 5766 0619 00000000 		.4byte	0
 5767 061d 00000000 		.4byte	0
 5768              	.LLST40:
 5769 0621 50000000 		.4byte	.LVL90
 5770 0625 5A000000 		.4byte	.LVL91
 5771 0629 0100     		.2byte	0x1
 5772 062b 50       		.byte	0x50
 5773 062c 00000000 		.4byte	0
 5774 0630 00000000 		.4byte	0
 5775              	.LLST41:
 5776 0634 5E000000 		.4byte	.LVL92
 5777 0638 60000000 		.4byte	.LVL93
 5778 063c 0300     		.2byte	0x3
 5779 063e 91       		.byte	0x91
 5780 063f 6C       		.sleb128 -20
 5781 0640 9F       		.byte	0x9f
 5782 0641 60000000 		.4byte	.LVL93
 5783 0645 63000000 		.4byte	.LVL94-1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 178


 5784 0649 0100     		.2byte	0x1
 5785 064b 51       		.byte	0x51
 5786 064c 63000000 		.4byte	.LVL94-1
 5787 0650 64000000 		.4byte	.LVL94
 5788 0654 0300     		.2byte	0x3
 5789 0656 91       		.byte	0x91
 5790 0657 6C       		.sleb128 -20
 5791 0658 9F       		.byte	0x9f
 5792 0659 00000000 		.4byte	0
 5793 065d 00000000 		.4byte	0
 5794              	.LLST42:
 5795 0661 5E000000 		.4byte	.LVL92
 5796 0665 63000000 		.4byte	.LVL94-1
 5797 0669 0100     		.2byte	0x1
 5798 066b 50       		.byte	0x50
 5799 066c 00000000 		.4byte	0
 5800 0670 00000000 		.4byte	0
 5801              	.LLST43:
 5802 0674 8A000000 		.4byte	.LVL101
 5803 0678 8C000000 		.4byte	.LVL102
 5804 067c 0100     		.2byte	0x1
 5805 067e 55       		.byte	0x55
 5806 067f 00000000 		.4byte	0
 5807 0683 00000000 		.4byte	0
 5808              	.LLST44:
 5809 0687 90000000 		.4byte	.LVL103
 5810 068b 96000000 		.4byte	.LVL105
 5811 068f 0200     		.2byte	0x2
 5812 0691 30       		.byte	0x30
 5813 0692 9F       		.byte	0x9f
 5814 0693 00000000 		.4byte	0
 5815 0697 00000000 		.4byte	0
 5816              	.LLST45:
 5817 069b 90000000 		.4byte	.LVL103
 5818 069f 92000000 		.4byte	.LVL104
 5819 06a3 0100     		.2byte	0x1
 5820 06a5 55       		.byte	0x55
 5821 06a6 00000000 		.4byte	0
 5822 06aa 00000000 		.4byte	0
 5823              	.LLST46:
 5824 06ae 90000000 		.4byte	.LVL103
 5825 06b2 96000000 		.4byte	.LVL105
 5826 06b6 0100     		.2byte	0x1
 5827 06b8 53       		.byte	0x53
 5828 06b9 00000000 		.4byte	0
 5829 06bd 00000000 		.4byte	0
 5830              	.LLST47:
 5831 06c1 AE000000 		.4byte	.LVL108
 5832 06c5 B0000000 		.4byte	.LVL109
 5833 06c9 0100     		.2byte	0x1
 5834 06cb 53       		.byte	0x53
 5835 06cc 00000000 		.4byte	0
 5836 06d0 00000000 		.4byte	0
 5837              	.LLST48:
 5838 06d4 00000000 		.4byte	.LVL111
 5839 06d8 10000000 		.4byte	.LVL112
 5840 06dc 0100     		.2byte	0x1
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 179


 5841 06de 50       		.byte	0x50
 5842 06df 10000000 		.4byte	.LVL112
 5843 06e3 24000000 		.4byte	.LVL117
 5844 06e7 0100     		.2byte	0x1
 5845 06e9 54       		.byte	0x54
 5846 06ea 24000000 		.4byte	.LVL117
 5847 06ee 2C000000 		.4byte	.LFE163
 5848 06f2 0400     		.2byte	0x4
 5849 06f4 F3       		.byte	0xf3
 5850 06f5 01       		.uleb128 0x1
 5851 06f6 50       		.byte	0x50
 5852 06f7 9F       		.byte	0x9f
 5853 06f8 00000000 		.4byte	0
 5854 06fc 00000000 		.4byte	0
 5855              	.LLST49:
 5856 0700 18000000 		.4byte	.LVL114
 5857 0704 1E000000 		.4byte	.LVL115
 5858 0708 0900     		.2byte	0x9
 5859 070a 74       		.byte	0x74
 5860 070b 00       		.sleb128 0
 5861 070c 08       		.byte	0x8
 5862 070d 2C       		.byte	0x2c
 5863 070e 1E       		.byte	0x1e
 5864 070f 73       		.byte	0x73
 5865 0710 00       		.sleb128 0
 5866 0711 22       		.byte	0x22
 5867 0712 9F       		.byte	0x9f
 5868 0713 1E000000 		.4byte	.LVL115
 5869 0717 21000000 		.4byte	.LVL116-1
 5870 071b 0100     		.2byte	0x1
 5871 071d 50       		.byte	0x50
 5872 071e 00000000 		.4byte	0
 5873 0722 00000000 		.4byte	0
 5874              	.LLST50:
 5875 0726 00000000 		.4byte	.LVL118
 5876 072a 10000000 		.4byte	.LVL119
 5877 072e 0100     		.2byte	0x1
 5878 0730 50       		.byte	0x50
 5879 0731 10000000 		.4byte	.LVL119
 5880 0735 1E000000 		.4byte	.LVL121
 5881 0739 0100     		.2byte	0x1
 5882 073b 54       		.byte	0x54
 5883 073c 1E000000 		.4byte	.LVL121
 5884 0740 54000000 		.4byte	.LFE165
 5885 0744 0400     		.2byte	0x4
 5886 0746 F3       		.byte	0xf3
 5887 0747 01       		.uleb128 0x1
 5888 0748 50       		.byte	0x50
 5889 0749 9F       		.byte	0x9f
 5890 074a 00000000 		.4byte	0
 5891 074e 00000000 		.4byte	0
 5892              	.LLST51:
 5893 0752 1E000000 		.4byte	.LVL121
 5894 0756 46000000 		.4byte	.LVL125
 5895 075a 0100     		.2byte	0x1
 5896 075c 54       		.byte	0x54
 5897 075d 00000000 		.4byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 180


 5898 0761 00000000 		.4byte	0
 5899              	.LLST52:
 5900 0765 22000000 		.4byte	.LVL122
 5901 0769 2C000000 		.4byte	.LVL123
 5902 076d 0100     		.2byte	0x1
 5903 076f 53       		.byte	0x53
 5904 0770 2C000000 		.4byte	.LVL123
 5905 0774 3A000000 		.4byte	.LVL124
 5906 0778 0200     		.2byte	0x2
 5907 077a 74       		.byte	0x74
 5908 077b 0C       		.sleb128 12
 5909 077c 00000000 		.4byte	0
 5910 0780 00000000 		.4byte	0
 5911              	.LLST53:
 5912 0784 00000000 		.4byte	.LVL126
 5913 0788 10000000 		.4byte	.LVL127
 5914 078c 0100     		.2byte	0x1
 5915 078e 50       		.byte	0x50
 5916 078f 10000000 		.4byte	.LVL127
 5917 0793 1E000000 		.4byte	.LVL129
 5918 0797 0100     		.2byte	0x1
 5919 0799 54       		.byte	0x54
 5920 079a 1E000000 		.4byte	.LVL129
 5921 079e 48000000 		.4byte	.LFE166
 5922 07a2 0400     		.2byte	0x4
 5923 07a4 F3       		.byte	0xf3
 5924 07a5 01       		.uleb128 0x1
 5925 07a6 50       		.byte	0x50
 5926 07a7 9F       		.byte	0x9f
 5927 07a8 00000000 		.4byte	0
 5928 07ac 00000000 		.4byte	0
 5929              	.LLST54:
 5930 07b0 1E000000 		.4byte	.LVL129
 5931 07b4 3C000000 		.4byte	.LVL133
 5932 07b8 0100     		.2byte	0x1
 5933 07ba 54       		.byte	0x54
 5934 07bb 00000000 		.4byte	0
 5935 07bf 00000000 		.4byte	0
 5936              	.LLST55:
 5937 07c3 22000000 		.4byte	.LVL130
 5938 07c7 2C000000 		.4byte	.LVL131
 5939 07cb 0100     		.2byte	0x1
 5940 07cd 53       		.byte	0x53
 5941 07ce 2C000000 		.4byte	.LVL131
 5942 07d2 38000000 		.4byte	.LVL132
 5943 07d6 0200     		.2byte	0x2
 5944 07d8 74       		.byte	0x74
 5945 07d9 0C       		.sleb128 12
 5946 07da 00000000 		.4byte	0
 5947 07de 00000000 		.4byte	0
 5948              		.section	.debug_aranges,"",%progbits
 5949 0000 64000000 		.4byte	0x64
 5950 0004 0200     		.2byte	0x2
 5951 0006 00000000 		.4byte	.Ldebug_info0
 5952 000a 04       		.byte	0x4
 5953 000b 00       		.byte	0
 5954 000c 0000     		.2byte	0
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 181


 5955 000e 0000     		.2byte	0
 5956 0010 00000000 		.4byte	.LFB157
 5957 0014 10000000 		.4byte	.LFE157-.LFB157
 5958 0018 00000000 		.4byte	.LFB159
 5959 001c D0000000 		.4byte	.LFE159-.LFB159
 5960 0020 00000000 		.4byte	.LFB158
 5961 0024 B4000000 		.4byte	.LFE158-.LFB158
 5962 0028 00000000 		.4byte	.LFB160
 5963 002c A4000000 		.4byte	.LFE160-.LFB160
 5964 0030 00000000 		.4byte	.LFB161
 5965 0034 50000000 		.4byte	.LFE161-.LFB161
 5966 0038 00000000 		.4byte	.LFB162
 5967 003c 2C000000 		.4byte	.LFE162-.LFB162
 5968 0040 00000000 		.4byte	.LFB164
 5969 0044 BC000000 		.4byte	.LFE164-.LFB164
 5970 0048 00000000 		.4byte	.LFB163
 5971 004c 2C000000 		.4byte	.LFE163-.LFB163
 5972 0050 00000000 		.4byte	.LFB165
 5973 0054 54000000 		.4byte	.LFE165-.LFB165
 5974 0058 00000000 		.4byte	.LFB166
 5975 005c 48000000 		.4byte	.LFE166-.LFB166
 5976 0060 00000000 		.4byte	0
 5977 0064 00000000 		.4byte	0
 5978              		.section	.debug_ranges,"",%progbits
 5979              	.Ldebug_ranges0:
 5980 0000 00000000 		.4byte	.LFB157
 5981 0004 10000000 		.4byte	.LFE157
 5982 0008 00000000 		.4byte	.LFB159
 5983 000c D0000000 		.4byte	.LFE159
 5984 0010 00000000 		.4byte	.LFB158
 5985 0014 B4000000 		.4byte	.LFE158
 5986 0018 00000000 		.4byte	.LFB160
 5987 001c A4000000 		.4byte	.LFE160
 5988 0020 00000000 		.4byte	.LFB161
 5989 0024 50000000 		.4byte	.LFE161
 5990 0028 00000000 		.4byte	.LFB162
 5991 002c 2C000000 		.4byte	.LFE162
 5992 0030 00000000 		.4byte	.LFB164
 5993 0034 BC000000 		.4byte	.LFE164
 5994 0038 00000000 		.4byte	.LFB163
 5995 003c 2C000000 		.4byte	.LFE163
 5996 0040 00000000 		.4byte	.LFB165
 5997 0044 54000000 		.4byte	.LFE165
 5998 0048 00000000 		.4byte	.LFB166
 5999 004c 48000000 		.4byte	.LFE166
 6000 0050 00000000 		.4byte	0
 6001 0054 00000000 		.4byte	0
 6002              		.section	.debug_line,"",%progbits
 6003              	.Ldebug_line0:
 6004 0000 62050000 		.section	.debug_str,"MS",%progbits,1
 6004      02000903 
 6004      00000201 
 6004      FB0E0D00 
 6004      01010101 
 6005              	.LASF79:
 6006 0000 666C6173 		.ascii	"flashCtlMainWs1Freq\000"
 6006      6843746C 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 182


 6006      4D61696E 
 6006      57733146 
 6006      72657100 
 6007              	.LASF185:
 6008 0014 63707573 		.ascii	"cpuss_interrupts_dw0_2_IRQn\000"
 6008      735F696E 
 6008      74657272 
 6008      75707473 
 6008      5F647730 
 6009              	.LASF308:
 6010 0030 63795F73 		.ascii	"cy_stc_sysint_t\000"
 6010      74635F73 
 6010      7973696E 
 6010      745F7400 
 6011              	.LASF148:
 6012 0040 696F7373 		.ascii	"ioss_interrupt_gpio_IRQn\000"
 6012      5F696E74 
 6012      65727275 
 6012      70745F67 
 6012      70696F5F 
 6013              	.LASF353:
 6014 0059 43795F49 		.ascii	"Cy_IPC_Drv_LockAcquire\000"
 6014      50435F44 
 6014      72765F4C 
 6014      6F636B41 
 6014      63717569 
 6015              	.LASF246:
 6016 0070 74637077 		.ascii	"tcpwm_1_interrupts_15_IRQn\000"
 6016      6D5F315F 
 6016      696E7465 
 6016      72727570 
 6016      74735F31 
 6017              	.LASF121:
 6018 008b 6970634C 		.ascii	"ipcLockStatusOffset\000"
 6018      6F636B53 
 6018      74617475 
 6018      734F6666 
 6018      73657400 
 6019              	.LASF410:
 6020 009f 63795F64 		.ascii	"cy_device\000"
 6020      65766963 
 6020      6500
 6021              	.LASF359:
 6022 00a9 64617461 		.ascii	"dataValue\000"
 6022      56616C75 
 6022      6500
 6023              	.LASF265:
 6024 00b3 7564625F 		.ascii	"udb_interrupts_10_IRQn\000"
 6024      696E7465 
 6024      72727570 
 6024      74735F31 
 6024      305F4952 
 6025              	.LASF354:
 6026 00ca 62617365 		.ascii	"base\000"
 6026      00
 6027              	.LASF106:
 6028 00cf 63707573 		.ascii	"cpussCm0ClockCtlOffset\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 183


 6028      73436D30 
 6028      436C6F63 
 6028      6B43746C 
 6028      4F666673 
 6029              	.LASF190:
 6030 00e6 63707573 		.ascii	"cpuss_interrupts_dw0_7_IRQn\000"
 6030      735F696E 
 6030      74657272 
 6030      75707473 
 6030      5F647730 
 6031              	.LASF300:
 6032 0102 63686172 		.ascii	"char\000"
 6032      00
 6033              	.LASF288:
 6034 0107 49435052 		.ascii	"ICPR\000"
 6034      00
 6035              	.LASF159:
 6036 010c 63707573 		.ascii	"cpuss_interrupts_ipc_1_IRQn\000"
 6036      735F696E 
 6036      74657272 
 6036      75707473 
 6036      5F697063 
 6037              	.LASF391:
 6038 0128 72657475 		.ascii	"returnStatus\000"
 6038      726E5374 
 6038      61747573 
 6038      00
 6039              	.LASF356:
 6040 0135 43795F49 		.ascii	"Cy_IPC_Drv_AcquireNotify\000"
 6040      50435F44 
 6040      72765F41 
 6040      63717569 
 6040      72654E6F 
 6041              	.LASF177:
 6042 014e 7363625F 		.ascii	"scb_3_interrupt_IRQn\000"
 6042      335F696E 
 6042      74657272 
 6042      7570745F 
 6042      4952516E 
 6043              	.LASF207:
 6044 0163 63707573 		.ascii	"cpuss_interrupts_dw1_8_IRQn\000"
 6044      735F696E 
 6044      74657272 
 6044      75707473 
 6044      5F647731 
 6045              	.LASF213:
 6046 017f 63707573 		.ascii	"cpuss_interrupts_dw1_14_IRQn\000"
 6046      735F696E 
 6046      74657272 
 6046      75707473 
 6046      5F647731 
 6047              	.LASF397:
 6048 019c 43795F49 		.ascii	"Cy_IPC_Pipe_RegisterCallback\000"
 6048      50435F50 
 6048      6970655F 
 6048      52656769 
 6048      73746572 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 184


 6049              	.LASF420:
 6050 01b9 43795F53 		.ascii	"Cy_SysInt_Init\000"
 6050      7973496E 
 6050      745F496E 
 6050      697400
 6051              	.LASF352:
 6052 01c8 43795F49 		.ascii	"Cy_IPC_Drv_GetIntrBaseAddr\000"
 6052      50435F44 
 6052      72765F47 
 6052      6574496E 
 6052      74724261 
 6053              	.LASF329:
 6054 01e3 63795F73 		.ascii	"cy_stc_ipc_pipe_ep_config_t\000"
 6054      74635F69 
 6054      70635F70 
 6054      6970655F 
 6054      65705F63 
 6055              	.LASF114:
 6056 01ff 63707573 		.ascii	"cpussCm0NmiCtlOffset\000"
 6056      73436D30 
 6056      4E6D6943 
 6056      746C4F66 
 6056      66736574 
 6057              	.LASF84:
 6058 0214 64774368 		.ascii	"dwChSize\000"
 6058      53697A65 
 6058      00
 6059              	.LASF389:
 6060 021d 66726F6D 		.ascii	"fromAddr\000"
 6060      41646472 
 6060      00
 6061              	.LASF319:
 6062 0226 636C6965 		.ascii	"clientCount\000"
 6062      6E74436F 
 6062      756E7400 
 6063              	.LASF422:
 6064 0232 43795F49 		.ascii	"Cy_IPC_Drv_LockRelease\000"
 6064      50435F44 
 6064      72765F4C 
 6064      6F636B52 
 6064      656C6561 
 6065              	.LASF13:
 6066 0249 756E7369 		.ascii	"unsigned int\000"
 6066      676E6564 
 6066      20696E74 
 6066      00
 6067              	.LASF169:
 6068 0256 63707573 		.ascii	"cpuss_interrupts_ipc_11_IRQn\000"
 6068      735F696E 
 6068      74657272 
 6068      75707473 
 6068      5F697063 
 6069              	.LASF66:
 6070 0273 736D6966 		.ascii	"smifDeviceNr\000"
 6070      44657669 
 6070      63654E72 
 6070      00
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 185


 6071              	.LASF296:
 6072 0280 4950435F 		.ascii	"IPC_INTR_STRUCT_Type\000"
 6072      494E5452 
 6072      5F535452 
 6072      5543545F 
 6072      54797065 
 6073              	.LASF96:
 6074 0295 70657269 		.ascii	"periDivCmdPaTypeSelPos\000"
 6074      44697643 
 6074      6D645061 
 6074      54797065 
 6074      53656C50 
 6075              	.LASF238:
 6076 02ac 74637077 		.ascii	"tcpwm_1_interrupts_7_IRQn\000"
 6076      6D5F315F 
 6076      696E7465 
 6076      72727570 
 6076      74735F37 
 6077              	.LASF303:
 6078 02c6 43595F49 		.ascii	"CY_IPC_DRV_SUCCESS\000"
 6078      50435F44 
 6078      52565F53 
 6078      55434345 
 6078      535300
 6079              	.LASF390:
 6080 02d9 63616C6C 		.ascii	"callBackPtr\000"
 6080      4261636B 
 6080      50747200 
 6081              	.LASF7:
 6082 02e5 5F5F696E 		.ascii	"__int32_t\000"
 6082      7433325F 
 6082      7400
 6083              	.LASF156:
 6084 02ef 70617373 		.ascii	"pass_interrupt_ctbs_IRQn\000"
 6084      5F696E74 
 6084      65727275 
 6084      70745F63 
 6084      7462735F 
 6085              	.LASF62:
 6086 0308 73727373 		.ascii	"srssNumClkpath\000"
 6086      4E756D43 
 6086      6C6B7061 
 6086      746800
 6087              	.LASF423:
 6088 0317 474E5520 		.ascii	"GNU C11 5.4.1 20160609 (release) [ARM/embedded-5-br"
 6088      43313120 
 6088      352E342E 
 6088      31203230 
 6088      31363036 
 6089 034a 616E6368 		.ascii	"anch revision 237715] -mcpu=cortex-m4 -mfloat-abi=s"
 6089      20726576 
 6089      6973696F 
 6089      6E203233 
 6089      37373135 
 6090 037d 6F667466 		.ascii	"oftfp -mfpu=fpv4-sp-d16 -mthumb -g -Og -ffunction-s"
 6090      70202D6D 
 6090      6670753D 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 186


 6090      66707634 
 6090      2D73702D 
 6091 03b0 65637469 		.ascii	"ections -ffat-lto-objects\000"
 6091      6F6E7320 
 6091      2D666661 
 6091      742D6C74 
 6091      6F2D6F62 
 6092              	.LASF36:
 6093 03ca 63707573 		.ascii	"cpussBase\000"
 6093      73426173 
 6093      6500
 6094              	.LASF358:
 6095 03d4 43795F49 		.ascii	"Cy_IPC_Drv_WriteDataValue\000"
 6095      50435F44 
 6095      72765F57 
 6095      72697465 
 6095      44617461 
 6096              	.LASF60:
 6097 03ee 63707573 		.ascii	"cpussFmIrq\000"
 6097      73466D49 
 6097      727100
 6098              	.LASF153:
 6099 03f9 73727373 		.ascii	"srss_interrupt_mcwdt_1_IRQn\000"
 6099      5F696E74 
 6099      65727275 
 6099      70745F6D 
 6099      63776474 
 6100              	.LASF348:
 6101 0415 5F5F4953 		.ascii	"__ISB\000"
 6101      4200
 6102              	.LASF135:
 6103 041b 696F7373 		.ascii	"ioss_interrupts_gpio_2_IRQn\000"
 6103      5F696E74 
 6103      65727275 
 6103      7074735F 
 6103      6770696F 
 6104              	.LASF61:
 6105 0437 63707573 		.ascii	"cpussNotConnectedIrq\000"
 6105      734E6F74 
 6105      436F6E6E 
 6105      65637465 
 6105      64497271 
 6106              	.LASF350:
 6107 044c 69706349 		.ascii	"ipcIntrIndex\000"
 6107      6E747249 
 6107      6E646578 
 6107      00
 6108              	.LASF4:
 6109 0459 73686F72 		.ascii	"short int\000"
 6109      7420696E 
 6109      7400
 6110              	.LASF254:
 6111 0463 74637077 		.ascii	"tcpwm_1_interrupts_23_IRQn\000"
 6111      6D5F315F 
 6111      696E7465 
 6111      72727570 
 6111      74735F32 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 187


 6112              	.LASF272:
 6113 047e 61756469 		.ascii	"audioss_interrupt_i2s_IRQn\000"
 6113      6F73735F 
 6113      696E7465 
 6113      72727570 
 6113      745F6932 
 6114              	.LASF372:
 6115 0499 43795F49 		.ascii	"Cy_IPC_Drv_SetInterruptMask\000"
 6115      50435F44 
 6115      72765F53 
 6115      6574496E 
 6115      74657272 
 6116              	.LASF327:
 6117 04b5 65704164 		.ascii	"epAddress\000"
 6117      64726573 
 6117      7300
 6118              	.LASF269:
 6119 04bf 7564625F 		.ascii	"udb_interrupts_14_IRQn\000"
 6119      696E7465 
 6119      72727570 
 6119      74735F31 
 6119      345F4952 
 6120              	.LASF92:
 6121 04d6 70657269 		.ascii	"periTrGrSize\000"
 6121      54724772 
 6121      53697A65 
 6121      00
 6122              	.LASF230:
 6123 04e3 74637077 		.ascii	"tcpwm_0_interrupts_7_IRQn\000"
 6123      6D5F305F 
 6123      696E7465 
 6123      72727570 
 6123      74735F37 
 6124              	.LASF349:
 6125 04fd 5F5F4453 		.ascii	"__DSB\000"
 6125      4200
 6126              	.LASF367:
 6127 0503 43795F49 		.ascii	"Cy_IPC_Drv_ExtractReleaseMask\000"
 6127      50435F44 
 6127      72765F45 
 6127      78747261 
 6127      63745265 
 6128              	.LASF95:
 6129 0521 70657269 		.ascii	"periDivCmdPaDivSelPos\000"
 6129      44697643 
 6129      6D645061 
 6129      44697653 
 6129      656C506F 
 6130              	.LASF29:
 6131 0537 494E5452 		.ascii	"INTR_SET\000"
 6131      5F534554 
 6131      00
 6132              	.LASF72:
 6133 0540 63727970 		.ascii	"cryptoMemSize\000"
 6133      746F4D65 
 6133      6D53697A 
 6133      6500
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 188


 6134              	.LASF118:
 6135 054e 63707573 		.ascii	"cpussRam1Ctl0\000"
 6135      7352616D 
 6135      3143746C 
 6135      3000
 6136              	.LASF199:
 6137 055c 63707573 		.ascii	"cpuss_interrupts_dw1_0_IRQn\000"
 6137      735F696E 
 6137      74657272 
 6137      75707473 
 6137      5F647731 
 6138              	.LASF370:
 6139 0578 43795F49 		.ascii	"Cy_IPC_Drv_GetIpcBaseAddress\000"
 6139      50435F44 
 6139      72765F47 
 6139      65744970 
 6139      63426173 
 6140              	.LASF225:
 6141 0595 74637077 		.ascii	"tcpwm_0_interrupts_2_IRQn\000"
 6141      6D5F305F 
 6141      696E7465 
 6141      72727570 
 6141      74735F32 
 6142              	.LASF131:
 6143 05af 50656E64 		.ascii	"PendSV_IRQn\000"
 6143      53565F49 
 6143      52516E00 
 6144              	.LASF24:
 6145 05bb 44415441 		.ascii	"DATA\000"
 6145      00
 6146              	.LASF54:
 6147 05c0 70726F74 		.ascii	"protVersion\000"
 6147      56657273 
 6147      696F6E00 
 6148              	.LASF26:
 6149 05cc 52455345 		.ascii	"RESERVED\000"
 6149      52564544 
 6149      00
 6150              	.LASF15:
 6151 05d5 696E7431 		.ascii	"int16_t\000"
 6151      365F7400 
 6152              	.LASF27:
 6153 05dd 4950435F 		.ascii	"IPC_STRUCT_V1_Type\000"
 6153      53545255 
 6153      43545F56 
 6153      315F5479 
 6153      706500
 6154              	.LASF94:
 6155 05f0 70657269 		.ascii	"periDivCmdTypeSelPos\000"
 6155      44697643 
 6155      6D645479 
 6155      70655365 
 6155      6C506F73 
 6156              	.LASF111:
 6157 0605 63707573 		.ascii	"cpussTrimRamCtlOffset\000"
 6157      73547269 
 6157      6D52616D 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 189


 6157      43746C4F 
 6157      66667365 
 6158              	.LASF262:
 6159 061b 7564625F 		.ascii	"udb_interrupts_7_IRQn\000"
 6159      696E7465 
 6159      72727570 
 6159      74735F37 
 6159      5F495251 
 6160              	.LASF166:
 6161 0631 63707573 		.ascii	"cpuss_interrupts_ipc_8_IRQn\000"
 6161      735F696E 
 6161      74657272 
 6161      75707473 
 6161      5F697063 
 6162              	.LASF365:
 6163 064d 43795F49 		.ascii	"Cy_IPC_Drv_ReadMsgPtr\000"
 6163      50435F44 
 6163      72765F52 
 6163      6561644D 
 6163      73675074 
 6164              	.LASF151:
 6165 0663 7363625F 		.ascii	"scb_8_interrupt_IRQn\000"
 6165      385F696E 
 6165      74657272 
 6165      7570745F 
 6165      4952516E 
 6166              	.LASF318:
 6167 0678 62757379 		.ascii	"busy\000"
 6167      00
 6168              	.LASF333:
 6169 067d 656E6470 		.ascii	"endpointsCallbacksArray\000"
 6169      6F696E74 
 6169      7343616C 
 6169      6C626163 
 6169      6B734172 
 6170              	.LASF126:
 6171 0695 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 6171      72794D61 
 6171      6E616765 
 6171      6D656E74 
 6171      5F495251 
 6172              	.LASF248:
 6173 06ab 74637077 		.ascii	"tcpwm_1_interrupts_17_IRQn\000"
 6173      6D5F315F 
 6173      696E7465 
 6173      72727570 
 6173      74735F31 
 6174              	.LASF257:
 6175 06c6 7564625F 		.ascii	"udb_interrupts_2_IRQn\000"
 6175      696E7465 
 6175      72727570 
 6175      74735F32 
 6175      5F495251 
 6176              	.LASF195:
 6177 06dc 63707573 		.ascii	"cpuss_interrupts_dw0_12_IRQn\000"
 6177      735F696E 
 6177      74657272 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 190


 6177      75707473 
 6177      5F647730 
 6178              	.LASF18:
 6179 06f9 75696E74 		.ascii	"uint32_t\000"
 6179      33325F74 
 6179      00
 6180              	.LASF339:
 6181 0702 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_PRIORITY\000"
 6181      50435F50 
 6181      4950455F 
 6181      4552524F 
 6181      525F4241 
 6182              	.LASF305:
 6183 0721 63795F65 		.ascii	"cy_en_ipcdrv_status_t\000"
 6183      6E5F6970 
 6183      63647276 
 6183      5F737461 
 6183      7475735F 
 6184              	.LASF243:
 6185 0737 74637077 		.ascii	"tcpwm_1_interrupts_12_IRQn\000"
 6185      6D5F315F 
 6185      696E7465 
 6185      72727570 
 6185      74735F31 
 6186              	.LASF140:
 6187 0752 696F7373 		.ascii	"ioss_interrupts_gpio_7_IRQn\000"
 6187      5F696E74 
 6187      65727275 
 6187      7074735F 
 6187      6770696F 
 6188              	.LASF146:
 6189 076e 696F7373 		.ascii	"ioss_interrupts_gpio_13_IRQn\000"
 6189      5F696E74 
 6189      65727275 
 6189      7074735F 
 6189      6770696F 
 6190              	.LASF270:
 6191 078b 7564625F 		.ascii	"udb_interrupts_15_IRQn\000"
 6191      696E7465 
 6191      72727570 
 6191      74735F31 
 6191      355F4952 
 6192              	.LASF104:
 6193 07a2 6770696F 		.ascii	"gpioPrtCfgOutOffset\000"
 6193      50727443 
 6193      66674F75 
 6193      744F6666 
 6193      73657400 
 6194              	.LASF282:
 6195 07b6 49534552 		.ascii	"ISER\000"
 6195      00
 6196              	.LASF220:
 6197 07bb 63707573 		.ascii	"cpuss_interrupts_cm0_cti_1_IRQn\000"
 6197      735F696E 
 6197      74657272 
 6197      75707473 
 6197      5F636D30 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 191


 6198              	.LASF301:
 6199 07db 666C6F61 		.ascii	"float\000"
 6199      7400
 6200              	.LASF47:
 6201 07e1 63727970 		.ascii	"cryptoVersion\000"
 6201      746F5665 
 6201      7273696F 
 6201      6E00
 6202              	.LASF76:
 6203 07ef 666C6173 		.ascii	"flashProgramDelay\000"
 6203      6850726F 
 6203      6772616D 
 6203      44656C61 
 6203      7900
 6204              	.LASF178:
 6205 0801 7363625F 		.ascii	"scb_4_interrupt_IRQn\000"
 6205      345F696E 
 6205      74657272 
 6205      7570745F 
 6205      4952516E 
 6206              	.LASF37:
 6207 0816 666C6173 		.ascii	"flashcBase\000"
 6207      68634261 
 6207      736500
 6208              	.LASF204:
 6209 0821 63707573 		.ascii	"cpuss_interrupts_dw1_5_IRQn\000"
 6209      735F696E 
 6209      74657272 
 6209      75707473 
 6209      5F647731 
 6210              	.LASF103:
 6211 083d 6770696F 		.ascii	"gpioPrtCfgInOffset\000"
 6211      50727443 
 6211      6667496E 
 6211      4F666673 
 6211      657400
 6212              	.LASF210:
 6213 0850 63707573 		.ascii	"cpuss_interrupts_dw1_11_IRQn\000"
 6213      735F696E 
 6213      74657272 
 6213      75707473 
 6213      5F647731 
 6214              	.LASF277:
 6215 086d 7573625F 		.ascii	"usb_interrupt_med_IRQn\000"
 6215      696E7465 
 6215      72727570 
 6215      745F6D65 
 6215      645F4952 
 6216              	.LASF75:
 6217 0884 666C6173 		.ascii	"flashWriteDelay\000"
 6217      68577269 
 6217      74654465 
 6217      6C617900 
 6218              	.LASF12:
 6219 0894 6C6F6E67 		.ascii	"long long unsigned int\000"
 6219      206C6F6E 
 6219      6720756E 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 192


 6219      7369676E 
 6219      65642069 
 6220              	.LASF100:
 6221 08ab 70657269 		.ascii	"periDiv24_5CtlOffset\000"
 6221      44697632 
 6221      345F3543 
 6221      746C4F66 
 6221      66736574 
 6222              	.LASF105:
 6223 08c0 6770696F 		.ascii	"gpioPrtCfgSioOffset\000"
 6223      50727443 
 6223      66675369 
 6223      6F4F6666 
 6223      73657400 
 6224              	.LASF171:
 6225 08d4 63707573 		.ascii	"cpuss_interrupts_ipc_13_IRQn\000"
 6225      735F696E 
 6225      74657272 
 6225      75707473 
 6225      5F697063 
 6226              	.LASF59:
 6227 08f1 63707573 		.ascii	"cpussIpc0Irq\000"
 6227      73497063 
 6227      30497271 
 6227      00
 6228              	.LASF97:
 6229 08fe 70657269 		.ascii	"periDiv8CtlOffset\000"
 6229      44697638 
 6229      43746C4F 
 6229      66667365 
 6229      7400
 6230              	.LASF240:
 6231 0910 74637077 		.ascii	"tcpwm_1_interrupts_9_IRQn\000"
 6231      6D5F315F 
 6231      696E7465 
 6231      72727570 
 6231      74735F39 
 6232              	.LASF68:
 6233 092a 65704D6F 		.ascii	"epMonitorNr\000"
 6233      6E69746F 
 6233      724E7200 
 6234              	.LASF413:
 6235 0936 5F5F7A65 		.ascii	"__zero_table_t\000"
 6235      726F5F74 
 6235      61626C65 
 6235      5F7400
 6236              	.LASF401:
 6237 0945 43795F49 		.ascii	"Cy_IPC_Drv_ClearInterrupt\000"
 6237      50435F44 
 6237      72765F43 
 6237      6C656172 
 6237      496E7465 
 6238              	.LASF5:
 6239 095f 5F5F7569 		.ascii	"__uint16_t\000"
 6239      6E743136 
 6239      5F7400
 6240              	.LASF129:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 193


 6241 096a 53564361 		.ascii	"SVCall_IRQn\000"
 6241      6C6C5F49 
 6241      52516E00 
 6242              	.LASF330:
 6243 0976 65703043 		.ascii	"ep0ConfigData\000"
 6243      6F6E6669 
 6243      67446174 
 6243      6100
 6244              	.LASF196:
 6245 0984 63707573 		.ascii	"cpuss_interrupts_dw0_13_IRQn\000"
 6245      735F696E 
 6245      74657272 
 6245      75707473 
 6245      5F647730 
 6246              	.LASF235:
 6247 09a1 74637077 		.ascii	"tcpwm_1_interrupts_4_IRQn\000"
 6247      6D5F315F 
 6247      696E7465 
 6247      72727570 
 6247      74735F34 
 6248              	.LASF32:
 6249 09bb 4950435F 		.ascii	"IPC_INTR_STRUCT_V1_Type\000"
 6249      494E5452 
 6249      5F535452 
 6249      5543545F 
 6249      56315F54 
 6250              	.LASF182:
 6251 09d3 6373645F 		.ascii	"csd_interrupt_IRQn\000"
 6251      696E7465 
 6251      72727570 
 6251      745F4952 
 6251      516E00
 6252              	.LASF425:
 6253 09e6 433A5C55 		.ascii	"C:\\Users\\Ramon\\Desktop\\Artigo\\PSoC\\Testbench\\"
 6253      73657273 
 6253      5C52616D 
 6253      6F6E5C44 
 6253      65736B74 
 6254 0a13 54657374 		.ascii	"Testbench\\Lock_in.cydsn\000"
 6254      62656E63 
 6254      685C4C6F 
 6254      636B5F69 
 6254      6E2E6379 
 6255              	.LASF361:
 6256 0a2b 696E744D 		.ascii	"intMask\000"
 6256      61736B00 
 6257              	.LASF144:
 6258 0a33 696F7373 		.ascii	"ioss_interrupts_gpio_11_IRQn\000"
 6258      5F696E74 
 6258      65727275 
 6258      7074735F 
 6258      6770696F 
 6259              	.LASF357:
 6260 0a50 6E6F7469 		.ascii	"notifyEventIntr\000"
 6260      66794576 
 6260      656E7449 
 6260      6E747200 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 194


 6261              	.LASF400:
 6262 0a60 43795F49 		.ascii	"Cy_IPC_Pipe_RegisterCallbackRel\000"
 6262      50435F50 
 6262      6970655F 
 6262      52656769 
 6262      73746572 
 6263              	.LASF366:
 6264 0a80 6D736750 		.ascii	"msgPtr\000"
 6264      747200
 6265              	.LASF44:
 6266 0a87 69706342 		.ascii	"ipcBase\000"
 6266      61736500 
 6267              	.LASF215:
 6268 0a8f 63707573 		.ascii	"cpuss_interrupts_fault_0_IRQn\000"
 6268      735F696E 
 6268      74657272 
 6268      75707473 
 6268      5F666175 
 6269              	.LASF219:
 6270 0aad 63707573 		.ascii	"cpuss_interrupts_cm0_cti_0_IRQn\000"
 6270      735F696E 
 6270      74657272 
 6270      75707473 
 6270      5F636D30 
 6271              	.LASF81:
 6272 0acd 666C6173 		.ascii	"flashCtlMainWs3Freq\000"
 6272      6843746C 
 6272      4D61696E 
 6272      57733346 
 6272      72657100 
 6273              	.LASF281:
 6274 0ae1 4952516E 		.ascii	"IRQn_Type\000"
 6274      5F547970 
 6274      6500
 6275              	.LASF63:
 6276 0aeb 73727373 		.ascii	"srssNumPll\000"
 6276      4E756D50 
 6276      6C6C00
 6277              	.LASF324:
 6278 0af6 6970634E 		.ascii	"ipcNotifierNumber\000"
 6278      6F746966 
 6278      6965724E 
 6278      756D6265 
 6278      7200
 6279              	.LASF266:
 6280 0b08 7564625F 		.ascii	"udb_interrupts_11_IRQn\000"
 6280      696E7465 
 6280      72727570 
 6280      74735F31 
 6280      315F4952 
 6281              	.LASF160:
 6282 0b1f 63707573 		.ascii	"cpuss_interrupts_ipc_2_IRQn\000"
 6282      735F696E 
 6282      74657272 
 6282      75707473 
 6282      5F697063 
 6283              	.LASF326:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 195


 6284 0b3b 6970634E 		.ascii	"ipcNotifierMuxNumber\000"
 6284      6F746966 
 6284      6965724D 
 6284      75784E75 
 6284      6D626572 
 6285              	.LASF25:
 6286 0b50 4C4F434B 		.ascii	"LOCK_STATUS\000"
 6286      5F535441 
 6286      54555300 
 6287              	.LASF328:
 6288 0b5c 6570436F 		.ascii	"epConfig\000"
 6288      6E666967 
 6288      00
 6289              	.LASF403:
 6290 0b65 636C6965 		.ascii	"clientID\000"
 6290      6E744944 
 6290      00
 6291              	.LASF74:
 6292 0b6e 666C6173 		.ascii	"flashPipeRequired\000"
 6292      68506970 
 6292      65526571 
 6292      75697265 
 6292      6400
 6293              	.LASF317:
 6294 0b80 69706349 		.ascii	"ipcIntrPtr\000"
 6294      6E747250 
 6294      747200
 6295              	.LASF23:
 6296 0b8b 4E4F5449 		.ascii	"NOTIFY\000"
 6296      465900
 6297              	.LASF377:
 6298 0b92 74686545 		.ascii	"theEpArray\000"
 6298      70417272 
 6298      617900
 6299              	.LASF364:
 6300 0b9d 5F426F6F 		.ascii	"_Bool\000"
 6300      6C00
 6301              	.LASF236:
 6302 0ba3 74637077 		.ascii	"tcpwm_1_interrupts_5_IRQn\000"
 6302      6D5F315F 
 6302      696E7465 
 6302      72727570 
 6302      74735F35 
 6303              	.LASF355:
 6304 0bbd 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 6304      49435F45 
 6304      6E61626C 
 6304      65495251 
 6304      00
 6305              	.LASF78:
 6306 0bce 666C6173 		.ascii	"flashCtlMainWs0Freq\000"
 6306      6843746C 
 6306      4D61696E 
 6306      57733046 
 6306      72657100 
 6307              	.LASF373:
 6308 0be2 69706352 		.ascii	"ipcReleaseMask\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 196


 6308      656C6561 
 6308      73654D61 
 6308      736B00
 6309              	.LASF398:
 6310 0bf1 636C6965 		.ascii	"clientId\000"
 6310      6E744964 
 6310      00
 6311              	.LASF42:
 6312 0bfa 6770696F 		.ascii	"gpioBase\000"
 6312      42617365 
 6312      00
 6313              	.LASF279:
 6314 0c03 70617373 		.ascii	"pass_interrupt_dacs_IRQn\000"
 6314      5F696E74 
 6314      65727275 
 6314      70745F64 
 6314      6163735F 
 6315              	.LASF232:
 6316 0c1c 74637077 		.ascii	"tcpwm_1_interrupts_1_IRQn\000"
 6316      6D5F315F 
 6316      696E7465 
 6316      72727570 
 6316      74735F31 
 6317              	.LASF259:
 6318 0c36 7564625F 		.ascii	"udb_interrupts_4_IRQn\000"
 6318      696E7465 
 6318      72727570 
 6318      74735F34 
 6318      5F495251 
 6319              	.LASF320:
 6320 0c4c 63616C6C 		.ascii	"callbackArray\000"
 6320      6261636B 
 6320      41727261 
 6320      7900
 6321              	.LASF273:
 6322 0c5a 61756469 		.ascii	"audioss_interrupt_pdm_IRQn\000"
 6322      6F73735F 
 6322      696E7465 
 6322      72727570 
 6322      745F7064 
 6323              	.LASF252:
 6324 0c75 74637077 		.ascii	"tcpwm_1_interrupts_21_IRQn\000"
 6324      6D5F315F 
 6324      696E7465 
 6324      72727570 
 6324      74735F32 
 6325              	.LASF193:
 6326 0c90 63707573 		.ascii	"cpuss_interrupts_dw0_10_IRQn\000"
 6326      735F696E 
 6326      74657272 
 6326      75707473 
 6326      5F647730 
 6327              	.LASF245:
 6328 0cad 74637077 		.ascii	"tcpwm_1_interrupts_14_IRQn\000"
 6328      6D5F315F 
 6328      696E7465 
 6328      72727570 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 197


 6328      74735F31 
 6329              	.LASF142:
 6330 0cc8 696F7373 		.ascii	"ioss_interrupts_gpio_9_IRQn\000"
 6330      5F696E74 
 6330      65727275 
 6330      7074735F 
 6330      6770696F 
 6331              	.LASF113:
 6332 0ce4 63707573 		.ascii	"cpussSysTickCtlOffset\000"
 6332      73537973 
 6332      5469636B 
 6332      43746C4F 
 6332      66667365 
 6333              	.LASF28:
 6334 0cfa 494E5452 		.ascii	"INTR\000"
 6334      00
 6335              	.LASF87:
 6336 0cff 64775374 		.ascii	"dwStatusChIdxPos\000"
 6336      61747573 
 6336      43684964 
 6336      78506F73 
 6336      00
 6337              	.LASF30:
 6338 0d10 494E5452 		.ascii	"INTR_MASK\000"
 6338      5F4D4153 
 6338      4B00
 6339              	.LASF189:
 6340 0d1a 63707573 		.ascii	"cpuss_interrupts_dw0_6_IRQn\000"
 6340      735F696E 
 6340      74657272 
 6340      75707473 
 6340      5F647730 
 6341              	.LASF421:
 6342 0d36 43795F49 		.ascii	"Cy_IPC_Drv_ReadMsgWord\000"
 6342      50435F44 
 6342      72765F52 
 6342      6561644D 
 6342      7367576F 
 6343              	.LASF137:
 6344 0d4d 696F7373 		.ascii	"ioss_interrupts_gpio_4_IRQn\000"
 6344      5F696E74 
 6344      65727275 
 6344      7074735F 
 6344      6770696F 
 6345              	.LASF143:
 6346 0d69 696F7373 		.ascii	"ioss_interrupts_gpio_10_IRQn\000"
 6346      5F696E74 
 6346      65727275 
 6346      7074735F 
 6346      6770696F 
 6347              	.LASF198:
 6348 0d86 63707573 		.ascii	"cpuss_interrupts_dw0_15_IRQn\000"
 6348      735F696E 
 6348      74657272 
 6348      75707473 
 6348      5F647730 
 6349              	.LASF155:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 198


 6350 0da3 73727373 		.ascii	"srss_interrupt_IRQn\000"
 6350      5F696E74 
 6350      65727275 
 6350      70745F49 
 6350      52516E00 
 6351              	.LASF58:
 6352 0db7 63707573 		.ascii	"cpussFlashPaSize\000"
 6352      73466C61 
 6352      73685061 
 6352      53697A65 
 6352      00
 6353              	.LASF206:
 6354 0dc8 63707573 		.ascii	"cpuss_interrupts_dw1_7_IRQn\000"
 6354      735F696E 
 6354      74657272 
 6354      75707473 
 6354      5F647731 
 6355              	.LASF212:
 6356 0de4 63707573 		.ascii	"cpuss_interrupts_dw1_13_IRQn\000"
 6356      735F696E 
 6356      74657272 
 6356      75707473 
 6356      5F647731 
 6357              	.LASF378:
 6358 0e01 65704164 		.ascii	"epAddr\000"
 6358      647200
 6359              	.LASF184:
 6360 0e08 63707573 		.ascii	"cpuss_interrupts_dw0_1_IRQn\000"
 6360      735F696E 
 6360      74657272 
 6360      75707473 
 6360      5F647730 
 6361              	.LASF419:
 6362 0e24 43795F53 		.ascii	"Cy_SysLib_AssertFailed\000"
 6362      79734C69 
 6362      625F4173 
 6362      73657274 
 6362      4661696C 
 6363              	.LASF217:
 6364 0e3b 63707573 		.ascii	"cpuss_interrupt_crypto_IRQn\000"
 6364      735F696E 
 6364      74657272 
 6364      7570745F 
 6364      63727970 
 6365              	.LASF99:
 6366 0e57 70657269 		.ascii	"periDiv16_5CtlOffset\000"
 6366      44697631 
 6366      365F3543 
 6366      746C4F66 
 6366      66736574 
 6367              	.LASF280:
 6368 0e6c 756E636F 		.ascii	"unconnected_IRQn\000"
 6368      6E6E6563 
 6368      7465645F 
 6368      4952516E 
 6368      00
 6369              	.LASF201:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 199


 6370 0e7d 63707573 		.ascii	"cpuss_interrupts_dw1_2_IRQn\000"
 6370      735F696E 
 6370      74657272 
 6370      75707473 
 6370      5F647731 
 6371              	.LASF406:
 6372 0e99 43795F49 		.ascii	"Cy_IPC_Pipe_EndpointPause\000"
 6372      50435F50 
 6372      6970655F 
 6372      456E6470 
 6372      6F696E74 
 6373              	.LASF38:
 6374 0eb3 70657269 		.ascii	"periBase\000"
 6374      42617365 
 6374      00
 6375              	.LASF70:
 6376 0ebc 73797350 		.ascii	"sysPmSimoPresent\000"
 6376      6D53696D 
 6376      6F507265 
 6376      73656E74 
 6376      00
 6377              	.LASF278:
 6378 0ecd 7573625F 		.ascii	"usb_interrupt_lo_IRQn\000"
 6378      696E7465 
 6378      72727570 
 6378      745F6C6F 
 6378      5F495251 
 6379              	.LASF168:
 6380 0ee3 63707573 		.ascii	"cpuss_interrupts_ipc_10_IRQn\000"
 6380      735F696E 
 6380      74657272 
 6380      75707473 
 6380      5F697063 
 6381              	.LASF338:
 6382 0f00 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_NO_INTR\000"
 6382      50435F50 
 6382      4950455F 
 6382      4552524F 
 6382      525F4E4F 
 6383              	.LASF343:
 6384 0f1a 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_SEND_BUSY\000"
 6384      50435F50 
 6384      4950455F 
 6384      4552524F 
 6384      525F5345 
 6385              	.LASF237:
 6386 0f36 74637077 		.ascii	"tcpwm_1_interrupts_6_IRQn\000"
 6386      6D5F315F 
 6386      696E7465 
 6386      72727570 
 6386      74735F36 
 6387              	.LASF264:
 6388 0f50 7564625F 		.ascii	"udb_interrupts_9_IRQn\000"
 6388      696E7465 
 6388      72727570 
 6388      74735F39 
 6388      5F495251 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 200


 6389              	.LASF88:
 6390 0f66 64775374 		.ascii	"dwStatusChIdxMsk\000"
 6390      61747573 
 6390      43684964 
 6390      784D736B 
 6390      00
 6391              	.LASF268:
 6392 0f77 7564625F 		.ascii	"udb_interrupts_13_IRQn\000"
 6392      696E7465 
 6392      72727570 
 6392      74735F31 
 6392      335F4952 
 6393              	.LASF14:
 6394 0f8e 75696E74 		.ascii	"uint8_t\000"
 6394      385F7400 
 6395              	.LASF115:
 6396 0f96 63707573 		.ascii	"cpussCm4NmiCtlOffset\000"
 6396      73436D34 
 6396      4E6D6943 
 6396      746C4F66 
 6396      66736574 
 6397              	.LASF250:
 6398 0fab 74637077 		.ascii	"tcpwm_1_interrupts_19_IRQn\000"
 6398      6D5F315F 
 6398      696E7465 
 6398      72727570 
 6398      74735F31 
 6399              	.LASF306:
 6400 0fc6 696E7472 		.ascii	"intrSrc\000"
 6400      53726300 
 6401              	.LASF69:
 6402 0fce 75646250 		.ascii	"udbPresent\000"
 6402      72657365 
 6402      6E7400
 6403              	.LASF93:
 6404 0fd9 70657269 		.ascii	"periDivCmdDivSelMsk\000"
 6404      44697643 
 6404      6D644469 
 6404      7653656C 
 6404      4D736B00 
 6405              	.LASF152:
 6406 0fed 73727373 		.ascii	"srss_interrupt_mcwdt_0_IRQn\000"
 6406      5F696E74 
 6406      65727275 
 6406      70745F6D 
 6406      63776474 
 6407              	.LASF323:
 6408 1009 63795F73 		.ascii	"cy_stc_ipc_pipe_ep_t\000"
 6408      74635F69 
 6408      70635F70 
 6408      6970655F 
 6408      65705F74 
 6409              	.LASF101:
 6410 101e 6770696F 		.ascii	"gpioPrtIntrCfgOffset\000"
 6410      50727449 
 6410      6E747243 
 6410      66674F66 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 201


 6410      66736574 
 6411              	.LASF150:
 6412 1033 6C70636F 		.ascii	"lpcomp_interrupt_IRQn\000"
 6412      6D705F69 
 6412      6E746572 
 6412      72757074 
 6412      5F495251 
 6413              	.LASF163:
 6414 1049 63707573 		.ascii	"cpuss_interrupts_ipc_5_IRQn\000"
 6414      735F696E 
 6414      74657272 
 6414      75707473 
 6414      5F697063 
 6415              	.LASF368:
 6416 1065 43795F49 		.ascii	"Cy_IPC_Drv_GetInterruptStatus\000"
 6416      50435F44 
 6416      72765F47 
 6416      6574496E 
 6416      74657272 
 6417              	.LASF407:
 6418 1083 43795F49 		.ascii	"Cy_IPC_Pipe_EndpointResume\000"
 6418      50435F50 
 6418      6970655F 
 6418      456E6470 
 6418      6F696E74 
 6419              	.LASF381:
 6420 109e 6570496E 		.ascii	"epInterrupt\000"
 6420      74657272 
 6420      75707400 
 6421              	.LASF117:
 6422 10aa 63707573 		.ascii	"cpussRam0Ctl0\000"
 6422      7352616D 
 6422      3043746C 
 6422      3000
 6423              	.LASF11:
 6424 10b8 6C6F6E67 		.ascii	"long long int\000"
 6424      206C6F6E 
 6424      6720696E 
 6424      7400
 6425              	.LASF412:
 6426 10c6 5F5F636F 		.ascii	"__copy_table_end__\000"
 6426      70795F74 
 6426      61626C65 
 6426      5F656E64 
 6426      5F5F00
 6427              	.LASF85:
 6428 10d9 64774368 		.ascii	"dwChCtlPrioPos\000"
 6428      43746C50 
 6428      72696F50 
 6428      6F7300
 6429              	.LASF45:
 6430 10e8 63727970 		.ascii	"cryptoBase\000"
 6430      746F4261 
 6430      736500
 6431              	.LASF337:
 6432 10f3 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_NO_IPC\000"
 6432      50435F50 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 202


 6432      4950455F 
 6432      4552524F 
 6432      525F4E4F 
 6433              	.LASF346:
 6434 110c 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_CLIENT\000"
 6434      50435F50 
 6434      4950455F 
 6434      4552524F 
 6434      525F4241 
 6435              	.LASF34:
 6436 1129 494E5452 		.ascii	"INTR_STRUCT\000"
 6436      5F535452 
 6436      55435400 
 6437              	.LASF21:
 6438 1135 41435155 		.ascii	"ACQUIRE\000"
 6438      49524500 
 6439              	.LASF224:
 6440 113d 74637077 		.ascii	"tcpwm_0_interrupts_1_IRQn\000"
 6440      6D5F305F 
 6440      696E7465 
 6440      72727570 
 6440      74735F31 
 6441              	.LASF179:
 6442 1157 7363625F 		.ascii	"scb_5_interrupt_IRQn\000"
 6442      355F696E 
 6442      74657272 
 6442      7570745F 
 6442      4952516E 
 6443              	.LASF414:
 6444 116c 5F5F7A65 		.ascii	"__zero_table_start__\000"
 6444      726F5F74 
 6444      61626C65 
 6444      5F737461 
 6444      72745F5F 
 6445              	.LASF426:
 6446 1181 73686164 		.ascii	"shadowIntr\000"
 6446      6F77496E 
 6446      747200
 6447              	.LASF173:
 6448 118c 63707573 		.ascii	"cpuss_interrupts_ipc_15_IRQn\000"
 6448      735F696E 
 6448      74657272 
 6448      75707473 
 6448      5F697063 
 6449              	.LASF3:
 6450 11a9 5F5F696E 		.ascii	"__int16_t\000"
 6450      7431365F 
 6450      7400
 6451              	.LASF362:
 6452 11b3 43795F49 		.ascii	"Cy_IPC_Drv_GetInterruptStatusMasked\000"
 6452      50435F44 
 6452      72765F47 
 6452      6574496E 
 6452      74657272 
 6453              	.LASF411:
 6454 11d7 5F5F636F 		.ascii	"__copy_table_start__\000"
 6454      70795F74 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 203


 6454      61626C65 
 6454      5F737461 
 6454      72745F5F 
 6455              	.LASF41:
 6456 11ec 6873696F 		.ascii	"hsiomBase\000"
 6456      6D426173 
 6456      6500
 6457              	.LASF394:
 6458 11f6 66726F6D 		.ascii	"fromEp\000"
 6458      457000
 6459              	.LASF127:
 6460 11fd 42757346 		.ascii	"BusFault_IRQn\000"
 6460      61756C74 
 6460      5F495251 
 6460      6E00
 6461              	.LASF107:
 6462 120b 63707573 		.ascii	"cpussCm4ClockCtlOffset\000"
 6462      73436D34 
 6462      436C6F63 
 6462      6B43746C 
 6462      4F666673 
 6463              	.LASF332:
 6464 1222 656E6470 		.ascii	"endpointClientsCount\000"
 6464      6F696E74 
 6464      436C6965 
 6464      6E747343 
 6464      6F756E74 
 6465              	.LASF91:
 6466 1237 70657269 		.ascii	"periTrGrOffset\000"
 6466      54724772 
 6466      4F666673 
 6466      657400
 6467              	.LASF314:
 6468 1246 70697065 		.ascii	"pipeIntMask\000"
 6468      496E744D 
 6468      61736B00 
 6469              	.LASF35:
 6470 1252 4950435F 		.ascii	"IPC_V1_Type\000"
 6470      56315F54 
 6470      79706500 
 6471              	.LASF256:
 6472 125e 7564625F 		.ascii	"udb_interrupts_1_IRQn\000"
 6472      696E7465 
 6472      72727570 
 6472      74735F31 
 6472      5F495251 
 6473              	.LASF386:
 6474 1274 6570436F 		.ascii	"epConfigDataA\000"
 6474      6E666967 
 6474      44617461 
 6474      4100
 6475              	.LASF57:
 6476 1282 63707573 		.ascii	"cpussDwChNr\000"
 6476      73447743 
 6476      684E7200 
 6477              	.LASF276:
 6478 128e 7573625F 		.ascii	"usb_interrupt_hi_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 204


 6478      696E7465 
 6478      72727570 
 6478      745F6869 
 6478      5F495251 
 6479              	.LASF274:
 6480 12a4 70726F66 		.ascii	"profile_interrupt_IRQn\000"
 6480      696C655F 
 6480      696E7465 
 6480      72727570 
 6480      745F4952 
 6481              	.LASF175:
 6482 12bb 7363625F 		.ascii	"scb_1_interrupt_IRQn\000"
 6482      315F696E 
 6482      74657272 
 6482      7570745F 
 6482      4952516E 
 6483              	.LASF242:
 6484 12d0 74637077 		.ascii	"tcpwm_1_interrupts_11_IRQn\000"
 6484      6D5F315F 
 6484      696E7465 
 6484      72727570 
 6484      74735F31 
 6485              	.LASF139:
 6486 12eb 696F7373 		.ascii	"ioss_interrupts_gpio_6_IRQn\000"
 6486      5F696E74 
 6486      65727275 
 6486      7074735F 
 6486      6770696F 
 6487              	.LASF55:
 6488 1307 63707573 		.ascii	"cpussIpcNr\000"
 6488      73497063 
 6488      4E7200
 6489              	.LASF395:
 6490 1312 746F4570 		.ascii	"toEp\000"
 6490      00
 6491              	.LASF385:
 6492 1317 6970635F 		.ascii	"ipc_intr_cypipeConfig\000"
 6492      696E7472 
 6492      5F637970 
 6492      69706543 
 6492      6F6E6669 
 6493              	.LASF22:
 6494 132d 52454C45 		.ascii	"RELEASE\000"
 6494      41534500 
 6495              	.LASF325:
 6496 1335 6970634E 		.ascii	"ipcNotifierPriority\000"
 6496      6F746966 
 6496      69657250 
 6496      72696F72 
 6496      69747900 
 6497              	.LASF108:
 6498 1349 63707573 		.ascii	"cpussCm4StatusOffset\000"
 6498      73436D34 
 6498      53746174 
 6498      75734F66 
 6498      66736574 
 6499              	.LASF369:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 205


 6500 135e 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 6500      49435F44 
 6500      69736162 
 6500      6C654952 
 6500      5100
 6501              	.LASF208:
 6502 1370 63707573 		.ascii	"cpuss_interrupts_dw1_9_IRQn\000"
 6502      735F696E 
 6502      74657272 
 6502      75707473 
 6502      5F647731 
 6503              	.LASF192:
 6504 138c 63707573 		.ascii	"cpuss_interrupts_dw0_9_IRQn\000"
 6504      735F696E 
 6504      74657272 
 6504      75707473 
 6504      5F647730 
 6505              	.LASF186:
 6506 13a8 63707573 		.ascii	"cpuss_interrupts_dw0_3_IRQn\000"
 6506      735F696E 
 6506      74657272 
 6506      75707473 
 6506      5F647730 
 6507              	.LASF119:
 6508 13c4 63707573 		.ascii	"cpussRam2Ctl0\000"
 6508      7352616D 
 6508      3243746C 
 6508      3000
 6509              	.LASF134:
 6510 13d2 696F7373 		.ascii	"ioss_interrupts_gpio_1_IRQn\000"
 6510      5F696E74 
 6510      65727275 
 6510      7074735F 
 6510      6770696F 
 6511              	.LASF396:
 6512 13ee 43795F49 		.ascii	"Cy_IPC_Pipe_SendMessage\000"
 6512      50435F50 
 6512      6970655F 
 6512      53656E64 
 6512      4D657373 
 6513              	.LASF316:
 6514 1406 69706350 		.ascii	"ipcPtr\000"
 6514      747200
 6515              	.LASF203:
 6516 140d 63707573 		.ascii	"cpuss_interrupts_dw1_4_IRQn\000"
 6516      735F696E 
 6516      74657272 
 6516      75707473 
 6516      5F647731 
 6517              	.LASF209:
 6518 1429 63707573 		.ascii	"cpuss_interrupts_dw1_10_IRQn\000"
 6518      735F696E 
 6518      74657272 
 6518      75707473 
 6518      5F647731 
 6519              	.LASF229:
 6520 1446 74637077 		.ascii	"tcpwm_0_interrupts_6_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 206


 6520      6D5F305F 
 6520      696E7465 
 6520      72727570 
 6520      74735F36 
 6521              	.LASF98:
 6522 1460 70657269 		.ascii	"periDiv16CtlOffset\000"
 6522      44697631 
 6522      3643746C 
 6522      4F666673 
 6522      657400
 6523              	.LASF295:
 6524 1473 4950435F 		.ascii	"IPC_STRUCT_Type\000"
 6524      53545255 
 6524      43545F54 
 6524      79706500 
 6525              	.LASF158:
 6526 1483 63707573 		.ascii	"cpuss_interrupts_ipc_0_IRQn\000"
 6526      735F696E 
 6526      74657272 
 6526      75707473 
 6526      5F697063 
 6527              	.LASF239:
 6528 149f 74637077 		.ascii	"tcpwm_1_interrupts_8_IRQn\000"
 6528      6D5F315F 
 6528      696E7465 
 6528      72727570 
 6528      74735F38 
 6529              	.LASF6:
 6530 14b9 73686F72 		.ascii	"short unsigned int\000"
 6530      7420756E 
 6530      7369676E 
 6530      65642069 
 6530      6E7400
 6531              	.LASF19:
 6532 14cc 6C6F6E67 		.ascii	"long double\000"
 6532      20646F75 
 6532      626C6500 
 6533              	.LASF374:
 6534 14d8 69706341 		.ascii	"ipcAcquireMask\000"
 6534      63717569 
 6534      72654D61 
 6534      736B00
 6535              	.LASF16:
 6536 14e7 75696E74 		.ascii	"uint16_t\000"
 6536      31365F74 
 6536      00
 6537              	.LASF351:
 6538 14f0 4952516E 		.ascii	"IRQn\000"
 6538      00
 6539              	.LASF90:
 6540 14f5 70657269 		.ascii	"periTrCmdGrSelMsk\000"
 6540      5472436D 
 6540      64477253 
 6540      656C4D73 
 6540      6B00
 6541              	.LASF399:
 6542 1507 74686973 		.ascii	"thisEp\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 207


 6542      457000
 6543              	.LASF222:
 6544 150e 63707573 		.ascii	"cpuss_interrupts_cm4_cti_1_IRQn\000"
 6544      735F696E 
 6544      74657272 
 6544      75707473 
 6544      5F636D34 
 6545              	.LASF234:
 6546 152e 74637077 		.ascii	"tcpwm_1_interrupts_3_IRQn\000"
 6546      6D5F315F 
 6546      696E7465 
 6546      72727570 
 6546      74735F33 
 6547              	.LASF261:
 6548 1548 7564625F 		.ascii	"udb_interrupts_6_IRQn\000"
 6548      696E7465 
 6548      72727570 
 6548      74735F36 
 6548      5F495251 
 6549              	.LASF293:
 6550 155e 53544952 		.ascii	"STIR\000"
 6550      00
 6551              	.LASF64:
 6552 1563 73727373 		.ascii	"srssNumHfroot\000"
 6552      4E756D48 
 6552      66726F6F 
 6552      7400
 6553              	.LASF48:
 6554 1571 64775665 		.ascii	"dwVersion\000"
 6554      7273696F 
 6554      6E00
 6555              	.LASF247:
 6556 157b 74637077 		.ascii	"tcpwm_1_interrupts_16_IRQn\000"
 6556      6D5F315F 
 6556      696E7465 
 6556      72727570 
 6556      74735F31 
 6557              	.LASF165:
 6558 1596 63707573 		.ascii	"cpuss_interrupts_ipc_7_IRQn\000"
 6558      735F696E 
 6558      74657272 
 6558      75707473 
 6558      5F697063 
 6559              	.LASF383:
 6560 15b2 636F6E66 		.ascii	"config\000"
 6560      696700
 6561              	.LASF336:
 6562 15b9 43595F49 		.ascii	"CY_IPC_PIPE_SUCCESS\000"
 6562      50435F50 
 6562      4950455F 
 6562      53554343 
 6562      45535300 
 6563              	.LASF20:
 6564 15cd 73697A65 		.ascii	"sizetype\000"
 6564      74797065 
 6564      00
 6565              	.LASF376:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 208


 6566 15d6 43795F49 		.ascii	"Cy_IPC_Pipe_EndpointInit\000"
 6566      50435F50 
 6566      6970655F 
 6566      456E6470 
 6566      6F696E74 
 6567              	.LASF380:
 6568 15ef 6362436E 		.ascii	"cbCnt\000"
 6568      7400
 6569              	.LASF344:
 6570 15f5 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_NO_MESSAGE\000"
 6570      50435F50 
 6570      4950455F 
 6570      4552524F 
 6570      525F4E4F 
 6571              	.LASF283:
 6572 1612 52455345 		.ascii	"RESERVED0\000"
 6572      52564544 
 6572      3000
 6573              	.LASF335:
 6574 161c 63795F73 		.ascii	"cy_stc_ipc_pipe_config_t\000"
 6574      74635F69 
 6574      70635F70 
 6574      6970655F 
 6574      636F6E66 
 6575              	.LASF287:
 6576 1635 52455345 		.ascii	"RESERVED2\000"
 6576      52564544 
 6576      3200
 6577              	.LASF289:
 6578 163f 52455345 		.ascii	"RESERVED3\000"
 6578      52564544 
 6578      3300
 6579              	.LASF291:
 6580 1649 52455345 		.ascii	"RESERVED4\000"
 6580      52564544 
 6580      3400
 6581              	.LASF292:
 6582 1653 52455345 		.ascii	"RESERVED5\000"
 6582      52564544 
 6582      3500
 6583              	.LASF145:
 6584 165d 696F7373 		.ascii	"ioss_interrupts_gpio_12_IRQn\000"
 6584      5F696E74 
 6584      65727275 
 6584      7074735F 
 6584      6770696F 
 6585              	.LASF157:
 6586 167a 626C6573 		.ascii	"bless_interrupt_IRQn\000"
 6586      735F696E 
 6586      74657272 
 6586      7570745F 
 6586      4952516E 
 6587              	.LASF312:
 6588 168f 69706343 		.ascii	"ipcChan\000"
 6588      68616E00 
 6589              	.LASF388:
 6590 1697 746F4164 		.ascii	"toAddr\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 209


 6590      647200
 6591              	.LASF8:
 6592 169e 6C6F6E67 		.ascii	"long int\000"
 6592      20696E74 
 6592      00
 6593              	.LASF214:
 6594 16a7 63707573 		.ascii	"cpuss_interrupts_dw1_15_IRQn\000"
 6594      735F696E 
 6594      74657272 
 6594      75707473 
 6594      5F647731 
 6595              	.LASF46:
 6596 16c4 63707573 		.ascii	"cpussVersion\000"
 6596      73566572 
 6596      73696F6E 
 6596      00
 6597              	.LASF418:
 6598 16d1 776C656E 		.ascii	"wlen\000"
 6598      00
 6599              	.LASF416:
 6600 16d6 49544D5F 		.ascii	"ITM_RxBuffer\000"
 6600      52784275 
 6600      66666572 
 6600      00
 6601              	.LASF50:
 6602 16e3 6770696F 		.ascii	"gpioVersion\000"
 6602      56657273 
 6602      696F6E00 
 6603              	.LASF124:
 6604 16ef 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 6604      61736B61 
 6604      626C6549 
 6604      6E745F49 
 6604      52516E00 
 6605              	.LASF251:
 6606 1703 74637077 		.ascii	"tcpwm_1_interrupts_20_IRQn\000"
 6606      6D5F315F 
 6606      696E7465 
 6606      72727570 
 6606      74735F32 
 6607              	.LASF49:
 6608 171e 666C6173 		.ascii	"flashcVersion\000"
 6608      68635665 
 6608      7273696F 
 6608      6E00
 6609              	.LASF71:
 6610 172c 70726F74 		.ascii	"protBusMasterMask\000"
 6610      4275734D 
 6610      61737465 
 6610      724D6173 
 6610      6B00
 6611              	.LASF40:
 6612 173e 70726F74 		.ascii	"protBase\000"
 6612      42617365 
 6612      00
 6613              	.LASF180:
 6614 1747 7363625F 		.ascii	"scb_6_interrupt_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 210


 6614      365F696E 
 6614      74657272 
 6614      7570745F 
 6614      4952516E 
 6615              	.LASF275:
 6616 175c 736D6966 		.ascii	"smif_interrupt_IRQn\000"
 6616      5F696E74 
 6616      65727275 
 6616      70745F49 
 6616      52516E00 
 6617              	.LASF360:
 6618 1770 43795F49 		.ascii	"Cy_IPC_Drv_ExtractAcquireMask\000"
 6618      50435F44 
 6618      72765F45 
 6618      78747261 
 6618      63744163 
 6619              	.LASF299:
 6620 178e 63686172 		.ascii	"char_t\000"
 6620      5F7400
 6621              	.LASF331:
 6622 1795 65703143 		.ascii	"ep1ConfigData\000"
 6622      6F6E6669 
 6622      67446174 
 6622      6100
 6623              	.LASF170:
 6624 17a3 63707573 		.ascii	"cpuss_interrupts_ipc_12_IRQn\000"
 6624      735F696E 
 6624      74657272 
 6624      75707473 
 6624      5F697063 
 6625              	.LASF147:
 6626 17c0 696F7373 		.ascii	"ioss_interrupts_gpio_14_IRQn\000"
 6626      5F696E74 
 6626      65727275 
 6626      7074735F 
 6626      6770696F 
 6627              	.LASF164:
 6628 17dd 63707573 		.ascii	"cpuss_interrupts_ipc_6_IRQn\000"
 6628      735F696E 
 6628      74657272 
 6628      75707473 
 6628      5F697063 
 6629              	.LASF408:
 6630 17f9 63795F69 		.ascii	"cy_ipc_pipe_epArray\000"
 6630      70635F70 
 6630      6970655F 
 6630      65704172 
 6630      72617900 
 6631              	.LASF415:
 6632 180d 5F5F7A65 		.ascii	"__zero_table_end__\000"
 6632      726F5F74 
 6632      61626C65 
 6632      5F656E64 
 6632      5F5F00
 6633              	.LASF315:
 6634 1820 70697065 		.ascii	"pipeIntrSrc\000"
 6634      496E7472 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 211


 6634      53726300 
 6635              	.LASF211:
 6636 182c 63707573 		.ascii	"cpuss_interrupts_dw1_12_IRQn\000"
 6636      735F696E 
 6636      74657272 
 6636      75707473 
 6636      5F647731 
 6637              	.LASF405:
 6638 1849 43795F49 		.ascii	"Cy_IPC_Pipe_ExecuteCallback\000"
 6638      50435F50 
 6638      6970655F 
 6638      45786563 
 6638      75746543 
 6639              	.LASF424:
 6640 1865 47656E65 		.ascii	"Generated_Source\\PSoC6\\pdl\\drivers\\peripheral\\"
 6640      72617465 
 6640      645F536F 
 6640      75726365 
 6640      5C50536F 
 6641 1893 6970635C 		.ascii	"ipc\\cy_ipc_pipe.c\000"
 6641      63795F69 
 6641      70635F70 
 6641      6970652E 
 6641      6300
 6642              	.LASF141:
 6643 18a5 696F7373 		.ascii	"ioss_interrupts_gpio_8_IRQn\000"
 6643      5F696E74 
 6643      65727275 
 6643      7074735F 
 6643      6770696F 
 6644              	.LASF110:
 6645 18c1 63707573 		.ascii	"cpussCm4PwrCtlOffset\000"
 6645      73436D34 
 6645      50777243 
 6645      746C4F66 
 6645      66736574 
 6646              	.LASF392:
 6647 18d6 72656C65 		.ascii	"releaseMask\000"
 6647      6173654D 
 6647      61736B00 
 6648              	.LASF176:
 6649 18e2 7363625F 		.ascii	"scb_2_interrupt_IRQn\000"
 6649      325F696E 
 6649      74657272 
 6649      7570745F 
 6649      4952516E 
 6650              	.LASF294:
 6651 18f7 4E564943 		.ascii	"NVIC_Type\000"
 6651      5F547970 
 6651      6500
 6652              	.LASF382:
 6653 1901 43795F49 		.ascii	"Cy_IPC_Pipe_Init\000"
 6653      50435F50 
 6653      6970655F 
 6653      496E6974 
 6653      00
 6654              	.LASF136:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 212


 6655 1912 696F7373 		.ascii	"ioss_interrupts_gpio_3_IRQn\000"
 6655      5F696E74 
 6655      65727275 
 6655      7074735F 
 6655      6770696F 
 6656              	.LASF197:
 6657 192e 63707573 		.ascii	"cpuss_interrupts_dw0_14_IRQn\000"
 6657      735F696E 
 6657      74657272 
 6657      75707473 
 6657      5F647730 
 6658              	.LASF67:
 6659 194b 70617373 		.ascii	"passSarChannels\000"
 6659      53617243 
 6659      68616E6E 
 6659      656C7300 
 6660              	.LASF310:
 6661 195b 63795F69 		.ascii	"cy_ipc_pipe_relcallback_ptr_t\000"
 6661      70635F70 
 6661      6970655F 
 6661      72656C63 
 6661      616C6C62 
 6662              	.LASF205:
 6663 1979 63707573 		.ascii	"cpuss_interrupts_dw1_6_IRQn\000"
 6663      735F696E 
 6663      74657272 
 6663      75707473 
 6663      5F647731 
 6664              	.LASF253:
 6665 1995 74637077 		.ascii	"tcpwm_1_interrupts_22_IRQn\000"
 6665      6D5F315F 
 6665      696E7465 
 6665      72727570 
 6665      74735F32 
 6666              	.LASF31:
 6667 19b0 494E5452 		.ascii	"INTR_MASKED\000"
 6667      5F4D4153 
 6667      4B454400 
 6668              	.LASF183:
 6669 19bc 63707573 		.ascii	"cpuss_interrupts_dw0_0_IRQn\000"
 6669      735F696E 
 6669      74657272 
 6669      75707473 
 6669      5F647730 
 6670              	.LASF112:
 6671 19d8 63707573 		.ascii	"cpussTrimRomCtlOffset\000"
 6671      73547269 
 6671      6D526F6D 
 6671      43746C4F 
 6671      66667365 
 6672              	.LASF307:
 6673 19ee 696E7472 		.ascii	"intrPriority\000"
 6673      5072696F 
 6673      72697479 
 6673      00
 6674              	.LASF267:
 6675 19fb 7564625F 		.ascii	"udb_interrupts_12_IRQn\000"
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 213


 6675      696E7465 
 6675      72727570 
 6675      74735F31 
 6675      325F4952 
 6676              	.LASF132:
 6677 1a12 53797354 		.ascii	"SysTick_IRQn\000"
 6677      69636B5F 
 6677      4952516E 
 6677      00
 6678              	.LASF65:
 6679 1a1f 70657269 		.ascii	"periClockNr\000"
 6679      436C6F63 
 6679      6B4E7200 
 6680              	.LASF51:
 6681 1a2b 6873696F 		.ascii	"hsiomVersion\000"
 6681      6D566572 
 6681      73696F6E 
 6681      00
 6682              	.LASF200:
 6683 1a38 63707573 		.ascii	"cpuss_interrupts_dw1_1_IRQn\000"
 6683      735F696E 
 6683      74657272 
 6683      75707473 
 6683      5F647731 
 6684              	.LASF120:
 6685 1a54 69706353 		.ascii	"ipcStructSize\000"
 6685      74727563 
 6685      7453697A 
 6685      6500
 6686              	.LASF10:
 6687 1a62 6C6F6E67 		.ascii	"long unsigned int\000"
 6687      20756E73 
 6687      69676E65 
 6687      6420696E 
 6687      7400
 6688              	.LASF226:
 6689 1a74 74637077 		.ascii	"tcpwm_0_interrupts_3_IRQn\000"
 6689      6D5F305F 
 6689      696E7465 
 6689      72727570 
 6689      74735F33 
 6690              	.LASF116:
 6691 1a8e 63707573 		.ascii	"cpussRomCtl\000"
 6691      73526F6D 
 6691      43746C00 
 6692              	.LASF187:
 6693 1a9a 63707573 		.ascii	"cpuss_interrupts_dw0_4_IRQn\000"
 6693      735F696E 
 6693      74657272 
 6693      75707473 
 6693      5F647730 
 6694              	.LASF17:
 6695 1ab6 696E7433 		.ascii	"int32_t\000"
 6695      325F7400 
 6696              	.LASF122:
 6697 1abe 63795F73 		.ascii	"cy_stc_device_t\000"
 6697      74635F64 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 214


 6697      65766963 
 6697      655F7400 
 6698              	.LASF304:
 6699 1ace 43595F49 		.ascii	"CY_IPC_DRV_ERROR\000"
 6699      50435F44 
 6699      52565F45 
 6699      52524F52 
 6699      00
 6700              	.LASF263:
 6701 1adf 7564625F 		.ascii	"udb_interrupts_8_IRQn\000"
 6701      696E7465 
 6701      72727570 
 6701      74735F38 
 6701      5F495251 
 6702              	.LASF39:
 6703 1af5 75646242 		.ascii	"udbBase\000"
 6703      61736500 
 6704              	.LASF340:
 6705 1afd 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_HANDLE\000"
 6705      50435F50 
 6705      4950455F 
 6705      4552524F 
 6705      525F4241 
 6706              	.LASF321:
 6707 1b1a 72656C65 		.ascii	"releaseCallbackPtr\000"
 6707      61736543 
 6707      616C6C62 
 6707      61636B50 
 6707      747200
 6708              	.LASF313:
 6709 1b2d 696E7472 		.ascii	"intrChan\000"
 6709      4368616E 
 6709      00
 6710              	.LASF154:
 6711 1b36 73727373 		.ascii	"srss_interrupt_backup_IRQn\000"
 6711      5F696E74 
 6711      65727275 
 6711      70745F62 
 6711      61636B75 
 6712              	.LASF249:
 6713 1b51 74637077 		.ascii	"tcpwm_1_interrupts_18_IRQn\000"
 6713      6D5F315F 
 6713      696E7465 
 6713      72727570 
 6713      74735F31 
 6714              	.LASF130:
 6715 1b6c 44656275 		.ascii	"DebugMonitor_IRQn\000"
 6715      674D6F6E 
 6715      69746F72 
 6715      5F495251 
 6715      6E00
 6716              	.LASF379:
 6717 1b7e 63624172 		.ascii	"cbArray\000"
 6717      72617900 
 6718              	.LASF128:
 6719 1b86 55736167 		.ascii	"UsageFault_IRQn\000"
 6719      65466175 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 215


 6719      6C745F49 
 6719      52516E00 
 6720              	.LASF231:
 6721 1b96 74637077 		.ascii	"tcpwm_1_interrupts_0_IRQn\000"
 6721      6D5F315F 
 6721      696E7465 
 6721      72727570 
 6721      74735F30 
 6722              	.LASF258:
 6723 1bb0 7564625F 		.ascii	"udb_interrupts_3_IRQn\000"
 6723      696E7465 
 6723      72727570 
 6723      74735F33 
 6723      5F495251 
 6724              	.LASF1:
 6725 1bc6 756E7369 		.ascii	"unsigned char\000"
 6725      676E6564 
 6725      20636861 
 6725      7200
 6726              	.LASF9:
 6727 1bd4 5F5F7569 		.ascii	"__uint32_t\000"
 6727      6E743332 
 6727      5F7400
 6728              	.LASF298:
 6729 1bdf 63795F69 		.ascii	"cy_israddress\000"
 6729      73726164 
 6729      64726573 
 6729      7300
 6730              	.LASF334:
 6731 1bed 75736572 		.ascii	"userPipeIsrHandler\000"
 6731      50697065 
 6731      49737248 
 6731      616E646C 
 6731      657200
 6732              	.LASF244:
 6733 1c00 74637077 		.ascii	"tcpwm_1_interrupts_13_IRQn\000"
 6733      6D5F315F 
 6733      696E7465 
 6733      72727570 
 6733      74735F31 
 6734              	.LASF174:
 6735 1c1b 7363625F 		.ascii	"scb_0_interrupt_IRQn\000"
 6735      305F696E 
 6735      74657272 
 6735      7570745F 
 6735      4952516E 
 6736              	.LASF162:
 6737 1c30 63707573 		.ascii	"cpuss_interrupts_ipc_4_IRQn\000"
 6737      735F696E 
 6737      74657272 
 6737      75707473 
 6737      5F697063 
 6738              	.LASF371:
 6739 1c4c 69706349 		.ascii	"ipcIndex\000"
 6739      6E646578 
 6739      00
 6740              	.LASF409:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 216


 6741 1c55 5F5F636F 		.ascii	"__copy_table_t\000"
 6741      70795F74 
 6741      61626C65 
 6741      5F7400
 6742              	.LASF227:
 6743 1c64 74637077 		.ascii	"tcpwm_0_interrupts_4_IRQn\000"
 6743      6D5F305F 
 6743      696E7465 
 6743      72727570 
 6743      74735F34 
 6744              	.LASF77:
 6745 1c7e 666C6173 		.ascii	"flashEraseDelay\000"
 6745      68457261 
 6745      73654465 
 6745      6C617900 
 6746              	.LASF188:
 6747 1c8e 63707573 		.ascii	"cpuss_interrupts_dw0_5_IRQn\000"
 6747      735F696E 
 6747      74657272 
 6747      75707473 
 6747      5F647730 
 6748              	.LASF286:
 6749 1caa 49535052 		.ascii	"ISPR\000"
 6749      00
 6750              	.LASF83:
 6751 1caf 64774368 		.ascii	"dwChOffset\000"
 6751      4F666673 
 6751      657400
 6752              	.LASF311:
 6753 1cba 63795F69 		.ascii	"cy_ipc_pipe_callback_array_ptr_t\000"
 6753      70635F70 
 6753      6970655F 
 6753      63616C6C 
 6753      6261636B 
 6754              	.LASF284:
 6755 1cdb 49434552 		.ascii	"ICER\000"
 6755      00
 6756              	.LASF290:
 6757 1ce0 49414252 		.ascii	"IABR\000"
 6757      00
 6758              	.LASF149:
 6759 1ce5 696F7373 		.ascii	"ioss_interrupt_vdd_IRQn\000"
 6759      5F696E74 
 6759      65727275 
 6759      70745F76 
 6759      64645F49 
 6760              	.LASF2:
 6761 1cfd 5F5F7569 		.ascii	"__uint8_t\000"
 6761      6E74385F 
 6761      7400
 6762              	.LASF172:
 6763 1d07 63707573 		.ascii	"cpuss_interrupts_ipc_14_IRQn\000"
 6763      735F696E 
 6763      74657272 
 6763      75707473 
 6763      5F697063 
 6764              	.LASF123:
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 217


 6765 1d24 52657365 		.ascii	"Reset_IRQn\000"
 6765      745F4952 
 6765      516E00
 6766              	.LASF402:
 6767 1d2f 43795F49 		.ascii	"Cy_IPC_Pipe_ExecCallback\000"
 6767      50435F50 
 6767      6970655F 
 6767      45786563 
 6767      43616C6C 
 6768              	.LASF73:
 6769 1d48 666C6173 		.ascii	"flashRwwRequired\000"
 6769      68527777 
 6769      52657175 
 6769      69726564 
 6769      00
 6770              	.LASF218:
 6771 1d59 63707573 		.ascii	"cpuss_interrupt_fm_IRQn\000"
 6771      735F696E 
 6771      74657272 
 6771      7570745F 
 6771      666D5F49 
 6772              	.LASF102:
 6773 1d71 6770696F 		.ascii	"gpioPrtCfgOffset\000"
 6773      50727443 
 6773      66674F66 
 6773      66736574 
 6773      00
 6774              	.LASF341:
 6775 1d82 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_ID\000"
 6775      50435F50 
 6775      4950455F 
 6775      4552524F 
 6775      525F4241 
 6776              	.LASF191:
 6777 1d9b 63707573 		.ascii	"cpuss_interrupts_dw0_8_IRQn\000"
 6777      735F696E 
 6777      74657272 
 6777      75707473 
 6777      5F647730 
 6778              	.LASF125:
 6779 1db7 48617264 		.ascii	"HardFault_IRQn\000"
 6779      4661756C 
 6779      745F4952 
 6779      516E00
 6780              	.LASF0:
 6781 1dc6 7369676E 		.ascii	"signed char\000"
 6781      65642063 
 6781      68617200 
 6782              	.LASF271:
 6783 1dd2 70617373 		.ascii	"pass_interrupt_sar_IRQn\000"
 6783      5F696E74 
 6783      65727275 
 6783      70745F73 
 6783      61725F49 
 6784              	.LASF255:
 6785 1dea 7564625F 		.ascii	"udb_interrupts_0_IRQn\000"
 6785      696E7465 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 218


 6785      72727570 
 6785      74735F30 
 6785      5F495251 
 6786              	.LASF342:
 6787 1e00 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_DIR_ERROR\000"
 6787      50435F50 
 6787      4950455F 
 6787      4552524F 
 6787      525F4449 
 6788              	.LASF56:
 6789 1e1c 63707573 		.ascii	"cpussIpcIrqNr\000"
 6789      73497063 
 6789      4972714E 
 6789      7200
 6790              	.LASF86:
 6791 1e2a 64774368 		.ascii	"dwChCtlPreemptablePos\000"
 6791      43746C50 
 6791      7265656D 
 6791      70746162 
 6791      6C65506F 
 6792              	.LASF347:
 6793 1e40 63795F65 		.ascii	"cy_en_ipc_pipe_status_t\000"
 6793      6E5F6970 
 6793      635F7069 
 6793      70655F73 
 6793      74617475 
 6794              	.LASF322:
 6795 1e58 64656661 		.ascii	"defaultReleaseCallbackPtr\000"
 6795      756C7452 
 6795      656C6561 
 6795      73654361 
 6795      6C6C6261 
 6796              	.LASF138:
 6797 1e72 696F7373 		.ascii	"ioss_interrupts_gpio_5_IRQn\000"
 6797      5F696E74 
 6797      65727275 
 6797      7074735F 
 6797      6770696F 
 6798              	.LASF167:
 6799 1e8e 63707573 		.ascii	"cpuss_interrupts_ipc_9_IRQn\000"
 6799      735F696E 
 6799      74657272 
 6799      75707473 
 6799      5F697063 
 6800              	.LASF404:
 6801 1eaa 63616C6C 		.ascii	"callbackPtr\000"
 6801      6261636B 
 6801      50747200 
 6802              	.LASF53:
 6803 1eb6 70657269 		.ascii	"periVersion\000"
 6803      56657273 
 6803      696F6E00 
 6804              	.LASF216:
 6805 1ec2 63707573 		.ascii	"cpuss_interrupts_fault_1_IRQn\000"
 6805      735F696E 
 6805      74657272 
 6805      75707473 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 219


 6805      5F666175 
 6806              	.LASF387:
 6807 1ee0 6570436F 		.ascii	"epConfigDataB\000"
 6807      6E666967 
 6807      44617461 
 6807      4200
 6808              	.LASF302:
 6809 1eee 646F7562 		.ascii	"double\000"
 6809      6C6500
 6810              	.LASF43:
 6811 1ef5 70617373 		.ascii	"passBase\000"
 6811      42617365 
 6811      00
 6812              	.LASF80:
 6813 1efe 666C6173 		.ascii	"flashCtlMainWs2Freq\000"
 6813      6843746C 
 6813      4D61696E 
 6813      57733246 
 6813      72657100 
 6814              	.LASF133:
 6815 1f12 696F7373 		.ascii	"ioss_interrupts_gpio_0_IRQn\000"
 6815      5F696E74 
 6815      65727275 
 6815      7074735F 
 6815      6770696F 
 6816              	.LASF241:
 6817 1f2e 74637077 		.ascii	"tcpwm_1_interrupts_10_IRQn\000"
 6817      6D5F315F 
 6817      696E7465 
 6817      72727570 
 6817      74735F31 
 6818              	.LASF285:
 6819 1f49 52455345 		.ascii	"RESERVED1\000"
 6819      52564544 
 6819      3100
 6820              	.LASF194:
 6821 1f53 63707573 		.ascii	"cpuss_interrupts_dw0_11_IRQn\000"
 6821      735F696E 
 6821      74657272 
 6821      75707473 
 6821      5F647730 
 6822              	.LASF375:
 6823 1f70 43795F49 		.ascii	"Cy_IPC_Pipe_Config\000"
 6823      50435F50 
 6823      6970655F 
 6823      436F6E66 
 6823      696700
 6824              	.LASF82:
 6825 1f83 666C6173 		.ascii	"flashCtlMainWs4Freq\000"
 6825      6843746C 
 6825      4D61696E 
 6825      57733446 
 6825      72657100 
 6826              	.LASF202:
 6827 1f97 63707573 		.ascii	"cpuss_interrupts_dw1_3_IRQn\000"
 6827      735F696E 
 6827      74657272 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 220


 6827      75707473 
 6827      5F647731 
 6828              	.LASF228:
 6829 1fb3 74637077 		.ascii	"tcpwm_0_interrupts_5_IRQn\000"
 6829      6D5F305F 
 6829      696E7465 
 6829      72727570 
 6829      74735F35 
 6830              	.LASF345:
 6831 1fcd 43595F49 		.ascii	"CY_IPC_PIPE_ERROR_BAD_CPU\000"
 6831      50435F50 
 6831      4950455F 
 6831      4552524F 
 6831      525F4241 
 6832              	.LASF384:
 6833 1fe7 656E6470 		.ascii	"endpoint\000"
 6833      6F696E74 
 6833      00
 6834              	.LASF260:
 6835 1ff0 7564625F 		.ascii	"udb_interrupts_5_IRQn\000"
 6835      696E7465 
 6835      72727570 
 6835      74735F35 
 6835      5F495251 
 6836              	.LASF309:
 6837 2006 63795F69 		.ascii	"cy_ipc_pipe_callback_ptr_t\000"
 6837      70635F70 
 6837      6970655F 
 6837      63616C6C 
 6837      6261636B 
 6838              	.LASF363:
 6839 2021 43795F49 		.ascii	"Cy_IPC_Drv_IsLockAcquired\000"
 6839      50435F44 
 6839      72765F49 
 6839      734C6F63 
 6839      6B416371 
 6840              	.LASF297:
 6841 203b 4950435F 		.ascii	"IPC_Type\000"
 6841      54797065 
 6841      00
 6842              	.LASF109:
 6843 2044 63707573 		.ascii	"cpussCm0StatusOffset\000"
 6843      73436D30 
 6843      53746174 
 6843      75734F66 
 6843      66736574 
 6844              	.LASF33:
 6845 2059 53545255 		.ascii	"STRUCT\000"
 6845      435400
 6846              	.LASF393:
 6847 2060 6E6F7469 		.ascii	"notifyMask\000"
 6847      66794D61 
 6847      736B00
 6848              	.LASF223:
 6849 206b 74637077 		.ascii	"tcpwm_0_interrupts_0_IRQn\000"
 6849      6D5F305F 
 6849      696E7465 
ARM GAS  C:\Users\Ramon\AppData\Local\Temp\ccmUeot0.s 			page 221


 6849      72727570 
 6849      74735F30 
 6850              	.LASF417:
 6851 2085 64657374 		.ascii	"dest\000"
 6851      00
 6852              	.LASF52:
 6853 208a 69706356 		.ascii	"ipcVersion\000"
 6853      65727369 
 6853      6F6E00
 6854              	.LASF161:
 6855 2095 63707573 		.ascii	"cpuss_interrupts_ipc_3_IRQn\000"
 6855      735F696E 
 6855      74657272 
 6855      75707473 
 6855      5F697063 
 6856              	.LASF89:
 6857 20b1 70657269 		.ascii	"periTrCmdOffset\000"
 6857      5472436D 
 6857      644F6666 
 6857      73657400 
 6858              	.LASF181:
 6859 20c1 7363625F 		.ascii	"scb_7_interrupt_IRQn\000"
 6859      375F696E 
 6859      74657272 
 6859      7570745F 
 6859      4952516E 
 6860              	.LASF221:
 6861 20d6 63707573 		.ascii	"cpuss_interrupts_cm4_cti_0_IRQn\000"
 6861      735F696E 
 6861      74657272 
 6861      75707473 
 6861      5F636D34 
 6862              	.LASF233:
 6863 20f6 74637077 		.ascii	"tcpwm_1_interrupts_2_IRQn\000"
 6863      6D5F315F 
 6863      696E7465 
 6863      72727570 
 6863      74735F32 
 6864              		.ident	"GCC: (GNU Tools for ARM Embedded Processors) 5.4.1 20160609 (release) [ARM/embedded-5-bran
