{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1671268500362 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1671268500363 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 17 03:15:00 2022 " "Processing started: Sat Dec 17 03:15:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1671268500363 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268500363 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off microprocessor -c microprocessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268500363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1671268500635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1671268500636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computational_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file computational_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computational_unit " "Found entity 1: Computational_unit" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671268506428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_decoder " "Found entity 1: instruction_decoder" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671268506436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_sequencer.sv 1 1 " "Found 1 design units, including 1 entities, in source file program_sequencer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 program_sequencer " "Found entity 1: program_sequencer" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671268506442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "microprocessor.sv 1 1 " "Found 1 design units, including 1 entities, in source file microprocessor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 microprocessor " "Found entity 1: microprocessor" {  } { { "microprocessor.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671268506443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 program_memory " "Found entity 1: program_memory" {  } { { "program_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671268506445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671268506446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "microprocessor " "Elaborating entity \"microprocessor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1671268506511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_memory program_memory:prog_mem " "Elaborating entity \"program_memory\" for hierarchy \"program_memory:prog_mem\"" {  } { { "microprocessor.sv" "prog_mem" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "altsyncram_component" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_memory.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506579 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"program_memory:prog_mem\|altsyncram:altsyncram_component\"" {  } { { "program_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_memory.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506587 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "program_memory:prog_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"program_memory:prog_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file final_program_preamble.hex " "Parameter \"init_file\" = \"final_program_preamble.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506587 ""}  } { { "program_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_memory.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671268506587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6jb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6jb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6jb1 " "Found entity 1: altsyncram_6jb1" {  } { { "db/altsyncram_6jb1.tdf" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_6jb1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671268506628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6jb1 program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_6jb1:auto_generated " "Elaborating entity \"altsyncram_6jb1\" for hierarchy \"program_memory:prog_mem\|altsyncram:altsyncram_component\|altsyncram_6jb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_sequencer program_sequencer:prog_sequencer " "Elaborating entity \"program_sequencer\" for hierarchy \"program_sequencer:prog_sequencer\"" {  } { { "microprocessor.sv" "prog_sequencer" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506638 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "pm_addr program_sequencer.sv(24) " "Verilog HDL Always Construct warning at program_sequencer.sv(24): inferring latch(es) for variable \"pm_addr\", which holds its previous value in one or more paths through the always construct" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 24 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671268506646 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[0\] program_sequencer.sv(26) " "Inferred latch for \"pm_addr\[0\]\" at program_sequencer.sv(26)" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506646 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[1\] program_sequencer.sv(26) " "Inferred latch for \"pm_addr\[1\]\" at program_sequencer.sv(26)" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506646 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[2\] program_sequencer.sv(26) " "Inferred latch for \"pm_addr\[2\]\" at program_sequencer.sv(26)" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506646 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[3\] program_sequencer.sv(26) " "Inferred latch for \"pm_addr\[3\]\" at program_sequencer.sv(26)" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506646 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[4\] program_sequencer.sv(26) " "Inferred latch for \"pm_addr\[4\]\" at program_sequencer.sv(26)" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506646 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[5\] program_sequencer.sv(26) " "Inferred latch for \"pm_addr\[5\]\" at program_sequencer.sv(26)" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506646 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[6\] program_sequencer.sv(26) " "Inferred latch for \"pm_addr\[6\]\" at program_sequencer.sv(26)" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506646 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "pm_addr\[7\] program_sequencer.sv(26) " "Inferred latch for \"pm_addr\[7\]\" at program_sequencer.sv(26)" {  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506646 "|microprocessor|program_sequencer:prog_sequencer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_decoder instruction_decoder:inst_decoder1 " "Elaborating entity \"instruction_decoder\" for hierarchy \"instruction_decoder:inst_decoder1\"" {  } { { "microprocessor.sv" "inst_decoder1" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computational_unit Computational_unit:comp_unit " "Elaborating entity \"Computational_unit\" for hierarchy \"Computational_unit:comp_unit\"" {  } { { "microprocessor.sv" "comp_unit" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506655 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Computational_unit.sv(167) " "Verilog HDL assignment warning at Computational_unit.sv(167): truncated value with size 32 to match size of target (4)" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1671268506664 "|microprocessor|Computational_unit:comp_unit"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Computational_unit.sv(183) " "Verilog HDL Case Statement warning at Computational_unit.sv(183): incomplete case statement has no default case item" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 183 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1671268506664 "|microprocessor|Computational_unit:comp_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_out Computational_unit.sv(164) " "Verilog HDL Always Construct warning at Computational_unit.sv(164): inferring latch(es) for variable \"alu_out\", which holds its previous value in one or more paths through the always construct" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1671268506664 "|microprocessor|Computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[0\] Computational_unit.sv(164) " "Inferred latch for \"alu_out\[0\]\" at Computational_unit.sv(164)" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506664 "|microprocessor|Computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[1\] Computational_unit.sv(164) " "Inferred latch for \"alu_out\[1\]\" at Computational_unit.sv(164)" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506664 "|microprocessor|Computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[2\] Computational_unit.sv(164) " "Inferred latch for \"alu_out\[2\]\" at Computational_unit.sv(164)" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506664 "|microprocessor|Computational_unit:comp_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_out\[3\] Computational_unit.sv(164) " "Inferred latch for \"alu_out\[3\]\" at Computational_unit.sv(164)" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506664 "|microprocessor|Computational_unit:comp_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_mem " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_mem\"" {  } { { "microprocessor.sv" "data_mem" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_mem\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506692 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268506692 ""}  } { { "data_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671268506692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_avh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_avh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_avh1 " "Found entity 1: altsyncram_avh1" {  } { { "db/altsyncram_avh1.tdf" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671268506725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268506725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_avh1 data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated " "Elaborating entity \"altsyncram_avh1\" for hierarchy \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268506726 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_avh1.tdf" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v" 86 0 0 } } { "microprocessor.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671268506811 "|microprocessor|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_avh1.tdf" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf" 147 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v" 86 0 0 } } { "microprocessor.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671268506811 "|microprocessor|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_avh1.tdf" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf" 169 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v" 86 0 0 } } { "microprocessor.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671268506811 "|microprocessor|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_memory:data_mem\|altsyncram:altsyncram_component\|altsyncram_avh1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_avh1.tdf" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/altsyncram_avh1.tdf" 191 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "data_memory.v" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/data_memory.v" 86 0 0 } } { "microprocessor.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 104 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671268506811 "|microprocessor|data_memory:data_mem|altsyncram:altsyncram_component|altsyncram_avh1:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671268506811 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671268506811 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Computational_unit:comp_unit\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Computational_unit:comp_unit\|Mult0\"" {  } { { "Computational_unit.sv" "Mult0" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 160 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1671268507023 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1671268507023 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computational_unit:comp_unit\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Computational_unit:comp_unit\|lpm_mult:Mult0\"" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 160 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268507062 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computational_unit:comp_unit\|lpm_mult:Mult0 " "Instantiated megafunction \"Computational_unit:comp_unit\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 4 " "Parameter \"LPM_WIDTHA\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 4 " "Parameter \"LPM_WIDTHB\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 8 " "Parameter \"LPM_WIDTHP\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 8 " "Parameter \"LPM_WIDTHR\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268507062 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1671268507062 ""}  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 160 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1671268507062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j8t " "Found entity 1: mult_j8t" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/mult_j8t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1671268507096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268507096 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "LCELL buffer " "Synthesized away the following LCELL buffer node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\] " "Synthesized away node \"Computational_unit:comp_unit\|lpm_mult:Mult0\|mult_j8t:auto_generated\|le5a\[4\]\"" {  } { { "db/mult_j8t.tdf" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/db/mult_j8t.tdf" 43 6 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 160 -1 0 } } { "microprocessor.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/microprocessor.sv" 95 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1671268507120 "|microprocessor|Computational_unit:comp_unit|lpm_mult:Mult0|mult_j8t:auto_generated|le5a[4]"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1671268507120 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1671268507120 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1671268507285 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "48 " "Ignored 48 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1671268507296 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "44 " "Ignored 44 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1671268507296 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1671268507296 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[0\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Computational_unit:comp_unit\|r_eq_0 " "Ports ENA and CLR on the latch are fed by the same signal Computational_unit:comp_unit\|r_eq_0" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671268507297 ""}  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671268507297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[1\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Computational_unit:comp_unit\|r_eq_0 " "Ports ENA and CLR on the latch are fed by the same signal Computational_unit:comp_unit\|r_eq_0" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671268507297 ""}  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671268507297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[2\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Computational_unit:comp_unit\|r_eq_0 " "Ports ENA and CLR on the latch are fed by the same signal Computational_unit:comp_unit\|r_eq_0" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671268507297 ""}  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671268507297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "program_sequencer:prog_sequencer\|pm_addr\[3\] " "Latch program_sequencer:prog_sequencer\|pm_addr\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA CLR Computational_unit:comp_unit\|r_eq_0 " "Ports ENA and CLR on the latch are fed by the same signal Computational_unit:comp_unit\|r_eq_0" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 4 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671268507297 ""}  } { { "program_sequencer.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/program_sequencer.sv" 26 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671268507297 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Computational_unit:comp_unit\|alu_out\[0\] " "Latch Computational_unit:comp_unit\|alu_out\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_decoder:inst_decoder1\|ir\[3\] " "Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder1\|ir\[3\]" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671268507298 ""}  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671268507298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Computational_unit:comp_unit\|alu_out\[2\] " "Latch Computational_unit:comp_unit\|alu_out\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_decoder:inst_decoder1\|ir\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder1\|ir\[0\]" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671268507298 ""}  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671268507298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Computational_unit:comp_unit\|alu_out\[3\] " "Latch Computational_unit:comp_unit\|alu_out\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_decoder:inst_decoder1\|ir\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder1\|ir\[0\]" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671268507298 ""}  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671268507298 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Computational_unit:comp_unit\|alu_out\[1\] " "Latch Computational_unit:comp_unit\|alu_out\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA instruction_decoder:inst_decoder1\|ir\[0\] " "Ports D and ENA on the latch are fed by the same signal instruction_decoder:inst_decoder1\|ir\[0\]" {  } { { "instruction_decoder.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/instruction_decoder.sv" 49 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1671268507298 ""}  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1671268507298 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Computational_unit:comp_unit\|alu_out\[0\] " "LATCH primitive \"Computational_unit:comp_unit\|alu_out\[0\]\" is permanently enabled" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671268507361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Computational_unit:comp_unit\|alu_out\[2\] " "LATCH primitive \"Computational_unit:comp_unit\|alu_out\[2\]\" is permanently enabled" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671268507361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Computational_unit:comp_unit\|alu_out\[3\] " "LATCH primitive \"Computational_unit:comp_unit\|alu_out\[3\]\" is permanently enabled" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671268507361 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Computational_unit:comp_unit\|alu_out\[1\] " "LATCH primitive \"Computational_unit:comp_unit\|alu_out\[1\]\" is permanently enabled" {  } { { "Computational_unit.sv" "" { Text "C:/Users/aakas/Desktop/School Work/2022/Fall/CME341/Preamble Final/microprocessor/Computational_unit.sv" 164 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1671268507361 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1671268507460 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1671268508144 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1671268508144 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "350 " "Implemented 350 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1671268508223 ""} { "Info" "ICUT_CUT_TM_OPINS" "102 " "Implemented 102 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1671268508223 ""} { "Info" "ICUT_CUT_TM_LCELLS" "230 " "Implemented 230 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1671268508223 ""} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Implemented 12 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1671268508223 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1671268508223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4832 " "Peak virtual memory: 4832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1671268508238 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 17 03:15:08 2022 " "Processing ended: Sat Dec 17 03:15:08 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1671268508238 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1671268508238 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1671268508238 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1671268508238 ""}
