$date
	Tue Feb 25 00:42:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ii_4_tb $end
$var wire 1 ! ss $end
$var wire 1 " sp $end
$var wire 1 # ls $end
$var wire 1 $ lp $end
$var reg 1 % clk $end
$var reg 1 & in $end
$scope module ii_4 $end
$var wire 1 ' added_c0 $end
$var wire 1 ( added_c1 $end
$var wire 1 ) changed $end
$var wire 1 % clk $end
$var wire 1 & in $end
$var wire 1 $ lp $end
$var wire 1 # ls $end
$var wire 1 * next_c0 $end
$var wire 1 + next_c1 $end
$var wire 1 " sp $end
$var wire 1 ! ss $end
$var reg 1 , c0 $end
$var reg 1 - c1 $end
$var reg 1 . next_st $end
$var reg 1 / st $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0/
0.
0-
0,
0+
1*
0)
0(
1'
0&
0%
0$
0#
0"
0!
$end
#10
0*
1!
0'
1(
1)
1.
1,
1%
1&
#20
0%
#30
0!
1'
1"
0(
1/
0.
0,
1%
0&
#40
0%
#50
1!
0"
0/
1.
1%
1&
#60
0%
#70
1*
0!
0)
1/
1%
#80
0%
#90
0*
0'
1+
1(
1,
1%
#100
0%
#110
1*
1'
0,
1-
1%
#120
0%
#130
0+
0*
1$
1)
0.
1,
1%
0&
#140
0%
#150
1*
0)
0$
1'
0(
0/
0,
0-
1%
#160
0%
#170
0*
0'
1+
1(
1,
1%
#180
0%
#190
1*
1'
0,
1-
1%
#200
0%
#210
0+
0*
1#
1)
1.
1,
1%
1&
#220
0%
#230
1*
0!
0)
0#
1'
0(
1/
0,
0-
1%
#240
0%
#250
0*
1"
0'
1(
1)
0.
1,
1%
0&
#260
0%
#270
1*
1'
0"
0(
0)
0/
0,
1%
#280
0%
#290
0*
1!
0'
1(
1)
1.
1,
1%
1&
#300
0%
#310
1*
0!
1'
0(
0)
1/
0,
1%
#320
0%
#330
0*
0'
1+
1(
1,
1%
#340
0%
#350
1*
1'
0,
1-
1%
#360
0%
#370
1,
1%
#380
0%
#390
0+
0*
1$
1)
0.
1%
0&
#400
0%
#410
1*
0)
0$
1'
0(
0/
0,
0-
1%
#420
0%
#430
0*
0'
1+
1(
1,
1%
#440
0%
#450
1*
1'
0,
1-
1%
#460
0%
#470
1,
1%
#480
0%
#490
0+
0*
1#
1)
1.
1%
1&
