// Seed: 1924225469
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8 = id_6;
  wire id_10;
  wire id_11;
  genvar id_12, id_13;
  always @(id_9 or posedge 1) begin
    if (id_1 || 1 || 1'd0) id_13 <= 1 == 1;
    else assert (id_11) $display(id_6);
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wand id_14;
  module_0(
      id_8, id_4, id_5, id_9, id_5, id_9, id_14, id_14, id_9
  );
  assign id_2 = 1;
  always @(posedge 1) begin
    id_2 = id_12 <= id_6[1];
  end
  assign id_14 = id_14;
  wire id_15;
  assign id_10#(.id_11(1'b0)) = 1 ? id_11 : 1 ? 1 : (id_3);
  assign id_14 = 1;
  assign id_5 = id_1;
  wire id_16;
  wire id_17;
  always @(posedge "") begin
    id_10 <= #1 id_12;
  end
endmodule
