#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Mar 19 00:08:58 2023
# Process ID: 14952
# Current directory: D:/ele_match/FM_modulation/FM_modulation
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17768 D:\ele_match\FM_modulation\FM_modulation\FM_modulation.xpr
# Log file: D:/ele_match/FM_modulation/FM_modulation/vivado.log
# Journal file: D:/ele_match/FM_modulation/FM_modulation\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/ele_match/FM_modulation/FM_modulation/FM_modulation.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vitis/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 913.004 ; gain = 213.785
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 1019.984 ; gain = 47.039
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1019.984 ; gain = 47.039
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/tb_TOP/FM_Mod_data}} 
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z010clg400-1
Top: tb_TOP
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1506.715 ; gain = 232.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_TOP' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v:22]
WARNING: [Synth 8-85] always block has no event control specified [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v:31]
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDS_Mod' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:23]
	Parameter Freq bound to: 21474836 - type: integer 
	Parameter cnt_width bound to: 8'b00100000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'Sin_inst' of module 'blk_mem_gen_0' has 5 connections declared, but only 3 given [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
INFO: [Synth 8-6155] done synthesizing module 'DDS_Mod' (2#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:23]
INFO: [Synth 8-6157] synthesizing module 'FM_Mod' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v:23]
	Parameter Freq_I bound to: 214748365 - type: integer 
	Parameter Freq_Word bound to: 3221225 - type: integer 
	Parameter cnt_width bound to: 8'b00100000 
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (3#1) [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'Sin_inst' of module 'blk_mem_gen_0' has 5 connections declared, but only 3 given [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v:62]
INFO: [Synth 8-6155] done synthesizing module 'FM_Mod' (4#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (5#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tb_TOP' (6#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1556.871 ; gain = 282.762
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1574.754 ; gain = 300.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1574.754 ; gain = 300.645
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'TOP_inst/DDS_Mod_inst/Sin_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'TOP_inst/FM_Mod_inst/MULT_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1601.266 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1684.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 1716.023 ; gain = 441.914
21 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:17 . Memory (MB): peak = 1716.023 ; gain = 686.551
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\tb_TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\FM_Mod.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\DDS_Mod.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\tb_TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\FM_Mod.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\DDS_Mod.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\tb_TOP.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\FM_Mod.v:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\ele_match\FM_modulation\FM_modulation\FM_modulation.srcs\sources_1\new\DDS_Mod.v:]
ERROR: [Common 17-180] Spawn failed: No error
set_property -name {xsim.simulate.log_all_signals} -value {true} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_all_signals} -value {true} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1803.188 ; gain = 38.539
set_property -name {xsim.simulate.log_all_signals} -value {false} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.saif_all_signals} -value {false} -objects [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1808.043 ; gain = 0.000
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
current_wave_config {Untitled 3}
Untitled 3
log_wave {/tb_TOP/TOP_inst/adc_data} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
current_wave_config {Untitled 3}
Untitled 3
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
run 1000 us
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1817.828 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 1819.488 ; gain = 0.000
current_wave_config {Untitled 4}
Untitled 4
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1819.488 ; gain = 0.000
INFO: [Common 17-344] 'run' was cancelled
run 1000 us
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1819.488 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FM_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.DDS_Mod
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.FM_Mod
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TOP_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1833.773 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 1833.773 ; gain = 0.000
current_wave_config {Untitled 5}
Untitled 5
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1833.773 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FM_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1833.773 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_TOP' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v:22]
WARNING: [Synth 8-85] always block has no event control specified [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v:31]
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDS_Mod' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:23]
	Parameter Freq bound to: 21474836 - type: integer 
	Parameter cnt_width bound to: 8'b00100000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'Sin_inst' of module 'blk_mem_gen_0' has 5 connections declared, but only 3 given [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
INFO: [Synth 8-6155] done synthesizing module 'DDS_Mod' (2#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:23]
INFO: [Synth 8-6157] synthesizing module 'FM_Mod' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v:23]
	Parameter Freq_I bound to: 31'b0011001100110011001100110011010 
	Parameter Freq_Word bound to: 3221225 - type: integer 
	Parameter cnt_width bound to: 8'b00100000 
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (3#1) [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'Sin_inst' of module 'blk_mem_gen_0' has 5 connections declared, but only 3 given [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v:62]
INFO: [Synth 8-6155] done synthesizing module 'FM_Mod' (4#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (5#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tb_TOP' (6#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1868.195 ; gain = 34.422
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.055 ; gain = 58.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1892.055 ; gain = 58.281
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'TOP_inst/DDS_Mod_inst/Sin_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'TOP_inst/FM_Mod_inst/MULT_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1912.008 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1979.629 ; gain = 145.855
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.DDS_Mod
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.FM_Mod
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TOP_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1994.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2084.855 ; gain = 90.316
current_wave_config {Untitled 6}
Untitled 6
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2084.855 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2084.855 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2084.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_TOP' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v:22]
WARNING: [Synth 8-85] always block has no event control specified [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v:31]
INFO: [Synth 8-6157] synthesizing module 'TOP' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6157] synthesizing module 'DDS_Mod' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:23]
	Parameter Freq bound to: 21474836 - type: integer 
	Parameter cnt_width bound to: 8'b00100000 
INFO: [Synth 8-6157] synthesizing module 'blk_mem_gen_0' [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/blk_mem_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'blk_mem_gen_0' (1#1) [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/blk_mem_gen_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'Sin_inst' of module 'blk_mem_gen_0' has 5 connections declared, but only 3 given [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
INFO: [Synth 8-6155] done synthesizing module 'DDS_Mod' (2#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:23]
INFO: [Synth 8-6157] synthesizing module 'FM_Mod' [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v:23]
	Parameter Freq_I bound to: 214748365 - type: integer 
	Parameter Freq_Word bound to: 85899346 - type: integer 
	Parameter cnt_width bound to: 8'b00100000 
INFO: [Synth 8-6157] synthesizing module 'mult_gen_0' [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/mult_gen_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'mult_gen_0' (3#1) [D:/ele_match/FM_modulation/FM_modulation/.Xil/Vivado-14952-LAPTOP-VR4268AC/realtime/mult_gen_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'Sin_inst' of module 'blk_mem_gen_0' has 5 connections declared, but only 3 given [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v:62]
INFO: [Synth 8-6155] done synthesizing module 'FM_Mod' (4#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TOP' (5#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v:23]
INFO: [Synth 8-6155] done synthesizing module 'tb_TOP' (6#1) [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.855 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2084.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.dcp' for cell 'TOP_inst/DDS_Mod_inst/Sin_inst'
INFO: [Project 1-454] Reading design checkpoint 'd:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/mult_gen_0/mult_gen_0.dcp' for cell 'TOP_inst/FM_Mod_inst/MULT_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2103.188 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 2103.188 ; gain = 18.332
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vitis/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_TOP' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim/cos.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_TOP_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DDS_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/FM_Mod.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FM_Mod
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TOP
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/tb_TOP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_TOP
"xvhdl --incr --relax -prj tb_TOP_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
"xelab -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: E:/Vitis/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto e7612ad1c9be4736b8e7c560b047b6d5 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L xbip_utils_v3_0_10 -L xbip_pipe_v3_0_6 -L xbip_bram18k_v3_0_6 -L mult_gen_v12_0_16 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_TOP_behav xil_defaultlib.tb_TOP xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [D:/ele_match/FM_modulation/FM_modulation/FM_modulation.srcs/sources_1/new/DDS_Mod.v:51]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package ieee.std_logic_unsigned
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="zyn...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.DDS_Mod
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture mult_and_v of entity unisim.MULT_AND [mult_and_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture xilinx of entity mult_gen_v12_0_16.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.luts [\luts(c_xdevicefamily="zynq",c_a...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16_viv [\mult_gen_v12_0_16_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_16.mult_gen_v12_0_16 [\mult_gen_v12_0_16(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.FM_Mod
Compiling module xil_defaultlib.TOP
Compiling module xil_defaultlib.tb_TOP
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_TOP_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/ele_match/FM_modulation/FM_modulation/FM_modulation.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_TOP_behav -key {Behavioral:sim_1:Functional:tb_TOP} -tclbatch {tb_TOP.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source tb_TOP.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 100us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_TOP_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 100us
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 2103.188 ; gain = 0.000
current_wave_config {Untitled 7}
Untitled 7
add_wave {{/tb_TOP/TOP_inst/adc_data}} 
restart
INFO: [Simtcl 6-17] Simulation restarted
run 1000 us
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.DDS_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module tb_TOP.TOP_inst.FM_Mod_inst.Sin_inst.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2103.188 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Mar 19 00:55:39 2023...
