# 1x3 Packet-Based Router (SystemVerilog + UVM)

This project implements a 1x3 router in SystemVerilog and verifies it using UVM methodology.

## ğŸ“ Project Structure
- `router.v` â€“ RTL Design
- `TestBench.sv` â€“ Top module to connect DUT with UVM testbench
- `RouterInterface.sv` â€“ Virtual interface for connecting DUT and UVM
- `RouterTransaction.sv`, `RouterSequence.sv`, `RouterDriver.sv` â€“ UVM components
- `RouterScoreboard.sv` â€“ Checks output against expected data

## ğŸ› ï¸ Tools Used
- SystemVerilog
- UVM
- EDA Playground / ModelSim / Aldec Riviera pro 2023.04

## â–¶ï¸ How to Run (EDA Playground)
Click to run â¡ï¸ [Run on EDA Playground](https://www.edaplayground.com/x/wuW5)

## ğŸ‘¤ Author
Nikhil K Thomas
