-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Tue Jun 22 23:58:38 EDT 2021                        

Solution Settings: fir_filter.v1
  Current state: schedule
  Project: Catapult_2
  
  Design Input Files Specified
    $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.cpp
      $MGC_HOME/shared/training/ondemand/module4/src/fir_filter.h
        $MGC_HOME/shared/include/ac_fixed.h
          $MGC_HOME/shared/include/ac_int.h
    $MGC_HOME/shared/training/ondemand/module4/src/fir_filter_tb.cpp
    $MGC_HOME/shared/training/ondemand/module4/src/csvparser.cpp
  
  Processes/Blocks in Design
    Process          Real Operation(s) count Latency Throughput Reset Length II Comments 
    ---------------- ----------------------- ------- ---------- ------------ -- --------
    /fir_filter/core                     526     255        256            0  0          
    Design Total:                        526     255        256            0  0          
    
  Clock Information
    Clock Signal Edge   Period Sharing Alloc (%) Uncertainty Used by Processes/Blocks 
    ------------ ------ ------ ----------------- ----------- ------------------------
    clk          rising 10.000             20.00    0.000000 /fir_filter/core         
    
  I/O Data Ranges
    Port                   Mode DeclType DeclWidth DeclRange ActType ActWidth ActRange 
    ---------------------- ---- -------- --------- --------- ------- -------- --------
    clk                    IN   Unsigned         1                                     
    rst                    IN   Unsigned         1                                     
    i_sample:rsc.dat       IN   Unsigned         3                                     
    b:rsc.dat              IN   Unsigned      1270                                     
    i_sample:rsc.triosy.lz OUT  Unsigned         1                                     
    b:rsc.triosy.lz        OUT  Unsigned         1                                     
    y:rsc.dat              OUT  Unsigned         9                                     
    y:rsc.triosy.lz        OUT  Unsigned         1                                     
    
  Memory Resources
    Resource Name: /fir_filter/i_sample:rsc
      Memory Component: ccs_in                       Size:         1 x 3
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable             Indices Phys Memory Address     
      -------------------- ------- -----------------------
      /fir_filter/i_sample     0:2 00000000-00000000 (0-0) 
      
    Resource Name: /fir_filter/b:rsc
      Memory Component: ccs_in                       Size:         1 x 1270
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /fir_filter/b  0:1269 00000000-00000000 (0-0) 
      
    Resource Name: /fir_filter/y:rsc
      Memory Component: ccs_out                      Size:         1 x 9
      External:         true                         Packing Mode: sidebyside
      Memory Map:
      Variable      Indices Phys Memory Address     
      ------------- ------- -----------------------
      /fir_filter/y     0:8 00000000-00000000 (0-0) 
      
  C++ to Interface Mappings
    C++ Field        Interface Range   Range Expression              Expression Limits 
    ---------------- ----------------- ----------------------------- -----------------
    /fir_filter/b[M] b_rsc_dat[1269:0] b_rsc_dat[(M)*10+10-1:(M)*10] M<127             
    
  Multi-Cycle (Combinational) Component Usage
    Instance Component Name Delay 
    -------- -------------- -----
    
  Loops
    Process          Loop             Iterations C-Steps Total Cycles  Duration  Unroll Init Comments 
    ---------------- ---------------- ---------- ------- ------------- --------- ------ ---- --------
    /fir_filter/core core:rlp           Infinite       0          256   2.56 us                       
    /fir_filter/core  main              Infinite       3          256   2.56 us                       
    /fir_filter/core   SHIFT_LOOP            126       1          126   1.26 us                       
    /fir_filter/core   MAC_LOOP              127       1          127   1.27 us                       
    
  Loop Execution Profile
    Process          Loop             Total Cycles % of Overall Design Cycles Throughput Cycles Comments 
    ---------------- ---------------- ------------ -------------------------- ----------------- --------
    /fir_filter/core core:rlp                   0                        0.00              256           
    /fir_filter/core  main                      3                        1.17              256           
    /fir_filter/core   SHIFT_LOOP             126                       49.22              126           
    /fir_filter/core   MAC_LOOP               127                       49.61              127           
    
  End of Report
