
*** Running vivado
    with args -log single_cycle_riscv.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source single_cycle_riscv.tcl


****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Sat Nov  8 21:16:58 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source single_cycle_riscv.tcl -notrace
Command: synth_design -top single_cycle_riscv -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 35918
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1796.430 ; gain = 375.746 ; free physical = 15229 ; free virtual = 44707
---------------------------------------------------------------------------------
ERROR: [Synth 8-2043] formal port/generic <a> is not declared in <adder_32> [/home/williamewanchuk/School/2025fall/ECE410/lab3/lab3files/single_cycle_datapath.vhdl:70]
ERROR: [Synth 8-9486] formal port 'op_a' has no actual or default value [/home/williamewanchuk/School/2025fall/ECE410/lab3/lab3files/single_cycle_datapath.vhdl:73]
INFO: [Synth 8-8898] 'op_a' is declared here [/home/williamewanchuk/School/2025fall/ECE410/lab3/lab3files/adder_32.vhdl:18]
INFO: [Synth 8-8898] 'op_b' is declared here [/home/williamewanchuk/School/2025fall/ECE410/lab3/lab3files/adder_32.vhdl:19]
INFO: [Synth 8-11252] unit 'structural' is ignored due to previous errors [/home/williamewanchuk/School/2025fall/ECE410/lab3/lab3files/single_cycle_datapath.vhdl:159]
INFO: [Synth 8-10443] VHDL file '/home/williamewanchuk/School/2025fall/ECE410/lab3/lab3files/single_cycle_datapath.vhdl' is ignored due to errors
ERROR: [Synth 8-439] module 'single_cycle_riscv' not found
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1872.398 ; gain = 451.715 ; free physical = 15135 ; free virtual = 44613
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
9 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 21:17:06 2025...
