Vivado Simulator 2013.3
Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2013.3/bin/unwrapped/lnx64.o/xelab --debug typical --relax -L work -L unisims_ver -L unimacro_ver -L secureip --snapshot testbench_behav --prj /home/chupa/final_dma/IPCore/Emul/edit_ip.sim/sim_1/behav/testbench.prj work.testbench work.glbl 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-165] Analyzing Verilog file "/home/chupa/final_dma/IPCore/Emul/Emul.v" into library work
WARNING: [VRFC 10-1315] redeclaration of ansi port clkp is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:27]
WARNING: [VRFC 10-1315] redeclaration of ansi port clkn is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:28]
WARNING: [VRFC 10-1315] redeclaration of ansi port datap is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:29]
WARNING: [VRFC 10-1315] redeclaration of ansi port datan is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:30]
WARNING: [VRFC 10-1315] redeclaration of ansi port delay_clk is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:31]
WARNING: [VRFC 10-1315] redeclaration of ansi port adc_data_or_p is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:32]
WARNING: [VRFC 10-1315] redeclaration of ansi port adc_data_or_n is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:33]
WARNING: [VRFC 10-1315] redeclaration of ansi port reset is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:37]
WARNING: [VRFC 10-1315] redeclaration of ansi port valid is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:38]
WARNING: [VRFC 10-1315] redeclaration of ansi port r is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:40]
WARNING: [VRFC 10-1315] redeclaration of ansi port link is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:43]
WARNING: [VRFC 10-1315] redeclaration of ansi port strobe is not allowed [/home/chupa/final_dma/IPCore/Emul/Emul.v:44]
INFO: [VRFC 10-165] Analyzing Verilog file "/home/chupa/final_dma/IPCore/Emul/edit_ip.srcs/sim_1/imports/Emul/Emul_tb.v" into library work
INFO: [VRFC 10-165] Analyzing Verilog file "/opt/Xilinx/Vivado/2013.3/data/verilog/src/glbl.v" into library work
Starting static elaboration
WARNING: [VRFC 10-426] cannot find port clk on this module [/home/chupa/final_dma/IPCore/Emul/edit_ip.srcs/sim_1/imports/Emul/Emul_tb.v:26]
ERROR: [VRFC 10-35] ADC_emul_default has no port called clk [/home/chupa/final_dma/IPCore/Emul/edit_ip.srcs/sim_1/imports/Emul/Emul_tb.v:27]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
