library ieee;
use ieee.std_logic_1164.all;

entity cgen2 is
	port (
		
end cgen2;

architecture BHV of cgen2 is
begin
	
end BH;