// Seed: 1738029465
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic id_4;
  ;
  assign module_1._id_1 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd21,
    parameter id_3 = 32'd62
) (
    output supply1 id_0,
    input wand _id_1,
    output supply1 id_2,
    output supply0 _id_3
);
  logic [id_1 : 1 'b0 +  id_3] id_5;
  not primCall (id_2, id_5);
  assign id_2 = 1 ? id_5 : id_1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1
  );
endmodule
