Partition Merge report for FM
Tue Apr 18 16:32:06 2023
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Partition Merge Summary
  3. Partition Merge Netlist Types Used
  4. Partition Merge Rapid Recompile Summary
  5. Partition Merge Rapid Recompile Table of Changed Logic Entities
  6. Partition Merge Rapid Recompile Table of Modified Assignments
  7. Connections to In-System Debugging Instance "reading_20from_20ram"
  8. Partition Merge Partition Pin Processing
  9. Partition Merge Resource Usage Summary
 10. Partition Merge RAM Summary
 11. Partition Merge DSP Block Usage Summary
 12. Partition Merge Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Partition Merge Summary                                                           ;
+---------------------------------+-------------------------------------------------+
; Partition Merge Status          ; Successful - Tue Apr 18 16:32:06 2023           ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Standard Edition ;
; Revision Name                   ; FM                                              ;
; Top-level Entity Name           ; BDF_V2                                          ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; 8,611 / 29,080 ( 30 % )                         ;
; Total registers                 ; 12268                                           ;
; Total pins                      ; 7 / 364 ( 2 % )                                 ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 2,319,080 / 4,567,040 ( 51 % )                  ;
; Total DSP Blocks                ; 19 / 150 ( 13 % )                               ;
; Total HSSI RX PCSs              ; 0 / 6 ( 0 % )                                   ;
; Total HSSI PMA RX Deserializers ; 0 / 6 ( 0 % )                                   ;
; Total HSSI TX PCSs              ; 0 / 6 ( 0 % )                                   ;
; Total HSSI PMA TX Serializers   ; 0 / 6 ( 0 % )                                   ;
; Total PLLs                      ; 0 / 12 ( 0 % )                                  ;
; Total DLLs                      ; 0 / 4 ( 0 % )                                   ;
+---------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Netlist Types Used                                                                                                           ;
+------------------------------------+----------------+--------------------------+------------------------+------------------------------------+
; Partition Name                     ; Partition Type ; Netlist Type Used        ; Netlist Type Requested ; Partition Contents                 ;
+------------------------------------+----------------+--------------------------+------------------------+------------------------------------+
; Top                                ; User-created   ; Hybrid (Rapid Recompile) ; Source File            ;                                    ;
; sld_hub:auto_hub                   ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_hub:auto_hub                   ;
; sld_signaltap:reading_20from_20ram ; Auto-generated ; Hybrid (Rapid Recompile) ; Post-Synthesis         ; sld_signaltap:reading_20from_20ram ;
; hard_block:auto_generated_inst     ; Auto-generated ; Hybrid (Rapid Recompile) ; Source File            ; hard_block:auto_generated_inst     ;
+------------------------------------+----------------+--------------------------+------------------------+------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Summary                                                                                              ;
+------------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Partition Name                     ; Rapid Recompile Status ; Netlist Preservation Requested ; Netlist Preservation Achieved ; Notes ;
+------------------------------------+------------------------+--------------------------------+-------------------------------+-------+
; Top                                ; Engaged                ; 96.55% (21623 / 22396)         ; 96.55% (21623 / 22396)        ;       ;
; sld_hub:auto_hub                   ; Engaged                ; 95.57% (302 / 316)             ; 65.19% (206 / 316)            ;       ;
; sld_signaltap:reading_20from_20ram ; Engaged                ; 87.11% (3258 / 3740)           ; 78.26% (2927 / 3740)          ;       ;
; hard_block:auto_generated_inst     ; Engaged                ; 100.00% (23 / 23)              ; 100.00% (23 / 23)             ;       ;
+------------------------------------+------------------------+--------------------------------+-------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Changed Logic Entities                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Changed Logic Entities                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Number of Changed Nodes ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; |BDF_V2|window_mult:inst28                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 163                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; 145                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst                                                                                                                                                                                                                                                                                                                                        ; 136                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 112                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram                                                                                                                                                                                                                                                                                                                                                          ; 108                     ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 72                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_gqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 72                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_fqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 68                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_equs:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block                                                    ; 68                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; 38                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; 38                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_gqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; 38                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_gqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; 38                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_fqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_fqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_equs:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_equs:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_0   ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_register_function:data_register_block_1   ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_gqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data0_pipeline_reg_block ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_gqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datab_split|ama_latency_function:data1_pipeline_reg_block ; 36                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_fqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0   ; 32                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_fqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_1   ; 32                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_equs:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data0_pipeline_reg_block ; 32                      ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_equs:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_latency_function:data1_pipeline_reg_block ; 32                      ;
; |BDF_V2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 9                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo                                                                                                                                                                                                                                                                                                                                                                                  ; 5                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_fqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_equs:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_imag|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_hqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_cma:\gen_cma:cma_fixedpt:cma_inst|altera_fft_mult_add:\NONA10_C_Mult_Archs:gen_small_mult:MULT_ADD_real|altera_fft_mult_add_new:\use_new_mult_add_gen:mult_add_inst|altera_mult_add:mult_add_inst|altera_mult_add_gqus:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block                                                      ; 2                       ;
; |BDF_V2|FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_enable_control:ena_ctrl                                                                                                                                                                                                                                                                                                                                                                                                                        ; 1                       ;
; |sld_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                                                                                                                                                                                                                         ; 26                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_em84:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                       ; 223                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 132                     ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 64                      ;
; |sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 63                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                    ; 54                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 52                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                                                                                                                                                                                                                                                                                                            ; 48                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 34                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_uci:auto_generated                                                                                                                                                                                                                                                                                                                                   ; 32                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                                                                                                                                                                                                                                                                                                        ; 29                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 19                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                     ; 13                      ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:107:sm1                                                                                                                                                                                                                                                                            ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:108:sm1                                                                                                                                                                                                                                                                            ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:109:sm1                                                                                                                                                                                                                                                                            ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:110:sm1                                                                                                                                                                                                                                                                            ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:111:sm1                                                                                                                                                                                                                                                                            ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:112:sm1                                                                                                                                                                                                                                                                            ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:113:sm1                                                                                                                                                                                                                                                                            ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:114:sm1                                                                                                                                                                                                                                                                            ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:115:sm1                                                                                                                                                                                                                                                                            ; 3                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                                                                                                                                                                                                                                                                                                         ; 2                       ;
; |sld_signaltap|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                                                                                                                                                                                                                                                                                                  ; 2                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Rapid Recompile Table of Modified Assignments                                                                                                          ;
+------------------------------------------+-------------------------------------+----------------+----------------------------------------------------------------------+
; Modified Assignments                     ; Target                              ; Previous Value ; Current Value                                                        ;
+------------------------------------------+-------------------------------------+----------------+----------------------------------------------------------------------+
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTc4MTEwMg==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; bGVuZ3Ro::MjU2::TGVuZ3Ro                                             ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; aW5fd2lkdGg=::MTY=::RGF0YSBJbnB1dCBXaWR0aA==                         ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; aW5fd2lkdGhfZGVyaXZlZA==::MTY=::RGF0YSBJbnB1dCBXaWR0aA==             ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; b3V0X3dpZHRo::MjU=::RGF0YSBPdXRwdXQgV2lkdGg=                         ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; b3V0X3dpZHRoX2Rlcml2ZWQ=::MjU=::RGF0YSBPdXRwdXQgV2lkdGg=             ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; dHdpZF93aWR0aA==::MTY=::VHdpZGRsZSBXaWR0aA==                         ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; dHdpZF93aWR0aF9kZXJpdmVk::MTY=::VHdpZGRsZSBXaWR0aA==                 ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; Q0FMQ19MQVRFTkNZ::MjU2::Q2FsY3VsYXRpb24gTGF0ZW5jeQ==                 ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; VEhST1VHSFBVVF9MQVRFTkNZ::MjU2::VGhyb3VnaHB1dCBMYXRlbmN5             ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2Njc3Mjg1MQ==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTA4Njc5MQ==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2NjE3NDY1MQ==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY3MTUzMzgzOQ==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY1ODA2NjQ0NA==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY2MTA4NTY3Mg==::QXV0byBHRU5FUkFUSU9OX0lE ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; cGhpX2luYw==::NDEw::UGhhc2UgSW5jcmVtZW50IFZhbHVl                     ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; cmVhbF9mcmVxX291dA==::MC4wMDUwMDU=::UmVhbCBPdXRwdXQgRnJlcXVlbmN5     ;
; IP_COMPONENT_PARAMETER                   ;                                     ; --             ; QVVUT19HRU5FUkFUSU9OX0lE::MTY3MDQxNDQ3Mw==::QXV0byBHRU5FUkFUSU9OX0lE ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[0]    ; --             ; acq_trigger_in[107]                                                  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[0]    ; --             ; acq_data_in[107]                                                     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[1]    ; --             ; acq_trigger_in[108]                                                  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[1]    ; --             ; acq_data_in[108]                                                     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[2]    ; --             ; acq_trigger_in[109]                                                  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[2]    ; --             ; acq_data_in[109]                                                     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[3]    ; --             ; acq_trigger_in[110]                                                  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[3]    ; --             ; acq_data_in[110]                                                     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[4]    ; --             ; acq_trigger_in[111]                                                  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[4]    ; --             ; acq_data_in[111]                                                     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[5]    ; --             ; acq_trigger_in[112]                                                  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[5]    ; --             ; acq_data_in[112]                                                     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[6]    ; --             ; acq_trigger_in[113]                                                  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[6]    ; --             ; acq_data_in[113]                                                     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[7]    ; --             ; acq_trigger_in[114]                                                  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Reciver:inst54|o_RX_Byte[7]    ; --             ; acq_data_in[114]                                                     ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Transmitter:inst53|o_TX_Serial ; --             ; acq_trigger_in[115]                                                  ;
; CONNECT_TO_SLD_NODE_ENTITY_PORT          ; UART_Transmitter:inst53|o_TX_Serial ; --             ; acq_data_in[115]                                                     ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|gnd            ; --             ; crc[7]                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|gnd            ; --             ; crc[4]                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|gnd            ; --             ; crc[9]                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|gnd            ; --             ; crc[29]                                                              ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|gnd            ; --             ; crc[15]                                                              ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|gnd            ; --             ; crc[27]                                                              ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|vcc            ; --             ; crc[13]                                                              ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|vcc            ; --             ; crc[24]                                                              ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|vcc            ; --             ; crc[26]                                                              ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|vcc            ; --             ; crc[28]                                                              ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|vcc            ; --             ; crc[1]                                                               ;
; POST_FIT_CONNECT_TO_SLD_NODE_ENTITY_PORT ; reading_20from_20ram|vcc            ; --             ; crc[31]                                                              ;
; SLD_NODE_PARAMETER_ASSIGNMENT            ;                                     ; --             ; SLD_DATA_BITS=116                                                    ;
+------------------------------------------+-------------------------------------+----------------+----------------------------------------------------------------------+
This list only includes the top 50 out of 82 changed assignments


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "reading_20from_20ram"                                                                                                                                                                                            ;
+--------------------------------------------+---------------+-----------+------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; Name                                       ; Type          ; Status    ; Partition Name                     ; Netlist Type Used ; Actual Connection                                                                                                 ; Details ;
+--------------------------------------------+---------------+-----------+------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+
; Data_Mux_Component:inst68|i_Data[0]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[0]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[0]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[0]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[10]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[10] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[10]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[10] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[11]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[11] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[11]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[11] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[12]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[12] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[12]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[12] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[13]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[13] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[13]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[13] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[14]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[14] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[14]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[14] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[15]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[15] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[15]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[15] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[16]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[16] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[16]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[16] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[17]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[17] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[17]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[17] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[18]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[18] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[18]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[18] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[19]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[19] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[19]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[19] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[1]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[1]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[1]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[1]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[20]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[20] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[20]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[20] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[21]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[21] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[21]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[21] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[22]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[22] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[22]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[22] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[23]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[23] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[23]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[23] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[24]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[24] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[24]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[24] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[25]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[25] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[25]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[25] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[26]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[26] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[26]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[26] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[27]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[27] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[27]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[27] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[28]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[28] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[28]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[28] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[29]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[29] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[29]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[29] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[2]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[2]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[2]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[2]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[30]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[30] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[30]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[30] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[31]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[31] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[31]       ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[31] ; N/A     ;
; Data_Mux_Component:inst68|i_Data[3]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[3]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[3]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[3]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[4]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[4]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[4]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[4]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[5]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[5]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[5]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[5]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[6]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[6]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[6]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[6]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[7]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[7]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[7]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[7]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[8]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[8]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[8]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[8]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[9]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[9]  ; N/A     ;
; Data_Mux_Component:inst68|i_Data[9]        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|q_b[9]  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[0]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[0]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[0]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[0]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[1]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[1]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[1]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[1]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[2]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[2]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[2]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[2]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[3]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[3]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[3]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[3]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[4]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[4]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[4]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[4]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[5]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[5]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[5]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[5]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[6]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[6]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[6]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[6]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[7]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[7]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|i_RX_Data[7]     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[7]                                                                                  ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[0]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[0]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[0]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[0]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[10]  ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[10]                                                                         ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[10]  ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[10]                                                                         ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[1]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[1]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[1]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[1]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[2]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[2]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[2]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[2]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[3]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[3]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[3]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[3]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[4]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[4]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[4]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[4]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[5]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[5]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[5]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[5]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[6]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[6]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[6]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[6]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[7]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[7]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[7]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[7]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[8]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[8]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[8]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[8]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[9]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[9]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Ram_Index[9]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Ram_Index[9]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_TX_DV          ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_TX_DV                                                                                 ; N/A     ;
; Data_Mux_Component:inst68|o_TX_DV          ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_TX_DV                                                                                 ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[0]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[0]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[0]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[0]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[1]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[1]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[1]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[1]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[2]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[2]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[2]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[2]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[3]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[3]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[3]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[3]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[4]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[4]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[4]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[4]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[5]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[5]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[5]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[5]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[6]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[6]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[6]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[6]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[7]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[7]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|o_Uart_Data[7]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|o_Uart_Data[7]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[0]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[0]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[0]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[0]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[10]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[10]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[10]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[10]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[11]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[11]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[11]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[11]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[12]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[12]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[12]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[12]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[13]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[13]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[13]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[13]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[14]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[14]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[14]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[14]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[15]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[15]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[15]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[15]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[16]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[16]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[16]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[16]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[17]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[17]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[17]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[17]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[18]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[18]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[18]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[18]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[19]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[19]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[19]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[19]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[1]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[1]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[1]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[1]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[20]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[20]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[20]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[20]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[21]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[21]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[21]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[21]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[22]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[22]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[22]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[22]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[23]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[23]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[23]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[23]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[24]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[24]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[24]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[24]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[25]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[25]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[25]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[25]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[26]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[26]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[26]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[26]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[27]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[27]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[27]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[27]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[28]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[28]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[28]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[28]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[29]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[29]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[29]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[29]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[2]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[2]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[2]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[2]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[30]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[30]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[30]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[30]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[31]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[31]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[31]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[31]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[3]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[3]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[3]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[3]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[4]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[4]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[4]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[4]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[5]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[5]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[5]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[5]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[6]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[6]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[6]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[6]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[7]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[7]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[7]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[7]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[8]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[8]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[8]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[8]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[9]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[9]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_Data[9]    ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_Data[9]                                                                           ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[0]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[0]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[0]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[0]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[10]  ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[10]                                                                         ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[10]  ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[10]                                                                         ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[1]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[1]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[1]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[1]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[2]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[2]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[2]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[2]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[3]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[3]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[3]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[3]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[4]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[4]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[4]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[4]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[5]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[5]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[5]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[5]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[6]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[6]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[6]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[6]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[7]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[7]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[7]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[7]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[8]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[8]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[8]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[8]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[9]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[9]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|r_Ram_index[9]   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|r_Ram_index[9]                                                                          ; N/A     ;
; Data_Mux_Component:inst68|state.s_idle     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|state.s_idle                                                                            ; N/A     ;
; Data_Mux_Component:inst68|state.s_idle     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|state.s_idle                                                                            ; N/A     ;
; Data_Mux_Component:inst68|state.s_rst      ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|state.s_rst~_wirecell                                                                   ; N/A     ;
; Data_Mux_Component:inst68|state.s_rst      ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|state.s_rst~_wirecell                                                                   ; N/A     ;
; Data_Mux_Component:inst68|state.s_save     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|state.s_save                                                                            ; N/A     ;
; Data_Mux_Component:inst68|state.s_save     ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|state.s_save                                                                            ; N/A     ;
; Data_Mux_Component:inst68|state.s_transmit ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|state.s_transmit                                                                        ; N/A     ;
; Data_Mux_Component:inst68|state.s_transmit ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Data_Mux_Component:inst68|state.s_transmit                                                                        ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[0]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[0]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[0]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[0]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[1]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[1]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[1]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[1]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[2]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[2]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[2]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[2]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[3]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[3]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[3]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[3]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[4]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[4]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[4]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[4]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[5]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[5]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[5]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[5]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[6]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[6]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[6]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[6]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[7]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[7]                                                                                  ; N/A     ;
; UART_Reciver:inst54|o_RX_Byte[7]           ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Reciver:inst54|r_RX_Byte[7]                                                                                  ; N/A     ;
; UART_Transmitter:inst53|o_TX_Serial        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Transmitter:inst53|o_TX_Serial                                                                               ; N/A     ;
; UART_Transmitter:inst53|o_TX_Serial        ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; UART_Transmitter:inst53|o_TX_Serial                                                                               ; N/A     ;
; UART_clk                                   ; pre-synthesis ; connected ; Top                                ; post-synthesis    ; Clock_Divider_UART:inst41|tmp                                                                                     ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|gnd                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~GND                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
; reading_20from_20ram|vcc                   ; post-fitting  ; connected ; sld_signaltap:reading_20from_20ram ; post-synthesis    ; sld_signaltap:reading_20from_20ram|~VCC                                                                           ; N/A     ;
+--------------------------------------------+---------------+-----------+------------------------------------+-------------------+-------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge Partition Pin Processing                                                                                          ;
+------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; Name                               ; Partition ; Type          ; Location           ; Status                                      ;
+------------------------------------+-----------+---------------+--------------------+---------------------------------------------+
; FM_Waves_SW                        ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- FM_Waves_SW                 ; Top       ; Input Pad     ; IOPAD_X36_Y0_N51   ; Preserved from Post-Fit or Imported Netlist ;
;     -- FM_Waves_SW~input           ; Top       ; Input Buffer  ; IOIBUF_X36_Y0_N52  ; Preserved from Post-Fit or Imported Netlist ;
;                                    ;           ;               ;                    ;                                             ;
; RX                                 ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- RX                          ; Top       ; Input Pad     ; IOPAD_X68_Y10_N94  ; Preserved from Post-Fit or Imported Netlist ;
;     -- RX~input                    ; Top       ; Input Buffer  ; IOIBUF_X68_Y10_N95 ; Preserved from Post-Fit or Imported Netlist ;
;                                    ;           ;               ;                    ;                                             ;
; TX                                 ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- TX                          ; Top       ; Output Pad    ; IOPAD_X68_Y10_N77  ; Preserved from Post-Fit or Imported Netlist ;
;     -- TX~output                   ; Top       ; Output Buffer ; IOOBUF_X68_Y10_N79 ; Preserved from Post-Fit or Imported Netlist ;
;                                    ;           ;               ;                    ;                                             ;
; altera_reserved_tck                ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tck         ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tck~input   ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                    ;           ;               ;                    ;                                             ;
; altera_reserved_tdi                ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tdi         ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdi~input   ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                    ;           ;               ;                    ;                                             ;
; altera_reserved_tdo                ; Top       ; Output Port   ; n/a                ;                                             ;
;     -- altera_reserved_tdo         ; Top       ; Output Pad    ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tdo~output  ; Top       ; Output Buffer ; Unplaced           ; Synthesized                                 ;
;                                    ;           ;               ;                    ;                                             ;
; altera_reserved_tms                ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- altera_reserved_tms         ; Top       ; Input Pad     ; Unplaced           ; Synthesized                                 ;
;     -- altera_reserved_tms~input   ; Top       ; Input Buffer  ; Unplaced           ; Synthesized                                 ;
;                                    ;           ;               ;                    ;                                             ;
; clk                                ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- clk                         ; Top       ; Input Pad     ; IOPAD_X68_Y22_N43  ; Preserved from Post-Fit or Imported Netlist ;
;     -- clk~input                   ; Top       ; Input Buffer  ; IOIBUF_X68_Y22_N44 ; Preserved from Post-Fit or Imported Netlist ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.UART_clk                ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst53_o_TX_Serial      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst54_o_RX_Byte_0_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst54_o_RX_Byte_1_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst54_o_RX_Byte_2_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst54_o_RX_Byte_3_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst54_o_RX_Byte_4_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst54_o_RX_Byte_5_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst54_o_RX_Byte_6_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst54_o_RX_Byte_7_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_0_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_10_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_11_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_12_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_13_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_14_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_15_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_16_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_17_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_18_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_19_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_1_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_20_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_21_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_22_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_23_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_24_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_25_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_26_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_27_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_28_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_29_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_2_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_30_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_31_       ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_3_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_4_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_5_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_6_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_7_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_8_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_Data_9_        ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_RX_Data_0_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_RX_Data_1_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_RX_Data_2_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_RX_Data_3_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_RX_Data_4_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_RX_Data_5_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_RX_Data_6_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_i_RX_Data_7_     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_0_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_10_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_1_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_2_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_3_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_4_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_5_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_6_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_7_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_8_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Ram_Index_9_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_TX_DV          ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Uart_Data_0_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Uart_Data_1_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Uart_Data_2_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Uart_Data_3_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Uart_Data_4_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Uart_Data_5_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Uart_Data_6_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_o_Uart_Data_7_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_0_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_10_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_11_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_12_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_13_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_14_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_15_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_16_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_17_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_18_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_19_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_1_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_20_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_21_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_22_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_23_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_24_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_25_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_26_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_27_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_28_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_29_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_2_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_30_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_31_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_3_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_4_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_5_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_6_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_7_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_8_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_Data_9_    ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_0_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_10_  ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_1_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_2_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_3_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_4_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_5_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_6_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_7_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_8_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_r_Ram_index_9_   ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_state.s_idle     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_state.s_rst      ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_state.s_save     ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; pre_syn.bp.inst68_state.s_transmit ; Top       ; Output Port   ; n/a                ;                                             ;
;                                    ;           ;               ;                    ;                                             ;
; rst                                ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- rst                         ; Top       ; Input Pad     ; IOPAD_X21_Y0_N0    ; Preserved from Post-Fit or Imported Netlist ;
;     -- rst~input                   ; Top       ; Input Buffer  ; IOIBUF_X21_Y0_N1   ; Preserved from Post-Fit or Imported Netlist ;
;                                    ;           ;               ;                    ;                                             ;
; sw                                 ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- sw                          ; Top       ; Input Pad     ; IOPAD_X14_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- sw~input                    ; Top       ; Input Buffer  ; IOIBUF_X14_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                    ;           ;               ;                    ;                                             ;
; sw_write                           ; Top       ; Input Port    ; n/a                ;                                             ;
;     -- sw_write                    ; Top       ; Input Pad     ; IOPAD_X50_Y0_N34   ; Preserved from Post-Fit or Imported Netlist ;
;     -- sw_write~input              ; Top       ; Input Buffer  ; IOIBUF_X50_Y0_N35  ; Preserved from Post-Fit or Imported Netlist ;
;                                    ;           ;               ;                    ;                                             ;
+------------------------------------+-----------+---------------+--------------------+---------------------------------------------+


+----------------------------------------------------------------+
; Partition Merge Resource Usage Summary                         ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 9548             ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 8733             ;
;     -- 7 input functions                    ; 527              ;
;     -- 6 input functions                    ; 2183             ;
;     -- 5 input functions                    ; 715              ;
;     -- 4 input functions                    ; 460              ;
;     -- <=3 input functions                  ; 4848             ;
;                                             ;                  ;
; Dedicated logic registers                   ; 12268            ;
;                                             ;                  ;
; I/O pins                                    ; 7                ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 2319080          ;
;                                             ;                  ;
; Total DSP Blocks                            ; 19               ;
;                                             ;                  ;
; HSSI RX PCSs                                ; 0 / 6 ( 0 % )    ;
; HSSI PMA RX Deserializers                   ; 0 / 6 ( 0 % )    ;
; HSSI TX PCSs                                ; 0 / 6 ( 0 % )    ;
; HSSI PMA TX Serializers                     ; 0 / 6 ( 0 % )    ;
; Maximum fan-out node                        ; clk~inputCLKENA0 ;
; Maximum fan-out                             ; 10425            ;
; Total fan-out                               ; 96401            ;
; Average fan-out                             ; 3.77             ;
+---------------------------------------------+------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Merge RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                       ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_sink:sink_ctrl_inst|scfifo:sink_FIFO|scfifo_vld1:auto_generated|a_dpfifo_cv51:dpfifo|altsyncram_5en1:FIFOram|ALTSYNCRAM                                                                                                                                                 ; AUTO ; Simple Dual Port ; 8            ; 54           ; 8            ; 54           ; 432    ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_avalon_streaming_block_source:source_control_inst|scfifo:source_FIFO|scfifo_ind1:auto_generated|a_dpfifo_q061:dpfifo|altsyncram_vgn1:FIFOram|ALTSYNCRAM                                                                                                                                        ; AUTO ; Simple Dual Port ; 32           ; 52           ; 32           ; 52           ; 1664   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_lg04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 4094         ; 30           ; 4094         ; 30           ; 122820 ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:0:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_cg04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 2046         ; 32           ; 2046         ; 32           ; 65472  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_4g04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 1022         ; 36           ; 1022         ; 36           ; 36792  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:1:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_qa04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 510          ; 38           ; 510          ; 38           ; 19380  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_la04:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 254          ; 40           ; 254          ; 40           ; 10160  ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:2:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_ia04:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 126          ; 42           ; 126          ; 42           ; 5292   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_i704:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 62           ; 44           ; 62           ; 44           ; 2728   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:3:r22_stage|auk_dspip_r22sdf_delay:\gen_bfii:bfii_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_b704:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 30           ; 46           ; 30           ; 46           ; 1380   ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_stage:\gen_natural_order_core:gen_stages:4:r22_stage|auk_dspip_r22sdf_delay:\gen_bfi:bfi_delblk_real|altera_fft_dual_port_ram:\gen_m4k_delay:ram_component|altsyncram:\old_ram_gen:old_ram_component|altsyncram_g704:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 14           ; 48           ; 14           ; 48           ; 672    ; None                       ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882  ; FM_FFT_FM_FFT_opt_twr1.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:1:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_pt34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 2049         ; 18           ; --           ; --           ; 36882  ; FM_FFT_FM_FFT_opt_twr1.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234   ; FM_FFT_FM_FFT_opt_twr2.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:2:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_2s34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 513          ; 18           ; --           ; --           ; 9234   ; FM_FFT_FM_FFT_opt_twr2.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322   ; FM_FFT_FM_FFT_opt_twr3.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:3:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_tq34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 129          ; 18           ; --           ; --           ; 2322   ; FM_FFT_FM_FFT_opt_twr3.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594    ; FM_FFT_FM_FFT_opt_twr4.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:4:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_6p34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 33           ; 18           ; --           ; --           ; 594    ; FM_FFT_FM_FFT_opt_twr4.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162    ; FM_FFT_FM_FFT_opt_twr5.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:5:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_on34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 9            ; 18           ; --           ; --           ; 162    ; FM_FFT_FM_FFT_opt_twr5.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_imag|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54     ; FM_FFT_FM_FFT_opt_twr6.hex ;
; FM_FFT:inst34|FM_FFT_FM_FFT:fm_fft|auk_dspip_r22sdf_top:auk_dspip_r22sdf_top_inst|auk_dspip_r22sdf_core:r22sdf_core_inst|auk_dspip_r22sdf_twrom:\gen_natural_order_core:gen_stages:6:gen_twiddles:stg_twidrom2|altera_fft_single_port_rom:\gen_optimized_memory_delayed:single_port_rom_component_real|altsyncram:\old_ram_gen:old_ram_component|altsyncram_hn34:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 3            ; 18           ; --           ; --           ; 54     ; FM_FFT_FM_FFT_opt_twr6.hex ;
; NCO_150:inst1|NCO_150_NCO_150:nco_150|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_qvf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                   ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_150_NCO_150_sin.hex    ;
; NCO_Data:inst12|NCO_Data_NCO_Data:nco_data|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_2gg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                              ; AUTO ; ROM              ; 1024         ; 10           ; --           ; --           ; 10240  ; NCO_Data_NCO_Data_sin.hex  ;
; NCO_FM:inst|NCO_FM_NCO_FM:nco_fm|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_06g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                        ; AUTO ; ROM              ; 65536        ; 14           ; --           ; --           ; 917504 ; NCO_FM_NCO_FM_sin.hex      ;
; RAM_FFT:inst44|RAM_FFT_Ram_FFT_Data:ram_fft_data|altsyncram:the_altsyncram|altsyncram_5a92:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                       ; AUTO ; True Dual Port   ; 2048         ; 32           ; 2048         ; 32           ; 65536  ; RAM_FFT_Ram_FFT_Data.hex   ;
; sld_signaltap:reading_20from_20ram|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_em84:auto_generated|ALTSYNCRAM                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; 8192         ; 116          ; 8192         ; 116          ; 950272 ; None                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+----------------------------+


+--------------------------------------------------------+
; Partition Merge DSP Block Usage Summary                ;
+------------------------------------------+-------------+
; Statistic                                ; Number Used ;
+------------------------------------------+-------------+
; Two Independent 18x18                    ; 1           ;
; Sum of two 18x18                         ; 4           ;
; Independent 27x27                        ; 14          ;
; Total number of DSP blocks               ; 19          ;
;                                          ;             ;
; Fixed Point Signed Multiplier            ; 23          ;
; Fixed Point Dedicated Pre-Adder          ; 12          ;
; Fixed Point Dedicated Output Adder Chain ; 1           ;
+------------------------------------------+-------------+


+--------------------------+
; Partition Merge Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Partition Merge
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition
    Info: Processing started: Tue Apr 18 16:31:38 2023
Info: Command: quartus_cdb --read_settings_files=on --write_settings_files=off FM -c FM --merge=on --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "Top"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_hub:auto_hub"
Info (12849): Using Hybrid (Rapid Recompile) netlist for partition "sld_signaltap:reading_20from_20ram"
Info (35024): Successfully connected in-system debug instance "reading_20from_20ram" to all 265 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (35002): Resolved and merged 3 partition(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "sw_write"
Info (21057): Implemented 17930 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 2 output pins
    Info (21061): Implemented 17536 logic cells
    Info (21064): Implemented 360 RAM segments
    Info (21062): Implemented 19 DSP elements
Warning (20013): Ignored 19 assignments for entity "FFT" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "FFT_FFT_Comp" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "NCO_TEST" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "NCO_TEST_nco_iq" -- entity does not exist in design
Warning (20013): Ignored 1 assignments for entity "altsyncram_bm84" -- entity does not exist in design
    Warning (20014): Assignment for entity set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS NORMAL_COMPILATION -entity altsyncram_bm84 -tag quartusii was ignored
Info: Quartus Prime Partition Merge was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 5316 megabytes
    Info: Processing ended: Tue Apr 18 16:32:09 2023
    Info: Elapsed time: 00:00:31
    Info: Total CPU time (on all processors): 00:00:30


